# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1730 0.001024 1024 570 900 16128 0.856384 17.7336 26.2823 44.9252 44.9856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 0.000512 512 335 770 14336 2.50746 0.86016 9.89088 26.3205 39.7441 39.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 0.001024 512 260 180 17856 0.438272 2.06707 13.2127 15.7616 15.8197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 0.000512 512 245 1650 20480 2.25507 0.860032 21.2935 26.3203 50.9044 51.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1880 0.000128 4096 330 3440 143808 28.4508 1826.1 838.078 2692.68 2692.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 890 0.000256 4096 300 11910 51200 11.5277 13.9373 2455.48 418.568 2899.6 2899.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 6.4e-05 4096 275 8170 111616 270.359 92.8809 3967.53 2754.66 7085.75 7086.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 6.4e-05 2048 160 1100 228352 56.7136 28.3613 758.024 837.867 1681.13 1681.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.000512 512 610 520 26112 1.74243 0.95232 8.29242 51.2774 62.3937 62.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 0.000256 1024 350 1170 57344 6.02048 3.40742 86.1714 104.597 200.324 200.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1730 0.001024 1024 570 900 16128 0.859136 21.1389 26.3158 48.3657 48.4269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 0.000512 512 335 770 13824 2.48202 0.839456 11.5591 25.7489 40.7907 40.9253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 0.001024 512 260 180 17856 0.439328 2.37104 13.2291 16.0836 16.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 0.000512 512 245 1650 19584 2.23494 0.835904 25.3084 25.7545 54.3044 54.4386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1880 0.000128 4096 330 3440 143784 28.4419 2104.98 838.785 2972.26 2972.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 890 0.000256 4096 300 11910 51264 11.5482 13.9786 2959.9 419.618 3405.12 3405.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 6.4e-05 4096 275 8170 111744 270.484 93.0507 4705.35 2757.37 7826.59 7826.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 6.4e-05 2048 160 1100 228096 56.8764 28.3668 865.675 838.331 1789.41 1789.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.000512 512 610 520 25920 1.73421 0.944128 9.58144 50.0412 62.43 62.5418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 0.000256 1024 350 1170 57024 6.03546 3.41619 100.904 106.55 217.038 217.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1730 0.001024 1024 570 900 16080 0.856992 22.1671 26.2587 49.3376 49.3957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 0.000512 512 335 770 14080 2.47354 0.846144 12.3266 26.0149 41.8256 41.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 0.001024 512 260 180 17840 0.439968 2.50346 13.2273 16.2145 16.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 0.000512 512 245 1650 19200 2.27293 0.847872 26.134 26.0123 55.435 55.5684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1880 0.000128 4096 330 3440 143760 28.4313 2187.66 838.701 3054.84 3054.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 890 0.000256 4096 300 11910 51200 11.4897 13.9489 3075.33 418.996 3519.85 3519.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 6.4e-05 4096 275 8170 111360 270.402 92.9529 4870.49 2760.82 7995 7995.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 6.4e-05 2048 160 1100 229120 56.5367 28.3197 907.665 838.698 1831.38 1831.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.000512 512 610 520 25600 1.73098 0.937952 9.95386 49.9188 62.6724 62.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 0.000256 1024 350 1170 56960 5.98278 3.39107 105.174 105.357 220.03 220.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1730 0.001024 1024 570 900 16128 0.859744 20.5169 26.3185 47.7481 47.8073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 0.000512 512 335 770 13824 2.48742 0.851808 11.2374 26.0018 40.7417 40.8759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 0.001024 512 260 180 17760 0.438464 2.31629 13.1681 15.9667 16.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 0.000512 512 245 1650 19968 2.23075 0.850176 25.0956 25.9984 54.3457 54.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1880 0.000128 4096 330 3440 143712 28.418 2037.75 837.741 2903.95 2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 890 0.000256 4096 300 11910 51264 11.4858 13.9326 2870.92 418.875 3315.29 3315.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 6.4e-05 4096 275 8170 110592 269.921 92.802 4507.52 2755.98 7626.54 7626.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 6.4e-05 2048 160 1100 227328 56.7391 28.2682 840.747 836.6 1762.51 1762.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.000512 512 610 520 25344 1.73053 0.933792 9.07114 49.9104 61.7713 61.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 0.000256 1024 350 1170 56832 5.99482 3.39968 97.8908 104.297 211.711 211.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1730 0.001024 1024 570 900 16100 0.85504 20.736 26.308 47.9514 48.0096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 0.000512 512 335 770 14400 2.48922 0.851968 11.8343 26.0217 41.3612 41.4966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 0.001024 512 260 180 17800 0.439456 2.34496 13.2091 16.0396 16.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 0.000512 512 245 1650 19200 2.28045 0.847456 24.4161 26.0205 53.7387 53.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1880 0.000128 4096 330 3440 143700 28.4182 2061.08 838.314 2927.87 2927.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 890 0.000256 4096 300 11910 51200 11.5773 13.9764 2896.65 419.449 3341.74 3341.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 6.4e-05 4096 275 8170 110400 272.212 93.1697 4549.28 2762.36 7677.37 7677.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 6.4e-05 2048 160 1100 228800 56.7699 28.3372 857.268 837.743 1780.29 1780.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.000512 512 610 520 25600 1.73338 0.940032 9.21546 49.9334 61.9492 62.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 0.000256 1024 350 1170 56800 6.0471 3.41613 98.9678 104.422 212.985 213.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1730 0.001024 1024 570 900 16016 0.852288 21.0862 26.2086 48.2013 48.2602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 0.000512 512 335 770 12544 2.48659 0.82944 10.5594 25.5078 39.5482 39.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 0.001024 512 260 180 17808 0.438272 2.4064 13.226 16.117 16.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 0.000512 512 245 1650 17920 2.26266 0.826464 23.2734 25.5122 52.0459 52.1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1880 0.000128 4096 330 3440 143696 28.4143 2107.32 838.35 2974.13 2974.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 890 0.000256 4096 300 11910 51296 11.5162 13.9512 2963.47 419.246 3408.26 3408.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 6.4e-05 4096 275 8170 111104 270.21 92.7143 4679.25 2753.55 7796.04 7796.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 6.4e-05 2048 160 1100 227584 56.7732 28.3341 872.581 837.245 1795.09 1795.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.000512 512 610 520 25984 1.72685 0.940288 9.79987 50.018 62.6133 62.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 0.000256 1024 350 1170 57344 6.03229 3.41197 102.608 104.921 217.102 217.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1730 0.001024 1024 570 900 16080 0.856064 21.4893 26.2875 48.6881 48.7484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 0.000512 512 335 770 13440 2.51936 0.851232 11.4329 26.0115 40.9804 41.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 0.001024 512 260 180 17760 0.43952 2.43302 13.1842 16.1028 16.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 0.000512 512 245 1650 19200 2.2831 0.847872 25.2122 26.0134 54.5287 54.6591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1880 0.000128 4096 330 3440 143760 28.4427 2125.3 838.126 2991.93 2991.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 890 0.000256 4096 300 11910 51120 11.5591 13.9792 2980.41 419.251 3425.28 3425.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 6.4e-05 4096 275 8170 109440 270.73 92.8375 4647.1 2751.17 7762.16 7762.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 6.4e-05 2048 160 1100 226560 56.8805 28.3165 874.255 834.594 1794.21 1794.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.000512 512 610 520 25920 1.72493 0.940032 9.84582 49.9199 62.5635 62.6686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 0.000256 1024 350 1170 56640 6.06598 3.41597 101.975 104.596 216.186 216.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1730 0.001024 1024 570 900 16000 0.858112 20.8809 26.2113 48.0003 48.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 0.000512 512 335 770 14336 2.50995 0.864256 11.833 26.381 41.7541 41.8847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 0.001024 512 260 180 17792 0.439264 2.35779 13.2214 16.0625 16.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 0.000512 512 245 1650 20480 2.26138 0.860768 26.2536 26.3812 55.9331 56.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1880 0.000128 4096 330 3440 143744 28.4206 2057.03 838.722 2924.23 2924.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 890 0.000256 4096 300 11910 50944 11.4875 13.9263 2872.34 418.652 3316.49 3316.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 6.4e-05 4096 275 8170 110592 269.127 92.5897 4543 2749.95 7655.02 7655.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 6.4e-05 2048 160 1100 227328 56.5492 28.3034 848.886 835.936 1769.84 1769.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.000512 512 610 520 25600 1.7592 0.953248 9.36403 51.3356 63.5444 63.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 0.000256 1024 350 1170 57344 6.01427 3.40912 99.9857 104.761 214.298 214.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1730 0.001024 1024 570 900 15936 0.854016 20.6335 26.2145 47.7549 47.8167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 0.000512 512 335 770 12288 2.45302 0.81216 10.1666 25.056 38.6552 38.7945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 0.001024 512 260 180 17664 0.438592 2.34928 13.1809 16.0135 16.0734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 0.000512 512 245 1650 18432 2.1977 0.806912 23.7329 25.0582 51.9662 52.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1880 0.000128 4096 330 3440 143616 28.418 2071.58 838.531 2938.57 2938.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 890 0.000256 4096 300 11910 50688 11.4854 13.9162 2897.85 417.721 3341.04 3341.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 6.4e-05 4096 275 8170 107520 271.418 92.6633 4466.64 2756.72 7587.75 7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 6.4e-05 2048 160 1100 224256 56.8375 28.1662 842.552 833.514 1761.23 1761.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.000512 512 610 520 24576 1.75792 0.940032 9.08688 49.9958 61.9087 62.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 0.000256 1024 350 1170 55296 5.9991 3.37306 97.2318 103.496 210.227 210.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1730 0.001024 1024 570 900 16000 0.857376 22.4692 26.3126 49.6911 49.7503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 0.000512 512 335 770 12800 2.56006 0.856064 11.5448 26.0932 41.2183 41.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 0.001024 512 260 180 17600 0.436224 2.52928 13.1392 16.1525 16.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 0.000512 512 245 1650 19200 2.29302 0.84992 26.8021 26.0899 56.207 56.3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1880 0.000128 4096 330 3440 143600 28.4241 2208.19 838.501 3075.17 3075.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 890 0.000256 4096 300 11910 50800 11.5159 13.9377 3101.14 417.941 3544.62 3544.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 6.4e-05 4096 275 8170 108800 271.134 92.9307 4837.32 2751.08 7952.82 7953.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 6.4e-05 2048 160 1100 227200 56.574 28.2507 911.918 836.71 1833.63 1833.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.000512 512 610 520 25600 1.73715 0.942272 10.2002 49.9995 63.01 63.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 0.000256 1024 350 1170 56000 5.98378 3.3792 105.468 103.507 218.465 218.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1730 0.001024 1024 570 900 15872 0.856064 25.1965 26.1957 52.2989 52.3585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 0.000512 512 335 770 12288 2.46358 0.814784 12.1941 25.0765 40.7102 40.8491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 0.001024 512 260 180 17664 0.438656 2.91248 13.2197 16.6169 16.6749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 0.000512 512 245 1650 16384 2.28307 0.812064 25.875 25.0779 54.216 54.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1880 0.000128 4096 330 3440 143616 28.4322 2584.44 838.119 3451.05 3451.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 890 0.000256 4096 300 11910 50688 11.4951 13.9343 3586.87 418.925 4031.31 4031.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 6.4e-05 4096 275 8170 110592 269.187 92.6027 5692.83 2749.19 8804.14 8804.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 6.4e-05 2048 160 1100 225280 56.8903 28.2554 1058.36 835.666 1979.33 1979.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.000512 512 610 520 22528 1.72598 0.895008 10.7837 47.9359 61.4682 61.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 0.000256 1024 350 1170 57344 6.0272 3.41146 125.359 104.859 239.785 239.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1730 0.001024 1024 570 900 16192 0.858688 17.6721 26.344 44.9269 44.9853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 730 0.000512 512 335 780 14848 2.47856 0.863264 10.4473 26.3242 40.2805 40.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1690 0.001024 512 260 180 17888 0.43872 3.42387 13.2237 17.1308 17.1871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 0.000512 512 245 1650 20480 2.24195 0.859136 22.1312 26.3198 51.7154 51.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1880 0.000128 4096 330 3435 143840 28.4242 1799.49 838.698 2666.66 2666.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 890 0.000256 4096 300 11910 51328 11.5156 13.9407 2537.81 419.449 2982.8 2982.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 6.4e-05 4096 275 8175 111616 270.208 92.8708 4215.09 2754.74 7333.24 7333.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 720 6.4e-05 2048 160 1110 227840 56.9305 28.2977 1166.11 843.327 2094.82 2094.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1350 0.000512 512 610 525 25856 1.7449 0.933888 8.76643 51.2843 62.856 62.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1100 0.000256 1024 350 1170 57600 6.0264 3.41674 93.5124 104.986 208.072 208.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1730 0.001024 1024 570 900 16160 0.856928 17.8499 26.2868 45.047 45.1078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 730 0.000512 512 335 780 14080 2.49942 0.849408 10.0511 25.9607 39.5244 39.6755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1690 0.001024 512 260 180 17880 0.439232 3.58006 13.2115 17.2756 17.3384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 0.000512 512 245 1650 19840 2.24653 0.846208 21.7481 25.9706 50.9827 51.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1880 0.000128 4096 330 3435 143840 28.4299 1811.15 837.977 2677.6 2677.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 890 0.000256 4096 300 11910 51360 11.5732 13.9776 2555.7 419.232 3000.56 3000.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 6.4e-05 4096 275 8175 111360 271.307 93.1005 4041.22 2753.7 7159.66 7159.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 6.4e-05 2048 160 1110 227840 56.9962 28.3467 751.496 837.955 1674.95 1675.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1350 0.000512 512 610 525 25600 1.74698 0.929952 8.78938 50.0801 61.6732 61.7884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 0.000256 1024 350 1170 57600 6.05978 3.42221 88.4462 104.902 202.956 203.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1730 0.001024 1024 570 900 16176 0.858656 17.9756 26.3223 45.2072 45.2668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 0.000512 512 335 780 13824 2.48272 0.848352 9.86054 25.9672 39.3275 39.4569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 0.001024 512 260 180 17856 0.438944 2.02541 13.2022 15.7116 15.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 0.000512 512 245 1650 19968 2.23872 0.844672 21.9448 25.9633 51.1635 51.2922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1880 0.000128 4096 330 3435 143808 28.4324 1807.75 837.926 2674.16 2674.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 890 0.000256 4096 300 11910 51264 11.5348 13.9554 2542.07 419.124 2986.76 2986.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 6.4e-05 4096 275 8175 111360 269.682 92.826 4026.97 2749.14 7138.94 7139.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 6.4e-05 2048 160 1110 227328 56.8346 28.3196 745.91 836.566 1667.79 1667.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 0.000512 512 610 525 25728 1.74518 0.94048 8.83718 50.1252 61.7779 61.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 0.000256 1024 350 1170 57216 6.04262 3.41197 86.7492 104.749 201.083 201.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1730 0.001024 1024 570 900 16128 0.85488 18.0097 26.5263 45.4423 45.5028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 0.000512 512 335 780 14336 2.49021 0.85312 10.3122 26.3046 40.1286 40.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 0.001024 512 260 180 17864 0.439712 2.06643 13.337 15.8888 15.9504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 0.000512 512 245 1650 19712 2.27482 0.84976 21.9535 26.3044 51.552 51.6817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1880 0.000128 4096 330 3435 143808 28.4284 1839.6 845.983 2714.06 2714.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 890 0.000256 4096 300 11910 51296 11.5612 13.9747 2591.71 423.203 3040.53 3040.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 6.4e-05 4096 275 8175 111104 270.657 92.9117 4093.71 2776.18 7233.81 7234.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 6.4e-05 2048 160 1110 226688 57.1947 28.3284 763.929 844.515 1694.14 1694.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.000512 512 610 525 25536 1.76381 0.953312 8.42253 51.5566 62.8271 62.9399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 0.000256 1024 350 1170 57344 6.05674 3.42208 89.4005 105.766 204.775 204.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1730 0.001024 1024 570 900 16128 0.85824 18.8852 26.5336 46.3286 46.3905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 0.000512 512 335 780 14336 2.50947 0.862208 10.614 26.5744 40.7289 40.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 0.001024 512 260 180 17856 0.440288 2.1793 13.3433 16.0069 16.0674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 0.000512 512 245 1650 20480 2.24899 0.86016 22.5739 26.5781 52.4285 52.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1880 0.000128 4096 330 3435 143808 28.4295 1863.86 846.193 2738.53 2738.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 890 0.000256 4096 300 11910 51200 11.5079 13.9311 2523.16 437.647 2986.33 2986.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 6.4e-05 4096 275 8175 111616 270.239 92.9013 4074.6 2806.12 7244.21 7244.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 6.4e-05 2048 160 1110 227328 56.8857 28.4037 781.832 848.369 1715.67 1715.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.000512 512 610 525 25600 1.75606 0.956608 8.50826 51.5216 62.8741 62.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 0.000256 1024 350 1170 57344 6.02096 3.40582 89.4577 105.623 204.638 204.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1730 0.001024 1024 570 900 16128 0.858336 21.3216 26.3104 48.5423 48.6011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 0.000512 512 335 780 13824 2.47955 0.838048 11.7906 25.7488 41.0211 41.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 0.001024 512 260 180 17856 0.439872 2.40592 13.2268 16.1187 16.1759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 0.000512 512 245 1650 19584 2.23008 0.835584 25.7252 25.7516 54.7121 54.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1880 0.000128 4096 330 3435 143784 28.4303 2125.13 838.601 2992.21 2992.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 890 0.000256 4096 300 11910 51264 11.5609 13.973 2990.82 419.537 3435.97 3436.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 6.4e-05 4096 275 8175 111744 270.33 93.003 4757.85 2752.95 7874.47 7874.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 6.4e-05 2048 160 1110 226944 57.0514 28.3461 882.844 838.251 1806.66 1806.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.000512 512 610 525 25344 1.74691 0.94208 9.68544 50.0378 62.5429 62.6494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 0.000256 1024 350 1170 57024 6.03763 3.41197 103.37 104.61 217.561 217.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1730 0.001024 1024 570 900 16080 0.85616 20.9846 26.2564 48.1474 48.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 0.000512 512 335 780 14080 2.47894 0.848608 11.8862 26.0064 41.3858 41.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 0.001024 512 260 180 17840 0.439488 2.37312 13.2229 16.0809 16.1382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 0.000512 512 245 1650 19200 2.27216 0.845216 24.8137 26.0077 54.105 54.2331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1880 0.000128 4096 330 3435 143760 28.4221 2072.54 838.515 2939.53 2939.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 890 0.000256 4096 300 11910 51200 11.4972 13.9498 2914.82 418.956 3359.3 3359.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 6.4e-05 4096 275 8175 111360 270.405 92.9986 4624.11 2759.38 7747.24 7747.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 6.4e-05 2048 160 1110 227840 56.7981 28.3461 866.949 838.733 1790.99 1791.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.000512 512 610 525 24960 1.74477 0.938144 9.30022 49.922 62.0371 62.1432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 0.000256 1024 350 1170 56960 5.9832 3.39341 101.379 104.193 215.076 215.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1730 0.001024 1024 570 900 16128 0.858368 22.2183 26.344 49.4754 49.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 0.000512 512 335 780 13824 2.4904 0.851968 12.3097 26.0228 41.8379 41.9699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 0.001024 512 260 180 17760 0.438048 2.49952 13.1847 16.1681 16.2263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 0.000512 512 245 1650 19968 2.23104 0.851104 27.3839 26.0239 56.6556 56.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1880 0.000128 4096 330 3435 143712 28.414 2200.29 838.436 3067.19 3067.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 890 0.000256 4096 300 11910 51072 11.4757 13.9348 3090.22 419.265 3534.97 3535.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 6.4e-05 4096 275 8175 110592 269.733 92.8239 4884.25 2755.57 8002.71 8002.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 6.4e-05 2048 160 1110 227328 56.6826 28.3587 920.505 837.383 1843.09 1843.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 0.000512 512 610 525 25344 1.73696 0.932384 10.078 49.9267 62.8034 62.9065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 0.000256 1024 350 1170 56832 5.98906 3.40157 107.395 104.396 221.304 221.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1730 0.001024 1024 570 900 16100 0.855872 22.6421 26.3093 49.8599 49.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 0.000512 512 335 780 14400 2.48669 0.852192 12.9867 26.018 42.5137 42.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 0.001024 512 260 180 17800 0.44032 2.55066 13.2076 16.2454 16.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 0.000512 512 245 1650 19200 2.2504 0.84656 26.6002 26.017 55.8838 56.0128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1880 0.000128 4096 330 3435 143700 28.4283 2186.45 838.302 3053.23 3053.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 890 0.000256 4096 300 11910 51200 11.5758 13.9814 3078.91 419.567 3524.12 3524.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 6.4e-05 4096 275 8175 110400 272.016 93.1721 4842.42 2758.48 7966.42 7966.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 6.4e-05 2048 160 1110 227200 57.0268 28.3668 913.927 837.895 1837.38 1837.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.000512 512 610 525 24800 1.75238 0.939552 9.84291 49.9282 62.5922 62.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 0.000256 1024 350 1170 56800 6.0359 3.4127 106.507 104.432 220.515 220.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1730 0.001024 1024 570 900 16016 0.856064 22.2052 26.1892 49.3011 49.3589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 0.000512 512 335 780 12544 2.48854 0.825984 11.1571 25.4907 40.1297 40.2706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 0.001024 512 260 180 17808 0.439872 2.54499 13.2101 16.2414 16.2965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 0.000512 512 245 1650 17920 2.26848 0.825344 24.8139 25.4913 53.5684 53.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1880 0.000128 4096 330 3435 143696 28.4267 2203.72 837.675 3069.87 3069.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 890 0.000256 4096 300 11910 51072 11.5059 13.9479 3092.75 418.968 3537.26 3537.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 6.4e-05 4096 275 8175 111104 269.995 92.6882 4912.72 2750.4 8026.16 8026.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 6.4e-05 2048 160 1110 225792 57.0199 28.373 914.283 839.58 1839.43 1839.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.000512 512 610 525 25088 1.75325 0.938592 9.90819 50.0001 62.7259 62.8386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 0.000256 1024 350 1170 57344 6.02666 3.41402 108.134 104.833 222.538 222.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1730 0.001024 1024 570 900 16080 0.857856 22.2515 26.2827 49.4454 49.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 0.000512 512 335 780 13440 2.52173 0.851968 11.9558 26.0157 41.5132 41.6522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 0.001024 512 260 180 17760 0.438272 2.53158 13.1832 16.1994 16.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 0.000512 512 245 1650 19200 2.2241 0.847872 26.2969 26.0107 55.5472 55.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1880 0.000128 4096 330 3435 143760 28.4363 2182.84 837.954 3049.28 3049.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 890 0.000256 4096 300 11910 51120 11.5643 13.9748 3068.25 419.22 3513.09 3513.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 6.4e-05 4096 275 8175 109440 270.557 92.8016 4788.72 2750.84 7903.25 7903.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 6.4e-05 2048 160 1110 226560 56.8559 28.3431 903.514 838.511 1827.39 1827.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.000512 512 610 525 24960 1.75142 0.93952 9.86458 49.9189 62.6081 62.7113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 0.000256 1024 350 1170 56640 6.07066 3.41469 105.817 104.575 220.01 220.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1730 0.001024 1024 570 900 16000 0.856256 21.0519 26.2138 48.1739 48.2341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 0.000512 512 335 780 14336 2.5144 0.864768 12.1082 26.3878 42.0396 42.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 0.001024 512 260 180 17792 0.439392 2.39395 13.2223 16.1011 16.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 0.000512 512 245 1650 20480 2.25994 0.862208 26.8411 26.3863 56.5185 56.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1880 0.000128 4096 330 3435 143744 28.4283 2091.57 838.769 2958.82 2958.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 890 0.000256 4096 300 11910 50944 11.4872 13.9264 2925.42 418.699 3369.61 3369.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 6.4e-05 4096 275 8175 110592 269.048 92.5911 4632.94 2750.4 7745.31 7745.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 6.4e-05 2048 160 1110 225280 56.9035 28.243 861.431 839.27 1786.01 1786.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 0.000512 512 610 525 25600 1.75978 0.949152 9.55293 51.3439 63.7364 63.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 0.000256 1024 350 1170 57344 6.0065 3.40701 101.748 104.782 216.075 216.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1730 0.001024 1024 570 900 15936 0.85232 23.0154 26.1855 50.1091 50.1673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 0.000512 512 335 780 12288 2.45872 0.812032 11.4682 25.028 39.9361 40.0734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 0.001024 512 260 180 17664 0.44032 2.66854 13.1661 16.3188 16.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 0.000512 512 245 1650 18432 2.20102 0.806432 26.9459 25.029 55.155 55.2878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1880 0.000128 4096 330 3435 143616 28.4094 2416.96 837.542 3282.97 3283.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 890 0.000256 4096 300 11910 50688 11.4676 13.9136 3364.32 417.277 3807.06 3807.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 6.4e-05 4096 275 8175 107520 271.243 92.6057 5202.1 2753.67 8319.96 8320.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 6.4e-05 2048 160 1110 224256 56.8591 28.1961 996.501 832.693 1914.41 1914.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 0.000512 512 610 525 24576 1.75645 0.940032 11.0622 49.9699 63.864 63.9745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 0.000256 1024 350 1170 55296 5.99898 3.36941 115.023 103.381 227.903 228.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1730 0.001024 1024 570 900 16000 0.857536 24.6197 26.3148 51.8436 51.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 0.000512 512 335 780 12800 2.56038 0.850624 12.7349 26.092 42.4016 42.5457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 0.001024 512 260 180 17600 0.435648 2.75661 13.1406 16.3807 16.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 0.000512 512 245 1650 19200 2.15421 0.85024 28.5656 26.0877 57.8253 57.9625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1880 0.000128 4096 330 3435 143600 28.4283 2441.82 838.389 3308.69 3308.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 890 0.000256 4096 300 11910 50800 11.5149 13.9521 3417.4 418.243 3861.19 3861.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 6.4e-05 4096 275 8175 108800 271.081 92.9282 5339.16 2756.75 8460.27 8460.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 6.4e-05 2048 160 1110 224000 57.101 28.2685 996.747 833.877 1916.16 1916.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.000512 512 610 525 24000 1.77459 0.940544 11.0805 49.9958 63.9249 64.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 0.000256 1024 350 1170 56000 5.97926 3.37907 117.168 103.502 230.16 230.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1730 0.001024 1024 570 900 15872 0.860096 22.3706 26.2131 49.4983 49.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 0.000512 512 335 780 12288 2.45888 0.814688 11.1514 25.1067 39.6969 39.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 0.001024 512 260 180 17664 0.439488 2.62675 13.2253 16.3362 16.3944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 0.000512 512 245 1650 16384 2.28074 0.811168 23.2279 25.1 51.5923 51.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1880 0.000128 4096 330 3435 143616 28.4301 2228.5 838.779 3095.77 3095.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 890 0.000256 4096 300 11910 50688 11.4935 13.9357 3100.64 419.377 3545.52 3545.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 6.4e-05 4096 275 8175 110592 269.224 92.6413 4920.45 2751.76 8034.41 8034.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 6.4e-05 2048 160 1110 225280 56.8807 28.2442 917.491 838.538 1841.31 1841.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 0.000512 512 610 525 22528 1.72467 0.896896 9.2281 47.9569 59.9349 60.0401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 0.000256 1024 350 1170 57344 6.02522 3.41187 108.783 104.954 223.303 223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1730 0.001024 1024 570 900 16192 0.858016 16.726 26.3193 43.9569 44.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 730 0.000512 512 335 780 13312 2.53549 0.8608 9.02278 26.2999 38.886 39.0309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1690 0.001024 512 260 180 17888 0.44032 3.32323 13.218 17.0276 17.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 0.000512 512 245 1660 19968 2.26861 0.861856 20.6081 26.297 50.2042 50.3471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1880 0.000128 4096 330 3440 143840 28.4283 1695.13 838.154 2561.76 2561.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 890 0.000256 4096 300 11920 51328 11.5241 13.9537 2385.84 419.206 2830.6 2830.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 6.4e-05 4096 275 8180 111616 269.996 92.8407 3970.37 2755.35 7088.88 7089.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 720 6.4e-05 2048 160 1100 227840 56.8155 28.2862 1113.58 837.795 2036.63 2036.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1350 0.000512 512 610 520 26112 1.74118 0.931712 8.47229 52.378 63.6498 63.7666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1100 0.000256 1024 350 1180 57088 6.05299 3.41626 88.0686 104.9 202.565 202.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1730 0.001024 1024 570 900 16160 0.858272 18.7761 26.312 45.9989 46.0591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 730 0.000512 512 335 780 12800 2.53885 0.849824 9.7215 25.9843 39.2574 39.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1690 0.001024 512 260 180 17880 0.439424 3.84531 13.223 17.5549 17.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 0.000512 512 245 1660 19200 2.27885 0.846112 22.4243 25.9849 51.7007 51.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1880 0.000128 4096 330 3440 143840 28.4362 1902.82 838.902 2770.2 2770.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 890 0.000256 4096 300 11920 51360 11.5674 13.9791 2682.99 419.647 3128.26 3128.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 6.4e-05 4096 275 8180 111360 271.128 93.0331 4245.99 2757.06 7367.53 7367.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 6.4e-05 2048 160 1100 227840 57.0027 28.4546 790.225 838.697 1714.54 1714.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 0.000512 512 610 520 25920 1.73984 0.931808 9.51392 50.1071 62.4218 62.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 0.000256 1024 350 1180 56960 6.09171 3.42813 92.4558 105.011 207.112 207.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1730 0.001024 1024 570 900 16176 0.86016 17.8258 26.3187 45.0578 45.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 0.000512 512 335 780 12288 2.5487 0.84704 8.82304 25.967 38.3518 38.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 0.001024 512 260 180 17856 0.438336 2.02742 13.2022 15.7114 15.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 0.000512 512 245 1660 19200 2.27149 0.844224 21.0099 25.9676 50.262 50.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1880 0.000128 4096 330 3440 143808 28.4328 1770.14 838.012 2636.64 2636.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 890 0.000256 4096 300 11920 51264 11.5297 13.9501 2490.95 419.129 2935.63 2935.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 6.4e-05 4096 275 8180 111360 269.52 92.8209 3943.88 2748.41 7054.95 7055.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 6.4e-05 2048 160 1100 227328 56.8351 28.3026 734.543 840.484 1660.32 1660.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.000512 512 610 520 26112 1.73158 0.946176 8.71178 50.1264 61.6448 61.7541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 0.000256 1024 350 1180 56832 6.05763 3.41152 85.5217 104.747 199.864 199.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1730 0.001024 1024 570 900 16128 0.854176 18.0185 26.2615 45.1874 45.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 0.000512 512 335 780 12544 2.56451 0.85248 9.11382 26.0537 38.7496 38.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 0.001024 512 260 180 17864 0.436736 2.08691 13.2107 15.7778 15.8368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 0.000512 512 245 1660 19712 2.26368 0.8464 21.9777 26.0578 51.3164 51.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1880 0.000128 4096 330 3440 143808 28.4356 1795.9 837.91 2662.29 2662.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 890 0.000256 4096 300 11920 51296 11.5709 13.9653 2525.36 419.244 2970.22 2970.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 6.4e-05 4096 275 8180 111104 270.524 92.9102 3993.79 2751.45 7109 7109.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 6.4e-05 2048 160 1100 227584 56.9644 28.4123 746.455 836.347 1668.34 1668.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.000512 512 610 520 25984 1.75309 0.951872 8.46992 51.3074 62.6188 62.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 0.000256 1024 350 1180 56896 6.07114 3.41616 87.2288 104.743 201.59 201.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1730 0.001024 1024 570 900 16128 0.858368 17.9855 26.278 45.1729 45.2342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 0.000512 512 335 780 13312 2.55485 0.864096 9.5432 26.3263 39.4526 39.5899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 0.001024 512 260 180 17856 0.43888 2.10394 13.2132 15.8007 15.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 0.000512 512 245 1660 19456 2.29741 0.859104 20.867 26.3225 50.5256 50.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1880 0.000128 4096 330 3440 143808 28.4388 1805.66 838.097 2672.25 2672.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 890 0.000256 4096 300 11920 51200 11.4975 13.9385 2428.08 418.751 2872.35 2872.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 6.4e-05 4096 275 8180 111616 270.068 92.8765 3931.67 2752.78 7047.74 7048.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 6.4e-05 2048 160 1100 227328 56.858 28.2996 753.434 837.96 1676.72 1676.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 0.000512 512 610 520 26112 1.74317 0.954304 8.34422 51.2762 62.4485 62.5579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 0.000256 1024 350 1180 56832 6.0473 3.40429 85.7091 104.602 199.894 200.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1730 0.001024 1024 570 900 16128 0.85968 22.6324 26.2888 49.8335 49.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 0.000512 512 335 780 11520 2.57341 0.83968 10.5418 25.7222 39.842 39.9821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 0.001024 512 260 180 17856 0.440352 2.57229 13.2157 16.2736 16.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 0.000512 512 245 1660 18432 2.28634 0.837632 25.8723 25.726 54.8904 55.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1880 0.000128 4096 330 3440 143784 28.4325 2225.76 838.017 3092.26 3092.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 890 0.000256 4096 300 11920 51264 11.5523 13.9695 3126.46 419.214 3571.27 3571.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 6.4e-05 4096 275 8180 111744 270.142 93.0268 4970.88 2750.91 8085.29 8085.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 6.4e-05 2048 160 1100 226944 57.0284 28.373 921.48 837.555 1844.59 1844.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.000512 512 610 520 25920 1.73334 0.946176 10.3263 50.0125 63.149 63.2558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 0.000256 1024 350 1180 56448 6.0631 3.41194 107.77 104.526 221.901 222.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1730 0.001024 1024 570 900 15984 0.860384 15.9421 26.2116 43.0662 43.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 0.000512 512 335 780 9216 2.5784 0.808992 6.15466 25.0268 34.7335 34.8676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 0.001024 512 260 180 17712 0.438272 1.85414 13.176 15.5119 15.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 0.000512 512 245 1660 16128 2.28214 0.814656 16.4371 25.0254 44.7278 44.8635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1880 0.000128 4096 330 3440 143712 28.4365 1544.46 838.783 2411.72 2411.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 890 0.000256 4096 300 11920 50976 11.4981 13.939 2160.22 418.365 2604.11 2604.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 6.4e-05 4096 275 8180 110592 269.264 92.5669 3419.93 2747.86 6529.95 6530.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 6.4e-05 2048 160 1100 225792 56.8293 28.3538 639.392 839.541 1564.27 1564.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.000512 512 610 520 25344 1.71766 0.927744 7.27808 49.705 59.7579 59.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 0.000256 1024 350 1180 55296 6.03155 3.38246 73.9707 103.944 187.459 187.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1730 0.001024 1024 570 900 16080 0.85632 22.4522 26.253 49.616 49.6734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 0.000512 512 335 780 12800 2.53226 0.84992 11.5195 26.0107 41.0731 41.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 0.001024 512 260 180 17840 0.440192 2.52387 13.2236 16.2329 16.2919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 0.000512 512 245 1660 19200 2.27158 0.848192 26.7324 26.006 56.0295 56.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1880 0.000128 4096 330 3440 143760 28.43 2145.53 838.527 3012.53 3012.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 890 0.000256 4096 300 11920 51200 11.5016 13.9533 3026.85 418.802 3471.19 3471.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 6.4e-05 4096 275 8180 111360 270.278 93.0079 4810.07 2756.21 7929.89 7930.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 6.4e-05 2048 160 1100 227840 56.7623 28.4499 896.483 838.529 1820.38 1820.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.000512 512 610 520 25600 1.72822 0.937984 9.95059 49.912 62.6546 62.7595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 0.000256 1024 350 1180 56320 6.01693 3.38864 103.35 104.186 217.069 217.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1730 0.001024 1024 570 900 16000 0.856064 15.5382 26.2344 42.6824 42.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 0.000512 512 335 780 12800 2.53616 0.854016 8.25731 26.0438 37.8562 38.0038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 0.001024 512 260 180 17760 0.4384 1.77171 13.217 15.4733 15.5339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 0.000512 512 245 1660 17920 2.32701 0.85136 17.6161 26.0388 47.0058 47.1441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1880 0.000128 4096 330 3440 143680 28.43 1494.99 837.909 2361.39 2361.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 890 0.000256 4096 300 11920 50880 11.4688 13.9325 2093.85 418.044 2537.37 2537.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 6.4e-05 4096 275 8180 110080 270.929 92.8604 3309.42 2763.98 6437.53 6437.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 6.4e-05 2048 160 1100 227840 56.6601 28.3014 625.817 838.122 1549.06 1549.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.000512 512 610 520 25600 1.72899 0.940032 7.08506 49.9493 59.8334 59.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 0.000256 1024 350 1180 55040 5.9919 3.36896 71.2574 103.348 184.093 184.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1730 0.001024 1024 570 900 16128 0.86016 20.7484 26.3213 47.9859 48.0447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 0.000512 512 335 780 12288 2.55827 0.851968 10.3328 25.9976 39.9042 40.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 0.001024 512 260 180 17760 0.439008 2.33731 13.1702 15.991 16.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 0.000512 512 245 1660 18432 2.29805 0.84976 23.8213 25.9954 53.1404 53.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1880 0.000128 4096 330 3440 143712 28.4226 2015.02 837.726 2881.22 2881.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 890 0.000256 4096 300 11920 51072 11.4894 13.9358 2839.85 418.899 3284.25 3284.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 6.4e-05 4096 275 8180 110592 269.719 92.8196 4482.48 2753.75 7599.1 7599.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 6.4e-05 2048 160 1100 227328 56.6722 28.285 835.931 836.558 1757.61 1757.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.000512 512 610 520 25344 1.73386 0.935008 9.16618 49.9044 61.8682 61.9698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 0.000256 1024 350 1180 56064 6.03398 3.40355 96.188 104.293 210.049 210.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1730 0.001024 1024 570 900 15936 0.85808 14.6634 26.1887 41.7605 41.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 0.000512 512 335 780 9216 2.57517 0.812032 5.69373 25.0337 34.2759 34.4125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 0.001024 512 260 180 17664 0.433472 1.69165 13.1629 15.3336 15.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 0.000512 512 245 1660 15360 2.32266 0.814912 14.2844 25.0312 42.6221 42.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1880 0.000128 4096 330 3440 143616 28.4231 1430.67 837.742 2296.88 2296.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 890 0.000256 4096 300 11920 50688 11.4708 13.9168 1999.89 417.194 2442.55 2442.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 6.4e-05 4096 275 8180 107520 271.292 92.6463 3097.26 2754 6215.52 6215.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 6.4e-05 2048 160 1100 224256 56.8237 28.244 589.991 837.14 1512.36 1512.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.000512 512 610 520 24576 1.75786 0.944128 6.42832 49.9699 59.2284 59.3386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 0.000256 1024 350 1180 55296 5.99962 3.37491 68.5765 103.395 181.476 181.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1730 0.001024 1024 570 900 16100 0.856256 21.2189 26.3093 48.4367 48.4966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 0.000512 512 335 780 12800 2.5513 0.852576 11.0209 26.0202 40.6166 40.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 0.001024 512 260 180 17800 0.44032 2.40893 13.2175 16.1107 16.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 0.000512 512 245 1660 19200 2.28822 0.848192 25.4374 26.0204 54.7664 54.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1880 0.000128 4096 330 3440 143700 28.4245 2099.51 838.394 2966.37 2966.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 890 0.000256 4096 300 11920 51200 11.5773 13.9899 2957.92 419.452 3403.02 3403.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 6.4e-05 4096 275 8180 110400 271.971 93.1836 4648.95 2758.32 7772.76 7773.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 6.4e-05 2048 160 1100 227200 56.9908 28.4615 872.777 837.816 1796.21 1796.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.000512 512 610 520 25600 1.73574 0.938912 9.53626 49.9323 62.277 62.3855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 0.000256 1024 350 1180 56000 6.07603 3.41606 100.899 104.441 214.961 215.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1730 0.001024 1024 570 900 16000 0.858112 15.1944 26.2807 42.3834 42.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 0.000512 512 335 780 12800 2.55757 0.851968 8.09594 26.0651 37.7337 37.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 0.001024 512 260 180 17600 0.439296 1.73366 13.126 15.346 15.4046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 0.000512 512 245 1660 19200 2.2879 0.851872 18.3316 26.0621 47.7114 47.8511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1880 0.000128 4096 330 3440 143600 28.4188 1473.9 837.505 2339.87 2339.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 890 0.000256 4096 300 11920 50800 11.5041 13.9432 2056.76 417.301 2499.59 2499.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 6.4e-05 4096 275 8180 108800 271.067 92.933 3215.75 2750.39 6330.47 6330.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 6.4e-05 2048 160 1100 224000 57.1149 28.2757 606.39 832.883 1524.82 1524.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.000512 512 610 520 25600 1.74086 0.944928 6.88438 49.9674 59.6704 59.7786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 0.000256 1024 350 1180 54400 6.0697 3.3792 69.4767 103.384 182.439 182.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1730 0.001024 1024 570 900 16016 0.856064 26.4491 26.2108 53.5704 53.6269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 0.000512 512 335 780 10752 2.56842 0.82944 11.6374 25.5137 40.717 40.8582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 0.001024 512 260 180 17808 0.441056 3.06803 13.2222 16.777 16.8346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 0.000512 512 245 1660 17920 2.14102 0.825952 28.5483 25.5085 57.1864 57.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1880 0.000128 4096 330 3440 143696 28.4235 2674.28 838.454 3541.21 3541.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 890 0.000256 4096 300 11920 51072 11.4972 13.9532 3737.08 419.179 4181.8 4181.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 6.4e-05 4096 275 8180 111104 270.034 92.7075 5931.31 2753.43 9047.83 9048.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 6.4e-05 2048 160 1100 227584 56.7327 28.3729 1109.79 840.417 2035.48 2035.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.000512 512 610 520 25088 1.75018 0.940064 12.59 50.0269 65.4398 65.5535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 0.000256 1024 350 1180 56448 6.06896 3.41606 129.395 104.922 243.929 244.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1730 0.001024 1024 570 900 15904 0.854016 17.1542 26.1893 44.2491 44.3083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 0.000512 512 335 780 7168 2.58928 0.7872 5.31968 24.3689 33.2364 33.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 0.001024 512 260 180 17696 0.440704 2.00336 13.2111 15.7 15.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 0.000512 512 245 1660 14336 2.28288 0.7864 15.8424 24.3712 43.4532 43.5949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1880 0.000128 4096 330 3440 143584 28.4221 1751.69 837.748 2617.91 2617.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 890 0.000256 4096 300 11920 50624 11.4586 13.9059 2441.88 417.023 2884.34 2884.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 6.4e-05 4096 275 8180 111104 269.032 92.4053 3915.85 2753.38 7030.99 7031.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 6.4e-05 2048 160 1100 225792 56.9114 28.3181 724.953 836.929 1647.27 1647.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.000512 512 610 520 23296 1.74842 0.91824 7.68467 49.4763 59.9566 60.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 0.000256 1024 350 1180 55552 6.0079 3.3792 83.971 103.781 197.265 197.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1730 0.001024 1024 570 900 16080 0.857568 25.8355 26.3112 53.0547 53.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 0.000512 512 335 780 11520 2.59622 0.851552 12.144 26.0338 41.7928 41.9285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 0.001024 512 260 180 17760 0.438272 2.92102 13.193 16.597 16.6546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 0.000512 512 245 1660 19200 2.15261 0.84864 29.8201 26.0288 59.0148 59.1419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1880 0.000128 4096 330 3440 143760 28.4403 2574.59 838.909 3441.99 3442.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 890 0.000256 4096 300 11920 51120 11.5466 13.9715 3606.59 419.508 4051.69 4051.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 6.4e-05 4096 275 8180 109440 270.455 92.8322 5628.87 2753.63 8746.12 8746.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 6.4e-05 2048 160 1100 226560 56.8269 28.3062 1060.63 836.383 1982.31 1982.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.000512 512 610 520 24960 1.75437 0.93824 12.1431 49.947 64.9092 65.0097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 0.000256 1024 350 1180 56640 6.06138 3.41402 124.566 104.682 238.847 238.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1730 0.001024 1024 570 900 15840 0.858112 17.4612 26.1303 44.4998 44.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 0.000512 512 335 780 11520 2.60413 0.85584 8.27398 26.1031 37.9971 38.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 0.001024 512 260 180 17520 0.439616 2.02138 13.1044 15.6113 15.6706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 0.000512 512 245 1660 19200 2.27846 0.857888 21.0029 26.0993 50.4073 50.5389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1880 0.000128 4096 330 3440 143520 28.4262 1739.48 837.604 2605.56 2605.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 890 0.000256 4096 300 11920 50880 11.4852 13.953 2426.72 418.542 2870.78 2870.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 6.4e-05 4096 275 8180 107520 272.135 92.8875 3739.98 2763.3 6868.63 6868.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 6.4e-05 2048 160 1100 226560 56.6992 28.2939 719.52 835.047 1639.73 1639.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.000512 512 610 520 24960 1.75427 0.943936 7.93398 50.0021 60.7651 60.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 0.000256 1024 350 1180 55680 5.9839 3.37936 83.5056 103.481 196.483 196.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1730 0.001024 1024 570 900 16000 0.856064 25.0923 26.1965 52.1974 52.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 0.000512 512 335 780 12288 2.60003 0.86448 12.586 26.3642 42.5826 42.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 0.001024 512 260 180 17792 0.436544 2.88202 13.2112 16.5745 16.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 0.000512 512 245 1660 18432 2.19616 0.85824 27.1875 26.3613 56.7729 56.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1880 0.000128 4096 330 3440 143744 28.4324 2505.9 838.097 3372.48 3372.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 890 0.000256 4096 300 11920 50944 11.4827 13.9351 3498.2 418.224 3941.93 3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 6.4e-05 4096 275 8180 110592 268.967 92.5737 5540.78 2747.77 8650.43 8650.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 6.4e-05 2048 160 1100 225280 56.8422 28.262 1025.05 835.32 1945.63 1945.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.000512 512 610 520 25600 1.76038 0.951776 12.0738 51.3172 66.2339 66.3394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 0.000256 1024 350 1180 56320 6.06307 3.40627 120.384 104.684 234.669 234.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1730 0.001024 1024 570 900 15872 0.858816 17.08 26.184 44.1759 44.2354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 0.000512 512 335 780 8192 2.61706 0.81408 5.93808 25.0708 34.6035 34.7453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 0.001024 512 260 180 17664 0.43232 2.03162 13.2082 15.7183 15.7791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 0.000512 512 245 1660 16384 2.292 0.816864 17.7956 25.0701 46.1486 46.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1880 0.000128 4096 330 3440 143616 28.43 1680.55 837.915 2546.95 2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 890 0.000256 4096 300 11920 50688 11.4872 13.9395 2336.27 419.263 2781.04 2781.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 6.4e-05 4096 275 8180 110592 269.25 92.6584 3718.08 2748.66 6828.99 6829.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 6.4e-05 2048 160 1100 225280 56.903 28.3484 689.847 835.681 1610.94 1611.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 0.000512 512 610 520 22528 1.72515 0.898848 6.98979 47.93 57.6768 57.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 0.000256 1024 350 1180 55296 6.13994 3.41402 79.3162 104.834 193.83 193.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1730 0.001024 1024 570 900 15936 0.857568 22.2044 26.2128 49.3259 49.3855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 0.000512 512 335 780 9216 2.58355 0.809664 8.56829 25.0567 37.1837 37.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 0.001024 512 260 180 17664 0.442368 2.5927 13.1782 16.2579 16.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 0.000512 512 245 1660 15360 2.32077 0.807968 21.5422 25.0562 49.903 50.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1880 0.000128 4096 330 3440 143616 28.4257 2192.84 838.531 3059.85 3059.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 890 0.000256 4096 300 11920 50688 11.4726 13.9135 3054.36 417.692 3497.53 3497.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 6.4e-05 4096 275 8180 107520 271.315 92.6435 4715.13 2756.5 7835.92 7836.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 6.4e-05 2048 160 1100 224256 56.8259 28.1678 892.545 833.509 1811.21 1811.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.000512 512 610 520 24576 1.75562 0.942624 9.79898 49.9897 62.6173 62.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 0.000256 1024 350 1180 55296 5.99834 3.3713 102.844 103.495 215.834 215.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1730 0.001024 1024 570 900 15744 0.854848 15.1407 26.4448 42.494 42.5533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 0.000512 512 335 780 6144 2.71702 0.817632 4.5103 25.406 33.6156 33.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 0.001024 512 260 180 17280 0.434176 1.6649 13.17 15.3153 15.3741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 0.000512 512 245 1660 12288 2.45094 0.82736 12.3674 25.4098 41.2269 41.3574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1880 0.000128 4096 330 3440 143232 28.4311 1519.04 844.915 2392.44 2392.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 890 0.000256 4096 300 11920 50688 11.4851 13.9255 2123.85 422.324 2571.66 2571.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 6.4e-05 4096 275 8180 104448 270.393 91.962 3189.71 2767.28 6319.68 6319.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 6.4e-05 2048 160 1100 221184 56.502 28.0469 618.683 833.097 1536.49 1536.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.000512 512 610 520 21504 1.76749 0.902656 6.25856 49.3073 58.3683 58.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 0.000256 1024 350 1180 55296 6.01936 3.3792 72.8362 104.673 187.032 187.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1730 0.001024 1024 570 900 16000 0.857152 23.3451 26.2825 50.536 50.5958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 0.000512 512 335 780 12800 2.56058 0.854016 12.3568 26.0706 42.0069 42.1486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 0.001024 512 260 180 17600 0.436224 2.60237 13.1282 16.2118 16.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 0.000512 512 245 1660 19200 2.22474 0.847872 27.8171 26.0604 57.1175 57.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1880 0.000128 4096 330 3440 143600 28.4166 2248.21 837.519 3114.19 3114.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 890 0.000256 4096 300 11920 50800 11.5036 13.9407 3148.51 417.385 3591.42 3591.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 6.4e-05 4096 275 8180 108800 271.066 92.9061 4900.58 2752.04 8016.94 8017.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 6.4e-05 2048 160 1100 224000 57.1261 28.3037 921.258 833.007 1839.86 1840
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.000512 512 610 520 25600 1.74003 0.94208 10.4024 49.9687 63.1809 63.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 0.000256 1024 350 1180 54400 6.06909 3.37702 105.811 103.386 218.771 218.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1730 0.001024 1024 570 900 15600 0.853984 16.4397 26.0456 43.3892 43.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 0.000512 512 335 780 12800 2.55904 0.85616 9.40038 26.2267 39.2103 39.3521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 0.001024 512 260 180 17200 0.434176 1.90086 13.007 15.3857 15.4435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 0.000512 512 245 1660 19200 2.29386 0.854112 20.7768 26.2256 50.328 50.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1880 0.000128 4096 330 3440 143200 28.4244 1607.37 837.408 2473.25 2473.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 890 0.000256 4096 300 11920 50400 11.4963 13.9539 2263.64 418.882 2708.06 2708.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 6.4e-05 4096 275 8180 102400 272.923 92.9489 3345.52 2753.41 6465.15 6465.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 6.4e-05 2048 160 1100 217600 56.9715 27.9934 640.626 829.208 1554.96 1555.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 0.000512 512 610 520 25600 1.76771 0.944352 7.6473 50.1278 60.6139 60.7193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 0.000256 1024 350 1180 54400 6.06842 3.3792 76.3813 103.77 189.729 189.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1730 0.001024 1024 570 912 16128 0.85888 16.9738 26.3124 44.1954 44.2573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 730 0.000512 512 335 768 12800 2.56045 0.86288 8.62861 26.3162 38.5342 38.6782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1690 0.001024 512 260 192 17792 0.440128 3.45462 13.2264 17.1678 17.2262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 0.000512 512 245 1656 19968 2.2601 0.860736 20.6553 26.3183 50.2569 50.4001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1880 0.000128 4096 330 3432 143872 28.4099 1673.95 838.703 2541.12 2541.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 890 0.000256 4096 300 11904 51392 11.5183 13.9489 2359.87 419.636 2805.06 2805.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 6.4e-05 4096 275 8184 111104 270.707 92.9761 3916.52 2759.07 7039.62 7039.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 720 6.4e-05 2048 160 1104 227328 56.8065 28.2931 706.873 838.475 1630.62 1630.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1350 0.000512 512 610 528 25088 1.76704 0.933888 8.18726 51.2766 62.2919 62.4057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1100 0.000256 1024 350 1176 57344 6.04336 3.42038 87.0167 104.979 201.595 201.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1730 0.001024 1024 570 912 16120 0.856224 17.8891 26.2963 45.0928 45.1523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 730 0.000512 512 335 768 12160 2.57216 0.848064 8.62822 25.963 38.1755 38.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1690 0.001024 512 260 192 17760 0.439872 3.58544 13.203 17.2715 17.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 0.000512 512 245 1656 19840 2.24826 0.845888 21.6365 25.9647 50.8608 51.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1880 0.000128 4096 330 3432 143840 28.4177 1762.44 838.115 2629.03 2629.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 890 0.000256 4096 300 11904 51440 11.5696 13.9719 2489.75 419.317 2934.7 2934.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 6.4e-05 4096 275 8184 111360 271.194 93.0124 3937.98 2754.29 7056.81 7057.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 6.4e-05 2048 160 1104 227200 57.0744 28.3525 737.192 837.944 1660.73 1660.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 0.000512 512 610 528 24960 1.76346 0.929888 8.41949 50.0779 61.3212 61.4439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 0.000256 1024 350 1176 57280 6.07706 3.42426 86.0741 104.926 200.635 200.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1730 0.001024 1024 570 912 16128 0.8608 17.7402 26.3344 44.9873 45.0499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 0.000512 512 335 768 12288 2.5503 0.847904 8.6553 25.9873 38.2075 38.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 0.001024 512 260 192 17760 0.4384 2.10365 13.218 15.8053 15.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 0.000512 512 245 1656 19200 2.26563 0.847904 20.7991 25.9839 50.0721 50.2089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1880 0.000128 4096 330 3432 143856 28.4246 1738.24 838.724 2605.44 2605.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 890 0.000256 4096 300 11904 51360 11.5263 13.9547 2448.62 419.42 2893.6 2893.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 6.4e-05 4096 275 8184 110592 270.36 92.8606 3855.25 2754.7 6973.51 6973.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 6.4e-05 2048 160 1104 226560 56.9848 28.2903 723.699 837.169 1646.31 1646.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.000512 512 610 528 24960 1.76272 0.945504 8.02035 50.1586 61.022 61.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 0.000256 1024 350 1176 57216 6.02819 3.40816 84.9417 104.828 199.338 199.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1730 0.001024 1024 570 912 16032 0.86016 11.8295 26.2444 38.9841 39.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 730 0.000512 512 335 768 12288 2.5488 0.85136 5.87974 25.9916 35.437 35.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1690 0.001024 512 260 192 17664 0.431968 3.60198 13.1692 17.2461 17.3034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 0.000512 512 245 1656 18432 2.30218 0.855136 13.3664 25.993 42.6792 42.8175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1880 0.000128 4096 330 3432 143808 28.4136 1120.41 837.936 1986.81 1986.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 890 0.000256 4096 300 11904 51264 11.4847 13.9305 1573.2 418.654 2017.35 2017.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 6.4e-05 4096 275 8184 110592 269.876 92.831 2484.59 2752.51 5600.15 5600.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 6.4e-05 2048 160 1104 225792 56.926 28.2706 465.445 857.554 1408.36 1408.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 0.000512 512 610 528 24576 1.75229 0.91904 5.93718 49.9017 58.6386 58.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 0.000256 1024 350 1176 56832 5.99587 3.404 54.4764 104.279 168.282 168.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1730 0.001024 1024 570 912 16128 0.856064 20.3956 26.3261 47.6286 47.6877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 0.000512 512 335 768 12544 2.56496 0.850112 10.1334 26.0601 39.7764 39.9155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 0.001024 512 260 192 17752 0.438624 2.44774 13.2083 16.1403 16.1997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 0.000512 512 245 1656 19712 2.272 0.848 24.49 26.0577 53.838 53.9688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1880 0.000128 4096 330 3432 143808 28.4264 2017.95 837.88 2884.3 2884.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 890 0.000256 4096 300 11904 51408 11.5531 13.9731 2841.91 419.328 3286.85 3286.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 6.4e-05 4096 275 8184 110208 271.181 92.9834 4460.83 2754.61 7579.93 7580.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 6.4e-05 2048 160 1104 226688 57.0497 28.3238 841.617 838.812 1765.97 1766.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.000512 512 610 528 25088 1.77606 0.950208 9.40112 51.3136 63.5697 63.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 0.000256 1024 350 1176 56896 6.06384 3.41603 97.4024 104.76 211.772 211.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1730 0.001024 1024 570 912 16016 0.856192 13.3532 26.2719 40.5326 40.5926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 0.000512 512 335 768 10752 2.5528 0.828352 5.7545 25.5123 34.8122 34.9514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 0.001024 512 260 192 17696 0.432224 1.6015 13.2156 15.2948 15.3555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 0.000512 512 245 1656 17920 2.27062 0.833536 14.8345 25.511 43.6183 43.7472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1880 0.000128 4096 330 3432 143696 28.4142 1266.12 838.269 2132.85 2132.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 890 0.000256 4096 300 11904 51296 11.5118 13.9548 1782.72 419.219 2227.48 2227.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 6.4e-05 4096 275 8184 109312 272.023 92.9813 2782.46 2762.4 5910.19 5910.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 6.4e-05 2048 160 1104 225792 56.9847 28.3484 531.472 840.451 1457.42 1457.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 0.000512 512 610 528 24192 1.77302 0.939936 6.70637 50.0214 59.569 59.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 0.000256 1024 350 1176 56448 6.07053 3.41606 61.6929 104.921 176.232 176.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1730 0.001024 1024 570 912 16064 0.856064 19.4624 26.2773 46.6473 46.7067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 0.000512 512 335 768 12288 2.58416 0.863104 9.43312 26.3471 39.3948 39.5404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 0.001024 512 260 192 17728 0.440032 2.35178 13.2092 16.045 16.1031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 0.000512 512 245 1656 19456 2.30179 0.86016 22.9828 26.3455 52.662 52.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1880 0.000128 4096 330 3432 143808 28.4122 1926.17 838.728 2793.36 2793.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 890 0.000256 4096 300 11904 51200 11.4995 13.931 2593.6 419.033 3038.14 3038.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 6.4e-05 4096 275 8184 110592 271.319 93.0803 4177.19 2783.99 7325.91 7326.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 6.4e-05 2048 160 1104 227328 56.816 28.2807 815.817 838.678 1739.75 1739.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.000512 512 610 528 25088 1.76918 0.948736 8.93216 51.2982 63.0737 63.1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 0.000256 1024 350 1176 56832 6.04314 3.40746 92.6386 104.695 206.909 207.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1730 0.001024 1024 570 912 16000 0.858592 13.175 26.2533 40.3376 40.3938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 0.000512 512 335 768 12288 2.58397 0.866304 6.33174 26.3703 36.319 36.4564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 0.001024 512 260 192 17664 0.433088 1.64298 13.1984 15.3195 15.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 0.000512 512 245 1656 18432 2.33546 0.866304 14.0125 26.3809 43.7664 43.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1880 0.000128 4096 330 3432 143744 28.4201 1261.81 838.061 2128.34 2128.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 890 0.000256 4096 300 11904 50944 11.4975 13.928 1645.97 418.285 2089.76 2089.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 6.4e-05 4096 275 8184 108544 271.131 92.8784 2638.95 2759.46 5762.75 5763.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 6.4e-05 2048 160 1104 225280 56.8798 28.244 535.831 835.534 1456.66 1456.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.000512 512 610 528 24576 1.78646 0.950656 5.80266 51.3215 59.9891 60.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 0.000256 1024 350 1176 56320 6.05658 3.40653 60.2668 104.7 174.554 174.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1730 0.001024 1024 570 912 16056 0.856064 21.8557 26.2707 49.0309 49.0913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 0.000512 512 335 768 11520 2.57619 0.83968 10.0576 25.7445 39.3844 39.5266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 0.001024 512 260 192 17712 0.438688 2.61805 13.2027 16.304 16.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 0.000512 512 245 1656 18432 2.28502 0.835168 24.9056 25.7405 53.9372 54.0754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1880 0.000128 4096 330 3432 143784 28.3999 2130.01 838.45 2996.91 2996.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 890 0.000256 4096 300 11904 51408 11.5528 13.976 3015.55 419.432 3460.59 3460.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 6.4e-05 4096 275 8184 110592 271.772 93.1811 4746 2763.02 7874.31 7874.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 6.4e-05 2048 160 1104 226944 57.0114 28.3792 891.53 838.149 1815.23 1815.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.000512 512 610 528 24768 1.76298 0.942336 9.61501 50.0422 62.4933 62.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 0.000256 1024 350 1176 57024 6.03146 3.41299 103.978 104.599 218.149 218.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1730 0.001024 1024 570 912 15984 0.860224 15.7761 26.2685 42.9564 43.0145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 0.000512 512 335 768 9216 2.57402 0.806304 6.08826 25.0164 34.65 34.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 0.001024 512 260 192 17568 0.438272 1.90259 13.1485 15.5342 15.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 0.000512 512 245 1656 16128 2.28003 0.809536 15.8402 25.0153 44.1211 44.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1880 0.000128 4096 330 3432 143712 28.3992 1487.5 838.449 2354.4 2354.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 890 0.000256 4096 300 11904 50976 11.482 13.9366 2088.91 418.269 2532.67 2532.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 6.4e-05 4096 275 8184 108288 271.98 92.9197 3252.3 2759.78 6377.3 6377.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 6.4e-05 2048 160 1104 225792 56.8042 28.2952 621.393 838.734 1545.39 1545.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.000512 512 610 528 24192 1.74694 0.930048 6.70893 49.6986 59.215 59.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 0.000256 1024 350 1176 56448 5.9736 3.3833 72.6004 103.925 186.009 186.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1730 0.001024 1024 570 912 16080 0.857632 21.1333 26.3172 48.3611 48.4189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 0.000512 512 335 768 11520 2.58675 0.851872 9.7361 26.0086 39.3526 39.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 0.001024 512 260 192 17680 0.438144 2.52166 13.187 16.192 16.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 0.000512 512 245 1656 19200 2.26902 0.84544 24.9345 26.0122 54.2284 54.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1880 0.000128 4096 330 3432 143760 28.418 2026.52 838.542 2893.53 2893.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 890 0.000256 4096 300 11904 51200 11.4985 13.953 2859.69 418.988 3304.21 3304.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 6.4e-05 4096 275 8184 111360 270.277 93.0011 4552.02 2756.78 7672.41 7672.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 6.4e-05 2048 160 1104 226560 56.9695 28.3331 846.682 842.209 1774.36 1774.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 0.000512 512 610 528 24320 1.75818 0.935936 9.07149 49.9163 61.8116 61.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 0.000256 1024 350 1176 56320 6.01386 3.38938 97.4113 104.206 211.149 211.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1730 0.001024 1024 570 912 16000 0.86016 15.0523 26.3163 42.2786 42.3377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 0.000512 512 335 768 10240 2.64509 0.854016 6.47072 26.0626 36.2009 36.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 0.001024 512 260 192 17600 0.438592 1.81002 13.1799 15.4744 15.5326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 0.000512 512 245 1656 17920 2.3184 0.85568 16.6786 26.0654 46.0908 46.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1880 0.000128 4096 330 3432 143680 28.4034 1442.2 838.471 2309.13 2309.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 890 0.000256 4096 300 11904 50880 11.4674 13.9284 2020.85 418.408 2464.73 2464.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 6.4e-05 4096 275 8184 110080 270.969 92.8703 3201.26 2764.95 6330.38 6330.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 6.4e-05 2048 160 1104 225280 56.9931 28.3939 601.217 838.933 1525.71 1525.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.000512 512 610 528 24320 1.76118 0.941472 6.67888 49.9687 59.4784 59.5807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 0.000256 1024 350 1176 55040 5.99856 3.36691 68.7817 103.442 181.716 181.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1730 0.001024 1024 570 912 16032 0.857632 25.8447 26.2539 53.0092 53.0689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 0.000512 512 335 768 12288 2.55706 0.850624 12.6984 26.0007 42.2728 42.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 0.001024 512 260 192 17664 0.439776 3.07523 13.1731 16.7317 16.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 0.000512 512 245 1656 18432 2.1665 0.84896 27.7875 25.995 56.9666 57.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1880 0.000128 4096 330 3432 143808 28.4204 2585.78 838.224 3452.47 3452.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 890 0.000256 4096 300 11904 51264 11.477 13.9319 3626.24 418.804 4070.53 4070.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 6.4e-05 4096 275 8184 110592 269.665 92.8195 5726.42 2753.3 8842.54 8842.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 6.4e-05 2048 160 1104 225792 56.8813 28.2816 1075.64 836.719 1997.69 1997.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.000512 512 610 528 24576 1.75456 0.935936 12.0011 49.9086 64.7305 64.8397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 0.000256 1024 350 1176 56832 5.99654 3.40112 126.041 104.314 239.877 239.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1730 0.001024 1024 570 912 15936 0.858112 16.7208 26.2459 43.8745 43.9346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 0.000512 512 335 768 9216 2.57619 0.807488 6.37114 25.0254 34.9461 35.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 0.001024 512 260 192 17472 0.432096 1.9927 13.1056 15.5761 15.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 0.000512 512 245 1656 15360 2.32102 0.804864 16.3774 25.028 44.7024 44.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1880 0.000128 4096 330 3432 143616 28.4042 1662.7 837.384 2528.54 2528.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 890 0.000256 4096 300 11904 50688 11.4663 13.921 2323.49 417.095 2766.05 2766.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 6.4e-05 4096 275 8184 107520 271.281 92.6541 3614.49 2753.32 6732.08 6732.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 6.4e-05 2048 160 1104 224256 56.8305 28.1752 689.269 836.018 1610.45 1610.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.000512 512 610 528 24576 1.75427 0.938784 7.87363 49.9623 60.6587 60.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 0.000256 1024 350 1176 55296 5.99565 3.36886 79.5927 103.371 192.457 192.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1730 0.001024 1024 570 912 16000 0.85408 25.8973 26.2295 53.0413 53.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 0.000512 512 335 768 11200 2.62352 0.853472 11.7465 26.0169 41.4073 41.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 0.001024 512 260 192 17700 0.438272 3.10717 13.2108 16.8001 16.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 0.000512 512 245 1656 19200 2.14598 0.847936 29.1808 26.0153 58.3524 58.4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1880 0.000128 4096 330 3432 143800 28.3884 2553.99 838.681 3421.11 3421.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 890 0.000256 4096 300 11904 51200 11.5738 13.998 3584.55 419.403 4029.62 4029.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 6.4e-05 4096 275 8184 110400 271.928 93.1867 5654.38 2757.98 8777.82 8778.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 6.4e-05 2048 160 1104 227200 57.0193 28.4021 1064.49 837.71 1987.79 1987.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.000512 512 610 528 24000 1.77165 0.935296 11.7469 49.929 64.5147 64.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 0.000256 1024 350 1176 56800 6.04048 3.41405 124.244 104.425 238.261 238.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1730 0.001024 1024 570 912 15800 0.852896 17.4899 26.0958 44.4875 44.5472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 0.000512 512 335 768 9600 2.68186 0.85184 6.89459 26.1127 36.7081 36.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 0.001024 512 260 192 17600 0.438592 2.17498 13.2125 15.8708 15.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 0.000512 512 245 1656 19200 2.28906 0.852128 20.808 26.0893 50.2097 50.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1880 0.000128 4096 330 3432 143600 28.4051 1726.24 838.146 2592.84 2592.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 890 0.000256 4096 300 11904 50800 11.507 13.9437 2408.58 417.713 2851.81 2851.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 6.4e-05 4096 275 8184 108800 271.084 92.924 3777.76 2750.67 6892.76 6893.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 6.4e-05 2048 160 1104 224000 57.0829 28.352 713.885 837.915 1637.4 1637.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.000512 512 610 528 24000 1.77606 0.940384 7.60899 49.9965 60.4505 60.5553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 0.000256 1024 350 1176 56000 5.98595 3.37933 83.4646 103.493 196.454 196.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1730 0.001024 1024 570 912 16016 0.856064 24.7378 26.2522 51.8985 51.9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 0.000512 512 335 768 10752 2.56259 0.827392 10.6666 25.4988 39.724 39.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 0.001024 512 260 192 17696 0.438624 2.95152 13.2082 16.6444 16.7035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 0.000512 512 245 1656 17920 2.27011 0.82352 27.8814 25.4925 56.6372 56.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1880 0.000128 4096 330 3432 143696 28.4218 2500.34 837.597 3366.41 3366.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 890 0.000256 4096 300 11904 51296 11.496 13.9565 3523.33 418.832 3967.7 3967.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 6.4e-05 4096 275 8184 109312 271.9 92.9823 5493.01 2759.98 8618.21 8618.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 6.4e-05 2048 160 1104 225792 56.9669 28.2972 1039.94 836.644 1962.01 1962.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 0.000512 512 610 528 24192 1.77014 0.940032 11.4215 49.9982 64.258 64.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 0.000256 1024 350 1176 56448 6.07466 3.41296 120.89 104.833 235.34 235.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1730 0.001024 1024 570 912 15904 0.855744 16.5364 26.2728 43.7175 43.7801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 0.000512 512 335 768 7168 2.58941 0.788544 5.28678 24.3967 33.2273 33.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 0.001024 512 260 192 17472 0.438592 2.04755 13.1409 15.671 15.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 0.000512 512 245 1656 14336 2.28637 0.788672 15.0929 24.3908 42.7288 42.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1880 0.000128 4096 330 3432 143584 28.4138 1647.66 838.286 2514.41 2514.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 890 0.000256 4096 300 11904 50624 11.4483 13.9137 2289.74 417.367 2732.55 2732.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 6.4e-05 4096 275 8184 107520 272.656 93.0168 3561.47 2773.2 6700.69 6700.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 6.4e-05 2048 160 1104 225792 56.8972 28.287 687.913 841.88 1615.14 1615.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.000512 512 610 528 23296 1.74429 0.920992 7.18979 49.4963 59.4824 59.5927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 0.000256 1024 350 1176 55552 6.00685 3.38256 79.12 103.869 192.51 192.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1730 0.001024 1024 570 912 15960 0.852864 23.2953 26.1841 50.3862 50.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 0.000512 512 335 768 11520 2.59846 0.851968 10.8428 26.0165 40.4732 40.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 0.001024 512 260 192 17640 0.438272 2.82698 13.1742 16.4845 16.5426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 0.000512 512 245 1656 19200 2.22416 0.8472 27.906 26.0105 57.1553 57.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1880 0.000128 4096 330 3432 143760 28.4173 2419.43 837.978 3285.87 3285.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 890 0.000256 4096 300 11904 51360 11.5444 13.9738 3408.09 419.363 3853.06 3853.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 6.4e-05 4096 275 8184 109440 270.496 92.8172 5305.25 2751.1 8419.99 8420.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 6.4e-05 2048 160 1104 224640 57.1283 28.4331 1002.4 834.612 1922.75 1922.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.000512 512 610 528 24000 1.77677 0.941632 10.8296 49.9222 63.5997 63.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 0.000256 1024 350 1176 56640 6.0655 3.41341 118.194 104.591 232.394 232.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1730 0.001024 1024 570 912 15840 0.854016 16.4498 26.2125 43.5695 43.6297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 0.000512 512 335 768 11520 2.59206 0.853216 7.79286 26.1183 37.5247 37.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 0.001024 512 260 192 17520 0.438432 1.96778 13.1858 15.6352 15.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 0.000512 512 245 1656 19200 2.27626 0.852576 19.8121 26.1189 49.2316 49.3629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1880 0.000128 4096 330 3432 143520 28.4077 1555.43 838.12 2422.01 2422.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 890 0.000256 4096 300 11904 50880 11.4853 13.953 2172.38 418.875 2616.78 2616.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 6.4e-05 4096 275 8184 107520 272.105 92.8524 3358.52 2787.64 6511.46 6511.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 6.4e-05 2048 160 1104 222720 57.1742 28.3653 640.253 835.703 1561.66 1561.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.000512 512 610 528 23040 1.80426 0.942048 6.9545 50.0204 59.851 59.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 0.000256 1024 350 1176 55680 5.98362 3.37702 75.3052 103.555 188.353 188.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1730 0.001024 1024 570 912 16000 0.856544 22.8928 26.2533 50.0572 50.1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 0.000512 512 335 768 12288 2.59453 0.8648 11.3216 26.3645 41.3166 41.4597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 0.001024 512 260 192 17664 0.440192 2.80554 13.1986 16.4883 16.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 0.000512 512 245 1656 18432 2.33226 0.862016 25.9559 26.3656 55.6899 55.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1880 0.000128 4096 330 3432 143744 28.4078 2315.1 838.041 3181.6 3181.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 890 0.000256 4096 300 11904 50944 11.4777 13.9294 3229.38 418.287 3673.16 3673.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 6.4e-05 4096 275 8184 108544 271.116 92.89 5031.45 2763.45 8159.24 8159.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 6.4e-05 2048 160 1104 225280 56.8691 28.381 959.686 835.406 1880.51 1880.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.000512 512 610 528 24576 1.78531 0.951936 10.5816 51.3204 64.7691 64.8779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 0.000256 1024 350 1176 56320 6.06102 3.40992 112.107 104.699 226.409 226.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1730 0.001024 1024 570 912 15872 0.861984 15.8986 26.2507 43.0635 43.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 0.000512 512 335 768 8192 2.6185 0.812064 5.70982 25.0755 34.3792 34.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 0.001024 512 260 192 17408 0.432352 1.83744 13.1067 15.4226 15.4825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 0.000512 512 245 1656 16384 2.28278 0.816832 16.4112 25.0743 44.7567 44.8933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1880 0.000128 4096 330 3432 143616 28.418 1560.69 837.917 2427.07 2427.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 890 0.000256 4096 300 11904 50688 11.4916 13.9387 2183.07 418.902 2627.48 2627.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 6.4e-05 4096 275 8184 106496 273.179 93.2791 3351.63 2771.18 6489.61 6489.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 6.4e-05 2048 160 1104 225280 56.8978 28.2584 650.341 839.143 1574.81 1574.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 0.000512 512 610 528 22528 1.72576 0.8952 6.74125 47.9328 57.4255 57.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 0.000256 1024 350 1176 55296 6.13491 3.41802 74.571 104.853 189.106 189.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1730 0.001024 1024 570 900 16192 0.858432 18.7325 26.3425 45.9858 46.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 730 0.000512 512 335 775 12288 2.58685 0.862208 9.37117 26.3228 39.3109 39.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1690 0.001024 512 260 175 17952 0.440032 3.69088 13.2467 17.4247 17.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 0.000512 512 245 1650 20480 2.24298 0.859648 23.7668 26.3207 53.3587 53.4997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1880 0.000128 4096 330 3450 143808 28.4277 1893.62 838.809 2760.9 2760.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 890 0.000256 4096 300 11925 51392 11.5139 13.9474 2664.77 419.565 3109.87 3109.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 6.4e-05 4096 275 8175 109568 272.19 93.1649 4353.21 2766.03 7484.94 7485.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 720 6.4e-05 2048 160 1100 225792 57.006 28.3832 793.589 842.339 1721.49 1721.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1350 0.000512 512 610 525 24832 1.77123 0.93392 9.2585 51.2813 63.3762 63.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1100 0.000256 1024 350 1175 56832 6.05354 3.4223 98.8621 104.983 213.461 213.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1730 0.001024 1024 570 900 16160 0.85872 17.0219 26.287 44.2226 44.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 0.000512 512 335 775 11520 2.59741 0.848448 7.95075 25.9636 37.525 37.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1690 0.001024 512 260 175 17920 0.439968 3.13958 13.2092 16.834 16.8899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 0.000512 512 245 1650 19840 2.24854 0.84992 20.8228 25.9645 50.0485 50.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1880 0.000128 4096 330 3450 143800 28.4242 1704.04 838.109 2570.62 2570.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 890 0.000256 4096 300 11925 51360 11.5638 13.9697 2394.54 419.215 2839.37 2839.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 6.4e-05 4096 275 8175 109440 273.24 93.366 3720.66 2766.09 6853.7 6853.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 6.4e-05 2048 160 1100 225920 57.2722 28.3646 703.454 837.803 1627.06 1627.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 0.000512 512 610 525 24640 1.77066 0.929376 7.9921 50.0834 60.9016 61.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 0.000256 1024 350 1175 56640 6.10602 3.42592 82.2534 104.907 196.817 196.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1730 0.001024 1024 570 900 16080 0.859712 11.2418 26.2612 38.4177 38.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 730 0.000512 512 335 775 11520 2.57373 0.84992 5.44157 26.0116 35.0419 35.1872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1690 0.001024 512 260 175 17840 0.434176 3.09578 13.1927 16.7681 16.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 0.000512 512 245 1650 19200 2.27126 0.847136 13.4209 26.012 42.7181 42.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1880 0.000128 4096 330 3450 143760 28.431 1099.36 838.917 1966.76 1966.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 890 0.000256 4096 300 11925 51200 11.5036 13.9533 1537.56 418.884 1981.98 1982.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 6.4e-05 4096 275 8175 108800 273.394 93.38 2631.05 2772.15 5770.31 5770.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 720 6.4e-05 2048 160 1100 225280 57.1384 28.414 460.112 838.787 1384.62 1384.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1350 0.000512 512 610 525 24320 1.75907 0.923648 5.7433 49.9232 58.4762 58.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1100 0.000256 1024 350 1175 55680 6.0568 3.388 60.3636 104.205 174.141 174.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1730 0.001024 1024 570 900 16176 0.859776 18.2399 26.3271 45.4804 45.5408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 0.000512 512 335 775 11520 2.5831 0.847872 8.53405 25.9692 38.1011 38.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 0.001024 512 260 175 17904 0.44032 2.01728 13.2045 15.7083 15.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 0.000512 512 245 1650 19968 2.23187 0.845952 22.5282 25.9724 51.7451 51.8799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1880 0.000128 4096 330 3450 143760 28.4325 1815.63 838.074 2682.19 2682.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 890 0.000256 4096 300 11925 51360 11.5133 13.9532 2551.53 419.23 2996.3 2996.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 6.4e-05 4096 275 8175 109056 272.197 93.1924 3958.03 2761.34 7085.11 7085.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 6.4e-05 2048 160 1100 225024 57.1334 28.3253 745.322 840.041 1670.99 1671.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.000512 512 610 525 24576 1.77114 0.944512 8.12522 50.1261 61.0986 61.2047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 0.000256 1024 350 1175 56448 6.07274 3.41421 87.4504 104.768 201.838 201.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1730 0.001024 1024 570 900 16128 0.86016 12.2325 26.3192 39.4634 39.5223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 730 0.000512 512 335 775 10752 2.61328 0.85072 5.45235 26 35.0804 35.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1690 0.001024 512 260 175 17856 0.434976 3.35667 13.2034 17.0417 17.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 0.000512 512 245 1650 19968 2.23936 0.849728 15.1149 25.9959 44.3661 44.5067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1880 0.000128 4096 330 3450 143712 28.4237 1172.55 837.948 2038.97 2039.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 890 0.000256 4096 300 11925 51264 11.485 13.9398 1644.35 418.738 2088.59 2088.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 6.4e-05 4096 275 8175 109056 271.78 93.0277 2556.73 2761.74 5683.6 5683.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 6.4e-05 2048 160 1100 224256 57.1116 28.2644 481.968 838.387 1405.89 1406.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 0.000512 512 610 525 23808 1.77379 0.917632 5.86109 49.9006 58.5833 58.6977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 0.000256 1024 350 1175 56064 6.03264 3.40179 56.2645 104.297 170.123 170.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1730 0.001024 1024 570 900 16128 0.856032 19.3188 26.2897 46.5158 46.5729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 0.000512 512 335 775 11648 2.59488 0.851936 9.03718 26.0764 38.7255 38.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 0.001024 512 260 175 17920 0.44032 2.17542 13.2283 15.8884 15.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 0.000512 512 245 1650 19712 2.26173 0.853632 23.4394 26.0756 52.8004 52.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1880 0.000128 4096 330 3450 143752 28.418 1950.06 838.54 2817.06 2817.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 890 0.000256 4096 300 11925 51296 11.5528 13.974 2728.9 419.495 3174 3174.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 6.4e-05 4096 275 8175 109312 272.224 93.1884 4251.48 2763.22 7380.44 7380.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 6.4e-05 2048 160 1100 224896 57.2523 28.3847 803.094 837.079 1725.97 1726.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.000512 512 610 525 25088 1.77366 0.951232 9.00512 51.3297 63.1926 63.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 0.000256 1024 350 1175 56448 6.09478 3.41834 93.7365 108.371 211.746 211.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1730 0.001024 1024 570 900 16016 0.854016 12.6098 26.21 39.724 39.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 0.000512 512 335 775 10752 2.55683 0.827424 5.55581 25.5151 34.6191 34.7647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 0.001024 512 260 175 17808 0.433472 1.44144 13.1894 15.1091 15.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 0.000512 512 245 1650 17920 2.27722 0.824416 14.2638 25.5092 43.0484 43.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1880 0.000128 4096 330 3450 143696 28.4192 1224.63 838.561 2091.65 2091.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 890 0.000256 4096 300 11925 51072 11.495 13.9567 1711.92 419.132 2156.58 2156.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 6.4e-05 4096 275 8175 109312 272.006 93.015 2676.65 2762.17 5804.17 5804.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 6.4e-05 2048 160 1100 224000 57.2325 28.3484 506.336 837.343 1429.42 1429.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 0.000512 512 610 525 24192 1.77174 0.938112 6.43805 50.0205 59.2984 59.4037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 0.000256 1024 350 1175 56448 6.0713 3.41574 59.5343 104.912 174.063 174.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1730 0.001024 1024 570 900 16128 0.856064 19.755 26.2978 46.9596 47.0191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 0.000512 512 335 775 12288 2.59107 0.8632 9.72275 26.3419 39.6819 39.8246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 0.001024 512 260 175 17920 0.4392 2.24038 13.2369 15.9614 16.0193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 0.000512 512 245 1650 20480 2.2568 0.859872 24.2004 26.3421 53.8322 53.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1880 0.000128 4096 330 3450 143744 28.4559 2008.23 838.624 2875.36 2875.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 890 0.000256 4096 300 11925 51200 11.4872 13.9317 2734.27 418.988 3178.76 3178.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 6.4e-05 4096 275 8175 109568 272.243 93.208 4323.88 2765.84 7455.51 7455.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 6.4e-05 2048 160 1100 225280 57.0669 28.2753 831.811 838.598 1755.92 1756.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.000512 512 610 525 24576 1.78387 0.948928 8.89872 51.3002 63.0593 63.1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 0.000256 1024 350 1175 56320 6.05709 3.40787 95.9204 104.687 210.195 210.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1730 0.001024 1024 570 900 16000 0.85824 13.3133 26.1896 40.4142 40.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 0.000512 512 335 775 12288 2.5953 0.86352 6.6615 26.3637 36.6512 36.7923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 0.001024 512 260 175 17792 0.438272 1.57965 13.1817 15.2467 15.3044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 0.000512 512 245 1650 20480 2.26435 0.871936 16.39 26.3657 46.0601 46.1947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1880 0.000128 4096 330 3450 143616 28.4164 1313.19 837.579 2179.24 2179.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 890 0.000256 4096 300 11925 50944 11.4809 13.9385 1721.18 418.288 2164.96 2165.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 6.4e-05 4096 275 8175 108544 271.181 92.894 2752.84 2759.39 5876.63 5876.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 6.4e-05 2048 160 1100 223232 59.4256 28.244 545.591 835.445 1468.87 1469.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.000512 512 610 525 24576 1.78768 0.954368 5.97878 51.3197 60.1694 60.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 0.000256 1024 350 1175 56320 6.06259 3.41136 62.7826 104.686 177.068 177.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1730 0.001024 1024 570 900 16128 0.858112 22.1225 26.3136 49.349 49.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 0.000512 512 335 775 10368 2.6168 0.839456 9.36624 25.7468 38.7359 38.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 0.001024 512 260 175 17856 0.438176 2.43754 13.1973 16.1202 16.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 0.000512 512 245 1650 19584 2.23494 0.835584 26.798 25.746 55.7878 55.9206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1880 0.000128 4096 330 3450 143712 28.4161 2140.84 838.492 3007.8 3007.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 890 0.000256 4096 300 11925 51264 11.5557 13.9715 3016.95 419.569 3462.13 3462.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 6.4e-05 4096 275 8175 109440 272.743 93.3433 4697.55 2765.29 7829.27 7829.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 6.4e-05 2048 160 1100 225792 57.1586 28.4221 882.993 838.243 1806.98 1807.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 0.000512 512 610 525 24192 1.77853 0.942688 9.39888 50.0427 62.2964 62.4065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 0.000256 1024 350 1175 56448 6.06307 3.41075 103.284 104.61 217.5 217.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1730 0.001024 1024 570 900 15984 0.856064 15.6805 26.1869 42.7789 42.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 0.000512 512 335 775 9216 2.57542 0.80896 6.1527 25.0092 34.7186 34.8549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 0.001024 512 260 175 17712 0.436224 1.73664 13.1375 15.354 15.4139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 0.000512 512 245 1650 18432 2.18944 0.814752 18.1728 25.0025 46.3492 46.4815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1880 0.000128 4096 330 3450 143568 28.4372 1530.1 837.4 2395.98 2396.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 890 0.000256 4096 300 11925 50976 11.4845 13.9412 2145.87 418.081 2589.46 2589.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 6.4e-05 4096 275 8175 108288 271.945 92.9293 3331.27 2759.45 6455.93 6456.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 6.4e-05 2048 160 1100 223488 57.0867 28.3469 628.412 834.652 1548.66 1548.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.000512 512 610 525 23040 1.78128 0.929856 6.52544 49.6789 59.0489 59.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 0.000256 1024 350 1175 55296 6.03933 3.38637 73.3584 103.848 186.759 186.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1730 0.001024 1024 570 900 16080 0.856064 21.0168 26.2594 48.1828 48.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 0.000512 512 335 775 11520 2.58256 0.851968 9.92288 26.011 39.53 39.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 0.001024 512 260 175 17840 0.438112 2.32243 13.1929 16.0003 16.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 0.000512 512 245 1650 19200 2.27309 0.847872 25.2291 26.0126 54.5292 54.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1880 0.000128 4096 330 3450 143760 28.4488 2077.65 838.876 2945.02 2945.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 890 0.000256 4096 300 11925 51200 11.4949 13.9526 2918.38 419.005 3362.92 3363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 6.4e-05 4096 275 8175 108800 273.102 93.3339 4528.8 2770.47 7666.04 7666.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 6.4e-05 2048 160 1100 225280 57.1012 28.3153 858.864 838.697 1783.14 1783.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.000512 512 610 525 24320 1.76134 0.940032 9.10666 49.9142 61.8538 61.9581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 0.000256 1024 350 1175 55680 6.0448 3.39222 99.4897 104.201 213.253 213.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1730 0.001024 1024 570 900 16000 0.85568 14.9606 26.2547 42.1226 42.1827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 0.000512 512 335 775 10240 2.64979 0.852384 6.55411 26.0654 36.2866 36.4261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 0.001024 512 260 175 17760 0.438688 1.68589 13.1889 15.3589 15.4194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 0.000512 512 245 1650 17920 2.32579 0.850368 16.8238 26.0604 46.2534 46.3865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1880 0.000128 4096 330 3450 143680 28.4254 1455.98 838.736 2323.2 2323.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 890 0.000256 4096 300 11925 50880 11.4677 13.9291 2031.54 418.361 2475.38 2475.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 6.4e-05 4096 275 8175 107520 273.04 93.3672 3133.09 2779.61 6279.44 6279.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 6.4e-05 2048 160 1100 225280 56.9712 28.4077 603.695 838.848 1528.09 1528.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.000512 512 610 525 24320 1.77888 0.943424 6.6353 49.9666 59.4556 59.5579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 0.000256 1024 350 1175 55040 6.00157 3.36915 69.472 103.43 182.401 182.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1730 0.001024 1024 570 900 16128 0.85808 25.3632 26.3287 52.6014 52.6623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 0.000512 512 335 775 10752 2.61181 0.851584 11.2156 26.0006 40.8484 40.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 0.001024 512 260 175 17856 0.44 2.87354 13.2038 16.5623 16.6216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 0.000512 512 245 1650 19968 2.11053 0.847936 30.5938 26.1792 59.8964 60.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1880 0.000128 4096 330 3450 143712 28.4447 2533.44 838.058 3399.99 3400.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 890 0.000256 4096 300 11925 51264 11.4686 13.9476 3548.34 418.797 3992.63 3992.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 6.4e-05 4096 275 8175 109056 271.62 93.0473 5509.88 2761.51 8636.39 8636.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 6.4e-05 2048 160 1100 224256 57.0445 28.2685 1036.66 838.433 1960.58 1960.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.000512 512 610 525 23808 1.77069 0.933888 11.545 49.9121 64.2912 64.4014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 0.000256 1024 350 1175 56064 6.03763 3.39968 121.849 104.318 235.729 235.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1730 0.001024 1024 570 900 15936 0.856896 16.6646 26.215 43.7867 43.8456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 0.000512 512 335 775 9216 2.58646 0.811008 6.52973 25.0579 35.1519 35.2854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 0.001024 512 260 175 17664 0.436448 1.89645 13.1555 15.5325 15.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 0.000512 512 245 1650 18432 2.20746 0.814912 19.3468 25.056 47.597 47.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1880 0.000128 4096 330 3450 143616 28.4256 1695.22 838.722 2562.43 2562.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 890 0.000256 4096 300 11925 50688 11.4656 13.921 2359.89 417.59 2802.95 2803.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 6.4e-05 4096 275 8175 107520 271.248 92.6546 3657.68 2757.03 6778.94 6779.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 6.4e-05 2048 160 1100 221184 57.1593 28.2238 689.548 837.056 1612.15 1612.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.000512 512 610 525 23040 1.79587 0.939552 7.33139 49.9892 60.1836 60.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 0.000256 1024 350 1175 55296 5.99808 3.36896 81.0727 103.493 194.063 194.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1730 0.001024 1024 570 900 16100 0.856032 25.7745 26.28 52.9619 53.0227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 0.000512 512 335 775 11200 2.62483 0.850496 11.7735 25.9917 41.4027 41.5424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 0.001024 512 260 175 17800 0.438464 2.86928 13.16 16.5124 16.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 0.000512 512 245 1650 19200 2.15046 0.848256 28.416 25.9866 57.564 57.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1880 0.000128 4096 330 3450 143700 28.4132 2548.77 837.717 3414.95 3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 890 0.000256 4096 300 11925 51200 11.5786 13.9735 3569.6 418.98 4014.21 4014.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 6.4e-05 4096 275 8175 108800 273.47 93.3932 5535.27 2763.84 8666.3 8666.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 6.4e-05 2048 160 1100 225600 57.2226 28.3975 1045.39 836.889 1968.06 1968.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.000512 512 610 525 24000 1.77331 0.937568 11.6929 49.9027 64.4337 64.5429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 0.000256 1024 350 1175 56000 6.07795 3.40787 121.687 104.317 235.618 235.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1730 0.001024 1024 570 900 16000 0.859776 17.5859 26.2906 44.7889 44.8471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 0.000512 512 335 775 9600 2.68106 0.851968 7.04947 26.0686 36.8211 36.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 0.001024 512 260 175 17600 0.438272 2.01101 13.0982 15.5945 15.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 0.000512 512 245 1650 19200 2.29667 0.84992 21.2442 26.0721 50.6342 50.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1880 0.000128 4096 330 3450 143600 28.4201 1707.79 837.951 2574.21 2574.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 890 0.000256 4096 300 11925 50800 11.5118 13.9421 2373.32 417.438 2816.3 2816.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 6.4e-05 4096 275 8175 105600 274.156 93.4446 3598.86 2765.97 6732.77 6733.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 6.4e-05 2048 160 1100 224000 57.0998 28.2583 695.254 833.148 1613.93 1614.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.000512 512 610 525 24000 1.77658 0.943264 7.6601 49.9785 60.4926 60.5976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 0.000256 1024 350 1175 54400 6.06938 3.37485 79.4292 103.414 192.422 192.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1730 0.001024 1024 570 900 16016 0.856032 23.5411 26.1834 50.6328 50.6921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 0.000512 512 335 775 10752 2.56998 0.82944 10.2868 25.488 39.3376 39.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 0.001024 512 260 175 17808 0.439488 2.65328 13.1794 16.3192 16.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 0.000512 512 245 1650 17920 2.24653 0.823776 26.8203 25.4898 55.548 55.6851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1880 0.000128 4096 330 3450 143696 28.4365 2455.06 837.814 3321.36 3321.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 890 0.000256 4096 300 11925 51072 11.4934 13.9551 3429.18 418.838 3873.55 3873.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 6.4e-05 4096 275 8175 109312 271.847 92.9977 5350.95 2759.49 8475.62 8475.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 6.4e-05 2048 160 1100 224000 57.2052 28.3463 1007.37 838.447 1931.54 1931.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.000512 512 610 525 24192 1.77376 0.937984 11.0653 49.9985 63.903 64.0042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 0.000256 1024 350 1175 56448 6.0712 3.4144 118.8 104.817 233.237 233.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1730 0.001024 1024 570 900 15904 0.856064 15.9375 26.2096 43.0547 43.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 0.000512 512 335 775 7168 2.58794 0.785312 5.0088 24.3911 32.9419 33.0896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 0.001024 512 260 175 17696 0.439104 1.8639 13.1911 15.5385 15.6014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 0.000512 512 245 1650 14336 2.28515 0.792576 14.8412 24.3826 42.4783 42.6066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1880 0.000128 4096 330 3450 143584 28.4328 1608.61 838.537 2475.63 2475.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 890 0.000256 4096 300 11925 50624 11.4463 13.9162 2222.32 417.326 2665.1 2665.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 6.4e-05 4096 275 8175 107520 272.679 92.9982 3443.58 2772.82 6582.42 6582.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 6.4e-05 2048 160 1100 222208 57.3515 28.2849 654.504 837.543 1577.85 1577.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.000512 512 610 525 23296 1.75078 0.920288 7.08032 52.3663 62.2485 62.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 0.000256 1024 350 1175 55552 6.0233 3.38186 77.0379 103.857 190.442 190.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1730 0.001024 1024 570 900 16080 0.856544 23.0212 26.3144 50.2435 50.3026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 0.000512 512 335 775 11520 2.59366 0.851232 10.8017 26.0388 40.4482 40.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 0.001024 512 260 175 17760 0.44032 2.61552 13.1644 16.2636 16.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 0.000512 512 245 1650 19200 2.27885 0.850112 27.4684 26.0332 56.8004 56.9346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1880 0.000128 4096 330 3450 143640 28.4142 2373.88 838.306 3240.65 3240.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 890 0.000256 4096 300 11925 51120 11.5444 13.9767 3314.83 419.555 3759.98 3760.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 6.4e-05 4096 275 8175 107520 272.653 93.1212 5087.56 2763.4 8217.06 8217.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 6.4e-05 2048 160 1100 224640 57.1475 28.314 976.96 835.221 1897.81 1897.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.000512 512 610 525 24000 1.77696 0.94208 10.4838 49.9385 63.2711 63.3777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 0.000256 1024 350 1175 55680 6.1136 3.41811 113.699 104.664 228.023 228.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1730 0.001024 1024 570 900 15840 0.851968 16.1195 26.144 43.167 43.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 0.000512 512 335 775 11520 2.58682 0.851968 7.73331 26.1145 37.4495 37.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 0.001024 512 260 175 17520 0.431616 1.78922 13.0804 15.3468 15.4132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 0.000512 512 245 1650 19200 2.28048 0.84992 19.6077 26.1125 49.042 49.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1880 0.000128 4096 330 3450 143520 28.4406 1573.42 838.285 2440.19 2440.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 890 0.000256 4096 300 11925 50880 11.4975 13.9547 2202.86 418.788 2647.17 2647.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 6.4e-05 4096 275 8175 107520 272.115 92.8816 3393.92 2764.84 6524.09 6524.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 6.4e-05 2048 160 1100 222720 57.1942 28.4231 646.003 835.529 1567.32 1567.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.000512 512 610 525 23040 1.80826 0.948224 6.81901 50.0176 59.718 59.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 0.000256 1024 350 1175 53760 6.09203 3.37866 73.475 103.538 186.616 186.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1730 0.001024 1024 570 900 16000 0.856416 23.1117 26.2083 50.2272 50.2866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 0.000512 512 335 775 12288 2.59898 0.868352 11.5727 26.3803 41.5843 41.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 0.001024 512 260 175 17792 0.44 2.62509 13.1887 16.2987 16.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 0.000512 512 245 1650 20480 2.14051 0.862752 28.8214 26.3777 58.3636 58.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1880 0.000128 4096 330 3450 143616 28.4259 2279.61 838.25 3146.34 3146.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 890 0.000256 4096 300 11925 50944 11.4811 13.9311 3166.55 418.524 3610.57 3610.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 6.4e-05 4096 275 8175 108544 271.105 92.8714 4924.36 2764.62 8053.29 8053.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 6.4e-05 2048 160 1100 223232 57.1071 28.2481 925.965 835.891 1847.37 1847.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.000512 512 610 525 24576 1.78931 0.954112 10.5607 51.3363 64.774 64.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 0.000256 1024 350 1175 56320 6.06 3.40787 109.919 104.758 224.27 224.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1730 0.001024 1024 570 900 15872 0.862304 16.0384 26.2076 43.1608 43.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 0.000512 512 335 775 8192 2.63181 0.813664 5.68326 25.0956 34.3891 34.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 0.001024 512 260 175 17664 0.439328 1.90774 13.1914 15.5853 15.6447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 0.000512 512 245 1650 16384 2.28106 0.82128 16.703 25.0955 45.0701 45.2014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1880 0.000128 4096 330 3450 143360 28.4397 1615.41 837.528 2481.43 2481.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 890 0.000256 4096 300 11925 50688 11.4803 13.9469 2251.65 419.22 2696.38 2696.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 6.4e-05 4096 275 8175 106496 273.13 93.2939 3451.38 2773.33 6591.48 6591.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 6.4e-05 2048 160 1100 221184 57.4037 28.5699 653.549 836.271 1575.97 1576.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.000512 512 610 525 22528 1.72387 0.899072 6.91485 47.9544 57.6181 57.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 0.000256 1024 350 1175 55296 6.14029 3.40992 76.3558 104.932 190.966 191.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1730 0.001024 1024 570 928 16064 0.858112 17.0011 26.3117 44.2228 44.2801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 730 0.000512 512 335 768 11264 2.62394 0.864256 7.56723 26.3263 37.5483 37.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1690 0.001024 512 260 192 17792 0.438784 3.29997 13.2381 17.021 17.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 0.000512 512 245 1664 18944 2.24397 0.862176 19.2232 26.3226 48.8136 48.9559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1880 0.000128 4096 330 3456 143776 28.4406 1663.19 838.625 2530.3 2530.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 890 0.000256 4096 300 11904 51392 11.5132 13.9457 2329.66 419.488 2774.68 2774.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 6.4e-05 4096 275 8192 110592 270.892 92.9372 3837.74 2761.88 6963.77 6964.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 6.4e-05 2048 160 1120 225280 57.0532 28.289 694.334 838.365 1618.2 1618.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1350 0.000512 512 610 544 25344 1.75946 0.933824 8.11603 51.2711 62.2059 62.3184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1100 0.000256 1024 350 1184 57344 6.04182 3.42038 81.3393 104.971 195.902 196.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1730 0.001024 1024 570 928 16000 0.861504 11.2116 26.2427 38.3679 38.4286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 730 0.000512 512 335 768 11264 2.63168 0.862272 5.13766 26.3238 35.1187 35.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1690 0.001024 512 260 192 17728 0.431968 3.22794 13.1961 16.9001 16.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 0.000512 512 245 1664 18432 2.32822 0.858112 12.6187 26.3193 42.2918 42.4335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1880 0.000128 4096 330 3456 143744 28.433 1070.11 838.048 1936.63 1936.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 890 0.000256 4096 300 11904 51200 11.4937 13.9374 1490.15 418.564 1934.22 1934.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 630 6.4e-05 4096 275 8192 110592 270.724 92.8732 2602.84 2758.21 5724.96 5725.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 720 6.4e-05 2048 160 1120 225280 57.244 28.289 938.705 838.488 1862.89 1863.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1350 0.000512 512 610 544 25088 1.77021 0.935264 5.76755 51.2757 59.8798 59.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1100 0.000256 1024 350 1184 56832 6.04867 3.4063 59.2961 104.598 173.478 173.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1730 0.001024 1024 570 928 16080 0.860608 17.5216 26.343 44.7758 44.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 0.000512 512 335 768 10880 2.61821 0.849312 7.51661 25.9846 37.1297 37.2753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 0.001024 512 260 192 17760 0.439424 2.08038 13.2177 15.7831 15.8407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 0.000512 512 245 1664 18560 2.30256 0.848896 19.796 25.9837 49.1027 49.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1880 0.000128 4096 330 3456 143760 28.43 1700.8 838.705 2567.99 2568.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 890 0.000256 4096 300 11904 51440 11.5727 13.9772 2387.47 419.599 2832.7 2832.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 6.4e-05 4096 275 8192 110720 271.944 93.143 3762.28 2759.69 6887.4 6887.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 6.4e-05 2048 160 1120 225280 57.2977 28.3571 703.915 838.528 1628.26 1628.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 0.000512 512 610 544 24960 1.76192 0.94576 8.35901 53.8998 65.0976 65.2074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 0.000256 1024 350 1184 57280 6.07216 3.42288 82.9581 104.997 197.58 197.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1730 0.001024 1024 570 928 16000 0.856064 11.6972 26.2595 38.8641 38.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 730 0.000512 512 335 768 10240 2.63123 0.84992 4.9575 25.9802 34.582 34.7313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1690 0.001024 512 260 192 17680 0.43328 3.34387 13.1669 16.9892 17.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 0.000512 512 245 1664 17920 2.31904 0.85232 12.8413 25.9794 42.159 42.3009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1880 0.000128 4096 330 3456 143680 28.3996 1092.39 837.69 1958.53 1958.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 890 0.000256 4096 300 11904 51200 11.5075 13.9507 1525.59 418.385 1969.51 1969.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 6.4e-05 4096 275 8192 110080 271.744 93.193 2406.97 2760.34 5532.58 5532.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 6.4e-05 2048 160 1120 225280 57.1095 28.3084 453.832 837.837 1377.25 1377.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1350 0.000512 512 610 544 24320 1.77587 0.923648 5.66054 49.8826 58.3731 58.4888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 0.000256 1024 350 1184 56320 6.02128 3.39056 52.818 104.078 166.438 166.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1730 0.001024 1024 570 928 16032 0.856064 19.3849 26.291 46.5824 46.6422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 0.000512 512 335 768 10752 2.61613 0.847872 8.1503 25.991 37.7716 37.9126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 0.001024 512 260 192 17760 0.436224 2.24253 13.2209 15.9425 16.0051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 0.000512 512 245 1664 18432 2.29133 0.8448 21.8078 25.9908 51.1048 51.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1880 0.000128 4096 330 3456 143760 28.4232 1840.88 838.853 2708.2 2708.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 890 0.000256 4096 300 11904 51360 11.5223 13.9554 2578.04 419.521 3023.12 3023.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 6.4e-05 4096 275 8192 109824 271.107 92.9915 4038.32 2762.9 7165.67 7165.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 6.4e-05 2048 160 1120 224256 57.1576 28.414 761.33 837.264 1684.33 1684.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.000512 512 610 544 24960 1.76502 0.939904 8.69485 50.1476 61.6737 61.7714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 0.000256 1024 350 1184 57216 6.03101 3.41584 90.0139 106.774 206.367 206.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1730 0.001024 1024 570 928 15936 0.858944 12.2306 26.2213 39.3638 39.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 0.000512 512 335 768 10752 2.62282 0.850272 5.39581 26.0215 35.0575 35.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 0.001024 512 260 192 17664 0.438624 1.48669 13.185 15.1547 15.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 0.000512 512 245 1664 18432 2.29542 0.848992 14.0348 26.0224 43.3761 43.5057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1880 0.000128 4096 330 3456 143712 28.4283 1173.64 838.845 2040.96 2041.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 890 0.000256 4096 300 11904 51264 11.4711 13.9366 1637.79 419.129 2082.41 2082.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 6.4e-05 4096 275 8192 109056 271.62 93.0166 2559.2 2763.74 5687.91 5688.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 6.4e-05 2048 160 1120 224256 57.0719 28.4507 487.161 837.385 1410.23 1410.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 0.000512 512 610 544 24576 1.75693 0.937472 6.35942 49.9204 59.1053 59.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 0.000256 1024 350 1184 56832 5.99872 3.40166 57.8233 104.393 171.746 171.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1730 0.001024 1024 570 928 16016 0.855584 18.314 26.2549 45.4765 45.5352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 0.000512 512 335 768 10752 2.63984 0.84992 7.73862 26.0588 37.4493 37.5895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 0.001024 512 260 192 17752 0.43888 2.21222 13.2085 15.9048 15.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 0.000512 512 245 1664 18816 2.30173 0.849344 21.041 26.0571 50.4235 50.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1880 0.000128 4096 330 3456 143752 28.4344 1807.88 838.073 2674.44 2674.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 890 0.000256 4096 300 11904 51408 11.5591 13.9817 2527.94 419.27 2972.84 2972.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 6.4e-05 4096 275 8192 110208 271.288 93.0044 3974.23 2757.81 7096.67 7096.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 6.4e-05 2048 160 1120 224896 57.2605 28.4037 750.192 836.493 1672.51 1672.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.000512 512 610 544 25088 1.77638 0.95232 8.36432 51.3067 62.531 62.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 0.000256 1024 350 1184 56896 6.06691 3.41811 88.0549 104.761 202.428 202.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1730 0.001024 1024 570 928 15904 0.852768 11.954 26.1817 39.041 39.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 0.000512 512 335 768 8960 2.63757 0.828416 4.55542 25.4989 33.6882 33.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 0.001024 512 260 192 17696 0.43888 1.47056 13.2059 15.1603 15.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 0.000512 512 245 1664 17920 2.27094 0.828096 13.447 25.4939 42.2119 42.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1880 0.000128 4096 330 3456 143696 28.4344 1156.18 838.201 2022.86 2022.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 890 0.000256 4096 300 11904 51296 11.5112 13.9496 1615.36 418.819 2059.72 2059.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 6.4e-05 4096 275 8192 109312 272.069 92.9682 2528.24 2760.15 5653.75 5654.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 6.4e-05 2048 160 1120 224000 57.2455 28.3151 481.037 838.809 1405.58 1405.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 0.000512 512 610 544 24192 1.77693 0.938272 5.31702 49.9943 58.1539 58.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 0.000256 1024 350 1184 56448 6.07536 3.41773 56.1792 104.831 170.632 170.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1730 0.001024 1024 570 928 15792 0.850624 10.1493 26.1004 37.155 37.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 0.000512 512 335 768 8064 2.68563 0.83232 3.52243 25.5292 32.7403 32.8759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 0.001024 512 260 192 17640 0.439424 1.29229 13.2074 14.9836 15.0448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 0.000512 512 245 1664 16128 2.35302 0.828064 10.3239 25.5305 39.2068 39.3402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1880 0.000128 4096 330 3456 143640 28.4355 949.986 838.039 1816.5 1816.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 890 0.000256 4096 300 11904 51072 11.5441 13.9819 1320.66 419.129 1765.39 1765.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 6.4e-05 4096 275 8192 110208 271.571 92.9505 2095.25 2755.84 5215.94 5216.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 6.4e-05 2048 160 1120 223104 57.4394 28.3414 394.158 836.864 1316.96 1317.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 0.000512 512 610 544 22848 1.76026 0.917152 4.91542 49.4307 57.1558 57.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 0.000256 1024 350 1184 56448 6.10307 3.42323 46.3554 104.91 160.92 161.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1730 0.001024 1024 570 928 16000 0.85696 18.8167 26.2688 45.9981 46.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 0.000512 512 335 768 11264 2.63898 0.862208 8.31805 26.3476 38.3336 38.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 0.001024 512 260 192 17728 0.438272 2.29562 13.2091 15.9886 16.0487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 0.000512 512 245 1664 18432 2.33402 0.8608 20.3696 26.3441 50.082 50.2238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1880 0.000128 4096 330 3456 143744 28.444 1818.82 838.824 2686.14 2686.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 890 0.000256 4096 300 11904 51200 11.4852 13.9383 2450.2 419.128 2894.83 2894.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 6.4e-05 4096 275 8192 110592 270.382 92.8655 3936.27 2760.84 7060.7 7060.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 6.4e-05 2048 160 1120 225280 57.0939 28.2966 764.67 838.714 1688.93 1689.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.000512 512 610 544 25088 1.76976 0.954368 8.56294 51.2973 62.7182 62.8251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 0.000256 1024 350 1184 56832 6.04099 3.41107 87.6006 104.877 202.058 202.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1730 0.001024 1024 570 928 15872 0.859872 12.7058 26.1801 39.7972 39.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 0.000512 512 335 768 10240 2.66954 0.866304 5.29661 26.3893 35.3855 35.5294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 0.001024 512 260 192 17664 0.43328 1.59949 13.2062 15.2854 15.3418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 0.000512 512 245 1664 18432 2.34448 0.868352 13.6527 26.3884 43.4203 43.5545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1880 0.000128 4096 330 3456 143616 28.4275 1220.24 838.492 2087.2 2087.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 890 0.000256 4096 300 11904 50944 11.5009 13.9244 1562.35 418.609 2006.45 2006.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 6.4e-05 4096 275 8192 108544 271.107 92.8863 2525.69 2762.04 5652.05 5652.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 6.4e-05 2048 160 1120 223232 57.1072 28.3053 507.958 836.2 1429.73 1429.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.000512 512 610 544 24576 1.78634 0.951616 5.75856 51.3332 59.9562 60.0649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 0.000256 1024 350 1184 56320 6.06838 3.41178 57.5241 104.78 171.915 172.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1730 0.001024 1024 570 928 15744 0.8536 10.6947 26.0642 37.6636 37.7257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 0.000512 512 335 768 9216 2.57814 0.812544 4.0929 25.0297 32.679 32.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 0.001024 512 260 192 17472 0.429696 1.40288 13.106 14.9846 15.0475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 0.000512 512 245 1664 15360 2.32355 0.810112 9.61331 25.0277 37.9493 38.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1880 0.000128 4096 330 3456 143616 28.4431 1003.35 837.824 1869.67 1869.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 890 0.000256 4096 300 11904 50688 11.4765 13.9166 1296.98 417.087 1739.54 1739.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 6.4e-05 4096 275 8192 107520 271.269 92.6714 2072.57 2753.97 5190.82 5191.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 6.4e-05 2048 160 1120 221184 57.1722 28.1713 418.54 832.598 1336.65 1336.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.000512 512 610 544 24576 1.76387 0.94208 4.81101 49.9576 57.6098 57.7336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 0.000256 1024 350 1184 55296 5.99885 3.37002 47.2801 103.37 160.147 160.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1730 0.001024 1024 570 928 15984 0.858112 26.2191 26.2571 53.3863 53.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 0.000512 512 335 768 10368 2.61642 0.839104 10.7688 25.7444 40.1314 40.2743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 0.001024 512 260 192 17712 0.439392 3.09242 13.1987 16.7755 16.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 0.000512 512 245 1664 17280 2.2377 0.837024 27.3808 25.7404 56.3695 56.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1880 0.000128 4096 330 3456 143712 28.4255 2604.06 838.609 3471.14 3471.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 890 0.000256 4096 300 11904 51408 11.5466 13.9776 3641.49 419.477 4086.57 4086.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 6.4e-05 4096 275 8192 110592 271.746 93.1774 5740.13 2758.99 8864.39 8864.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 6.4e-05 2048 160 1120 224640 57.2874 28.3694 1077.67 838.241 2001.73 2001.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.000512 512 610 544 24768 1.76448 0.946528 12.3065 50.0293 65.1762 65.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 0.000256 1024 350 1184 57024 6.02845 3.4088 127.513 104.608 241.69 241.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1730 0.001024 1024 570 928 15840 0.859808 17.0015 26.1384 44.0512 44.1139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 0.000512 512 335 768 9216 2.56243 0.805088 6.41613 25.0067 34.9596 35.1031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 0.001024 512 260 192 17568 0.432128 1.98861 13.1405 15.604 15.6634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 0.000512 512 245 1664 16128 2.28262 0.811008 17.3503 25.0065 45.6317 45.7577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1880 0.000128 4096 330 3456 143568 28.4201 1666.16 837.662 2532.29 2532.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 890 0.000256 4096 300 11904 50976 11.479 13.9455 2326.49 418.029 2770.02 2770.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 6.4e-05 4096 275 8192 108288 272 92.9328 3644.47 2758.11 6767.86 6768.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 6.4e-05 2048 160 1120 223488 57.0915 28.3455 684.868 834.782 1605.25 1605.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.000512 512 610 544 24192 1.74592 0.937472 7.95162 49.6783 60.4433 60.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 0.000256 1024 350 1184 56448 5.97472 3.38454 81.0972 103.866 194.452 194.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1730 0.001024 1024 570 928 15768 0.851968 14.3261 26.1384 41.3673 41.4272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 0.000512 512 335 768 10368 2.63626 0.842432 6.16506 25.8282 35.6326 35.7752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 0.001024 512 260 192 17496 0.438016 1.8009 13.143 15.4277 15.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 0.000512 512 245 1664 17280 2.34979 0.842304 15.535 25.8256 44.7237 44.8562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1880 0.000128 4096 330 3456 143424 28.4283 1359.86 837.27 2225.6 2225.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 890 0.000256 4096 300 11904 50976 11.5241 13.953 1897.93 418.406 2341.89 2341.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 6.4e-05 4096 275 8192 107136 273.084 93.1091 2948.4 2765.62 6080.53 6080.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 6.4e-05 2048 160 1120 221184 57.5627 28.3525 560.388 834.963 1481.42 1481.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 0.000512 512 610 544 24192 1.7553 0.930624 6.72931 49.7273 59.274 59.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 0.000256 1024 350 1184 57024 6.05971 3.41488 68.1747 104.729 182.51 182.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1730 0.001024 1024 570 928 16000 0.854976 25.3768 26.2852 52.5681 52.6276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 0.000512 512 335 768 10240 2.6416 0.84992 10.2376 26.0068 39.8961 40.0391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 0.001024 512 260 192 17680 0.438272 2.97283 13.1817 16.6359 16.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 0.000512 512 245 1664 17920 2.18874 0.84704 26.4968 25.9988 55.6919 55.8286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1880 0.000128 4096 330 3456 143680 28.4058 2444 838.391 3310.85 3310.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 890 0.000256 4096 300 11904 51200 11.4949 13.9535 3413.34 418.768 3857.64 3857.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 6.4e-05 4096 275 8192 110080 271.511 93.2017 5381.67 2762.93 8509.64 8509.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 6.4e-05 2048 160 1120 225280 57.0677 28.308 1010.66 838.528 1934.73 1934.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 0.000512 512 610 544 24320 1.75933 0.940032 11.6928 49.9109 64.4326 64.5402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 0.000256 1024 350 1184 56320 6.0135 3.38944 117.389 104.174 231.094 231.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1730 0.001024 1024 570 928 15840 0.854336 17.3421 26.1585 44.4071 44.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 0.000512 512 335 768 10240 2.6279 0.850016 7.16307 26.0453 36.8547 36.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 0.001024 512 260 192 17600 0.434176 2.04541 13.1755 15.6992 15.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 0.000512 512 245 1664 17920 2.33107 0.84992 19.3361 26.0457 48.7325 48.8635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1880 0.000128 4096 330 3456 143520 28.4114 1647.59 837.498 2513.55 2513.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 890 0.000256 4096 300 11904 50880 11.4637 13.923 2283.57 418.113 2727.15 2727.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 6.4e-05 4096 275 8192 110080 270.951 92.8611 3617.81 2762.41 6744.36 6744.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 6.4e-05 2048 160 1120 225280 56.9908 28.3387 677.49 842.463 1605.44 1605.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 0.000512 512 610 544 24320 1.76397 0.940384 7.66099 49.9461 60.4401 60.5453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 0.000256 1024 350 1184 55040 5.99802 3.36515 77.138 103.37 189.999 190.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1730 0.001024 1024 570 928 15840 0.853504 14.0185 26.2857 41.2105 41.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 0.000512 512 335 768 7680 2.73984 0.852928 4.74125 26.1168 34.6158 34.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 0.001024 512 260 192 17520 0.434656 1.69072 13.183 15.3531 15.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 0.000512 512 245 1664 15360 2.41715 0.85152 13.5595 26.1152 43.1164 43.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1880 0.000128 4096 330 3456 143520 28.4037 1383.7 838.635 2250.79 2250.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 890 0.000256 4096 300 11904 50880 11.4885 13.9495 1919.45 418.822 2363.78 2363.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 6.4e-05 4096 275 8192 107520 272.003 92.8645 2975.86 2765.66 6106.72 6106.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 6.4e-05 2048 160 1120 222720 57.1707 28.3054 563.929 835.596 1485.16 1485.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.000512 512 610 544 23040 1.80547 0.938752 6.14061 50.014 59.0269 59.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 0.000256 1024 350 1184 55680 5.9888 3.37379 65.7945 103.543 178.829 178.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1730 0.001024 1024 570 928 15936 0.857408 22.5882 26.1956 49.6958 49.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 0.000512 512 335 768 10752 2.62243 0.85776 9.81283 25.9923 39.4577 39.6098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 0.001024 512 260 192 17664 0.4376 2.7256 13.1684 16.3768 16.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 0.000512 512 245 1664 18432 2.24237 0.84992 25.4848 25.9859 54.731 54.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1880 0.000128 4096 330 3456 143712 28.4344 2304.93 837.795 3171.21 3171.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 890 0.000256 4096 300 11904 51264 11.4708 13.9319 3218.39 418.607 3662.48 3662.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 6.4e-05 4096 275 8192 109056 271.545 93.0401 5018.18 2760.27 8143.38 8143.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 6.4e-05 2048 160 1120 224256 57.0499 28.3264 953.579 836.326 1875.45 1875.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.000512 512 610 544 24576 1.75338 0.936224 10.7266 49.8919 63.4372 63.5473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 0.000256 1024 350 1184 56832 5.98986 3.40432 112.606 104.264 226.405 226.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1730 0.001024 1024 570 928 15744 0.853856 15.8147 26.0708 42.792 42.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 0.000512 512 335 768 9216 2.58704 0.808992 5.9743 25.0405 34.5804 34.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 0.001024 512 260 192 17472 0.435904 1.96454 13.1068 15.5525 15.6127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 0.000512 512 245 1664 15360 2.32016 0.80992 15.2007 25.031 43.5346 43.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1880 0.000128 4096 330 3456 143616 28.4426 1489.98 838.045 2356.52 2356.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 890 0.000256 4096 300 11904 50688 11.4779 13.9155 2072.58 417.197 2515.26 2515.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 6.4e-05 4096 275 8192 107520 271.166 92.654 3233.21 2755.5 6352.85 6353.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 6.4e-05 2048 160 1120 221184 57.164 28.2766 614.334 832.721 1532.66 1532.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.000512 512 610 544 24576 1.75696 0.942464 7.16573 49.9618 59.9561 60.0601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 0.000256 1024 350 1184 55296 5.99562 3.36691 71.8201 103.398 184.705 184.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1730 0.001024 1024 570 928 15552 0.84992 13.9946 25.9358 40.8321 40.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 0.000512 512 335 768 9216 2.56899 0.81616 5.68557 25.0928 34.3264 34.4699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 0.001024 512 260 192 17280 0.428032 1.77357 13.0393 15.2863 15.3457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 0.000512 512 245 1664 13824 2.3744 0.808448 12.2095 25.0957 40.6598 40.7907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1880 0.000128 4096 330 3456 143424 28.4104 1299.99 837.341 2165.79 2165.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 890 0.000256 4096 300 11904 50688 11.4693 13.9357 1793.79 418.837 2238.11 2238.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 6.4e-05 4096 275 8192 105984 270.48 92.1898 2751.47 2746.2 5860.66 5860.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 6.4e-05 2048 160 1120 221184 56.7429 28.1495 531.731 828.675 1445.47 1445.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.000512 512 610 544 23040 1.71219 0.903168 5.68157 47.9538 56.3802 56.4818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 0.000256 1024 350 1184 55296 5.92384 3.33322 62.6114 102.47 174.465 174.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1730 0.001024 1024 570 928 16000 0.856064 23.7885 26.2923 50.9895 51.0505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 0.000512 512 335 768 9600 2.68227 0.851968 9.13158 26.002 38.8313 38.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 0.001024 512 260 192 17700 0.437216 2.81341 13.1998 16.4935 16.5519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 0.000512 512 245 1664 17600 2.3375 0.848896 25.5147 25.9968 54.8693 55.0092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1880 0.000128 4096 330 3456 143700 28.4324 2278.1 838.023 3144.61 3144.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 890 0.000256 4096 300 11904 51200 11.5692 13.9796 3170.18 419.031 3614.84 3614.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 6.4e-05 4096 275 8192 110400 271.957 93.1919 5007.52 2760.2 8133.2 8133.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 6.4e-05 2048 160 1120 224000 57.3405 28.4317 935.253 837.106 1858.29 1858.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.000512 512 610 544 24800 1.75738 0.937824 10.9272 51.6468 65.3993 65.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 0.000256 1024 350 1184 56800 6.04086 3.41578 110.761 104.345 224.694 224.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1730 0.001024 1024 570 928 15800 0.853632 16.1442 26.1825 43.233 43.2947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 0.000512 512 335 768 9600 2.68227 0.8512 6.41997 26.0921 36.2109 36.3501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 0.001024 512 260 192 17600 0.43808 1.9241 13.2124 15.6186 15.6784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 0.000512 512 245 1664 16000 2.40493 0.84992 16.295 26.0944 45.8098 45.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1880 0.000128 4096 330 3456 143600 28.445 1591.35 838.862 2458.71 2458.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 890 0.000256 4096 300 11904 50800 11.4996 13.9346 2216.69 417.807 2660 2660.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 6.4e-05 4096 275 8192 108800 270.983 92.9091 3488.64 2751.28 6604.13 6604.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 6.4e-05 2048 160 1120 220800 57.4668 28.2475 646.658 833.898 1566.42 1566.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.000512 512 610 544 24000 1.7751 0.940544 7.28666 49.9905 60.1229 60.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 0.000256 1024 350 1184 56000 5.97843 3.37594 76.6892 103.504 189.677 189.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1730 0.001024 1024 570 928 15600 0.84992 14.2295 26.0413 41.173 41.2327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 0.000512 512 335 768 9600 2.68698 0.854464 6.04973 26.1514 35.9046 36.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 0.001024 512 260 192 17400 0.43008 1.86416 13.1401 15.4796 15.5402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 0.000512 512 245 1664 14400 2.48224 0.851584 13.1625 26.1514 42.8197 42.9515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1880 0.000128 4096 330 3456 143400 28.4119 1316.11 838.058 2182.63 2182.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 890 0.000256 4096 300 11904 50400 11.549 13.9362 1811.39 417.168 2254.12 2254.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 6.4e-05 4096 275 8192 110400 271.869 92.9698 2921.55 2760.88 6047.61 6047.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 6.4e-05 2048 160 1120 220800 58.0112 28.3881 537.064 838.224 1461.84 1461.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 0.000512 512 610 544 24000 1.78656 0.943392 6.0623 50.0555 58.9761 59.0811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 0.000256 1024 350 1184 55200 6.0415 3.37968 63.2861 103.617 176.455 176.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1730 0.001024 1024 570 928 15904 0.853376 22.4954 26.1973 49.5988 49.6582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 0.000512 512 335 768 8960 2.63686 0.827392 8.32586 25.5127 37.4691 37.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 0.001024 512 260 192 17696 0.44144 2.68902 13.2165 16.3916 16.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 0.000512 512 245 1664 17920 2.27219 0.823008 24.7052 25.516 53.4877 53.6146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1880 0.000128 4096 330 3456 143696 28.4332 2224.32 838.735 3091.54 3091.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 890 0.000256 4096 300 11904 51296 11.5099 13.9564 3116.16 419.389 3561.09 3561.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 6.4e-05 4096 275 8192 109312 271.944 92.9714 4854.95 2762.18 7982.38 7982.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 6.4e-05 2048 160 1120 224000 57.2259 28.3115 915.598 837.317 1838.61 1838.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 0.000512 512 610 544 24192 1.77507 0.940032 10.2943 50.0121 63.1518 63.2624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 0.000256 1024 350 1184 56448 6.0735 3.41197 107.161 104.921 221.698 221.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1730 0.001024 1024 570 928 15680 0.851968 15.8642 26.0506 42.8177 42.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 0.000512 512 335 768 7168 2.58794 0.785984 5.06957 24.3896 32.9991 33.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 0.001024 512 260 192 17472 0.438304 1.84746 13.1383 15.4698 15.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 0.000512 512 245 1664 14336 2.28467 0.784672 14.6081 24.3852 42.2388 42.3715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1880 0.000128 4096 330 3456 143584 28.4278 1546.43 838.751 2413.65 2413.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 890 0.000256 4096 300 11904 50624 11.4504 13.9117 2145.76 417.372 2588.56 2588.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 6.4e-05 4096 275 8192 107520 272.625 93.0456 3344.18 2773.19 6483.37 6483.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 6.4e-05 2048 160 1120 222208 57.3607 28.3968 637.816 839.728 1563.46 1563.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 0.000512 512 610 544 23296 1.7528 0.917184 6.87226 49.4908 59.1617 59.2687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 0.000256 1024 350 1184 55552 6.0103 3.3799 73.9025 103.871 187.293 187.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1730 0.001024 1024 570 928 15456 0.843712 13.2532 25.9028 40.0508 40.1122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 0.000512 512 335 768 5376 2.78528 0.835424 3.55699 25.668 33.0108 33.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 0.001024 512 260 192 17472 0.432576 1.64557 13.2157 15.3401 15.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 0.000512 512 245 1664 16128 2.3536 0.830784 13.914 25.669 42.9389 43.0746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1880 0.000128 4096 330 3456 143472 28.4397 1268.41 838.836 2135.73 2135.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 890 0.000256 4096 300 11904 50400 11.4442 13.8847 1748.63 416.809 2190.84 2190.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 6.4e-05 4096 275 8192 107520 273.13 93.3881 2747.64 2774.93 5889.42 5889.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 6.4e-05 2048 160 1120 220416 57.8252 28.3355 518.275 838.025 1442.63 1442.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 0.000512 512 610 544 21504 1.80368 0.920544 5.49514 49.5702 57.9226 58.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 0.000256 1024 350 1184 53760 5.92336 3.31082 59.6433 101.624 170.629 170.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1730 0.001024 1024 570 928 15960 0.85376 23.0034 26.2829 50.1903 50.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 0.000512 512 335 768 9600 2.68342 0.850688 9.10326 26.0305 38.8831 39.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 0.001024 512 260 192 17640 0.438784 2.69322 13.1808 16.3574 16.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 0.000512 512 245 1664 17280 2.35139 0.847872 24.6943 26.032 54.0987 54.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1880 0.000128 4096 330 3456 143640 28.4048 2199.88 838.396 3066.72 3066.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 890 0.000256 4096 300 11904 51360 11.5437 13.9715 3086.05 419.488 3531.13 3531.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 6.4e-05 4096 275 8192 109440 270.463 92.8006 4802.28 2752.99 7918.86 7919.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 6.4e-05 2048 160 1120 222720 57.3489 28.3136 891.315 835.168 1812.31 1812.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.000512 512 610 544 24000 1.77725 0.937984 10.1597 49.9317 62.9358 63.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 0.000256 1024 350 1184 56640 6.06886 3.41661 104.365 104.661 218.634 218.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1730 0.001024 1024 570 928 15840 0.860032 16.173 26.2849 43.3676 43.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 0.000512 512 335 768 7680 2.74854 0.854016 5.49213 26.1149 35.379 35.5242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 0.001024 512 260 192 17520 0.438272 1.98067 13.1809 15.6461 15.7047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 0.000512 512 245 1664 15360 2.4216 0.854016 15.7344 26.1185 45.2969 45.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1880 0.000128 4096 330 3456 143520 28.4114 1547.59 838.497 2414.55 2414.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 890 0.000256 4096 300 11904 50880 11.4977 13.9471 2148.79 418.825 2593.14 2593.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 6.4e-05 4096 275 8192 107520 272.061 92.8909 3327.84 2765.15 6458.28 6458.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 6.4e-05 2048 160 1120 222720 57.1711 28.3136 637.856 835.625 1559.13 1559.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.000512 512 610 544 23040 1.80221 0.94208 6.80618 50.0133 59.6946 59.8004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 0.000256 1024 350 1184 55680 5.98438 3.37869 74.9081 103.547 187.946 188.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1730 0.001024 1024 570 928 15480 0.851616 13.5714 25.9641 40.4392 40.5011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 0.000512 512 335 768 5760 2.5584 0.759936 3.86899 23.6193 30.9752 31.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 0.001024 512 260 192 17280 0.431648 1.77766 13.1005 15.3544 15.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 0.000512 512 245 1664 11520 2.31734 0.748288 10.4673 23.6207 37.327 37.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1880 0.000128 4096 330 3456 143280 28.4262 1286.57 837.837 2152.88 2152.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 890 0.000256 4096 300 11904 51120 11.5479 13.9718 1803.72 419.468 2248.79 2248.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 6.4e-05 4096 275 8192 109440 270.808 92.6558 2851.8 2756.77 5972.36 5972.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 6.4e-05 2048 160 1120 218880 58.0019 28.3222 521.568 837.837 1445.89 1446.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 0.000512 512 610 544 23040 1.75702 0.915808 6.01981 49.4537 58.2746 58.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 0.000256 1024 350 1184 54720 6.18518 3.42426 60.8657 104.991 175.596 175.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1730 0.001024 1024 570 928 15872 0.858048 22.255 26.155 49.3217 49.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 0.000512 512 335 768 10240 2.68109 0.866304 9.3151 26.3642 39.3929 39.5326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 0.001024 512 260 192 17664 0.439936 2.66541 13.1949 16.3464 16.4065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 0.000512 512 245 1664 18432 2.33843 0.859648 25.576 26.3646 55.309 55.4476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1880 0.000128 4096 330 3456 143616 28.4037 2180.1 837.694 3046.26 3046.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 890 0.000256 4096 300 11904 50944 11.477 13.9284 3024.93 418.348 3468.76 3468.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 6.4e-05 4096 275 8192 108544 271.155 92.9112 4724.38 2758.67 7847.45 7847.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 6.4e-05 2048 160 1120 223232 57.1094 28.3013 897.461 835.286 1818.32 1818.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.000512 512 610 544 24576 1.7881 0.952416 10.0826 51.3162 64.2702 64.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 0.000256 1024 350 1184 56320 6.06125 3.40922 105.436 104.682 219.716 219.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1730 0.001024 1024 570 928 15616 0.852832 16.3819 25.9787 43.264 43.3234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 0.000512 512 335 768 8192 2.6151 0.812896 5.76154 25.0692 34.4242 34.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 0.001024 512 260 192 17408 0.431712 1.8473 13.1032 15.4261 15.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 0.000512 512 245 1664 16384 2.28688 0.807328 16.8698 25.0689 45.2057 45.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1880 0.000128 4096 330 3456 143360 28.439 1471.18 836.807 2336.47 2336.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 890 0.000256 4096 300 11904 50688 11.4914 13.9366 2036.61 418.796 2480.92 2480.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 6.4e-05 4096 275 8192 106496 273.225 93.2925 3143.91 2770.43 6281.18 6281.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 6.4e-05 2048 160 1120 221184 57.4263 28.3016 604.711 835.426 1526.03 1526.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 0.000512 512 610 544 22528 1.72458 0.888256 6.34374 47.9227 57.0082 57.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 0.000256 1024 350 1184 55296 6.13184 3.40963 70.6788 104.827 185.174 185.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1730 0.001024 1024 570 928 15360 0.84992 13.6768 25.8436 40.4256 40.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 0.000512 512 335 768 6144 2.71674 0.819104 4.11702 25.188 33.0071 33.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 0.001024 512 260 192 17280 0.436512 1.55661 13.1192 15.1583 15.2166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 0.000512 512 245 1664 12288 2.44739 0.817216 11.1855 25.1856 39.8076 39.9433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1880 0.000128 4096 330 3456 143232 28.4246 1347.6 837.818 2213.9 2213.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 890 0.000256 4096 300 11904 50688 11.4668 13.9273 1868.87 418.635 2312.98 2313.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 6.4e-05 4096 275 8192 104448 270.379 91.9567 2834.79 2742.24 5939.7 5939.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 6.4e-05 2048 160 1120 215040 57.3993 28.0731 535.827 825.788 1447.25 1447.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.000512 512 610 544 21504 1.77578 0.900608 5.66403 49.0886 57.5612 57.6657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 0.000256 1024 350 1184 55296 6.01898 3.37453 63.8329 103.75 177.102 177.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1730 0.001024 1024 570 920 16096 0.858272 17.3384 26.3155 44.5663 44.6252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 730 0.000512 512 335 800 11264 2.62595 0.864224 7.98858 26.3274 37.9726 38.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1690 0.001024 512 260 200 17728 0.439008 3.56794 13.2442 17.2956 17.3557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 0.000512 512 245 1680 19456 2.28179 0.861504 20.8068 26.3253 50.442 50.5838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1880 0.000128 4096 330 3440 143840 28.4393 1685.03 838.88 2552.4 2552.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 890 0.000256 4096 300 11920 51264 11.4975 13.9489 2369.07 419.59 2814.18 2814.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 6.4e-05 4096 275 8200 111104 270.255 92.867 3934.82 2761.98 7060.27 7060.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 6.4e-05 2048 160 1120 227328 56.8042 28.3271 713.584 838.579 1637.46 1637.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1350 0.000512 512 610 520 25600 1.75331 0.933984 8.47594 51.2835 62.5762 62.6931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1100 0.000256 1024 350 1200 55552 6.13178 3.41808 82.1398 104.997 196.822 196.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1730 0.001024 1024 570 920 16064 1.31706 11.6338 26.7311 40.5682 40.6315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 730 0.000512 512 335 800 11264 2.64061 0.863328 5.50627 26.3432 35.5177 35.6598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1690 0.001024 512 260 200 17664 0.438912 3.55091 13.2088 17.2422 17.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 0.000512 512 245 1680 19456 2.29898 0.862208 13.9661 26.3463 43.6336 43.7725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1880 0.000128 4096 330 3440 143808 28.4332 1081.63 838.799 1948.91 1948.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 890 0.000256 4096 300 11920 51072 11.4947 13.927 1513.89 418.917 1958.3 1958.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 6.4e-05 4096 275 8200 110592 270.681 92.8482 2654.11 2761.46 5779.43 5779.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 720 6.4e-05 2048 160 1120 227328 56.9515 28.2786 964.465 838.588 1888.45 1888.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1350 0.000512 512 610 520 25600 1.76006 0.937632 6.12102 51.3049 60.2499 60.3607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1100 0.000256 1024 350 1200 55296 6.12102 3.40605 60.2972 104.684 174.642 174.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1730 0.001024 1024 570 920 16080 0.860224 19.1776 26.3004 46.3903 46.4489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 0.000512 512 335 800 10880 2.62218 0.849984 8.56301 25.98 38.1794 38.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 0.001024 512 260 200 17720 0.440352 2.36896 13.2316 16.0851 16.1433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 0.000512 512 245 1680 19200 2.28109 0.847872 22.89 25.9783 52.1693 52.3047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1880 0.000128 4096 330 3440 143840 28.4424 1918.47 838.732 2785.69 2785.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 890 0.000256 4096 300 11920 51280 11.5468 13.9756 2707.31 419.526 3152.44 3152.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 6.4e-05 4096 275 8200 111360 270.353 92.9065 4307.62 2755.78 7426.99 7427.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 6.4e-05 2048 160 1120 227200 56.9864 28.375 807.034 838.417 1730.98 1731.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 0.000512 512 610 520 25280 1.75715 0.9488 9.64858 50.099 62.5806 62.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 0.000256 1024 350 1200 55360 6.16938 3.42742 92.5856 104.984 207.299 207.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1730 0.001024 1024 570 920 16000 0.857376 12.7318 26.2259 39.8683 39.9277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 730 0.000512 512 335 800 10240 2.64221 0.851744 5.60611 25.9881 35.2546 35.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1690 0.001024 512 260 200 17680 0.440288 3.97747 13.2267 17.688 17.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 0.000512 512 245 1680 19200 2.27722 0.848448 15.4871 25.9911 44.7684 44.9047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1880 0.000128 4096 330 3440 143760 28.4283 1212.46 837.92 2078.86 2078.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 890 0.000256 4096 300 11920 51040 11.4935 13.9508 1700.53 418.481 2144.54 2144.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 6.4e-05 4096 275 8200 111360 269.987 92.8017 2717.01 2754.3 5834.44 5834.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 6.4e-05 2048 160 1120 226560 56.9607 28.3886 510.203 838.026 1433.74 1433.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 0.000512 512 610 520 24960 1.74538 0.923968 6.6695 49.8894 59.3611 59.4784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 0.000256 1024 350 1200 54400 6.11875 3.38803 58.2512 104.102 171.989 172.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1730 0.001024 1024 570 920 15960 0.853952 10.7459 26.2549 37.9053 37.9636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 730 0.000512 512 335 800 9600 2.67418 0.850048 4.5584 26.0388 34.2882 34.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1690 0.001024 512 260 200 17640 0.433984 3.89939 13.2308 17.612 17.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 0.000512 512 245 1680 19200 2.2888 0.847872 12.9674 26.0393 42.3072 42.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1880 0.000128 4096 330 3440 143760 28.4385 990.364 838.913 1857.77 1857.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 890 0.000256 4096 300 11920 51120 11.5514 13.982 1389.03 419.523 1834.17 1834.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 6.4e-05 4096 275 8200 109440 270.627 92.8244 2490.21 2753.81 5607.81 5608.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 6.4e-05 2048 160 1120 224640 57.1309 28.3013 412.851 835.553 1334 1334.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1350 0.000512 512 610 520 24960 1.7496 0.92336 5.93229 49.9472 58.6753 58.7842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1100 0.000256 1024 350 1200 54720 6.16397 3.4135 49.3593 104.685 163.749 163.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1730 0.001024 1024 570 920 16080 0.859552 18.2767 26.2895 45.4769 45.5373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 0.000512 512 335 800 10752 2.6209 0.849664 8.09984 25.9624 37.7038 37.8434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 0.001024 512 260 200 17712 0.44208 2.27181 13.2202 15.981 16.0394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 0.000512 512 245 1680 19200 2.26998 0.84624 21.5367 25.9659 50.7949 50.9282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1880 0.000128 4096 330 3440 143808 28.4426 1761.81 837.988 2628.29 2628.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 890 0.000256 4096 300 11920 51264 11.5194 13.9518 2480.49 419.116 2925.15 2925.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 6.4e-05 4096 275 8200 110592 270.21 92.9137 3914.42 2753.16 7031.04 7031.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 6.4e-05 2048 160 1120 226560 56.9507 28.2962 738.595 836.554 1660.55 1660.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.000512 512 610 520 25344 1.75517 0.94208 8.15056 50.1265 61.1031 61.2086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 0.000256 1024 350 1200 55296 6.14186 3.41581 85.1303 104.746 199.564 199.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1730 0.001024 1024 570 920 16032 0.856512 11.9572 26.2899 39.1537 39.2138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 0.000512 512 335 800 10752 2.61062 0.850176 5.43869 25.9968 35.0642 35.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 0.001024 512 260 200 17664 0.434176 1.47709 13.2202 15.1757 15.2351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 0.000512 512 245 1680 18432 2.30554 0.854016 13.7468 25.9994 43.0746 43.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1880 0.000128 4096 330 3440 143712 28.4334 1149.72 837.815 2016.02 2016.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 890 0.000256 4096 300 11920 51072 11.4643 13.9797 1610.64 418.742 2054.9 2054.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 6.4e-05 4096 275 8200 110592 269.679 92.8584 2552.59 2754.58 5670.01 5670.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 6.4e-05 2048 160 1120 225792 56.9209 28.3395 481.187 836.762 1403.37 1403.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 0.000512 512 610 520 24576 1.75478 0.935808 6.08544 49.9112 58.8131 58.9234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 0.000256 1024 350 1200 54528 6.11789 3.40109 55.3605 104.295 169.306 169.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1730 0.001024 1024 570 920 15984 0.859328 9.9921 26.2912 37.1932 37.2531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 730 0.000512 512 335 800 9216 2.56774 0.805888 4.24016 24.9989 32.7821 32.9257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1690 0.001024 512 260 200 17568 0.434176 3.50054 13.192 17.1703 17.2322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 0.000512 512 245 1680 16128 2.27968 0.805664 10.3515 25.0018 38.6024 38.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1880 0.000128 4096 330 3440 143712 28.4456 941.708 838.022 1808.22 1808.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 890 0.000256 4096 300 11920 50976 11.4772 13.9488 1317.8 417.974 1761.27 1761.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 6.4e-05 4096 275 8200 108288 272.042 92.9434 2053.58 2757.89 5176.77 5177.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 6.4e-05 2048 160 1120 225792 56.8261 28.2799 394.503 834.784 1314.56 1314.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 0.000512 512 610 520 24192 1.74832 0.91136 5.28413 49.6853 57.7589 57.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 0.000256 1024 350 1200 54144 6.10291 3.39008 45.8414 103.855 159.319 159.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1730 0.001024 1024 570 920 16072 0.856736 24.4285 26.3144 51.6502 51.7084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 0.000512 512 335 800 10752 2.64189 0.84992 10.7668 26.0778 40.5017 40.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 0.001024 512 260 200 17696 0.440256 3.05661 13.2253 16.7656 16.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 0.000512 512 245 1680 18816 2.17226 0.84864 27.6717 26.0722 56.9281 57.0554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1880 0.000128 4096 330 3440 143808 28.4428 2504.12 838.754 3371.36 3371.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 890 0.000256 4096 300 11920 51184 11.5507 13.9727 3508.89 419.49 3953.99 3954.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 6.4e-05 4096 275 8200 110208 271.074 93.0072 5549.24 2756.84 8670.49 8670.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 6.4e-05 2048 160 1120 226688 57.0677 28.4099 1061.71 837.195 1984.53 1984.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.000512 512 610 520 25536 1.76736 0.95232 12.5164 51.339 66.7006 66.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 0.000256 1024 350 1200 55104 6.16157 3.41942 122.911 104.854 237.469 237.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1730 0.001024 1024 570 920 16016 0.86048 15.7147 26.3114 42.9427 43.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 0.000512 512 335 800 8960 2.6377 0.829888 6.0337 25.5238 35.1906 35.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 0.001024 512 260 200 17584 0.439104 1.98442 13.191 15.6586 15.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 0.000512 512 245 1680 17920 2.27213 0.829376 17.7197 25.515 46.5092 46.6442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1880 0.000128 4096 330 3440 143696 28.4325 1578.04 838.459 2444.98 2445.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 890 0.000256 4096 300 11920 51072 11.4993 13.9551 2206.95 419.236 2651.72 2651.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 6.4e-05 4096 275 8200 109312 271.953 93.0124 3465.76 2762.33 6593.38 6593.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 6.4e-05 2048 160 1120 225792 56.9862 28.33 665.184 840.986 1591.64 1591.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.000512 512 610 520 25088 1.75318 0.941696 7.544 50.0289 60.4001 60.5055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 0.000256 1024 350 1200 54656 6.16381 3.4153 76.6095 104.922 191.243 191.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1730 0.001024 1024 570 920 15960 0.856224 13.5089 26.3102 40.7267 40.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 0.000512 512 335 800 8064 2.67594 0.831392 4.87917 25.5482 34.102 34.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 0.001024 512 260 200 17472 0.436928 1.65405 13.145 15.2808 15.3406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 0.000512 512 245 1680 16128 2.34832 0.8296 13.7076 25.5438 42.5989 42.7336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1880 0.000128 4096 330 3440 143640 28.4262 1283.39 838.285 2150.15 2150.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 890 0.000256 4096 300 11920 51072 11.55 13.9796 1793.52 419.387 2238.52 2238.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 6.4e-05 4096 275 8200 110208 271.647 92.9613 2847 2758.3 5970.23 5970.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 6.4e-05 2048 160 1120 225792 57.1225 28.4042 543.575 839.287 1468.55 1468.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.000512 512 610 520 24192 1.72998 0.919808 7.41939 49.4589 59.6538 59.7615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 0.000256 1024 350 1200 55104 6.17738 3.4249 62.9053 104.974 177.609 177.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1730 0.001024 1024 570 920 16064 0.856384 23.3855 26.2901 50.5831 50.6425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 0.000512 512 335 800 11264 2.63981 0.863744 10.6156 26.3204 40.6039 40.7404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 0.001024 512 260 200 17664 0.439904 2.94922 13.1996 16.6341 16.6925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 0.000512 512 245 1680 19456 2.20406 0.864 27.0691 26.3182 56.6196 56.7486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1880 0.000128 4096 330 3440 143808 28.4324 2338.32 838.095 3204.9 3204.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 890 0.000256 4096 300 11920 51072 11.4749 13.9304 3230.94 418.569 3674.99 3675.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 6.4e-05 4096 275 8200 110592 270.252 92.8757 5140.22 2758.24 8261.92 8262.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 6.4e-05 2048 160 1120 227328 56.8319 28.3116 986.862 838.323 1910.49 1910.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 0.000512 512 610 520 25600 1.75949 0.953248 11.6797 51.2784 65.7995 65.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 0.000256 1024 350 1200 55296 6.11402 3.4063 114.195 104.598 228.443 228.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1730 0.001024 1024 570 920 16000 0.86032 15.3313 26.3156 42.5601 42.6189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 0.000512 512 335 800 10240 2.66851 0.862656 6.51693 26.3861 36.6006 36.7411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 0.001024 512 260 200 17536 0.431264 1.97808 13.1688 15.6234 15.6804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 0.000512 512 245 1680 18432 2.33459 0.864928 17.1654 26.3855 46.9257 47.0528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1880 0.000128 4096 330 3440 143744 28.4525 1474.71 838.909 2342.12 2342.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 890 0.000256 4096 300 11920 50944 11.4752 13.9325 1965.29 418.622 2409.41 2409.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 6.4e-05 4096 275 8200 108544 271.073 92.9005 3124.94 2762.76 6251.99 6252.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 6.4e-05 2048 160 1120 225280 56.9074 28.3404 625.395 836.123 1546.93 1547.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.000512 512 610 520 25600 1.76112 0.950144 7.47334 51.3481 61.6613 61.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 0.000256 1024 350 1200 55296 6.1288 3.48992 71.4981 104.784 186.026 186.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1730 0.001024 1024 570 920 15936 0.859616 12.5157 26.3153 39.7427 39.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 0.000512 512 335 800 9216 2.57405 0.8112 5.18458 25.0548 33.7919 33.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 0.001024 512 260 200 17472 0.432128 1.5647 13.1682 15.2087 15.2719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 0.000512 512 245 1680 15360 2.32192 0.806496 11.9596 25.058 40.3108 40.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1880 0.000128 4096 330 3440 143616 28.4201 1199.71 838.525 2066.7 2066.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 890 0.000256 4096 300 11920 50688 11.4617 13.9141 1614.93 417.594 2057.98 2058.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 6.4e-05 4096 275 8200 107520 271.302 92.6331 2541.08 2758.2 5663.53 5663.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 6.4e-05 2048 160 1120 224256 56.8575 28.1477 507.12 833.57 1425.85 1425.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.000512 512 610 520 24576 1.77235 0.943104 5.84435 49.9967 58.6851 58.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 0.000256 1024 350 1200 53760 6.08035 3.3671 57.1532 103.498 170.226 170.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1730 0.001024 1024 570 920 16056 0.858112 23.5416 26.3122 50.7633 50.8235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 0.000512 512 335 800 10368 2.61715 0.83968 10.0249 25.7489 39.3924 39.5366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 0.001024 512 260 200 17640 0.440384 2.95712 13.2018 16.6442 16.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 0.000512 512 245 1680 18432 2.28205 0.835584 27.3702 25.7474 56.4081 56.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1880 0.000128 4096 330 3440 143784 28.4459 2396.26 838.719 3263.47 3263.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 890 0.000256 4096 300 11920 51264 11.5439 13.9804 3370.15 419.486 3815.24 3815.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 6.4e-05 4096 275 8200 110592 271.652 92.9306 5321.6 2765.18 8451.69 8451.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 6.4e-05 2048 160 1120 226944 57.0085 28.3423 1010.39 838.274 1934.17 1934.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.000512 512 610 520 25344 1.7495 0.94208 11.509 50.0405 64.3677 64.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 0.000256 1024 350 1200 54720 6.15642 3.41107 115.918 106.674 232.292 232.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1730 0.001024 1024 570 920 15984 0.857568 16.4494 26.29 43.6496 43.7091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 0.000512 512 335 800 9216 2.57501 0.811008 6.6441 24.9997 35.1949 35.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 0.001024 512 260 200 17568 0.438848 2.02102 13.1905 15.6954 15.7537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 0.000512 512 245 1680 16128 2.2831 0.8144 16.889 25.0048 45.1659 45.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1880 0.000128 4096 330 3440 143712 28.4344 1558.92 838.015 2425.41 2425.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 890 0.000256 4096 300 11920 50976 11.4852 13.9387 2174.14 417.962 2617.61 2617.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 6.4e-05 4096 275 8200 108288 272 92.9049 3378.24 2761.58 6505.04 6505.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 6.4e-05 2048 160 1120 225792 56.8149 28.2769 651.684 834.664 1571.6 1571.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.000512 512 610 520 24192 1.74685 0.9296 7.10426 49.6807 59.5927 59.7033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 0.000256 1024 350 1200 54144 6.10234 3.38534 74.6927 103.848 188.161 188.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1730 0.001024 1024 570 920 15768 0.851968 14.426 26.3514 41.6808 41.7407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 0.000512 512 335 800 10368 2.62086 0.841088 6.62522 26.0736 36.3225 36.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 0.001024 512 260 200 17496 0.433536 1.80429 13.3184 15.6006 15.6602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 0.000512 512 245 1680 17280 2.34614 0.83824 15.9433 26.0704 45.3678 45.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1880 0.000128 4096 330 3440 143640 28.4426 1376.27 846.203 2250.96 2251.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 890 0.000256 4096 300 11920 50976 11.5302 13.9651 1921.31 422.451 2369.34 2369.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 6.4e-05 4096 275 8200 107136 273.124 93.1134 2957.92 2791.8 6116.27 6116.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 6.4e-05 2048 160 1120 224640 57.1325 28.3332 574.033 843.018 1502.67 1502.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.000512 512 610 520 24192 1.75485 0.928384 6.4072 49.9661 59.1852 59.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 0.000256 1024 350 1200 53568 6.21571 3.48365 65.3329 105.74 180.901 181.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1730 0.001024 1024 570 920 15840 0.858208 12.9454 26.2928 40.148 40.2144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 0.000512 512 335 800 9216 2.57146 0.814432 5.86525 25.093 34.5138 34.6522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 0.001024 512 260 200 17280 0.43168 1.70394 13.0894 15.2679 15.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 0.000512 512 245 1680 13824 2.37725 0.809024 11.7437 25.0948 40.1969 40.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1880 0.000128 4096 330 3440 143424 28.4363 1225.08 837.225 2090.79 2090.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 890 0.000256 4096 300 11920 50688 11.4729 13.938 1705.7 418.736 2149.92 2149.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 6.4e-05 4096 275 8200 105984 270.461 92.1999 2624.15 2746.81 5733.95 5734.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 6.4e-05 2048 160 1120 221184 56.7825 28.0109 506.299 828.859 1420.12 1420.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.000512 512 610 520 23040 1.71405 0.9 5.67648 47.954 56.3756 56.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 0.000256 1024 350 1200 52992 6.03533 3.33856 58.6165 102.497 170.615 170.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1730 0.001024 1024 570 920 16000 0.858112 23.1688 26.2448 50.3233 50.3824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 0.000512 512 335 800 10240 2.64032 0.849632 9.96502 26.0028 39.622 39.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 0.001024 512 260 200 17680 0.441664 2.9143 13.2375 16.6405 16.6993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 0.000512 512 245 1680 19200 2.23754 0.849344 27.7704 26.0041 57.0316 57.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1880 0.000128 4096 330 3440 143760 28.4284 2258.25 838.659 3125.39 3125.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 890 0.000256 4096 300 11920 51040 11.4994 13.9524 3152.21 418.782 3596.53 3596.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 6.4e-05 4096 275 8200 111360 269.964 92.7735 5027.02 2760.24 8150.32 8150.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 6.4e-05 2048 160 1120 226560 56.9356 28.3935 943.453 838.533 1867.48 1867.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.000512 512 610 520 24960 1.74317 0.942336 10.7027 49.9101 63.4296 63.5388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 0.000256 1024 350 1200 54400 6.11619 3.39162 107.508 104.182 221.327 221.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1730 0.001024 1024 570 920 15840 0.854144 15.8843 26.1203 42.9102 42.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 0.000512 512 335 800 10240 2.64717 0.84976 7.2401 26.0441 36.9465 37.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 0.001024 512 260 200 17600 0.441632 2.0872 13.2255 15.7985 15.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 0.000512 512 245 1680 17920 2.32643 0.857728 18.2923 26.0445 47.6912 47.8245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1880 0.000128 4096 330 3440 143680 28.4285 1533.43 837.958 2399.87 2399.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 890 0.000256 4096 300 11920 50880 11.4763 13.9323 2150.27 418.079 2593.84 2593.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 6.4e-05 4096 275 8200 110080 271.023 92.8377 3411.56 2780.55 6556.3 6556.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 6.4e-05 2048 160 1120 225280 56.9585 28.3165 641.705 838.189 1565.33 1565.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.000512 512 610 520 24320 1.76355 0.942272 7.35677 49.948 60.1424 60.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 0.000256 1024 350 1200 53760 6.07168 3.36691 72.9734 103.359 185.899 186.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1730 0.001024 1024 570 920 15840 0.852832 14.2089 26.2235 41.3363 41.3965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 0.000512 512 335 800 7680 2.74182 0.854016 5.3247 26.0989 35.1819 35.3262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 0.001024 512 260 200 17520 0.434176 1.86134 13.2213 15.5605 15.6207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 0.000512 512 245 1680 19200 2.28013 0.850336 17.5652 26.092 46.9561 47.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1880 0.000128 4096 330 3440 143520 28.4263 1282.4 837.474 2148.35 2148.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 890 0.000256 4096 300 11920 50880 11.4908 13.9584 1795.32 437.82 2258.66 2258.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 6.4e-05 4096 275 8200 107520 272.111 92.8798 2792.87 2762.7 5920.88 5921.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 6.4e-05 2048 160 1120 222720 57.1757 28.4099 533.545 834.887 1454.17 1454.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.000512 512 610 520 24960 1.75322 0.943872 6.36102 49.9963 59.1819 59.2835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 0.000256 1024 350 1200 53760 6.09085 3.37715 61.6629 103.458 174.715 174.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1730 0.001024 1024 570 920 15680 0.854048 12.6956 26.1412 39.7461 39.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 0.000512 512 335 800 5120 2.68762 0.78912 3.6719 24.4509 31.759 31.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 0.001024 512 260 200 17280 0.43216 1.52746 13.1288 15.1337 15.1961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 0.000512 512 245 1680 15360 2.26518 0.782336 12.8427 24.451 40.5135 40.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1880 0.000128 4096 330 3440 143360 28.4205 1290.33 837.646 2156.44 2156.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 890 0.000256 4096 300 11920 50560 11.4616 13.9126 1786.7 417.493 2229.64 2229.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 6.4e-05 4096 275 8200 102400 271.877 92.3103 2670.68 2751.75 5786.95 5787.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 6.4e-05 2048 160 1120 220160 56.6387 27.9284 523.42 825.418 1433.56 1433.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 0.000512 512 610 520 23040 1.82768 0.95008 5.66646 50.0753 58.6475 58.7576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 0.000256 1024 350 1200 53760 6.0928 3.37344 59.5648 103.638 172.797 172.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1730 0.001024 1024 570 920 16032 0.860448 22.4017 26.315 49.6306 49.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 0.000512 512 335 800 10752 2.6233 0.851968 10.074 26.0214 39.7336 39.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 0.001024 512 260 200 17664 0.44032 2.78323 13.2329 16.5029 16.5622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 0.000512 512 245 1680 18432 2.2961 0.847872 25.7025 26.0177 55.0546 55.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1880 0.000128 4096 330 3440 143712 28.4058 2140.06 838.433 3006.94 3006.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 890 0.000256 4096 300 11920 51072 11.4811 13.9417 3008.34 419.102 3452.95 3453.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 6.4e-05 4096 275 8200 110592 269.679 92.8145 4769.94 2757.12 7889.89 7890.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 6.4e-05 2048 160 1120 225792 56.8862 28.265 888.228 837.473 1811.02 1811.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.000512 512 610 520 24576 1.7561 0.937856 9.99427 49.9272 62.7456 62.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 0.000256 1024 350 1200 54528 6.11846 3.40173 101.382 104.385 215.419 215.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1730 0.001024 1024 570 920 15936 0.86016 15.7596 26.2927 42.9666 43.0301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 0.000512 512 335 800 9216 2.57888 0.806912 6.38336 25.0334 34.9681 35.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 0.001024 512 260 200 17472 0.434048 1.91078 13.1533 15.5436 15.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 0.000512 512 245 1680 15360 2.32554 0.80704 15.3403 25.0357 43.6806 43.8129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1880 0.000128 4096 330 3440 143616 28.4185 1510.46 837.741 2376.67 2376.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 890 0.000256 4096 300 11920 50688 11.4587 13.9154 2108.56 417.19 2551.2 2551.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 6.4e-05 4096 275 8200 107520 271.275 92.6255 3272.54 2754.02 6390.8 6391.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 6.4e-05 2048 160 1120 224256 56.8444 28.2052 630.611 832.707 1548.54 1548.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.000512 512 610 520 24576 1.75587 0.943008 7.05206 49.9707 59.8531 59.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 0.000256 1024 350 1200 53760 6.08205 3.36912 72.106 103.399 185.086 185.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1730 0.001024 1024 570 920 15840 0.858464 13.2453 26.3128 40.472 40.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 0.000512 512 335 800 9216 2.57306 0.816384 6.04342 25.1196 34.7151 34.8638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 0.001024 512 260 200 17280 0.436384 1.73872 13.1103 15.3293 15.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 0.000512 512 245 1680 13824 2.37363 0.809376 11.994 25.1176 40.469 40.6036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1880 0.000128 4096 330 3440 143424 28.4331 1243.08 837.911 2109.48 2109.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 890 0.000256 4096 300 11920 50688 11.4688 13.9414 1735.61 419.083 2180.19 2180.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 6.4e-05 4096 275 8200 105984 270.508 92.2129 2661.74 2748.95 5773.74 5774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 6.4e-05 2048 160 1120 221184 56.7404 28.0392 513.554 832.852 1431.35 1431.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.000512 512 610 520 23040 1.7144 0.904704 5.74435 47.9799 56.4761 56.5848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 0.000256 1024 350 1200 52992 6.0415 3.34454 59.2596 102.582 171.355 171.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1730 0.001024 1024 570 920 15744 0.85984 12.3085 26.2807 39.5012 39.5653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 0.000512 512 335 800 6144 2.71248 0.817024 4.18416 25.1554 33.034 33.1756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 0.001024 512 260 200 17280 0.434176 1.70198 13.1545 15.3369 15.3949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 0.000512 512 245 1680 12288 2.4496 0.81936 10.1129 25.1568 38.7069 38.8423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1880 0.000128 4096 330 3440 143232 28.4301 1165.1 836.505 2030.08 2030.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 890 0.000256 4096 300 11920 50688 11.4712 13.9284 1622.75 418.116 2066.35 2066.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 6.4e-05 4096 275 8200 104448 270.375 91.9983 2452.16 2739.07 5553.94 5554.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 6.4e-05 2048 160 1120 221184 56.5052 27.9273 482.262 824.805 1391.66 1391.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.000512 512 610 520 21504 1.7792 0.902496 5.24592 49.0686 57.1251 57.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 0.000256 1024 350 1200 52224 6.16458 3.37651 54.1653 103.632 167.469 167.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1730 0.001024 1024 570 920 16000 0.854144 22.6628 26.2808 49.8499 49.9094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 0.000512 512 335 800 11200 2.61987 0.851936 10.5553 26.0256 40.217 40.3599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 0.001024 512 260 200 17600 0.438912 2.78298 13.1963 16.4634 16.5217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 0.000512 512 245 1680 19200 2.28822 0.84992 27.2228 26.0273 56.5586 56.6968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1880 0.000128 4096 330 3440 143700 28.418 2204.09 838.493 3071.06 3071.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 890 0.000256 4096 300 11920 51200 11.5667 13.9834 3098.16 419.475 3543.26 3543.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 6.4e-05 4096 275 8200 110400 271.475 92.8436 4881.96 2758.63 8005.24 8005.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 6.4e-05 2048 160 1120 227200 57.0078 28.3578 928.613 837.906 1852.05 1852.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.000512 512 610 520 24800 1.75786 0.940032 10.1989 49.9254 62.9534 63.0592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 0.000256 1024 350 1200 54400 6.15482 3.40784 105.267 104.443 219.403 219.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1730 0.001024 1024 570 920 15800 0.856352 16.5413 26.1197 43.5695 43.6285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 0.000512 512 335 800 9600 2.67274 0.848672 7.02627 26.0695 36.7827 36.9214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 0.001024 512 260 200 17400 0.42992 2.11885 13.1108 15.706 15.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 0.000512 512 245 1680 19200 2.28995 0.848032 20.0081 26.0709 49.3946 49.5193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1880 0.000128 4096 330 3440 143600 28.4154 1495.92 837.818 2362.2 2362.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 890 0.000256 4096 300 11920 50800 11.5098 13.9472 2085.79 417.455 2528.78 2528.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 6.4e-05 4096 275 8200 108800 270.484 92.3164 3271.59 2749.6 6384.34 6384.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 6.4e-05 2048 160 1120 224000 57.0914 28.2649 623.163 833.189 1541.87 1542.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.000512 512 610 520 24000 1.7769 0.944128 6.75856 49.9781 59.5866 59.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 0.000256 1024 350 1200 52800 6.13984 3.3792 69.9908 103.42 183.059 183.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1730 0.001024 1024 570 920 15600 0.851008 13.6458 25.9813 40.5323 40.5803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 0.000512 512 335 800 9600 2.69014 0.852896 6.47437 26.2788 36.4642 36.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 0.001024 512 260 200 17400 0.433184 1.81046 13.1813 15.4712 15.5273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 0.000512 512 245 1680 19200 2.30512 0.850304 17.116 26.1333 46.5708 46.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1880 0.000128 4096 330 3440 143400 28.4348 1335.4 837.157 2201.04 2201.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 890 0.000256 4096 300 11920 50400 11.5405 13.9305 1847.06 416.864 2289.47 2289.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 6.4e-05 4096 275 8200 110400 271.866 92.9211 2974.89 2758.07 6098.09 6098.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 6.4e-05 2048 160 1120 225600 57.303 28.3935 546.872 837.634 1470.36 1470.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 0.000512 512 610 520 24000 1.78522 0.94208 6.35302 50.0368 59.2469 59.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 0.000256 1024 350 1200 52800 6.15946 3.38614 60.8026 103.538 174.016 174.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1730 0.001024 1024 570 920 15600 0.854016 13.1928 26.1172 40.2169 40.2801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 0.000512 512 335 800 6400 2.80288 0.858112 4.5449 26.1986 34.5692 34.7081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 0.001024 512 260 200 17200 0.432352 1.90038 13.1116 15.4879 15.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 0.000512 512 245 1680 19200 2.29782 0.85632 16.2384 26.2019 45.7608 45.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1880 0.000128 4096 330 3440 143200 28.4265 1186.83 836.633 2051.94 2051.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 890 0.000256 4096 300 11920 50400 11.4999 13.9533 1646.36 418.483 2090.37 2090.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 6.4e-05 4096 275 8200 102400 272.204 92.4251 2466.44 2750.98 5582.37 5582.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 6.4e-05 2048 160 1120 217600 56.9445 27.9269 485.051 825.132 1395.22 1395.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 0.000512 512 610 520 22400 1.85488 0.948224 5.67741 50.1067 58.7162 58.8198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 0.000256 1024 350 1200 51200 6.20995 3.3792 55.0788 103.674 168.47 168.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1730 0.001024 1024 570 912 16128 0.857888 18.9671 26.2979 46.1748 46.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 730 0.000512 512 335 768 11264 2.62586 0.864256 8.56285 26.3 38.5199 38.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1690 0.001024 512 260 192 17792 0.438336 3.68234 13.221 17.3858 17.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 0.000512 512 245 1680 18944 2.29443 0.86016 22.5576 26.3029 52.1814 52.3182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1880 0.000128 4096 330 3456 143776 28.4303 1826.7 838.176 2693.35 2693.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 890 0.000256 4096 300 11904 51392 11.5047 13.9486 2557.48 419.263 3002.27 3002.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 6.4e-05 4096 275 8208 108544 272.667 93.2413 4191.89 2769.38 7327.51 7327.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 6.4e-05 2048 160 1104 225792 56.9298 28.2767 766.379 842.049 1693.79 1693.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1350 0.000512 512 610 528 25088 1.76797 0.933888 9.07152 51.2612 63.1654 63.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 0.000256 1024 350 1200 56832 6.05722 3.416 90.736 104.909 205.246 205.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1730 0.001024 1024 570 912 16064 0.861536 12.0088 26.2415 39.164 39.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 730 0.000512 512 335 768 11264 2.62157 0.862848 5.68566 26.3132 35.6473 35.7843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1690 0.001024 512 260 192 17728 0.433408 3.59834 13.19 17.2661 17.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 0.000512 512 245 1680 18432 2.33354 0.8656 14.0911 26.3175 43.7745 43.9132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1880 0.000128 4096 330 3456 143744 28.4344 1167.48 837.821 2033.78 2033.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 890 0.000256 4096 300 11904 51200 11.487 13.9306 1626.25 418.455 2070.2 2070.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 6.4e-05 4096 275 8208 108544 272.398 93.201 2833.45 2769.01 5968.39 5968.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 720 6.4e-05 2048 160 1104 225280 57.1297 28.3746 1024.98 840.829 1951.48 1951.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1350 0.000512 512 610 528 25088 1.76598 0.93488 6.40349 51.2707 60.5043 60.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1100 0.000256 1024 350 1200 56320 6.06237 3.40768 67.2226 104.578 181.405 181.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1730 0.001024 1024 570 912 16032 0.858112 9.96189 26.2752 37.1465 37.2058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 730 0.000512 512 335 768 10752 2.61222 0.853408 4.70221 26.0293 34.3606 34.5049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1690 0.001024 512 260 192 17664 0.432128 3.57818 13.1879 17.2427 17.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 0.000512 512 245 1680 18432 2.29917 0.847968 11.7787 26.026 41.1167 41.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1880 0.000128 4096 330 3456 143712 28.4262 966.398 838.836 1833.7 1833.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 890 0.000256 4096 300 11904 51264 11.4692 13.9364 1346.65 419.134 1791.27 1791.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 630 6.4e-05 4096 275 8208 107520 272.636 93.1344 2400.44 2772.12 5538.65 5538.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 720 6.4e-05 2048 160 1104 224256 57.1443 28.2795 988.613 839.192 1913.38 1913.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1350 0.000512 512 610 528 24576 1.75101 0.919296 5.47414 49.9228 58.1966 58.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1100 0.000256 1024 350 1200 56064 6.03008 3.40173 58.0029 104.396 171.957 172.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1730 0.001024 1024 570 912 16120 0.857984 18.0161 26.29 45.2148 45.2743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 0.000512 512 335 768 10880 2.62544 0.85104 7.9575 25.9638 37.5614 37.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 0.001024 512 260 192 17760 0.440512 2.1993 13.2079 15.894 15.9515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 0.000512 512 245 1680 18560 2.3089 0.849664 20.9582 25.959 50.2549 50.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1880 0.000128 4096 330 3456 143760 28.4426 1766 837.993 2632.48 2632.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 890 0.000256 4096 300 11904 51440 11.5475 13.9674 2477.58 419.246 2922.42 2922.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 6.4e-05 4096 275 8208 108800 273.012 93.2713 3849.5 2770.47 6986.57 6986.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 6.4e-05 2048 160 1104 225920 57.2185 28.3443 738.244 837.798 1661.76 1661.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 0.000512 512 610 528 24960 1.76365 0.944128 8.44595 50.0763 61.3596 61.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 0.000256 1024 350 1200 56640 6.09418 3.42429 87.0782 104.91 201.634 201.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1730 0.001024 1024 570 912 16080 0.858208 11.8927 26.2853 39.0914 39.1493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 730 0.000512 512 335 768 10240 2.62864 0.848032 5.14845 25.9785 34.771 34.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1690 0.001024 512 260 192 17680 0.432128 3.30979 13.1684 16.954 17.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 0.000512 512 245 1680 17920 2.31248 0.847232 13.6018 25.9807 42.9101 43.0485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1880 0.000128 4096 330 3456 143680 28.4037 1153.06 837.576 2019.09 2019.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 890 0.000256 4096 300 11904 51200 11.5026 13.9551 1607.01 418.382 2050.93 2051.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 6.4e-05 4096 275 8208 108800 272.391 93.2008 2512.29 2767.98 5646.18 5646.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 6.4e-05 2048 160 1104 225280 57.1052 28.3475 481.941 837.839 1405.39 1405.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 0.000512 512 610 528 24320 1.76205 0.921056 5.8969 49.8883 58.5948 58.7051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 0.000256 1024 350 1200 55680 6.05078 3.39082 56.4465 104.077 170.087 170.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1730 0.001024 1024 570 912 15960 0.854016 9.92816 26.2163 37.0522 37.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 730 0.000512 512 335 768 9600 2.69056 0.852768 4.2912 26.0436 34.0561 34.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1690 0.001024 512 260 192 17640 0.432288 3.29642 13.1873 16.9615 17.0221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 0.000512 512 245 1680 17280 2.35382 0.846688 11.1461 26.038 40.5492 40.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1880 0.000128 4096 330 3456 143640 28.4028 936.822 838.588 1803.86 1803.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 890 0.000256 4096 300 11904 51360 11.5565 13.9775 1315.19 419.53 1760.34 1760.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 6.4e-05 4096 275 8208 107520 272.632 93.1226 2029.02 2764.94 5160.05 5160.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 6.4e-05 2048 160 1104 224640 57.1317 28.3164 391.508 835.492 1312.61 1312.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1350 0.000512 512 610 528 24000 1.77338 0.925632 4.99232 49.9424 57.7631 57.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 0.000256 1024 350 1200 55680 6.12147 3.41478 46.6584 104.694 161.019 161.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1730 0.001024 1024 570 912 16128 0.858112 23.5397 26.3156 50.769 50.8277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 0.000512 512 335 768 10752 2.61667 0.848064 10.1517 25.9675 39.7513 39.8909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 0.001024 512 260 192 17760 0.438272 2.78778 13.2071 16.4767 16.5379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 0.000512 512 245 1680 18432 2.29322 0.845824 27.5192 25.9684 56.7962 56.9344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1880 0.000128 4096 330 3456 143760 28.4354 2443.69 838.054 3310.23 3310.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 890 0.000256 4096 300 11904 51360 11.5118 13.9565 3408.64 418.996 3853.19 3853.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 6.4e-05 4096 275 8208 108288 272.572 93.1985 5298.99 2764.76 8429.86 8430.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 6.4e-05 2048 160 1104 225024 57.0518 28.3056 1025.31 836.455 1947.29 1947.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.000512 512 610 528 24960 1.76317 0.945152 11.7744 50.1236 64.7378 64.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 0.000256 1024 350 1200 56448 6.06058 3.41619 122.653 104.748 237.01 237.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1730 0.001024 1024 570 912 16032 0.859008 15.1099 26.2513 42.2728 42.3328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 0.000512 512 335 768 10752 2.60998 0.849472 6.75197 25.996 36.3753 36.5144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 0.001024 512 260 192 17664 0.434176 1.78611 13.1741 15.4389 15.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 0.000512 512 245 1680 18432 2.29408 0.84992 17.8505 26.0007 47.1677 47.3049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1880 0.000128 4096 330 3456 143712 28.4462 1540.26 838.015 2406.77 2406.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 890 0.000256 4096 300 11904 51264 11.4696 13.9403 2148.07 418.713 2592.28 2592.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 6.4e-05 4096 275 8208 107520 272.596 93.1534 3321.77 2769.43 6457.28 6457.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 6.4e-05 2048 160 1104 224256 57.0678 28.3034 643.288 840.715 1569.54 1569.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 0.000512 512 610 528 24576 1.75459 0.937344 8.12256 49.9031 60.8473 60.9561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 0.000256 1024 350 1200 56064 6.02899 3.40454 76.3475 104.3 190.211 190.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1730 0.001024 1024 570 912 15984 0.858112 13.0621 26.2756 40.2473 40.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 0.000512 512 335 768 9216 2.56442 0.811008 5.29994 25.0271 33.8638 34.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 0.001024 512 260 192 17568 0.438272 1.6343 13.1499 15.2681 15.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 0.000512 512 245 1680 16128 2.28554 0.805568 13.4724 25.0277 41.7643 41.8928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1880 0.000128 4096 330 3456 143568 28.4217 1241.64 838.328 2108.43 2108.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 890 0.000256 4096 300 11904 50976 11.4892 13.9402 1720.24 418.36 2164.1 2164.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 6.4e-05 4096 275 8208 105984 273.767 93.3253 2647.67 2772.47 5787.57 5787.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 6.4e-05 2048 160 1104 223488 57.0834 28.2763 520.578 835.444 1441.54 1441.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 0.000512 512 610 528 24192 1.74739 0.927744 6.97757 49.7021 59.486 59.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 0.000256 1024 350 1200 55296 6.03882 3.3863 61.351 103.94 174.845 174.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1730 0.001024 1024 570 912 15936 0.856576 11.0811 26.2492 38.2399 38.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 730 0.000512 512 335 768 9216 2.57894 0.812608 4.68224 25.0316 33.2719 33.4153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1690 0.001024 512 260 192 17472 0.431776 4.76317 13.1038 18.3441 18.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 0.000512 512 245 1680 15360 2.31987 0.806912 11.3202 25.0282 39.6406 39.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1880 0.000128 4096 330 3456 143616 28.4363 1050.85 837.832 1917.17 1917.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 890 0.000256 4096 300 11904 50688 11.4616 13.914 1446.59 417.093 1889.13 1889.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 6.4e-05 4096 275 8208 104448 273.755 93.1549 2201.43 2771.36 5340.03 5340.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 6.4e-05 2048 160 1104 221184 57.1643 28.2159 435.188 832.533 1353.27 1353.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1350 0.000512 512 610 528 24576 1.75917 0.923648 6.21501 49.9668 58.9901 59.1073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 0.000256 1024 350 1200 55296 6.00403 3.36486 52.072 103.374 164.94 165.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1730 0.001024 1024 570 912 16128 0.859776 22.9151 26.3449 50.1703 50.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 0.000512 512 335 768 10752 2.63987 0.85232 9.84374 26.0765 39.5816 39.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 0.001024 512 260 192 17752 0.439328 2.73126 13.2128 16.4305 16.4884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 0.000512 512 245 1680 17920 2.24109 0.84752 25.165 26.0713 54.4947 54.6249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1880 0.000128 4096 330 3456 143752 28.426 2258.47 838.657 3125.6 3125.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 890 0.000256 4096 300 11904 51408 11.5482 13.9776 3149.78 419.426 3594.82 3594.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 6.4e-05 4096 275 8208 107520 274.286 93.3282 4848.79 2770.94 7987.7 7987.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 6.4e-05 2048 160 1104 224896 57.2266 28.3402 949.18 837.08 1871.99 1872.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.000512 512 610 528 25088 1.78099 0.95232 11.1188 51.334 65.3167 65.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 0.000256 1024 350 1200 56448 6.08346 3.41402 113.363 105.034 228.03 228.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1730 0.001024 1024 570 912 16016 0.8592 14.8828 26.2497 42.0449 42.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 0.000512 512 335 768 8960 2.63341 0.825792 5.76851 25.4915 34.8847 35.0217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 0.001024 512 260 192 17696 0.438176 1.88483 13.2074 15.5776 15.6344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 0.000512 512 245 1680 16128 2.33757 0.823744 15.4906 25.498 44.3229 44.4531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1880 0.000128 4096 330 3456 143696 28.4303 1429.42 838.049 2295.95 2296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 890 0.000256 4096 300 11904 51296 11.4972 13.9592 1996.09 418.895 2440.52 2440.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 6.4e-05 4096 275 8208 107520 273.531 93.3069 3083.04 2769.64 6219.84 6220.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 6.4e-05 2048 160 1104 224000 57.2302 28.3502 600.017 836.625 1522.39 1522.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 0.000512 512 610 528 24192 1.76973 0.940032 6.88304 49.9964 59.72 59.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 0.000256 1024 350 1200 56448 6.07421 3.41395 72.0628 104.831 186.511 186.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1730 0.001024 1024 570 912 15960 0.85744 12.2391 26.2494 39.4011 39.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 0.000512 512 335 768 8064 2.67814 0.831712 4.54829 25.5308 33.7515 33.8933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 0.001024 512 260 192 17640 0.436224 1.59597 13.2046 15.281 15.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 0.000512 512 245 1680 16128 2.35146 0.82944 12.9204 25.5284 41.8036 41.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1880 0.000128 4096 330 3456 143640 28.4283 1174.72 838.004 2041.2 2041.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 890 0.000256 4096 300 11904 51072 11.542 13.9821 1633.3 419.106 2078 2078.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 6.4e-05 4096 275 8208 107520 274.186 93.4227 2534.44 2769.99 5672.37 5672.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 6.4e-05 2048 160 1104 223104 57.4324 28.3395 492.63 836.749 1415.32 1415.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.000512 512 610 528 22848 1.76544 0.918176 5.23875 51.3371 59.3927 59.4979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 0.000256 1024 350 1200 56448 6.09974 3.4296 59.3288 104.902 173.891 174.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1730 0.001024 1024 570 912 15904 0.856064 10.7886 26.2554 37.9515 38.0128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 0.000512 512 335 768 7168 2.59456 0.7896 3.78944 24.3724 31.7157 31.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 0.001024 512 260 192 17472 0.434176 1.36304 13.1321 14.9745 15.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 0.000512 512 245 1680 14336 2.2873 0.779776 10.1132 24.3733 37.7268 37.8593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1880 0.000128 4096 330 3456 143584 28.4357 1062.78 838.164 1929.42 1929.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 890 0.000256 4096 300 11904 50624 11.4426 13.9059 1460.94 417.217 1903.58 1903.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 6.4e-05 4096 275 8208 107520 272.66 93.0418 2288.65 2771.14 5425.82 5426.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 6.4e-05 2048 160 1104 222208 57.3476 28.3202 444.619 837.213 1367.66 1367.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 0.000512 512 610 528 23296 1.75232 0.919552 5.83002 49.4756 58.1063 58.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 0.000256 1024 350 1200 55552 6.01472 3.38029 52.7069 103.793 166.024 166.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1730 0.001024 1024 570 912 16064 0.856832 21.8761 26.2558 49.0419 49.1009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 0.000512 512 335 768 11264 2.64323 0.866048 9.88266 26.3274 39.8832 40.0293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 0.001024 512 260 192 17728 0.440096 2.66253 13.1986 16.3443 16.4027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 0.000512 512 245 1680 18432 2.32829 0.862208 25.5432 26.324 55.2309 55.3657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1880 0.000128 4096 330 3456 143744 28.4365 2182.08 838.155 3048.73 3048.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 890 0.000256 4096 300 11904 51200 11.4924 13.936 2960.44 418.695 3404.65 3404.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 6.4e-05 4096 275 8208 108544 272.299 93.2079 4667.97 2769.4 7803.21 7803.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 6.4e-05 2048 160 1104 225280 57.0511 28.344 920.047 839.934 1845.55 1845.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 0.000512 512 610 528 25088 1.77104 0.957824 10.4133 51.2799 64.5531 64.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 0.000256 1024 350 1200 56320 6.06506 3.4065 108.096 104.613 222.313 222.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1730 0.001024 1024 570 912 16000 0.85728 14.6268 26.2662 41.8035 41.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 0.000512 512 335 768 10240 2.67216 0.86704 6.25229 26.3785 36.3371 36.4803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 0.001024 512 260 192 17664 0.432128 1.84906 13.2032 15.5326 15.5909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 0.000512 512 245 1680 18432 2.34758 0.864256 16.842 26.3813 46.6061 46.7407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1880 0.000128 4096 330 3456 143616 28.4106 1406.09 838.207 2272.76 2272.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 890 0.000256 4096 300 11904 50944 11.4747 13.9286 1870.23 418.468 2314.18 2314.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 6.4e-05 4096 275 8208 106496 273.052 93.2747 2933.29 2771.89 6071.84 6072.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 6.4e-05 2048 160 1104 223232 57.1334 28.2456 593.066 835.805 1514.41 1514.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 0.000512 512 610 528 24576 1.78986 0.953696 6.68493 51.3332 60.8936 60.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 0.000256 1024 350 1200 56320 6.06902 3.40992 69.8553 104.748 184.211 184.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1730 0.001024 1024 570 912 15936 0.856032 12.3208 26.2417 39.4712 39.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 0.000512 512 335 768 9216 2.57421 0.809632 5.03603 25.024 33.616 33.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 0.001024 512 260 192 17472 0.436224 1.57072 13.1111 15.1646 15.2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 0.000512 512 245 1680 15360 2.32442 0.80752 11.8953 25.0262 40.2258 40.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1880 0.000128 4096 330 3456 143616 28.4341 1174.1 837.849 2040.43 2040.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 890 0.000256 4096 300 11904 50688 11.4688 13.9182 1526.45 417.081 1969 1969.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 6.4e-05 4096 275 8208 104448 273.772 93.1876 2378.4 2769.8 5515.49 5515.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 6.4e-05 2048 160 1104 221184 57.1587 28.2185 491.014 832.617 1409.17 1409.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 0.000512 512 610 528 24576 1.7591 0.943936 5.63062 49.9651 58.4293 58.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 0.000256 1024 350 1200 55296 6.0063 3.36931 57.0257 103.37 169.904 170.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1730 0.001024 1024 570 912 15872 0.858112 11.1081 26.2676 38.2851 38.3435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 0.000512 512 335 768 8192 2.6239 0.813056 4.23568 25.096 32.9326 33.0731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 0.001024 512 260 192 17408 0.432256 1.28 13.1156 14.8738 14.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 0.000512 512 245 1680 16384 2.2871 0.814816 10.9907 25.1062 39.3659 39.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1880 0.000128 4096 330 3456 143360 28.4265 1034.98 837.629 1901.08 1901.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 890 0.000256 4096 300 11904 50688 11.4879 13.9413 1352.81 419.218 1797.54 1797.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 6.4e-05 4096 275 8208 106496 273.229 93.2908 2140.33 2773.67 5280.84 5281.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 6.4e-05 2048 160 1104 221184 57.4197 28.2685 431.869 837.756 1355.47 1355.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 0.000512 512 610 528 22528 1.72877 0.895456 4.69661 47.9548 55.4087 55.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 0.000256 1024 350 1200 55296 6.1375 3.40627 50.027 104.931 164.629 164.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1730 0.001024 1024 570 912 16056 0.857504 22.313 26.2432 49.4659 49.5279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 0.000512 512 335 768 10368 2.61994 0.841728 9.44656 25.7146 38.7907 38.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 0.001024 512 260 192 17712 0.437984 2.68298 13.1884 16.3552 16.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 0.000512 512 245 1680 17280 2.33024 0.838048 24.837 25.7167 53.8912 54.0274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1880 0.000128 4096 330 3456 143712 28.4262 2182.44 837.671 3048.59 3048.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 890 0.000256 4096 300 11904 51408 11.5466 13.9858 3055.12 419.137 3499.87 3499.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 6.4e-05 4096 275 8208 108288 273.978 93.3458 4725.82 2768.48 7861.96 7862.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 6.4e-05 2048 160 1104 225792 57.1693 28.3359 905.076 837.303 1828.04 1828.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 0.000512 512 610 528 24768 1.76646 0.940096 10.4604 50.0094 63.3031 63.4105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 0.000256 1024 350 1200 56448 6.06317 3.40995 106.835 104.489 220.922 221.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1730 0.001024 1024 570 912 15984 0.860768 15.964 26.2515 43.1271 43.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 0.000512 512 335 768 9216 2.56528 0.81056 6.32336 25.0005 34.8601 35.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 0.001024 512 260 192 17568 0.430976 1.99325 13.139 15.6083 15.6681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 0.000512 512 245 1680 16128 2.28288 0.802816 16.4132 24.9983 44.6688 44.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1880 0.000128 4096 330 3456 143568 28.4163 1502.65 837.513 2368.63 2368.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 890 0.000256 4096 300 11904 50976 11.4872 13.9425 2088.81 417.952 2532.26 2532.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 6.4e-05 4096 275 8208 105984 273.764 93.3305 3191.29 2769.88 6328.59 6328.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 6.4e-05 2048 160 1104 223488 57.077 28.4549 620.747 834.629 1541.07 1541.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 0.000512 512 610 528 24192 1.74506 0.927552 6.96394 49.6818 59.4501 59.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 0.000256 1024 350 1200 55296 6.04371 3.38739 73.1766 103.844 186.579 186.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1730 0.001024 1024 570 912 15768 0.851968 13.4108 26.0597 40.3769 40.4344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 0.000512 512 335 768 10368 2.61811 0.842112 6.31069 25.8264 35.7624 35.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 0.001024 512 260 192 17496 0.430912 1.61146 13.1419 15.2285 15.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 0.000512 512 245 1680 17280 2.34618 0.840704 15.389 25.8268 44.5732 44.7068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1880 0.000128 4096 330 3456 143424 28.439 1267.99 837.276 2133.75 2133.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 890 0.000256 4096 300 11904 50976 11.5241 13.9625 1770.59 418.424 2214.58 2214.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 6.4e-05 4096 275 8208 107136 273.006 93.1194 2745.01 2764.99 5876.45 5876.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 6.4e-05 2048 160 1104 224640 57.1039 28.3382 531.385 834.98 1451.97 1452.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 0.000512 512 610 528 24192 1.75306 0.92976 6.03565 49.7301 58.5774 58.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 0.000256 1024 350 1200 55296 6.14432 3.41165 62.7058 104.73 177.121 177.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1730 0.001024 1024 570 912 15840 0.855936 12.9234 26.2823 40.1157 40.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 0.000512 512 335 768 9216 2.57133 0.813888 5.51578 25.1184 34.19 34.3354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 0.001024 512 260 192 17280 0.42816 1.6079 13.0611 15.1442 15.2025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 0.000512 512 245 1680 13824 2.37462 0.80896 11.8599 25.1186 40.3319 40.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1880 0.000128 4096 330 3456 143424 28.4202 1272.51 838.331 2139.31 2139.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 890 0.000256 4096 300 11904 50688 11.4659 13.9378 1758.8 419.133 2203.41 2203.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 6.4e-05 4096 275 8208 101376 274.628 92.9702 2597.94 2774.71 5740.57 5740.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 6.4e-05 2048 160 1104 221184 56.7521 28.1332 526.709 829.662 1441.42 1441.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 0.000512 512 610 528 23040 1.7152 0.900896 5.74374 47.9804 56.4682 56.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 0.000256 1024 350 1200 52992 6.03472 3.33782 60.239 102.594 172.334 172.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1730 0.001024 1024 570 912 16080 0.858208 22.518 26.3123 49.7406 49.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 0.000512 512 335 768 10240 2.64086 0.84992 9.52989 26.009 39.1937 39.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 0.001024 512 260 192 17680 0.438272 2.65011 13.1814 16.3156 16.3749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 0.000512 512 245 1680 17920 2.31795 0.846624 25.6302 26.0063 54.9727 55.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1880 0.000128 4096 330 3456 143680 28.4058 2160.52 838.402 3027.38 3027.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 890 0.000256 4096 300 11904 51200 11.5064 13.9571 3013.12 418.851 3457.52 3457.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 6.4e-05 4096 275 8208 108800 272.479 93.155 4700.02 2769.93 7835.91 7836.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 6.4e-05 2048 160 1104 225280 57.0768 28.4776 891.158 838.553 1815.43 1815.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 0.000512 512 610 528 24320 1.76173 0.942304 10.1307 49.9104 62.8757 62.9802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 0.000256 1024 350 1200 55680 6.03974 3.38736 103.542 104.182 217.283 217.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1730 0.001024 1024 570 912 16000 0.858528 15.8232 26.291 43.0244 43.0819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 0.000512 512 335 768 10240 2.63498 0.851904 6.92899 26.0373 36.6199 36.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 0.001024 512 260 192 17600 0.434176 1.89872 13.1704 15.5472 15.6056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 0.000512 512 245 1680 17920 2.3255 0.849152 18.0019 26.0385 47.3871 47.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1880 0.000128 4096 330 3456 143520 28.4352 1526.35 837.261 2392.1 2392.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 890 0.000256 4096 300 11904 50880 11.4682 13.9336 2125.09 418.004 2568.58 2568.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 6.4e-05 4096 275 8208 107520 273.033 93.4201 3303.54 2775.38 6445.69 6445.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 6.4e-05 2048 160 1104 225280 56.9881 28.3116 641.438 838.048 1564.95 1565.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 0.000512 512 610 528 24320 1.76458 0.941664 7.11722 49.9425 59.8944 59.9999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 0.000256 1024 350 1200 55040 6.00413 3.37075 74.6172 103.342 187.464 187.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1730 0.001024 1024 570 912 15840 0.853856 13.398 26.1845 40.4887 40.5469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 0.000512 512 335 768 7680 2.73725 0.854016 4.83933 26.0907 34.6862 34.8251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 0.001024 512 260 192 17520 0.437408 1.76947 13.1688 15.4219 15.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 0.000512 512 245 1680 15360 2.42077 0.850272 13.2331 26.0941 42.7741 42.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1880 0.000128 4096 330 3456 143520 28.4017 1258.5 837.793 2124.74 2124.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 890 0.000256 4096 300 11904 50880 11.4894 13.9537 1753.32 418.479 2197.31 2197.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 6.4e-05 4096 275 8208 107520 272.133 92.8754 2736.55 2762.67 5864.55 5864.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 6.4e-05 2048 160 1104 222720 57.1991 28.3247 523.6 834.918 1444.2 1444.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.000512 512 610 528 23040 1.80662 0.944576 5.76374 49.9972 58.6399 58.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 0.000256 1024 350 1200 53760 6.09034 3.37715 60.1244 103.457 173.176 173.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1730 0.001024 1024 570 912 15680 0.85472 12.243 26.1012 39.2501 39.3114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 0.000512 512 335 768 5120 2.68214 0.787776 3.72186 24.4599 31.814 31.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 0.001024 512 260 192 17280 0.429248 1.7136 13.0782 15.2664 15.3233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 0.000512 512 245 1680 15360 2.26317 0.785856 12.8507 24.4536 40.5231 40.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1880 0.000128 4096 330 3456 143360 28.4293 1172.91 838.174 2039.56 2039.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 890 0.000256 4096 300 11904 50560 11.4558 13.9152 1616.97 417.595 2060.01 2060.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 6.4e-05 4096 275 8208 102400 271.851 92.2822 2414.07 2752.53 5531.07 5531.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 6.4e-05 2048 160 1104 220160 56.6277 27.9204 482.285 825.637 1392.63 1392.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 0.000512 512 610 528 23040 1.82221 0.942848 5.5703 50.0716 58.5348 58.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 0.000256 1024 350 1200 53760 6.09418 3.37181 56.6205 103.672 169.888 169.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1730 0.001024 1024 570 900 16192 0.859712 18.8314 26.3448 46.0879 46.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 730 0.000512 512 335 800 10240 2.66566 0.864544 8.24291 26.3257 38.2606 38.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1690 0.001024 512 260 200 17728 0.44032 3.95306 13.2424 17.6804 17.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 0.000512 512 245 1650 19968 2.26419 0.859552 23.6008 26.327 53.2157 53.3546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1880 0.000128 4096 330 3450 143808 28.4325 1905.74 838.874 2773.1 2773.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 890 0.000256 4096 300 11950 51264 11.4935 13.9489 2684.71 434.325 3144.56 3144.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 6.4e-05 4096 275 8200 109056 272.21 93.131 4377.72 2796.84 7540.26 7540.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 6.4e-05 2048 160 1100 225792 56.9608 28.3341 798.188 851.091 1734.74 1734.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1350 0.000512 512 610 550 24576 1.78074 0.933888 9.46304 51.2785 63.5893 63.7003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 0.000256 1024 350 1200 56320 6.08227 3.42016 94.4797 104.994 209.103 209.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1730 0.001024 1024 570 900 16128 0.856928 12.5204 26.298 39.7272 39.7854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 730 0.000512 512 335 800 10240 2.66333 0.863776 5.64653 26.3403 35.6819 35.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1690 0.001024 512 260 200 17664 0.432128 3.86368 13.2079 17.5505 17.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 0.000512 512 245 1650 19456 2.29158 0.866592 15.4471 26.343 45.1136 45.2506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1880 0.000128 4096 330 3450 143744 28.4182 1210 838.634 2077.1 2077.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 890 0.000256 4096 300 11950 51072 11.477 13.9403 1692.96 418.916 2137.37 2137.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 6.4e-05 4096 275 8200 108544 272.559 93.2291 2922.07 2772.62 6060.8 6061.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 720 6.4e-05 2048 160 1100 225280 57.0682 28.3551 514.626 847.537 1447.75 1447.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1350 0.000512 512 610 550 24576 1.78202 0.935808 6.67606 51.2978 60.8199 60.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1100 0.000256 1024 350 1200 55808 6.0848 3.40771 69.269 104.684 183.58 183.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1730 0.001024 1024 570 900 16128 0.86048 10.4944 26.3432 37.7487 37.8083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 730 0.000512 512 335 800 9216 2.66605 0.854016 4.44349 26.0204 34.15 34.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1690 0.001024 512 260 200 17664 0.435808 3.89216 13.2348 17.6073 17.6687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 0.000512 512 245 1650 18432 2.30211 0.848032 12.3628 26.0178 41.7002 41.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1880 0.000128 4096 330 3450 143712 28.4262 988.55 838.645 1855.67 1855.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 890 0.000256 4096 300 11950 51072 11.4811 13.9346 1383.69 419.082 1828.27 1828.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 630 6.4e-05 4096 275 8200 107520 272.85 93.2968 2444.06 2771.77 5582.31 5582.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 720 6.4e-05 2048 160 1100 224256 57.1325 28.2644 994.729 837.459 1917.75 1917.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1350 0.000512 512 610 550 23808 1.77238 0.920416 5.7312 49.9163 58.4729 58.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1100 0.000256 1024 350 1200 55296 6.08438 3.39974 59.1807 104.382 173.179 173.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1730 0.001024 1024 570 900 16160 0.859712 17.7643 26.3079 44.9827 45.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 0.000512 512 335 800 9600 2.67405 0.847872 7.32048 25.9855 36.9909 37.1311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 0.001024 512 260 200 17720 0.440416 2.2711 13.2329 15.9872 16.0449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 0.000512 512 245 1650 19200 2.29373 0.850112 21.4868 25.9812 50.7861 50.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1880 0.000128 4096 330 3450 143800 28.4303 1771.69 838.959 2639.13 2639.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 890 0.000256 4096 300 11950 51200 11.561 13.9728 2487.59 419.602 2932.8 2932.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 6.4e-05 4096 275 8200 108800 273.003 93.2532 3863.43 2769.86 6999.86 7000.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 6.4e-05 2048 160 1100 225280 57.2446 28.4668 733.805 843.221 1662.89 1663.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 0.000512 512 610 550 24320 1.77811 0.944128 8.72218 50.0924 61.6651 61.7753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 0.000256 1024 350 1200 56320 6.11565 3.42618 87.8935 104.996 202.559 202.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1730 0.001024 1024 570 900 16080 0.856064 11.7268 26.2321 38.8653 38.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 730 0.000512 512 335 800 8960 2.6793 0.847872 4.73738 25.9898 34.4142 34.5539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1690 0.001024 512 260 200 17680 0.434208 3.50611 13.2204 17.2063 17.2658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 0.000512 512 245 1650 19200 2.27152 0.844192 14.3713 25.9877 43.6389 43.7783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1880 0.000128 4096 330 3450 143760 28.4319 1137.3 838.091 2003.87 2003.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 890 0.000256 4096 300 11950 51040 11.4946 13.9532 1589.29 418.477 2033.3 2033.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 6.4e-05 4096 275 8200 108800 272.463 93.1819 2481.24 2768.71 5615.92 5616.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 6.4e-05 2048 160 1100 225280 57.1136 28.3196 471.684 840.246 1397.52 1397.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 0.000512 512 610 550 23680 1.77997 0.921824 5.86822 49.8852 58.5826 58.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 0.000256 1024 350 1200 55680 6.04413 3.3912 55.9572 104.103 169.619 169.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1730 0.001024 1024 570 900 16080 0.855904 9.87312 26.2927 37.0737 37.1323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 730 0.000512 512 335 800 9600 2.67792 0.8504 4.46077 26.0158 34.1734 34.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1690 0.001024 512 260 200 17640 0.434304 3.48957 13.2239 17.1928 17.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 0.000512 512 245 1650 19200 2.28688 0.849184 12.1162 26.0162 41.433 41.5744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1880 0.000128 4096 330 3450 143640 28.4166 941.959 837.819 1808.24 1808.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 890 0.000256 4096 300 11950 51120 11.5485 13.9722 1324.52 419.188 1769.31 1769.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 6.4e-05 4096 275 8200 107520 272.631 93.1248 2042.39 2762.61 5171.37 5171.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 6.4e-05 2048 160 1100 222720 57.3469 28.3173 388.543 838.22 1312.59 1312.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1350 0.000512 512 610 550 24000 1.77213 0.92144 5.1985 49.9098 57.9356 58.0473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 0.000256 1024 350 1200 55680 6.11434 3.41203 47.2872 104.612 161.557 161.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1730 0.001024 1024 570 900 16000 0.85888 8.68976 26.236 35.8361 35.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 730 0.000512 512 335 800 7680 2.74419 0.853376 3.42077 26.0388 33.2236 33.3652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1690 0.001024 512 260 200 17600 0.434176 3.484 13.2232 17.1869 17.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 0.000512 512 245 1650 17920 2.33062 0.848064 10.1767 26.04 39.5608 39.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1880 0.000128 4096 330 3450 143680 28.4385 817.505 838.124 1684.12 1684.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 890 0.000256 4096 300 11950 50880 11.4668 13.9399 1141.89 418.049 1585.42 1585.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 6.4e-05 4096 275 8200 107520 273.289 93.3622 2040.95 2775.65 5183.6 5183.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 720 6.4e-05 2048 160 1100 225280 56.9857 28.3302 346.68 838.255 1270.41 1270.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1350 0.000512 512 610 550 23040 1.7975 0.92256 4.64618 49.9406 57.4378 57.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1100 0.000256 1024 350 1200 55040 6.00902 3.37027 49.4102 103.356 162.277 162.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1730 0.001024 1024 570 900 16176 0.858144 23.0376 26.3175 50.267 50.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 0.000512 512 335 800 9984 2.64896 0.84992 9.71514 25.9636 39.3461 39.4858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 0.001024 512 260 200 17712 0.438592 2.87357 13.2266 16.5841 16.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 0.000512 512 245 1650 19200 2.27277 0.849408 27.466 25.9629 56.7266 56.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1880 0.000128 4096 330 3450 143760 28.4347 2404 837.919 3270.41 3270.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 890 0.000256 4096 300 11950 51168 11.5148 13.9508 3365.02 419.065 3809.64 3809.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 6.4e-05 4096 275 8200 108288 272.535 93.2216 5222.9 2764.68 8353.68 8353.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 6.4e-05 2048 160 1100 225024 57.045 28.2913 1000.51 836.508 1922.52 1922.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.000512 512 610 550 24576 1.77843 0.944128 11.635 50.1199 64.608 64.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 0.000256 1024 350 1200 56064 6.08381 3.4152 120.45 104.746 234.82 234.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1730 0.001024 1024 570 900 16128 0.859904 14.8027 26.5692 42.2844 42.3439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 0.000512 512 335 800 9216 2.6808 0.853888 6.02317 26.247 35.9737 36.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 0.001024 512 260 200 17664 0.44032 1.86118 13.3484 15.6932 15.7521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 0.000512 512 245 1650 18432 2.29379 0.85088 17.4428 26.2463 47.0067 47.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1880 0.000128 4096 330 3450 143712 28.4256 1498.63 845.99 2373.09 2373.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 890 0.000256 4096 300 11950 51072 11.467 13.9413 2092.34 422.767 2540.6 2540.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 6.4e-05 4096 275 8200 107520 272.723 93.294 3225.2 2797.29 6388.83 6389.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 6.4e-05 2048 160 1100 224256 57.042 28.2608 619.141 844.633 1549.24 1549.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.000512 512 610 550 23808 1.77408 0.935936 7.14931 50.1382 60.127 60.2322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 0.000256 1024 350 1200 55296 6.07786 3.40208 73.9456 105.304 188.858 188.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1730 0.001024 1024 570 900 15984 0.855872 12.4037 26.2099 39.5216 39.5796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 0.000512 512 335 800 6912 2.6569 0.807488 4.15712 25.022 32.8117 32.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 0.001024 512 260 200 17568 0.432128 1.66323 13.1986 15.3393 15.3965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 0.000512 512 245 1650 16128 2.27837 0.80592 13.0687 25.0194 41.3476 41.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1880 0.000128 4096 330 3450 143568 28.4283 1220.15 838.117 2086.74 2086.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 890 0.000256 4096 300 11950 50688 11.4758 13.9414 1691 418.304 2134.8 2134.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 6.4e-05 4096 275 8200 105984 273.758 93.3527 2602.88 2777.37 5747.69 5747.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 6.4e-05 2048 160 1100 223488 57.085 28.3218 506.37 835.334 1427.27 1427.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 0.000512 512 610 550 23040 1.78032 0.929792 6.64509 49.6926 59.1785 59.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 0.000256 1024 350 1200 55296 6.04026 3.38086 60.4224 103.932 173.904 174.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1730 0.001024 1024 570 900 15936 0.856544 10.7786 26.2097 37.9003 37.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 730 0.000512 512 335 800 6144 2.7049 0.814144 3.37744 25.0564 32.117 32.2576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1690 0.001024 512 260 200 17472 0.43216 4.97869 13.1686 18.6244 18.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 0.000512 512 245 1650 15360 2.3239 0.807232 10.9765 25.0514 39.3265 39.4711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1880 0.000128 4096 330 3450 143616 28.4219 1039.24 838.642 1906.36 1906.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 890 0.000256 4096 300 11950 50688 11.4634 13.9102 1441.28 417.544 1884.27 1884.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 6.4e-05 4096 275 8200 104448 273.712 93.1695 2180.37 2772.97 5320.54 5320.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 6.4e-05 2048 160 1100 221184 57.1611 28.1559 425.613 846.697 1364.22 1364.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 0.000512 512 610 550 23040 1.80067 0.926304 5.86154 49.9802 58.7006 58.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 0.000256 1024 350 1200 53760 6.07978 3.36973 50.3103 103.482 163.368 163.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1730 0.001024 1024 570 900 16128 0.856064 22.4788 26.2598 49.6469 49.7056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 0.000512 512 335 800 9856 2.67702 0.850912 9.20976 26.0545 38.9593 39.1005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 0.001024 512 260 200 17696 0.43856 2.78294 13.2144 16.4818 16.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 0.000512 512 245 1650 18816 2.30653 0.847872 25.591 26.0518 54.97 55.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1880 0.000128 4096 330 3450 143752 28.4342 2205.37 837.737 3071.59 3071.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 890 0.000256 4096 300 11950 51184 11.5492 13.9694 3081.11 419.092 3525.8 3525.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 6.4e-05 4096 275 8200 108416 273.084 93.248 4799.39 2764.93 7930.98 7931.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 6.4e-05 2048 160 1100 224896 57.2475 28.3491 920.709 836.284 1842.76 1842.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.000512 512 610 550 24640 1.78829 0.9528 11.158 51.3021 65.33 65.4397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 0.000256 1024 350 1200 56000 6.11107 3.41923 110.802 104.731 225.188 225.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1730 0.001024 1024 570 900 16016 0.851968 14.4611 26.1944 41.5597 41.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 0.000512 512 335 800 8960 2.62858 0.827392 5.81792 25.5013 34.9425 35.0837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 0.001024 512 260 200 17584 0.434176 1.90592 13.1803 15.5648 15.6224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 0.000512 512 245 1650 17920 2.27789 0.825344 16.4977 25.5018 45.2737 45.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1880 0.000128 4096 330 3450 143696 28.4204 1399.17 838.073 2265.71 2265.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 890 0.000256 4096 300 11950 51072 11.4995 13.9569 1961.55 418.893 2405.98 2406.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 6.4e-05 4096 275 8200 107520 273.603 93.2921 3028.81 2771.03 6167.06 6167.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 6.4e-05 2048 160 1100 224000 57.2136 28.3218 584.208 836.814 1506.72 1506.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 0.000512 512 610 550 24192 1.77382 0.936064 7.01258 49.9938 59.8454 59.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 0.000256 1024 350 1200 55552 6.12634 3.41402 69.8802 104.85 184.401 184.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1730 0.001024 1024 570 900 15960 0.854464 12.0532 26.1928 39.1523 39.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 0.000512 512 335 800 8064 2.68509 0.831488 4.63286 25.5344 33.8518 33.9917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 0.001024 512 260 200 17472 0.438624 1.63293 13.1386 15.2556 15.3152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 0.000512 512 245 1650 16128 2.34989 0.82832 12.5028 25.5329 41.3863 41.5212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1880 0.000128 4096 330 3450 143640 28.4321 1149.06 838.227 2015.77 2015.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 890 0.000256 4096 300 11950 51072 11.5466 13.9708 1608.16 419.188 2052.95 2053.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 6.4e-05 4096 275 8200 107520 274.228 93.4259 2481.15 2772.75 5621.86 5622.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 6.4e-05 2048 160 1100 223104 57.4283 28.3594 477.525 836.901 1400.37 1400.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.000512 512 610 550 22848 1.77267 0.912768 5.32989 49.4347 57.5767 57.6804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 0.000256 1024 350 1200 55104 6.17427 3.42221 57.1862 104.925 171.837 171.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1730 0.001024 1024 570 900 15904 0.854016 10.3921 26.1874 37.49 37.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 0.000512 512 335 800 7168 2.58339 0.786432 3.84358 24.3665 31.746 31.8812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 0.001024 512 260 200 17472 0.432416 1.40624 13.177 15.061 15.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 0.000512 512 245 1650 14336 2.29379 0.780288 9.99482 24.3668 37.6076 37.7385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1880 0.000128 4096 330 3450 143584 28.4242 1036.17 837.929 1902.57 1902.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 890 0.000256 4096 300 11950 50624 11.446 13.9105 1437.3 417.016 1879.75 1879.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 6.4e-05 4096 275 8200 107520 272.67 93.0126 2239.25 2770.85 5376.1 5376.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 6.4e-05 2048 160 1100 222208 57.3624 28.2792 429.507 838.742 1354.05 1354.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 0.000512 512 610 550 23296 1.74902 0.914816 5.86832 49.4642 58.1288 58.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 0.000256 1024 350 1200 53760 6.10528 3.37997 50.102 103.779 163.494 163.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1730 0.001024 1024 570 900 16128 0.85664 21.2375 26.3022 48.4481 48.5068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 0.000512 512 335 800 10240 2.67686 0.861728 9.25555 26.3442 39.3018 39.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 0.001024 512 260 200 17664 0.43952 2.7689 13.2126 16.4659 16.5192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 0.000512 512 245 1650 19456 2.29856 0.860032 25.9011 26.3478 55.578 55.7104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1880 0.000128 4096 330 3450 143744 28.4382 2178.94 838.75 3046.19 3046.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 890 0.000256 4096 300 11950 51072 11.4827 13.9427 2964.9 419.127 3409.53 3409.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 6.4e-05 4096 275 8200 108544 272.401 93.2036 4675.1 2771.72 7812.76 7813.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 6.4e-05 2048 160 1100 225280 57.0624 28.3537 909.793 838.654 1834.02 1834.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.000512 512 610 550 24576 1.78272 0.951648 10.5734 51.2988 64.7362 64.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 0.000256 1024 350 1200 55808 6.08099 3.40525 107.5 104.695 221.81 221.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1730 0.001024 1024 570 900 16000 0.856064 14.5185 26.1882 41.6165 41.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 0.000512 512 335 800 10240 2.67574 0.864256 6.57994 26.3626 36.6477 36.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 0.001024 512 260 200 17536 0.432512 1.94707 13.1532 15.5802 15.6373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 0.000512 512 245 1650 18432 2.33856 0.86432 16.6282 26.3701 46.3691 46.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1880 0.000128 4096 330 3450 143616 28.4303 1406.89 837.599 2272.96 2273.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 890 0.000256 4096 300 11950 50944 11.4797 13.9283 1930.11 418.222 2373.81 2373.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 6.4e-05 4096 275 8200 106496 273.067 93.2439 2981.25 2769.9 6117.79 6118.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 6.4e-05 2048 160 1100 223232 57.1153 28.2767 585.445 835.295 1506.3 1506.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.000512 512 610 550 24576 1.78854 0.954848 6.95555 51.3107 61.1391 61.2439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 0.000256 1024 350 1200 55296 6.12128 3.40589 69.3225 104.686 183.667 183.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1730 0.001024 1024 570 900 15936 0.85808 12.419 26.1893 39.5163 39.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 0.000512 512 335 800 6144 2.70442 0.810624 3.76682 25.0335 32.4777 32.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 0.001024 512 260 200 17472 0.432384 1.66832 13.1531 15.2959 15.3559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 0.000512 512 245 1650 15360 2.32202 0.805088 11.9657 25.0304 40.2968 40.4255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1880 0.000128 4096 330 3450 143616 28.4352 1193.06 837.958 2059.5 2059.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 890 0.000256 4096 300 11950 50688 11.4522 13.9082 1577.88 417.198 2020.52 2020.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 6.4e-05 4096 275 8200 104448 273.793 93.1807 2438.07 2770.57 5575.93 5576.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 6.4e-05 2048 160 1100 221184 57.1642 28.162 493.157 832.735 1411.38 1411.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.000512 512 610 550 23040 1.80544 0.942176 5.54019 49.9576 58.3785 58.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 0.000256 1024 350 1200 53760 6.08435 3.36896 57.0639 103.403 170.044 170.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1730 0.001024 1024 570 900 15872 0.857824 11.0264 26.191 38.126 38.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 0.000512 512 335 800 8192 2.6215 0.814816 4.51149 25.0788 33.1911 33.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 0.001024 512 260 200 17408 0.431936 1.33984 13.167 14.9824 15.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 0.000512 512 245 1650 16384 2.28605 0.810688 11.5009 25.0755 39.8479 39.9788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1880 0.000128 4096 330 3450 143360 28.4139 1056 836.774 1921.24 1921.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 890 0.000256 4096 300 11950 50688 11.4847 13.9431 1379.41 418.842 1823.76 1823.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 6.4e-05 4096 275 8200 106496 273.217 93.2788 2176.37 2770.72 5313.9 5314.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 6.4e-05 2048 160 1100 221184 57.3994 28.3391 435.712 835.614 1357.22 1357.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 0.000512 512 610 550 22528 1.72506 0.894848 5.04893 47.9228 55.7214 55.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 0.000256 1024 350 1200 55296 6.14093 3.40819 51.3744 104.838 165.89 166.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1730 0.001024 1024 570 900 16128 0.858016 23.1589 26.3129 50.3819 50.4401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 0.000512 512 335 800 9216 2.68019 0.842272 9.30365 25.7494 38.7417 38.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 0.001024 512 260 200 17640 0.438272 2.92461 13.2034 16.6106 16.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 0.000512 512 245 1650 18432 2.28778 0.835872 26.881 25.7477 55.9221 56.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1880 0.000128 4096 330 3450 143712 28.4285 2260.87 838.596 3127.94 3127.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 890 0.000256 4096 300 11950 51120 11.551 13.9655 3161.65 419.516 3606.76 3606.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 6.4e-05 4096 275 8200 108288 273.924 93.3697 4899.73 2775.89 8043.25 8043.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 6.4e-05 2048 160 1100 224640 57.288 28.3599 927.338 838.345 1851.49 1851.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.000512 512 610 550 24192 1.77789 0.943744 10.816 50.0309 63.6961 63.8046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 0.000256 1024 350 1200 55872 6.0969 3.40963 110.541 106.541 226.714 226.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1730 0.001024 1024 570 900 15984 0.861504 16.1082 26.1898 43.2116 43.2711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 0.000512 512 335 800 6912 2.64906 0.80528 5.21024 25.001 33.8255 33.9675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 0.001024 512 260 200 17568 0.435488 2.08643 13.188 15.7566 15.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 0.000512 512 245 1650 16128 2.27632 0.814816 16.7113 24.9986 44.9739 45.1046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1880 0.000128 4096 330 3450 143568 28.4279 1603.61 837.39 2469.48 2469.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 890 0.000256 4096 300 11950 50688 11.4848 13.9404 2232.74 417.944 2676.18 2676.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 6.4e-05 4096 275 8200 105984 273.79 93.3332 3413.52 2769.82 6550.79 6551.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 6.4e-05 2048 160 1100 223488 57.0843 28.5278 658.242 834.614 1578.63 1578.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.000512 512 610 550 23040 1.77946 0.931168 7.28125 49.6742 59.7982 59.9027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 0.000256 1024 350 1200 55296 6.04387 3.38506 78.505 103.841 191.904 192.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1730 0.001024 1024 570 900 15984 0.857856 13.7772 26.3129 41.0015 41.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 0.000512 512 335 800 6912 2.75766 0.843776 4.72413 25.846 34.3346 34.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 0.001024 512 260 200 17496 0.434176 1.73261 13.2013 15.4149 15.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 0.000512 512 245 1650 17280 2.34826 0.841408 15.5902 25.8482 44.7978 44.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1880 0.000128 4096 330 3450 143424 28.4301 1319 837.889 2185.37 2185.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 890 0.000256 4096 300 11950 50544 11.5104 13.9579 1833.15 418.733 2277.43 2277.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 6.4e-05 4096 275 8200 107136 273.125 93.1107 2850.17 2768.45 5985.18 5985.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 6.4e-05 2048 160 1100 221184 57.568 28.325 538.253 835.625 1459.94 1460.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 0.000512 512 610 550 22464 1.80019 0.933728 5.96128 49.7449 58.5704 58.6757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 0.000256 1024 350 1200 55296 6.14528 3.41613 65.2583 104.815 179.769 179.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1730 0.001024 1024 570 900 15840 0.856256 12.7139 26.213 39.8361 39.8971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 0.000512 512 335 800 4608 2.7656 0.814496 3.62346 25.1244 32.4956 32.6349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 0.001024 512 260 200 17280 0.431392 1.71008 13.1018 15.29 15.3489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 0.000512 512 245 1650 13824 2.37322 0.807392 12.0465 25.1194 40.5236 40.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1880 0.000128 4096 330 3450 143424 28.4078 1248.08 838.453 2114.99 2115.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 890 0.000256 4096 300 11950 50688 11.4688 13.936 1731.69 419.12 2176.29 2176.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 6.4e-05 4096 275 8200 101376 274.576 92.991 2536.53 2775.54 5679.97 5680.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 6.4e-05 2048 160 1100 221184 56.7489 27.9932 509.922 829.657 1424.48 1424.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.000512 512 610 550 20736 1.77424 0.899392 5.60915 47.9747 56.3888 56.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 0.000256 1024 350 1200 52992 6.03792 3.33475 59.461 102.592 171.553 171.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1730 0.001024 1024 570 900 15840 0.858112 12.2204 26.3084 39.4375 39.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 0.000512 512 335 800 5760 2.56669 0.757568 4.28573 23.6162 31.3902 31.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 0.001024 512 260 200 17280 0.432128 1.53773 13.1491 15.1621 15.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 0.000512 512 245 1650 11520 2.32112 0.756224 9.71427 23.6212 36.5805 36.7183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1880 0.000128 4096 330 3450 143280 28.4221 1139.79 837.647 2005.91 2005.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 890 0.000256 4096 300 11950 50400 11.5507 13.9796 1576.53 419.432 2021.57 2021.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 6.4e-05 4096 275 8200 103680 276.842 93.7615 2388.89 2788.41 5548.22 5548.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 6.4e-05 2048 160 1100 218880 58.0059 28.3727 464.795 835.846 1387.17 1387.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 0.000512 512 610 550 23040 1.75702 0.917216 5.73718 49.4503 57.9905 58.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 0.000256 1024 350 1200 54720 6.1977 3.42752 56.6646 104.983 171.403 171.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1730 0.001024 1024 570 900 16080 0.858016 22.2065 26.2294 49.3466 49.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 0.000512 512 335 800 8960 2.69222 0.851072 8.64362 25.9823 38.336 38.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 0.001024 512 260 200 17680 0.442368 2.74445 13.2215 16.4525 16.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 0.000512 512 245 1650 19200 2.14349 0.846816 22.6438 25.9784 51.7716 51.9127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1880 0.000128 4096 330 3450 143760 28.4318 2184.62 837.906 3051.01 3051.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 890 0.000256 4096 300 11950 51040 11.4872 13.9514 3060.58 418.449 3504.55 3504.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 6.4e-05 4096 275 8200 108800 272.466 93.2173 4758.87 2767.13 7892.05 7892.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 6.4e-05 2048 160 1100 225280 57.1 28.3156 905.199 837.717 1828.5 1828.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.000512 512 610 550 23680 1.77728 0.937888 10.0468 49.8793 62.7706 62.8754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 0.000256 1024 350 1200 55680 6.05114 3.3881 107.533 104.082 221.181 221.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1730 0.001024 1024 570 900 16000 0.859712 16.0118 26.2356 43.1577 43.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 0.000512 512 335 800 7680 2.7352 0.851904 5.76061 26.0405 35.5505 35.6931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 0.001024 512 260 200 17600 0.43312 2.04243 13.2198 15.7393 15.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 0.000512 512 245 1650 17920 2.32982 0.850784 18.2412 26.0401 47.632 47.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1880 0.000128 4096 330 3450 143680 28.4349 1499.11 838.102 2365.7 2365.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 890 0.000256 4096 300 11950 50880 11.4701 13.9311 2086.65 418.042 2530.17 2530.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 6.4e-05 4096 275 8200 107520 273.035 93.3674 3223.75 2775.73 6366.21 6366.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 6.4e-05 2048 160 1100 225280 56.9761 28.2911 620.898 838.13 1544.45 1544.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 0.000512 512 610 550 23040 1.79667 0.938976 6.84595 49.9346 59.6473 59.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 0.000256 1024 350 1200 55040 6.00035 3.3673 73.354 107.619 190.469 190.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1730 0.001024 1024 570 900 15840 0.85216 13.3429 26.1225 40.3692 40.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 0.000512 512 335 800 7680 2.74019 0.854016 5.08358 26.0932 34.937 35.0786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 0.001024 512 260 200 17520 0.434176 1.84259 13.22 15.5414 15.6017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 0.000512 512 245 1650 19200 2.28077 0.851776 16.782 26.0895 46.1778 46.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1880 0.000128 4096 330 3450 143520 28.4268 1281.26 837.638 2147.37 2147.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 890 0.000256 4096 300 11950 50880 11.4864 13.9574 1797.49 418.458 2241.47 2241.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 6.4e-05 4096 275 8200 107520 272.07 92.8812 2792.61 2762.62 5920.5 5920.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 6.4e-05 2048 160 1100 222720 57.1764 28.2972 523.858 838.394 1447.89 1448.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.000512 512 610 550 23040 1.80435 0.941504 6.06054 49.9911 58.9273 59.0341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 0.000256 1024 350 1200 53760 6.09043 3.37766 60.9775 103.457 174.029 174.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1730 0.001024 1024 570 900 15680 0.853888 12.3515 26.02 39.275 39.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 0.000512 512 335 800 5120 2.68576 0.789824 3.89389 24.4318 31.9652 32.1125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 0.001024 512 260 200 17280 0.431616 1.82477 13.1113 15.4123 15.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 0.000512 512 245 1650 15360 2.26301 0.78848 13.0453 24.4308 40.7022 40.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1880 0.000128 4096 330 3450 143360 28.4303 1169.23 837.245 2034.95 2035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 890 0.000256 4096 300 11950 50560 11.4647 13.9144 1624.62 417.194 2067.27 2067.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 6.4e-05 4096 275 8200 102400 271.91 92.2812 2428.45 2750.48 5543.45 5543.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 6.4e-05 2048 160 1100 220160 56.6757 28.0025 480.642 828.101 1393.58 1393.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 0.000512 512 610 550 23040 1.8225 0.948224 5.88643 50.042 58.8305 58.9353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 0.000256 1024 350 1200 53760 6.09402 3.37597 57.1102 103.568 170.276 170.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1730 0.001024 1024 570 900 15600 0.852672 12.4149 26.0196 39.3379 39.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 0.000512 512 335 800 6400 2.80835 0.86016 4.56678 26.2018 34.6043 34.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 0.001024 512 260 200 17200 0.432128 1.65091 13.1147 15.2416 15.3015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 0.000512 512 245 1650 19200 2.30522 0.862176 15.7813 26.2009 45.3227 45.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1880 0.000128 4096 330 3450 143200 28.4301 1126.09 836.806 1991.38 1991.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 890 0.000256 4096 300 11950 50400 11.4978 13.9427 1564.93 418.471 2008.93 2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 6.4e-05 4096 275 8200 102400 272.235 92.4072 2344.62 2751.3 5460.89 5461.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 6.4e-05 2048 160 1100 217600 56.9525 27.9284 456.542 826.998 1368.58 1368.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 0.000512 512 610 550 22400 1.85699 0.946048 5.424 50.0986 58.4536 58.5565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 0.000256 1024 350 1200 54400 6.08179 3.37882 54.9788 103.67 168.238 168.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1730 0.001024 1024 570 900 16192 0.858816 17.7234 26.3201 44.9521 45.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 730 0.000512 512 335 780 9728 2.68717 0.865344 7.27018 26.2976 37.2856 37.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1690 0.001024 512 260 180 17888 0.441088 3.24778 13.2125 16.9468 17.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 0.000512 512 245 1680 17920 2.34051 0.859136 20.163 26.2965 49.8276 49.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1880 0.000128 4096 330 3480 143680 28.4401 1772.05 837.979 2638.52 2638.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 890 0.000256 4096 300 11940 51328 11.5006 13.957 2471.41 419.2 2916.15 2916.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 6.4e-05 4096 275 8220 110592 270.319 92.8454 4063.58 2760.79 7187.86 7188.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 6.4e-05 2048 160 1140 226816 56.8324 28.3423 751.458 837.872 1674.66 1674.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1350 0.000512 512 610 540 23296 1.81258 0.934336 8.14614 51.255 62.2774 62.3865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 0.000256 1024 350 1200 55040 6.15174 3.42128 85.2414 104.89 199.835 199.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1730 0.001024 1024 570 900 16128 0.860992 11.6748 26.2717 38.8594 38.9202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 730 0.000512 512 335 780 9216 2.71037 0.862208 4.75027 26.3253 34.8121 34.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1690 0.001024 512 260 180 17856 0.437632 3.17482 13.207 16.8626 16.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 0.000512 512 245 1680 17408 2.37274 0.866304 12.8895 26.3126 42.6057 42.7479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1880 0.000128 4096 330 3480 143616 28.4204 1155.04 837.593 2021.1 2021.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 890 0.000256 4096 300 11940 51200 11.4807 13.9347 1603.98 418.45 2047.94 2048.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 6.4e-05 4096 275 8220 110592 270.633 92.8795 2772.65 2757.41 5893.91 5894.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 720 6.4e-05 2048 160 1140 226304 56.9364 28.2902 496.494 837.783 1419.67 1419.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1350 0.000512 512 610 540 23040 1.82464 0.934688 5.89446 51.2669 60.0502 60.1625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1100 0.000256 1024 350 1200 54784 6.1408 3.40992 63.3187 104.569 177.571 177.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1730 0.001024 1024 570 900 16128 0.857024 9.83216 26.3277 37.0709 37.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 730 0.000512 512 335 780 9216 2.67747 0.850816 4.21402 26.0015 33.9096 34.0514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1690 0.001024 512 260 180 17760 0.437664 3.15821 13.1649 16.8079 16.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 0.000512 512 245 1680 16896 2.36442 0.847488 10.5554 25.9955 39.9304 40.0671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1880 0.000128 4096 330 3480 143616 28.4382 929.856 837.968 1796.31 1796.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 890 0.000256 4096 300 11940 51072 11.4751 13.9304 1291.96 418.722 1736.17 1736.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 6.4e-05 4096 275 8220 109056 271.417 92.8209 2288.04 2761.3 5413.92 5414.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 720 6.4e-05 2048 160 1140 225792 57.0676 28.2747 944.592 836.632 1866.73 1866.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1350 0.000512 512 610 540 22272 1.81837 0.918816 5.00781 49.9036 57.7779 57.8892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1100 0.000256 1024 350 1200 54528 6.11696 3.40339 54.4317 104.294 168.379 168.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1730 0.001024 1024 570 900 16000 0.856544 8.54912 26.2136 35.6704 35.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 730 0.000512 512 335 780 8192 2.76954 0.866304 3.48819 26.3883 33.6774 33.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1690 0.001024 512 260 180 17792 0.434272 3.17328 13.2206 16.8744 16.9339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 0.000512 512 245 1680 16384 2.41277 0.864256 9.21606 26.3826 39.0461 39.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1880 0.000128 4096 330 3480 143488 28.4243 808.77 838.076 1675.32 1675.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 890 0.000256 4096 300 11940 50944 11.4852 13.9379 1121.02 418.525 1565.05 1565.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 630 6.4e-05 4096 275 8220 108544 271.498 92.8706 2022.36 2760.88 5147.95 5148.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 720 6.4e-05 2048 160 1140 225280 57.0207 28.2788 919.423 836.016 1840.9 1841.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1350 0.000512 512 610 540 22528 1.84298 0.935936 4.66416 51.3353 58.9028 59.0202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1100 0.000256 1024 350 1200 54272 6.17229 3.40787 48.4411 104.76 162.921 163.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1730 0.001024 1024 570 900 16160 0.85808 23.0202 26.2825 50.2108 50.2709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 0.000512 512 335 780 9600 2.6743 0.850944 8.99322 25.9542 38.6416 38.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 0.001024 512 260 180 17880 0.44032 2.60474 13.2154 16.3065 16.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 0.000512 512 245 1680 17280 2.34979 0.846912 24.9787 25.9492 54.2966 54.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1880 0.000128 4096 330 3480 143680 28.428 2422.43 837.829 3288.74 3288.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 890 0.000256 4096 300 11940 51280 11.556 13.9747 3366.44 419.028 3811.08 3811.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 6.4e-05 4096 275 8220 110720 270.873 93.0017 5335.83 2756.36 8456.4 8456.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 6.4e-05 2048 160 1140 226560 57.0808 28.3566 1028.3 837.605 1951.49 1951.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 0.000512 512 610 540 23040 1.81696 0.946272 11.7389 50.0715 64.701 64.8151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 0.000256 1024 350 1200 55040 6.17194 3.42256 118.766 104.879 233.368 233.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1730 0.001024 1024 570 900 16080 0.853344 14.8029 26.236 41.9456 42.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 730 0.000512 512 335 780 8960 2.68496 0.84848 5.77578 25.992 35.4658 35.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 0.001024 512 260 180 17840 0.433408 1.67526 13.2127 15.3685 15.4295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 0.000512 512 245 1680 16640 2.36918 0.845824 16.0536 25.9912 45.43 45.5637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1880 0.000128 4096 330 3480 143600 28.4227 1510.3 838.037 2376.81 2376.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 890 0.000256 4096 300 11940 51040 11.4898 13.9623 2089.01 418.544 2533.09 2533.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 6.4e-05 4096 275 8220 110080 271.267 92.8993 3305.33 2764.32 6434.16 6434.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 6.4e-05 2048 160 1140 226560 56.977 28.3054 638.443 838.064 1561.95 1562.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 0.000512 512 610 540 22400 1.8177 0.940032 7.8872 49.8914 60.6662 60.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 0.000256 1024 350 1200 54400 6.11987 3.39066 72.4764 104.121 186.237 186.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1730 0.001024 1024 570 900 16080 0.864256 12.4047 26.3115 39.6364 39.6976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 730 0.000512 512 335 780 9600 2.6696 0.850752 5.40426 26.0319 35.1267 35.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1690 0.001024 512 260 180 17760 0.4336 4.60256 13.1957 18.2764 18.3358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 0.000512 512 245 1680 17280 2.36026 0.84992 14.1085 26.0377 43.5207 43.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1880 0.000128 4096 330 3480 143520 28.4386 1229.19 838.301 2095.98 2096.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 890 0.000256 4096 300 11940 51120 11.5449 13.9757 1701.85 419.475 2146.93 2146.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 6.4e-05 4096 275 8220 109440 270.477 92.8523 2691.92 2753.51 5809.09 5809.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 6.4e-05 2048 160 1140 224640 57.1473 28.3773 519.233 835.286 1440.21 1440.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1350 0.000512 512 610 540 22080 1.82854 0.923648 6.35987 49.9372 59.178 59.2917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 0.000256 1024 350 1200 54720 6.17158 3.41626 59.9043 104.673 174.296 174.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1730 0.001024 1024 570 900 16000 0.856064 10.8851 26.2636 38.0582 38.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 730 0.000512 512 335 780 7680 2.74355 0.84992 4.26262 26.0619 34.0807 34.2282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1690 0.001024 512 260 180 17760 0.432256 4.64896 13.2212 18.3508 18.4095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 0.000512 512 245 1680 15360 2.41725 0.85056 11.1798 26.0625 40.6804 40.8235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1880 0.000128 4096 330 3480 143520 28.4347 1042.73 838.501 1909.72 1909.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 890 0.000256 4096 300 11940 50880 11.4586 13.9366 1437.52 418.401 1881.39 1881.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 6.4e-05 4096 275 8220 110080 270.963 92.8647 2707.56 2764.28 5836 5836.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 6.4e-05 2048 160 1140 225280 56.9978 28.4099 441.523 838.8 1365.89 1366.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1350 0.000512 512 610 540 21760 1.83459 0.925696 5.76586 49.9616 58.6142 58.7305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 0.000256 1024 350 1200 53760 6.08397 3.3711 50.3043 103.437 163.33 163.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1730 0.001024 1024 570 900 16176 0.858496 22.5847 26.3131 49.8074 49.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 0.000512 512 335 780 9216 2.67914 0.849312 8.39136 25.961 38.0465 38.1863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 0.001024 512 260 180 17856 0.44064 2.5136 13.1991 16.1992 16.2548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 0.000512 512 245 1680 16896 2.34518 0.846816 23.1831 25.964 52.5085 52.6396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1880 0.000128 4096 330 3480 143664 28.445 2222.47 837.844 3088.81 3088.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 890 0.000256 4096 300 11940 51264 11.5034 13.9524 3082.95 419.038 3527.53 3527.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 6.4e-05 4096 275 8220 109824 271.19 92.8133 4855.31 2756.02 7975.67 7975.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 6.4e-05 2048 160 1140 225792 56.98 28.2944 940.698 838.231 1864.37 1864.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 0.000512 512 610 540 23040 1.8167 0.944128 10.3166 50.1201 63.3258 63.4353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 0.000256 1024 350 1200 54912 6.144 3.41542 108.983 104.731 223.401 223.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1730 0.001024 1024 570 900 16128 0.858112 14.4501 26.342 41.6989 41.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 0.000512 512 335 780 9216 2.66512 0.853504 5.90138 26.0245 35.6103 35.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 0.001024 512 260 180 17760 0.43456 1.72173 13.1748 15.3751 15.4378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 0.000512 512 245 1680 16896 2.35072 0.847136 15.5279 26.0221 44.918 45.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1880 0.000128 4096 330 3480 143616 28.4516 1394.75 838.708 2261.96 2262.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 890 0.000256 4096 300 11940 51072 11.4729 13.9296 1934.96 419.087 2379.52 2379.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 6.4e-05 4096 275 8220 109056 271.197 92.8154 3032.22 2765.42 6161.97 6162.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 6.4e-05 2048 160 1140 225792 56.8836 28.2679 590.977 837.283 1513.57 1513.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 0.000512 512 610 540 22272 1.81626 0.936352 6.22928 49.9199 59.0284 59.1354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 0.000256 1024 350 1200 54528 6.11315 3.39808 68.2429 104.382 182.264 182.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1730 0.001024 1024 570 900 15984 0.855104 11.8067 26.1925 38.9075 38.9671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 0.000512 512 335 780 6912 2.65338 0.810976 4.22998 25.0062 32.8626 33.0037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 0.001024 512 260 180 17712 0.434272 1.42125 13.1673 15.069 15.1289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 0.000512 512 245 1680 13824 2.3649 0.80384 11.0895 25.006 39.4409 39.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1880 0.000128 4096 330 3480 143568 28.4365 1148.23 838.124 2014.84 2014.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 890 0.000256 4096 300 11940 50976 11.4852 13.9474 1588.33 418.034 2031.87 2031.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 6.4e-05 4096 275 8220 108288 272.007 92.9266 2480.79 2758.06 5604.13 5604.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 6.4e-05 2048 160 1140 223488 57.1143 28.299 481.088 834.797 1401.46 1401.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 0.000512 512 610 540 21888 1.80998 0.92928 6.08896 49.6751 58.6353 58.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 0.000256 1024 350 1200 54144 6.10992 3.38486 55.4998 103.863 168.985 169.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1730 0.001024 1024 570 900 15936 0.856064 10.5731 26.1852 37.6672 37.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 0.000512 512 335 780 6144 2.69853 0.811104 3.61178 25.0479 32.3309 32.4674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 0.001024 512 260 180 17664 0.432352 1.37808 13.1666 15.0219 15.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 0.000512 512 245 1680 15360 2.32573 0.807104 10.5963 25.0309 38.9343 39.0612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1880 0.000128 4096 330 3480 143424 28.4242 1037.75 837.396 1903.61 1903.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 890 0.000256 4096 300 11940 50688 11.4675 13.9202 1423.36 417.142 1865.97 1866.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 6.4e-05 4096 275 8220 107520 271.319 92.654 2223.13 2754.89 5342.32 5342.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 6.4e-05 2048 160 1140 224256 56.8276 28.2808 435.24 832.729 1353.24 1353.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 0.000512 512 610 540 21504 1.84685 0.94032 5.27754 49.9623 58.1558 58.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 0.000256 1024 350 1200 53760 6.08854 3.36832 49.9098 103.388 162.877 162.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1730 0.001024 1024 570 900 15840 0.852736 9.32458 26.1462 36.375 36.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 730 0.000512 512 335 780 7680 2.75149 0.852192 4.07584 26.1167 33.963 34.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1690 0.001024 512 260 180 17520 0.430752 4.04275 13.1113 17.6292 17.6888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 0.000512 512 245 1680 15360 2.41773 0.856416 9.97664 26.1127 39.5301 39.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1880 0.000128 4096 330 3480 143280 28.4358 896.797 837.574 1762.85 1762.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 890 0.000256 4096 300 11940 50880 11.4778 13.9551 1237.94 418.79 1682.24 1682.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 6.4e-05 4096 275 8220 107520 272.033 92.8769 1924.62 2766.47 5056.32 5056.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 6.4e-05 2048 160 1140 222720 57.1371 28.4251 373.185 835.695 1294.61 1294.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1350 0.000512 512 610 540 21120 1.85594 0.929792 5.04784 50.076 58.0384 58.1523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 0.000256 1024 350 1200 53760 6.09133 3.37578 43.1404 103.536 156.273 156.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1730 0.001024 1024 570 900 16128 0.856064 20.8036 26.2908 48.0003 48.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 0.000512 512 335 780 8960 2.71014 0.849824 7.85062 26.0815 37.6568 37.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 0.001024 512 260 180 17864 0.436992 2.48557 13.2258 16.1941 16.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 0.000512 512 245 1680 17024 2.36646 0.847872 22.3468 26.0804 51.8122 51.9521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1880 0.000128 4096 330 3480 143640 28.4365 2129.57 838.764 2996.83 2996.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 890 0.000256 4096 300 11940 51296 11.556 13.9715 2955.62 419.577 3400.81 3400.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 6.4e-05 4096 275 8220 110208 271.443 92.8625 4664.49 2757.21 7786.35 7786.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 6.4e-05 2048 160 1140 225792 57.1483 28.3197 898.043 837.277 1820.95 1821.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 0.000512 512 610 540 23296 1.8288 0.950272 9.71152 51.3298 63.9498 64.0553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 0.000256 1024 350 1200 54656 6.17584 3.41805 102.677 104.867 217.265 217.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1730 0.001024 1024 570 900 16016 0.85408 13.6954 26.22 40.821 40.8804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 0.000512 512 335 780 7168 2.69162 0.828736 4.68474 25.5167 33.8836 34.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 0.001024 512 260 180 17808 0.433728 1.73174 13.2206 15.4298 15.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 0.000512 512 245 1680 16128 2.33254 0.821536 14.5325 25.5185 43.3748 43.5089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1880 0.000128 4096 330 3480 143584 28.4228 1351.76 838.701 2218.93 2218.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 890 0.000256 4096 300 11940 51072 11.4882 13.9548 1870.47 419.218 2315.21 2315.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 6.4e-05 4096 275 8220 109312 271.92 92.9768 2935.91 2764.31 6065.43 6065.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 6.4e-05 2048 160 1140 225792 56.9961 28.3219 571.23 837.475 1494.18 1494.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 0.000512 512 610 540 22400 1.82602 0.936992 6.04806 50.0166 58.9565 59.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 0.000256 1024 350 1200 54656 6.16336 3.41408 65.258 104.929 179.896 180.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1730 0.001024 1024 570 900 15960 0.855328 11.3766 26.2103 38.4927 38.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 0.000512 512 335 780 8064 2.68192 0.82944 4.80563 25.5572 34.0362 34.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 0.001024 512 260 180 17640 0.438048 1.37354 13.1465 15.0047 15.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 0.000512 512 245 1680 16128 2.35517 0.827392 12.6421 25.5498 41.5487 41.6761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1880 0.000128 4096 330 3480 143472 28.4133 1130.4 838.482 1997.34 1997.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 890 0.000256 4096 300 11940 51072 11.5537 13.9777 1569.69 419.482 2014.79 2014.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 6.4e-05 4096 275 8220 110208 271.647 92.9842 2496.86 2758.17 5619.99 5620.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 6.4e-05 2048 160 1140 225792 57.1573 28.3973 483.443 837.503 1406.66 1406.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 0.000512 512 610 540 21504 1.80211 0.915712 4.95309 49.4564 57.2608 57.3621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 0.000256 1024 350 1200 53760 6.22605 3.42336 54.8508 104.996 169.626 169.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1730 0.001024 1024 570 900 15904 0.853376 10.0942 26.182 37.1816 37.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 0.000512 512 335 780 3584 2.73392 0.785216 2.8519 24.3674 30.9172 31.0519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 0.001024 512 260 180 17696 0.432128 1.28355 13.2086 14.9695 15.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 0.000512 512 245 1680 14336 2.28493 0.7824 10.0532 24.3695 37.6564 37.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1880 0.000128 4096 330 3480 143360 28.4467 995.853 837.15 1861.5 1861.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 890 0.000256 4096 300 11940 50624 11.4457 13.9046 1366.91 416.934 1809.27 1809.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 6.4e-05 4096 275 8220 107520 272.66 93.0222 2135.31 2771.61 5272.95 5273.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 6.4e-05 2048 160 1140 225792 56.9002 28.2803 423.45 836.926 1345.73 1345.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 0.000512 512 610 540 21504 1.80109 0.917536 4.52272 49.4631 56.836 56.9446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 0.000256 1024 350 1200 53760 6.11264 3.38045 47.8057 103.761 161.189 161.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1730 0.001024 1024 570 900 15680 0.845824 9.13795 25.9671 36.0042 36.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 0.000512 512 335 780 4480 2.7177 0.78832 3.17779 24.4079 31.2596 31.3999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 0.001024 512 260 180 17640 0.434656 1.09158 13.2124 14.7852 14.8439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 0.000512 512 245 1680 13440 2.34394 0.782336 8.73907 24.4073 36.443 36.5807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1880 0.000128 4096 330 3480 143360 28.4067 878.257 837.743 1744.46 1744.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 890 0.000256 4096 300 11940 50960 11.5401 13.9772 1213.06 419.189 1657.85 1657.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 6.4e-05 4096 275 8220 107520 270.73 92.475 1881.62 2744.55 4989.7 4989.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 6.4e-05 2048 160 1140 219520 57.3348 28.119 364.434 830.167 1280.22 1280.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 0.000512 512 610 540 22400 1.81114 0.934336 5.19994 49.814 57.888 57.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 0.000256 1024 350 1200 51520 6.13971 3.3496 40.3781 102.671 152.666 152.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1730 0.001024 1024 570 900 16128 0.85616 20.2772 26.2964 47.4812 47.5408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 0.000512 512 335 780 9216 2.71664 0.862112 7.96906 26.3407 38.0505 38.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 0.001024 512 260 180 17856 0.438752 2.4209 13.2216 16.1264 16.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 0.000512 512 245 1680 17408 2.36915 0.86 21.9562 26.3421 51.6998 51.8328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1880 0.000128 4096 330 3480 143616 28.4244 2000.45 838.621 2867.54 2867.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 890 0.000256 4096 300 11940 51200 11.4788 13.9327 2685.91 418.995 3130.4 3130.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 6.4e-05 4096 275 8220 110592 270.314 92.8638 4317.49 2761.64 7442.63 7442.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 6.4e-05 2048 160 1140 226304 56.8902 28.3467 857.25 838.5 1781.15 1781.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 0.000512 512 610 540 23040 1.82669 0.951584 9.2633 51.2917 63.4604 63.5658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 0.000256 1024 350 1200 54784 6.13718 3.40768 97.0897 104.676 211.441 211.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1730 0.001024 1024 570 900 16000 0.860224 13.8691 26.1824 40.9652 41.0257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 0.000512 512 335 780 8192 2.75158 0.865376 5.28838 26.3558 35.4325 35.5739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 0.001024 512 260 180 17792 0.4336 1.76106 13.2048 15.4448 15.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 0.000512 512 245 1680 16384 2.40829 0.863296 14.2611 26.3556 44.0614 44.1945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1880 0.000128 4096 330 3480 143488 28.4226 1361.59 837.256 2227.32 2227.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 890 0.000256 4096 300 11940 50944 11.4811 13.9299 1793.81 418.1 2237.4 2237.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 6.4e-05 4096 275 8220 108544 271.122 92.8806 2862.89 2758.18 5985.4 5985.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 6.4e-05 2048 160 1140 225280 56.8942 28.289 581.05 835.176 1501.57 1501.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 0.000512 512 610 540 22528 1.84118 0.955744 6.14445 51.3129 60.3853 60.4881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 0.000256 1024 350 1200 54272 6.17395 3.40454 64.7519 104.659 179.122 179.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1730 0.001024 1024 570 900 15936 0.856416 11.9282 26.2128 39.0527 39.1118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 0.000512 512 335 780 6144 2.69866 0.811264 3.96829 25.0571 32.7027 32.8398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 0.001024 512 260 180 17664 0.433504 1.56058 13.1772 15.2188 15.2781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 0.000512 512 245 1680 15360 2.32522 0.805792 11.403 25.0541 39.7602 39.8924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1880 0.000128 4096 330 3480 143424 28.4385 1129.34 838.267 1996.09 1996.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 890 0.000256 4096 300 11940 50688 11.4562 13.9284 1473.71 417.587 1916.75 1916.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 6.4e-05 4096 275 8220 107520 271.253 92.6263 2356.31 2756.67 5477.18 5477.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 6.4e-05 2048 160 1140 224256 56.8299 28.1702 482.004 833.565 1400.73 1400.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 0.000512 512 610 540 21504 1.84086 0.942016 4.86339 50.0492 57.8228 57.9274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 0.000256 1024 350 1200 53760 6.08464 3.36704 53.7235 103.492 166.794 166.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1730 0.001024 1024 570 900 15872 0.854016 10.5229 26.19 37.619 37.6765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 0.000512 512 335 780 4096 2.79309 0.816384 3.19334 25.0747 32.0464 32.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 0.001024 512 260 180 17664 0.434592 1.49318 13.2178 15.19 15.2489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 0.000512 512 245 1680 12288 2.44454 0.80896 8.63914 25.079 37.1382 37.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1880 0.000128 4096 330 3480 143360 28.4201 1035.37 837.508 1901.35 1901.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 890 0.000256 4096 300 11940 50688 11.4894 13.9346 1312.92 418.917 1757.34 1757.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 6.4e-05 4096 275 8220 106496 273.19 93.2695 2103.68 2771.3 5241.77 5242.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 6.4e-05 2048 160 1140 225280 56.8706 28.3116 447.062 835.723 1368.7 1368.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 0.000512 512 610 540 20480 1.78474 0.894464 4.68563 47.9268 55.4207 55.5234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 0.000256 1024 350 1200 53248 6.2103 3.4127 48.7333 109.227 167.712 167.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1730 0.001024 1024 570 900 15680 0.851168 9.49446 26.0368 36.4352 36.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 0.000512 512 335 780 5120 2.68941 0.786432 3.64688 24.4516 31.742 31.8832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 0.001024 512 260 180 17600 0.433408 1.36192 13.2202 15.0616 15.1214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 0.000512 512 245 1680 10240 2.45171 0.790528 7.04861 24.4522 34.911 35.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1880 0.000128 4096 330 3480 143360 28.4344 949.61 838.525 1816.62 1816.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 890 0.000256 4096 300 11940 50560 11.4565 13.908 1210.49 417.541 1653.47 1653.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 6.4e-05 4096 275 8220 102400 271.894 92.3044 1852.91 2752.89 4970.32 4970.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 6.4e-05 2048 160 1140 220160 56.6409 27.9981 396.845 825.677 1307.32 1307.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 0.000512 512 610 540 20480 1.89933 0.944672 4.13181 50.0667 57.1764 57.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 0.000256 1024 350 1200 53760 6.10099 3.37306 45.0282 103.649 158.272 158.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1730 0.001024 1024 570 960 15968 0.861728 18.3245 26.3201 45.5577 45.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 730 0.000512 512 335 768 8704 2.72675 0.862208 6.30691 26.3005 36.3687 36.5097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1690 0.001024 512 260 192 17792 0.439744 3.28483 13.221 16.9892 17.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 0.000512 512 245 1664 16384 2.39606 0.86128 17.986 26.3006 47.7139 47.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1880 0.000128 4096 330 3456 143776 28.4307 1732.4 838.194 2599.08 2599.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 890 0.000256 4096 300 11904 51264 11.5062 13.9428 2421.34 419.264 2866.13 2866.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 6.4e-05 4096 275 8192 109568 271.868 93.0661 3952.57 2763.8 7081.62 7081.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 6.4e-05 2048 160 1152 225280 56.9976 28.3644 735.146 837.932 1658.6 1658.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1350 0.000512 512 610 576 22272 1.83725 0.934016 8.28326 51.2445 62.4319 62.5522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 0.000256 1024 350 1216 55296 6.13232 3.4143 83.4756 104.917 198.071 198.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1730 0.001024 1024 570 960 15936 0.859776 12.1282 26.3202 39.3617 39.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 730 0.000512 512 335 768 8192 2.74736 0.863616 4.0769 26.3335 34.1874 34.3289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1690 0.001024 512 260 192 17728 0.436 3.20717 13.1968 16.8872 16.9452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 0.000512 512 245 1664 16384 2.40186 0.864256 11.9909 26.3232 41.75 41.8876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1880 0.000128 4096 330 3456 143744 28.4206 1110.31 838.183 1976.96 1977.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 890 0.000256 4096 300 11904 51072 11.4851 13.9374 1543.9 418.625 1988.02 1988.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 6.4e-05 4096 275 8192 109568 271.66 92.986 2665.77 2765.49 5796.24 5796.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 720 6.4e-05 2048 160 1152 225280 57.0597 28.2931 481.064 838.108 1404.68 1404.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1350 0.000512 512 610 576 22016 1.84736 0.936096 5.88582 51.3505 60.1509 60.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1100 0.000256 1024 350 1216 54784 6.1415 3.40355 60.0833 104.619 174.377 174.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1730 0.001024 1024 570 960 15840 0.854432 10.0762 26.2516 37.2364 37.2923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 730 0.000512 512 335 768 7680 2.73392 0.852736 3.41206 26.019 33.1836 33.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1690 0.001024 512 260 192 17664 0.431584 3.19693 13.1809 16.8554 16.9147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 0.000512 512 245 1664 15360 2.41366 0.850112 9.57552 26.0197 39.0198 39.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1880 0.000128 4096 330 3456 143712 28.4278 909.24 838.757 1776.47 1776.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 890 0.000256 4096 300 11904 51072 11.4647 13.9317 1269.49 419.092 1714.06 1714.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 6.4e-05 4096 275 8192 109056 271.739 93.0656 2252.92 2763.79 5381.84 5382.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 720 6.4e-05 2048 160 1152 224256 57.2091 28.2739 913.437 856.79 1855.88 1856.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1350 0.000512 512 610 576 21504 1.83312 0.918272 5.05683 49.9103 57.8456 57.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1100 0.000256 1024 350 1216 54528 6.11974 3.40198 51.9965 104.384 166.034 166.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1730 0.001024 1024 570 960 15872 0.858592 8.94208 26.3386 36.1918 36.2511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 730 0.000512 512 335 768 8192 2.76707 0.86624 3.34051 26.3857 33.5299 33.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1690 0.001024 512 260 192 17664 0.434176 3.19398 13.2067 16.8771 16.9355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 0.000512 512 245 1664 16384 2.41293 0.869248 9.04032 26.3876 38.8724 39.0105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1880 0.000128 4096 330 3456 143616 28.4107 789.35 838.405 1656.21 1656.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 890 0.000256 4096 300 11904 50944 11.489 13.9361 1099.17 418.574 1543.25 1543.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 630 6.4e-05 4096 275 8192 108544 271.537 92.885 1986.92 2761.23 5112.91 5113.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 720 6.4e-05 2048 160 1152 223232 57.2591 28.2828 890.338 836.089 1812.14 1812.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1350 0.000512 512 610 576 21504 1.8671 0.9392 4.6487 51.3309 58.9163 59.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1100 0.000256 1024 350 1216 54272 6.16656 3.40979 45.949 104.77 160.431 160.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1730 0.001024 1024 570 960 15960 0.859904 24.1177 26.318 51.3476 51.4076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 0.000512 512 335 768 7680 2.7471 0.849664 7.03066 25.9649 36.7558 36.8972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 0.001024 512 260 192 17760 0.439648 2.69274 13.2021 16.378 16.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 0.000512 512 245 1664 16000 2.25898 0.847872 19.2561 25.954 48.4789 48.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1880 0.000128 4096 330 3456 143760 28.4382 2323.59 837.973 3190.05 3190.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 890 0.000256 4096 300 11904 51280 11.5508 13.9725 3236.46 419.106 3681.17 3681.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 6.4e-05 4096 275 8192 109440 272.824 93.3023 5081.34 2763.91 8211.73 8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 6.4e-05 2048 160 1152 225280 57.2474 28.3484 984.799 837.891 1908.45 1908.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 0.000512 512 610 576 22080 1.84035 0.946848 11.6478 50.0628 64.6282 64.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 0.000256 1024 350 1216 55360 6.15965 3.4263 113.455 104.905 228.073 228.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1730 0.001024 1024 570 960 15920 0.856608 15.104 26.3383 42.3503 42.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 0.000512 512 335 768 7680 2.72435 0.847776 4.77757 26.0099 34.5259 34.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 0.001024 512 260 192 17680 0.432128 1.72957 13.1812 15.3889 15.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 0.000512 512 245 1664 15360 2.40797 0.846976 14.5598 26.0085 43.9982 44.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1880 0.000128 4096 330 3456 143680 28.4039 1414.28 838.488 2281.22 2281.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 890 0.000256 4096 300 11904 51040 11.4888 13.9469 1963.68 418.827 2408.02 2408.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 6.4e-05 4096 275 8192 108800 273.082 93.3443 3066.45 2770.22 6203.44 6203.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 6.4e-05 2048 160 1152 225280 57.112 28.3095 600.194 838.616 1524.4 1524.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 0.000512 512 610 576 21760 1.83293 0.941504 7.54054 49.9 60.3435 60.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 0.000256 1024 350 1216 54400 6.12915 3.38944 68.3306 104.194 182.181 182.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1730 0.001024 1024 570 960 15840 0.85504 12.4577 26.2857 39.6497 39.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 730 0.000512 512 335 768 7680 2.74474 0.8496 4.22819 26.0347 34.0233 34.1664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1690 0.001024 512 260 192 17640 0.432416 4.37533 13.1811 18.0347 18.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 0.000512 512 245 1664 15360 2.42173 0.851648 11.7462 26.0316 41.2184 41.3573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1880 0.000128 4096 330 3456 143640 28.401 1171.39 838.395 2038.24 2038.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 890 0.000256 4096 300 11904 51120 11.5394 13.9779 1629.03 419.429 2074.06 2074.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 6.4e-05 4096 275 8192 107520 272.589 93.119 2516.89 2764.06 5646.98 5647.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 6.4e-05 2048 160 1152 222720 57.3363 28.3546 491.371 838.681 1415.91 1416.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1350 0.000512 512 610 576 21120 1.85517 0.923552 6.23226 49.9212 59.0617 59.1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 0.000256 1024 350 1216 54720 6.1624 3.4136 56.8858 104.662 171.249 171.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1730 0.001024 1024 570 960 15840 0.861728 10.9068 26.316 38.1364 38.1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 730 0.000512 512 335 768 7680 2.74048 0.852576 3.91789 26.0454 33.7177 33.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1690 0.001024 512 260 192 17600 0.432032 4.35891 13.1699 18.0066 18.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 0.000512 512 245 1664 15360 2.42138 0.846464 10.866 26.0437 40.3418 40.4885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1880 0.000128 4096 330 3456 143520 28.4238 1004 837.362 1869.84 1869.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 890 0.000256 4096 300 11904 50880 11.4688 13.925 1390.83 418.054 1834.36 1834.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 6.4e-05 4096 275 8192 107520 273.078 93.3841 2545.77 2775.69 5688.25 5688.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 6.4e-05 2048 160 1152 225280 56.9767 28.3386 426.914 841.215 1353.61 1353.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1350 0.000512 512 610 576 21760 1.84781 0.9336 5.98006 49.97 58.8842 59.0224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 0.000256 1024 350 1216 53760 6.07782 3.37219 48.3515 103.355 161.282 161.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1730 0.001024 1024 570 960 15800 0.859776 9.84829 26.3091 37.0687 37.1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 730 0.000512 512 335 768 6400 2.81056 0.853568 2.9615 26.0626 32.8541 32.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1690 0.001024 512 260 192 17600 0.432544 4.62829 13.199 18.3061 18.3644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 0.000512 512 245 1664 16000 2.41066 0.854144 9.88742 26.059 39.3798 39.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1880 0.000128 4096 330 3456 143600 28.4365 917.168 837.828 1783.48 1783.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 890 0.000256 4096 300 11904 50800 11.518 13.9484 1266.24 417.328 1709.11 1709.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 6.4e-05 4096 275 8192 105600 274.226 93.4164 2316.88 2765.29 5450.14 5450.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 720 6.4e-05 2048 160 1152 220800 57.4752 28.2429 395.511 832.925 1314.32 1314.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1350 0.000512 512 610 576 20800 1.86582 0.924288 5.51693 49.9507 58.3901 58.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1100 0.000256 1024 350 1216 52800 6.13494 3.37504 55.2596 103.384 168.281 168.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1730 0.001024 1024 570 960 15936 0.856992 22.7875 26.3157 50.012 50.0716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 0.000512 512 335 768 7680 2.73325 0.849728 6.80458 25.9827 36.5364 36.6731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 0.001024 512 260 192 17760 0.440256 2.61635 13.2164 16.315 16.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 0.000512 512 245 1664 16128 2.37798 0.843776 21.6015 25.9914 50.986 51.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1880 0.000128 4096 330 3456 143760 28.4201 2138.01 838.725 3005.2 3005.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 890 0.000256 4096 300 11904 51264 11.5083 13.951 2979.07 419.355 3423.97 3424.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 6.4e-05 4096 275 8192 109056 271.934 93.0681 4658.46 2762.66 7786.45 7786.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 6.4e-05 2048 160 1152 224256 57.1484 28.3095 904.823 837.049 1827.49 1827.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 0.000512 512 610 576 22272 1.83907 0.94208 10.0834 50.1339 63.1271 63.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 0.000256 1024 350 1216 55296 6.13373 3.41504 104.995 104.832 219.503 219.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1730 0.001024 1024 570 960 15840 0.857952 14.4995 26.232 41.64 41.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 0.000512 512 335 768 7680 2.72579 0.848256 4.72614 26.0009 34.4675 34.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 0.001024 512 260 192 17664 0.432768 1.76957 13.1707 15.4186 15.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 0.000512 512 245 1664 15360 2.41024 0.847616 13.8305 25.9977 43.2554 43.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1880 0.000128 4096 330 3456 143712 28.4431 1330.37 838.052 2196.91 2196.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 890 0.000256 4096 300 11904 51072 11.4714 13.9346 1856.13 418.732 2300.34 2300.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 6.4e-05 4096 275 8192 109056 271.612 93.0436 2915.48 2762.4 6042.85 6043.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 6.4e-05 2048 160 1152 224256 57.0647 28.2928 567.6 836.632 1489.75 1489.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 0.000512 512 610 576 21504 1.84122 0.93552 6.24166 49.8858 59.0319 59.1344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 0.000256 1024 350 1216 54528 6.12349 3.39955 65.416 104.307 179.374 179.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1730 0.001024 1024 570 960 15840 0.858112 12.1508 26.291 39.3538 39.4127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 0.000512 512 335 768 4608 2.7512 0.806912 2.6761 25.0015 31.4017 31.5447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 0.001024 512 260 192 17568 0.432128 1.45635 13.1386 15.0733 15.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 0.000512 512 245 1664 13824 2.3576 0.804352 10.6378 25.0014 38.9756 39.1064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1880 0.000128 4096 330 3456 143568 28.4283 1098.97 837.463 1964.91 1964.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 890 0.000256 4096 300 11904 50976 11.4846 13.9446 1524.86 417.933 1968.31 1968.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 6.4e-05 4096 275 8192 108288 271.981 92.9337 2382.72 2758.42 5506.38 5506.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 6.4e-05 2048 160 1152 223488 57.1016 28.3902 465.852 834.676 1386.18 1386.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 0.000512 512 610 576 20736 1.83683 0.930752 5.9873 49.6586 58.5445 58.6546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 0.000256 1024 350 1216 54144 6.10432 3.38368 53.4838 103.838 166.943 167.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1730 0.001024 1024 570 960 15744 0.855584 10.9277 26.2362 38.073 38.1276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 0.000512 512 335 768 6144 2.70301 0.811008 3.20461 25.041 31.9224 32.0653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 0.001024 512 260 192 17472 0.431776 1.43011 13.1068 15.0124 15.0722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 0.000512 512 245 1664 12288 2.43747 0.806432 8.59702 25.0318 37.0426 37.1794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1880 0.000128 4096 330 3456 143616 28.4404 977.998 838.044 1844.53 1844.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 890 0.000256 4096 300 11904 50688 11.4681 13.9104 1350.74 417.184 1793.38 1793.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 6.4e-05 4096 275 8192 107520 271.299 92.6578 2098.28 2754.02 5216.58 5216.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 6.4e-05 2048 160 1152 221184 57.1644 28.2908 406.639 832.791 1325.05 1325.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 0.000512 512 610 576 21504 1.84374 0.941792 5.39626 49.9917 58.3022 58.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 0.000256 1024 350 1216 53760 6.07888 3.3751 47.21 103.396 160.19 160.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1730 0.001024 1024 570 960 15600 0.85008 9.36992 26.0945 36.3665 36.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 730 0.000512 512 335 768 7680 2.74998 0.85232 3.49267 26.0904 33.3487 33.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1690 0.001024 512 260 192 17520 0.43008 3.91901 13.1699 17.566 17.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 0.000512 512 245 1664 15360 2.41805 0.855584 9.41277 26.0867 38.938 39.0758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1880 0.000128 4096 330 3456 143520 28.42 860.495 837.631 1726.59 1726.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 890 0.000256 4096 300 11904 50880 11.4917 13.9509 1192.6 418.406 1636.52 1636.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 6.4e-05 4096 275 8192 107520 272.12 92.8666 1849.87 2762.8 4977.99 4978.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 6.4e-05 2048 160 1152 222720 57.1861 28.3015 361.015 836.051 1282.72 1282.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1350 0.000512 512 610 576 21120 1.85488 0.927616 5.11117 49.9817 58.0028 58.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 0.000256 1024 350 1216 53760 6.09526 3.3751 40.8679 103.44 153.905 154.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1730 0.001024 1024 570 960 15904 0.854912 20.9099 26.2889 48.1065 48.1625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 0.000512 512 335 768 8064 2.74611 0.852224 6.86813 26.0804 36.71 36.8494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 0.001024 512 260 192 17752 0.438112 2.41773 13.2212 16.1212 16.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 0.000512 512 245 1664 16128 2.40352 0.85024 20.8652 26.0807 50.3744 50.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1880 0.000128 4096 330 3456 143752 28.4433 2014.98 838.863 2882.34 2882.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 890 0.000256 4096 300 11904 51296 11.5548 13.9726 2808.95 419.641 3254.19 3254.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 6.4e-05 4096 275 8192 109312 272.104 93.2027 4387.06 2762.8 7515.48 7515.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 6.4e-05 2048 160 1152 224000 57.3761 28.343 847.086 837.284 1770.25 1770.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 0.000512 512 610 576 22400 1.85155 0.95312 9.43824 51.3245 63.6956 63.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 0.000256 1024 350 1216 55104 6.16317 3.41776 97.5735 104.859 212.138 212.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1730 0.001024 1024 570 960 15792 0.856064 14.0327 26.1785 41.1192 41.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 0.000512 512 335 768 7168 2.69158 0.828928 4.34858 25.4943 33.5291 33.6676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 0.001024 512 260 192 17696 0.433824 1.5649 13.2035 15.2476 15.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 0.000512 512 245 1664 14336 2.40205 0.82448 12.3007 25.4881 41.1874 41.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1880 0.000128 4096 330 3456 143696 28.4344 1276.21 837.871 2142.56 2142.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 890 0.000256 4096 300 11904 51072 11.4933 13.9532 1779 418.732 2223.26 2223.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 6.4e-05 4096 275 8192 109312 271.899 92.9672 2796.06 2759.42 5920.66 5920.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 6.4e-05 2048 160 1152 224000 57.2202 28.3832 540.008 836.634 1462.41 1462.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 0.000512 512 610 576 21504 1.84758 0.939392 5.86534 49.9806 58.7602 58.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 0.000256 1024 350 1216 54656 6.16413 3.41248 62.1262 104.812 176.641 176.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1730 0.001024 1024 570 960 15792 0.855232 11.5958 26.2614 38.7648 38.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 0.000512 512 335 768 5376 2.7951 0.831488 3.01395 25.5327 32.3355 32.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 0.001024 512 260 192 17640 0.43328 1.40653 13.2062 15.0915 15.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 0.000512 512 245 1664 13440 2.45098 0.827392 9.9249 25.53 38.9002 39.0322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1880 0.000128 4096 330 3456 143640 28.431 1078.6 838.063 1945.14 1945.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 890 0.000256 4096 300 11904 51072 11.5569 13.9737 1503.75 419.138 1948.5 1948.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 6.4e-05 4096 275 8192 107520 274.257 93.4121 2332.28 2770.31 5470.58 5470.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 6.4e-05 2048 160 1152 223104 57.4461 28.3382 459.667 836.862 1382.47 1382.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 0.000512 512 610 576 20160 1.83226 0.917504 4.79181 49.4224 57.0946 57.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 0.000256 1024 350 1216 55104 6.17747 3.42685 53.3547 108.009 171.096 171.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1730 0.001024 1024 570 960 15680 0.856064 10.3629 26.1876 37.4579 37.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 0.000512 512 335 768 3584 2.72995 0.784576 2.27699 24.3717 30.3278 30.4722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 0.001024 512 260 192 17472 0.430848 1.32144 13.1312 14.9283 14.9893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 0.000512 512 245 1664 10752 2.42515 0.77888 7.6329 24.3708 35.3814 35.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1880 0.000128 4096 330 3456 143584 28.432 948.261 838.376 1815.12 1815.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 890 0.000256 4096 300 11904 50624 11.4443 13.9373 1306.44 417.09 1748.99 1749.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 6.4e-05 4096 275 8192 107520 272.708 93.0178 2038.33 2771.28 5175.67 5175.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 6.4e-05 2048 160 1152 222208 57.3624 28.299 398.847 837.255 1321.93 1322.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 0.000512 512 610 576 19712 1.84934 0.915488 4.39994 49.4632 56.7578 56.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 0.000256 1024 350 1216 53760 6.10762 3.38522 45.9048 103.804 159.33 159.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1730 0.001024 1024 570 960 15680 0.858688 9.33469 26.2652 36.5083 36.5691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 0.000512 512 335 768 4480 2.71869 0.785824 2.55722 24.4045 30.6303 30.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 0.001024 512 260 192 17360 0.429888 1.11946 13.0917 14.686 14.7469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 0.000512 512 245 1664 13440 2.33862 0.78176 8.58339 24.4041 36.2786 36.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1880 0.000128 4096 330 3456 143360 28.4304 840.541 837.16 1706.18 1706.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 890 0.000256 4096 300 11904 50960 11.5457 13.9776 1167.91 419.123 1612.63 1612.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 6.4e-05 4096 275 8192 103040 274.652 93.1855 1729.8 2766.71 4864.68 4864.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 6.4e-05 2048 160 1152 219520 57.3288 28.0801 353.629 830.063 1269.26 1269.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 0.000512 512 610 576 20160 1.86922 0.935936 4.66579 49.7961 57.3975 57.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 0.000256 1024 350 1216 51520 6.14656 3.34707 38.884 102.657 151.163 151.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1730 0.001024 1024 570 960 15936 0.858624 21.3117 26.3104 48.5311 48.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 0.000512 512 335 768 8192 2.75779 0.864256 6.84035 26.3149 36.9451 37.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 0.001024 512 260 192 17728 0.437056 2.5473 13.1939 16.2233 16.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 0.000512 512 245 1664 16384 2.40931 0.858656 20.3221 26.3135 50.0724 50.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1880 0.000128 4096 330 3456 143744 28.4299 1974.3 837.898 2840.67 2840.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 890 0.000256 4096 300 11904 51072 11.4831 13.9346 2666.46 418.588 3110.54 3110.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 6.4e-05 4096 275 8192 109568 271.361 92.991 4249.83 2790.35 7404.86 7405.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 6.4e-05 2048 160 1152 225280 57.0546 39.8924 846.687 842.532 1786.33 1786.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 0.000512 512 610 576 22016 1.85066 0.953664 9.31379 51.2532 63.5008 63.6043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 0.000256 1024 350 1216 54784 6.13965 3.40797 95.6816 104.581 209.938 210.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1730 0.001024 1024 570 960 15872 0.860032 14.4241 26.3186 41.653 41.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 0.000512 512 335 768 8192 2.75174 0.862208 4.98403 26.3659 35.1319 35.2722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 0.001024 512 260 192 17664 0.433696 1.81677 13.1995 15.4973 15.5573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 0.000512 512 245 1664 16384 2.40429 0.864128 13.8097 26.3692 43.6208 43.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1880 0.000128 4096 330 3456 143616 28.4152 1320.53 837.812 2186.8 2186.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 890 0.000256 4096 300 11904 50944 11.4764 13.9264 1736.66 418.278 2180.42 2180.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 6.4e-05 4096 275 8192 108544 271.158 92.8768 2784.65 2760.27 5909.29 5909.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 6.4e-05 2048 160 1152 223232 65.1837 28.335 562.933 846.942 1503.56 1503.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 0.000512 512 610 576 21504 1.86992 0.952192 6.18819 51.3049 60.4416 60.5471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 0.000256 1024 350 1216 54272 6.1647 3.41146 62.7782 104.7 177.183 177.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1730 0.001024 1024 570 960 15744 0.855968 12.2682 26.2376 39.4122 39.4732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 0.000512 512 335 768 6144 2.70131 0.81104 3.51325 25.0355 32.2273 32.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 0.001024 512 260 192 17472 0.431648 1.62202 13.1058 15.2061 15.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 0.000512 512 245 1664 12288 2.43536 0.806144 9.18618 25.0341 37.6362 37.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1880 0.000128 4096 330 3456 143616 28.4284 1093.45 838.043 1959.97 1960.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 890 0.000256 4096 300 11904 50688 11.4564 13.9162 1423.94 417.195 1866.59 1866.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 6.4e-05 4096 275 8192 107520 271.282 92.6173 2272.49 2754.1 5390.82 5391.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 6.4e-05 2048 160 1152 221184 57.1444 28.1948 461.396 832.901 1379.8 1379.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 0.000512 512 610 576 21504 1.84525 0.935424 5.03549 50.0004 57.9421 58.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 0.000256 1024 350 1216 53760 6.08899 3.37018 52.0349 107.264 168.887 168.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1730 0.001024 1024 570 960 15616 0.853696 10.9313 26.1594 37.9952 38.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 0.000512 512 335 768 4096 2.79286 0.814624 2.61139 25.0947 31.4825 31.6213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 0.001024 512 260 192 17408 0.430848 1.23027 13.1191 14.8234 14.8843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 0.000512 512 245 1664 12288 2.44221 0.8136 8.55907 25.0976 37.0815 37.2145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1880 0.000128 4096 330 3456 143360 28.4384 1002.24 837.601 1868.34 1868.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 890 0.000256 4096 300 11904 50688 11.4863 13.9448 1274.66 419.196 1719.37 1719.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 6.4e-05 4096 275 8192 106496 273.185 93.3066 2036.82 2773.16 5176.81 5177.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 6.4e-05 2048 160 1152 221184 57.4041 28.3414 427.309 836.399 1349.61 1349.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 0.000512 512 610 576 18432 1.83549 0.894592 4.32403 47.9356 55.1202 55.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 0.000256 1024 350 1216 53248 6.21533 3.4097 46.763 104.924 161.44 161.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1730 0.001024 1024 570 960 15680 0.862144 9.9287 26.3212 37.1637 37.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 0.000512 512 335 768 5120 2.69232 0.78848 2.99318 24.4384 31.0771 31.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 0.001024 512 260 192 17280 0.431488 1.41978 13.0674 14.9648 15.0241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 0.000512 512 245 1664 10240 2.45942 0.790528 6.90781 24.4422 34.7665 34.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1880 0.000128 4096 330 3456 143360 28.4222 919.898 837.564 1785.93 1785.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 890 0.000256 4096 300 11904 50560 11.4565 13.9097 1172.12 417.257 1614.82 1614.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 6.4e-05 4096 275 8192 102400 271.972 92.2825 1800.4 2751.11 4916.1 4916.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 6.4e-05 2048 160 1152 220160 56.6603 27.9065 391.891 825.114 1301.73 1301.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 0.000512 512 610 576 20480 1.89514 0.948224 4.31389 50.0408 57.3248 57.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 0.000256 1024 350 1216 53760 6.09491 3.37478 43.2905 103.581 156.469 156.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1730 0.001024 1024 570 960 15360 0.848448 9.30698 25.9722 36.1804 36.2404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 0.000512 512 335 768 6144 2.71725 0.815264 3.40608 25.1626 32.2686 32.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 0.001024 512 260 192 17280 0.432544 1.10205 13.1087 14.6881 14.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 0.000512 512 245 1664 12288 2.50614 0.813056 7.82573 25.1601 36.4775 36.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1880 0.000128 4096 330 3456 143232 28.4212 869.831 837.016 1735.31 1735.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 890 0.000256 4096 300 11904 50688 11.4758 13.9245 1081.31 418.229 1525.01 1525.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 6.4e-05 4096 275 8192 104448 270.387 91.9451 1715.61 2740.01 4818.26 4818.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 6.4e-05 2048 160 1152 215040 57.4204 27.9209 364.326 825.089 1274.91 1275.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 0.000512 512 610 576 18432 1.85744 0.901312 4.66502 49.0577 56.6112 56.7158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 0.000256 1024 350 1216 52224 6.1655 3.37142 39.2525 103.65 152.569 152.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1730 0.001024 1024 570 1024 15744 0.86016 19.0591 26.3048 46.2756 46.3336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 0.000512 512 335 768 3840 2.93904 0.863296 2.9464 26.2833 33.198 33.3433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1690 0.001024 512 260 256 17248 0.437568 4.5769 13.2152 18.277 18.3316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 710 0.000512 512 245 1664 12544 2.5545 0.860608 14.7771 26.2828 44.6449 44.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1880 0.000128 4096 330 3456 143808 28.4385 1723.91 838.011 2590.41 2590.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 890 0.000256 4096 300 11904 51296 11.52 13.9559 2411.59 435.066 2872.21 2872.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 630 6.4e-05 4096 275 8192 102656 278.818 94.3741 3756.35 2822.1 6951.98 6952.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 6.4e-05 2048 160 1152 225280 57.2621 28.3235 1109.87 837.625 2033.25 2033.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1350 0.000512 512 610 640 21632 1.86576 0.936416 12.4401 51.2962 66.6688 66.7847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1100 0.000256 1024 350 1280 54784 6.16326 3.42016 89.9524 104.862 204.527 204.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1730 0.001024 1024 570 1024 15712 0.858112 21.4026 26.2911 48.6041 48.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 730 0.000512 512 335 768 3584 2.95126 0.865888 3.20019 26.3051 33.4901 33.6379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1690 0.001024 512 260 256 17216 0.438272 4.53232 13.2131 18.2274 18.2856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 710 0.000512 512 245 1664 12288 2.56323 0.860384 15.422 26.3064 45.3168 45.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1880 0.000128 4096 330 3456 143776 28.4406 1921.32 838.178 2787.99 2788.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 890 0.000256 4096 300 11904 51264 11.4934 13.9508 2679.92 419.282 3124.74 3124.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 6.4e-05 4096 275 8192 102400 278.312 94.3986 3952.08 2802.99 7128.12 7128.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 6.4e-05 2048 160 1152 225280 56.9951 28.3236 820.81 838.083 1744.38 1744.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1350 0.000512 512 610 640 21504 1.86173 0.93712 10.0336 51.2265 64.1897 64.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 0.000256 1024 350 1280 54784 6.14666 3.41955 98.0879 104.919 212.701 212.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1730 0.001024 1024 570 1024 15680 0.858944 14.2356 26.3098 41.4536 41.5166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 730 0.000512 512 335 768 3072 2.97536 0.86176 2.23552 26.34 32.5813 32.7209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1690 0.001024 512 260 256 17152 0.430144 4.42173 13.1969 18.0942 18.1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 710 0.000512 512 245 1664 12288 2.57226 0.864576 10.7389 26.3412 40.6873 40.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1880 0.000128 4096 330 3456 143744 28.4354 1241.93 838.756 2109.16 2109.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 890 0.000256 4096 300 11904 51072 11.4848 13.9413 1726.19 418.913 2170.61 2170.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 6.4e-05 4096 275 8192 102400 278.669 94.3412 2784.91 2804.41 5962.66 5962.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 6.4e-05 2048 160 1152 225280 57.0605 28.3049 530.81 838.584 1454.92 1455.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1350 0.000512 512 610 640 21504 1.8719 0.935936 6.80499 51.2659 61.0045 61.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 0.000256 1024 350 1280 54272 6.16422 3.40787 63.224 104.685 177.606 177.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1730 0.001024 1024 570 1024 15648 0.857792 12.1744 26.3066 39.3909 39.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 730 0.000512 512 335 768 3072 2.93987 0.853216 1.93584 26.0162 31.9132 32.0527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1690 0.001024 512 260 256 17088 0.43008 4.40371 13.1762 18.0531 18.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 710 0.000512 512 245 1664 10752 2.6015 0.84896 8.22547 26.0234 37.8666 38.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1880 0.000128 4096 330 3456 143712 28.459 1012.98 838.879 1880.37 1880.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 890 0.000256 4096 300 11904 51072 11.4622 13.9325 1406.99 419.079 1851.54 1851.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 6.4e-05 4096 275 8192 101376 279.229 94.4034 2318.36 2804.75 5497.05 5497.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 720 6.4e-05 2048 160 1152 224256 57.0576 28.3301 432.91 837.376 1355.83 1355.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1350 0.000512 512 610 640 20736 1.8569 0.920032 5.80963 49.8946 58.6085 58.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1100 0.000256 1024 350 1280 53760 6.14278 3.40282 52.0997 104.382 166.153 166.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1730 0.001024 1024 570 1024 15616 0.85984 10.778 26.292 37.9816 38.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 730 0.000512 512 335 768 2048 3.01702 0.86528 1.87018 26.3699 32.2908 32.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1690 0.001024 512 260 256 17024 0.43008 4.39894 13.1444 18.0192 18.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 710 0.000512 512 245 1664 12288 2.58051 0.862464 8.57011 26.3628 38.5427 38.6817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1880 0.000128 4096 330 3456 143616 28.4221 906.367 837.835 1772.67 1772.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 890 0.000256 4096 300 11904 50944 11.4677 13.9285 1256.96 418.293 1700.73 1700.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 630 6.4e-05 4096 275 8192 100352 279.793 94.3484 2090.79 2803.25 5268.51 5268.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 720 6.4e-05 2048 160 1152 223232 57.1278 28.2566 394.508 835.586 1315.64 1315.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1350 0.000512 512 610 640 21504 1.87392 0.935168 5.65453 51.2816 59.8763 59.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1100 0.000256 1024 350 1280 54272 6.16803 3.40704 53.521 104.704 167.927 168.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1730 0.001024 1024 570 1024 15520 0.858368 9.80544 26.45 37.1647 37.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 730 0.000512 512 335 768 2560 2.95952 0.851232 2.11491 26.2913 32.3801 32.5163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1690 0.001024 512 260 256 16960 0.429696 4.38272 13.2516 18.1105 18.1678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 710 0.000512 512 245 1664 10240 2.62499 0.857024 6.84643 26.2862 36.7811 36.9193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1880 0.000128 4096 330 3456 143520 28.4206 829.783 845.498 1703.75 1703.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 890 0.000256 4096 300 11904 50880 11.4719 13.9293 1151.97 422.052 1599.5 1599.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 6.4e-05 4096 275 8192 102400 278.762 94.2862 1989.2 2829.88 5192.44 5192.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 720 6.4e-05 2048 160 1152 225280 57.0864 28.3182 949.624 846.252 1881.44 1881.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1350 0.000512 512 610 640 20480 1.87152 0.927296 5.04771 51.4212 59.3956 59.5087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1100 0.000256 1024 350 1280 52480 6.12416 3.36307 49.2626 104.341 163.223 163.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1730 0.001024 1024 570 1024 15552 0.858976 9.25466 26.2938 36.4605 36.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 8 128 730 0.000512 512 335 768 0 0.809792 0.004672 24.981 25.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1690 0.001024 512 260 256 16896 1.2361 4.3689 38.0839 43.8201 18.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 710 0.000512 512 245 1664 9216 2.57645 0.806912 6.35706 25.037 34.9445 35.0774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1880 0.000128 4096 330 3456 143616 28.4549 766.756 838.313 1633.57 1633.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 890 0.000256 4096 300 11904 50688 11.4554 13.9239 1057.93 417.25 1500.63 1500.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 630 6.4e-05 4096 275 8192 98304 280.459 94.3029 1788.32 2803.96 4967.4 4967.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 720 6.4e-05 2048 160 1152 221184 57.2715 28.2542 920.865 832.955 1839.52 1839.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1350 0.000512 512 610 640 19968 1.88198 0.924096 4.72669 49.9332 57.6 57.7126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1100 0.000256 1024 350 1280 52224 6.14662 3.36755 44.9001 103.41 157.957 158.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1730 0.001024 1024 570 1024 15456 0.856064 8.99277 26.2308 36.1308 36.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 128 730 0.000512 512 335 768 0 0.786112 0.004448 24.3388 25.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1690 0.001024 512 260 256 17024 1.21824 4.4127 37.5614 43.3257 18.1753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 710 0.000512 512 245 1664 7168 2.57514 0.78192 5.4799 24.3927 33.3941 33.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1880 0.000128 4096 330 3456 143584 28.4533 720.314 838.844 1587.66 1587.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 890 0.000256 4096 300 11904 50624 11.4538 13.9182 994.475 417.447 1437.37 1437.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 630 6.4e-05 4096 275 8192 100352 279.271 94.2732 1733.35 2811.92 4919.14 4919.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 720 6.4e-05 2048 160 1152 222208 57.436 28.3214 918.859 837.876 1842.65 1842.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1350 0.000512 512 610 640 19712 1.84781 0.90112 4.6833 49.4645 57.026 57.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1100 0.000256 1024 350 1280 53760 6.10582 3.38125 45.172 103.882 158.669 158.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1730 0.001024 1024 570 1024 15360 0.857056 8.65126 26.1179 35.6767 35.7349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 16 8 128 730 0.000512 512 335 768 0 0.812992 0.004736 25.0234 25.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1690 0.001024 512 260 256 16896 1.24278 4.36022 38.1724 43.9041 18.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 710 0.000512 512 245 1664 8192 2.61594 0.812256 5.91488 25.0796 34.5855 34.7177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1880 0.000128 4096 330 3456 143360 28.4504 684.681 837.142 1550.32 1550.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 890 0.000256 4096 300 11904 50688 11.4832 13.9429 947.137 418.973 1391.61 1391.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 630 6.4e-05 4096 275 8192 98304 281.194 94.6889 1637.84 2815.64 4829.69 4829.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 720 6.4e-05 2048 160 1152 221184 57.5469 28.2767 909.726 835.904 1831.62 1831.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1350 0.000512 512 610 640 18432 1.83789 0.880128 4.45245 47.8996 55.2004 55.3103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1100 0.000256 1024 350 1280 53248 6.22323 3.4097 42.9788 104.87 157.611 157.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1730 0.001024 1024 570 900 15904 0.854016 7.19037 26.2052 34.3044 34.3634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 0.000512 512 335 780 3584 2.7265 0.78784 1.83917 24.3847 29.9058 30.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1690 0.001024 512 260 180 17696 0.432736 3.14912 13.2223 16.8515 16.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 710 0.000512 512 245 1680 14336 2.28637 0.780224 7.28954 24.3859 34.91 35.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1880 0.000128 4096 330 3480 143360 28.429 673.341 837.894 1539.71 1539.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 890 0.000256 4096 300 11940 50624 11.4559 13.9099 925.737 417.312 1368.5 1368.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 6.4e-05 4096 275 8220 107520 272.932 93.0141 1756.88 2773.63 4896.8 4897.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 6.4e-05 2048 160 1140 225792 57.0784 28.302 953.075 837.622 1876.25 1876.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 0.000512 512 610 540 21504 1.79971 0.90112 3.9633 49.4967 56.2917 56.4101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1100 0.000256 1024 350 1200 53760 6.10118 3.38112 42.3264 103.854 155.789 155.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1730 0.001024 1024 570 960 15680 0.854016 7.52246 26.2109 34.6379 34.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 730 0.000512 512 335 768 3584 2.73149 0.788256 1.49024 24.3877 29.5567 29.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1690 0.001024 512 260 192 17472 0.436448 3.1639 13.1409 16.7871 16.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 710 0.000512 512 245 1664 10752 2.42582 0.780288 5.76787 24.3931 33.5264 33.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1880 0.000128 4096 330 3456 143584 28.4242 653.547 838.794 1520.81 1520.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 890 0.000256 4096 300 11904 50624 11.4494 13.9018 902.015 417.37 1344.81 1344.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 6.4e-05 4096 275 8192 107520 272.922 93.0277 1721.93 2773.15 4861.35 4861.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 720 6.4e-05 2048 160 1152 222208 57.5079 28.2906 916.457 837.81 1840.22 1840.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 0.000512 512 610 576 19712 1.84538 0.90112 3.86419 49.4887 56.227 56.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1100 0.000256 1024 350 1216 53760 6.10307 3.38067 40.0498 103.868 153.533 153.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1730 0.001024 1024 570 900 15680 0.851136 7.0969 25.9856 33.986 34.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 0.000512 512 335 800 4480 2.71402 0.788416 1.97728 24.4265 30.0675 30.2107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1690 0.001024 512 260 200 17360 0.433248 3.43405 13.1506 17.0648 17.1294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 710 0.000512 512 245 1650 13440 2.34218 0.782336 6.98752 24.4264 34.7029 34.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1880 0.000128 4096 330 3450 143360 28.421 670.794 837.712 1536.97 1537.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 890 0.000256 4096 300 11950 50960 11.5516 13.9764 939.28 419.466 1384.35 1384.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 6.4e-05 4096 275 8200 103040 274.875 93.162 1705.26 2768.78 4842.41 4842.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 6.4e-05 2048 160 1100 219520 57.5078 28.0762 931.448 830.664 1847.86 1847.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 0.000512 512 610 550 22400 1.8137 0.919744 3.94576 49.8334 56.6424 56.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1100 0.000256 1024 350 1200 53760 6.04493 3.35379 42.2527 102.741 154.522 154.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1730 0.001024 1024 570 912 15680 0.848384 7.17894 26.0426 34.122 34.1811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 0.000512 512 335 768 4480 2.71251 0.787968 1.89619 24.4228 29.983 30.1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1690 0.001024 512 260 192 17360 0.431488 3.31984 13.1011 16.8975 16.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 710 0.000512 512 245 1680 13440 2.34064 0.77888 6.81373 24.4244 34.5237 34.6547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1880 0.000128 4096 330 3456 143360 28.4201 667.574 837.751 1533.79 1533.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 890 0.000256 4096 300 11904 50960 11.5507 13.9674 927.234 419.424 1372.25 1372.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 6.4e-05 4096 275 8208 103040 275.044 93.1703 1683.57 2768.66 4820.77 4821.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 6.4e-05 2048 160 1104 219520 57.4989 28.3188 940.512 830.745 1857.24 1857.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 0.000512 512 610 528 22400 1.8097 0.917504 11.0559 50.02 63.9329 64.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1100 0.000256 1024 350 1200 53760 6.04554 3.35078 41.5438 102.731 153.803 153.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1730 0.001024 1024 570 928 15872 0.855232 8.38182 26.1589 35.4488 35.5062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 0.000512 512 335 768 10240 2.68134 0.865184 3.75466 26.3698 33.838 33.9759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1690 0.001024 512 260 192 17664 0.431296 3.21741 13.1983 16.8972 16.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 710 0.000512 512 245 1664 18432 2.33795 0.862688 9.78486 26.4554 39.6103 39.7367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1880 0.000128 4096 330 3456 143616 28.4183 771.232 837.831 1637.53 1637.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 890 0.000256 4096 300 11904 50944 11.4893 13.9322 1069.2 418.287 1512.98 1513.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 6.4e-05 4096 275 8192 108544 271.51 92.9017 1976.54 2759.32 5100.59 5100.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 6.4e-05 2048 160 1120 223232 57.3296 28.4171 939.483 835.519 1860.91 1861.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 0.000512 512 610 544 24576 1.78403 0.939424 12.0866 51.317 66.2572 66.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1100 0.000256 1024 350 1184 56320 6.06506 3.40989 45.6411 108.062 163.31 163.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1730 0.001024 1024 570 928 15360 0.847872 11.5729 25.9663 38.4386 38.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 730 0.000512 512 335 768 7680 2.76694 0.860896 4.26746 26.2797 34.3405 34.4857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1690 0.001024 512 260 192 17280 0.430688 4.52842 13.1826 18.1862 18.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 0.000512 512 245 1664 15360 2.43754 0.859488 12.0402 26.2773 41.7815 41.9218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1880 0.000128 4096 330 3456 143040 28.417 1162.6 837.278 2028.35 2028.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 890 0.000256 4096 300 11904 49920 11.3971 13.8241 1584.46 415.013 2024.77 2024.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 630 6.4e-05 4096 275 8192 99840 274.529 92.7455 2722.8 2767.79 5858.19 5858.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 720 6.4e-05 2048 160 1120 215040 57.3948 27.9859 1247.99 826.033 2159.57 2159.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1350 0.000512 512 610 544 23040 1.83248 0.931712 6.39174 51.2306 60.5154 60.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1100 0.000256 1024 350 1184 53760 6.10512 3.38035 65.8462 103.878 179.335 179.457
