//Verilog
module mux_2to1(input S,input A,input B,output Y);
    assign Y = (S & ~B) | (~S & A);
endmodule

//Test Bench
initial begin
    I0=0;
    I1 = 1;
    S=0;
end
    always #100 I0 = ~I0;
    always #100 I1=~I1
    always #20 s =~s;
endmodule