
---------- Begin Simulation Statistics ----------
final_tick                                 6517475000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     38                       # Simulator instruction rate (inst/s)
host_mem_usage                                5638672                       # Number of bytes of host memory used
host_op_rate                                       39                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5394.84                       # Real time elapsed on the host
host_tick_rate                                1204900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      206468                       # Number of instructions simulated
sim_ops                                        211804                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006500                       # Number of seconds simulated
sim_ticks                                  6500237500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.343009                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26697                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                31282                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                132                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1528                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29563                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                355                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             620                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              265                       # Number of indirect misses.
system.cpu.branchPred.lookups                   34755                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1738                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          231                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      200648                       # Number of instructions committed
system.cpu.committedOps                        205337                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.244164                       # CPI: cycles per instruction
system.cpu.discardedOps                          4025                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             123113                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             12981                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            50120                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          232881                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.308246                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       42                       # number of quiesce instructions executed
system.cpu.numCycles                           650935                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        42                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  142579     69.44%     69.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                    119      0.06%     69.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                  11111      5.41%     74.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 51528     25.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   205337                       # Class of committed instruction
system.cpu.quiesceCycles                      9749445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          418054                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45458                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               11592                       # Transaction distribution
system.membus.trans_dist::ReadResp              12397                       # Transaction distribution
system.membus.trans_dist::WriteReq              10969                       # Transaction distribution
system.membus.trans_dist::WriteResp             10969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              550                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            782                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            24                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        22034                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22034                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         2113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        44068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        44068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  91407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        49984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        49984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1465045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67479                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002149                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.046306                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67334     99.79%     99.79% # Request fanout histogram
system.membus.snoop_fanout::1                     145      0.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               67479                       # Request fanout histogram
system.membus.reqLayer6.occupancy           123025040                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1067250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2003171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              209500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             852355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           76326925                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4000250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10082093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2520523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12602616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2520523                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10082093                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12602616                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12602616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12602616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25205233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        34816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        34816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        37317                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        37317                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          238                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        65538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        81922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       144266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          374                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1193                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1048580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1310724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2295845                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          213281875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    183413740                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    142533000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10082093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7561570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10082093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27725756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10082093                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7561570                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17643663                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10082093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17643663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17643663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45369419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7561570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17643663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25205233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7561570                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2599905                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10161475                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7561570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25205233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2599905                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      35366708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        11538                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        11538                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        10496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        10496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        24578                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        44068                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       786436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        27927                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        27927    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        27927                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     75042875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     68175000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12506016                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3011816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1843275419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40328373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40328373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1923932164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50410466                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     50467694                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    100878160                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1893685885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     90796067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40328373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2024810324                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1376260                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       720900                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1376260                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       258049                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        22529                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       186369                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151232013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     50410466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10082093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    211724572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    100820932                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    110903640                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    211724572                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    252052944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    161314106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10082093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    423449143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        50048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        51520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        50048                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        50048                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          782                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          805                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7699411                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       226453                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        7925864                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7699411                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7699411                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7699411                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       226453                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       7925864                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       458756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             739836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          672128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         7169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40385601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     70575267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2599905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            255991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113816764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          59075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40328373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     50410466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10082093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2520523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103400530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          59075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     80713974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    120985733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10082093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2520523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2599905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           255991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217217294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     12273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253565750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24018                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11015                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10502                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              640                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    365122460                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   57735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               668231210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31620.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57870.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10755                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11562                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.675748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.950378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.116684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           43      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           24      1.59%      4.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      2.46%      6.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      1.59%      8.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      1.53%     10.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      2.13%     12.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.20%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.53%     14.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1281     85.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1505                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.445545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    432.387546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             93     92.08%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.99%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      2.97%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.99%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            3      2.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     103.821782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.131324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    217.963731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             72     71.29%     71.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      5.94%     77.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      7.92%     85.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.98%     87.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.98%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.98%     91.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.99%     92.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.98%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.99%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.99%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            4      3.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 739008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  671104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  739836                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               672128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       113.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6499823625                       # Total gap between requests
system.mem_ctrls.avgGap                     294562.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       457792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 40380063.036158293486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 70426965.168580383062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2599905.003471027128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 255990.646495608817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59074.764575909729                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40328372.617154374719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 50410465.771442972124                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10082093.154288593680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2362990.583036389202                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         7169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           26                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            6                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    233626445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    417341385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16024110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1239270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    719082125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28042561250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  62911081125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  10235944250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     46444500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56926.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58214.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60468.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47664.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 119847020.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6846328.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  12287320.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9996039.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    181423.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5876017000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    351540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    273818625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  84                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            42                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     145081425.595238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    395382711.490775                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1192000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545342500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              42                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       424055125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6093419875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        92185                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            92185                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        92185                       # number of overall hits
system.cpu.icache.overall_hits::total           92185                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          782                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            782                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          782                       # number of overall misses
system.cpu.icache.overall_misses::total           782                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34071875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34071875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34071875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34071875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        92967                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        92967                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        92967                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        92967                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008412                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008412                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008412                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008412                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43570.172634                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43570.172634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43570.172634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43570.172634                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          782                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          782                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          782                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          782                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32851125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32851125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32851125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32851125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008412                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008412                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008412                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008412                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42009.111253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42009.111253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42009.111253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42009.111253                       # average overall mshr miss latency
system.cpu.icache.replacements                    550                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        92185                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           92185                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          782                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           782                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34071875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34071875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        92967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        92967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43570.172634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43570.172634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          782                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          782                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32851125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32851125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42009.111253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42009.111253                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           395.002914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5450                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               550                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.909091                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   395.002914                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.771490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.771490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            186715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           186715                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        18768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            18768                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        18768                       # number of overall hits
system.cpu.dcache.overall_hits::total           18768                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           59                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           59                       # number of overall misses
system.cpu.dcache.overall_misses::total            59                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4001875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4001875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4001875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4001875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        18827                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        18827                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        18827                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        18827                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003134                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003134                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003134                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003134                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67828.389831                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67828.389831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67828.389831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67828.389831                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3105000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3105000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002603                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002603                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002603                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63367.346939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63367.346939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63367.346939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63367.346939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2227.703985                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2227.703985                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1145625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1145625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47734.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47734.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1110875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1110875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46286.458333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46286.458333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           35                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2856250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2856250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81607.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81607.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1994125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1994125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        79765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        79765                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        22034                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        22034                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    230440750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    230440750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10458.416538                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10458.416538                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         4126                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         4126                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        17908                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        17908                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    222587415                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    222587415                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12429.496035                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12429.496035                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           166.233368                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  65                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 6                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.833333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   166.233368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.324675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.324675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.333984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            251629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           251629                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6517475000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6517621250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     38                       # Simulator instruction rate (inst/s)
host_mem_usage                                5638672                       # Number of bytes of host memory used
host_op_rate                                       39                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5395.00                       # Real time elapsed on the host
host_tick_rate                                1204890                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      206477                       # Number of instructions simulated
sim_ops                                        211819                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006500                       # Number of seconds simulated
sim_ticks                                  6500383750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.338021                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26698                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                31285                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                133                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1530                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29563                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                355                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             620                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              265                       # Number of indirect misses.
system.cpu.branchPred.lookups                   34761                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1741                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          231                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      200657                       # Number of instructions committed
system.cpu.committedOps                        205352                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.245185                       # CPI: cycles per instruction
system.cpu.discardedOps                          4032                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             123130                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             12981                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            50120                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          233068                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.308149                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       42                       # number of quiesce instructions executed
system.cpu.numCycles                           651169                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        42                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  142587     69.44%     69.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                    119      0.06%     69.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                  11117      5.41%     74.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 51528     25.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   205352                       # Class of committed instruction
system.cpu.quiesceCycles                      9749445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          418101                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               11592                       # Transaction distribution
system.membus.trans_dist::ReadResp              12400                       # Transaction distribution
system.membus.trans_dist::WriteReq              10969                       # Transaction distribution
system.membus.trans_dist::WriteResp             10969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              553                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            784                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            24                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        22034                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22034                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         2121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        44068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        44068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  91415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        50176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        50176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1465237                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67481                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002149                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.046305                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67336     99.79%     99.79% # Request fanout histogram
system.membus.snoop_fanout::1                     145      0.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               67481                       # Request fanout histogram
system.membus.reqLayer6.occupancy           123025040                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1067250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2010046                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              209500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             852355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           76326925                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4015250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10081866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2520467                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12602333                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2520467                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10081866                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12602333                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12602333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12602333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25204666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        34816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        34816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        37317                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        37317                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          238                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        65538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        81922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       144266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          374                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1193                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1048580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1310724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2295845                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          213281875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    183413740                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    142533000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10081866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7561400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10081866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27725132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10081866                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7561400                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17643266                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10081866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17643266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17643266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45368398                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7561400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17643266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25204666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7561400                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2599847                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10161246                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7561400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25204666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2599847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      35365912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        11538                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        11538                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        10496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        10496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        24578                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        44068                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       786436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        27927                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        27927    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        27927                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     75042875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     68175000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12506016                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3011816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1843233948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40327465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40327465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1923888878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50409332                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     50466559                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    100875891                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1893643279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     90794024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40327465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2024764769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1376260                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       720900                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1376260                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       258049                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        22529                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       186369                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151228610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     50409332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10081866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    211719808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    100818663                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    110901145                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    211719808                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    252047273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    161310476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10081866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    423439616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        50176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        51648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        50176                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        50176                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          784                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          807                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7718929                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       226448                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        7945377                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7718929                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7718929                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7718929                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       226448                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       7945377                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       458756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             739836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          672128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         7169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40384693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     70573680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2599847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            255985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113814204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          59073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40327465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     50409332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10081866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2520467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103398203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          59073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     80712158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    120983011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10081866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2520467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2599847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           255985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217212407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     12273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253565750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24018                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11015                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10502                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              640                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    365122460                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   57735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               668231210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31620.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57870.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10755                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11562                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.675748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.950378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.116684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           43      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           24      1.59%      4.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      2.46%      6.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      1.59%      8.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      1.53%     10.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      2.13%     12.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.20%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.53%     14.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1281     85.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1505                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.445545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    432.387546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             93     92.08%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.99%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      2.97%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.99%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            3      2.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     103.821782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.131324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    217.963731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             72     71.29%     71.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      5.94%     77.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      7.92%     85.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.98%     87.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.98%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.98%     91.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.99%     92.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.98%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.99%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.99%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            4      3.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 739008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  671104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  739836                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               672128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       113.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6499823625                       # Total gap between requests
system.mem_ctrls.avgGap                     294562.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       457792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 40379154.538376294076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 70425380.655411303043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2599846.509061868768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 255984.887046091695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59073.435472175013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40327465.282338142395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 50409331.602922677994                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10081866.320584535599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2362937.418887000531                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         7169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           26                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            6                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    233626445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    417341385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16024110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1239270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    719082125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28042561250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  62911081125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  10235944250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     46444500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56926.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58214.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60468.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47664.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 119847020.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6846328.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  12287320.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9996039.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    181423.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5876017000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    351540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    273964875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  84                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            42                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     145081425.595238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    395382711.490775                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1192000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545342500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              42                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       424201375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6093419875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        92196                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            92196                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        92196                       # number of overall hits
system.cpu.icache.overall_hits::total           92196                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            784                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          784                       # number of overall misses
system.cpu.icache.overall_misses::total           784                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34201250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34201250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34201250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34201250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        92980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        92980                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        92980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        92980                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008432                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008432                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008432                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008432                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43624.043367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43624.043367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43624.043367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43624.043367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          784                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          784                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          784                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          784                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32975750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32975750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32975750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32975750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008432                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008432                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008432                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008432                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42060.905612                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42060.905612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42060.905612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42060.905612                       # average overall mshr miss latency
system.cpu.icache.replacements                    553                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        92196                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           92196                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           784                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34201250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34201250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        92980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        92980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008432                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008432                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43624.043367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43624.043367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          784                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          784                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32975750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32975750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008432                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008432                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42060.905612                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42060.905612                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           395.003161                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               95279                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               959                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             99.352450                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   395.003161                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.771491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.771491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            186744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           186744                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        18774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            18774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        18774                       # number of overall hits
system.cpu.dcache.overall_hits::total           18774                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           59                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           59                       # number of overall misses
system.cpu.dcache.overall_misses::total            59                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4001875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4001875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4001875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4001875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        18833                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        18833                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        18833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        18833                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003133                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003133                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003133                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003133                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67828.389831                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67828.389831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67828.389831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67828.389831                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3105000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3105000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002602                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002602                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002602                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63367.346939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63367.346939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63367.346939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63367.346939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2227.703985                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2227.703985                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1145625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1145625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47734.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47734.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1110875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1110875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46286.458333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46286.458333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           35                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2856250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2856250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81607.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81607.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1994125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1994125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        79765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        79765                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        22034                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        22034                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    230440750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    230440750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10458.416538                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10458.416538                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         4126                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         4126                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        17908                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        17908                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    222587415                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    222587415                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12429.496035                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12429.496035                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           166.233475                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               21028                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               177                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            118.802260                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   166.233475                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.324675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.324675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.333984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            251653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           251653                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6517621250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
