const submitCodeFetch = async (code: string, compileOptions: string, executables: string[]) => {
  console.log('code', code);
  console.log('compileOptions', compileOptions);
  
  // try {
  //   const response = await fetch('/your-endpoint', {
  //     method: 'POST',
  //     headers: {
  //       'Content-Type': 'application/json',
  //     },
  //     body: JSON.stringify({ code }),
  //   });
  //   if (!response.ok) {
  //     throw new Error(`Error: ${response.statusText}`);
  //   }
  //   return await response.json();
  // } catch (error) {
  //   console.error('Error:', error);
  //   throw error;
  // }
  // Define the URL of the API endpoint
const url = 'http://localhost:5285/api/controller';

// Define the request body
const requestBody = {
  input: code,
  compileOptions: compileOptions,
  extraExecutables: executables
};

console.log('requestBody', requestBody)

// Perform the fetch request
return await fetch(url, {
  method: 'POST',
  headers: {
    'Content-Type': 'application/json'
  },
  body: JSON.stringify(requestBody)
})
.then(response => {
  if (!response.ok) {
    console.log(response);
    console.log(response.json());
    throw new Error('Network response was not ok ' + response.statusText);
  }
  return response.json();
})
.then(data => {
  // Handle the response data here
  console.log(data.error);
  console.log('Success:', data);
  return data;
})
.catch(error => {
  // Handle any errors here
  console.error('Error:', error);
});


  const sampleResponse = {
    "name": "Resultant Graphs",
    "output": "\n*********CallGraph Stats***************\n################ (program : )###############\n-------------------------------------------------------\nCalRetPairInCycle   0\nTotalEdge           1\nMaxNodeInCycle      0\nNodeInCycle         0\nTotalCycle          0\nTotalNode           2\n#######################################################\n\n*********General Stats***************\n################ (program : )###############\nAddrsNum            5\nTotalFieldObjects   0\nStoresNum           1\nBitCastNumber       0\nFSObjNum            4\nBBWith3Succ         0\nFIObjNum            0\nLoadsNum            0\nMaxStructSize       0\nIndCallSites        0\nGepsNum             1\nBBWith2Succ         0\nTotalPTAPAGEdges    6\nTotalPAGEdges       19\nTotalPointers       11\nReturnsNum          0\nVarArrayObj         0\nCopysNum            2\nConstArrayObj       0\nCallsNum            0\nTotalObjects        5\nFunctionObjs        2\nGlobalObjs          0\nHeapObjs            1\nLocalVarInRecur     0\nStackObjs           1\nConstStructObj      0\nVarStructObj        0\nNonPtrObj           3\nTotalCallSite       1\n-------------------------------------------------------\n#######################################################\n\n*********Constraint Graph Stats***************\n################ (program : )###############\n-------------------------------------------------------\nAvgIn/OutEdge       0.545455\nAvgIn/OutAddrEdge   0.363636\nAvgIn/OutLoadEdge   0\nAvgIn/OutCopyEdge   0.181818\nMaxInAddrEdge       1\nMaxOutStoreEdge     0\nNumOfCGNode         21\nTotalValidNode      11\nAvgIn/OutStoreEdge  0\nTotalValidObjNode   4\nNumOfGeps           1\nNumOfCGEdge         2\nNumOfAddrs          4\nMaxOutAddrEdge      1\nNumOfLoads          0\nNumOfStores         0\nMaxOutLoadEdge      0\nNumOfCopys          1\nMaxOutCopyEdge      1\nMaxInStoreEdge      0\nMaxInLoadEdge       0\nMaxInCopyEdge       1\n#######################################################\n\n*********Andersen Pointer Analysis Stats***************\n################ (program : )###############\n-------------------------------------------------------\nAvgTopLvlPtsSize    1\nAvgPtsSetSize       0.238095\nCollapseTime        0\nUpdateCGTime        0\nCopyGepTime         0\nSCCMergeTime        0\nSCCDetectTime       0\nLoadStoreTime       0\nTotalTime           0\nMaxNodesInSCC       0\nTotalPWCCycleNum    0\nTotalCycleNum       0\nIndEdgeSolved       0\nIterations          1\nNodesInCycles       0\nMaxPtsSetSize       1\nNumOfSCCDetect      1\nIndCallSites        0\nDYFieldObjs         0\nMemObjects          5\nPointers            11\nNumOfFieldExpand    0\nDYFieldPtrs         0\nNumOfSFRs           0\nPointsToBlkPtr      0\nGepProcessed        1\nLoadProcessed       0\nCopyProcessed       0\nStoreProcessed      0\nAddrProcessed       4\nTotalObjects        5\nPointsToConstPtr    0\nNullPointer         0\nTotalPointers       11\n#######################################################\n\n****Memory SSA Statistics****\n\n************************\n################ (program : )###############\n-------------------------------------------------------\nAverageRegSize      1\nSSARenameTime       0\nInsertPHITime       0\nGenMUCHITime        0.003\nGenRegionTime       0\nTotalMSSATime       0.003\nBBHasMSSAPhi        0\nStoreHasChi         1\nMaxRegSize          1\nMemRegions          1\nFunHasRetMu         1\nFunEntryChi         1\nStoreChiNode        1\nLoadMuNode          0\nMSSAPhi             0\nLoadHasMu           0\nCSChiNode           0\nCSMuNode            0\nCSHasChi            0\nFunRetMu            1\nFunHasEntryChi      1\nCSHasMu             0\n#######################################################\n\n****SVFG Statistics****\n\n************************\n################ (program : )###############\n-------------------------------------------------------\nOptTime             0\nATNodeTime          0\nTLNodeTime          0\nConnDirEdgeTime     0\nAvgWeight           1\nConnIndEdgeTime     0\nTotalTime           0\nMaxIndOutDeg        1\nMaxIndInDeg         1\nGep                 1\nAddr                5\nActualParam         1\nFormalRet           1\nAvgOutDegree        0\nActualOut           0\nStore               1\nAvgIndOutDeg        1\nActualIn            0\nAvgInDegree         0\nFormalParam         0\nTotalNode           15\nCopy                1\nFormalIn            1\nDirectCallEdge      0\nFormalOut           1\nPHI                 1\nMSSAPhi             0\nLoad                0\nIndCallEdge         0\nTotalEdge           7\nDirectEdge          5\nAvgIndInDeg         1\nActualRet           1\nIndirectEdge        2\nIndirectEdgeLabels  2\nIndRetEdge          0\nDirectRetEdge       0\nMaxInDegree         2\nMaxOutDegree        1\n#######################################################\n\n****Memory SSA Statistics****\n\n************************\n################ (program : )###############\n-------------------------------------------------------\nAverageRegSize      0\nSSARenameTime       0\nInsertPHITime       0\nGenMUCHITime        0.003\nGenRegionTime       0\nTotalMSSATime       0\nBBHasMSSAPhi        0\nStoreHasChi         0\nMaxRegSize          0\nMemRegions          0\nFunHasRetMu         1\nFunEntryChi         0\nStoreChiNode        0\nLoadMuNode          0\nMSSAPhi             0\nLoadHasMu           0\nCSChiNode           0\nCSMuNode            0\nCSHasChi            0\nFunRetMu            0\nFunHasEntryChi      0\nCSHasMu             0\n#######################################################\n\n****SVFG Statistics****\n\n************************\n################ (program : )###############\n-------------------------------------------------------\nOptTime             0\nATNodeTime          0\nTLNodeTime          0\nConnDirEdgeTime     0\nAvgWeight           0\nConnIndEdgeTime     0\nTotalTime           0.001\nMaxIndOutDeg        0\nMaxIndInDeg         0\nGep                 1\nAddr                4\nActualParam         0\nFormalRet           0\nAvgOutDegree        0\nActualOut           0\nStore               0\nAvgIndOutDeg        0\nActualIn            0\nAvgInDegree         0\nFormalParam         0\nTotalNode           7\nCopy                1\nFormalIn            0\nDirectCallEdge      0\nFormalOut           0\nPHI                 0\nMSSAPhi             0\nLoad                0\nIndCallEdge         0\nTotalEdge           2\nDirectEdge          2\nAvgIndInDeg         0\nActualRet           0\nIndirectEdge        0\nIndirectEdgeLabels  0\nIndRetEdge          0\nDirectRetEdge       0\nMaxInDegree         1\nMaxOutDegree        1\n#######################################################\nWriting 'pag.dot'...\nWriting 'callgraph.dot'...\nWriting 'icfg.dot'...\nWriting 'vfg.dot'...\nWriting 'svfg.dot'...\n",
    "graphs": [
      {
        "name": "callgraph.dot",
        "graph": "digraph \"Call Graph\" {\n\tlabel=\"Call Graph\";\n\n\tNode0x5cf12bc391c0 [shape=record,shape=Mrecord,label=\"{CallGraphNode ID: 1 \\{fun: printf\\}}\"];\n\tNode0x5cf12bc39640 [shape=record,shape=box,label=\"{CallGraphNode ID: 0 \\{fun: main\\}|{<s0>1}}\"];\n\tNode0x5cf12bc39640:s0 -> Node0x5cf12bc391c0[color=black];\n}\n"
      },
      {
        "name": "icfg.dot",
        "graph": "digraph \"ICFG\" {\n\tlabel=\"ICFG\";\n\n\tNode0x5cf12bc4aa70 [shape=record,color=green, label=\"{NodeID: 9\\nFunExitBlockNode ID: 9 Exit(\\{  \\})\\n \\{fun: main\\}}\"];\n\tNode0x5cf12bc4a800 [shape=record,color=blue,label=\"{NodeID: 8\\nRetBlockNode ID: 8   %call = call i32 (i8*, ...) @printf(i8* noundef %0), !dbg !15 \\{ ln: 4  cl: 4  fl: example.c \\} \\{fun: main\\}}\"];\n\tNode0x5cf12bc4a800 -> Node0x5cf12bc4a740[style=solid];\n\tNode0x5cf12bc4a740 [shape=record,color=black,label=\"{NodeID: 7\\nIntraBlockNode ID: 7      ret i32 0, !dbg !16 \\{ ln: 5  cl: 4  fl: example.c \\}    \\{fun: main\\}}\"];\n\tNode0x5cf12bc4a740 -> Node0x5cf12bc4aa70[style=solid];\n\tNode0x5cf12bc4a610 [shape=record,color=yellow,label=\"{NodeID: 6\\nFunEntryBlockNode ID: 6 Entry()\\n \\{fun: printf\\}}\"];\n\tNode0x5cf12bc387f0 [shape=record,color=red,label=\"{NodeID: 5\\nCallBlockNode ID: 5   %call = call i32 (i8*, ...) @printf(i8* noundef %0), !dbg !15 \\{ ln: 4  cl: 4  fl: example.c \\} \\{fun: main\\}|{|<s1>0x5cf12bc38110}}\"];\n\tNode0x5cf12bc387f0 -> Node0x5cf12bc4a800[style=solid];\n\tNode0x5cf12bc387f0:s1 -> Node0x5cf12bc4a610[style=solid,color=red];\n\tNode0x5cf12bc4a480 [shape=record,color=black,label=\"{NodeID: 4\\nIntraBlockNode ID: 4   NormalGepPE: [13\\<--4]  \\n   %0 = getelementptr [14 x i8], [14 x i8]* @.str, i64 0, i64 0 \\{  \\} \\{fun: main\\}}\"];\n\tNode0x5cf12bc4a480 -> Node0x5cf12bc387f0[style=solid];\n\tNode0x5cf12bc4a360 [shape=record,color=black,label=\"{NodeID: 3\\nIntraBlockNode ID: 3      store i32 0, i32* %retval, align 4 \\{  \\}    \\{fun: main\\}}\"];\n\tNode0x5cf12bc4a360 -> Node0x5cf12bc4a480[style=solid];\n\tNode0x5cf12bc4a0f0 [shape=record,color=black,label=\"{NodeID: 2\\nIntraBlockNode ID: 2   AddrPE: [9\\<--10]  \\n   %retval = alloca i32, align 4 \\{  \\} \\{fun: main\\}}\"];\n\tNode0x5cf12bc4a0f0 -> Node0x5cf12bc4a360[style=solid];\n\tNode0x5cf12bc49f90 [shape=record,color=yellow,label=\"{NodeID: 1\\nFunEntryBlockNode ID: 1 Entry(\\{ in line: 2 file: example.c \\})\\n \\{fun: main\\}}\"];\n\tNode0x5cf12bc49f90 -> Node0x5cf12bc31f20[style=solid];\n\tNode0x5cf12bc49f90 -> Node0x5cf12bc4a0f0[style=solid];\n\tNode0x5cf12bc31f20 [shape=record,color=purple,label=\"{NodeID: 0\\nCopyPE: [2\\<--3]  \\n i8* null \\{ constant data \\}AddrPE: [4\\<--1]  \\n @.str = private unnamed_addr constant [14 x i8] c\\\"Hello, World!\\\\00\\\", align 1 \\{ Glob  \\}AddrPE: [4\\<--1]  \\n @.str = private unnamed_addr constant [14 x i8] c\\\"Hello, World!\\\\00\\\", align 1 \\{ Glob  \\}AddrPE: [6\\<--7]  \\n main \\{ in line: 2 file: example.c \\}AddrPE: [15\\<--16]  \\n printf \\{  \\}}\"];\n}\n"
      },
      {
        "name": "pag.dot",
        "graph": "digraph \"PAG\" {\n\tlabel=\"PAG\";\n\n\tNode0x5cf12bc4c9d0 [shape=record,shape=Mrecord,label=\"{[main] RetPN ID: 8 unique return node for function main}\"];\n\tNode0x5cf12bc4c8a0 [shape=record,shape=box3d,label=\"{[printf] FIObjPN ID: 16 (base object)\\n printf \\{  \\}}\"];\n\tNode0x5cf12bc4c8a0 -> Node0x5cf12bc4be10[color=green];\n\tNode0x5cf12bc4c700 [shape=record,shape=box3d,label=\"{[main] FIObjPN ID: 10 (base object)\\n   %retval = alloca i32, align 4 \\{  \\}}\"];\n\tNode0x5cf12bc4c700 -> Node0x5cf12bc4b950[color=green];\n\tNode0x5cf12bc4c560 [shape=record,shape=box3d,label=\"{[main] FIObjPN ID: 7 (base object)\\n main \\{ in line: 2 file: example.c \\}}\"];\n\tNode0x5cf12bc4c560 -> Node0x5cf12bc4b820[color=green];\n\tNode0x5cf12bc4c3c0 [shape=record,shape=box,label=\"{[main] ValPN ID: 13\\n   %0 = getelementptr [14 x i8], [14 x i8]* @.str, i64 0, i64 0 \\{  \\}}\"];\n\tNode0x5cf12bc4ae80 [shape=record,shape=tab,label=\"{DummyObjPN ID: 1}\"];\n\tNode0x5cf12bc4ae80 -> Node0x5cf12bc4b6f0[color=green];\n\tNode0x5cf12bc4afb0 [shape=record,shape=diamond,label=\"{DummyValPN ID: 2}\"];\n\tNode0x5cf12bc4be10 [shape=record,shape=box,label=\"{[printf] ValPN ID: 15\\n printf \\{  \\}}\"];\n\tNode0x5cf12bc4b0e0 [shape=record,shape=diamond,label=\"{DummyValPN ID: 3}\"];\n\tNode0x5cf12bc4b0e0 -> Node0x5cf12bc4afb0[color=black];\n\tNode0x5cf12bc4b6f0 [shape=record,shape=box,label=\"{ValPN ID: 4\\n @.str = private unnamed_addr constant [14 x i8] c\\\"Hello, World!\\\\00\\\", align 1 \\{ Glob  \\}}\"];\n\tNode0x5cf12bc4b6f0 -> Node0x5cf12bc4c3c0[color=purple];\n\tNode0x5cf12bc4b820 [shape=record,shape=box,label=\"{[main] ValPN ID: 6\\n main \\{ in line: 2 file: example.c \\}}\"];\n\tNode0x5cf12bc4b950 [shape=record,shape=box,label=\"{[main] ValPN ID: 9\\n   %retval = alloca i32, align 4 \\{  \\}}\"];\n}\n"
      },
      {
        "name": "svfg.dot",
        "graph": "digraph \"SVFG\" {\n\tlabel=\"SVFG\";\n\n\tNode0x5cf12bc389e0 [shape=record,color=yellow,penwidth=2,label=\"{FormalOUTSVFGNode ID: 14 \\{fun: main\\}RETMU(2V_2)\\npts\\{10 \\}\\n}\"];\n\tNode0x5cf12bc38570 [shape=record,color=yellow,penwidth=2,label=\"{FormalINSVFGNode ID: 13 \\{fun: main\\}2V_1 = ENCHI(MR_2V_0)\\npts\\{10 \\}\\n}\"];\n\tNode0x5cf12bc38570 -> Node0x5cf12bc7cb20[style=dashed];\n\tNode0x5cf12bc717d0 [shape=record,color=grey,label=\"{NullPtrVFGNode ID: 0 PAGNode ID: 3\\n}\"];\n\tNode0x5cf12bc717d0 -> Node0x5cf12bc7c860[style=solid];\n\tNode0x5cf12bc711e0 [shape=record,color=green,label=\"{AddrVFGNode ID: 1 AddrPE: [4\\<--1]  \\n @.str = private unnamed_addr constant [14 x i8] c\\\"Hello, World!\\\\00\\\", align 1 \\{ Glob  \\}}\"];\n\tNode0x5cf12bc711e0 -> Node0x5cf12bc7c9c0[style=solid];\n\tNode0x5cf12bc7c4c0 [shape=record,color=green,label=\"{AddrVFGNode ID: 4 AddrPE: [9\\<--10]  \\n   %retval = alloca i32, align 4 \\{  \\}}\"];\n\tNode0x5cf12bc7c4c0 -> Node0x5cf12bc7cb20[style=solid];\n\tNode0x5cf12bc7c860 [shape=record,color=black,label=\"{CopyVFGNode ID: 6 CopyPE: [2\\<--3]  \\n i8* null \\{ constant data \\}}\"];\n\tNode0x5cf12bc7c9c0 [shape=record,color=purple,label=\"{GepVFGNode ID: 7 NormalGepPE: [13\\<--4]  \\n   %0 = getelementptr [14 x i8], [14 x i8]* @.str, i64 0, i64 0 \\{  \\}}\"];\n\tNode0x5cf12bc7c9c0 -> Node0x5cf12bc7cc50[style=solid];\n\tNode0x5cf12bc7cb20 [shape=record,color=blue,label=\"{StoreVFGNode ID: 8 StorePE: [9\\<--12]  \\n   store i32 0, i32* %retval, align 4 \\{  \\}}\"];\n\tNode0x5cf12bc7cb20 -> Node0x5cf12bc389e0[style=dashed];\n\tNode0x5cf12bc7cc50 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 9 CS[\\{ ln: 4  cl: 4  fl: example.c \\}]ValPN ID: 13\\n   %0 = getelementptr [14 x i8], [14 x i8]* @.str, i64 0, i64 0 \\{  \\}}\"];\n\tNode0x5cf12bc7cfc0 [shape=record,color=yellow,penwidth=2,label=\"{FormalRetVFGNode ID: 11 Fun[main]RetPN ID: 8 unique return node for function main}\"];\n\tNode0x5cf12bc71860 [shape=record,color=black,label=\"{IntraPHIVFGNode ID: 12 PAGEdge: [8 = PHI(12, )]    main \\{ in line: 2 file: example.c \\}}\"];\n\tNode0x5cf12bc71860 -> Node0x5cf12bc7cfc0[style=solid];\n}\n"
      },
      {
        "name": "vfg.dot",
        "graph": "digraph \"VFG\" {\n\tlabel=\"VFG\";\n\n\tNode0x5cf12bc6f040 [shape=record,color=black,label=\"{IntraPHIVFGNode ID: 12 PAGEdge: [8 = PHI(12, )]    main \\{ in line: 2 file: example.c \\}}\"];\n\tNode0x5cf12bc6f040 -> Node0x5cf12bc62860[style=solid];\n\tNode0x5cf12bc62860 [shape=record,color=yellow,penwidth=2,label=\"{FormalRetVFGNode ID: 11 Fun[main]RetPN ID: 8 unique return node for function main}\"];\n\tNode0x5cf12bc6ebc0 [shape=record,color=yellow,penwidth=2,label=\"{ActualRetVFGNode ID: 10 CS[\\{ ln: 4  cl: 4  fl: example.c \\}]ValPN ID: 14\\n   %call = call i32 (i8*, ...) @printf(i8* noundef %0), !dbg !15 \\{ ln: 4  cl: 4  fl: example.c \\}}\"];\n\tNode0x5cf12bc6ea20 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 9 CS[\\{ ln: 4  cl: 4  fl: example.c \\}]ValPN ID: 13\\n   %0 = getelementptr [14 x i8], [14 x i8]* @.str, i64 0, i64 0 \\{  \\}}\"];\n\tNode0x5cf12bc6e8f0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 8 StorePE: [9\\<--12]  \\n   store i32 0, i32* %retval, align 4 \\{  \\}}\"];\n\tNode0x5cf12bc6e790 [shape=record,color=purple,label=\"{GepVFGNode ID: 7 NormalGepPE: [13\\<--4]  \\n   %0 = getelementptr [14 x i8], [14 x i8]* @.str, i64 0, i64 0 \\{  \\}}\"];\n\tNode0x5cf12bc6e790 -> Node0x5cf12bc6ea20[style=solid];\n\tNode0x5cf12bc6e630 [shape=record,color=black,label=\"{CopyVFGNode ID: 6 CopyPE: [2\\<--3]  \\n i8* null \\{ constant data \\}}\"];\n\tNode0x5cf12bc6e4d0 [shape=record,color=green,label=\"{AddrVFGNode ID: 5 AddrPE: [15\\<--16]  \\n printf \\{  \\}}\"];\n\tNode0x5cf12bc6e320 [shape=record,color=green,label=\"{AddrVFGNode ID: 4 AddrPE: [9\\<--10]  \\n   %retval = alloca i32, align 4 \\{  \\}}\"];\n\tNode0x5cf12bc6e320 -> Node0x5cf12bc6e8f0[style=solid];\n\tNode0x5cf12bc6e250 [shape=record,color=green,label=\"{AddrVFGNode ID: 3 AddrPE: [6\\<--7]  \\n main \\{ in line: 2 file: example.c \\}}\"];\n\tNode0x5cf12bc6e180 [shape=record,color=green,label=\"{AddrVFGNode ID: 2 AddrPE: [12\\<--1]  \\n i32 0 \\{ constant data \\}}\"];\n\tNode0x5cf12bc6f140 [shape=record,color=green,label=\"{AddrVFGNode ID: 1 AddrPE: [4\\<--1]  \\n @.str = private unnamed_addr constant [14 x i8] c\\\"Hello, World!\\\\00\\\", align 1 \\{ Glob  \\}}\"];\n\tNode0x5cf12bc6f140 -> Node0x5cf12bc6e790[style=solid];\n\tNode0x5cf12bc3d7d0 [shape=record,color=grey,label=\"{NullPtrVFGNode ID: 0 PAGNode ID: 3\\n}\"];\n\tNode0x5cf12bc3d7d0 -> Node0x5cf12bc6e630[style=solid];\n}\n"
      }
    ],
    "llvm": "; ModuleID = 'example.c'\nsource_filename = \"example.c\"\ntarget datalayout = \"e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128\"\ntarget triple = \"x86_64-pc-linux-gnu\"\n\n@.str = private unnamed_addr constant [14 x i8] c\"Hello, World!\\00\", align 1\n\n; Function Attrs: noinline nounwind optnone uwtable\ndefine dso_local i32 @main() #0 !dbg !10 {\nentry:\n  %retval = alloca i32, align 4\n  store i32 0, i32* %retval, align 4\n  %call = call i32 (i8*, ...) @printf(i8* noundef getelementptr inbounds ([14 x i8], [14 x i8]* @.str, i64 0, i64 0)), !dbg !15\n  ret i32 0, !dbg !16\n}\n\ndeclare i32 @printf(i8* noundef, ...) #1\n\nattributes #0 = { noinline nounwind optnone uwtable \"frame-pointer\"=\"all\" \"min-legal-vector-width\"=\"0\" \"no-trapping-math\"=\"true\" \"stack-protector-buffer-size\"=\"8\" \"target-cpu\"=\"x86-64\" \"target-features\"=\"+cx8,+fxsr,+mmx,+sse,+sse2,+x87\" \"tune-cpu\"=\"generic\" }\nattributes #1 = { \"frame-pointer\"=\"all\" \"no-trapping-math\"=\"true\" \"stack-protector-buffer-size\"=\"8\" \"target-cpu\"=\"x86-64\" \"target-features\"=\"+cx8,+fxsr,+mmx,+sse,+sse2,+x87\" \"tune-cpu\"=\"generic\" }\n\n!llvm.dbg.cu = !{!0}\n!llvm.module.flags = !{!2, !3, !4, !5, !6, !7, !8}\n!llvm.ident = !{!9}\n\n!0 = distinct !DICompileUnit(language: DW_LANG_C99, file: !1, producer: \"Ubuntu clang version 14.0.0-1ubuntu1.1\", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, splitDebugInlining: false, nameTableKind: None)\n!1 = !DIFile(filename: \"example.c\", directory: \"/media/samiksha/Windows/Users/samik/Desktop/capstoneProject2024/api\", checksumkind: CSK_MD5, checksum: \"4e14cd56ad8f0de91c9a29f8e86075ad\")\n!2 = !{i32 7, !\"Dwarf Version\", i32 5}\n!3 = !{i32 2, !\"Debug Info Version\", i32 3}\n!4 = !{i32 1, !\"wchar_size\", i32 4}\n!5 = !{i32 7, !\"PIC Level\", i32 2}\n!6 = !{i32 7, !\"PIE Level\", i32 2}\n!7 = !{i32 7, !\"uwtable\", i32 1}\n!8 = !{i32 7, !\"frame-pointer\", i32 2}\n!9 = !{!\"Ubuntu clang version 14.0.0-1ubuntu1.1\"}\n!10 = distinct !DISubprogram(name: \"main\", scope: !1, file: !1, line: 2, type: !11, scopeLine: 2, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !14)\n!11 = !DISubroutineType(types: !12)\n!12 = !{!13}\n!13 = !DIBasicType(name: \"int\", size: 32, encoding: DW_ATE_signed)\n!14 = !{}\n!15 = !DILocation(line: 4, column: 4, scope: !10)\n!16 = !DILocation(line: 5, column: 4, scope: !10)\n"
  }
  return sampleResponse2;
};

const sampleResponse2 = {
  "name": "Resultant Graphs",
  "output": "\n*********CallGraph Stats***************\n################ (program : )###############\n-------------------------------------------------------\nCalRetPairInCycle   0\nTotalEdge           3\nMaxNodeInCycle      0\nNodeInCycle         0\nTotalCycle          0\nTotalNode           4\n#######################################################\n\n*********General Stats***************\n################ (program : )###############\nAddrsNum            14\nTotalFieldObjects   0\nStoresNum           10\nBitCastNumber       0\nFSObjNum            12\nBBWith3Succ         0\nFIObjNum            0\nLoadsNum            10\nMaxStructSize       0\nIndCallSites        0\nGepsNum             0\nBBWith2Succ         1\nTotalPTAPAGEdges    12\nTotalPAGEdges       110\nTotalPointers       61\nReturnsNum          1\nVarArrayObj         0\nCopysNum            3\nConstArrayObj       0\nCallsNum            2\nTotalObjects        13\nFunctionObjs        4\nGlobalObjs          0\nHeapObjs            1\nLocalVarInRecur     0\nStackObjs           7\nConstStructObj      0\nVarStructObj        0\nNonPtrObj           11\nTotalCallSite       3\n-------------------------------------------------------\n#######################################################\n\n*********Constraint Graph Stats***************\n################ (program : )###############\n-------------------------------------------------------\nAvgIn/OutEdge       0.5\nAvgIn/OutAddrEdge   0.458333\nAvgIn/OutLoadEdge   0\nAvgIn/OutCopyEdge   0.0416667\nMaxInAddrEdge       1\nMaxOutStoreEdge     0\nNumOfCGNode         80\nTotalValidNode      24\nAvgIn/OutStoreEdge  0\nTotalValidObjNode   11\nNumOfGeps           0\nNumOfCGEdge         1\nNumOfAddrs          11\nMaxOutAddrEdge      1\nNumOfLoads          0\nNumOfStores         0\nMaxOutLoadEdge      0\nNumOfCopys          1\nMaxOutCopyEdge      1\nMaxInStoreEdge      0\nMaxInLoadEdge       0\nMaxInCopyEdge       1\n#######################################################\n\n*********Andersen Pointer Analysis Stats***************\n################ (program : )###############\n-------------------------------------------------------\nAvgTopLvlPtsSize    1\nAvgPtsSetSize       0.1375\nCollapseTime        0\nUpdateCGTime        0\nCopyGepTime         0\nSCCMergeTime        0\nSCCDetectTime       0\nLoadStoreTime       0\nTotalTime           0\nMaxNodesInSCC       0\nTotalPWCCycleNum    0\nTotalCycleNum       0\nIndEdgeSolved       0\nIterations          1\nNodesInCycles       0\nMaxPtsSetSize       1\nNumOfSCCDetect      1\nIndCallSites        0\nDYFieldObjs         0\nMemObjects          13\nPointers            61\nNumOfFieldExpand    0\nDYFieldPtrs         0\nNumOfSFRs           0\nPointsToBlkPtr      0\nGepProcessed        0\nLoadProcessed       0\nCopyProcessed       0\nStoreProcessed      0\nAddrProcessed       11\nTotalObjects        13\nPointsToConstPtr    0\nNullPointer         0\nTotalPointers       61\n#######################################################\n\n****Memory SSA Statistics****\n\n************************\n################ (program : )###############\n-------------------------------------------------------\nAverageRegSize      1\nSSARenameTime       0\nInsertPHITime       0\nGenMUCHITime        0.003\nGenRegionTime       0\nTotalMSSATime       0.003\nBBHasMSSAPhi        1\nStoreHasChi         10\nMaxRegSize          1\nMemRegions          7\nFunHasRetMu         2\nFunEntryChi         7\nStoreChiNode        10\nLoadMuNode          10\nMSSAPhi             2\nLoadHasMu           10\nCSChiNode           0\nCSMuNode            0\nCSHasChi            0\nFunRetMu            7\nFunHasEntryChi      2\nCSHasMu             0\n#######################################################\n\n****SVFG Statistics****\n\n************************\n################ (program : )###############\n-------------------------------------------------------\nOptTime             0\nATNodeTime          0\nTLNodeTime          0\nConnDirEdgeTime     0\nAvgWeight           1\nConnIndEdgeTime     0\nTotalTime           0\nMaxIndOutDeg        4\nMaxIndInDeg         2\nGep                 0\nAddr                14\nActualParam         4\nFormalRet           2\nAvgOutDegree        1\nActualOut           0\nStore               10\nAvgIndOutDeg        1\nActualIn            0\nAvgInDegree         1\nFormalParam         2\nTotalNode           72\nCopy                1\nFormalIn            7\nDirectCallEdge      2\nFormalOut           7\nPHI                 2\nMSSAPhi             2\nLoad                10\nIndCallEdge         0\nTotalEdge           77\nDirectEdge          46\nAvgIndInDeg         1\nActualRet           1\nIndirectEdge        31\nIndirectEdgeLabels  31\nIndRetEdge          0\nDirectRetEdge       1\nMaxInDegree         3\nMaxOutDegree        7\n#######################################################\n\n****Memory SSA Statistics****\n\n************************\n################ (program : )###############\n-------------------------------------------------------\nAverageRegSize      0\nSSARenameTime       0\nInsertPHITime       0\nGenMUCHITime        0.003\nGenRegionTime       0\nTotalMSSATime       0\nBBHasMSSAPhi        0\nStoreHasChi         0\nMaxRegSize          0\nMemRegions          0\nFunHasRetMu         2\nFunEntryChi         0\nStoreChiNode        0\nLoadMuNode          0\nMSSAPhi             0\nLoadHasMu           0\nCSChiNode           0\nCSMuNode            0\nCSHasChi            0\nFunRetMu            0\nFunHasEntryChi      0\nCSHasMu             0\n#######################################################\n\n****SVFG Statistics****\n\n************************\n################ (program : )###############\n-------------------------------------------------------\nOptTime             0\nATNodeTime          0\nTLNodeTime          0\nConnDirEdgeTime     0\nAvgWeight           0\nConnIndEdgeTime     0\nTotalTime           0\nMaxIndOutDeg        0\nMaxIndInDeg         0\nGep                 0\nAddr                11\nActualParam         0\nFormalRet           0\nAvgOutDegree        0\nActualOut           0\nStore               0\nAvgIndOutDeg        0\nActualIn            0\nAvgInDegree         0\nFormalParam         0\nTotalNode           13\nCopy                1\nFormalIn            0\nDirectCallEdge      0\nFormalOut           0\nPHI                 0\nMSSAPhi             0\nLoad                0\nIndCallEdge         0\nTotalEdge           1\nDirectEdge          1\nAvgIndInDeg         0\nActualRet           0\nIndirectEdge        0\nIndirectEdgeLabels  0\nIndRetEdge          0\nDirectRetEdge       0\nMaxInDegree         1\nMaxOutDegree        1\n#######################################################\nWriting 'pag.dot'...\nWriting 'callgraph.dot'...\nWriting 'icfg.dot'...\nWriting 'vfg.dot'...\nWriting 'svfg.dot'...\n\n*********General Stats***************\n################ (program : example.ll)###############\nAddrsNum            14\nBBWith2Succ         1\nBBWith3Succ         0\nCallsNum            2\nConstArrayObj       0\nConstStructObj      0\nConstantObj         0\nCopysNum            1\nFIObjNum            0\nFSObjNum            12\nFunctionObjs        4\nGepsNum             0\nGlobalObjs          0\nHeapObjs            0\nIndCallSites        0\nLoadsNum            10\nMaxStructSize       0\nNonPtrObj           12\nReturnsNum          1\nStackObjs           7\nStoresNum           10\nTotalCallSite       3\nTotalFieldObjects   0\nTotalObjects        13\nTotalPTASVFStmts    12\nTotalPointers       61\nTotalSVFStmts       49\nVarArrayObj         0\nVarStructObj        0\n----------------Time and memory stats--------------------\nLLVMIRTime          0.007\nSVFIRTime           0\nSymbolTableTime     0\n#######################################################\n\n*********CallGraph Stats (Andersen analysis)***************\n################ (program : example.ll)###############\n----------------Numbers stats----------------------------\nCalRetPairInCycle   0\nMaxNodeInCycle      0\nNodeInCycle         0\nTotalCycle          0\nTotalEdge           3\nTotalNode           4\n#######################################################\n\n*********Andersen Pointer Analysis Stats***************\n################ (program : example.ll)###############\n----------------Time and memory stats--------------------\nAvgIn/OutAddrEdge   0.458333\nAvgIn/OutCopyEdge   0.0416667\nAvgIn/OutEdge       0.5\nAvgIn/OutLoadEdge   0\nAvgIn/OutStoreEdge  0\nAvgPtsSetSize       0.1375\nAvgTopLvlPtsSize    0.916667\nCollapseTime        0\nCopyGepTime         0\nLoadStoreTime       0\nMemoryUsageVmrss    256\nMemoryUsageVmsize   0\nSCCDetectTime       0\nSCCMergeTime        0\nTotalTime           0\nUpdateCGTime        0\n----------------Numbers stats----------------------------\nAddrProcessed       11\nCopyProcessed       0\nDummyFieldPtrs      0\nFieldObjs           0\nGepProcessed        0\nIndCallSites        0\nIndEdgeSolved       0\nLoadProcessed       0\nLocalVarInRecur     0\nMaxInAddrEdge       1\nMaxInCopyEdge       1\nMaxInLoadEdge       0\nMaxInStoreEdge      0\nMaxNodesInSCC       0\nMaxOutAddrEdge      1\nMaxOutCopyEdge      1\nMaxOutLoadEdge      0\nMaxOutStoreEdge     0\nMaxPtsSetSize       1\nMemObjects          13\nNodesInCycles       0\nNullPointer         0\nNumOfAddrs          11\nNumOfCGEdge         1\nNumOfCGNode         26\nNumOfCopys          1\nNumOfFieldExpand    0\nNumOfGeps           0\nNumOfLoads          0\nNumOfSCCDetect      1\nNumOfSFRs           0\nNumOfStores         0\nNumOfValidNode      24\nNumOfValidObjNode   11\nPointers            61\nPointsToBlkPtr      0\nPointsToConstPtr    0\nSolveIterations     1\nStoreProcessed      0\nTotalCycleNum       0\nTotalObjects        13\nTotalPWCCycleNum    0\nTotalPointers       61\n#######################################################\n\n****Persistent Points-To Cache Statistics: Andersen's analysis bitvector****\n################ (program : example.ll)###############\nUniquePointsToSets       12\nTotalUnions              11\nPropertyUnions           11\nUniqueUnions             0\nLookupUnions             0\nPreemptiveUnions         0\nTotalComplements         26\nPropertyComplements      26\nUniqueComplements        0\nLookupComplements        0\nPreemptiveComplements    0\nTotalIntersections       0\nPropertyIntersections    0\nUniqueIntersections      0\nLookupIntersections      0\nPreemptiveIntersections  0\n#######################################################\nWriting 'ptacg.dot'...\n****Thread Call Graph Statistics****\n\n************************\n################ (program : example.ll)###############\n----------------Numbers stats----------------------------\nNumOfForkEdge       0\nNumOfForkSite       0\nNumOfIndCallEdge    0\nNumOfIndForkEdge    0\nNumOfIndForkSite    0\nNumOfJoinEdge       0\nNumOfJoinSite       0\n#######################################################\n\n****Thread Creation Tree Statistics****\n\n************************\n################ (program : example.ll)###############\n----------------Time and memory stats--------------------\nBuildingTCTTime     0\n----------------Numbers stats----------------------------\nMaxCxtSize          0\nNumOfCandidateFun   0\nNumOfTCTEdge        0\nNumOfTCTNode        0\nNumOfTotalFun       4\n#######################################################\nWriting 'tcg.dot'...\u001b[1;34m --- Analysis Result Validation ---\n\u001b[1;0m\n\u001b[1;34m --- Lock Analysis Result Validation ---\n\u001b[1;0m\n*********General Stats***************\n################ (program : example.ll)###############\nAddrsNum            14\nBBWith2Succ         1\nBBWith3Succ         0\nCallsNum            2\nConstArrayObj       0\nConstStructObj      0\nConstantObj         0\nCopysNum            1\nFIObjNum            0\nFSObjNum            12\nFunctionObjs        4\nGepsNum             0\nGlobalObjs          0\nHeapObjs            0\nIndCallSites        0\nLoadsNum            10\nMaxStructSize       0\nNonPtrObj           12\nReturnsNum          1\nStackObjs           7\nStoresNum           10\nTotalCallSite       3\nTotalFieldObjects   0\nTotalObjects        13\nTotalPTASVFStmts    12\nTotalPointers       61\nTotalSVFStmts       49\nVarArrayObj         0\nVarStructObj        0\n----------------Time and memory stats--------------------\nLLVMIRTime          0.013\nSVFIRTime           0\nSymbolTableTime     0\n#######################################################\n\n*********CallGraph Stats (Andersen analysis)***************\n################ (program : example.ll)###############\n----------------Numbers stats----------------------------\nCalRetPairInCycle   0\nMaxNodeInCycle      0\nNodeInCycle         0\nTotalCycle          0\nTotalEdge           3\nTotalNode           4\n#######################################################\n\n*********Andersen Pointer Analysis Stats***************\n################ (program : example.ll)###############\n----------------Time and memory stats--------------------\nAvgIn/OutAddrEdge   0.458333\nAvgIn/OutCopyEdge   0.0416667\nAvgIn/OutEdge       0.5\nAvgIn/OutLoadEdge   0\nAvgIn/OutStoreEdge  0\nAvgPtsSetSize       0.1375\nAvgTopLvlPtsSize    0.916667\nCollapseTime        0\nCopyGepTime         0\nLoadStoreTime       0\nMemoryUsageVmrss    256\nMemoryUsageVmsize   0\nSCCDetectTime       0\nSCCMergeTime        0\nTotalTime           0\nUpdateCGTime        0\n----------------Numbers stats----------------------------\nAddrProcessed       11\nCopyProcessed       0\nDummyFieldPtrs      0\nFieldObjs           0\nGepProcessed        0\nIndCallSites        0\nIndEdgeSolved       0\nLoadProcessed       0\nLocalVarInRecur     0\nMaxInAddrEdge       1\nMaxInCopyEdge       1\nMaxInLoadEdge       0\nMaxInStoreEdge      0\nMaxNodesInSCC       0\nMaxOutAddrEdge      1\nMaxOutCopyEdge      1\nMaxOutLoadEdge      0\nMaxOutStoreEdge     0\nMaxPtsSetSize       1\nMemObjects          13\nNodesInCycles       0\nNullPointer         0\nNumOfAddrs          11\nNumOfCGEdge         1\nNumOfCGNode         26\nNumOfCopys          1\nNumOfFieldExpand    0\nNumOfGeps           0\nNumOfLoads          0\nNumOfSCCDetect      1\nNumOfSFRs           0\nNumOfStores         0\nNumOfValidNode      24\nNumOfValidObjNode   11\nPointers            61\nPointsToBlkPtr      0\nPointsToConstPtr    0\nSolveIterations     1\nStoreProcessed      0\nTotalCycleNum       0\nTotalObjects        13\nTotalPWCCycleNum    0\nTotalPointers       61\n#######################################################\n\n****Persistent Points-To Cache Statistics: Andersen's analysis bitvector****\n################ (program : example.ll)###############\nUniquePointsToSets       12\nTotalUnions              11\nPropertyUnions           11\nUniqueUnions             0\nLookupUnions             0\nPreemptiveUnions         0\nTotalComplements         26\nPropertyComplements      26\nUniqueComplements        0\nLookupComplements        0\nPreemptiveComplements    0\nTotalIntersections       0\nPropertyIntersections    0\nUniqueIntersections      0\nLookupIntersections      0\nPreemptiveIntersections  0\n#######################################################\n\n*********Memory SSA Statistics***************\n################ (program : example.ll)###############\n----------------Time and memory stats--------------------\nAverageRegSize      0\nGenMUCHITime        0\nGenRegionTime       0\nInsertPHITime       0\nSSARenameTime       0\nTotalMSSATime       0\n----------------Numbers stats----------------------------\nBBHasMSSAPhi        0\nCSChiNode           0\nCSHasChi            0\nCSHasMu             0\nCSMuNode            0\nFunEntryChi         0\nFunHasEntryChi      0\nFunHasRetMu         2\nFunRetMu            0\nLoadHasMu           0\nLoadMuNode          0\nMSSAPhi             0\nMaxRegSize          0\nMemRegions          0\nStoreChiNode        0\nStoreHasChi         0\n#######################################################\n\n*********SVFG Statistics***************\n################ (program : example.ll)###############\n----------------Time and memory stats--------------------\nATNodeTime          0\nAvgWeight           0\nConnDirEdgeTime     0\nConnIndEdgeTime     0\nOptTime             0\nTLNodeTime          0\nTotalTime           0\n----------------Numbers stats----------------------------\nActualIn            0\nActualOut           0\nActualParam         0\nActualRet           0\nAddr                11\nAvgInDegree         0\nAvgIndInDeg         0\nAvgIndOutDeg        0\nAvgOutDegree        0\nCopy                1\nDirectCallEdge      0\nDirectEdge          1\nDirectRetEdge       0\nFormalIn            0\nFormalOut           0\nFormalParam         0\nFormalRet           0\nGep                 0\nIndCallEdge         0\nIndRetEdge          0\nIndirectEdge        0\nIndirectEdgeLabels  0\nLoad                0\nMSSAPhi             0\nMaxInDegree         1\nMaxIndInDeg         0\nMaxIndOutDeg        0\nMaxOutDegree        1\nPHI                 0\nStore               0\nTotalEdge           1\nTotalNode           13\n#######################################################\n\n*********SVFG Statistics***************\n################ (program : example.ll)###############\n----------------Time and memory stats--------------------\nATNodeTime          0\nAvgWeight           0\nConnDirEdgeTime     0\nConnIndEdgeTime     0\nOptTime             0\nTLNodeTime          0\nTotalTime           0\n----------------Numbers stats----------------------------\nActualIn            0\nActualOut           0\nActualParam         0\nActualRet           0\nAddr                11\nAvgInDegree         0\nAvgIndInDeg         0\nAvgIndOutDeg        0\nAvgOutDegree        0\nCopy                1\nDirectCallEdge      0\nDirectEdge          1\nDirectRetEdge       0\nFormalIn            0\nFormalOut           0\nFormalParam         0\nFormalRet           0\nGep                 0\nIndCallEdge         0\nIndRetEdge          0\nIndirectEdge        0\nIndirectEdgeLabels  0\nLoad                0\nMSSAPhi             0\nMaxInDegree         1\nMaxIndInDeg         0\nMaxIndOutDeg        0\nMaxOutDegree        1\nPHI                 0\nStore               0\nTotalEdge           1\nTotalNode           13\n#######################################################\n\n*********General Stats***************\n################ (program : example.ll)###############\nAddrsNum            14\nBBWith2Succ         1\nBBWith3Succ         0\nCallsNum            2\nConstArrayObj       0\nConstStructObj      0\nConstantObj         3\nCopysNum            1\nFIObjNum            3\nFSObjNum            12\nFunctionObjs        4\nGepsNum             0\nGlobalObjs          0\nHeapObjs            0\nIndCallSites        0\nLoadsNum            10\nMaxStructSize       0\nNonPtrObj           15\nReturnsNum          1\nStackObjs           7\nStoresNum           10\nTotalCallSite       3\nTotalFieldObjects   0\nTotalObjects        16\nTotalPTASVFStmts    12\nTotalPointers       61\nTotalSVFStmts       49\nVarArrayObj         0\nVarStructObj        0\n----------------Time and memory stats--------------------\nLLVMIRTime          0.009\nSVFIRTime           0\nSymbolTableTime     0\n#######################################################\n\n*********CallGraph Stats (Andersen analysis)***************\n################ (program : example.ll)###############\n----------------Numbers stats----------------------------\nCalRetPairInCycle   0\nMaxNodeInCycle      0\nNodeInCycle         0\nTotalCycle          0\nTotalEdge           3\nTotalNode           4\n#######################################################\n\n*********Andersen Pointer Analysis Stats***************\n################ (program : example.ll)###############\n----------------Time and memory stats--------------------\nAvgIn/OutAddrEdge   0.458333\nAvgIn/OutCopyEdge   0.0416667\nAvgIn/OutEdge       0.5\nAvgIn/OutLoadEdge   0\nAvgIn/OutStoreEdge  0\nAvgPtsSetSize       0.13253\nAvgTopLvlPtsSize    0.916667\nCollapseTime        0\nCopyGepTime         0\nLoadStoreTime       0\nMemoryUsageVmrss    384\nMemoryUsageVmsize   0\nSCCDetectTime       0\nSCCMergeTime        0\nTotalTime           0\nUpdateCGTime        0\n----------------Numbers stats----------------------------\nAddrProcessed       11\nCopyProcessed       0\nDummyFieldPtrs      0\nFieldObjs           0\nGepProcessed        0\nIndCallSites        0\nIndEdgeSolved       0\nLoadProcessed       0\nLocalVarInRecur     0\nMaxInAddrEdge       1\nMaxInCopyEdge       1\nMaxInLoadEdge       0\nMaxInStoreEdge      0\nMaxNodesInSCC       0\nMaxOutAddrEdge      1\nMaxOutCopyEdge      1\nMaxOutLoadEdge      0\nMaxOutStoreEdge     0\nMaxPtsSetSize       1\nMemObjects          16\nNodesInCycles       0\nNullPointer         0\nNumOfAddrs          11\nNumOfCGEdge         1\nNumOfCGNode         26\nNumOfCopys          1\nNumOfFieldExpand    0\nNumOfGeps           0\nNumOfLoads          0\nNumOfSCCDetect      1\nNumOfSFRs           0\nNumOfStores         0\nNumOfValidNode      24\nNumOfValidObjNode   11\nPointers            61\nPointsToBlkPtr      0\nPointsToConstPtr    0\nSolveIterations     1\nStoreProcessed      0\nTotalCycleNum       0\nTotalObjects        16\nTotalPWCCycleNum    0\nTotalPointers       61\n#######################################################\n\n****Persistent Points-To Cache Statistics: Andersen's analysis bitvector****\n################ (program : example.ll)###############\nUniquePointsToSets       12\nTotalUnions              11\nPropertyUnions           11\nUniqueUnions             0\nLookupUnions             0\nPreemptiveUnions         0\nTotalComplements         26\nPropertyComplements      26\nUniqueComplements        0\nLookupComplements        0\nPreemptiveComplements    0\nTotalIntersections       0\nPropertyIntersections    0\nUniqueIntersections      0\nLookupIntersections      0\nPreemptiveIntersections  0\n#######################################################\n",
  "graphs": [
    {
      "name": "svfg.dot",
      "graph": "digraph \"SVFG\" {\n\tlabel=\"SVFG\";\n\n\tNode0x5ce1a496a0e0 [shape=record,color=yellow,penwidth=2,label=\"{FormalOUTSVFGNode ID: 71 \\{fun: test\\}RETMU(8V_2)\\npts\\{10 \\}\\n}\"];\n\tNode0x5ce1a4969f90 [shape=record,color=yellow,penwidth=2,label=\"{FormalOUTSVFGNode ID: 70 \\{fun: test\\}RETMU(10V_2)\\npts\\{12 \\}\\n}\"];\n\tNode0x5ce1a4969e40 [shape=record,color=yellow,penwidth=2,label=\"{FormalOUTSVFGNode ID: 69 \\{fun: test\\}RETMU(12V_4)\\npts\\{14 \\}\\n}\"];\n\tNode0x5ce1a4969c80 [shape=record,color=yellow,penwidth=2,label=\"{FormalOUTSVFGNode ID: 68 \\{fun: test\\}RETMU(14V_4)\\npts\\{16 \\}\\n}\"];\n\tNode0x5ce1a4969b30 [shape=record,color=yellow,penwidth=2,label=\"{FormalOUTSVFGNode ID: 67 \\{fun: main\\}RETMU(2V_2)\\npts\\{66 \\}\\n}\"];\n\tNode0x5ce1a49699e0 [shape=record,color=yellow,penwidth=2,label=\"{FormalOUTSVFGNode ID: 66 \\{fun: main\\}RETMU(4V_2)\\npts\\{68 \\}\\n}\"];\n\tNode0x5ce1a4969820 [shape=record,color=yellow,penwidth=2,label=\"{FormalOUTSVFGNode ID: 65 \\{fun: main\\}RETMU(6V_2)\\npts\\{70 \\}\\n}\"];\n\tNode0x5ce1a49696a0 [shape=record,color=yellow,penwidth=2,label=\"{FormalINSVFGNode ID: 64 \\{fun: test\\}8V_1 = ENCHI(MR_8V_0)\\npts\\{10 \\}\\n}\"];\n\tNode0x5ce1a49696a0 -> Node0x5ce1a4962b70[style=dashed];\n\tNode0x5ce1a4969520 [shape=record,color=yellow,penwidth=2,label=\"{FormalINSVFGNode ID: 63 \\{fun: test\\}10V_1 = ENCHI(MR_10V_0)\\npts\\{12 \\}\\n}\"];\n\tNode0x5ce1a4969520 -> Node0x5ce1a4962ca0[style=dashed];\n\tNode0x5ce1a49693a0 [shape=record,color=yellow,penwidth=2,label=\"{FormalINSVFGNode ID: 62 \\{fun: test\\}12V_1 = ENCHI(MR_12V_0)\\npts\\{14 \\}\\n}\"];\n\tNode0x5ce1a49693a0 -> Node0x5ce1a4962ec0[style=dashed];\n\tNode0x5ce1a49691b0 [shape=record,color=yellow,penwidth=2,label=\"{FormalINSVFGNode ID: 61 \\{fun: test\\}14V_1 = ENCHI(MR_14V_0)\\npts\\{16 \\}\\n}\"];\n\tNode0x5ce1a49691b0 -> Node0x5ce1a4962ff0[style=dashed];\n\tNode0x5ce1a48ec8e0 [shape=record,color=yellow,penwidth=2,label=\"{FormalINSVFGNode ID: 60 \\{fun: main\\}2V_1 = ENCHI(MR_2V_0)\\npts\\{66 \\}\\n}\"];\n\tNode0x5ce1a48ec8e0 -> Node0x5ce1a4963870[style=dashed];\n\tNode0x5ce1a48ec830 [shape=record,color=yellow,penwidth=2,label=\"{FormalINSVFGNode ID: 59 \\{fun: main\\}4V_1 = ENCHI(MR_4V_0)\\npts\\{68 \\}\\n}\"];\n\tNode0x5ce1a48ec830 -> Node0x5ce1a49639a0[style=dashed];\n\tNode0x5ce1a4962ec0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 28 StorePE: [13\\<--24]  \\n   store i32 1, i32* %x, align 4, !dbg !23 \\{ ln: 10  cl: 6  fl: example.c \\}}\"];\n\tNode0x5ce1a4962ec0 -> Node0x5ce1a4962070[style=dashed];\n\tNode0x5ce1a4962ec0 -> Node0x5ce1a4962330[style=dashed];\n\tNode0x5ce1a4962ec0 -> Node0x5ce1a4963300[style=dashed];\n\tNode0x5ce1a4962ec0 -> Node0x5ce1a4963740[style=dashed];\n\tNode0x5ce1a4962ca0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 27 StorePE: [11\\<--8]  \\n   store i32 %b, i32* %b.addr, align 4 \\{  \\}}\"];\n\tNode0x5ce1a4962ca0 -> Node0x5ce1a4961f10[style=dashed];\n\tNode0x5ce1a4962ca0 -> Node0x5ce1a4969f90[style=dashed];\n\tNode0x5ce1a4962b70 [shape=record,color=blue,label=\"{StoreVFGNode ID: 26 StorePE: [9\\<--7]  \\n   store i32 %a, i32* %a.addr, align 4 \\{  \\}}\"];\n\tNode0x5ce1a4962b70 -> Node0x5ce1a4961db0[style=dashed];\n\tNode0x5ce1a4962b70 -> Node0x5ce1a496a0e0[style=dashed];\n\tNode0x5ce1a4962a10 [shape=record,color=red,label=\"{LoadVFGNode ID: 25 LoadPE: [77\\<--69]  \\n   %1 = load i32, i32* %b, align 4, !dbg !20 \\{ ln: 26  cl: 12  fl: example.c \\}}\"];\n\tNode0x5ce1a4962a10 -> Node0x5ce1a4963d30[style=solid];\n\tNode0x5ce1a49628b0 [shape=record,color=red,label=\"{LoadVFGNode ID: 24 LoadPE: [76\\<--67]  \\n   %0 = load i32, i32* %a, align 4, !dbg !19 \\{ ln: 26  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a49628b0 -> Node0x5ce1a4963c00[style=solid];\n\tNode0x5ce1a4962750 [shape=record,color=red,label=\"{LoadVFGNode ID: 23 LoadPE: [37\\<--15]  \\n   %5 = load i32, i32* %y, align 4, !dbg !34 \\{ ln: 15  cl: 26  fl: example.c \\}}\"];\n\tNode0x5ce1a4962750 -> Node0x5ce1a49663d0[style=solid];\n\tNode0x5ce1a49625f0 [shape=record,color=red,label=\"{LoadVFGNode ID: 22 LoadPE: [33\\<--15]  \\n   %3 = load i32, i32* %y, align 4, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a49625f0 -> Node0x5ce1a4965360[style=solid];\n\tNode0x5ce1a4962490 [shape=record,color=red,label=\"{LoadVFGNode ID: 21 LoadPE: [47\\<--13]  \\n   %7 = load i32, i32* %x, align 4, !dbg !40 \\{ ln: 18  cl: 21  fl: example.c \\}}\"];\n\tNode0x5ce1a4962490 -> Node0x5ce1a4966100[style=solid];\n\tNode0x5ce1a4962330 [shape=record,color=red,label=\"{LoadVFGNode ID: 20 LoadPE: [44\\<--13]  \\n   %6 = load i32, i32* %x, align 4, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4962330 -> Node0x5ce1a4965090[style=solid];\n\tNode0x5ce1a49621d0 [shape=record,color=red,label=\"{LoadVFGNode ID: 19 LoadPE: [36\\<--13]  \\n   %4 = load i32, i32* %x, align 4, !dbg !33 \\{ ln: 15  cl: 21  fl: example.c \\}}\"];\n\tNode0x5ce1a49621d0 -> Node0x5ce1a49663d0[style=solid];\n\tNode0x5ce1a4962070 [shape=record,color=red,label=\"{LoadVFGNode ID: 18 LoadPE: [30\\<--13]  \\n   %2 = load i32, i32* %x, align 4, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4962070 -> Node0x5ce1a49655c0[style=solid];\n\tNode0x5ce1a4961f10 [shape=record,color=red,label=\"{LoadVFGNode ID: 17 LoadPE: [27\\<--11]  \\n   %1 = load i32, i32* %b.addr, align 4, !dbg !27 \\{ ln: 12  cl: 13  fl: example.c \\}}\"];\n\tNode0x5ce1a4961f10 -> Node0x5ce1a4966630[style=solid];\n\tNode0x5ce1a4961db0 [shape=record,color=red,label=\"{LoadVFGNode ID: 16 LoadPE: [26\\<--9]  \\n   %0 = load i32, i32* %a.addr, align 4, !dbg !25 \\{ ln: 12  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a4961db0 -> Node0x5ce1a4966630[style=solid];\n\tNode0x5ce1a4961c50 [shape=record,color=black,label=\"{CopyVFGNode ID: 15 CopyPE: [2\\<--3]  \\n i8* null \\{ constant data \\}}\"];\n\tNode0x5ce1a4961af0 [shape=record,color=green,label=\"{AddrVFGNode ID: 14 AddrPE: [69\\<--70]  \\n   %b = alloca i32, align 4 \\{ ln: 25 fl: example.c \\}}\"];\n\tNode0x5ce1a4961af0 -> Node0x5ce1a4962a10[style=solid];\n\tNode0x5ce1a4961af0 -> Node0x5ce1a4963ad0[style=solid];\n\tNode0x5ce1a4961990 [shape=record,color=green,label=\"{AddrVFGNode ID: 13 AddrPE: [67\\<--68]  \\n   %a = alloca i32, align 4 \\{ ln: 24 fl: example.c \\}}\"];\n\tNode0x5ce1a4961990 -> Node0x5ce1a49628b0[style=solid];\n\tNode0x5ce1a4961990 -> Node0x5ce1a49639a0[style=solid];\n\tNode0x5ce1a494fae0 [shape=record,color=grey,label=\"{NullPtrVFGNode ID: 0 PAGNode ID: 3\\n}\"];\n\tNode0x5ce1a494fae0 -> Node0x5ce1a4961c50[style=solid];\n\tNode0x5ce1a494fae0 -> Node0x5ce1a4965820[style=solid];\n\tNode0x5ce1a494fae0 -> Node0x5ce1a4965ac0[style=solid];\n\tNode0x5ce1a4960e50 [shape=record,color=green,label=\"{AddrVFGNode ID: 5 AddrPE: [9\\<--10]  \\n   %a.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\}}\"];\n\tNode0x5ce1a4960e50 -> Node0x5ce1a4961db0[style=solid];\n\tNode0x5ce1a4960e50 -> Node0x5ce1a4962b70[style=solid];\n\tNode0x5ce1a4960f80 [shape=record,color=green,label=\"{AddrVFGNode ID: 6 AddrPE: [11\\<--12]  \\n   %b.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\}}\"];\n\tNode0x5ce1a4960f80 -> Node0x5ce1a4961f10[style=solid];\n\tNode0x5ce1a4960f80 -> Node0x5ce1a4962ca0[style=solid];\n\tNode0x5ce1a49610e0 [shape=record,color=green,label=\"{AddrVFGNode ID: 7 AddrPE: [13\\<--14]  \\n   %x = alloca i32, align 4 \\{ ln: 9 fl: example.c \\}}\"];\n\tNode0x5ce1a49610e0 -> Node0x5ce1a4962070[style=solid];\n\tNode0x5ce1a49610e0 -> Node0x5ce1a49621d0[style=solid];\n\tNode0x5ce1a49610e0 -> Node0x5ce1a4962330[style=solid];\n\tNode0x5ce1a49610e0 -> Node0x5ce1a4962490[style=solid];\n\tNode0x5ce1a49610e0 -> Node0x5ce1a4962ec0[style=solid];\n\tNode0x5ce1a49610e0 -> Node0x5ce1a4963300[style=solid];\n\tNode0x5ce1a49610e0 -> Node0x5ce1a4963740[style=solid];\n\tNode0x5ce1a4961240 [shape=record,color=green,label=\"{AddrVFGNode ID: 8 AddrPE: [15\\<--16]  \\n   %y = alloca i32, align 4 \\{ ln: 9 fl: example.c \\}}\"];\n\tNode0x5ce1a4961240 -> Node0x5ce1a49625f0[style=solid];\n\tNode0x5ce1a4961240 -> Node0x5ce1a4962750[style=solid];\n\tNode0x5ce1a4961240 -> Node0x5ce1a4962ff0[style=solid];\n\tNode0x5ce1a4961240 -> Node0x5ce1a4963610[style=solid];\n\tNode0x5ce1a49617c0 [shape=record,color=green,label=\"{AddrVFGNode ID: 12 AddrPE: [65\\<--66]  \\n   %retval = alloca i32, align 4 \\{  \\}}\"];\n\tNode0x5ce1a49617c0 -> Node0x5ce1a4963870[style=solid];\n\tNode0x5ce1a4962ff0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 29 StorePE: [15\\<--24]  \\n   store i32 1, i32* %y, align 4, !dbg !24 \\{ ln: 10  cl: 11  fl: example.c \\}}\"];\n\tNode0x5ce1a4962ff0 -> Node0x5ce1a49625f0[style=dashed];\n\tNode0x5ce1a4962ff0 -> Node0x5ce1a4963610[style=dashed];\n\tNode0x5ce1a4962ff0 -> Node0x5ce1a490d780[style=dashed];\n\tNode0x5ce1a4963300 [shape=record,color=blue,label=\"{StoreVFGNode ID: 30 StorePE: [13\\<--31]  \\n   store i32 %inc, i32* %x, align 4, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4963300 -> Node0x5ce1a49621d0[style=dashed];\n\tNode0x5ce1a4963300 -> Node0x5ce1a48e1340[style=dashed];\n\tNode0x5ce1a4963610 [shape=record,color=blue,label=\"{StoreVFGNode ID: 31 StorePE: [15\\<--34]  \\n   store i32 %inc1, i32* %y, align 4, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4963610 -> Node0x5ce1a4962750[style=dashed];\n\tNode0x5ce1a4963610 -> Node0x5ce1a490d780[style=dashed];\n\tNode0x5ce1a4963740 [shape=record,color=blue,label=\"{StoreVFGNode ID: 32 StorePE: [13\\<--45]  \\n   store i32 %inc3, i32* %x, align 4, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4963740 -> Node0x5ce1a4962490[style=dashed];\n\tNode0x5ce1a4963740 -> Node0x5ce1a48e1340[style=dashed];\n\tNode0x5ce1a4963870 [shape=record,color=blue,label=\"{StoreVFGNode ID: 33 StorePE: [65\\<--53]  \\n   store i32 0, i32* %retval, align 4 \\{  \\}}\"];\n\tNode0x5ce1a4963870 -> Node0x5ce1a4969b30[style=dashed];\n\tNode0x5ce1a49639a0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 34 StorePE: [67\\<--24]  \\n   store i32 1, i32* %a, align 4, !dbg !16 \\{ ln: 24  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a49639a0 -> Node0x5ce1a49628b0[style=dashed];\n\tNode0x5ce1a49639a0 -> Node0x5ce1a49699e0[style=dashed];\n\tNode0x5ce1a4963ad0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 35 StorePE: [69\\<--49]  \\n   store i32 2, i32* %b, align 4, !dbg !18 \\{ ln: 25  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a4963ad0 -> Node0x5ce1a4962a10[style=dashed];\n\tNode0x5ce1a4963ad0 -> Node0x5ce1a4969820[style=dashed];\n\tNode0x5ce1a4963c00 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 36 CS[\\{ ln: 26  cl: 5  fl: example.c \\}]ValPN ID: 76\\n   %0 = load i32, i32* %a, align 4, !dbg !19 \\{ ln: 26  cl: 10  fl: example.c \\}|{<s0>3}}\"];\n\tNode0x5ce1a4963c00:s0 -> Node0x5ce1a494ff60[style=solid,color=red];\n\tNode0x5ce1a4963d30 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 37 CS[\\{ ln: 26  cl: 5  fl: example.c \\}]ValPN ID: 77\\n   %1 = load i32, i32* %b, align 4, !dbg !20 \\{ ln: 26  cl: 12  fl: example.c \\}|{<s0>3}}\"];\n\tNode0x5ce1a4963d30:s0 -> Node0x5ce1a49643a0[style=solid,color=red];\n\tNode0x5ce1a4963e60 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 38 CS[\\{ ln: 18  cl: 9  fl: example.c \\}]ValPN ID: 48\\n   %cmp4 = icmp eq i32 %7, 2, !dbg !41 \\{ ln: 18  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a4963f90 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 39 CS[\\{ ln: 15  cl: 9  fl: example.c \\}]ValPN ID: 38\\n   %cmp2 = icmp eq i32 %4, %5, !dbg !35 \\{ ln: 15  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a49640c0 [shape=record,color=yellow,penwidth=2,label=\"{ActualRetVFGNode ID: 40 CS[\\{ ln: 26  cl: 5  fl: example.c \\}]ValPN ID: 78\\n   %call = call i32 @test(i32 noundef %0, i32 noundef %1), !dbg !21 \\{ ln: 26  cl: 5  fl: example.c \\}}\"];\n\tNode0x5ce1a494ff60 [shape=record,color=yellow,penwidth=2,label=\"{FormalParmVFGNode ID: 41 Fun[test]ValPN ID: 7\\n i32 %a \\{ 0th arg test in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a494ff60 -> Node0x5ce1a4962b70[style=solid];\n\tNode0x5ce1a49643a0 [shape=record,color=yellow,penwidth=2,label=\"{FormalParmVFGNode ID: 42 Fun[test]ValPN ID: 8\\n i32 %b \\{ 1st arg test in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a49643a0 -> Node0x5ce1a4962ca0[style=solid];\n\tNode0x5ce1a49645d0 [shape=record,color=yellow,penwidth=2,label=\"{FormalRetVFGNode ID: 43 Fun[main]RetPN ID: 64 unique return node for function main}\"];\n\tNode0x5ce1a49647b0 [shape=record,color=yellow,penwidth=2,label=\"{FormalRetVFGNode ID: 44 Fun[test]RetPN ID: 6 unique return node for function test|{<s0>3}}\"];\n\tNode0x5ce1a49647b0:s0 -> Node0x5ce1a49640c0[style=solid,color=blue];\n\tNode0x5ce1a494fb70 [shape=record,color=black,label=\"{IntraPHIVFGNode ID: 45 PAGEdge: [64 = PHI(53, )]    main \\{ in line: 23 file: example.c \\}}\"];\n\tNode0x5ce1a494fb70 -> Node0x5ce1a49645d0[style=solid];\n\tNode0x5ce1a4964d80 [shape=record,color=black,label=\"{IntraPHIVFGNode ID: 46 PAGEdge: [6 = PHI(53, )]    test \\{ in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a4964d80 -> Node0x5ce1a49647b0[style=solid];\n\tNode0x5ce1a4965090 [shape=record,color=black,penwidth=2,label=\"{BinaryOPVFGNode ID: 47 PAGEdge: [45 = Binary(24, 44, )]      %inc3 = add nsw i32 %6, 1, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4965090 -> Node0x5ce1a4963740[style=solid];\n\tNode0x5ce1a4965360 [shape=record,color=black,penwidth=2,label=\"{BinaryOPVFGNode ID: 48 PAGEdge: [34 = Binary(24, 33, )]      %inc1 = add nsw i32 %3, 1, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4965360 -> Node0x5ce1a4963610[style=solid];\n\tNode0x5ce1a49655c0 [shape=record,color=black,penwidth=2,label=\"{BinaryOPVFGNode ID: 49 PAGEdge: [31 = Binary(24, 30, )]      %inc = add nsw i32 %2, 1, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a49655c0 -> Node0x5ce1a4963300[style=solid];\n\tNode0x5ce1a4965820 [shape=record,color=black,penwidth=2,label=\"{UnaryOPVFGNode ID: 50 PAGEdge: [42 = Unary(3, )]      br label %if.end, !dbg !37 \\{ ln: 16  cl: 5  fl: example.c \\}}\"];\n\tNode0x5ce1a4965ac0 [shape=record,color=black,penwidth=2,label=\"{UnaryOPVFGNode ID: 51 PAGEdge: [51 = Unary(3, )]      br label %if.end \\{  \\}}\"];\n\tNode0x5ce1a4965ed0 [shape=record,color=black,penwidth=2,label=\"{UnaryOPVFGNode ID: 52 PAGEdge: [29 = Unary(28, )]      br i1 %cmp, label %if.then, label %if.else, !dbg !29 \\{ ln: 12  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a4966100 [shape=record,color=black,penwidth=2,label=\"{CmpVFGNode ID: 53 PAGEdge: [48 = cmp(49, 47, )]\\n    %cmp4 = icmp eq i32 %7, 2, !dbg !41 \\{ ln: 18  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a4966100 -> Node0x5ce1a4963e60[style=solid];\n\tNode0x5ce1a49663d0 [shape=record,color=black,penwidth=2,label=\"{CmpVFGNode ID: 54 PAGEdge: [38 = cmp(37, 36, )]\\n    %cmp2 = icmp eq i32 %4, %5, !dbg !35 \\{ ln: 15  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a49663d0 -> Node0x5ce1a4963f90[style=solid];\n\tNode0x5ce1a4966630 [shape=record,color=black,penwidth=2,label=\"{CmpVFGNode ID: 55 PAGEdge: [28 = cmp(27, 26, )]\\n    %cmp = icmp sgt i32 %0, %1, !dbg !28 \\{ ln: 12  cl: 11  fl: example.c \\}}\"];\n\tNode0x5ce1a4966630 -> Node0x5ce1a4965ed0[style=solid];\n\tNode0x5ce1a490d780 [shape=record,color=black,label=\"{IntraMSSAPHISVFGNode ID: 56 \\{fun: test\\}MSSAPHISVFGNode ID: 56 \\{fun: test\\}MR_14V_4 = PHI(MR_14V_3, MR_14V_2, )\\npts\\{16 \\}\\{ ln: 20  cl: 5  fl: example.c \\}}\"];\n\tNode0x5ce1a490d780 -> Node0x5ce1a4969c80[style=dashed];\n\tNode0x5ce1a48e1340 [shape=record,color=black,label=\"{IntraMSSAPHISVFGNode ID: 57 \\{fun: test\\}MSSAPHISVFGNode ID: 57 \\{fun: test\\}MR_12V_4 = PHI(MR_12V_3, MR_12V_5, )\\npts\\{14 \\}\\{ ln: 20  cl: 5  fl: example.c \\}}\"];\n\tNode0x5ce1a48e1340 -> Node0x5ce1a4969e40[style=dashed];\n\tNode0x5ce1a48ec400 [shape=record,color=yellow,penwidth=2,label=\"{FormalINSVFGNode ID: 58 \\{fun: main\\}6V_1 = ENCHI(MR_6V_0)\\npts\\{70 \\}\\n}\"];\n\tNode0x5ce1a48ec400 -> Node0x5ce1a4963ad0[style=dashed];\n}\n"
    },
    {
      "name": "pag.dot",
      "graph": "digraph \"PAG\" {\n\tlabel=\"PAG\";\n\n\tNode0x5ce1a49074a0 [shape=record,shape=Mrecord,label=\"{[main] RetPN ID: 64 unique return node for function main}\"];\n\tNode0x5ce1a4907110 [shape=record,shape=Mrecord,label=\"{[test] RetPN ID: 6 unique return node for function test|{<s0>\\{ ln: 26  cl: 5  fl: example.c \\}}}\"];\n\tNode0x5ce1a4907110:s0 -> Node0x5ce1a4905cd0[color=black,style=dotted];\n\tNode0x5ce1a4906fe0 [shape=record,shape=box3d,label=\"{[main] FIObjPN ID: 70 (base object)\\n   %b = alloca i32, align 4 \\{ ln: 25 fl: example.c \\}}\"];\n\tNode0x5ce1a4906fe0 -> Node0x5ce1a4905080[color=green];\n\tNode0x5ce1a4906e40 [shape=record,shape=box3d,label=\"{[main] FIObjPN ID: 68 (base object)\\n   %a = alloca i32, align 4 \\{ ln: 24 fl: example.c \\}}\"];\n\tNode0x5ce1a4906e40 -> Node0x5ce1a4904f50[color=green];\n\tNode0x5ce1a4906ca0 [shape=record,shape=box3d,label=\"{[main] FIObjPN ID: 66 (base object)\\n   %retval = alloca i32, align 4 \\{  \\}}\"];\n\tNode0x5ce1a4906ca0 -> Node0x5ce1a4904e20[color=green];\n\tNode0x5ce1a4906b00 [shape=record,shape=box3d,label=\"{[main] FIObjPN ID: 63 (base object)\\n main \\{ in line: 23 file: example.c \\}}\"];\n\tNode0x5ce1a4906b00 -> Node0x5ce1a4904cf0[color=green];\n\tNode0x5ce1a4906960 [shape=record,shape=box3d,label=\"{[svf_assert] FIObjPN ID: 41 (base object)\\n svf_assert \\{  \\}}\"];\n\tNode0x5ce1a4906960 -> Node0x5ce1a4903790[color=green];\n\tNode0x5ce1a4906620 [shape=record,shape=box3d,label=\"{[test] FIObjPN ID: 16 (base object)\\n   %y = alloca i32, align 4 \\{ ln: 9 fl: example.c \\}}\"];\n\tNode0x5ce1a4906620 -> Node0x5ce1a4901df0[color=green];\n\tNode0x5ce1a4906480 [shape=record,shape=box3d,label=\"{[test] FIObjPN ID: 14 (base object)\\n   %x = alloca i32, align 4 \\{ ln: 9 fl: example.c \\}}\"];\n\tNode0x5ce1a4906480 -> Node0x5ce1a4901cc0[color=green];\n\tNode0x5ce1a49062e0 [shape=record,shape=box3d,label=\"{[test] FIObjPN ID: 12 (base object)\\n   %b.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\}}\"];\n\tNode0x5ce1a49062e0 -> Node0x5ce1a4901b90[color=green];\n\tNode0x5ce1a4906140 [shape=record,shape=box3d,label=\"{[test] FIObjPN ID: 10 (base object)\\n   %a.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\}}\"];\n\tNode0x5ce1a4906140 -> Node0x5ce1a4901930[color=green];\n\tNode0x5ce1a4905fa0 [shape=record,shape=box3d,label=\"{[test] FIObjPN ID: 5 (base object)\\n test \\{ in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a4905fa0 -> Node0x5ce1a4901470[color=green];\n\tNode0x5ce1a4905cd0 [shape=record,shape=box,label=\"{[main] ValPN ID: 78\\n   %call = call i32 @test(i32 noundef %0, i32 noundef %1), !dbg !21 \\{ ln: 26  cl: 5  fl: example.c \\}}\"];\n\tNode0x5ce1a4905ba0 [shape=record,shape=box,label=\"{[main] ValPN ID: 77\\n   %1 = load i32, i32* %b, align 4, !dbg !20 \\{ ln: 26  cl: 12  fl: example.c \\}|{<s0>\\{ ln: 26  cl: 5  fl: example.c \\}}}\"];\n\tNode0x5ce1a4905ba0:s0 -> Node0x5ce1a49016d0[color=black,style=dashed];\n\tNode0x5ce1a4905a70 [shape=record,shape=box,label=\"{[main] ValPN ID: 76\\n   %0 = load i32, i32* %a, align 4, !dbg !19 \\{ ln: 26  cl: 10  fl: example.c \\}|{<s0>\\{ ln: 26  cl: 5  fl: example.c \\}}}\"];\n\tNode0x5ce1a4905a70:s0 -> Node0x5ce1a49015a0[color=black,style=dashed];\n\tNode0x5ce1a49028a0 [shape=record,shape=box,label=\"{[test] ValPN ID: 28\\n   %cmp = icmp sgt i32 %0, %1, !dbg !28 \\{ ln: 12  cl: 11  fl: example.c \\}}\"];\n\tNode0x5ce1a49028a0 -> Node0x5ce1a49029d0[color=grey];\n\tNode0x5ce1a4902770 [shape=record,shape=box,label=\"{[test] ValPN ID: 27\\n   %1 = load i32, i32* %b.addr, align 4, !dbg !27 \\{ ln: 12  cl: 13  fl: example.c \\}}\"];\n\tNode0x5ce1a4902770 -> Node0x5ce1a49028a0[color=grey];\n\tNode0x5ce1a4902640 [shape=record,shape=box,label=\"{[test] ValPN ID: 26\\n   %0 = load i32, i32* %a.addr, align 4, !dbg !25 \\{ ln: 12  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a4902640 -> Node0x5ce1a49028a0[color=grey];\n\tNode0x5ce1a4901df0 [shape=record,shape=box,label=\"{[test] ValPN ID: 15\\n   %y = alloca i32, align 4 \\{ ln: 9 fl: example.c \\}}\"];\n\tNode0x5ce1a4901df0 -> Node0x5ce1a4902e90[color=red];\n\tNode0x5ce1a4901df0 -> Node0x5ce1a4903530[color=red];\n\tNode0x5ce1a4901cc0 [shape=record,shape=box,label=\"{[test] ValPN ID: 13\\n   %x = alloca i32, align 4 \\{ ln: 9 fl: example.c \\}}\"];\n\tNode0x5ce1a4901cc0 -> Node0x5ce1a4902b00[color=red];\n\tNode0x5ce1a4901cc0 -> Node0x5ce1a4903400[color=red];\n\tNode0x5ce1a4901cc0 -> Node0x5ce1a4903c50[color=red];\n\tNode0x5ce1a4901cc0 -> Node0x5ce1a4903fe0[color=red];\n\tNode0x5ce1a4901b90 [shape=record,shape=box,label=\"{[test] ValPN ID: 11\\n   %b.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\}}\"];\n\tNode0x5ce1a4901b90 -> Node0x5ce1a4902770[color=red];\n\tNode0x5ce1a49029d0 [shape=record,shape=box,label=\"{[test] ValPN ID: 29\\n   br i1 %cmp, label %if.then, label %if.else, !dbg !29 \\{ ln: 12  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a4902b00 [shape=record,shape=box,label=\"{[test] ValPN ID: 30\\n   %2 = load i32, i32* %x, align 4, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4902b00 -> Node0x5ce1a4902c30[color=grey];\n\tNode0x5ce1a4900910 [shape=record,shape=tab,label=\"{DummyObjPN ID: 1}\"];\n\tNode0x5ce1a4902c30 [shape=record,shape=box,label=\"{[test] ValPN ID: 31\\n   %inc = add nsw i32 %2, 1, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4902c30 -> Node0x5ce1a4901cc0[color=blue];\n\tNode0x5ce1a4900a40 [shape=record,shape=diamond,label=\"{DummyValPN ID: 2}\"];\n\tNode0x5ce1a4900b70 [shape=record,shape=diamond,label=\"{DummyValPN ID: 3}\"];\n\tNode0x5ce1a4900b70 -> Node0x5ce1a4900a40[color=black];\n\tNode0x5ce1a4900b70 -> Node0x5ce1a4903b20[color=grey];\n\tNode0x5ce1a4900b70 -> Node0x5ce1a49044a0[color=grey];\n\tNode0x5ce1a4904cf0 [shape=record,shape=box,label=\"{[main] ValPN ID: 62\\n main \\{ in line: 23 file: example.c \\}}\"];\n\tNode0x5ce1a49016d0 [shape=record,shape=box,label=\"{[test] ValPN ID: 8\\n i32 %b \\{ 1st arg test in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a49016d0 -> Node0x5ce1a4901b90[color=blue];\n\tNode0x5ce1a4904f50 [shape=record,shape=box,label=\"{[main] ValPN ID: 67\\n   %a = alloca i32, align 4 \\{ ln: 24 fl: example.c \\}}\"];\n\tNode0x5ce1a4904f50 -> Node0x5ce1a4905a70[color=red];\n\tNode0x5ce1a49015a0 [shape=record,shape=box,label=\"{[test] ValPN ID: 7\\n i32 %a \\{ 0th arg test in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a49015a0 -> Node0x5ce1a4901930[color=blue];\n\tNode0x5ce1a4901470 [shape=record,shape=box,label=\"{[test] ValPN ID: 4\\n test \\{ in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a4901930 [shape=record,shape=box,label=\"{[test] ValPN ID: 9\\n   %a.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\}}\"];\n\tNode0x5ce1a4901930 -> Node0x5ce1a4902640[color=red];\n\tNode0x5ce1a4902e90 [shape=record,shape=box,label=\"{[test] ValPN ID: 33\\n   %3 = load i32, i32* %y, align 4, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4902e90 -> Node0x5ce1a49031a0[color=grey];\n\tNode0x5ce1a49031a0 [shape=record,shape=box,label=\"{[test] ValPN ID: 34\\n   %inc1 = add nsw i32 %3, 1, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a49031a0 -> Node0x5ce1a4901df0[color=blue];\n\tNode0x5ce1a4903400 [shape=record,shape=box,label=\"{[test] ValPN ID: 36\\n   %4 = load i32, i32* %x, align 4, !dbg !33 \\{ ln: 15  cl: 21  fl: example.c \\}}\"];\n\tNode0x5ce1a4903400 -> Node0x5ce1a4903660[color=grey];\n\tNode0x5ce1a4903530 [shape=record,shape=box,label=\"{[test] ValPN ID: 37\\n   %5 = load i32, i32* %y, align 4, !dbg !34 \\{ ln: 15  cl: 26  fl: example.c \\}}\"];\n\tNode0x5ce1a4903530 -> Node0x5ce1a4903660[color=grey];\n\tNode0x5ce1a4903660 [shape=record,shape=box,label=\"{[test] ValPN ID: 38\\n   %cmp2 = icmp eq i32 %4, %5, !dbg !35 \\{ ln: 15  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a4903790 [shape=record,shape=box,label=\"{[svf_assert] ValPN ID: 40\\n svf_assert \\{  \\}}\"];\n\tNode0x5ce1a4903b20 [shape=record,shape=box,label=\"{[test] ValPN ID: 42\\n   br label %if.end, !dbg !37 \\{ ln: 16  cl: 5  fl: example.c \\}}\"];\n\tNode0x5ce1a4903c50 [shape=record,shape=box,label=\"{[test] ValPN ID: 44\\n   %6 = load i32, i32* %x, align 4, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4903c50 -> Node0x5ce1a4903d80[color=grey];\n\tNode0x5ce1a4903d80 [shape=record,shape=box,label=\"{[test] ValPN ID: 45\\n   %inc3 = add nsw i32 %6, 1, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4903d80 -> Node0x5ce1a4901cc0[color=blue];\n\tNode0x5ce1a4903fe0 [shape=record,shape=box,label=\"{[test] ValPN ID: 47\\n   %7 = load i32, i32* %x, align 4, !dbg !40 \\{ ln: 18  cl: 21  fl: example.c \\}}\"];\n\tNode0x5ce1a4903fe0 -> Node0x5ce1a4904240[color=grey];\n\tNode0x5ce1a4904240 [shape=record,shape=box,label=\"{[test] ValPN ID: 48\\n   %cmp4 = icmp eq i32 %7, 2, !dbg !41 \\{ ln: 18  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a49044a0 [shape=record,shape=box,label=\"{[test] ValPN ID: 51\\n   br label %if.end \\{  \\}}\"];\n\tNode0x5ce1a4904e20 [shape=record,shape=box,label=\"{[main] ValPN ID: 65\\n   %retval = alloca i32, align 4 \\{  \\}}\"];\n\tNode0x5ce1a4905080 [shape=record,shape=box,label=\"{[main] ValPN ID: 69\\n   %b = alloca i32, align 4 \\{ ln: 25 fl: example.c \\}}\"];\n\tNode0x5ce1a4905080 -> Node0x5ce1a4905ba0[color=red];\n}\n"
    },
    {
      "name": "ptacg.dot",
      "graph": "digraph \"Call Graph\" {\n\tlabel=\"Call Graph\";\n\n\tNode0x6007da56e4b0 [shape=record,shape=box,label=\"{CallGraphNode ID: 0 \\{fun: test\\}|{<s0>1|<s1>2}}\"];\n\tNode0x6007da56e4b0:s0 -> Node0x6007da54ca30[color=black];\n\tNode0x6007da56e4b0:s1 -> Node0x6007da54ca30[color=black];\n\tNode0x6007da56e540 [shape=record,shape=box,label=\"{CallGraphNode ID: 1 \\{fun: main\\}|{<s0>3}}\"];\n\tNode0x6007da56e540:s0 -> Node0x6007da56e4b0[color=black];\n\tNode0x6007da56e5d0 [shape=record,shape=Mrecord,label=\"{CallGraphNode ID: 2 \\{fun: llvm.dbg.declare\\}}\"];\n\tNode0x6007da54ca30 [shape=record,shape=Mrecord,label=\"{CallGraphNode ID: 3 \\{fun: svf_assert\\}}\"];\n}\n"
    },
    {
      "name": "callgraph.dot",
      "graph": "digraph \"Call Graph\" {\n\tlabel=\"Call Graph\";\n\n\tNode0x5ce1a48e35a0 [shape=record,shape=box,label=\"{CallGraphNode ID: 3 \\{fun: main\\}|{<s0>3}}\"];\n\tNode0x5ce1a48e35a0:s0 -> Node0x5ce1a48ed0c0[color=black];\n\tNode0x5ce1a48ed1e0 [shape=record,shape=Mrecord,label=\"{CallGraphNode ID: 2 \\{fun: svf_assert\\}}\"];\n\tNode0x5ce1a48e72d0 [shape=record,shape=Mrecord,label=\"{CallGraphNode ID: 1 \\{fun: llvm.dbg.declare\\}}\"];\n\tNode0x5ce1a48ed0c0 [shape=record,shape=box,label=\"{CallGraphNode ID: 0 \\{fun: test\\}|{<s0>1|<s1>2}}\"];\n\tNode0x5ce1a48ed0c0:s0 -> Node0x5ce1a48ed1e0[color=black];\n\tNode0x5ce1a48ed0c0:s1 -> Node0x5ce1a48ed1e0[color=black];\n}\n"
    },
    {
      "name": "vfg.dot",
      "graph": "digraph \"VFG\" {\n\tlabel=\"VFG\";\n\n\tNode0x5ce1a494cce0 [shape=record,color=grey,label=\"{CmpVFGNode ID: 55 PAGEdge: [28 = cmp(27, 26, )]\\n    %cmp = icmp sgt i32 %0, %1, !dbg !28 \\{ ln: 12  cl: 11  fl: example.c \\}}\"];\n\tNode0x5ce1a494cce0 -> Node0x5ce1a494c580[style=solid];\n\tNode0x5ce1a494ca80 [shape=record,color=grey,label=\"{CmpVFGNode ID: 54 PAGEdge: [38 = cmp(37, 36, )]\\n    %cmp2 = icmp eq i32 %4, %5, !dbg !35 \\{ ln: 15  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a494ca80 -> Node0x5ce1a494a800[style=solid];\n\tNode0x5ce1a494c7b0 [shape=record,color=grey,label=\"{CmpVFGNode ID: 53 PAGEdge: [48 = cmp(49, 47, )]\\n    %cmp4 = icmp eq i32 %7, 2, !dbg !41 \\{ ln: 18  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a494c7b0 -> Node0x5ce1a494a6d0[style=solid];\n\tNode0x5ce1a494c580 [shape=record,color=grey,label=\"{UnaryOPVFGNode ID: 52 PAGEdge: [29 = Unary(28, )]      br i1 %cmp, label %if.then, label %if.else, !dbg !29 \\{ ln: 12  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a494c170 [shape=record,color=grey,label=\"{UnaryOPVFGNode ID: 51 PAGEdge: [51 = Unary(3, )]      br label %if.end \\{  \\}}\"];\n\tNode0x5ce1a494bed0 [shape=record,color=grey,label=\"{UnaryOPVFGNode ID: 50 PAGEdge: [42 = Unary(3, )]      br label %if.end, !dbg !37 \\{ ln: 16  cl: 5  fl: example.c \\}}\"];\n\tNode0x5ce1a494bc70 [shape=record,color=grey,label=\"{BinaryOPVFGNode ID: 49 PAGEdge: [31 = Binary(24, 30, )]      %inc = add nsw i32 %2, 1, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a494bc70 -> Node0x5ce1a4949b70[style=solid];\n\tNode0x5ce1a494ba10 [shape=record,color=grey,label=\"{BinaryOPVFGNode ID: 48 PAGEdge: [34 = Binary(24, 33, )]      %inc1 = add nsw i32 %3, 1, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a494ba10 -> Node0x5ce1a4949e80[style=solid];\n\tNode0x5ce1a49257e0 [shape=record,color=grey,label=\"{BinaryOPVFGNode ID: 47 PAGEdge: [45 = Binary(24, 44, )]      %inc3 = add nsw i32 %6, 1, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a49257e0 -> Node0x5ce1a4949fb0[style=solid];\n\tNode0x5ce1a4947dd0 [shape=record,color=black,label=\"{IntraPHIVFGNode ID: 46 PAGEdge: [6 = PHI(53, )]    test \\{ in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a4947dd0 -> Node0x5ce1a494b020[style=solid];\n\tNode0x5ce1a4925cc0 [shape=record,color=black,label=\"{IntraPHIVFGNode ID: 45 PAGEdge: [64 = PHI(53, )]    main \\{ in line: 23 file: example.c \\}}\"];\n\tNode0x5ce1a4925cc0 -> Node0x5ce1a494ae40[style=solid];\n\tNode0x5ce1a494b020 [shape=record,color=yellow,penwidth=2,label=\"{FormalRetVFGNode ID: 44 Fun[test]RetPN ID: 6 unique return node for function test|{<s0>3}}\"];\n\tNode0x5ce1a494b020:s0 -> Node0x5ce1a494a930[style=solid,color=blue];\n\tNode0x5ce1a494ae40 [shape=record,color=yellow,penwidth=2,label=\"{FormalRetVFGNode ID: 43 Fun[main]RetPN ID: 64 unique return node for function main}\"];\n\tNode0x5ce1a494ac10 [shape=record,color=yellow,penwidth=2,label=\"{FormalParmVFGNode ID: 42 Fun[test]ValPN ID: 8\\n i32 %b \\{ 1st arg test in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a494ac10 -> Node0x5ce1a49496f0[style=solid];\n\tNode0x5ce1a4925960 [shape=record,color=yellow,penwidth=2,label=\"{FormalParmVFGNode ID: 41 Fun[test]ValPN ID: 7\\n i32 %a \\{ 0th arg test in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a4925960 -> Node0x5ce1a49495c0[style=solid];\n\tNode0x5ce1a494a930 [shape=record,color=yellow,penwidth=2,label=\"{ActualRetVFGNode ID: 40 CS[\\{ ln: 26  cl: 5  fl: example.c \\}]ValPN ID: 78\\n   %call = call i32 @test(i32 noundef %0, i32 noundef %1), !dbg !21 \\{ ln: 26  cl: 5  fl: example.c \\}}\"];\n\tNode0x5ce1a494a800 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 39 CS[\\{ ln: 15  cl: 9  fl: example.c \\}]ValPN ID: 38\\n   %cmp2 = icmp eq i32 %4, %5, !dbg !35 \\{ ln: 15  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a494a6d0 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 38 CS[\\{ ln: 18  cl: 9  fl: example.c \\}]ValPN ID: 48\\n   %cmp4 = icmp eq i32 %7, 2, !dbg !41 \\{ ln: 18  cl: 23  fl: example.c \\}}\"];\n\tNode0x5ce1a494a5a0 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 37 CS[\\{ ln: 26  cl: 5  fl: example.c \\}]ValPN ID: 77\\n   %1 = load i32, i32* %b, align 4, !dbg !20 \\{ ln: 26  cl: 12  fl: example.c \\}|{<s0>3}}\"];\n\tNode0x5ce1a494a5a0:s0 -> Node0x5ce1a494ac10[style=solid,color=red];\n\tNode0x5ce1a494a470 [shape=record,color=yellow,penwidth=2,label=\"{ActualParmVFGNode ID: 36 CS[\\{ ln: 26  cl: 5  fl: example.c \\}]ValPN ID: 76\\n   %0 = load i32, i32* %a, align 4, !dbg !19 \\{ ln: 26  cl: 10  fl: example.c \\}|{<s0>3}}\"];\n\tNode0x5ce1a494a470:s0 -> Node0x5ce1a4925960[style=solid,color=red];\n\tNode0x5ce1a494a340 [shape=record,color=blue,label=\"{StoreVFGNode ID: 35 StorePE: [69\\<--49]  \\n   store i32 2, i32* %b, align 4, !dbg !18 \\{ ln: 25  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a494a210 [shape=record,color=blue,label=\"{StoreVFGNode ID: 34 StorePE: [67\\<--24]  \\n   store i32 1, i32* %a, align 4, !dbg !16 \\{ ln: 24  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a494a0e0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 33 StorePE: [65\\<--53]  \\n   store i32 0, i32* %retval, align 4 \\{  \\}}\"];\n\tNode0x5ce1a4949fb0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 32 StorePE: [13\\<--45]  \\n   store i32 %inc3, i32* %x, align 4, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4949e80 [shape=record,color=blue,label=\"{StoreVFGNode ID: 31 StorePE: [15\\<--34]  \\n   store i32 %inc1, i32* %y, align 4, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4949b70 [shape=record,color=blue,label=\"{StoreVFGNode ID: 30 StorePE: [13\\<--31]  \\n   store i32 %inc, i32* %x, align 4, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4949a40 [shape=record,color=blue,label=\"{StoreVFGNode ID: 29 StorePE: [15\\<--24]  \\n   store i32 1, i32* %y, align 4, !dbg !24 \\{ ln: 10  cl: 11  fl: example.c \\}}\"];\n\tNode0x5ce1a4947620 [shape=record,color=green,label=\"{AddrVFGNode ID: 12 AddrPE: [65\\<--66]  \\n   %retval = alloca i32, align 4 \\{  \\}}\"];\n\tNode0x5ce1a4947620 -> Node0x5ce1a494a0e0[style=solid];\n\tNode0x5ce1a49474c0 [shape=record,color=green,label=\"{AddrVFGNode ID: 11 AddrPE: [62\\<--63]  \\n main \\{ in line: 23 file: example.c \\}}\"];\n\tNode0x5ce1a4947360 [shape=record,color=green,label=\"{AddrVFGNode ID: 10 AddrPE: [54\\<--55]  \\n llvm.dbg.declare \\{  \\}}\"];\n\tNode0x5ce1a4947200 [shape=record,color=green,label=\"{AddrVFGNode ID: 9 AddrPE: [40\\<--41]  \\n svf_assert \\{  \\}}\"];\n\tNode0x5ce1a49470a0 [shape=record,color=green,label=\"{AddrVFGNode ID: 8 AddrPE: [15\\<--16]  \\n   %y = alloca i32, align 4 \\{ ln: 9 fl: example.c \\}}\"];\n\tNode0x5ce1a49470a0 -> Node0x5ce1a4949040[style=solid];\n\tNode0x5ce1a49470a0 -> Node0x5ce1a49491a0[style=solid];\n\tNode0x5ce1a49470a0 -> Node0x5ce1a4949a40[style=solid];\n\tNode0x5ce1a49470a0 -> Node0x5ce1a4949e80[style=solid];\n\tNode0x5ce1a4946f40 [shape=record,color=green,label=\"{AddrVFGNode ID: 7 AddrPE: [13\\<--14]  \\n   %x = alloca i32, align 4 \\{ ln: 9 fl: example.c \\}}\"];\n\tNode0x5ce1a4946f40 -> Node0x5ce1a4948ac0[style=solid];\n\tNode0x5ce1a4946f40 -> Node0x5ce1a4948c20[style=solid];\n\tNode0x5ce1a4946f40 -> Node0x5ce1a4948d80[style=solid];\n\tNode0x5ce1a4946f40 -> Node0x5ce1a4948ee0[style=solid];\n\tNode0x5ce1a4946f40 -> Node0x5ce1a4949910[style=solid];\n\tNode0x5ce1a4946f40 -> Node0x5ce1a4949b70[style=solid];\n\tNode0x5ce1a4946f40 -> Node0x5ce1a4949fb0[style=solid];\n\tNode0x5ce1a4946e20 [shape=record,color=green,label=\"{AddrVFGNode ID: 6 AddrPE: [11\\<--12]  \\n   %b.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\}}\"];\n\tNode0x5ce1a4946e20 -> Node0x5ce1a4948960[style=solid];\n\tNode0x5ce1a4946e20 -> Node0x5ce1a49496f0[style=solid];\n\tNode0x5ce1a4946c20 [shape=record,color=green,label=\"{AddrVFGNode ID: 5 AddrPE: [9\\<--10]  \\n   %a.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\}}\"];\n\tNode0x5ce1a4946c20 -> Node0x5ce1a4948800[style=solid];\n\tNode0x5ce1a4946c20 -> Node0x5ce1a49495c0[style=solid];\n\tNode0x5ce1a4946b60 [shape=record,color=green,label=\"{AddrVFGNode ID: 4 AddrPE: [4\\<--5]  \\n test \\{ in line: 8 file: example.c \\}}\"];\n\tNode0x5ce1a4946ad0 [shape=record,color=green,label=\"{AddrVFGNode ID: 3 AddrPE: [53\\<--1]  \\n i32 0 \\{ constant data \\}}\"];\n\tNode0x5ce1a4946a40 [shape=record,color=green,label=\"{AddrVFGNode ID: 2 AddrPE: [49\\<--1]  \\n i32 2 \\{ constant data \\}}\"];\n\tNode0x5ce1a4925c30 [shape=record,color=green,label=\"{AddrVFGNode ID: 1 AddrPE: [24\\<--1]  \\n i32 1 \\{ constant data \\}}\"];\n\tNode0x5ce1a48e91b0 [shape=record,color=grey,label=\"{NullPtrVFGNode ID: 0 PAGNode ID: 3\\n}\"];\n\tNode0x5ce1a48e91b0 -> Node0x5ce1a49486a0[style=solid];\n\tNode0x5ce1a48e91b0 -> Node0x5ce1a494bed0[style=solid];\n\tNode0x5ce1a48e91b0 -> Node0x5ce1a494c170[style=solid];\n\tNode0x5ce1a49482f0 [shape=record,color=green,label=\"{AddrVFGNode ID: 13 AddrPE: [67\\<--68]  \\n   %a = alloca i32, align 4 \\{ ln: 24 fl: example.c \\}}\"];\n\tNode0x5ce1a49482f0 -> Node0x5ce1a4949300[style=solid];\n\tNode0x5ce1a49482f0 -> Node0x5ce1a494a210[style=solid];\n\tNode0x5ce1a4948450 [shape=record,color=green,label=\"{AddrVFGNode ID: 14 AddrPE: [69\\<--70]  \\n   %b = alloca i32, align 4 \\{ ln: 25 fl: example.c \\}}\"];\n\tNode0x5ce1a4948450 -> Node0x5ce1a4949460[style=solid];\n\tNode0x5ce1a4948450 -> Node0x5ce1a494a340[style=solid];\n\tNode0x5ce1a49486a0 [shape=record,color=black,label=\"{CopyVFGNode ID: 15 CopyPE: [2\\<--3]  \\n i8* null \\{ constant data \\}}\"];\n\tNode0x5ce1a4948800 [shape=record,color=red,label=\"{LoadVFGNode ID: 16 LoadPE: [26\\<--9]  \\n   %0 = load i32, i32* %a.addr, align 4, !dbg !25 \\{ ln: 12  cl: 9  fl: example.c \\}}\"];\n\tNode0x5ce1a4948800 -> Node0x5ce1a494cce0[style=solid];\n\tNode0x5ce1a4948960 [shape=record,color=red,label=\"{LoadVFGNode ID: 17 LoadPE: [27\\<--11]  \\n   %1 = load i32, i32* %b.addr, align 4, !dbg !27 \\{ ln: 12  cl: 13  fl: example.c \\}}\"];\n\tNode0x5ce1a4948960 -> Node0x5ce1a494cce0[style=solid];\n\tNode0x5ce1a4948ac0 [shape=record,color=red,label=\"{LoadVFGNode ID: 18 LoadPE: [30\\<--13]  \\n   %2 = load i32, i32* %x, align 4, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4948ac0 -> Node0x5ce1a494bc70[style=solid];\n\tNode0x5ce1a4948c20 [shape=record,color=red,label=\"{LoadVFGNode ID: 19 LoadPE: [36\\<--13]  \\n   %4 = load i32, i32* %x, align 4, !dbg !33 \\{ ln: 15  cl: 21  fl: example.c \\}}\"];\n\tNode0x5ce1a4948c20 -> Node0x5ce1a494ca80[style=solid];\n\tNode0x5ce1a4948d80 [shape=record,color=red,label=\"{LoadVFGNode ID: 20 LoadPE: [44\\<--13]  \\n   %6 = load i32, i32* %x, align 4, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4948d80 -> Node0x5ce1a49257e0[style=solid];\n\tNode0x5ce1a4948ee0 [shape=record,color=red,label=\"{LoadVFGNode ID: 21 LoadPE: [47\\<--13]  \\n   %7 = load i32, i32* %x, align 4, !dbg !40 \\{ ln: 18  cl: 21  fl: example.c \\}}\"];\n\tNode0x5ce1a4948ee0 -> Node0x5ce1a494c7b0[style=solid];\n\tNode0x5ce1a4949040 [shape=record,color=red,label=\"{LoadVFGNode ID: 22 LoadPE: [33\\<--15]  \\n   %3 = load i32, i32* %y, align 4, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4949040 -> Node0x5ce1a494ba10[style=solid];\n\tNode0x5ce1a49491a0 [shape=record,color=red,label=\"{LoadVFGNode ID: 23 LoadPE: [37\\<--15]  \\n   %5 = load i32, i32* %y, align 4, !dbg !34 \\{ ln: 15  cl: 26  fl: example.c \\}}\"];\n\tNode0x5ce1a49491a0 -> Node0x5ce1a494ca80[style=solid];\n\tNode0x5ce1a4949300 [shape=record,color=red,label=\"{LoadVFGNode ID: 24 LoadPE: [76\\<--67]  \\n   %0 = load i32, i32* %a, align 4, !dbg !19 \\{ ln: 26  cl: 10  fl: example.c \\}}\"];\n\tNode0x5ce1a4949300 -> Node0x5ce1a494a470[style=solid];\n\tNode0x5ce1a4949460 [shape=record,color=red,label=\"{LoadVFGNode ID: 25 LoadPE: [77\\<--69]  \\n   %1 = load i32, i32* %b, align 4, !dbg !20 \\{ ln: 26  cl: 12  fl: example.c \\}}\"];\n\tNode0x5ce1a4949460 -> Node0x5ce1a494a5a0[style=solid];\n\tNode0x5ce1a49495c0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 26 StorePE: [9\\<--7]  \\n   store i32 %a, i32* %a.addr, align 4 \\{  \\}}\"];\n\tNode0x5ce1a49496f0 [shape=record,color=blue,label=\"{StoreVFGNode ID: 27 StorePE: [11\\<--8]  \\n   store i32 %b, i32* %b.addr, align 4 \\{  \\}}\"];\n\tNode0x5ce1a4949910 [shape=record,color=blue,label=\"{StoreVFGNode ID: 28 StorePE: [13\\<--24]  \\n   store i32 1, i32* %x, align 4, !dbg !23 \\{ ln: 10  cl: 6  fl: example.c \\}}\"];\n}\n"
    },
    {
      "name": "icfg.dot",
      "graph": "digraph \"ICFG\" {\n\tlabel=\"ICFG\";\n\n\tNode0x5ce1a4900570 [shape=record,color=green,label=\"{NodeID: 49\\nFunExitBlockNode ID: 49 Exit(\\{  \\})\\n \\{fun: main\\}}\"];\n\tNode0x5ce1a4900310 [shape=record,color=black,label=\"{NodeID: 48\\nIntraBlockNode ID: 48      ret i32 0, !dbg !22 \\{ ln: 27  cl: 5  fl: example.c \\}    \\{fun: main\\}}\"];\n\tNode0x5ce1a4900310 -> Node0x5ce1a4900570[style=solid];\n\tNode0x5ce1a49000b0 [shape=record,color=blue,label=\"{NodeID: 47\\nRetBlockNode ID: 47   %call = call i32 @test(i32 noundef %0, i32 noundef %1), !dbg !21 \\{ ln: 26  cl: 5  fl: example.c \\} \\{fun: main\\}}\"];\n\tNode0x5ce1a49000b0 -> Node0x5ce1a4900310[style=solid];\n\tNode0x5ce1a48ecac0 [shape=record,color=red,label=\"{NodeID: 46\\nCallBlockNode ID: 46   %call = call i32 @test(i32 noundef %0, i32 noundef %1), !dbg !21 \\{ ln: 26  cl: 5  fl: example.c \\} \\{fun: main\\}|{|<s1>0x5ce1a48ec0c0}}\"];\n\tNode0x5ce1a48ecac0 -> Node0x5ce1a49000b0[style=solid];\n\tNode0x5ce1a48ecac0:s1 -> Node0x5ce1a48fab30[style=solid,color=red];\n\tNode0x5ce1a48ffe00 [shape=record,color=black,label=\"{NodeID: 45\\nIntraBlockNode ID: 45      %1 = load i32, i32* %b, align 4, !dbg !20 \\{ ln: 26  cl: 12  fl: example.c \\}    \\{fun: main\\}}\"];\n\tNode0x5ce1a48ffe00 -> Node0x5ce1a48ecac0[style=solid];\n\tNode0x5ce1a48ffc40 [shape=record,color=black,label=\"{NodeID: 44\\nIntraBlockNode ID: 44      %0 = load i32, i32* %a, align 4, !dbg !19 \\{ ln: 26  cl: 10  fl: example.c \\}    \\{fun: main\\}}\"];\n\tNode0x5ce1a48ffc40 -> Node0x5ce1a48ffe00[style=solid];\n\tNode0x5ce1a48ffa80 [shape=record,color=black,label=\"{NodeID: 43\\nIntraBlockNode ID: 43      store i32 2, i32* %b, align 4, !dbg !18 \\{ ln: 25  cl: 9  fl: example.c \\}    \\{fun: main\\}}\"];\n\tNode0x5ce1a48ffa80 -> Node0x5ce1a48ffc40[style=solid];\n\tNode0x5ce1a48ff8c0 [shape=record,color=black,label=\"{NodeID: 42\\nIntraBlockNode ID: 42      store i32 1, i32* %a, align 4, !dbg !16 \\{ ln: 24  cl: 9  fl: example.c \\}    \\{fun: main\\}}\"];\n\tNode0x5ce1a48ff8c0 -> Node0x5ce1a48ffa80[style=solid];\n\tNode0x5ce1a48ff700 [shape=record,color=black,label=\"{NodeID: 41\\nIntraBlockNode ID: 41      store i32 0, i32* %retval, align 4 \\{  \\}    \\{fun: main\\}}\"];\n\tNode0x5ce1a48ff700 -> Node0x5ce1a48ff8c0[style=solid];\n\tNode0x5ce1a48ff540 [shape=record,color=black,label=\"{NodeID: 40\\nIntraBlockNode ID: 40   AddrPE: [69\\<--70]  \\n   %b = alloca i32, align 4 \\{ ln: 25 fl: example.c \\} \\{fun: main\\}}\"];\n\tNode0x5ce1a48ff540 -> Node0x5ce1a48ff700[style=solid];\n\tNode0x5ce1a48ff380 [shape=record,color=black,label=\"{NodeID: 39\\nIntraBlockNode ID: 39   AddrPE: [67\\<--68]  \\n   %a = alloca i32, align 4 \\{ ln: 24 fl: example.c \\} \\{fun: main\\}}\"];\n\tNode0x5ce1a48ff380 -> Node0x5ce1a48ff540[style=solid];\n\tNode0x5ce1a48ff150 [shape=record,color=black,label=\"{NodeID: 38\\nIntraBlockNode ID: 38   AddrPE: [65\\<--66]  \\n   %retval = alloca i32, align 4 \\{  \\} \\{fun: main\\}}\"];\n\tNode0x5ce1a48ff150 -> Node0x5ce1a48ff380[style=solid];\n\tNode0x5ce1a48ff020 [shape=record,color=yellow,label=\"{NodeID: 37\\nFunEntryBlockNode ID: 37 Entry(\\{ in line: 23 file: example.c \\})\\n \\{fun: main\\}}\"];\n\tNode0x5ce1a48ff020 -> Node0x5ce1a48ec630[style=solid];\n\tNode0x5ce1a48ff020 -> Node0x5ce1a48ff150[style=solid];\n\tNode0x5ce1a48fec70 [shape=record,color=blue,label=\"{NodeID: 36\\nRetBlockNode ID: 36   call void @svf_assert(i1 noundef zeroext %cmp2), !dbg !36 \\{ ln: 15  cl: 9  fl: example.c \\} \\{fun: test\\}}\"];\n\tNode0x5ce1a48fec70 -> Node0x5ce1a48feb50[style=solid];\n\tNode0x5ce1a48feb50 [shape=record,color=black,label=\"{NodeID: 35\\nIntraBlockNode ID: 35      br label %if.end, !dbg !37 \\{ ln: 16  cl: 5  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48feb50 -> Node0x5ce1a48fe230[style=solid];\n\tNode0x5ce1a48ecbd0 [shape=record,color=red,label=\"{NodeID: 34\\nCallBlockNode ID: 34   call void @svf_assert(i1 noundef zeroext %cmp2), !dbg !36 \\{ ln: 15  cl: 9  fl: example.c \\} \\{fun: test\\}|{|<s1>0x5ce1a48e8b80}}\"];\n\tNode0x5ce1a48ecbd0 -> Node0x5ce1a48fec70[style=solid];\n\tNode0x5ce1a48ecbd0:s1 -> Node0x5ce1a48fd630[style=solid,color=red];\n\tNode0x5ce1a48fe5f0 [shape=record,color=green,label=\"{NodeID: 33\\nFunExitBlockNode ID: 33 Exit(\\{ ln: 20  cl: 5  fl: example.c \\})\\n \\{fun: test\\}|{<s0>0x5ce1a48ec0c0}}\"];\n\tNode0x5ce1a48fe5f0:s0 -> Node0x5ce1a49000b0[style=solid,color=blue];\n\tNode0x5ce1a48fe410 [shape=record,color=black,label=\"{NodeID: 32\\nIntraBlockNode ID: 32      %cmp2 = icmp eq i32 %4, %5, !dbg !35 \\{ ln: 15  cl: 23  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fe410 -> Node0x5ce1a48ecbd0[style=solid];\n\tNode0x5ce1a48fe230 [shape=record,color=black,label=\"{NodeID: 31\\nIntraBlockNode ID: 31      ret i32 0, !dbg !43 \\{ ln: 20  cl: 5  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fe230 -> Node0x5ce1a48fe5f0[style=solid];\n\tNode0x5ce1a48fe050 [shape=record,color=black,label=\"{NodeID: 30\\nIntraBlockNode ID: 30      %5 = load i32, i32* %y, align 4, !dbg !34 \\{ ln: 15  cl: 26  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fe050 -> Node0x5ce1a48fe410[style=solid];\n\tNode0x5ce1a48fdbe0 [shape=record,color=blue,label=\"{NodeID: 29\\nRetBlockNode ID: 29   call void @svf_assert(i1 noundef zeroext %cmp4), !dbg !42 \\{ ln: 18  cl: 9  fl: example.c \\} \\{fun: test\\}}\"];\n\tNode0x5ce1a48fdbe0 -> Node0x5ce1a48fdac0[style=solid];\n\tNode0x5ce1a48fbaa0 [shape=record,color=black,label=\"{NodeID: 12\\nIntraBlockNode ID: 12      %cmp = icmp sgt i32 %0, %1, !dbg !28 \\{ ln: 12  cl: 11  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fbaa0 -> Node0x5ce1a48fbc80[style=solid];\n\tNode0x5ce1a48fb8c0 [shape=record,color=black,label=\"{NodeID: 11\\nIntraBlockNode ID: 11      %1 = load i32, i32* %b.addr, align 4, !dbg !27 \\{ ln: 12  cl: 13  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fb8c0 -> Node0x5ce1a48fbaa0[style=solid];\n\tNode0x5ce1a48fb6e0 [shape=record,color=black,label=\"{NodeID: 10\\nIntraBlockNode ID: 10      %0 = load i32, i32* %a.addr, align 4, !dbg !25 \\{ ln: 12  cl: 9  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fb6e0 -> Node0x5ce1a48fb8c0[style=solid];\n\tNode0x5ce1a48fb500 [shape=record,color=black,label=\"{NodeID: 9\\nIntraBlockNode ID: 9      store i32 1, i32* %y, align 4, !dbg !24 \\{ ln: 10  cl: 11  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fb500 -> Node0x5ce1a48fb6e0[style=solid];\n\tNode0x5ce1a48fb380 [shape=record,color=black,label=\"{NodeID: 8\\nIntraBlockNode ID: 8      store i32 1, i32* %x, align 4, !dbg !23 \\{ ln: 10  cl: 6  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fb380 -> Node0x5ce1a48fb500[style=solid];\n\tNode0x5ce1a48fb260 [shape=record,color=black,label=\"{NodeID: 7\\nIntraBlockNode ID: 7      store i32 %b, i32* %b.addr, align 4 \\{  \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fb260 -> Node0x5ce1a48fb380[style=solid];\n\tNode0x5ce1a48fb140 [shape=record,color=black,label=\"{NodeID: 6\\nIntraBlockNode ID: 6      store i32 %a, i32* %a.addr, align 4 \\{  \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fb140 -> Node0x5ce1a48fb260[style=solid];\n\tNode0x5ce1a48fb020 [shape=record,color=black,label=\"{NodeID: 5\\nIntraBlockNode ID: 5   AddrPE: [15\\<--16]  \\n   %y = alloca i32, align 4 \\{ ln: 9 fl: example.c \\} \\{fun: test\\}}\"];\n\tNode0x5ce1a48fb020 -> Node0x5ce1a48fb140[style=solid];\n\tNode0x5ce1a48faf00 [shape=record,color=black,label=\"{NodeID: 4\\nIntraBlockNode ID: 4   AddrPE: [13\\<--14]  \\n   %x = alloca i32, align 4 \\{ ln: 9 fl: example.c \\} \\{fun: test\\}}\"];\n\tNode0x5ce1a48faf00 -> Node0x5ce1a48fb020[style=solid];\n\tNode0x5ce1a48fade0 [shape=record,color=black,label=\"{NodeID: 3\\nIntraBlockNode ID: 3   AddrPE: [11\\<--12]  \\n   %b.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\} \\{fun: test\\}}\"];\n\tNode0x5ce1a48fade0 -> Node0x5ce1a48faf00[style=solid];\n\tNode0x5ce1a48fac20 [shape=record,color=black,label=\"{NodeID: 2\\nIntraBlockNode ID: 2   AddrPE: [9\\<--10]  \\n   %a.addr = alloca i32, align 4 \\{ ln: 8 fl: example.c \\} \\{fun: test\\}}\"];\n\tNode0x5ce1a48fac20 -> Node0x5ce1a48fade0[style=solid];\n\tNode0x5ce1a48fab30 [shape=record,color=yellow,label=\"{NodeID: 1\\nFunEntryBlockNode ID: 1 Entry(\\{ in line: 8 file: example.c \\})\\n \\{fun: test\\}}\"];\n\tNode0x5ce1a48fab30 -> Node0x5ce1a48fac20[style=solid];\n\tNode0x5ce1a48ec630 [shape=record,color=purple,label=\"{NodeID: 0\\nCopyPE: [2\\<--3]  \\n i8* null \\{ constant data \\}AddrPE: [4\\<--5]  \\n test \\{ in line: 8 file: example.c \\}AddrPE: [54\\<--55]  \\n llvm.dbg.declare \\{  \\}AddrPE: [40\\<--41]  \\n svf_assert \\{  \\}AddrPE: [62\\<--63]  \\n main \\{ in line: 23 file: example.c \\}}\"];\n\tNode0x5ce1a48fbc80 [shape=record,color=black,label=\"{NodeID: 13\\nIntraBlockNode ID: 13      br i1 %cmp, label %if.then, label %if.else, !dbg !29 \\{ ln: 12  cl: 9  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fbc80 -> Node0x5ce1a48fbf70[style=solid];\n\tNode0x5ce1a48fbc80 -> Node0x5ce1a48fc130[style=solid];\n\tNode0x5ce1a48fbf70 [shape=record,color=black,label=\"{NodeID: 14\\nIntraBlockNode ID: 14      %2 = load i32, i32* %x, align 4, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fbf70 -> Node0x5ce1a48fc400[style=solid];\n\tNode0x5ce1a48fc130 [shape=record,color=black,label=\"{NodeID: 15\\nIntraBlockNode ID: 15      %6 = load i32, i32* %x, align 4, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fc130 -> Node0x5ce1a48fc6d0[style=solid];\n\tNode0x5ce1a48fc400 [shape=record,color=black,label=\"{NodeID: 16\\nIntraBlockNode ID: 16      %inc = add nsw i32 %2, 1, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fc400 -> Node0x5ce1a48fc8b0[style=solid];\n\tNode0x5ce1a48fc6d0 [shape=record,color=black,label=\"{NodeID: 17\\nIntraBlockNode ID: 17      %inc3 = add nsw i32 %6, 1, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fc6d0 -> Node0x5ce1a48fca90[style=solid];\n\tNode0x5ce1a48fc8b0 [shape=record,color=black,label=\"{NodeID: 18\\nIntraBlockNode ID: 18      store i32 %inc, i32* %x, align 4, !dbg !30 \\{ ln: 13  cl: 10  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fc8b0 -> Node0x5ce1a48fcc70[style=solid];\n\tNode0x5ce1a48fca90 [shape=record,color=black,label=\"{NodeID: 19\\nIntraBlockNode ID: 19      store i32 %inc3, i32* %x, align 4, !dbg !38 \\{ ln: 17  cl: 10  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fca90 -> Node0x5ce1a48fce50[style=solid];\n\tNode0x5ce1a48fcc70 [shape=record,color=black,label=\"{NodeID: 20\\nIntraBlockNode ID: 20      %3 = load i32, i32* %y, align 4, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fcc70 -> Node0x5ce1a48fd030[style=solid];\n\tNode0x5ce1a48fce50 [shape=record,color=black,label=\"{NodeID: 21\\nIntraBlockNode ID: 21      %7 = load i32, i32* %x, align 4, !dbg !40 \\{ ln: 18  cl: 21  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fce50 -> Node0x5ce1a48fd210[style=solid];\n\tNode0x5ce1a48fd030 [shape=record,color=black,label=\"{NodeID: 22\\nIntraBlockNode ID: 22      %inc1 = add nsw i32 %3, 1, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fd030 -> Node0x5ce1a48fd3f0[style=solid];\n\tNode0x5ce1a48fd210 [shape=record,color=black,label=\"{NodeID: 23\\nIntraBlockNode ID: 23      %cmp4 = icmp eq i32 %7, 2, !dbg !41 \\{ ln: 18  cl: 23  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fd210 -> Node0x5ce1a48ec750[style=solid];\n\tNode0x5ce1a48fd3f0 [shape=record,color=black,label=\"{NodeID: 24\\nIntraBlockNode ID: 24      store i32 %inc1, i32* %y, align 4, !dbg !32 \\{ ln: 14  cl: 10  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fd3f0 -> Node0x5ce1a48fd8e0[style=solid];\n\tNode0x5ce1a48ec750 [shape=record,color=red,label=\"{NodeID: 25\\nCallBlockNode ID: 25   call void @svf_assert(i1 noundef zeroext %cmp4), !dbg !42 \\{ ln: 18  cl: 9  fl: example.c \\} \\{fun: test\\}|{|<s1>0x5ce1a48e9c60}}\"];\n\tNode0x5ce1a48ec750 -> Node0x5ce1a48fdbe0[style=solid];\n\tNode0x5ce1a48ec750:s1 -> Node0x5ce1a48fd630[style=solid,color=red];\n\tNode0x5ce1a48fd630 [shape=record,color=yellow,label=\"{NodeID: 26\\nFunEntryBlockNode ID: 26 Entry()\\n \\{fun: svf_assert\\}}\"];\n\tNode0x5ce1a48fd8e0 [shape=record,color=black,label=\"{NodeID: 27\\nIntraBlockNode ID: 27      %4 = load i32, i32* %x, align 4, !dbg !33 \\{ ln: 15  cl: 21  fl: example.c \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fd8e0 -> Node0x5ce1a48fe050[style=solid];\n\tNode0x5ce1a48fdac0 [shape=record,color=black,label=\"{NodeID: 28\\nIntraBlockNode ID: 28      br label %if.end \\{  \\}    \\{fun: test\\}}\"];\n\tNode0x5ce1a48fdac0 -> Node0x5ce1a48fe230[style=solid];\n}\n"
    },
    {
      "name": "tcg.dot",
      "graph": "digraph \"Call Graph\" {\n\tlabel=\"Call Graph\";\n\n\tNode0x6007da56e4b0 [shape=record,shape=box,label=\"{CallGraphNode ID: 0 \\{fun: test\\}|{<s0>1|<s1>2}}\"];\n\tNode0x6007da56e4b0:s0 -> Node0x6007da54ca30[color=black];\n\tNode0x6007da56e4b0:s1 -> Node0x6007da54ca30[color=black];\n\tNode0x6007da56e540 [shape=record,shape=box,label=\"{CallGraphNode ID: 1 \\{fun: main\\}|{<s0>3}}\"];\n\tNode0x6007da56e540:s0 -> Node0x6007da56e4b0[color=black];\n\tNode0x6007da56e5d0 [shape=record,shape=Mrecord,label=\"{CallGraphNode ID: 2 \\{fun: llvm.dbg.declare\\}}\"];\n\tNode0x6007da54ca30 [shape=record,shape=Mrecord,label=\"{CallGraphNode ID: 3 \\{fun: svf_assert\\}}\"];\n}\n"
    }
  ],
  "llvm": "; ModuleID = 'example.c'\nsource_filename = \"example.c\"\ntarget datalayout = \"e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128\"\ntarget triple = \"x86_64-pc-linux-gnu\"\n\n; Function Attrs: noinline nounwind optnone uwtable\ndefine dso_local i32 @test(i32 noundef %a, i32 noundef %b) #0 !dbg !10 {\nentry:\n  %a.addr = alloca i32, align 4\n  %b.addr = alloca i32, align 4\n  %x = alloca i32, align 4\n  %y = alloca i32, align 4\n  store i32 %a, i32* %a.addr, align 4\n  call void @llvm.dbg.declare(metadata i32* %a.addr, metadata !15, metadata !DIExpression()), !dbg !16\n  store i32 %b, i32* %b.addr, align 4\n  call void @llvm.dbg.declare(metadata i32* %b.addr, metadata !17, metadata !DIExpression()), !dbg !18\n  call void @llvm.dbg.declare(metadata i32* %x, metadata !19, metadata !DIExpression()), !dbg !20\n  call void @llvm.dbg.declare(metadata i32* %y, metadata !21, metadata !DIExpression()), !dbg !22\n  store i32 1, i32* %x, align 4, !dbg !23\n  store i32 1, i32* %y, align 4, !dbg !24\n  %0 = load i32, i32* %a.addr, align 4, !dbg !25\n  %1 = load i32, i32* %b.addr, align 4, !dbg !27\n  %cmp = icmp sgt i32 %0, %1, !dbg !28\n  br i1 %cmp, label %if.then, label %if.else, !dbg !29\n\nif.then:                                          ; preds = %entry\n  %2 = load i32, i32* %x, align 4, !dbg !30\n  %inc = add nsw i32 %2, 1, !dbg !30\n  store i32 %inc, i32* %x, align 4, !dbg !30\n  %3 = load i32, i32* %y, align 4, !dbg !32\n  %inc1 = add nsw i32 %3, 1, !dbg !32\n  store i32 %inc1, i32* %y, align 4, !dbg !32\n  %4 = load i32, i32* %x, align 4, !dbg !33\n  %5 = load i32, i32* %y, align 4, !dbg !34\n  %cmp2 = icmp eq i32 %4, %5, !dbg !35\n  call void @svf_assert(i1 noundef zeroext %cmp2), !dbg !36\n  br label %if.end, !dbg !37\n\nif.else:                                          ; preds = %entry\n  %6 = load i32, i32* %x, align 4, !dbg !38\n  %inc3 = add nsw i32 %6, 1, !dbg !38\n  store i32 %inc3, i32* %x, align 4, !dbg !38\n  %7 = load i32, i32* %x, align 4, !dbg !40\n  %cmp4 = icmp eq i32 %7, 2, !dbg !41\n  call void @svf_assert(i1 noundef zeroext %cmp4), !dbg !42\n  br label %if.end\n\nif.end:                                           ; preds = %if.else, %if.then\n  ret i32 0, !dbg !43\n}\n\n; Function Attrs: nofree nosync nounwind readnone speculatable willreturn\ndeclare void @llvm.dbg.declare(metadata, metadata, metadata) #1\n\ndeclare void @svf_assert(i1 noundef zeroext) #2\n\n; Function Attrs: noinline nounwind optnone uwtable\ndefine dso_local i32 @main() #0 !dbg !44 {\nentry:\n  %retval = alloca i32, align 4\n  %a = alloca i32, align 4\n  %b = alloca i32, align 4\n  store i32 0, i32* %retval, align 4\n  call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !DIExpression()), !dbg !48\n  store i32 1, i32* %a, align 4, !dbg !48\n  call void @llvm.dbg.declare(metadata i32* %b, metadata !49, metadata !DIExpression()), !dbg !50\n  store i32 2, i32* %b, align 4, !dbg !50\n  %0 = load i32, i32* %a, align 4, !dbg !51\n  %1 = load i32, i32* %b, align 4, !dbg !52\n  %call = call i32 @test(i32 noundef %0, i32 noundef %1), !dbg !53\n  ret i32 0, !dbg !54\n}\n\nattributes #0 = { noinline nounwind optnone uwtable \"frame-pointer\"=\"all\" \"min-legal-vector-width\"=\"0\" \"no-trapping-math\"=\"true\" \"stack-protector-buffer-size\"=\"8\" \"target-cpu\"=\"x86-64\" \"target-features\"=\"+cx8,+fxsr,+mmx,+sse,+sse2,+x87\" \"tune-cpu\"=\"generic\" }\nattributes #1 = { nofree nosync nounwind readnone speculatable willreturn }\nattributes #2 = { \"frame-pointer\"=\"all\" \"no-trapping-math\"=\"true\" \"stack-protector-buffer-size\"=\"8\" \"target-cpu\"=\"x86-64\" \"target-features\"=\"+cx8,+fxsr,+mmx,+sse,+sse2,+x87\" \"tune-cpu\"=\"generic\" }\n\n!llvm.dbg.cu = !{!0}\n!llvm.module.flags = !{!2, !3, !4, !5, !6, !7, !8}\n!llvm.ident = !{!9}\n\n!0 = distinct !DICompileUnit(language: DW_LANG_C99, file: !1, producer: \"Ubuntu clang version 14.0.0-1ubuntu1.1\", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, splitDebugInlining: false, nameTableKind: None)\n!1 = !DIFile(filename: \"example.c\", directory: \"/home/samiksha/Desktop/capstoneProject2024/api\", checksumkind: CSK_MD5, checksum: \"a1749a190177d9551d4513e5508cfc02\")\n!2 = !{i32 7, !\"Dwarf Version\", i32 5}\n!3 = !{i32 2, !\"Debug Info Version\", i32 3}\n!4 = !{i32 1, !\"wchar_size\", i32 4}\n!5 = !{i32 7, !\"PIC Level\", i32 2}\n!6 = !{i32 7, !\"PIE Level\", i32 2}\n!7 = !{i32 7, !\"uwtable\", i32 1}\n!8 = !{i32 7, !\"frame-pointer\", i32 2}\n!9 = !{!\"Ubuntu clang version 14.0.0-1ubuntu1.1\"}\n!10 = distinct !DISubprogram(name: \"test\", scope: !1, file: !1, line: 8, type: !11, scopeLine: 8, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !14)\n!11 = !DISubroutineType(types: !12)\n!12 = !{!13, !13, !13}\n!13 = !DIBasicType(name: \"int\", size: 32, encoding: DW_ATE_signed)\n!14 = !{}\n!15 = !DILocalVariable(name: \"a\", arg: 1, scope: !10, file: !1, line: 8, type: !13)\n!16 = !DILocation(line: 8, column: 14, scope: !10)\n!17 = !DILocalVariable(name: \"b\", arg: 2, scope: !10, file: !1, line: 8, type: !13)\n!18 = !DILocation(line: 8, column: 21, scope: !10)\n!19 = !DILocalVariable(name: \"x\", scope: !10, file: !1, line: 9, type: !13)\n!20 = !DILocation(line: 9, column: 9, scope: !10)\n!21 = !DILocalVariable(name: \"y\", scope: !10, file: !1, line: 9, type: !13)\n!22 = !DILocation(line: 9, column: 11, scope: !10)\n!23 = !DILocation(line: 10, column: 6, scope: !10)\n!24 = !DILocation(line: 10, column: 11, scope: !10)\n!25 = !DILocation(line: 12, column: 9, scope: !26)\n!26 = distinct !DILexicalBlock(scope: !10, file: !1, line: 12, column: 9)\n!27 = !DILocation(line: 12, column: 13, scope: !26)\n!28 = !DILocation(line: 12, column: 11, scope: !26)\n!29 = !DILocation(line: 12, column: 9, scope: !10)\n!30 = !DILocation(line: 13, column: 10, scope: !31)\n!31 = distinct !DILexicalBlock(scope: !26, file: !1, line: 12, column: 16)\n!32 = !DILocation(line: 14, column: 10, scope: !31)\n!33 = !DILocation(line: 15, column: 21, scope: !31)\n!34 = !DILocation(line: 15, column: 26, scope: !31)\n!35 = !DILocation(line: 15, column: 23, scope: !31)\n!36 = !DILocation(line: 15, column: 9, scope: !31)\n!37 = !DILocation(line: 16, column: 5, scope: !31)\n!38 = !DILocation(line: 17, column: 10, scope: !39)\n!39 = distinct !DILexicalBlock(scope: !26, file: !1, line: 16, column: 12)\n!40 = !DILocation(line: 18, column: 21, scope: !39)\n!41 = !DILocation(line: 18, column: 23, scope: !39)\n!42 = !DILocation(line: 18, column: 9, scope: !39)\n!43 = !DILocation(line: 20, column: 5, scope: !10)\n!44 = distinct !DISubprogram(name: \"main\", scope: !1, file: !1, line: 23, type: !45, scopeLine: 23, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !14)\n!45 = !DISubroutineType(types: !46)\n!46 = !{!13}\n!47 = !DILocalVariable(name: \"a\", scope: !44, file: !1, line: 24, type: !13)\n!48 = !DILocation(line: 24, column: 9, scope: !44)\n!49 = !DILocalVariable(name: \"b\", scope: !44, file: !1, line: 25, type: !13)\n!50 = !DILocation(line: 25, column: 9, scope: !44)\n!51 = !DILocation(line: 26, column: 10, scope: !44)\n!52 = !DILocation(line: 26, column: 12, scope: !44)\n!53 = !DILocation(line: 26, column: 5, scope: !44)\n!54 = !DILocation(line: 27, column: 5, scope: !44)\n"
}

export default submitCodeFetch



