
*** Running vivado
    with args -log AppCombi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AppCombi_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source AppCombi_top.tcl -notrace
Command: synth_design -top AppCombi_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6560
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1138.180 ; gain = 11.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AppCombi_top' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:41]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'synchro_module_v2' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:40' bound to instance 'inst_synch' of component 'synchro_module_v2' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'synchro_module_v2' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'synchro_module_v2' (1#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
INFO: [Synth 8-3491] module 'Thermo2Bin' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:34' bound to instance 'CThermo2Bin' of component 'Thermo2Bin' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Thermo2Bin' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:40]
INFO: [Synth 8-3491] module 'ThermoCompte' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/ThermoCompte.vhd:34' bound to instance 'compteur1' of component 'ThermoCompte' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ThermoCompte' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/ThermoCompte.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ThermoCompte' (2#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/ThermoCompte.vhd:39]
INFO: [Synth 8-3491] module 'ThermoCompte' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/ThermoCompte.vhd:34' bound to instance 'compteur2' of component 'ThermoCompte' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:81]
INFO: [Synth 8-3491] module 'ThermoCompte' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/ThermoCompte.vhd:34' bound to instance 'compteur3' of component 'ThermoCompte' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:93]
INFO: [Synth 8-3491] module 'Add4bit' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:34' bound to instance 'additionPart1' of component 'Add4bit' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Add4bit' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitA' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:34' bound to instance 'FA1' of component 'Add1bitA' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Add1bitA' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:42]
INFO: [Synth 8-226] default block is never used [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Add1bitA' (3#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitA' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:34' bound to instance 'FA2' of component 'Add1bitA' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:61]
INFO: [Synth 8-3491] module 'Add1bitB' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:34' bound to instance 'FA3' of component 'Add1bitB' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Add1bitB' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:42]
WARNING: [Synth 8-614] signal 'CI' is read in the process but is not in the sensitivity list [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:46]
WARNING: [Synth 8-614] signal 'X' is read in the process but is not in the sensitivity list [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:46]
WARNING: [Synth 8-614] signal 'Y' is read in the process but is not in the sensitivity list [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Add1bitB' (4#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitB' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:34' bound to instance 'FA4' of component 'Add1bitB' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Add4bit' (5#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:42]
INFO: [Synth 8-3491] module 'Add4bit' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:34' bound to instance 'additionPart2' of component 'Add4bit' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:126]
INFO: [Synth 8-3491] module 'thermoEr' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/thermoEr.vhd:34' bound to instance 'eCheck1' of component 'thermoEr' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:147]
INFO: [Synth 8-638] synthesizing module 'thermoEr' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/thermoEr.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'thermoEr' (6#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/thermoEr.vhd:39]
INFO: [Synth 8-3491] module 'thermoEr' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/thermoEr.vhd:34' bound to instance 'eCheck2' of component 'thermoEr' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:154]
INFO: [Synth 8-3491] module 'thermoEr' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/thermoEr.vhd:34' bound to instance 'eCheck3' of component 'thermoEr' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:161]
INFO: [Synth 8-3491] module 'thermoEr' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/thermoEr.vhd:34' bound to instance 'eCheck4' of component 'thermoEr' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'Thermo2Bin' (7#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:40]
INFO: [Synth 8-3491] module 'Bin2DualBCD' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD.vhd:34' bound to instance 'CBin2DualBCD' of component 'Bin2DualBCD' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Bin2DualBCD' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD.vhd:42]
INFO: [Synth 8-3491] module 'Bin2DualBCD_NS' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_NS.vhd:34' bound to instance 'CBin2DualBCD_NS' of component 'Bin2DualBCD_NS' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Bin2DualBCD_NS' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_NS.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bin2DualBCD_NS' (8#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_NS.vhd:40]
INFO: [Synth 8-3491] module 'Moins_5' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Moins_5.vhd:34' bound to instance 'CMoins_5' of component 'Moins_5' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Moins_5' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Moins_5.vhd:39]
INFO: [Synth 8-3491] module 'Add4bit' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:34' bound to instance 'FA1' of component 'Add4bit' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Moins_5.vhd:51]
WARNING: [Synth 8-614] signal 'Temp' is read in the process but is not in the sensitivity list [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Moins_5.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Moins_5' (9#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Moins_5.vhd:39]
INFO: [Synth 8-3491] module 'Bin2DualBCD_S' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_S.vhd:34' bound to instance 'CBin2DualBCD_S' of component 'Bin2DualBCD_S' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Bin2DualBCD_S' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_S.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bin2DualBCD_S' (10#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_S.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bin2DualBCD' (11#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD.vhd:42]
INFO: [Synth 8-3491] module 'Fct2_3' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Fct2_3.vhd:34' bound to instance 'CFct2_3' of component 'Fct2_3' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Fct2_3' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Fct2_3.vhd:39]
INFO: [Synth 8-3491] module 'Add4bit' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add4bit.vhd:34' bound to instance 'FA1' of component 'Add4bit' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Fct2_3.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Fct2_3' (12#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Fct2_3.vhd:39]
INFO: [Synth 8-3491] module 'parite' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/parite.vhd:34' bound to instance 'Cparite' of component 'parite' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:160]
INFO: [Synth 8-638] synthesizing module 'parite' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/parite.vhd:40]
INFO: [Synth 8-226] default block is never used [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/parite.vhd:46]
INFO: [Synth 8-226] default block is never used [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/parite.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'parite' (13#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/parite.vhd:40]
INFO: [Synth 8-3491] module 'Bouton2Bin' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bouton2Bin.vhd:34' bound to instance 'CBouton2Bin' of component 'Bouton2Bin' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Bouton2Bin' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bouton2Bin.vhd:47]
WARNING: [Synth 8-614] signal 'Unites_ns' is read in the process but is not in the sensitivity list [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bouton2Bin.vhd:52]
WARNING: [Synth 8-614] signal 'Dizaine' is read in the process but is not in the sensitivity list [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bouton2Bin.vhd:52]
WARNING: [Synth 8-614] signal 'ADCbin' is read in the process but is not in the sensitivity list [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bouton2Bin.vhd:52]
WARNING: [Synth 8-614] signal 'Unite_s' is read in the process but is not in the sensitivity list [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bouton2Bin.vhd:52]
WARNING: [Synth 8-614] signal 'Code_signe' is read in the process but is not in the sensitivity list [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bouton2Bin.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Bouton2Bin' (14#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Bouton2Bin.vhd:47]
INFO: [Synth 8-3491] module 'Decodeur3_8' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Decodeur3_8.vhd:34' bound to instance 'CDecodeur3_8' of component 'Decodeur3_8' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Decodeur3_8' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Decodeur3_8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decodeur3_8' (15#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Decodeur3_8.vhd:39]
INFO: [Synth 8-3491] module 'septSegments_Top' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:46' bound to instance 'inst_aff' of component 'septSegments_Top' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:181]
INFO: [Synth 8-638] synthesizing module 'septSegments_Top' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_lsb' of component 'septSegments_encodeur' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'septSegments_encodeur' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-226] default block is never used [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'septSegments_encodeur' (16#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_msb' of component 'septSegments_encodeur' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:90]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_refreshPmod' declared at 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:19' bound to instance 'inst_refresh' of component 'septSegments_refreshPmod' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'septSegments_refreshPmod' [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'septSegments_refreshPmod' (17#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'septSegments_Top' (18#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AppCombi_top' (19#1) [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.387 ; gain = 68.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.387 ; gain = 68.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.387 ; gain = 68.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1194.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'X[0]'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[1]'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[2]'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[3]'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[0]'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[1]'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[2]'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[3]'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CI'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CO'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_DEL2'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_DEL3'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_S2'. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AppCombi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AppCombi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1306.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.625 ; gain = 180.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.625 ; gain = 180.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.625 ; gain = 180.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.625 ; gain = 180.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input    8 Bit        Muxes := 1     
	  14 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 16    
	  13 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1306.625 ; gain = 180.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1306.625 ; gain = 180.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1306.625 ; gain = 180.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_53/O (LUT2)
      [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:48]
     1: i_53/I0 (LUT2)
     2: i_17/O (LUT4)
      [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:48]
     3: i_17/I2 (LUT4)
     4: i_53/O (LUT2)
      [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:28]
Inferred a: "set_disable_timing -from I0 -to O i_53"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1310.168 ; gain = 183.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1322.977 ; gain = 196.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1322.977 ; gain = 196.785
---------------------------------------------------------------------------------
Found timing loop:
     0: \segm[6]_i_22 /O (LUT5)
      [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:48]
     1: \segm[6]_i_22 /I2 (LUT5)
     2: \segm[6]_i_22 /O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:28]
Inferred a: "set_disable_timing -from I2 -to O \segm[6]_i_22 "
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1322.977 ; gain = 196.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1322.977 ; gain = 196.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1322.977 ; gain = 196.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1322.977 ; gain = 196.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |    13|
|6     |LUT4   |    10|
|7     |LUT5   |    14|
|8     |LUT6   |    25|
|9     |FDRE   |    30|
|10    |IBUF   |    16|
|11    |OBUF   |    16|
|12    |OBUFT  |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1322.977 ; gain = 196.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1322.977 ; gain = 84.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1322.977 ; gain = 196.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1322.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 22 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1332.039 ; gain = 205.848
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Simon/Desktop/Repo/S4_UDeS/Lers0601-Bera1107/pb_APP_log_comb_E2022/pb_APP_log_comb.runs/synth_1/AppCombi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AppCombi_top_utilization_synth.rpt -pb AppCombi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 10 22:15:18 2022...
