<module name="CORTEXA9_CPU0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_PDA_CPUi_PWRSTCTRL" acronym="PM_PDA_CPUi_PWRSTCTRL" offset="0x0" width="32" description="This register controls the CPU domain power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_BANK_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="CPU_L1 memory state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="3" token="L1_BANK_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_BANK_RETSTATE" width="1" begin="8" end="8" resetval="1" description="CPU L1 memory state when domain is RETENTION state." range="" rwaccess="R">
      <bitenum value="1" id="1" token="L1_BANK_RETSTATE_1_r" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="1" description="Logic state control when power domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LOGICRETSTATE_0" description="All CPU logic is off when the domain is in RETENTION state."/>
      <bitenum value="1" id="1" token="LOGICRETSTATE_1" description="Whole logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x2" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POWERSTATE_0" description="OFF state"/>
      <bitenum value="1" id="1" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" id="2" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="3" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_PDA_CPUi_PWRSTST" acronym="PM_PDA_CPUi_PWRSTST" offset="0x4" width="32" description="This register provides a status on the CPU domain current power state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. The software has to write 0x3 in this field to update this register. 0x0: Power domain was previously in OFF 0x1: Power domain was previously in RETENTION 0x2: Power domain was previously INACTIVE 0x3: Power domain was previously ON" range="" rwaccess="RW W1toSet"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="INTRANSITION_0_r" description="No ongoing transition on power domain"/>
      <bitenum value="1" id="1" token="INTRANSITION_1_r" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="19" end="6" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_BANK_STATEST" width="2" begin="5" end="4" resetval="0x3" description="CPU_L1 memory state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L1_BANK_STATEST_0_r" description="Memory is OFF"/>
      <bitenum value="1" id="1" token="L1_BANK_STATEST_1_r" description="Memory is RET"/>
      <bitenum value="2" id="2" token="L1_BANK_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="L1_BANK_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="LOGICSTATEST_0_r" description="Logic in domain is OFF"/>
      <bitenum value="1" id="1" token="LOGICSTATEST_1_r" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="POWERSTATEST_0_r" description="Power domain is OFF"/>
      <bitenum value="1" id="1" token="POWERSTATEST_1_r" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="2" token="POWERSTATEST_2_r" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="3" token="POWERSTATEST_3_r" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="RM_PDA_CPUi_CONTEXT" acronym="RM_PDA_CPUi_CONTEXT" offset="0x8" width="32" description="This register contains dedicated CPU context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CPU_L1" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CPU_L1 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_CPU_L1_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_CPU_L1_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_PDA_CPUi_RSTCTRL" acronym="RM_PDA_CPUi_RSTCTRL" offset="0xC" width="32" description="This register controls the assertion/release of the CPU CORE reset. This is basically a software warm reset (that asserts CPUx_RST) per CPU. One CPU can set this bit to reset the other CPU. Actually the CPU can set this bit to reset itself as well (and it will be kept in reset until the other active CPU clears this bit).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RST" width="1" begin="0" end="0" resetval="0" description="CPU warm local reset control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RST_0" description="Reset is cleared"/>
      <bitenum value="1" id="1" token="RST_1" description="Reset is asserted"/>
    </bitfield>
  </register>
  <register id="CM_PDA_CPUi_CLKCTRL" acronym="CM_PDA_CPUi_CLKCTRL" offset="0x14" width="32" description="This register manages the CPU clocks.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="0" end="0" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
  </register>
  <register id="CM_PDA_CPUi_CLKSTCTRL" acronym="CM_PDA_CPUi_CLKSTCTRL" offset="0x18" width="32" description="This register enables the CPU domain power state transition. It controls the hardware-supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the full domain transition of the CPU domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wake-up transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="Start a software forced wake-up transition on the domain. The software forced wake-up transition allows the software to wakeup a powered-down CPU by a method other than an externally triggered interrupt."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wake-up transition are based upon hardware conditions. WFI triggers the sleep transition based on settings in and registers."/>
    </bitfield>
  </register>
</module>
