

================================================================
== Vitis HLS Report for 'read_in'
================================================================
* Date:           Tue Jun 27 13:52:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.375 us|  0.375 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |       73|       73|        11|          1|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_in, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 64, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r" [Byte_Count_Really_Good_This_Time/accelerator.cpp:4]   --->   Operation 17 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln5 = store i7 0, i7 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 18 'store' 'store_ln5' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%br_ln5 = br void %for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 19 'br' 'br_ln5' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %for.inc.split, i1 1, void %entry"   --->   Operation 20 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 21 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.87ns)   --->   "%icmp_ln5 = icmp_eq  i7 %i_2, i7 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 23 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln5 = add i7 %i_2, i7 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 24 'add' 'add_ln5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %new.body.for.inc, void %for.end" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 25 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 26 'br' 'br_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln5 = store i7 %add_ln5, i7 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 27 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 28 'br' 'br_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %in_read" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 29 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [8/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 30 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 31 [7/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 31 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 32 [6/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 32 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 33 [5/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 33 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 34 [4/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 34 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 35 [3/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 35 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 36 [2/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 36 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 37 [1/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 37 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc.split" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 38 'br' 'br_ln5' <Predicate = (first_iter_0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 39 [1/1] (3.65ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:6]   --->   Operation 39 'read' 'gmem_addr_read' <Predicate = (!icmp_ln5)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln8 = ret" [Byte_Count_Really_Good_This_Time/accelerator.cpp:8]   --->   Operation 43 'ret' 'ret_ln8' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.82>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Byte_Count_Really_Good_This_Time/accelerator.cpp:5]   --->   Operation 41 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (1.82ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %split_in, i8 %gmem_addr_read" [Byte_Count_Really_Good_This_Time/accelerator.cpp:6]   --->   Operation 42 'write' 'write_ln6' <Predicate = (!icmp_ln5)> <Delay = 1.82> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) on local variable 'i' [12]  (0.000 ns)
	'add' operation ('add_ln5', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [15]  (1.870 ns)
	'store' operation ('store_ln5', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) of variable 'add_ln5', Byte_Count_Really_Good_This_Time/accelerator.cpp:5 on local variable 'i' [28]  (1.588 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [18]  (0.000 ns)
	bus request operation ('empty', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) on port 'gmem' (Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [21]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) on port 'gmem' (Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [21]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) on port 'gmem' (Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [21]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) on port 'gmem' (Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [21]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) on port 'gmem' (Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [21]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) on port 'gmem' (Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [21]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) on port 'gmem' (Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [21]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', Byte_Count_Really_Good_This_Time/accelerator.cpp:5) on port 'gmem' (Byte_Count_Really_Good_This_Time/accelerator.cpp:5) [21]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', Byte_Count_Really_Good_This_Time/accelerator.cpp:6) on port 'gmem' (Byte_Count_Really_Good_This_Time/accelerator.cpp:6) [26]  (3.650 ns)

 <State 11>: 1.825ns
The critical path consists of the following:
	fifo write operation ('write_ln6', Byte_Count_Really_Good_This_Time/accelerator.cpp:6) on port 'split_in' (Byte_Count_Really_Good_This_Time/accelerator.cpp:6) [27]  (1.825 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
