[2025-09-18 02:25:43] START suite=qualcomm_srv trace=srv458_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv458_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2608954 heartbeat IPC: 3.833 cumulative IPC: 3.833 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5064237 heartbeat IPC: 4.073 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5064237 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5064237 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14392134 heartbeat IPC: 1.072 cumulative IPC: 1.072 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23779549 heartbeat IPC: 1.065 cumulative IPC: 1.069 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 33066030 heartbeat IPC: 1.077 cumulative IPC: 1.071 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 42388055 heartbeat IPC: 1.073 cumulative IPC: 1.072 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 51747220 heartbeat IPC: 1.068 cumulative IPC: 1.071 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 61024383 heartbeat IPC: 1.078 cumulative IPC: 1.072 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 70347019 heartbeat IPC: 1.073 cumulative IPC: 1.072 (Simulation time: 00 hr 09 min 19 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 79680839 heartbeat IPC: 1.071 cumulative IPC: 1.072 (Simulation time: 00 hr 10 min 32 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv458_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 89070513 heartbeat IPC: 1.065 cumulative IPC: 1.071 (Simulation time: 00 hr 11 min 46 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 93434110 cumulative IPC: 1.07 (Simulation time: 00 hr 12 min 59 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 93434110 cumulative IPC: 1.07 (Simulation time: 00 hr 12 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv458_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07 instructions: 100000004 cycles: 93434110
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.94 Average ROB Occupancy at Mispredict: 25.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3821
BRANCH_INDIRECT: 0.4168
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.923
BRANCH_INDIRECT_CALL: 0.6041
BRANCH_RETURN: 0.6199


====Backend Stall Breakdown====
ROB_STALL: 63923
LQ_STALL: 0
SQ_STALL: 548758


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 123.83721
REPLAY_LOAD: 71.29032
NON_REPLAY_LOAD: 32.383743

== Total ==
ADDR_TRANS: 5325
REPLAY_LOAD: 4420
NON_REPLAY_LOAD: 54178

== Counts ==
ADDR_TRANS: 43
REPLAY_LOAD: 62
NON_REPLAY_LOAD: 1673

cpu0->cpu0_STLB TOTAL        ACCESS:    1869315 HIT:    1864909 MISS:       4406 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1869315 HIT:    1864909 MISS:       4406 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 232.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8581072 HIT:    7031324 MISS:    1549748 MSHR_MERGE:      74196
cpu0->cpu0_L2C LOAD         ACCESS:    6749586 HIT:    5566366 MISS:    1183220 MSHR_MERGE:       8931
cpu0->cpu0_L2C RFO          ACCESS:     558872 HIT:     356897 MISS:     201975 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     267653 HIT:     151652 MISS:     116001 MSHR_MERGE:      65265
cpu0->cpu0_L2C WRITE        ACCESS:     997129 HIT:     955776 MISS:      41353 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7832 HIT:        633 MISS:       7199 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     201840 ISSUED:     183610 USEFUL:      10502 USELESS:      12332
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15023783 HIT:    8046953 MISS:    6976830 MSHR_MERGE:    1652133
cpu0->cpu0_L1I LOAD         ACCESS:   15023783 HIT:    8046953 MISS:    6976830 MSHR_MERGE:    1652133
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31037693 HIT:   27366626 MISS:    3671067 MSHR_MERGE:    1590777
cpu0->cpu0_L1D LOAD         ACCESS:   17191992 HIT:   15369632 MISS:    1822360 MSHR_MERGE:     397471
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     476039 HIT:     306560 MISS:     169479 MSHR_MERGE:      80790
cpu0->cpu0_L1D WRITE        ACCESS:   13360700 HIT:   11689409 MISS:    1671291 MSHR_MERGE:    1112411
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8962 HIT:       1025 MISS:       7937 MSHR_MERGE:        105
cpu0->cpu0_L1D PREFETCH REQUESTED:     685052 ISSUED:     476039 USEFUL:      21448 USELESS:      42449
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12459093 HIT:   10543242 MISS:    1915851 MSHR_MERGE:     963163
cpu0->cpu0_ITLB LOAD         ACCESS:   12459093 HIT:   10543242 MISS:    1915851 MSHR_MERGE:     963163
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.091 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29003577 HIT:   27775146 MISS:    1228431 MSHR_MERGE:     311804
cpu0->cpu0_DTLB LOAD         ACCESS:   29003577 HIT:   27775146 MISS:    1228431 MSHR_MERGE:     311804
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.031 cycles
cpu0->LLC TOTAL        ACCESS:    1750449 HIT:    1690010 MISS:      60439 MSHR_MERGE:       1824
cpu0->LLC LOAD         ACCESS:    1174289 HIT:    1157155 MISS:      17134 MSHR_MERGE:        181
cpu0->LLC RFO          ACCESS:     201975 HIT:     174650 MISS:      27325 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      50736 HIT:      39025 MISS:      11711 MSHR_MERGE:       1643
cpu0->LLC WRITE        ACCESS:     316250 HIT:     315979 MISS:        271 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7199 HIT:       3201 MISS:       3998 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3477
  ROW_BUFFER_MISS:      54853
  AVG DBUS CONGESTED CYCLE: 3.419
Channel 0 WQ ROW_BUFFER_HIT:        992
  ROW_BUFFER_MISS:      21674
  FULL:          0
Channel 0 REFRESHES ISSUED:       7786

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       511062       421994        99867         2221
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6          229          362          257
  STLB miss resolved @ L2C                0          108          167          257           77
  STLB miss resolved @ LLC                0          171          351         1570          513
  STLB miss resolved @ MEM                0            2          304         2183         2145

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164761        52089      1205897       201946          404
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          142          103           25
  STLB miss resolved @ L2C                0           33           70           62            4
  STLB miss resolved @ LLC                0          137          286          471           59
  STLB miss resolved @ MEM                0            0           77          210           86
[2025-09-18 02:38:42] END   suite=qualcomm_srv trace=srv458_ap (rc=0)
