// Seed: 588786919
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output tri0 id_0
);
  id_2(
      id_2, id_2, -1 - id_2
  );
  uwire id_3 = 1;
  assign id_2 = -1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1, id_2, id_3;
  module_0 modCall_1 ();
  parameter id_4 = -1;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8  = id_5;
  assign id_22 = id_1;
  always id_6 <= id_3 - 1;
  assign id_12 = ~1;
  assign id_14 = id_20;
  wire id_23 = id_19, id_24 = id_5, id_25, id_26;
  assign id_18 = id_12[1];
  assign id_4[-1] = id_24;
  assign id_18 = -1;
  module_0 modCall_1 ();
endmodule
