# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hex_to_7seg.srcs/sources_1/new/clock_converter.v" \
"../../../../hex_to_7seg.srcs/sim_1/new/TB_clock_converter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
