// Generated by CIRCT 42e53322a
module jtframe_sdram64_latch(	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:3
  input         rst,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:39
                clk,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:53
  input  [21:0] ba0_addr,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:67
                ba1_addr,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:87
                ba2_addr,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:107
                ba3_addr,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:127
  input  [12:0] ba0_row,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:147
                ba1_row,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:166
                ba2_row,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:185
                ba3_row,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:204
  input  [3:0]  rd,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:223
                wr,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:236
                rdy,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:249
  input         prog_en,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:263
                prog_rd,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:281
                prog_wr,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:299
  output [21:0] ba0_addr_l,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:318
                ba1_addr_l,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:340
                ba2_addr_l,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:362
                ba3_addr_l,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:384
  output [3:0]  rd_l,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:406
                wr_l,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:421
                match,	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:436
  output        noreq	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:2:452
);

  assign ba0_addr_l = ba0_addr;	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:17:5
  assign ba1_addr_l = ba1_addr;	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:17:5
  assign ba2_addr_l = ba2_addr;	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:17:5
  assign ba3_addr_l = ba3_addr;	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:17:5
  assign rd_l = rd;	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:17:5
  assign wr_l = wr;	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:17:5
  assign match =
    {ba3_addr[21:9] === ba3_row,
     ba2_addr[21:9] === ba2_row,
     ba1_addr[21:9] === ba1_row,
     ba0_addr[21:9] === ba0_row};	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :16:11, :17:5
  assign noreq = {wr, rd, prog_en & (prog_wr | prog_rd)} == 9'h0;	// /tmp/tmp.cntGy5dZcs/34872_jtcores_modules_jtframe_hdl_sdram_jtframe_sdram64_latch.cleaned.mlir:3:14, :4:10, :5:10, :14:11, :15:11, :17:5
endmodule

