Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Apr 25 22:46:12 2025
| Host         : oliver-fw13 running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fibonacci_top_timing_summary_routed.rpt -pb fibonacci_top_timing_summary_routed.pb -rpx fibonacci_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fibonacci_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   10          
TIMING-20  Warning   Non-clocked latch               12          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (10)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: u_hex_sseg_disp/counter_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.032        0.000                      0                  338        0.134        0.000                      0                  338        4.500        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.032        0.000                      0                  338        0.134        0.000                      0                  338        4.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 u_fibonacci/t1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.742ns (44.793%)  route 2.147ns (55.207%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_fibonacci/CLK
    SLICE_X5Y107         FDRE                                         r  u_fibonacci/t1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  u_fibonacci/t1_reg_reg[8]/Q
                         net (fo=4, routed)           1.047     6.775    u_fibonacci/t1_reg[8]
    SLICE_X6Y107         LUT2 (Prop_lut2_I1_O)        0.296     7.071 r  u_fibonacci/t1_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.071    u_fibonacci/t1_next0_carry__1_i_4_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.584 r  u_fibonacci/t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    u_fibonacci/t1_next0_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.803 r  u_fibonacci/t1_next0_carry__2/O[0]
                         net (fo=1, routed)           1.100     8.903    u_fibonacci/t1_next0[12]
    SLICE_X8Y108         LUT2 (Prop_lut2_I0_O)        0.295     9.198 r  u_fibonacci/t1_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.198    u_fibonacci/t1_reg[12]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.507    14.929    u_fibonacci/CLK
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[12]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)        0.077    15.230    u_fibonacci/t1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 u_fibonacci/FSM_onehot_op_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_op_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.821ns (22.481%)  route 2.831ns (77.519%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_fibonacci/CLK
    SLICE_X3Y108         FDSE                                         r  u_fibonacci/FSM_onehot_op_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  u_fibonacci/FSM_onehot_op_state_reg[0]/Q
                         net (fo=6, routed)           1.183     6.949    u_fibonacci/fibo_rdy
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     7.073 r  u_fibonacci/FSM_sequential_op_state[2]_i_4/O
                         net (fo=1, routed)           0.831     7.904    u_fibonacci/FSM_sequential_op_state[2]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.028 r  u_fibonacci/FSM_sequential_op_state[2]_i_2/O
                         net (fo=3, routed)           0.293     8.322    u_fibonacci/FSM_sequential_op_state[2]_i_2_n_0
    SLICE_X2Y106         LUT4 (Prop_lut4_I2_O)        0.117     8.439 r  u_fibonacci/FSM_sequential_op_state[0]_i_1/O
                         net (fo=1, routed)           0.524     8.962    u_fibonacci_n_2
    SLICE_X2Y106         FDRE                                         r  FSM_sequential_op_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589    15.011    clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  FSM_sequential_op_state_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.223    15.028    FSM_sequential_op_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 u_fibonacci/t1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.857ns (48.801%)  route 1.948ns (51.199%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_fibonacci/CLK
    SLICE_X5Y107         FDRE                                         r  u_fibonacci/t1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  u_fibonacci/t1_reg_reg[8]/Q
                         net (fo=4, routed)           1.047     6.775    u_fibonacci/t1_reg[8]
    SLICE_X6Y107         LUT2 (Prop_lut2_I1_O)        0.296     7.071 r  u_fibonacci/t1_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.071    u_fibonacci/t1_next0_carry__1_i_4_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.584 r  u_fibonacci/t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    u_fibonacci/t1_next0_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.907 r  u_fibonacci/t1_next0_carry__2/O[1]
                         net (fo=1, routed)           0.901     8.809    u_fibonacci/t1_next0[13]
    SLICE_X8Y108         LUT2 (Prop_lut2_I0_O)        0.306     9.115 r  u_fibonacci/t1_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.115    u_fibonacci/t1_reg[13]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.507    14.929    u_fibonacci/CLK
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[13]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)        0.081    15.234    u_fibonacci/t1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 u_fibonacci/t1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.878ns (49.241%)  route 1.936ns (50.759%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_fibonacci/CLK
    SLICE_X5Y107         FDRE                                         r  u_fibonacci/t1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  u_fibonacci/t1_reg_reg[8]/Q
                         net (fo=4, routed)           1.047     6.775    u_fibonacci/t1_reg[8]
    SLICE_X6Y107         LUT2 (Prop_lut2_I1_O)        0.296     7.071 r  u_fibonacci/t1_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.071    u_fibonacci/t1_next0_carry__1_i_4_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.584 r  u_fibonacci/t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    u_fibonacci/t1_next0_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.899 r  u_fibonacci/t1_next0_carry__2/O[3]
                         net (fo=1, routed)           0.889     8.788    u_fibonacci/t1_next0[15]
    SLICE_X8Y108         LUT2 (Prop_lut2_I0_O)        0.335     9.123 r  u_fibonacci/t1_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.123    u_fibonacci/t1_reg[15]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.507    14.929    u_fibonacci/CLK
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[15]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)        0.118    15.271    u_fibonacci/t1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 u_fibonacci/t1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 1.859ns (49.399%)  route 1.904ns (50.601%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_fibonacci/CLK
    SLICE_X5Y107         FDRE                                         r  u_fibonacci/t1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  u_fibonacci/t1_reg_reg[8]/Q
                         net (fo=4, routed)           1.047     6.775    u_fibonacci/t1_reg[8]
    SLICE_X6Y107         LUT2 (Prop_lut2_I1_O)        0.296     7.071 r  u_fibonacci/t1_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.071    u_fibonacci/t1_next0_carry__1_i_4_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.584 r  u_fibonacci/t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.584    u_fibonacci/t1_next0_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  u_fibonacci/t1_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.701    u_fibonacci/t1_next0_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.920 r  u_fibonacci/t1_next0_carry__3/O[0]
                         net (fo=1, routed)           0.857     8.778    u_fibonacci/t1_next0[16]
    SLICE_X7Y109         LUT2 (Prop_lut2_I0_O)        0.295     9.073 r  u_fibonacci/t1_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.073    u_fibonacci/t1_reg[16]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  u_fibonacci/t1_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.585    15.007    u_fibonacci/CLK
    SLICE_X7Y109         FDRE                                         r  u_fibonacci/t1_reg_reg[16]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_D)        0.029    15.277    u_fibonacci/t1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 u_fibonacci/n_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.734ns (22.635%)  route 2.509ns (77.365%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_fibonacci/CLK
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_fibonacci/n_reg_reg[4]/Q
                         net (fo=4, routed)           0.853     6.618    u_fibonacci/n_reg[4]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  u_fibonacci/n_reg[4]_i_1/O
                         net (fo=27, routed)          0.851     7.593    u_fibonacci/n_reg[4]_i_1_n_0
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.154     7.747 r  u_fibonacci/t1_reg[19]_i_1/O
                         net (fo=20, routed)          0.805     8.552    u_fibonacci/t1_reg[19]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  u_fibonacci/t1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587    15.009    u_fibonacci/CLK
    SLICE_X5Y104         FDRE                                         r  u_fibonacci/t1_reg_reg[1]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDRE (Setup_fdre_C_CE)      -0.408    14.842    u_fibonacci/t1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 u_fibonacci/n_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.734ns (22.670%)  route 2.504ns (77.330%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_fibonacci/CLK
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_fibonacci/n_reg_reg[4]/Q
                         net (fo=4, routed)           0.853     6.618    u_fibonacci/n_reg[4]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  u_fibonacci/n_reg[4]_i_1/O
                         net (fo=27, routed)          0.851     7.593    u_fibonacci/n_reg[4]_i_1_n_0
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.154     7.747 r  u_fibonacci/t1_reg[19]_i_1/O
                         net (fo=20, routed)          0.800     8.547    u_fibonacci/t1_reg[19]_i_1_n_0
    SLICE_X7Y105         FDRE                                         r  u_fibonacci/t1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587    15.009    u_fibonacci/CLK
    SLICE_X7Y105         FDRE                                         r  u_fibonacci/t1_reg_reg[2]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y105         FDRE (Setup_fdre_C_CE)      -0.408    14.842    u_fibonacci/t1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 u_fibonacci/n_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.734ns (22.670%)  route 2.504ns (77.330%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_fibonacci/CLK
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_fibonacci/n_reg_reg[4]/Q
                         net (fo=4, routed)           0.853     6.618    u_fibonacci/n_reg[4]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  u_fibonacci/n_reg[4]_i_1/O
                         net (fo=27, routed)          0.851     7.593    u_fibonacci/n_reg[4]_i_1_n_0
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.154     7.747 r  u_fibonacci/t1_reg[19]_i_1/O
                         net (fo=20, routed)          0.800     8.547    u_fibonacci/t1_reg[19]_i_1_n_0
    SLICE_X7Y105         FDRE                                         r  u_fibonacci/t1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587    15.009    u_fibonacci/CLK
    SLICE_X7Y105         FDRE                                         r  u_fibonacci/t1_reg_reg[3]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y105         FDRE (Setup_fdre_C_CE)      -0.408    14.842    u_fibonacci/t1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 u_fibonacci/n_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.734ns (22.670%)  route 2.504ns (77.330%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_fibonacci/CLK
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_fibonacci/n_reg_reg[4]/Q
                         net (fo=4, routed)           0.853     6.618    u_fibonacci/n_reg[4]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  u_fibonacci/n_reg[4]_i_1/O
                         net (fo=27, routed)          0.851     7.593    u_fibonacci/n_reg[4]_i_1_n_0
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.154     7.747 r  u_fibonacci/t1_reg[19]_i_1/O
                         net (fo=20, routed)          0.800     8.547    u_fibonacci/t1_reg[19]_i_1_n_0
    SLICE_X7Y105         FDRE                                         r  u_fibonacci/t1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587    15.009    u_fibonacci/CLK
    SLICE_X7Y105         FDRE                                         r  u_fibonacci/t1_reg_reg[4]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y105         FDRE (Setup_fdre_C_CE)      -0.408    14.842    u_fibonacci/t1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 u_fibonacci/n_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.734ns (22.670%)  route 2.504ns (77.330%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_fibonacci/CLK
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_fibonacci/n_reg_reg[4]/Q
                         net (fo=4, routed)           0.853     6.618    u_fibonacci/n_reg[4]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  u_fibonacci/n_reg[4]_i_1/O
                         net (fo=27, routed)          0.851     7.593    u_fibonacci/n_reg[4]_i_1_n_0
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.154     7.747 r  u_fibonacci/t1_reg[19]_i_1/O
                         net (fo=20, routed)          0.800     8.547    u_fibonacci/t1_reg[19]_i_1_n_0
    SLICE_X7Y105         FDRE                                         r  u_fibonacci/t1_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587    15.009    u_fibonacci/CLK
    SLICE_X7Y105         FDRE                                         r  u_fibonacci/t1_reg_reg[5]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y105         FDRE (Setup_fdre_C_CE)      -0.408    14.842    u_fibonacci/t1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bcd_i_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bcd2bin/bcd1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  bcd_i_reg_reg[4]/Q
                         net (fo=1, routed)           0.053     1.712    u_bcd2bin/bcd1_reg_reg[3]_0[4]
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.757 r  u_bcd2bin/bcd1_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    u_bcd2bin/bcd1_next[0]
    SLICE_X1Y102         FDRE                                         r  u_bcd2bin/bcd1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    u_bcd2bin/CLK
    SLICE_X1Y102         FDRE                                         r  u_bcd2bin/bcd1_reg_reg[0]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092     1.623    u_bcd2bin/bcd1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bcd_i_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bcd2bin/bcd1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  bcd_i_reg_reg[6]/Q
                         net (fo=1, routed)           0.085     1.744    u_bcd2bin/bcd1_reg_reg[3]_0[6]
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  u_bcd2bin/bcd1_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.789    u_bcd2bin/bcd1_next[2]
    SLICE_X1Y102         FDRE                                         r  u_bcd2bin/bcd1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    u_bcd2bin/CLK
    SLICE_X1Y102         FDRE                                         r  u_bcd2bin/bcd1_reg_reg[2]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092     1.623    u_bcd2bin/bcd1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_bin2bcd/p2s_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/p2s_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_bin2bcd/CLK
    SLICE_X5Y106         FDRE                                         r  u_bin2bcd/p2s_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_bin2bcd/p2s_reg_reg[6]/Q
                         net (fo=1, routed)           0.099     1.756    u_bin2bcd/p2s_reg_reg_n_0_[6]
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  u_bin2bcd/p2s_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.801    u_bin2bcd/p2s_reg[7]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  u_bin2bcd/p2s_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.867     2.033    u_bin2bcd/CLK
    SLICE_X4Y106         FDRE                                         r  u_bin2bcd/p2s_reg_reg[7]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y106         FDRE (Hold_fdre_C_D)         0.092     1.621    u_bin2bcd/p2s_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fibo_i_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/p2s_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.482%)  route 0.107ns (36.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  fibo_i_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  fibo_i_reg_reg[10]/Q
                         net (fo=1, routed)           0.107     1.763    u_bin2bcd/Q[10]
    SLICE_X5Y108         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  u_bin2bcd/p2s_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.808    u_bin2bcd/p2s_reg[10]_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  u_bin2bcd/p2s_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     2.032    u_bin2bcd/CLK
    SLICE_X5Y108         FDRE                                         r  u_bin2bcd/p2s_reg_reg[10]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.092     1.623    u_bin2bcd/p2s_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_bin2bcd/FSM_onehot_op_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/n_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.675%)  route 0.157ns (45.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_bin2bcd/CLK
    SLICE_X3Y107         FDRE                                         r  u_bin2bcd/FSM_onehot_op_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_bin2bcd/FSM_onehot_op_state_reg[1]/Q
                         net (fo=37, routed)          0.157     1.814    u_bin2bcd/FSM_onehot_op_state_reg_n_0_[1]
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.048     1.862 r  u_bin2bcd/n_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    u_bin2bcd/n_next[2]
    SLICE_X2Y107         FDRE                                         r  u_bin2bcd/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.870     2.035    u_bin2bcd/CLK
    SLICE_X2Y107         FDRE                                         r  u_bin2bcd/n_reg_reg[2]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.131     1.660    u_bin2bcd/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 fibo_i_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/p2s_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.392%)  route 0.127ns (40.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  fibo_i_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fibo_i_reg_reg[3]/Q
                         net (fo=1, routed)           0.127     1.785    u_bin2bcd/Q[3]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  u_bin2bcd/p2s_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    u_bin2bcd/p2s_reg[3]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  u_bin2bcd/p2s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.867     2.033    u_bin2bcd/CLK
    SLICE_X5Y106         FDRE                                         r  u_bin2bcd/p2s_reg_reg[3]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.092     1.624    u_bin2bcd/p2s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 fibo_i_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/p2s_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.392%)  route 0.127ns (40.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  fibo_i_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fibo_i_reg_reg[5]/Q
                         net (fo=1, routed)           0.127     1.785    u_bin2bcd/Q[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  u_bin2bcd/p2s_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    u_bin2bcd/p2s_reg[5]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  u_bin2bcd/p2s_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.867     2.033    u_bin2bcd/CLK
    SLICE_X5Y106         FDRE                                         r  u_bin2bcd/p2s_reg_reg[5]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.092     1.624    u_bin2bcd/p2s_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_bin2bcd/FSM_onehot_op_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/n_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.278%)  route 0.157ns (45.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_bin2bcd/CLK
    SLICE_X3Y107         FDRE                                         r  u_bin2bcd/FSM_onehot_op_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_bin2bcd/FSM_onehot_op_state_reg[1]/Q
                         net (fo=37, routed)          0.157     1.814    u_bin2bcd/FSM_onehot_op_state_reg_n_0_[1]
    SLICE_X2Y107         LUT4 (Prop_lut4_I3_O)        0.045     1.859 r  u_bin2bcd/n_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    u_bin2bcd/n_next[1]
    SLICE_X2Y107         FDRE                                         r  u_bin2bcd/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.870     2.035    u_bin2bcd/CLK
    SLICE_X2Y107         FDRE                                         r  u_bin2bcd/n_reg_reg[1]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.120     1.649    u_bin2bcd/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_bin2bcd/n_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/n_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_bin2bcd/CLK
    SLICE_X2Y107         FDRE                                         r  u_bin2bcd/n_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.148     1.664 r  u_bin2bcd/n_reg_reg[2]/Q
                         net (fo=3, routed)           0.086     1.750    u_bin2bcd/n_reg_reg_n_0_[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I3_O)        0.098     1.848 r  u_bin2bcd/n_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.848    u_bin2bcd/n_next[3]
    SLICE_X2Y107         FDRE                                         r  u_bin2bcd/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.870     2.035    u_bin2bcd/CLK
    SLICE_X2Y107         FDRE                                         r  u_bin2bcd/n_reg_reg[3]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.121     1.637    u_bin2bcd/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_bcd2bin/idx_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bcd2bin/idx_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.598     1.517    u_bcd2bin/CLK
    SLICE_X2Y104         FDRE                                         r  u_bcd2bin/idx_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  u_bcd2bin/idx_reg_reg[2]/Q
                         net (fo=3, routed)           0.087     1.753    u_bcd2bin/idx_reg[2]
    SLICE_X2Y104         LUT5 (Prop_lut5_I3_O)        0.098     1.851 r  u_bcd2bin/idx_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.851    u_bcd2bin/idx_next[3]
    SLICE_X2Y104         FDRE                                         r  u_bcd2bin/idx_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    u_bcd2bin/CLK
    SLICE_X2Y104         FDRE                                         r  u_bcd2bin/idx_reg_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     1.638    u_bcd2bin/idx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    FSM_sequential_op_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    FSM_sequential_op_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    FSM_sequential_op_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    bcd_i_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    bcd_i_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    bcd_i_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    bcd_i_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    bcd_i_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    bcd_i_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    bcd_i_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    bcd_i_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    bcd_i_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    bcd_i_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    FSM_sequential_op_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    bcd_i_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    bcd_i_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    bcd_i_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    bcd_i_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 4.469ns (48.689%)  route 4.710ns (51.311%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[0]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[0]/Q
                         net (fo=7, routed)           0.959     1.521    u_hex_sseg_disp/hex[0]
    SLICE_X0Y110         LUT4 (Prop_lut4_I3_O)        0.150     1.671 r  u_hex_sseg_disp/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.751     5.422    sseg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757     9.180 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.180    sseg[1]
    R10                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.263ns (46.878%)  route 4.831ns (53.122%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[0]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[0]/Q
                         net (fo=7, routed)           0.959     1.521    u_hex_sseg_disp/hex[0]
    SLICE_X0Y110         LUT4 (Prop_lut4_I2_O)        0.124     1.645 r  u_hex_sseg_disp/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.872     5.517    sseg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.094 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.094    sseg[0]
    T10                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 4.480ns (52.226%)  route 4.098ns (47.774%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[1]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[1]/Q
                         net (fo=7, routed)           0.895     1.457    u_hex_sseg_disp/hex[1]
    SLICE_X0Y110         LUT4 (Prop_lut4_I3_O)        0.154     1.611 r  u_hex_sseg_disp/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.203     4.814    sseg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764     8.578 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.578    sseg[5]
    T11                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 4.080ns (49.305%)  route 4.194ns (50.695%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[6]/G
    SLICE_X3Y109         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/an_reg[6]/Q
                         net (fo=1, routed)           4.194     4.756    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.274 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.274    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.220ns (52.489%)  route 3.819ns (47.511%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[0]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[0]/Q
                         net (fo=7, routed)           0.907     1.469    u_hex_sseg_disp/hex[0]
    SLICE_X0Y110         LUT4 (Prop_lut4_I3_O)        0.124     1.593 r  u_hex_sseg_disp/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.912     4.505    sseg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.039 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.039    sseg[4]
    P15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.136ns (52.883%)  route 3.685ns (47.117%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[2]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/an_reg[2]/Q
                         net (fo=1, routed)           3.685     4.247    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.822 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.822    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 4.115ns (53.422%)  route 3.588ns (46.578%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[7]/G
    SLICE_X3Y109         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/an_reg[7]/Q
                         net (fo=1, routed)           3.588     4.150    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.704 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.704    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 4.223ns (57.026%)  route 3.183ns (42.974%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[1]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[1]/Q
                         net (fo=7, routed)           0.896     1.458    u_hex_sseg_disp/hex[1]
    SLICE_X0Y110         LUT4 (Prop_lut4_I3_O)        0.124     1.582 r  u_hex_sseg_disp/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.287     3.869    sseg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.406 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.406    sseg[6]
    L18                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.470ns (61.279%)  route 2.825ns (38.721%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[0]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[0]/Q
                         net (fo=7, routed)           0.948     1.510    u_hex_sseg_disp/hex[0]
    SLICE_X0Y110         LUT4 (Prop_lut4_I2_O)        0.150     1.660 r  u_hex_sseg_disp/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.877     3.537    sseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.295 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.295    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.179ns (58.473%)  route 2.968ns (41.527%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[0]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 f  u_hex_sseg_disp/hex_reg[0]/Q
                         net (fo=7, routed)           0.948     1.510    u_hex_sseg_disp/hex[0]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     1.634 r  u_hex_sseg_disp/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.020     3.654    sseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.147 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.147    sseg[2]
    K16                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.399ns (79.564%)  route 0.359ns (20.436%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[1]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/an_reg[1]/Q
                         net (fo=1, routed)           0.359     0.522    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.759 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.759    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.416ns (79.673%)  route 0.361ns (20.327%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[3]/G
    SLICE_X0Y109         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/an_reg[3]/Q
                         net (fo=1, routed)           0.361     0.524    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.777 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.777    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.399ns (77.338%)  route 0.410ns (22.662%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[0]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/an_reg[0]/Q
                         net (fo=1, routed)           0.410     0.573    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.809 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.809    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.402ns (68.253%)  route 0.652ns (31.747%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[2]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/hex_reg[2]/Q
                         net (fo=7, routed)           0.189     0.352    u_hex_sseg_disp/hex[2]
    SLICE_X0Y110         LUT4 (Prop_lut4_I3_O)        0.045     0.397 r  u_hex_sseg_disp/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.463     0.860    sseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.055 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.055    sseg[2]
    K16                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.530ns (71.327%)  route 0.615ns (28.673%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[2]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/hex_reg[2]/Q
                         net (fo=7, routed)           0.189     0.352    u_hex_sseg_disp/hex[2]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.049     0.401 r  u_hex_sseg_disp/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.426     0.827    sseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     2.145 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.145    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.414ns (64.916%)  route 0.764ns (35.084%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[4]/G
    SLICE_X3Y109         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/an_reg[4]/Q
                         net (fo=1, routed)           0.764     0.927    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.178 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.178    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.446ns (64.818%)  route 0.785ns (35.182%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[3]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/hex_reg[3]/Q
                         net (fo=7, routed)           0.184     0.347    u_hex_sseg_disp/hex[3]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.392 r  u_hex_sseg_disp/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.601     0.993    sseg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.231 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.231    sseg[6]
    L18                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.415ns (61.396%)  route 0.890ns (38.604%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[5]/G
    SLICE_X0Y109         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/an_reg[5]/Q
                         net (fo=1, routed)           0.890     1.053    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.305 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.305    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.442ns (57.470%)  route 1.067ns (42.530%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[3]/G
    SLICE_X0Y110         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 f  u_hex_sseg_disp/hex_reg[3]/Q
                         net (fo=7, routed)           0.187     0.350    u_hex_sseg_disp/hex[3]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.395 r  u_hex_sseg_disp/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.880     1.275    sseg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.510 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.510    sseg[4]
    P15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.417ns (54.793%)  route 1.169ns (45.207%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[7]/G
    SLICE_X3Y109         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/an_reg[7]/Q
                         net (fo=1, routed)           1.169     1.332    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.586 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.586    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.095ns  (logic 0.934ns (30.180%)  route 2.161ns (69.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=17, routed)          1.036     6.802    u_hex_sseg_disp/p_0_in[1]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.150     6.952 r  u_hex_sseg_disp/hex_reg[3]_i_3/O
                         net (fo=1, routed)           0.469     7.421    u_hex_sseg_disp/hex_reg[3]_i_3_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.328     7.749 r  u_hex_sseg_disp/hex_reg[3]_i_1/O
                         net (fo=1, routed)           0.655     8.404    u_hex_sseg_disp/hex_reg[3]_i_1_n_0
    SLICE_X0Y110         LDCE                                         r  u_hex_sseg_disp/hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bin2bcd/bcd2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.973ns  (logic 0.903ns (30.373%)  route 2.070ns (69.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.706     5.308    u_bin2bcd/CLK
    SLICE_X2Y111         FDRE                                         r  u_bin2bcd/bcd2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.478     5.786 r  u_bin2bcd/bcd2_reg_reg[0]/Q
                         net (fo=5, routed)           0.833     6.620    u_hex_sseg_disp/hex_reg[3]_i_1_1[0]
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.301     6.921 r  u_hex_sseg_disp/hex_reg[0]_i_2/O
                         net (fo=1, routed)           0.676     7.597    u_hex_sseg_disp/hex_reg[0]_i_2_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.721 r  u_hex_sseg_disp/hex_reg[0]_i_1/O
                         net (fo=1, routed)           0.561     8.281    u_hex_sseg_disp/hex_reg[0]_i_1_n_0
    SLICE_X0Y110         LDCE                                         r  u_hex_sseg_disp/hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.672ns  (logic 0.940ns (35.177%)  route 1.732ns (64.823%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_hex_sseg_disp/CLK
    SLICE_X1Y109         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=17, routed)          0.982     6.747    u_hex_sseg_disp/p_0_in[0]
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.153     6.900 r  u_hex_sseg_disp/hex_reg[1]_i_2/O
                         net (fo=1, routed)           0.428     7.328    u_hex_sseg_disp/hex_reg[1]_i_2_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.331     7.659 r  u_hex_sseg_disp/hex_reg[1]_i_1/O
                         net (fo=1, routed)           0.323     7.981    u_hex_sseg_disp/hex_reg[1]_i_1_n_0
    SLICE_X0Y110         LDCE                                         r  u_hex_sseg_disp/hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.463ns  (logic 0.934ns (37.928%)  route 1.529ns (62.072%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_hex_sseg_disp/CLK
    SLICE_X1Y109         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=17, routed)          1.034     6.800    u_hex_sseg_disp/p_0_in[0]
    SLICE_X1Y111         LUT5 (Prop_lut5_I2_O)        0.152     6.952 r  u_hex_sseg_disp/hex_reg[2]_i_2/O
                         net (fo=1, routed)           0.154     7.106    u_hex_sseg_disp/hex_reg[2]_i_2_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.326     7.432 r  u_hex_sseg_disp/hex_reg[2]_i_1/O
                         net (fo=1, routed)           0.340     7.772    u_hex_sseg_disp/hex_reg[2]_i_1_n_0
    SLICE_X0Y110         LDCE                                         r  u_hex_sseg_disp/hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.373ns  (logic 0.608ns (25.622%)  route 1.765ns (74.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_hex_sseg_disp/CLK
    SLICE_X1Y109         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=17, routed)          0.996     6.761    u_hex_sseg_disp/p_0_in[0]
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.152     6.913 r  u_hex_sseg_disp/an_reg[7]_i_1/O
                         net (fo=1, routed)           0.769     7.682    u_hex_sseg_disp/an_reg[7]_i_1_n_0
    SLICE_X3Y109         LDCE                                         r  u_hex_sseg_disp/an_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.236ns  (logic 0.580ns (25.936%)  route 1.656ns (74.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_hex_sseg_disp/CLK
    SLICE_X1Y109         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=17, routed)          1.034     6.800    u_hex_sseg_disp/p_0_in[0]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     6.924 r  u_hex_sseg_disp/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.622     7.546    u_hex_sseg_disp/an_reg[2]_i_1_n_0
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.093ns  (logic 0.580ns (27.712%)  route 1.513ns (72.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_hex_sseg_disp/CLK
    SLICE_X1Y109         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=17, routed)          0.854     6.619    u_hex_sseg_disp/p_0_in[0]
    SLICE_X0Y109         LUT3 (Prop_lut3_I0_O)        0.124     6.743 r  u_hex_sseg_disp/an_reg[5]_i_1/O
                         net (fo=1, routed)           0.659     7.402    u_hex_sseg_disp/an_reg[5]_i_1_n_0
    SLICE_X0Y109         LDCE                                         r  u_hex_sseg_disp/an_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.089ns  (logic 0.608ns (29.110%)  route 1.481ns (70.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_hex_sseg_disp/CLK
    SLICE_X1Y109         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=17, routed)          0.851     6.616    u_hex_sseg_disp/p_0_in[0]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.152     6.768 r  u_hex_sseg_disp/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.630     7.398    u_hex_sseg_disp/an_reg[0]_i_1_n_0
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_hex_sseg_disp/CLK
    SLICE_X1Y109         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=17, routed)          0.982     6.747    u_hex_sseg_disp/p_0_in[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.124     6.871 r  u_hex_sseg_disp/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.464     7.334    u_hex_sseg_disp/an_reg[1]_i_1_n_0
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.949ns  (logic 0.580ns (29.762%)  route 1.369ns (70.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=17, routed)          1.036     6.802    u_hex_sseg_disp/p_0_in[1]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  u_hex_sseg_disp/an_reg[6]_i_1/O
                         net (fo=1, routed)           0.332     7.258    u_hex_sseg_disp/an_reg[6]_i_1_n_0
    SLICE_X3Y109         LDCE                                         r  u_hex_sseg_disp/an_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.199%)  route 0.245ns (56.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.515    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  u_hex_sseg_disp/counter_reg[17]/Q
                         net (fo=17, routed)          0.245     1.901    u_hex_sseg_disp/p_0_in[2]
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.946 r  u_hex_sseg_disp/an_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.946    u_hex_sseg_disp/an_reg[4]_i_1_n_0
    SLICE_X3Y109         LDCE                                         r  u_hex_sseg_disp/an_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.116%)  route 0.245ns (56.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.515    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=17, routed)          0.146     1.802    u_hex_sseg_disp/p_0_in[1]
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  u_hex_sseg_disp/hex_reg[1]_i_1/O
                         net (fo=1, routed)           0.100     1.947    u_hex_sseg_disp/hex_reg[1]_i_1_n_0
    SLICE_X0Y110         LDCE                                         r  u_hex_sseg_disp/hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.187ns (43.135%)  route 0.247ns (56.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.515    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_hex_sseg_disp/counter_reg[17]/Q
                         net (fo=17, routed)          0.247     1.903    u_hex_sseg_disp/p_0_in[2]
    SLICE_X0Y109         LUT3 (Prop_lut3_I1_O)        0.046     1.949 r  u_hex_sseg_disp/an_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.949    u_hex_sseg_disp/an_reg[3]_i_1_n_0
    SLICE_X0Y109         LDCE                                         r  u_hex_sseg_disp/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.186ns (37.588%)  route 0.309ns (62.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.515    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  u_hex_sseg_disp/counter_reg[17]/Q
                         net (fo=17, routed)          0.197     1.853    u_hex_sseg_disp/p_0_in[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  u_hex_sseg_disp/an_reg[6]_i_1/O
                         net (fo=1, routed)           0.112     2.010    u_hex_sseg_disp/an_reg[6]_i_1_n_0
    SLICE_X3Y109         LDCE                                         r  u_hex_sseg_disp/an_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.186ns (35.336%)  route 0.340ns (64.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.515    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_hex_sseg_disp/counter_reg[17]/Q
                         net (fo=17, routed)          0.228     1.884    u_hex_sseg_disp/p_0_in[2]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  u_hex_sseg_disp/hex_reg[2]_i_1/O
                         net (fo=1, routed)           0.113     2.042    u_hex_sseg_disp/hex_reg[2]_i_1_n_0
    SLICE_X0Y110         LDCE                                         r  u_hex_sseg_disp/hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bin2bcd/bcd1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.247ns (46.361%)  route 0.286ns (53.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_bin2bcd/CLK
    SLICE_X2Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.148     1.664 r  u_bin2bcd/bcd1_reg_reg[0]/Q
                         net (fo=5, routed)           0.100     1.764    u_hex_sseg_disp/hex_reg[3]_1[0]
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.099     1.863 r  u_hex_sseg_disp/hex_reg[0]_i_1/O
                         net (fo=1, routed)           0.186     2.049    u_hex_sseg_disp/hex_reg[0]_i_1_n_0
    SLICE_X0Y110         LDCE                                         r  u_hex_sseg_disp/hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.186ns (34.561%)  route 0.352ns (65.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.515    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_hex_sseg_disp/counter_reg[17]/Q
                         net (fo=17, routed)          0.199     1.855    u_hex_sseg_disp/p_0_in[2]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.045     1.900 r  u_hex_sseg_disp/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.154     2.054    u_hex_sseg_disp/an_reg[1]_i_1_n_0
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.189ns (31.067%)  route 0.419ns (68.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.515    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_hex_sseg_disp/counter_reg[17]/Q
                         net (fo=17, routed)          0.201     1.857    u_hex_sseg_disp/p_0_in[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I0_O)        0.048     1.905 r  u_hex_sseg_disp/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.219     2.124    u_hex_sseg_disp/an_reg[0]_i_1_n_0
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bin2bcd/bcd0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.209ns (31.267%)  route 0.459ns (68.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_bin2bcd/CLK
    SLICE_X2Y109         FDRE                                         r  u_bin2bcd/bcd0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  u_bin2bcd/bcd0_reg_reg[3]/Q
                         net (fo=5, routed)           0.130     1.811    u_hex_sseg_disp/hex_reg[3]_0[3]
    SLICE_X2Y110         LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  u_hex_sseg_disp/hex_reg[3]_i_1/O
                         net (fo=1, routed)           0.329     2.185    u_hex_sseg_disp/hex_reg[3]_i_1_n_0
    SLICE_X0Y110         LDCE                                         r  u_hex_sseg_disp/hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.186ns (27.629%)  route 0.487ns (72.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.515    u_hex_sseg_disp/CLK
    SLICE_X1Y110         FDRE                                         r  u_hex_sseg_disp/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_hex_sseg_disp/counter_reg[17]/Q
                         net (fo=17, routed)          0.265     1.922    u_hex_sseg_disp/p_0_in[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.045     1.967 r  u_hex_sseg_disp/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.222     2.189    u_hex_sseg_disp/an_reg[2]_i_1_n_0
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/an_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/n_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.114ns  (logic 1.631ns (26.676%)  route 4.483ns (73.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.871     6.114    u_fibonacci/SR[0]
    SLICE_X4Y109         FDRE                                         r  u_fibonacci/n_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.585     5.007    u_fibonacci/CLK
    SLICE_X4Y109         FDRE                                         r  u_fibonacci/n_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/n_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.114ns  (logic 1.631ns (26.676%)  route 4.483ns (73.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.871     6.114    u_fibonacci/SR[0]
    SLICE_X4Y109         FDRE                                         r  u_fibonacci/n_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.585     5.007    u_fibonacci/CLK
    SLICE_X4Y109         FDRE                                         r  u_fibonacci/n_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/t0_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.114ns  (logic 1.631ns (26.676%)  route 4.483ns (73.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.871     6.114    u_fibonacci/SR[0]
    SLICE_X4Y109         FDRE                                         r  u_fibonacci/t0_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.585     5.007    u_fibonacci/CLK
    SLICE_X4Y109         FDRE                                         r  u_fibonacci/t0_reg_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/t1_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.631ns (26.979%)  route 4.414ns (73.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.802     6.045    u_fibonacci/SR[0]
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.507     4.929    u_fibonacci/CLK
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/t1_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.631ns (26.979%)  route 4.414ns (73.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.802     6.045    u_fibonacci/SR[0]
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.507     4.929    u_fibonacci/CLK
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/t1_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.631ns (26.979%)  route 4.414ns (73.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.802     6.045    u_fibonacci/SR[0]
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.507     4.929    u_fibonacci/CLK
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/t1_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.631ns (26.979%)  route 4.414ns (73.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.802     6.045    u_fibonacci/SR[0]
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.507     4.929    u_fibonacci/CLK
    SLICE_X8Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/n_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 1.631ns (27.294%)  route 4.345ns (72.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.732     5.976    u_fibonacci/SR[0]
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.586     5.008    u_fibonacci/CLK
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/n_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 1.631ns (27.294%)  route 4.345ns (72.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.732     5.976    u_fibonacci/SR[0]
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.586     5.008    u_fibonacci/CLK
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_fibonacci/n_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 1.631ns (27.294%)  route 4.345ns (72.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.612     4.119    u_fibonacci/rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.124     4.243 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         1.732     5.976    u_fibonacci/SR[0]
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.586     5.008    u_fibonacci/CLK
    SLICE_X4Y108         FDRE                                         r  u_fibonacci/n_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            bcd_i_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.290ns (40.710%)  route 0.423ns (59.290%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.423     0.668    u_debounce/sw_IBUF[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.713 r  u_debounce/bcd_i_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.713    bcd_i_next1_in[0]
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            bcd_i_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.295ns (37.783%)  route 0.486ns (62.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.486     0.734    u_debounce/sw_IBUF[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.048     0.782 r  u_debounce/bcd_i_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.782    bcd_i_next1_in[1]
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            bcd_i_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.298ns (31.738%)  route 0.641ns (68.262%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.641     0.894    u_debounce/sw_IBUF[2]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.939 r  u_debounce/bcd_i_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.939    bcd_i_next1_in[2]
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            bcd_i_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.290ns (29.405%)  route 0.696ns (70.595%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.696     0.941    u_debounce/sw_IBUF[3]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.986 r  u_debounce/bcd_i_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.986    bcd_i_next1_in[3]
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[3]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            u_debounce/FSM_sequential_db_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.289ns (29.093%)  route 0.705ns (70.907%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_btn_IBUF_inst/O
                         net (fo=2, routed)           0.705     0.950    u_debounce/start_btn_IBUF
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.045     0.995 r  u_debounce/FSM_sequential_db_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.995    u_debounce/db_next__0[0]
    SLICE_X2Y102         FDRE                                         r  u_debounce/FSM_sequential_db_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    u_debounce/CLK
    SLICE_X2Y102         FDRE                                         r  u_debounce/FSM_sequential_db_state_reg[0]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            u_debounce/db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.290ns (29.164%)  route 0.705ns (70.836%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  start_btn_IBUF_inst/O
                         net (fo=2, routed)           0.705     0.950    u_debounce/start_btn_IBUF
    SLICE_X2Y102         LUT3 (Prop_lut3_I0_O)        0.046     0.996 r  u_debounce/db_i_1/O
                         net (fo=1, routed)           0.000     0.996    u_debounce/db_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  u_debounce/db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    u_debounce/CLK
    SLICE_X2Y102         FDRE                                         r  u_debounce/db_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            bcd_i_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.305ns (30.542%)  route 0.694ns (69.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.694     0.955    u_debounce/sw_IBUF[4]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.000 r  u_debounce/bcd_i_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.000    bcd_i_next1_in[4]
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            bcd_i_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.319ns (31.814%)  route 0.685ns (68.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.685     0.960    u_debounce/sw_IBUF[7]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.044     1.004 r  u_debounce/bcd_i_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.004    bcd_i_next1_in[7]
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            bcd_i_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.309ns (30.349%)  route 0.709ns (69.651%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.709     0.974    u_debounce/sw_IBUF[5]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.044     1.018 r  u_debounce/bcd_i_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.018    bcd_i_next1_in[5]
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            bcd_i_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.307ns (27.557%)  route 0.807ns (72.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.807     1.068    u_debounce/sw_IBUF[6]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.113 r  u_debounce/bcd_i_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.113    bcd_i_next1_in[6]
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  bcd_i_reg_reg[6]/C





