Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 861f7fd8aa794ac1bbbd484e5ee6ed79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_processor_top_tb_behav xil_defaultlib.riscv_processor_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_processor_top.sv" Line 1. Module riscv_processor_top(IS_SIMULATION=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_core.sv" Line 1. Module riscv_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/control_unit.sv" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/immediate_gen.sv" Line 1. Module immediate_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/alu.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/instr_memory.sv" Line 1. Module instr_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/data_memory.sv" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv" Line 1. Module io_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv" Line 1. Module display_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.io_interface
Compiling module xil_defaultlib.display_controller
Compiling module xil_defaultlib.riscv_processor_top(IS_SIMULATIO...
Compiling module xil_defaultlib.riscv_processor_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_processor_top_tb_behav
