{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693900429603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693900429629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 13:23:49 2023 " "Processing started: Tue Sep 05 13:23:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693900429629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693900429629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off srlatch -c srlatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off srlatch -c srlatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693900429629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693900432236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693900432236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "srlatch.v(4) " "Verilog HDL information at srlatch.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "srlatch.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/srlatch.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693900450496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file srlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlatch " "Found entity 1: srlatch" {  } { { "srlatch.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/srlatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693900450506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693900450506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsrlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file testsrlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 testsrlatch " "Found entity 1: testsrlatch" {  } { { "testsrlatch.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/testsrlatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693900450516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693900450516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "srlatch " "Elaborating entity \"srlatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693900450666 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q srlatch.v(6) " "Verilog HDL Always Construct warning at srlatch.v(6): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srlatch.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/srlatch.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1693900450677 "|srlatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q srlatch.v(8) " "Verilog HDL Always Construct warning at srlatch.v(8): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srlatch.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/srlatch.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1693900450677 "|srlatch"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "q srlatch.v(4) " "Verilog HDL warning at srlatch.v(4): assignments to q create a combinational loop" {  } { { "srlatch.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/srlatch.v" 4 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1693900450678 "|srlatch"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q GND " "Pin \"q\" is stuck at GND" {  } { { "srlatch.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/srlatch.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693900451676 "|srlatch|q"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693900451676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/output_files/srlatch.map.smsg " "Generated suppressed messages file G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/output_files/srlatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693900451734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693900451972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693900451972 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s " "No output dependent on input pin \"s\"" {  } { { "srlatch.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp2/srlatch.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693900452030 "|srlatch|s"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693900452030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693900452030 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693900452030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693900452030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693900452063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 13:24:12 2023 " "Processing ended: Tue Sep 05 13:24:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693900452063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693900452063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693900452063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693900452063 ""}
