<stg><name>main_Pipeline_VITIS_LOOP_311_139</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %num_aux_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %num_aux_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_1_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %num_aux_1_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_1_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542

]]></Node>
<StgValue><ssdm name="sub_ln542_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %num_aux_0_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_0_12

]]></Node>
<StgValue><ssdm name="num_aux_0_12_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %num_aux_1_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_1_14

]]></Node>
<StgValue><ssdm name="num_aux_1_14_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %num_aux_2_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_2_16

]]></Node>
<StgValue><ssdm name="num_aux_2_16_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 %num_aux_2_16_read, i32 %num_aux_1_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 %num_aux_1_14_read, i32 %num_aux_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 %num_aux_0_12_read, i32 %num_aux_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader16:0 %i_39 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_39"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader16:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader16:2 %icmp_ln311 = icmp_eq  i2 %i_39, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader16:4 %add_ln311 = add i2 %i_39, i2 1

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:5 %br_ln311 = br i1 %icmp_ln311, void %.split77, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="2">
<![CDATA[
.split77:0 %zext_ln312 = zext i2 %i_39

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split77:1 %add_ln312 = add i6 %sub_ln542_read, i6 %zext_ln312

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="6">
<![CDATA[
.split77:2 %zext_ln312_1 = zext i6 %add_ln312

]]></Node>
<StgValue><ssdm name="zext_ln312_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:3 %b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="b_num_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
.split77:5 %num_aux_1_7 = load i6 %b_num_addr

]]></Node>
<StgValue><ssdm name="num_aux_1_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split77:6 %switch_ln312 = switch i2 %i_39, void %branch8, i2 0, void %.split77..split77235_crit_edge, i2 1, void %.split77..split77235_crit_edge7

]]></Node>
<StgValue><ssdm name="switch_ln312"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split77235:0 %store_ln311 = store i2 %add_ln311, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln311"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.split77235:1 %br_ln0 = br void %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:0 %num_aux_1_load = load i32 %num_aux_1

]]></Node>
<StgValue><ssdm name="num_aux_1_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:1 %num_aux_1_2_load = load i32 %num_aux_1_2

]]></Node>
<StgValue><ssdm name="num_aux_1_2_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:2 %num_aux_1_5_load = load i32 %num_aux_1_5

]]></Node>
<StgValue><ssdm name="num_aux_1_5_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_aux_2_2_out, i32 %num_aux_1_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_aux_1_2_out, i32 %num_aux_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_aux_0_2_out, i32 %num_aux_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split77:4 %specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln311"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
.split77:5 %num_aux_1_7 = load i6 %b_num_addr

]]></Node>
<StgValue><ssdm name="num_aux_1_7"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split77..split77235_crit_edge7:0 %store_ln312 = store i32 %num_aux_1_7, i32 %num_aux_1_2

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split77..split77235_crit_edge7:1 %br_ln312 = br void %.split77235

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split77..split77235_crit_edge:0 %store_ln312 = store i32 %num_aux_1_7, i32 %num_aux_1

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.split77..split77235_crit_edge:1 %br_ln312 = br void %.split77235

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_39" val="!0"/>
<literal name="i_39" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln312 = store i32 %num_aux_1_7, i32 %num_aux_1_5

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_39" val="!0"/>
<literal name="i_39" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln312 = br void %.split77235

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="num_aux_2_16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_aux_2_16"/></StgValue>
</port>
<port id="57" name="num_aux_1_14" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_aux_1_14"/></StgValue>
</port>
<port id="58" name="num_aux_0_12" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_aux_0_12"/></StgValue>
</port>
<port id="59" name="sub_ln542" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_ln542"/></StgValue>
</port>
<port id="60" name="b_num" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="b_num"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="num_aux_2_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_aux_2_2_out"/></StgValue>
</port>
<port id="62" name="num_aux_1_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_aux_1_2_out"/></StgValue>
</port>
<port id="63" name="num_aux_0_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_aux_0_2_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="i" fromId="64" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_64" to="num_aux_1" fromId="64" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_64" to="num_aux_1_2" fromId="64" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_64" to="num_aux_1_5" fromId="64" toId="8">
</dataflow>
<dataflow id="70" from="_ssdm_op_Read.ap_auto.i6" to="sub_ln542_read" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="sub_ln542" to="sub_ln542_read" fromId="59" toId="9">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.float" to="num_aux_0_12_read" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="num_aux_0_12" to="num_aux_0_12_read" fromId="58" toId="10">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.float" to="num_aux_1_14_read" fromId="72" toId="11">
</dataflow>
<dataflow id="76" from="num_aux_1_14" to="num_aux_1_14_read" fromId="57" toId="11">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.float" to="num_aux_2_16_read" fromId="72" toId="12">
</dataflow>
<dataflow id="78" from="num_aux_2_16" to="num_aux_2_16_read" fromId="56" toId="12">
</dataflow>
<dataflow id="79" from="num_aux_2_16_read" to="store_ln0" fromId="12" toId="13">
</dataflow>
<dataflow id="80" from="num_aux_1_5" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="81" from="num_aux_1_14_read" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="82" from="num_aux_1_2" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="83" from="num_aux_0_12_read" to="store_ln0" fromId="10" toId="15">
</dataflow>
<dataflow id="84" from="num_aux_1" to="store_ln0" fromId="6" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln0" fromId="85" toId="16">
</dataflow>
<dataflow id="87" from="i" to="store_ln0" fromId="5" toId="16">
</dataflow>
<dataflow id="88" from="i" to="i_39" fromId="5" toId="18">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="89" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specpipeline_ln0" fromId="91" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specpipeline_ln0" fromId="93" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_93" to="specpipeline_ln0" fromId="93" toId="19">
</dataflow>
<dataflow id="98" from="p_str" to="specpipeline_ln0" fromId="97" toId="19">
</dataflow>
<dataflow id="99" from="i_39" to="icmp_ln311" fromId="18" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_100" to="icmp_ln311" fromId="100" toId="20">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="102" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_104" to="empty" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_104" to="empty" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_104" to="empty" fromId="104" toId="21">
</dataflow>
<dataflow id="108" from="i_39" to="add_ln311" fromId="18" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_109" to="add_ln311" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="icmp_ln311" to="br_ln311" fromId="20" toId="23">
</dataflow>
<dataflow id="112" from="i_39" to="zext_ln312" fromId="18" toId="24">
</dataflow>
<dataflow id="113" from="sub_ln542_read" to="add_ln312" fromId="9" toId="25">
</dataflow>
<dataflow id="114" from="zext_ln312" to="add_ln312" fromId="24" toId="25">
</dataflow>
<dataflow id="115" from="add_ln312" to="zext_ln312_1" fromId="25" toId="26">
</dataflow>
<dataflow id="116" from="b_num" to="b_num_addr" fromId="60" toId="27">
</dataflow>
<dataflow id="118" from="StgValue_117" to="b_num_addr" fromId="117" toId="27">
</dataflow>
<dataflow id="119" from="zext_ln312_1" to="b_num_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="120" from="b_num_addr" to="num_aux_1_7" fromId="27" toId="28">
</dataflow>
<dataflow id="121" from="i_39" to="switch_ln312" fromId="18" toId="29">
</dataflow>
<dataflow id="122" from="StgValue_85" to="switch_ln312" fromId="85" toId="29">
</dataflow>
<dataflow id="123" from="StgValue_109" to="switch_ln312" fromId="109" toId="29">
</dataflow>
<dataflow id="124" from="add_ln311" to="store_ln311" fromId="22" toId="30">
</dataflow>
<dataflow id="125" from="i" to="store_ln311" fromId="5" toId="30">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopName" to="specloopname_ln311" fromId="126" toId="32">
</dataflow>
<dataflow id="129" from="empty_8" to="specloopname_ln311" fromId="128" toId="32">
</dataflow>
<dataflow id="130" from="b_num_addr" to="num_aux_1_7" fromId="27" toId="33">
</dataflow>
<dataflow id="131" from="num_aux_1_7" to="store_ln312" fromId="33" toId="34">
</dataflow>
<dataflow id="132" from="num_aux_1_2" to="store_ln312" fromId="7" toId="34">
</dataflow>
<dataflow id="133" from="num_aux_1_7" to="store_ln312" fromId="33" toId="36">
</dataflow>
<dataflow id="134" from="num_aux_1" to="store_ln312" fromId="6" toId="36">
</dataflow>
<dataflow id="135" from="num_aux_1_7" to="store_ln312" fromId="33" toId="38">
</dataflow>
<dataflow id="136" from="num_aux_1_5" to="store_ln312" fromId="8" toId="38">
</dataflow>
<dataflow id="137" from="num_aux_1" to="num_aux_1_load" fromId="6" toId="40">
</dataflow>
<dataflow id="138" from="num_aux_1_2" to="num_aux_1_2_load" fromId="7" toId="41">
</dataflow>
<dataflow id="139" from="num_aux_1_5" to="num_aux_1_5_load" fromId="8" toId="42">
</dataflow>
<dataflow id="141" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="140" toId="43">
</dataflow>
<dataflow id="142" from="num_aux_2_2_out" to="write_ln0" fromId="61" toId="43">
</dataflow>
<dataflow id="143" from="num_aux_1_5_load" to="write_ln0" fromId="42" toId="43">
</dataflow>
<dataflow id="144" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="140" toId="44">
</dataflow>
<dataflow id="145" from="num_aux_1_2_out" to="write_ln0" fromId="62" toId="44">
</dataflow>
<dataflow id="146" from="num_aux_1_2_load" to="write_ln0" fromId="41" toId="44">
</dataflow>
<dataflow id="147" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="140" toId="45">
</dataflow>
<dataflow id="148" from="num_aux_0_2_out" to="write_ln0" fromId="63" toId="45">
</dataflow>
<dataflow id="149" from="num_aux_1_load" to="write_ln0" fromId="40" toId="45">
</dataflow>
<dataflow id="150" from="icmp_ln311" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="151" from="i_39" to="StgValue_3" fromId="18" toId="3">
</dataflow>
</dataflows>


</stg>
