============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 10:04:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.315712s wall, 0.843750s user + 0.093750s system = 0.937500s CPU (71.3%)

RUN-1004 : used memory is 269 MB, reserved memory is 246 MB, peak memory is 274 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95554432401408"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4234837753856"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95554432401408"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84937273245696"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 69 trigger nets, 69 data nets.
KIT-1004 : Chipwatcher code = 1101010010010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=176) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=176) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=176)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=176)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13731/20 useful/useless nets, 11481/9 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-1032 : 13318/2 useful/useless nets, 12049/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13302/16 useful/useless nets, 12037/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 552 better
SYN-1014 : Optimize round 2
SYN-1032 : 12881/45 useful/useless nets, 11616/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.083568s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (85.1%)

RUN-1004 : used memory is 279 MB, reserved memory is 254 MB, peak memory is 282 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13511/2 useful/useless nets, 12253/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54834, tnet num: 13511, tinst num: 12252, tnode num: 67566, tedge num: 88883.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13511 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 312 (3.21), #lev = 7 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 312 (3.21), #lev = 7 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 649 instances into 312 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 517 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.955786s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (82.3%)

RUN-1004 : used memory is 304 MB, reserved memory is 288 MB, peak memory is 426 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.169343s wall, 2.500000s user + 0.093750s system = 2.593750s CPU (81.8%)

RUN-1004 : used memory is 304 MB, reserved memory is 288 MB, peak memory is 426 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (372 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10946 instances
RUN-0007 : 6497 luts, 3464 seqs, 559 mslices, 286 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 12237 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7146 nets have 2 pins
RUN-1001 : 3760 nets have [3 - 5] pins
RUN-1001 : 763 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1485     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     947     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  61   |     17     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 82
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10944 instances, 6497 luts, 3464 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-0007 : Cell area utilization is 41%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52100, tnet num: 12235, tinst num: 10944, tnode num: 63785, tedge num: 85250.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.998306s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (95.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.87226e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10944.
PHY-3001 : Level 1 #clusters 1649.
PHY-3001 : End clustering;  0.087719s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 867169, overlap = 309.469
PHY-3002 : Step(2): len = 774456, overlap = 342.344
PHY-3002 : Step(3): len = 550505, overlap = 465.031
PHY-3002 : Step(4): len = 482122, overlap = 495.875
PHY-3002 : Step(5): len = 401205, overlap = 575.375
PHY-3002 : Step(6): len = 348666, overlap = 614.75
PHY-3002 : Step(7): len = 281675, overlap = 685.531
PHY-3002 : Step(8): len = 246498, overlap = 738.062
PHY-3002 : Step(9): len = 210167, overlap = 758.469
PHY-3002 : Step(10): len = 189120, overlap = 782.844
PHY-3002 : Step(11): len = 168682, overlap = 810.062
PHY-3002 : Step(12): len = 155202, overlap = 831.938
PHY-3002 : Step(13): len = 141455, overlap = 852.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06945e-06
PHY-3002 : Step(14): len = 158010, overlap = 814.125
PHY-3002 : Step(15): len = 194798, overlap = 724.5
PHY-3002 : Step(16): len = 203404, overlap = 652.625
PHY-3002 : Step(17): len = 207168, overlap = 652.094
PHY-3002 : Step(18): len = 199961, overlap = 630.531
PHY-3002 : Step(19): len = 198088, overlap = 613.281
PHY-3002 : Step(20): len = 191331, overlap = 608.656
PHY-3002 : Step(21): len = 189271, overlap = 599.594
PHY-3002 : Step(22): len = 185917, overlap = 606.594
PHY-3002 : Step(23): len = 185325, overlap = 606.562
PHY-3002 : Step(24): len = 182796, overlap = 616.562
PHY-3002 : Step(25): len = 181822, overlap = 617.812
PHY-3002 : Step(26): len = 179769, overlap = 625.406
PHY-3002 : Step(27): len = 179035, overlap = 630.594
PHY-3002 : Step(28): len = 176227, overlap = 636.812
PHY-3002 : Step(29): len = 175443, overlap = 660.031
PHY-3002 : Step(30): len = 173290, overlap = 665.125
PHY-3002 : Step(31): len = 172480, overlap = 673.562
PHY-3002 : Step(32): len = 171211, overlap = 669.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.1389e-06
PHY-3002 : Step(33): len = 177566, overlap = 662.844
PHY-3002 : Step(34): len = 190789, overlap = 653.906
PHY-3002 : Step(35): len = 195539, overlap = 659.75
PHY-3002 : Step(36): len = 198034, overlap = 650.062
PHY-3002 : Step(37): len = 198683, overlap = 634.25
PHY-3002 : Step(38): len = 198709, overlap = 630.656
PHY-3002 : Step(39): len = 197078, overlap = 625.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.2778e-06
PHY-3002 : Step(40): len = 208188, overlap = 571.625
PHY-3002 : Step(41): len = 225547, overlap = 526.281
PHY-3002 : Step(42): len = 236014, overlap = 486.219
PHY-3002 : Step(43): len = 240083, overlap = 482.344
PHY-3002 : Step(44): len = 239360, overlap = 495.469
PHY-3002 : Step(45): len = 239235, overlap = 497.031
PHY-3002 : Step(46): len = 237862, overlap = 505.062
PHY-3002 : Step(47): len = 237932, overlap = 510.875
PHY-3002 : Step(48): len = 237627, overlap = 508.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.65556e-05
PHY-3002 : Step(49): len = 252024, overlap = 495.375
PHY-3002 : Step(50): len = 269031, overlap = 429.062
PHY-3002 : Step(51): len = 278425, overlap = 421.188
PHY-3002 : Step(52): len = 282042, overlap = 380.438
PHY-3002 : Step(53): len = 283002, overlap = 364.281
PHY-3002 : Step(54): len = 284983, overlap = 360.25
PHY-3002 : Step(55): len = 285147, overlap = 373.375
PHY-3002 : Step(56): len = 285531, overlap = 384.156
PHY-3002 : Step(57): len = 285470, overlap = 392.375
PHY-3002 : Step(58): len = 285641, overlap = 395.938
PHY-3002 : Step(59): len = 285352, overlap = 387.938
PHY-3002 : Step(60): len = 285033, overlap = 396.844
PHY-3002 : Step(61): len = 283953, overlap = 393.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.31112e-05
PHY-3002 : Step(62): len = 297553, overlap = 373.938
PHY-3002 : Step(63): len = 311355, overlap = 332.719
PHY-3002 : Step(64): len = 317350, overlap = 328.375
PHY-3002 : Step(65): len = 320811, overlap = 338.469
PHY-3002 : Step(66): len = 323522, overlap = 328.344
PHY-3002 : Step(67): len = 326521, overlap = 322.156
PHY-3002 : Step(68): len = 326653, overlap = 322.594
PHY-3002 : Step(69): len = 326297, overlap = 312.094
PHY-3002 : Step(70): len = 326453, overlap = 304.031
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.62224e-05
PHY-3002 : Step(71): len = 340876, overlap = 294.094
PHY-3002 : Step(72): len = 353014, overlap = 253.156
PHY-3002 : Step(73): len = 354767, overlap = 244.312
PHY-3002 : Step(74): len = 357311, overlap = 236.281
PHY-3002 : Step(75): len = 361537, overlap = 222.375
PHY-3002 : Step(76): len = 363730, overlap = 198.312
PHY-3002 : Step(77): len = 361778, overlap = 195.812
PHY-3002 : Step(78): len = 361418, overlap = 193.5
PHY-3002 : Step(79): len = 361760, overlap = 191.688
PHY-3002 : Step(80): len = 361842, overlap = 185.906
PHY-3002 : Step(81): len = 360221, overlap = 189.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000132445
PHY-3002 : Step(82): len = 373105, overlap = 150.344
PHY-3002 : Step(83): len = 381911, overlap = 141.75
PHY-3002 : Step(84): len = 382085, overlap = 142
PHY-3002 : Step(85): len = 383446, overlap = 134.094
PHY-3002 : Step(86): len = 387536, overlap = 126.531
PHY-3002 : Step(87): len = 389835, overlap = 128.531
PHY-3002 : Step(88): len = 388584, overlap = 136.281
PHY-3002 : Step(89): len = 388578, overlap = 137.406
PHY-3002 : Step(90): len = 389563, overlap = 117.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00026489
PHY-3002 : Step(91): len = 398617, overlap = 108.5
PHY-3002 : Step(92): len = 404723, overlap = 108.188
PHY-3002 : Step(93): len = 406288, overlap = 104.688
PHY-3002 : Step(94): len = 408230, overlap = 100.062
PHY-3002 : Step(95): len = 411035, overlap = 102.406
PHY-3002 : Step(96): len = 412130, overlap = 103.062
PHY-3002 : Step(97): len = 411008, overlap = 94.4688
PHY-3002 : Step(98): len = 411302, overlap = 87
PHY-3002 : Step(99): len = 412641, overlap = 86.0625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000529779
PHY-3002 : Step(100): len = 417660, overlap = 76.9062
PHY-3002 : Step(101): len = 422259, overlap = 74.125
PHY-3002 : Step(102): len = 423907, overlap = 79.75
PHY-3002 : Step(103): len = 425367, overlap = 82.0938
PHY-3002 : Step(104): len = 427943, overlap = 74.0312
PHY-3002 : Step(105): len = 430591, overlap = 73.375
PHY-3002 : Step(106): len = 430735, overlap = 78.9375
PHY-3002 : Step(107): len = 431243, overlap = 76.75
PHY-3002 : Step(108): len = 432266, overlap = 76.375
PHY-3002 : Step(109): len = 432985, overlap = 77.5625
PHY-3002 : Step(110): len = 432733, overlap = 80.0938
PHY-3002 : Step(111): len = 432776, overlap = 76.9062
PHY-3002 : Step(112): len = 433439, overlap = 80.4062
PHY-3002 : Step(113): len = 434426, overlap = 75.5938
PHY-3002 : Step(114): len = 433809, overlap = 76.2188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000942706
PHY-3002 : Step(115): len = 436634, overlap = 73.6562
PHY-3002 : Step(116): len = 438791, overlap = 73.2812
PHY-3002 : Step(117): len = 439209, overlap = 71.7812
PHY-3002 : Step(118): len = 440534, overlap = 64.1875
PHY-3002 : Step(119): len = 442696, overlap = 70
PHY-3002 : Step(120): len = 444561, overlap = 68.3125
PHY-3002 : Step(121): len = 443812, overlap = 70.3125
PHY-3002 : Step(122): len = 443692, overlap = 70.8125
PHY-3002 : Step(123): len = 444663, overlap = 70.875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00179229
PHY-3002 : Step(124): len = 446648, overlap = 67.6562
PHY-3002 : Step(125): len = 450641, overlap = 65.7188
PHY-3002 : Step(126): len = 451810, overlap = 68.375
PHY-3002 : Step(127): len = 453146, overlap = 66.8125
PHY-3002 : Step(128): len = 455436, overlap = 58.4375
PHY-3002 : Step(129): len = 457170, overlap = 57.625
PHY-3002 : Step(130): len = 457413, overlap = 60.375
PHY-3002 : Step(131): len = 458710, overlap = 65.1875
PHY-3002 : Step(132): len = 459771, overlap = 62.9688
PHY-3002 : Step(133): len = 460165, overlap = 64
PHY-3002 : Step(134): len = 460760, overlap = 59.9375
PHY-3002 : Step(135): len = 461083, overlap = 62.9688
PHY-3002 : Step(136): len = 461643, overlap = 65.7812
PHY-3002 : Step(137): len = 462369, overlap = 66.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025142s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (62.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12237.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610736, over cnt = 1406(3%), over = 7784, worst = 28
PHY-1001 : End global iterations;  0.331292s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (61.3%)

PHY-1001 : Congestion index: top1 = 81.27, top5 = 62.30, top10 = 53.09, top15 = 47.06.
PHY-3001 : End congestion estimation;  0.446755s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (66.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419985s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (89.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000173499
PHY-3002 : Step(138): len = 501047, overlap = 12.875
PHY-3002 : Step(139): len = 504378, overlap = 13.0312
PHY-3002 : Step(140): len = 504489, overlap = 13.125
PHY-3002 : Step(141): len = 503630, overlap = 12.5312
PHY-3002 : Step(142): len = 505194, overlap = 10.9375
PHY-3002 : Step(143): len = 506835, overlap = 10.3438
PHY-3002 : Step(144): len = 506242, overlap = 10.1875
PHY-3002 : Step(145): len = 504505, overlap = 10.0312
PHY-3002 : Step(146): len = 502620, overlap = 11.8438
PHY-3002 : Step(147): len = 499892, overlap = 11.8438
PHY-3002 : Step(148): len = 496356, overlap = 12.3125
PHY-3002 : Step(149): len = 492054, overlap = 13.5938
PHY-3002 : Step(150): len = 489112, overlap = 11.7812
PHY-3002 : Step(151): len = 486270, overlap = 12.875
PHY-3002 : Step(152): len = 484160, overlap = 15.7188
PHY-3002 : Step(153): len = 482785, overlap = 18
PHY-3002 : Step(154): len = 481536, overlap = 20.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000346997
PHY-3002 : Step(155): len = 484634, overlap = 18.6562
PHY-3002 : Step(156): len = 489624, overlap = 17.6562
PHY-3002 : Step(157): len = 491559, overlap = 18.0938
PHY-3002 : Step(158): len = 492278, overlap = 17.0312
PHY-3002 : Step(159): len = 493564, overlap = 18.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000693995
PHY-3002 : Step(160): len = 496105, overlap = 19.5625
PHY-3002 : Step(161): len = 502364, overlap = 17.4688
PHY-3002 : Step(162): len = 510970, overlap = 14.6562
PHY-3002 : Step(163): len = 511232, overlap = 11.5312
PHY-3002 : Step(164): len = 509601, overlap = 11.8125
PHY-3002 : Step(165): len = 508330, overlap = 11.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 145/12237.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618624, over cnt = 1907(5%), over = 8454, worst = 40
PHY-1001 : End global iterations;  0.420120s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (74.4%)

PHY-1001 : Congestion index: top1 = 76.31, top5 = 59.34, top10 = 51.54, top15 = 46.92.
PHY-3001 : End congestion estimation;  0.557566s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (86.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.428923s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (83.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000142796
PHY-3002 : Step(166): len = 506537, overlap = 130.375
PHY-3002 : Step(167): len = 504790, overlap = 103.156
PHY-3002 : Step(168): len = 499768, overlap = 98.4062
PHY-3002 : Step(169): len = 496437, overlap = 94.7188
PHY-3002 : Step(170): len = 492989, overlap = 88.4688
PHY-3002 : Step(171): len = 490184, overlap = 82.4375
PHY-3002 : Step(172): len = 487519, overlap = 79.4062
PHY-3002 : Step(173): len = 484017, overlap = 81.5625
PHY-3002 : Step(174): len = 480488, overlap = 86.125
PHY-3002 : Step(175): len = 476747, overlap = 83.0625
PHY-3002 : Step(176): len = 473551, overlap = 87.0312
PHY-3002 : Step(177): len = 471139, overlap = 84.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000285591
PHY-3002 : Step(178): len = 473318, overlap = 76.75
PHY-3002 : Step(179): len = 478706, overlap = 67
PHY-3002 : Step(180): len = 479782, overlap = 64.625
PHY-3002 : Step(181): len = 481282, overlap = 57.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000571182
PHY-3002 : Step(182): len = 484012, overlap = 57.125
PHY-3002 : Step(183): len = 489189, overlap = 53.8125
PHY-3002 : Step(184): len = 493467, overlap = 51.625
PHY-3002 : Step(185): len = 493678, overlap = 48.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52100, tnet num: 12235, tinst num: 10944, tnode num: 63785, tedge num: 85250.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 310.41 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 423/12237.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615136, over cnt = 2119(6%), over = 7169, worst = 28
PHY-1001 : End global iterations;  0.443971s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (70.4%)

PHY-1001 : Congestion index: top1 = 65.84, top5 = 51.93, top10 = 46.11, top15 = 42.58.
PHY-1001 : End incremental global routing;  0.578663s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (72.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.429487s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (69.1%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10834 has valid locations, 75 needs to be replaced
PHY-3001 : design contains 11012 instances, 6537 luts, 3492 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 498366
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10332/12305.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 619592, over cnt = 2130(6%), over = 7200, worst = 28
PHY-1001 : End global iterations;  0.079638s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.1%)

PHY-1001 : Congestion index: top1 = 65.86, top5 = 52.02, top10 = 46.19, top15 = 42.64.
PHY-3001 : End congestion estimation;  0.240867s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52337, tnet num: 12303, tinst num: 11012, tnode num: 64106, tedge num: 85588.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.263376s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (79.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(186): len = 498104, overlap = 0
PHY-3002 : Step(187): len = 498082, overlap = 0
PHY-3002 : Step(188): len = 498133, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10353/12305.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 619184, over cnt = 2136(6%), over = 7223, worst = 28
PHY-1001 : End global iterations;  0.074473s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (83.9%)

PHY-1001 : Congestion index: top1 = 65.86, top5 = 52.04, top10 = 46.21, top15 = 42.67.
PHY-3001 : End congestion estimation;  0.233489s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.458586s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (64.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000670111
PHY-3002 : Step(189): len = 498124, overlap = 48.875
PHY-3002 : Step(190): len = 498286, overlap = 49.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00134022
PHY-3002 : Step(191): len = 498459, overlap = 48.6875
PHY-3002 : Step(192): len = 498580, overlap = 48.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00268044
PHY-3002 : Step(193): len = 498607, overlap = 49
PHY-3002 : Step(194): len = 498660, overlap = 49.0312
PHY-3001 : Final: Len = 498660, Over = 49.0312
PHY-3001 : End incremental placement;  2.596010s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (72.8%)

OPT-1001 : Total overflow 311.47 peak overflow 2.91
OPT-1001 : End high-fanout net optimization;  3.868383s wall, 2.781250s user + 0.015625s system = 2.796875s CPU (72.3%)

OPT-1001 : Current memory(MB): used = 536, reserve = 520, peak = 540.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10345/12305.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 619656, over cnt = 2125(6%), over = 7083, worst = 28
PHY-1002 : len = 652048, over cnt = 1532(4%), over = 3771, worst = 20
PHY-1002 : len = 668424, over cnt = 766(2%), over = 1946, worst = 18
PHY-1002 : len = 676496, over cnt = 494(1%), over = 1238, worst = 18
PHY-1002 : len = 690568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.639975s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (78.1%)

PHY-1001 : Congestion index: top1 = 55.78, top5 = 46.41, top10 = 42.37, top15 = 39.98.
OPT-1001 : End congestion update;  0.795317s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (80.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.372991s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (58.6%)

OPT-0007 : Start: WNS -3561 TNS -287476 NUM_FEPS 408
OPT-0007 : Iter 1: improved WNS -3561 TNS -286176 NUM_FEPS 408 with 32 cells processed and 1450 slack improved
OPT-0007 : Iter 2: improved WNS -3561 TNS -286026 NUM_FEPS 408 with 2 cells processed and 150 slack improved
OPT-0007 : Iter 3: improved WNS -3561 TNS -286026 NUM_FEPS 408 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.184644s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (73.9%)

OPT-1001 : Current memory(MB): used = 536, reserve = 520, peak = 540.
OPT-1001 : End physical optimization;  6.149344s wall, 4.359375s user + 0.078125s system = 4.437500s CPU (72.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6537 LUT to BLE ...
SYN-4008 : Packed 6537 LUT and 1248 SEQ to BLE.
SYN-4003 : Packing 2244 remaining SEQ's ...
SYN-4005 : Packed 1709 SEQ with LUT/SLICE
SYN-4006 : 3735 single LUT's are left
SYN-4006 : 535 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7072/8643 primitive instances ...
PHY-3001 : End packing;  0.486663s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (41.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4869 instances
RUN-1001 : 2364 mslices, 2365 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11249 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5858 nets have 2 pins
RUN-1001 : 3903 nets have [3 - 5] pins
RUN-1001 : 844 nets have [6 - 10] pins
RUN-1001 : 369 nets have [11 - 20] pins
RUN-1001 : 256 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 4867 instances, 4729 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : After packing: Len = 510103, Over = 115.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5818/11249.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 673168, over cnt = 1293(3%), over = 1927, worst = 9
PHY-1002 : len = 678072, over cnt = 614(1%), over = 777, worst = 6
PHY-1002 : len = 684856, over cnt = 140(0%), over = 170, worst = 4
PHY-1002 : len = 686720, over cnt = 31(0%), over = 40, worst = 3
PHY-1002 : len = 687600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.808300s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (32.9%)

PHY-1001 : Congestion index: top1 = 54.59, top5 = 46.09, top10 = 42.36, top15 = 39.79.
PHY-3001 : End congestion estimation;  1.021723s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (42.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49078, tnet num: 11247, tinst num: 4867, tnode num: 58236, tedge num: 82882.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.411829s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (47.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.86409e-05
PHY-3002 : Step(195): len = 500794, overlap = 124.5
PHY-3002 : Step(196): len = 494508, overlap = 123.75
PHY-3002 : Step(197): len = 491267, overlap = 131.75
PHY-3002 : Step(198): len = 488730, overlap = 143.75
PHY-3002 : Step(199): len = 487298, overlap = 139.25
PHY-3002 : Step(200): len = 487089, overlap = 141
PHY-3002 : Step(201): len = 485921, overlap = 144
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000137282
PHY-3002 : Step(202): len = 494509, overlap = 129.5
PHY-3002 : Step(203): len = 499557, overlap = 115.25
PHY-3002 : Step(204): len = 500039, overlap = 114
PHY-3002 : Step(205): len = 500758, overlap = 111
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000274563
PHY-3002 : Step(206): len = 506788, overlap = 103.75
PHY-3002 : Step(207): len = 514054, overlap = 97.75
PHY-3002 : Step(208): len = 519060, overlap = 85.75
PHY-3002 : Step(209): len = 517725, overlap = 83.25
PHY-3002 : Step(210): len = 516617, overlap = 84.75
PHY-3002 : Step(211): len = 516539, overlap = 85.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.877978s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.8%)

PHY-3001 : Trial Legalized: Len = 562217
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 669/11249.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 692368, over cnt = 1711(4%), over = 2811, worst = 8
PHY-1002 : len = 703888, over cnt = 950(2%), over = 1333, worst = 6
PHY-1002 : len = 715880, over cnt = 244(0%), over = 325, worst = 5
PHY-1002 : len = 720224, over cnt = 8(0%), over = 13, worst = 4
PHY-1002 : len = 720448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.098153s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (42.7%)

PHY-1001 : Congestion index: top1 = 52.67, top5 = 47.13, top10 = 43.90, top15 = 41.59.
PHY-3001 : End congestion estimation;  1.344243s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (39.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.481950s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (42.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000175939
PHY-3002 : Step(212): len = 546598, overlap = 11.5
PHY-3002 : Step(213): len = 538746, overlap = 20
PHY-3002 : Step(214): len = 531411, overlap = 32.75
PHY-3002 : Step(215): len = 524508, overlap = 46.5
PHY-3002 : Step(216): len = 521196, overlap = 51
PHY-3002 : Step(217): len = 519260, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000351877
PHY-3002 : Step(218): len = 525157, overlap = 47.75
PHY-3002 : Step(219): len = 528923, overlap = 43.75
PHY-3002 : Step(220): len = 531523, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000703755
PHY-3002 : Step(221): len = 536718, overlap = 39.5
PHY-3002 : Step(222): len = 544682, overlap = 35.75
PHY-3002 : Step(223): len = 547848, overlap = 35.25
PHY-3002 : Step(224): len = 547442, overlap = 36
PHY-3002 : Step(225): len = 547448, overlap = 38.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011135s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 559802, Over = 0
PHY-3001 : Spreading special nets. 47 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031752s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.4%)

PHY-3001 : 69 instances has been re-located, deltaX = 11, deltaY = 46, maxDist = 2.
PHY-3001 : Final: Len = 560918, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49078, tnet num: 11247, tinst num: 4867, tnode num: 58236, tedge num: 82882.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.043038s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (61.4%)

RUN-1004 : used memory is 503 MB, reserved memory is 499 MB, peak memory is 556 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2808/11249.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 701800, over cnt = 1543(4%), over = 2456, worst = 8
PHY-1002 : len = 710288, over cnt = 990(2%), over = 1362, worst = 6
PHY-1002 : len = 722384, over cnt = 239(0%), over = 328, worst = 5
PHY-1002 : len = 724960, over cnt = 90(0%), over = 125, worst = 3
PHY-1002 : len = 726424, over cnt = 10(0%), over = 12, worst = 2
PHY-1001 : End global iterations;  1.023754s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (62.6%)

PHY-1001 : Congestion index: top1 = 53.17, top5 = 46.20, top10 = 42.69, top15 = 40.22.
PHY-1001 : End incremental global routing;  1.239095s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (63.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.443864s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (88.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4763 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4870 instances, 4732 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 561626
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10295/11252.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 727360, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 727408, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 727496, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 727512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.392063s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (27.9%)

PHY-1001 : Congestion index: top1 = 53.08, top5 = 46.17, top10 = 42.67, top15 = 40.24.
PHY-3001 : End congestion estimation;  0.605119s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (49.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49114, tnet num: 11250, tinst num: 4870, tnode num: 58281, tedge num: 82933.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.034687s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (42.3%)

RUN-1004 : used memory is 530 MB, reserved memory is 516 MB, peak memory is 561 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11250 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.506091s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (38.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(226): len = 561360, overlap = 0
PHY-3002 : Step(227): len = 561284, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10290/11252.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 726976, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 727008, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 727024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.289993s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (43.1%)

PHY-1001 : Congestion index: top1 = 53.19, top5 = 46.23, top10 = 42.69, top15 = 40.24.
PHY-3001 : End congestion estimation;  0.508877s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (55.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11250 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.472203s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (52.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000278385
PHY-3002 : Step(228): len = 561383, overlap = 0.25
PHY-3002 : Step(229): len = 561383, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004099s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 561404, Over = 0
PHY-3001 : End spreading;  0.029095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 561404, Over = 0
PHY-3001 : End incremental placement;  3.367488s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (46.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.345385s wall, 2.859375s user + 0.062500s system = 2.921875s CPU (54.7%)

OPT-1001 : Current memory(MB): used = 568, reserve = 556, peak = 570.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10290/11252.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 727176, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 727184, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 727208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.298184s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.9%)

PHY-1001 : Congestion index: top1 = 53.12, top5 = 46.23, top10 = 42.70, top15 = 40.25.
OPT-1001 : End congestion update;  0.512181s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (64.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11250 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.385016s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (52.8%)

OPT-0007 : Start: WNS -3598 TNS -206302 NUM_FEPS 263
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4767 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4870 instances, 4732 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 574327, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030013s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.1%)

PHY-3001 : 12 instances has been re-located, deltaX = 4, deltaY = 8, maxDist = 2.
PHY-3001 : Final: Len = 574585, Over = 0
PHY-3001 : End incremental legalization;  0.212421s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (73.6%)

OPT-0007 : Iter 1: improved WNS -3427 TNS -87882 NUM_FEPS 170 with 125 cells processed and 29835 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4767 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4870 instances, 4732 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 577271, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029004s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.9%)

PHY-3001 : 15 instances has been re-located, deltaX = 5, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 577375, Over = 0
PHY-3001 : End incremental legalization;  0.210392s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (29.7%)

OPT-0007 : Iter 2: improved WNS -3427 TNS -76944 NUM_FEPS 111 with 43 cells processed and 6736 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4767 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4870 instances, 4732 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 576935, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029689s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 2, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 577011, Over = 0
PHY-3001 : End incremental legalization;  0.216179s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.7%)

OPT-0007 : Iter 3: improved WNS -3427 TNS -76591 NUM_FEPS 111 with 18 cells processed and 642 slack improved
OPT-1001 : End path based optimization;  1.893069s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (57.8%)

OPT-1001 : Current memory(MB): used = 568, reserve = 556, peak = 571.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11250 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.413287s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (60.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9827/11252.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 742512, over cnt = 123(0%), over = 161, worst = 5
PHY-1002 : len = 742992, over cnt = 55(0%), over = 58, worst = 3
PHY-1002 : len = 743392, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 743624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.493180s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (47.5%)

PHY-1001 : Congestion index: top1 = 53.25, top5 = 46.53, top10 = 42.96, top15 = 40.53.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11250 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.368193s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (80.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3427 TNS -77478 NUM_FEPS 129
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.862069
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3427ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11252 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11252 nets
OPT-1001 : End physical optimization;  9.980979s wall, 5.546875s user + 0.093750s system = 5.640625s CPU (56.5%)

RUN-1003 : finish command "place" in  30.555962s wall, 16.359375s user + 1.109375s system = 17.468750s CPU (57.2%)

RUN-1004 : used memory is 501 MB, reserved memory is 493 MB, peak memory is 571 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.168256s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (82.9%)

RUN-1004 : used memory is 502 MB, reserved memory is 495 MB, peak memory is 571 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4872 instances
RUN-1001 : 2364 mslices, 2368 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11252 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5855 nets have 2 pins
RUN-1001 : 3907 nets have [3 - 5] pins
RUN-1001 : 844 nets have [6 - 10] pins
RUN-1001 : 370 nets have [11 - 20] pins
RUN-1001 : 257 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49114, tnet num: 11250, tinst num: 4870, tnode num: 58281, tedge num: 82933.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2364 mslices, 2368 lslices, 100 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11250 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702464, over cnt = 1627(4%), over = 2702, worst = 8
PHY-1002 : len = 713752, over cnt = 1056(3%), over = 1453, worst = 6
PHY-1002 : len = 726688, over cnt = 324(0%), over = 405, worst = 4
PHY-1002 : len = 731776, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 732208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.934970s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (50.1%)

PHY-1001 : Congestion index: top1 = 53.00, top5 = 46.25, top10 = 42.54, top15 = 40.08.
PHY-1001 : End global routing;  1.138682s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (50.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 568, reserve = 555, peak = 571.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 819, reserve = 809, peak = 819.
PHY-1001 : End build detailed router design. 2.836507s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (47.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 141104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.466937s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (44.7%)

PHY-1001 : Current memory(MB): used = 855, reserve = 845, peak = 855.
PHY-1001 : End phase 1; 1.472900s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (44.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.97086e+06, over cnt = 1117(0%), over = 1127, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 862, reserve = 851, peak = 862.
PHY-1001 : End initial routed; 26.426060s wall, 11.343750s user + 0.093750s system = 11.437500s CPU (43.3%)

PHY-1001 : Update timing.....
PHY-1001 : 355/10506(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.919   |  -841.026  |  389  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.696176s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (37.8%)

PHY-1001 : Current memory(MB): used = 868, reserve = 858, peak = 868.
PHY-1001 : End phase 2; 28.122295s wall, 11.984375s user + 0.093750s system = 12.078125s CPU (42.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -3.649ns STNS -834.400ns FEP 384.
PHY-1001 : End OPT Iter 1; 0.221458s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (49.4%)

PHY-1022 : len = 1.97082e+06, over cnt = 1134(0%), over = 1145, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.359805s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.93753e+06, over cnt = 378(0%), over = 384, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.675258s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (52.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.9329e+06, over cnt = 112(0%), over = 113, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 0.502663s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (40.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.93289e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.241726s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (25.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.93319e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.159716s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.93328e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.116613s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.6%)

PHY-1001 : Update timing.....
PHY-1001 : 358/10506(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.649   |  -834.928  |  384  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.716488s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (63.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 302 feed throughs used by 174 nets
PHY-1001 : End commit to database; 1.203663s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (51.9%)

PHY-1001 : Current memory(MB): used = 941, reserve = 933, peak = 941.
PHY-1001 : End phase 3; 6.180757s wall, 3.125000s user + 0.046875s system = 3.171875s CPU (51.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -3.629ns STNS -834.071ns FEP 384.
PHY-1001 : End OPT Iter 1; 0.243759s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (51.3%)

PHY-1022 : len = 1.93326e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.387195s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (48.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.629ns, -834.071ns, 384}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.93327e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.106895s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (73.1%)

PHY-1001 : Update timing.....
PHY-1001 : 362/10506(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.629   |  -834.531  |  384  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.773297s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (51.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 303 feed throughs used by 175 nets
PHY-1001 : End commit to database; 1.295257s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (65.1%)

PHY-1001 : Current memory(MB): used = 946, reserve = 939, peak = 946.
PHY-1001 : End phase 4; 3.588615s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (56.6%)

PHY-1003 : Routed, final wirelength = 1.93327e+06
PHY-1001 : Current memory(MB): used = 948, reserve = 941, peak = 948.
PHY-1001 : End export database. 0.069865s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (44.7%)

PHY-1001 : End detail routing;  42.522472s wall, 19.281250s user + 0.140625s system = 19.421875s CPU (45.7%)

RUN-1003 : finish command "route" in  45.112447s wall, 20.593750s user + 0.187500s system = 20.781250s CPU (46.1%)

RUN-1004 : used memory is 890 MB, reserved memory is 879 MB, peak memory is 948 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8646   out of  19600   44.11%
#reg                     3624   out of  19600   18.49%
#le                      9175
  #lut only              5551   out of   9175   60.50%
  #reg only               529   out of   9175    5.77%
  #lut&reg               3095   out of   9175   33.73%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1711
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    263
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    243
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               226
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9175   |7801    |845     |3636    |32      |3       |
|  ISP                               |AHBISP                                        |1373   |750     |339     |783     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |575    |242     |145     |339     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |71     |27      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |2       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |67     |26      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |68     |25      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |2       |0       |5       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |69     |27      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |0       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |135    |95      |40      |42      |0       |0       |
|    u_demosaic                      |demosaic                                      |435    |205     |142     |279     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |104    |37      |31      |75      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |77     |33      |27      |49      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |76     |36      |27      |48      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |86     |39      |33      |65      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |16     |12      |4       |1       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |8      |8       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |8      |4       |4       |1       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |16     |14      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |43     |41      |0       |19      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |5      |5       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |33     |23      |0       |30      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |14     |14      |0       |6       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |137    |74      |18      |109     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |12     |8       |0       |12      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |40     |23      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |32     |23      |0       |32      |0       |0       |
|  kb                                |Keyboard                                      |107    |91      |16      |50      |0       |0       |
|  sd_reader                         |sd_reader                                     |676    |577     |94      |319     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |312    |274     |34      |151     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |798    |602     |121     |409     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |421    |271     |75      |281     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |156    |94      |21      |123     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |15     |15      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |24      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |28      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |165    |101     |30      |123     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |26     |15      |0       |26      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |23      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |30      |0       |35      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |377    |331     |46      |128     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |57     |45      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |70     |70      |0       |18      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |42     |38      |4       |24      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |117    |99      |18      |35      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |91     |79      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5031   |4972    |51      |1380    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |152    |87      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |747    |518     |131     |473     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |747    |518     |131     |473     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |349    |251     |0       |330     |0       |0       |
|        reg_inst                    |register                                      |347    |249     |0       |328     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |398    |267     |131     |143     |0       |0       |
|        bus_inst                    |bus_top                                       |194    |120     |74      |56      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |16     |10      |6       |6       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |90     |56      |34      |26      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |88     |54      |34      |24      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |109    |80      |29      |56      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5810  
    #2          2       2301  
    #3          3       977   
    #4          4       629   
    #5        5-10      916   
    #6        11-50     533   
    #7       51-100      22   
    #8       101-500     3    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.484227s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.0%)

RUN-1004 : used memory is 891 MB, reserved memory is 881 MB, peak memory is 948 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49114, tnet num: 11250, tinst num: 4870, tnode num: 58281, tedge num: 82933.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11250 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 39939740245f355450bed382ef7391234e3ab0b3b1c0fc01bf21b8bc7c800d50 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4870
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11252, pip num: 127932
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 303
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3152 valid insts, and 346984 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101001101010010010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.395051s wall, 96.828125s user + 0.984375s system = 97.812500s CPU (562.3%)

RUN-1004 : used memory is 955 MB, reserved memory is 952 MB, peak memory is 1127 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_100426.log"
