{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575050887510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575050887511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 15:08:07 2019 " "Processing started: Fri Nov 29 15:08:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575050887511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050887511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050887511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575050887791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575050887791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_final-arq_projeto_final " "Found design unit 1: projeto_final-arq_projeto_final" {  } { { "projeto_final.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901960 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_final " "Found entity 1: projeto_final" {  } { { "projeto_final.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_operacoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada_operacoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_operacoes-arq_entrada_operacoes " "Found design unit 1: entrada_operacoes-arq_entrada_operacoes" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901961 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada_operacoes " "Found entity 1: entrada_operacoes" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-arq_saida " "Found design unit 1: saida-arq_saida" {  } { { "saida.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901962 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_ula " "Found design unit 1: ula-arq_ula" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901963 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901963 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acesso_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acesso_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acesso_ram-arq_acesso_ram " "Found design unit 1: acesso_ram-arq_acesso_ram" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901965 ""} { "Info" "ISGN_ENTITY_NAME" "1 acesso_ram " "Found entity 1: acesso_ram" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arq_display " "Found design unit 1: display-arq_display" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901966 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arq_decodificador " "Found design unit 1: decodificador-arq_decodificador" {  } { { "decodificador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901966 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-arq_banco_regs " "Found design unit 1: banco_regs-arq_banco_regs" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901967 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-arq_regs " "Found design unit 1: registrador-arq_regs" {  } { { "registrador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901968 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050901968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050901968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_final " "Elaborating entity \"projeto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575050902049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acesso_ram acesso_ram:acesso " "Elaborating entity \"acesso_ram\" for hierarchy \"acesso_ram:acesso\"" {  } { { "projeto_final.vhd" "acesso" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050902060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram acesso_ram:acesso\|ram:map_ram " "Elaborating entity \"ram\" for hierarchy \"acesso_ram:acesso\|ram:map_ram\"" {  } { { "acesso_ram.vhd" "map_ram" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050902066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula acesso_ram:acesso\|ula:map_ula " "Elaborating entity \"ula\" for hierarchy \"acesso_ram:acesso\|ula:map_ula\"" {  } { { "acesso_ram.vhd" "map_ula" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050902068 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s ula.vhd(16) " "VHDL Process Statement warning at ula.vhd(16): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] ula.vhd(16) " "Inferred latch for \"s\[0\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] ula.vhd(16) " "Inferred latch for \"s\[1\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] ula.vhd(16) " "Inferred latch for \"s\[2\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] ula.vhd(16) " "Inferred latch for \"s\[3\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] ula.vhd(16) " "Inferred latch for \"s\[4\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] ula.vhd(16) " "Inferred latch for \"s\[5\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] ula.vhd(16) " "Inferred latch for \"s\[6\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] ula.vhd(16) " "Inferred latch for \"s\[7\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] ula.vhd(16) " "Inferred latch for \"s\[8\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] ula.vhd(16) " "Inferred latch for \"s\[9\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] ula.vhd(16) " "Inferred latch for \"s\[10\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902069 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] ula.vhd(16) " "Inferred latch for \"s\[11\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902070 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] ula.vhd(16) " "Inferred latch for \"s\[12\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902070 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] ula.vhd(16) " "Inferred latch for \"s\[13\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902070 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] ula.vhd(16) " "Inferred latch for \"s\[14\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902070 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] ula.vhd(16) " "Inferred latch for \"s\[15\]\" at ula.vhd(16)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050902070 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_operacoes acesso_ram:acesso\|entrada_operacoes:map_eop " "Elaborating entity \"entrada_operacoes\" for hierarchy \"acesso_ram:acesso\|entrada_operacoes:map_eop\"" {  } { { "acesso_ram.vhd" "map_eop" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050902070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_regs acesso_ram:acesso\|banco_regs:map_banco_regs " "Elaborating entity \"banco_regs\" for hierarchy \"acesso_ram:acesso\|banco_regs:map_banco_regs\"" {  } { { "acesso_ram.vhd" "map_banco_regs" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050902072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador acesso_ram:acesso\|banco_regs:map_banco_regs\|registrador:r1 " "Elaborating entity \"registrador\" for hierarchy \"acesso_ram:acesso\|banco_regs:map_banco_regs\|registrador:r1\"" {  } { { "banco_regs.vhd" "r1" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050902075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida saida:s " "Elaborating entity \"saida\" for hierarchy \"saida:s\"" {  } { { "projeto_final.vhd" "s" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050902080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador saida:s\|decodificador:decod " "Elaborating entity \"decodificador\" for hierarchy \"saida:s\|decodificador:decod\"" {  } { { "saida.vhd" "decod" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050902081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display saida:s\|decodificador:decod\|display:display1 " "Elaborating entity \"display\" for hierarchy \"saida:s\|decodificador:decod\|display:display1\"" {  } { { "decodificador.vhd" "display1" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050902082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(54) " "VHDL Process Statement warning at display.vhd(54): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575050902082 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(55) " "VHDL Process Statement warning at display.vhd(55): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575050902083 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(56) " "VHDL Process Statement warning at display.vhd(56): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575050902083 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(57) " "VHDL Process Statement warning at display.vhd(57): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575050902083 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(58) " "VHDL Process Statement warning at display.vhd(58): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575050902083 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(59) " "VHDL Process Statement warning at display.vhd(59): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575050902083 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(60) " "VHDL Process Statement warning at display.vhd(60): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575050902083 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "acesso_ram:acesso\|ram:map_ram\|ram_image_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"acesso_ram:acesso\|ram:map_ram\|ram_image_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/projeto_final.ram0_ram_ee9e295a.hdl.mif " "Parameter INIT_FILE set to db/projeto_final.ram0_ram_ee9e295a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575050902982 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575050902982 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575050902982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0 " "Elaborated megafunction instantiation \"acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050903073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0 " "Instantiated megafunction \"acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/projeto_final.ram0_ram_ee9e295a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/projeto_final.ram0_ram_ee9e295a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575050903073 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575050903073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fd1 " "Found entity 1: altsyncram_2fd1" {  } { { "db/altsyncram_2fd1.tdf" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/db/altsyncram_2fd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050903170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050903170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050903236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050903236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050903298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050903298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575050903357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050903357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[0\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903899 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[1\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903899 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[2\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903899 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[3\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903899 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[4\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903900 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[5\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903900 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[6\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903900 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[7\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903900 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[8\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903900 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[9\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903900 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[10\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903900 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[11\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903900 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[12\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903901 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[13\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903901 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[14\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903901 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[15\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575050903901 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575050903901 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575050904452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575050906874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575050906874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "886 " "Implemented 886 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575050907025 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575050907025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "690 " "Implemented 690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575050907025 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575050907025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575050907025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1045 " "Peak virtual memory: 1045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575050907040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 15:08:27 2019 " "Processing ended: Fri Nov 29 15:08:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575050907040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575050907040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575050907040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575050907040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575050908482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575050908483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 15:08:27 2019 " "Processing started: Fri Nov 29 15:08:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575050908483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575050908483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575050908484 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575050908541 ""}
{ "Info" "0" "" "Project  = projeto_final" {  } {  } 0 0 "Project  = projeto_final" 0 0 "Fitter" 0 0 1575050908542 ""}
{ "Info" "0" "" "Revision = projeto_final" {  } {  } 0 0 "Revision = projeto_final" 0 0 "Fitter" 0 0 1575050908542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575050908646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575050908646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto_final EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"projeto_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575050908661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575050908767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575050908767 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575050909343 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575050909351 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575050909464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575050909464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575050909464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575050909464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575050909464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575050909464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575050909464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575050909464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575050909464 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575050909464 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575050909472 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575050909472 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575050909472 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575050909472 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575050909472 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575050909472 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575050909475 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575050909782 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 68 " "No exact pin location assignment(s) for 16 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575050910747 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1575050911271 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_final.sdc " "Synopsys Design Constraints File file not found: 'projeto_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575050911274 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575050911274 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575050911296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575050911297 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575050911298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575050911507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\] " "Destination node acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575050911507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[2\] " "Destination node acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575050911507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575050911507 ""}  } { { "projeto_final.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575050911507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|ula:map_ula\|s\[15\]~58  " "Automatically promoted node acesso_ram:acesso\|ula:map_ula\|s\[15\]~58 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575050911508 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575050911508 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575050911997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575050911999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575050912000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575050912005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575050912009 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575050912014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575050912014 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575050912016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575050912136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575050912139 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575050912139 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575050912155 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575050912155 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575050912155 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575050912157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575050912157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575050912157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 66 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575050912157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575050912157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575050912157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 67 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575050912157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575050912157 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575050912157 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575050912157 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575050912540 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575050912548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575050916817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575050917233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575050917315 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575050933212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575050933213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575050933761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575050943014 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575050943014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575050949919 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575050949919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575050949923 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.88 " "Total time spent on timing analysis during the Fitter is 1.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575050950156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575050950190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575050951057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575050951058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575050951867 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575050952869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/output_files/projeto_final.fit.smsg " "Generated suppressed messages file /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/output_files/projeto_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575050953957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1709 " "Peak virtual memory: 1709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575050954888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 15:09:14 2019 " "Processing ended: Fri Nov 29 15:09:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575050954888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575050954888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575050954888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575050954888 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575050956424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575050956425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 15:09:16 2019 " "Processing started: Fri Nov 29 15:09:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575050956425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575050956425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575050956425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575050956874 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575050961676 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575050961859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575050962272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 15:09:22 2019 " "Processing ended: Fri Nov 29 15:09:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575050962272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575050962272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575050962272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575050962272 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575050962540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575050963792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575050963793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 15:09:23 2019 " "Processing started: Fri Nov 29 15:09:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575050963793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575050963793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto_final -c projeto_final " "Command: quartus_sta projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575050963793 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575050963858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575050964103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575050964103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050964213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050964213 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575050965026 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_final.sdc " "Synopsys Design Constraints File file not found: 'projeto_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575050965065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050965065 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575050965074 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " "create_clock -period 1.000 -name acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575050965074 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575050965074 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575050965083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575050965083 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575050965085 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575050965117 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575050965241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575050965241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.573 " "Worst-case setup slack is -6.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.573             -94.251 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]  " "   -6.573             -94.251 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.491           -2236.335 clk  " "   -6.491           -2236.335 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050965242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 clk  " "    0.352               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]  " "    0.877               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050965255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575050965256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575050965258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1414.902 clk  " "   -3.000           -1414.902 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]  " "    0.424               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050965259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050965259 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575050965374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575050965408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575050966092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575050966238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575050966281 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575050966281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.032 " "Worst-case setup slack is -6.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.032             -87.358 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]  " "   -6.032             -87.358 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.824           -1991.565 clk  " "   -5.824           -1991.565 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050966284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk  " "    0.300               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]  " "    0.846               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050966301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575050966305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575050966309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1398.006 clk  " "   -3.000           -1398.006 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]  " "    0.364               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050966313 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575050966429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575050966591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575050966609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575050966609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.871 " "Worst-case setup slack is -2.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.871             -39.331 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]  " "   -2.871             -39.331 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.584            -869.997 clk  " "   -2.584            -869.997 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050966614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk  " "    0.146               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]  " "    0.160               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050966630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575050966636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575050966641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -746.759 clk  " "   -3.000            -746.759 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\]  " "    0.396               0.000 acesso_ram:acesso\|entrada_operacoes:map_eop\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575050966646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575050966646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575050967349 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575050967351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "926 " "Peak virtual memory: 926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575050967472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 15:09:27 2019 " "Processing ended: Fri Nov 29 15:09:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575050967472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575050967472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575050967472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575050967472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1575050969639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575050969641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 15:09:29 2019 " "Processing started: Fri Nov 29 15:09:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575050969641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575050969641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575050969641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575050970127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_7_1200mv_85c_slow.vo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_7_1200mv_85c_slow.vo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575050970547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_7_1200mv_0c_slow.vo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_7_1200mv_0c_slow.vo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575050970753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_min_1200mv_0c_fast.vo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_min_1200mv_0c_fast.vo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575050970960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final.vo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final.vo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575050971165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_7_1200mv_85c_v_slow.sdo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_7_1200mv_85c_v_slow.sdo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575050971328 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_7_1200mv_0c_v_slow.sdo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_7_1200mv_0c_v_slow.sdo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575050971489 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_min_1200mv_0c_v_fast.sdo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_min_1200mv_0c_v_fast.sdo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575050971649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_v.sdo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_v.sdo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575050971810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575050971895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 15:09:31 2019 " "Processing ended: Fri Nov 29 15:09:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575050971895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575050971895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575050971895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575050971895 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575050972103 ""}
