

================================================================
== Vivado HLS Report for 'acc128_128_mau'
================================================================
* Date:           Mon Jul 30 01:22:09 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        test128mau128
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.213|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_HLS_malloc_1_s_fu_81  |HLS_malloc_1_s  |    2|    2|    2|    2|   none  |
        |grp_HLS_free_1_s_fu_95    |HLS_free_1_s    |    1|    1|    1|    1|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|   3 ~ 5  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     68|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      43|    157|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|     112|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     155|    369|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+----+----+
    |         Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------+---------+-------+----+----+
    |grp_HLS_free_1_s_fu_95    |HLS_free_1_s    |        0|      0|   5|  71|
    |grp_HLS_malloc_1_s_fu_81  |HLS_malloc_1_s  |        0|      0|  38|  86|
    +--------------------------+----------------+---------+-------+----+----+
    |Total                     |                |        0|      0|  43| 157|
    +--------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |req_cmd_U   |acc128_128_mau_rebkb  |        1|  0|   0|  1280|    2|     1|         2560|
    |req_list_U  |acc128_128_mau_recud  |        1|  0|   0|  1280|    7|     1|         8960|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        2|  0|   0|  2560|    9|     2|        11520|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_113_p2                    |     +    |      0|  0|  39|          32|           1|
    |ap_predicate_op34_call_state4    |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_119_p2                  |   icmp   |      0|  0|   9|           2|           3|
    |tmp_3_fu_125_p2                  |   icmp   |      0|  0|   8|           2|           2|
    |tmp_4_fu_131_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  68|          40|           9|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |alloc_1_addr_ap_ack         |   9|          2|    1|          2|
    |alloc_1_cmd                 |  15|          3|    8|         24|
    |alloc_1_cmd_ap_vld          |  15|          3|    1|          3|
    |alloc_1_free_target         |  15|          3|   32|         96|
    |alloc_1_free_target_ap_vld  |  15|          3|    1|          3|
    |alloc_1_size                |  15|          3|   32|         96|
    |alloc_1_size_ap_vld         |  15|          3|    1|          3|
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |i_reg_70                    |   9|          2|   32|         64|
    |r_fu_40                     |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 144|         29|  141|        360|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |grp_HLS_free_1_s_fu_95_ap_start_reg    |   1|   0|    1|          0|
    |grp_HLS_malloc_1_s_fu_81_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_167                            |  32|   0|   32|          0|
    |i_reg_70                               |  32|   0|   32|          0|
    |r_fu_40                                |  32|   0|   32|          0|
    |size_reg_172                           |   7|   0|    7|          0|
    |tmp_1_reg_178                          |   1|   0|    1|          0|
    |tmp_3_reg_182                          |   1|   0|    1|          0|
    |tmp_4_reg_186                          |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 112|   0|  112|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    acc128_128_mau   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    acc128_128_mau   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    acc128_128_mau   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    acc128_128_mau   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    acc128_128_mau   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    acc128_128_mau   | return value |
|ap_return                   | out |   32| ap_ctrl_hs |    acc128_128_mau   | return value |
|alloc_1_size                | out |   32|    ap_hs   |     alloc_1_size    |    pointer   |
|alloc_1_size_ap_vld         | out |    1|    ap_hs   |     alloc_1_size    |    pointer   |
|alloc_1_size_ap_ack         |  in |    1|    ap_hs   |     alloc_1_size    |    pointer   |
|alloc_1_addr                |  in |   32|    ap_hs   |     alloc_1_addr    |    pointer   |
|alloc_1_addr_ap_vld         |  in |    1|    ap_hs   |     alloc_1_addr    |    pointer   |
|alloc_1_addr_ap_ack         | out |    1|    ap_hs   |     alloc_1_addr    |    pointer   |
|alloc_1_free_target         | out |   32|    ap_hs   | alloc_1_free_target |    pointer   |
|alloc_1_free_target_ap_vld  | out |    1|    ap_hs   | alloc_1_free_target |    pointer   |
|alloc_1_free_target_ap_ack  |  in |    1|    ap_hs   | alloc_1_free_target |    pointer   |
|alloc_1_cmd                 | out |    8|    ap_hs   |     alloc_1_cmd     |    pointer   |
|alloc_1_cmd_ap_vld          | out |    1|    ap_hs   |     alloc_1_cmd     |    pointer   |
|alloc_1_cmd_ap_ack          |  in |    1|    ap_hs   |     alloc_1_cmd     |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

