Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar  7 05:05:39 2025
| Host         : Salah-Eldin-LAP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_slave_interface_control_sets_placed.rpt
| Design       : spi_slave_interface
| Device       : xc7a35ti
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |              20 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                            | ram/SR[0]        |                1 |              2 |
|  clk_IBUF_BUFG |                            |                  |                2 |              6 |
|  clk_IBUF_BUFG | ram/E[0]                   | ram/SR[0]        |                2 |              8 |
|  clk_IBUF_BUFG | ram/addr_rd_reg[7]_i_1_n_0 | ram/SR[0]        |                2 |             16 |
|  clk_IBUF_BUFG | ram/addr_wr_reg[7]_i_1_n_0 | ram/SR[0]        |                2 |             16 |
|  clk_IBUF_BUFG | rx_data[9]_i_1_n_0         |                  |                3 |             20 |
+----------------+----------------------------+------------------+------------------+----------------+


