{
  "summary": {
    "total_ci_verified_benchmarks": 25,
    "benchmarks_with_error_data": 14,
    "microbenchmarks_with_error": 11,
    "polybench_with_error": 3,
    "embench_sim_only": 1,
    "infeasible_benchmarks": 10,
    "average_error": 0.4938,
    "micro_average_error": 0.3415,
    "micro_average_error_excl_memorystrided": 0.1730,
    "polybench_average_error": 1.0522,
    "h5_target_met": false,
    "note": "Updated after PR#96 merge (StoreForwardLatency 1→3 cycles). memorystrided CPI improved 0.750→0.875. CI-verified from Accuracy-Microbenchmarks runs 22148182599 and 22147994732 (leo/memorystrided-store-forward-latency branch, consistent across 2 runs). Error formula: |sim-hw|/min(sim,hw)."
  },
  "benchmarks": [
    {
      "name": "arithmetic",
      "category": "microbenchmark",
      "simulated_cpi": 0.219,
      "hardware_cpi": 0.296,
      "error": 0.3516,
      "ci_verified": true,
      "ci_run": 22141495151
    },
    {
      "name": "dependency",
      "category": "microbenchmark",
      "simulated_cpi": 1.015,
      "hardware_cpi": 1.088,
      "error": 0.0719,
      "ci_verified": true,
      "ci_run": 22141495151
    },
    {
      "name": "branch",
      "category": "microbenchmark",
      "simulated_cpi": 1.311,
      "hardware_cpi": 1.303,
      "error": 0.0061,
      "ci_verified": true,
      "ci_run": 22141495151
    },
    {
      "name": "memorystrided",
      "category": "microbenchmark",
      "simulated_cpi": 0.875,
      "hardware_cpi": 2.648,
      "error": 2.0263,
      "ci_verified": true,
      "ci_run": 22148182599,
      "note": "PR#96 increased StoreForwardLatency 1→3 cycles, improving CPI from 0.750 to 0.875. Verified in 2 CI runs (22148182599, 22147994732) on leo/memorystrided-store-forward-latency branch. D-cache path only."
    },
    {
      "name": "loadheavy",
      "category": "microbenchmark",
      "simulated_cpi": 0.349,
      "hardware_cpi": 0.429,
      "error": 0.2292,
      "ci_verified": true,
      "ci_run": 22151658027
    },
    {
      "name": "storeheavy",
      "category": "microbenchmark",
      "simulated_cpi": 0.522,
      "hardware_cpi": 0.612,
      "error": 0.1724,
      "ci_verified": true,
      "ci_run": 22151658027
    },
    {
      "name": "branchheavy",
      "category": "microbenchmark",
      "simulated_cpi": 0.941,
      "hardware_cpi": 0.714,
      "error": 0.3179,
      "ci_verified": true,
      "ci_run": 22141495151
    },
    {
      "name": "vectorsum",
      "category": "microbenchmark",
      "simulated_cpi": 0.362,
      "hardware_cpi": 0.402,
      "error": 0.1105,
      "ci_verified": true,
      "ci_run": 22151658027
    },
    {
      "name": "vectoradd",
      "category": "microbenchmark",
      "simulated_cpi": 0.290,
      "hardware_cpi": 0.329,
      "error": 0.1345,
      "ci_verified": true,
      "ci_run": 22151658027
    },
    {
      "name": "reductiontree",
      "category": "microbenchmark",
      "simulated_cpi": 0.406,
      "hardware_cpi": 0.480,
      "error": 0.1823,
      "ci_verified": true,
      "ci_run": 22151658027
    },
    {
      "name": "strideindirect",
      "category": "microbenchmark",
      "simulated_cpi": 0.609,
      "hardware_cpi": 0.528,
      "error": 0.1534,
      "ci_verified": true,
      "ci_run": 22151658027
    },
    {
      "name": "atax",
      "category": "polybench",
      "simulated_cpi": 0.349,
      "hardware_cpi": 0.2185,
      "error": 0.5973,
      "ci_verified": true,
      "ci_run": 22139825134
    },
    {
      "name": "bicg",
      "category": "polybench",
      "simulated_cpi": 0.562,
      "hardware_cpi": 0.2295,
      "error": 1.4488,
      "ci_verified": true,
      "ci_run": 22139825134
    },
    {
      "name": "mvt",
      "category": "polybench",
      "simulated_cpi": 0.455,
      "hardware_cpi": 0.2156,
      "error": 1.1104,
      "ci_verified": true,
      "ci_run": 22139825134,
      "note": "Previously infeasible (exceeded 5B cycle limit). Now completes after PR#94 changes."
    },
    {
      "name": "aha_mont64",
      "category": "embench",
      "simulated_cpi": 0.347,
      "hardware_cpi": null,
      "error": null,
      "ci_verified": true,
      "note": "No hardware CPI workflow exists for EmBench; sim CPI only"
    }
  ],
  "infeasible": [
    {
      "name": "jacobi-1d",
      "category": "polybench",
      "status": "infeasible",
      "reason": "Timeout on PolyBench accuracy workflow post-PR#94. Previously completed with CPI=0.231.",
      "ci_verified": true,
      "ci_run": 22139825134
    },
    {
      "name": "gemm",
      "category": "polybench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit on CI run 22136356830. Retired 18,766,215,806 instructions in 5B cycles (7675.71s wall time). MINI_DATASET size is infeasible for current simulator.",
      "ci_verified": true,
      "cycles_at_limit": 5000000000,
      "instructions_at_limit": 18766215806,
      "wall_time_at_limit": "7675.71s",
      "ci_run": 22136356830
    },
    {
      "name": "2mm",
      "category": "polybench",
      "status": "infeasible",
      "reason": "CI timeout after 55m on PolyBench accuracy workflow.",
      "ci_verified": true,
      "ci_run": 22123056416
    },
    {
      "name": "3mm",
      "category": "polybench",
      "status": "infeasible",
      "reason": "CI timeout after 55m on PolyBench accuracy workflow.",
      "ci_verified": true,
      "ci_run": 22123056416
    },
    {
      "name": "crc32",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit at LOCAL_SCALE_FACTOR=1, CPU_MHZ=1. Retired 12,499,991,230 instructions in 5B cycles (44m29s wall time). CPI at limit: 0.400.",
      "ci_verified": true,
      "cycles_at_limit": 5000000000,
      "instructions_at_limit": 12499991230,
      "wall_time_at_limit": "44m29s",
      "ci_run": 22019560953
    },
    {
      "name": "edn",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit at LOCAL_SCALE_FACTOR=1, CPU_MHZ=1. Retired 13,000,000,936 instructions in 5B cycles (45m10s wall time). CPI at limit: 0.385.",
      "ci_verified": true,
      "cycles_at_limit": 5000000000,
      "instructions_at_limit": 13000000936,
      "wall_time_at_limit": "45m10s",
      "ci_run": 22019560953
    },
    {
      "name": "statemate",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit at LOCAL_SCALE_FACTOR=1, CPU_MHZ=1. Retired 9,210,526,236 instructions in 5B cycles (35m17s wall time). CPI at limit: 0.543.",
      "ci_verified": true,
      "cycles_at_limit": 5000000000,
      "instructions_at_limit": 9210526236,
      "wall_time_at_limit": "35m17s",
      "ci_run": 22019560953
    },
    {
      "name": "primecount",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit at LOCAL_SCALE_FACTOR=1, CPU_MHZ=1, SZ=3, NPRIMES=9 (already maximally reduced). Retired 9,999,999,968 instructions in 5B cycles (42m49s wall time). CPI at limit: 0.500.",
      "ci_verified": true,
      "cycles_at_limit": 5000000000,
      "instructions_at_limit": 9999999968,
      "wall_time_at_limit": "42m49s",
      "ci_run": 22019560953
    },
    {
      "name": "huffbench",
      "category": "embench",
      "status": "infeasible",
      "reason": "CI timeout after 2h30m wall-time; test killed before reaching 5B cycle limit.",
      "ci_verified": true,
      "ci_run": 22019560953
    },
    {
      "name": "matmult-int",
      "category": "embench",
      "status": "infeasible",
      "reason": "CI timeout; never started due to huffbench consuming full job allocation; expected to exceed 5B cycles based on compute intensity.",
      "ci_verified": true,
      "ci_run": 22019560953
    }
  ]
}
