 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 50
        -max_paths 50
Design : add_int8
Version: U-2022.12-SP7-3
Date   : Wed Mar 12 13:42:32 2025
****************************************

Operating Conditions: NCCOM   Library: tcbn65lptc
Wire Load Model Mode: segmented

  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U6/ZN (NR2D0)                            0.01       0.01 f
  U7/ZN (NR2D0)                            0.03       0.04 r
  o[0] (out)                               0.00       0.04 r
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U6/ZN (NR2D0)                            0.01       0.01 f
  U7/ZN (NR2D0)                            0.03       0.04 r
  o[0] (out)                               0.00       0.04 r
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.02       0.02 f
  U14/ZN (MUX2ND0)                         0.02       0.04 r
  o[7] (out)                               0.00       0.04 r
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.03       0.03 f
  U14/ZN (MUX2ND0)                         0.02       0.05 r
  o[7] (out)                               0.00       0.05 r
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U6/ZN (NR2D0)                            0.03       0.03 r
  U7/ZN (NR2D0)                            0.02       0.05 f
  o[0] (out)                               0.00       0.05 f
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U6/ZN (NR2D0)                            0.03       0.03 r
  U7/ZN (NR2D0)                            0.02       0.05 f
  o[0] (out)                               0.00       0.05 f
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.03       0.03 r
  U14/ZN (MUX2ND0)                         0.02       0.05 f
  o[7] (out)                               0.00       0.05 f
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.03       0.03 r
  U14/ZN (MUX2ND0)                         0.02       0.05 f
  o[7] (out)                               0.00       0.05 f
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.04       0.04 r
  U14/ZN (MUX2ND0)                         0.02       0.06 f
  o[7] (out)                               0.00       0.06 f
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.04       0.04 r
  U14/ZN (MUX2ND0)                         0.02       0.06 f
  o[7] (out)                               0.00       0.06 f
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.03       0.03 r
  U14/ZN (MUX2ND0)                         0.03       0.06 r
  o[7] (out)                               0.00       0.06 r
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.03       0.03 r
  U14/ZN (MUX2ND0)                         0.03       0.06 r
  o[7] (out)                               0.00       0.06 r
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.04       0.04 r
  U14/ZN (MUX2ND0)                         0.03       0.07 r
  o[7] (out)                               0.00       0.07 r
  data arrival time                                   0.07
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.04       0.04 r
  U14/ZN (MUX2ND0)                         0.03       0.07 r
  o[7] (out)                               0.00       0.07 r
  data arrival time                                   0.07
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U2/Z (AN2D0)                             0.04       0.04 f
  U7/ZN (NR2D0)                            0.03       0.07 r
  o[0] (out)                               0.00       0.07 r
  data arrival time                                   0.07
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U2/Z (AN2D0)                             0.05       0.05 f
  U7/ZN (NR2D0)                            0.03       0.07 r
  o[0] (out)                               0.00       0.07 r
  data arrival time                                   0.07
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.05       0.05 r
  U14/ZN (MUX2ND0)                         0.02       0.07 f
  o[7] (out)                               0.00       0.07 f
  data arrival time                                   0.07
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U2/Z (AN2D0)                             0.06       0.06 r
  U7/ZN (NR2D0)                            0.02       0.07 f
  o[0] (out)                               0.00       0.07 f
  data arrival time                                   0.07
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.02       0.02 f
  U14/ZN (MUX2ND0)                         0.06       0.08 f
  o[7] (out)                               0.00       0.08 f
  data arrival time                                   0.08
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U2/Z (AN2D0)                             0.06       0.06 r
  U7/ZN (NR2D0)                            0.02       0.08 f
  o[0] (out)                               0.00       0.08 f
  data arrival time                                   0.08
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.05       0.05 r
  U14/ZN (MUX2ND0)                         0.03       0.08 r
  o[7] (out)                               0.00       0.08 r
  data arrival time                                   0.08
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[7] (in)                                0.00       0.00 f
  U12/ZN (INVD0)                           0.02       0.02 r
  U13/ZN (MUX2ND0)                         0.04       0.06 f
  U14/ZN (MUX2ND0)                         0.02       0.08 r
  o[7] (out)                               0.00       0.08 r
  data arrival time                                   0.08
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[7] (in)                                0.00       0.00 f
  U12/ZN (INVD0)                           0.02       0.02 r
  U13/ZN (MUX2ND0)                         0.04       0.06 f
  U14/ZN (MUX2ND0)                         0.02       0.08 r
  o[7] (out)                               0.00       0.08 r
  data arrival time                                   0.08
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.06       0.06 f
  U14/ZN (MUX2ND0)                         0.02       0.08 r
  o[7] (out)                               0.00       0.08 r
  data arrival time                                   0.08
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.06       0.06 f
  U14/ZN (MUX2ND0)                         0.02       0.08 r
  o[7] (out)                               0.00       0.08 r
  data arrival time                                   0.08
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[7] (in)                                0.00       0.00 r
  U12/ZN (INVD0)                           0.01       0.01 f
  U13/ZN (MUX2ND0)                         0.05       0.06 r
  U14/ZN (MUX2ND0)                         0.02       0.09 f
  o[7] (out)                               0.00       0.09 f
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.03       0.03 f
  U14/ZN (MUX2ND0)                         0.06       0.09 f
  o[7] (out)                               0.00       0.09 f
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.03       0.03 r
  U14/ZN (MUX2ND0)                         0.05       0.09 r
  o[7] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.03       0.03 r
  U14/ZN (MUX2ND0)                         0.05       0.09 r
  o[7] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[6] (input port)
  Endpoint: o[6] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[6] (in)                                0.00       0.00 f
  U10/S (FA1D0)                            0.09       0.09 r
  o[6] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[5] (input port)
  Endpoint: o[5] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[5] (in)                                0.00       0.00 f
  U9/S (FA1D0)                             0.09       0.09 r
  o[5] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[4] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[4] (in)                                0.00       0.00 f
  U8/S (FA1D0)                             0.09       0.09 r
  o[4] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[3] (input port)
  Endpoint: o[3] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[3] (in)                                0.00       0.00 f
  U3/S (FA1D0)                             0.09       0.09 r
  o[3] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[2] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[2] (in)                                0.00       0.00 f
  U4/S (FA1D0)                             0.09       0.09 r
  o[2] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U5/S (FA1D0)                             0.09       0.09 r
  o[1] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[7] (in)                                0.00       0.00 r
  U12/ZN (INVD0)                           0.01       0.01 f
  U13/ZN (MUX2ND0)                         0.05       0.06 r
  U14/ZN (MUX2ND0)                         0.03       0.09 r
  o[7] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.04       0.04 r
  U14/ZN (MUX2ND0)                         0.05       0.09 r
  o[7] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.04       0.04 r
  U14/ZN (MUX2ND0)                         0.05       0.09 r
  o[7] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[6] (input port)
  Endpoint: o[6] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[6] (in)                                0.00       0.00 r
  U10/S (FA1D0)                            0.10       0.10 f
  o[6] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[5] (input port)
  Endpoint: o[5] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[5] (in)                                0.00       0.00 r
  U9/S (FA1D0)                             0.10       0.10 f
  o[5] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[4] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[4] (in)                                0.00       0.00 r
  U8/S (FA1D0)                             0.10       0.10 f
  o[4] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[3] (input port)
  Endpoint: o[3] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[3] (in)                                0.00       0.00 r
  U3/S (FA1D0)                             0.10       0.10 f
  o[3] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[2] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[2] (in)                                0.00       0.00 r
  U4/S (FA1D0)                             0.10       0.10 f
  o[2] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[1] (in)                                0.00       0.00 r
  U5/S (FA1D0)                             0.10       0.10 f
  o[1] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[7] (in)                                0.00       0.00 r
  U13/ZN (MUX2ND0)                         0.03       0.03 r
  U14/ZN (MUX2ND0)                         0.06       0.10 f
  o[7] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[7] (in)                                0.00       0.00 f
  U13/ZN (MUX2ND0)                         0.03       0.03 r
  U14/ZN (MUX2ND0)                         0.06       0.10 f
  o[7] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[6] (input port)
  Endpoint: o[6] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[6] (in)                                0.00       0.00 f
  U10/S (FA1D0)                            0.10       0.10 f
  o[6] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[3] (input port)
  Endpoint: o[3] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[3] (in)                                0.00       0.00 f
  U3/S (FA1D0)                             0.10       0.10 f
  o[3] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[2] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[2] (in)                                0.00       0.00 f
  U4/S (FA1D0)                             0.10       0.10 f
  o[2] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U5/S (FA1D0)                             0.10       0.10 f
  o[1] (out)                               0.00       0.10 f
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


1
