$date
	Sun Oct 23 07:50:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#689232
b1010 !
1"
#689234
b1010 &
b1010 %
1$
#689235
0"
#689238
b101 &
b101 %
#689242
b10000 &
b10000 %
#689246
b1000 &
b1000 %
#689250
b100 &
b100 %
#689254
b10 &
b10 %
#689258
b1 &
b1 %
1#
#689262
b0 &
0#
b0 %
0$
#1646769
b11110 !
1"
#1646770
b11110 &
b11110 %
1$
#1646771
0"
#1646774
b1111 &
b1111 %
#1646778
b101110 &
b101110 %
#1646782
b10111 &
b10111 %
#1646786
b1000110 &
b1000110 %
#1646790
b100011 &
b100011 %
#1646794
b1101010 &
b1101010 %
#1646798
b110101 &
b110101 %
#1646802
b10100000 &
b10100000 %
#1646806
b1010000 &
b1010000 %
#1646810
b101000 &
b101000 %
#1646814
b10100 &
b10100 %
#1646818
b1010 &
b1010 %
#1646822
b101 &
b101 %
#1646826
b10000 &
b10000 %
#1646830
b1000 &
b1000 %
#1646834
b100 &
b100 %
#1646838
b10 &
b10 %
#1646842
b1 &
b1 %
1#
#1646846
b0 &
0#
b0 %
0$
#2678163
b110 !
1"
#2678166
b110 &
b110 %
1$
#2678167
0"
#2678170
b11 &
b11 %
#2678174
b1010 &
b1010 %
#2678178
b101 &
b101 %
#2678182
b10000 &
b10000 %
#2678186
b1000 &
b1000 %
#2678190
b100 &
b100 %
#2678194
b10 &
b10 %
#2678198
b1 &
1#
b1 %
#2678202
b0 &
b0 %
0#
0$
#4500012
