
*** Running vivado
    with args -log design_1_ov7670_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ov7670_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_ov7670_0_0.tcl -notrace
Command: synth_design -top design_1_ov7670_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9933 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1351.723 ; gain = 86.000 ; free physical = 5699 ; free virtual = 35117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ov7670_0_0' [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ov7670_0_0/synth/design_1_ov7670_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'ov7670' [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/ov7670.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'ov7670_axi_stream_capture' [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/ov7670_axi_stream_capture.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element line_reg was removed.  [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/ov7670_axi_stream_capture.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element href_hold_reg was removed.  [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/ov7670_axi_stream_capture.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'ov7670_axi_stream_capture' (2#1) [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/ov7670_axi_stream_capture.vhd:23]
INFO: [Synth 8-6157] synthesizing module 'I2C_AV_Config' [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/I2C_AV_Config.v:23]
	Parameter LUT_SIZE bound to: 193 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/I2C_AV_Config.v:110]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB444_Config' [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/I2C_OV7670_RGB444_Config.v:23]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB444_Config' (3#1) [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/I2C_OV7670_RGB444_Config.v:23]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller' [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/I2C_Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller' (4#1) [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/I2C_Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'I2C_AV_Config' (5#1) [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/I2C_AV_Config.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ov7670' (6#1) [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/ov7670.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ov7670_0_0' (7#1) [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ip/design_1_ov7670_0_0/synth/design_1_ov7670_0_0.v:56]
WARNING: [Synth 8-3331] design ov7670_axi_stream_capture has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1396.332 ; gain = 130.609 ; free physical = 5620 ; free virtual = 35038
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1396.332 ; gain = 130.609 ; free physical = 5639 ; free virtual = 35057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1396.332 ; gain = 130.609 ; free physical = 5639 ; free virtual = 35057
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1753.270 ; gain = 0.000 ; free physical = 5060 ; free virtual = 34480
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 5106 ; free virtual = 34526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 5106 ; free virtual = 34526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 5108 ; free virtual = 34528
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'd_latch_reg' and it is trimmed from '16' to '12' bits. [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/ov7670_axi_stream_capture.vhd:37]
INFO: [Synth 8-5546] ROM "eol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'mSetup_ST_reg' in module 'I2C_AV_Config'
INFO: [Synth 8-5544] ROM "LUT_INDEX" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mSetup_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mSetup_ST_reg' using encoding 'sequential' in module 'I2C_AV_Config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 5059 ; free virtual = 34479
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_axi_stream_capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 30    
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
Module I2C_AV_Config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/IIC/u_I2C_Controller/I2C_RDATA_reg was removed.  [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/I2C_Controller.v:109]
WARNING: [Synth 8-6014] Unused sequential element inst/IIC/Config_Done_reg was removed.  [/nfs/ug/homes-0/s/shiyong/prj/project/project.srcs/sources_1/bd/design_1/ipshared/5f3a/I2C_AV_Config.v:99]
INFO: [Synth 8-5546] ROM "inst/btn_debounce/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/capture/eol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/capture/sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[31] driven by constant 1
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[30] driven by constant 1
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[29] driven by constant 1
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[28] driven by constant 1
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[27] driven by constant 1
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[26] driven by constant 1
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[25] driven by constant 1
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[24] driven by constant 1
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port m_axis_tdata[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port pwdn driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_0_0 has port reset driven by constant 1
WARNING: [Synth 8-3331] design design_1_ov7670_0_0 has unconnected port m_axis_tready
INFO: [Synth 8-3886] merging instance 'inst/IIC/mI2C_CLK_DIV_reg[14]' (FDC) to 'inst/IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/IIC/mI2C_CLK_DIV_reg[11]' (FDC) to 'inst/IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/IIC/mI2C_CLK_DIV_reg[12]' (FDC) to 'inst/IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/IIC/mI2C_CLK_DIV_reg[13]' (FDC) to 'inst/IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/IIC/mI2C_CLK_DIV_reg[15] )
INFO: [Synth 8-3332] Sequential element (inst/capture/href_last_reg[6]) is unused and will be removed from module design_1_ov7670_0_0.
INFO: [Synth 8-3332] Sequential element (inst/capture/href_last_reg[5]) is unused and will be removed from module design_1_ov7670_0_0.
INFO: [Synth 8-3332] Sequential element (inst/capture/href_last_reg[4]) is unused and will be removed from module design_1_ov7670_0_0.
INFO: [Synth 8-3332] Sequential element (inst/capture/href_last_reg[3]) is unused and will be removed from module design_1_ov7670_0_0.
INFO: [Synth 8-3332] Sequential element (inst/capture/href_last_reg[2]) is unused and will be removed from module design_1_ov7670_0_0.
INFO: [Synth 8-3332] Sequential element (inst/capture/href_last_reg[1]) is unused and will be removed from module design_1_ov7670_0_0.
INFO: [Synth 8-3332] Sequential element (inst/IIC/mI2C_CLK_DIV_reg[15]) is unused and will be removed from module design_1_ov7670_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4961 ; free virtual = 34384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                   | Depth x Width | Implemented As | 
+-------------------------+----------------------------------------------+---------------+----------------+
|I2C_OV7670_RGB444_Config | LUT_DATA                                     | 256x16        | LUT            | 
|I2C_Controller           | I2C_BIT                                      | 64x1          | LUT            | 
|design_1_ov7670_0_0      | inst/IIC/u_I2C_Controller/I2C_BIT            | 64x1          | LUT            | 
|design_1_ov7670_0_0      | inst/IIC/u_I2C_OV7725_RGB444_Config/LUT_DATA | 256x16        | LUT            | 
+-------------------------+----------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4787 ; free virtual = 34209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4787 ; free virtual = 34209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4784 ; free virtual = 34207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4782 ; free virtual = 34204
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4782 ; free virtual = 34204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4782 ; free virtual = 34204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4782 ; free virtual = 34204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4782 ; free virtual = 34204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4782 ; free virtual = 34204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT1   |    11|
|3     |LUT2   |    29|
|4     |LUT3   |    44|
|5     |LUT4   |    18|
|6     |LUT5   |    36|
|7     |LUT6   |   150|
|8     |MUXF7  |    19|
|9     |MUXF8  |     4|
|10    |FDCE   |    41|
|11    |FDPE   |     8|
|12    |FDRE   |    70|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |   456|
|2     |  inst                           |ov7670                    |   456|
|3     |    IIC                          |I2C_AV_Config             |   252|
|4     |      u_I2C_Controller           |I2C_Controller            |   101|
|5     |      u_I2C_OV7725_RGB444_Config |I2C_OV7670_RGB444_Config  |    84|
|6     |    btn_debounce                 |debounce                  |    40|
|7     |    capture                      |ov7670_axi_stream_capture |   164|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4782 ; free virtual = 34204
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1753.270 ; gain = 130.609 ; free physical = 4836 ; free virtual = 34258
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1753.270 ; gain = 487.547 ; free physical = 4846 ; free virtual = 34269
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1761.277 ; gain = 515.012 ; free physical = 4827 ; free virtual = 34250
INFO: [Common 17-1381] The checkpoint '/nfs/ug/homes-0/s/shiyong/prj/project/project.runs/design_1_ov7670_0_0_synth_1/design_1_ov7670_0_0.dcp' has been generated.
