#pragma once/** "BIOS and Kernel Developer’s Guide for AMD NPT Family 0FhProcessors" "32559 Rev. 3.16 November 2009", * "4.1.1 ConfigurationAddress Register" * "To access one of the memory system configuration registers defined in *  this chapter, the bus number should be *  _0_ *  , the device number should be the target processor node number plus *  _24_"*///Device number 24, Function 3 is "CPU Miscellaneous Control"// ( 24 << 3 ) | 3 = 192 | 3 = 192 + 3 = 195#define CPU_TEMPERATURE_DEVICE_AND_FUNCTION_NUMBER 195//"23-14 CurTmp Current Temperature"// 4.6 Function 3—Miscellaneous Control#define MISCELLANEOUS_CONTROL_FUNCTION_NUMBER 3//4.1 Configuration Space Accesses : "[...]Configuration accesses to Bus 0[...]"#define CONFIGURATION_ACCESS_BUS_NUMBER 0