{
  "Top": "doContrast",
  "RtlTop": "doContrast",
  "RtlPrefix": "",
  "RtlSubPrefix": "doContrast_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inStream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<8>, 2, 5, 6>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "inStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "outStream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 2, 5, 6>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "outStream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "xMin": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "xMin",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xMax": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "xMax",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top doContrast -name doContrast"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "doContrast"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "76839",
    "Latency": "76838"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "doContrast",
    "Version": "1.0",
    "DisplayName": "Docontrast",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_doContrast_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/doContrast_ctrl_bus_s_axi.vhd",
      "impl\/vhdl\/doContrast_doContrast_Pipeline_VITIS_LOOP_18_1.vhd",
      "impl\/vhdl\/doContrast_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/doContrast_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/doContrast_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/doContrast_regslice_both.vhd",
      "impl\/vhdl\/doContrast_sitofp_32s_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/doContrast.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/doContrast_ctrl_bus_s_axi.v",
      "impl\/verilog\/doContrast_doContrast_Pipeline_VITIS_LOOP_18_1.v",
      "impl\/verilog\/doContrast_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/doContrast_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/doContrast_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/doContrast_regslice_both.v",
      "impl\/verilog\/doContrast_sitofp_32s_32_6_no_dsp_1.v",
      "impl\/verilog\/doContrast.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/doContrast_v1_0\/data\/doContrast.mdd",
      "impl\/misc\/drivers\/doContrast_v1_0\/data\/doContrast.tcl",
      "impl\/misc\/drivers\/doContrast_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/doContrast_v1_0\/src\/xdocontrast.c",
      "impl\/misc\/drivers\/doContrast_v1_0\/src\/xdocontrast.h",
      "impl\/misc\/drivers\/doContrast_v1_0\/src\/xdocontrast_hw.h",
      "impl\/misc\/drivers\/doContrast_v1_0\/src\/xdocontrast_linux.c",
      "impl\/misc\/drivers\/doContrast_v1_0\/src\/xdocontrast_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/doContrast_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/doContrast_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/doContrast_sitofp_32s_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/doContrast.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "doContrast_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name doContrast_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "doContrast_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name doContrast_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "doContrast_sitofp_32s_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name doContrast_sitofp_32s_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_ctrl_bus": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_ctrl_bus_",
      "paramPrefix": "C_S_AXI_CTRL_BUS_",
      "ports": [
        "s_axi_ctrl_bus_ARADDR",
        "s_axi_ctrl_bus_ARREADY",
        "s_axi_ctrl_bus_ARVALID",
        "s_axi_ctrl_bus_AWADDR",
        "s_axi_ctrl_bus_AWREADY",
        "s_axi_ctrl_bus_AWVALID",
        "s_axi_ctrl_bus_BREADY",
        "s_axi_ctrl_bus_BRESP",
        "s_axi_ctrl_bus_BVALID",
        "s_axi_ctrl_bus_RDATA",
        "s_axi_ctrl_bus_RREADY",
        "s_axi_ctrl_bus_RRESP",
        "s_axi_ctrl_bus_RVALID",
        "s_axi_ctrl_bus_WDATA",
        "s_axi_ctrl_bus_WREADY",
        "s_axi_ctrl_bus_WSTRB",
        "s_axi_ctrl_bus_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_EN",
              "access": "RW",
              "description": "Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_ST",
              "access": "RTOW",
              "description": "Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "xMin",
          "access": "W",
          "description": "Data signal of xMin",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "xMin",
              "access": "W",
              "description": "Bit 7 to 0 of xMin"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "xMax",
          "access": "W",
          "description": "Data signal of xMax",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "xMax",
              "access": "W",
              "description": "Bit 7 to 0 of xMax"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "xMin"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "xMax"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl_bus:inStream:outStream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "inStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "inStream_",
      "ports": [
        "inStream_TDATA",
        "inStream_TDEST",
        "inStream_TID",
        "inStream_TKEEP",
        "inStream_TLAST",
        "inStream_TREADY",
        "inStream_TSTRB",
        "inStream_TUSER",
        "inStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "inStream"
        }]
    },
    "outStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "outStream_",
      "ports": [
        "outStream_TDATA",
        "outStream_TDEST",
        "outStream_TID",
        "outStream_TKEEP",
        "outStream_TLAST",
        "outStream_TREADY",
        "outStream_TSTRB",
        "outStream_TUSER",
        "outStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "outStream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_bus_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_ctrl_bus_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_bus_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_bus_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_ctrl_bus_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_bus_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_bus_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "inStream_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "inStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inStream_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "inStream_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "inStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TID": {
      "dir": "in",
      "width": "5"
    },
    "outStream_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "outStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outStream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outStream_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "outStream_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "outStream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "doContrast",
      "Instances": [{
          "ModuleName": "doContrast_Pipeline_VITIS_LOOP_18_1",
          "InstanceName": "grp_doContrast_Pipeline_VITIS_LOOP_18_1_fu_78"
        }]
    },
    "Info": {
      "doContrast_Pipeline_VITIS_LOOP_18_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "doContrast": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "doContrast_Pipeline_VITIS_LOOP_18_1": {
        "Latency": {
          "LatencyBest": "76829",
          "LatencyAvg": "76829",
          "LatencyWorst": "76829",
          "PipelineII": "76829",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.413"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_1",
            "TripCount": "76800",
            "Latency": "76827",
            "PipelineII": "1",
            "PipelineDepth": "29"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "3",
          "FF": "754",
          "AVAIL_FF": "35200",
          "UTIL_FF": "2",
          "LUT": "996",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "doContrast": {
        "Latency": {
          "LatencyBest": "76838",
          "LatencyAvg": "76838",
          "LatencyWorst": "76838",
          "PipelineII": "76839",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.413"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "3",
          "FF": "885",
          "AVAIL_FF": "35200",
          "UTIL_FF": "2",
          "LUT": "1177",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-03-07 14:25:29 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
