

================================================================
== Vitis HLS Report for 'get_acceptanceCorners'
================================================================
* Date:           Thu Jul 18 17:17:54 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.197 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- minMaxAcceptanceCorners_loop  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      430|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      423|    -|
|Register             |        -|     -|      406|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      406|      853|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_366_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln886_2_fu_433_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln886_fu_423_p2         |         +|   0|  0|  12|           5|           2|
    |sub_ln878_fu_401_p2         |         -|   0|  0|  12|           5|           5|
    |icmp_ln208_fu_372_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_1_fu_505_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_2_fu_511_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_3_fu_517_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_fu_499_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_10_fu_457_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_11_fu_529_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_fu_443_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_8_fu_485_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_9_fu_523_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_fu_471_p2        |      icmp|   0|  0|  20|          32|          32|
    |or_ln878_fu_412_p2          |        or|   0|  0|   5|           5|           1|
    |a_corner_min_V_1_fu_449_p3  |    select|   0|  0|  32|           1|          32|
    |b_corner_min_V_2_fu_463_p3  |    select|   0|  0|  32|           1|          32|
    |c_corner_max_V_1_fu_477_p3  |    select|   0|  0|  32|           1|          32|
    |d_corner_max_V_2_fu_491_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 430|         409|         493|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |a_corner_min_V_reg_340                           |   9|          2|   32|         64|
    |ap_NS_fsm                                        |  65|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_phi_mux_arrayidx1796519_load_0_phi_fu_356_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_phi_fu_293_p4                       |   9|          2|   32|         64|
    |arrayidx1796519_load_0_reg_353                   |   9|          2|   32|         64|
    |b_corner_min_V_reg_326                           |   9|          2|   32|         64|
    |c_corner_max_V_reg_313                           |   9|          2|   32|         64|
    |d_corner_max_V_reg_300                           |   9|          2|   32|         64|
    |i_reg_289                                        |   9|          2|   32|         64|
    |wp_parameters2_address0                          |  31|          6|    5|         30|
    |wp_parameters2_address1                          |  31|          6|    5|         30|
    |wp_parameters2_d0                                |  31|          6|   32|        192|
    |wp_parameters2_d1                                |  37|          7|   32|        224|
    |wp_parameters3_address0                          |  31|          6|    5|         30|
    |wp_parameters3_address1                          |  26|          5|    5|         25|
    |wp_parameters3_d0                                |  14|          3|    1|          3|
    |wp_parameters3_d1                                |  14|          3|    1|          3|
    |wp_parameters_address0                           |  31|          6|    5|         30|
    |wp_parameters_address1                           |  31|          6|    5|         30|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 423|         86|  354|       1125|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |a_corner_min_V_1_reg_673        |  32|   0|   32|          0|
    |a_corner_min_V_reg_340          |  32|   0|   32|          0|
    |add_ln208_reg_638               |  32|   0|   32|          0|
    |ap_CS_fsm                       |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |arrayidx1796519_load_0_reg_353  |  32|   0|   32|          0|
    |b_corner_min_V_2_reg_678        |  32|   0|   32|          0|
    |b_corner_min_V_reg_326          |  32|   0|   32|          0|
    |c_corner_max_V_reg_313          |  32|   0|   32|          0|
    |d_corner_max_V_reg_300          |  32|   0|   32|          0|
    |i_reg_289                       |  32|   0|   32|          0|
    |icmp_ln208_reg_643              |   1|   0|    1|          0|
    |icmp_ln878_11_reg_719           |   1|   0|    1|          0|
    |icmp_ln886_9_reg_715            |   1|   0|    1|          0|
    |sub_ln878_reg_647               |   4|   0|    5|          1|
    |wp_parameters4_load_reg_633     |  32|   0|   32|          0|
    |wp_parameters_load_1_reg_698    |  32|   0|   32|          0|
    |wp_parameters_load_reg_693      |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 406|   0|  407|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|wp_parameters_address0   |  out|    5|   ap_memory|          wp_parameters|         array|
|wp_parameters_ce0        |  out|    1|   ap_memory|          wp_parameters|         array|
|wp_parameters_q0         |   in|   32|   ap_memory|          wp_parameters|         array|
|wp_parameters_address1   |  out|    5|   ap_memory|          wp_parameters|         array|
|wp_parameters_ce1        |  out|    1|   ap_memory|          wp_parameters|         array|
|wp_parameters_q1         |   in|   32|   ap_memory|          wp_parameters|         array|
|wp_parameters2_address0  |  out|    5|   ap_memory|         wp_parameters2|         array|
|wp_parameters2_ce0       |  out|    1|   ap_memory|         wp_parameters2|         array|
|wp_parameters2_we0       |  out|    1|   ap_memory|         wp_parameters2|         array|
|wp_parameters2_d0        |  out|   32|   ap_memory|         wp_parameters2|         array|
|wp_parameters2_address1  |  out|    5|   ap_memory|         wp_parameters2|         array|
|wp_parameters2_ce1       |  out|    1|   ap_memory|         wp_parameters2|         array|
|wp_parameters2_we1       |  out|    1|   ap_memory|         wp_parameters2|         array|
|wp_parameters2_d1        |  out|   32|   ap_memory|         wp_parameters2|         array|
|wp_parameters3_address0  |  out|    5|   ap_memory|         wp_parameters3|         array|
|wp_parameters3_ce0       |  out|    1|   ap_memory|         wp_parameters3|         array|
|wp_parameters3_we0       |  out|    1|   ap_memory|         wp_parameters3|         array|
|wp_parameters3_d0        |  out|    1|   ap_memory|         wp_parameters3|         array|
|wp_parameters3_address1  |  out|    5|   ap_memory|         wp_parameters3|         array|
|wp_parameters3_ce1       |  out|    1|   ap_memory|         wp_parameters3|         array|
|wp_parameters3_we1       |  out|    1|   ap_memory|         wp_parameters3|         array|
|wp_parameters3_d1        |  out|    1|   ap_memory|         wp_parameters3|         array|
|wp_parameters4_address0  |  out|    5|   ap_memory|         wp_parameters4|         array|
|wp_parameters4_ce0       |  out|    1|   ap_memory|         wp_parameters4|         array|
|wp_parameters4_q0        |   in|   32|   ap_memory|         wp_parameters4|         array|
+-------------------------+-----+-----+------------+-----------------------+--------------+

