From 4ec9a762937159fd7e6a09bbe6d1c1e0d7de005e Mon Sep 17 00:00:00 2001
From: zhongjia <quic_zhongjia@quicinc.com>
Date: Mon, 29 Nov 2021 10:28:15 +0800
Subject: [PATCH 209/500] drivers: phy: fix aqr 2.5G and 5G link issue when
 connect NBASET device

Change-Id: I935120ae38ab20dd6d26077fb44c22054862f88c
Signed-off-by: zhongjia <quic_zhongjia@quicinc.com>
---
 drivers/net/phy/aquantia_main.c | 19 +++++++++++++++++--
 1 file changed, 17 insertions(+), 2 deletions(-)

diff --git a/drivers/net/phy/aquantia_main.c b/drivers/net/phy/aquantia_main.c
index a9b3ea992afa..99ded6de45ae 100755
--- a/drivers/net/phy/aquantia_main.c
+++ b/drivers/net/phy/aquantia_main.c
@@ -83,6 +83,8 @@
 #define MDIO_AN_RX_LP_STAT1_1000BASET_HALF	BIT(14)
 #define MDIO_AN_RX_LP_STAT1_SHORT_REACH		BIT(13)
 #define MDIO_AN_RX_LP_STAT1_AQRATE_DOWNSHIFT	BIT(12)
+#define MDIO_AN_RX_LP_STAT1_LP_5000		BIT(11)
+#define MDIO_AN_RX_LP_STAT1_LP_2500		BIT(10)
 #define MDIO_AN_RX_LP_STAT1_AQ_PHY		BIT(2)
 
 #define MDIO_AN_RX_LP_STAT4			0xe823
@@ -437,7 +439,7 @@ static irqreturn_t aqr_handle_interrupt(struct phy_device *phydev)
 
 static int aqr_read_status(struct phy_device *phydev)
 {
-	int val;
+	int val = 0, ret;
 
 	if (phydev->autoneg == AUTONEG_ENABLE) {
 		val = phy_read_mmd(phydev, MDIO_MMD_AN, MDIO_AN_RX_LP_STAT1);
@@ -452,7 +454,20 @@ static int aqr_read_status(struct phy_device *phydev)
 				 val & MDIO_AN_RX_LP_STAT1_1000BASET_HALF);
 	}
 
-	return genphy_c45_read_status(phydev);
+	ret = genphy_c45_read_status(phydev);
+
+	if (val) {
+		linkmode_mod_bit(ETHTOOL_LINK_MODE_2500baseT_Full_BIT,
+				 phydev->lp_advertising,
+				 val & MDIO_AN_RX_LP_STAT1_LP_2500);
+		linkmode_mod_bit(ETHTOOL_LINK_MODE_5000baseT_Full_BIT,
+				 phydev->lp_advertising,
+				 val & MDIO_AN_RX_LP_STAT1_LP_5000);
+
+		phy_resolve_aneg_linkmode(phydev);
+	}
+
+	return ret;
 }
 
 static int aqr107_read_rate(struct phy_device *phydev)
-- 
2.34.1

