--P32_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_14_Z2
--operation mode is arithmetic

P32_sload_path[7]_lut_out = P32_sload_path[7] $ P32L51;
P32_sload_path[7] = DFFE(P32_sload_path[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !P32L81);

--P32_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_14_Z2
--operation mode is arithmetic

P32_cout = CARRY(!P32L51 # !P32_sload_path[7]);


--P32_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_14_Z2
--operation mode is arithmetic

P32_sload_path[6]_lut_out = P32_sload_path[6] $ !P32L31;
P32_sload_path[6] = DFFE(P32_sload_path[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !P32L81);

--P32L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_14_Z2
--operation mode is arithmetic

P32L51 = CARRY(P32_sload_path[6] & !P32L31);


--P32_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_14_Z2
--operation mode is arithmetic

P32_sload_path[5]_lut_out = P32_sload_path[5] $ P32L11;
P32_sload_path[5] = DFFE(P32_sload_path[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !P32L81);

--P32L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_14_Z2
--operation mode is arithmetic

P32L31 = CARRY(!P32L11 # !P32_sload_path[5]);


--P32_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_Z2
--operation mode is arithmetic

P32_sload_path[4]_lut_out = P32_sload_path[4] $ !P32L9;
P32_sload_path[4] = DFFE(P32_sload_path[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !P32L81);

--P32L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_Z2
--operation mode is arithmetic

P32L11 = CARRY(P32_sload_path[4] & !P32L9);


--P32_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_Z2
--operation mode is arithmetic

P32_sload_path[3]_lut_out = P32_sload_path[3] $ P32L7;
P32_sload_path[3] = DFFE(P32_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !P32L81);

--P32L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_Z2
--operation mode is arithmetic

P32L9 = CARRY(!P32L7 # !P32_sload_path[3]);


--P32_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_Z2
--operation mode is arithmetic

P32_sload_path[2]_lut_out = P32_sload_path[2] $ !P32L5;
P32_sload_path[2] = DFFE(P32_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !P32L81);

--P32L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_Z2
--operation mode is arithmetic

P32L7 = CARRY(P32_sload_path[2] & !P32L5);


--P32_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_Z2
--operation mode is arithmetic

P32_sload_path[1]_lut_out = P32_sload_path[1] $ P32L3;
P32_sload_path[1] = DFFE(P32_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !P32L81);

--P32L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_Z2
--operation mode is arithmetic

P32L5 = CARRY(!P32L3 # !P32_sload_path[1]);


--P32_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_Z2
--operation mode is qfbk_counter

P32_sload_path[0]_lut_out = !P32_sload_path[0];
P32_sload_path[0] = DFFE(P32_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !P32L81);

--P32L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_Z2
--operation mode is qfbk_counter

P32L3 = CARRY(P32_sload_path[0]);


--P42_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_6_L4
--operation mode is normal

P42_sload_path[14]_lut_out = P42L92 $ !P42_sload_path[14];
P42_sload_path[14]_reg_input = !UB32_aeb_out & P42_sload_path[14]_lut_out;
P42_sload_path[14] = DFFE(P42_sload_path[14]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );


--P42_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_6_L4
--operation mode is counter

P42_sload_path[13]_lut_out = P42_sload_path[13] $ P42L72;
P42_sload_path[13]_reg_input = !UB32_aeb_out & P42_sload_path[13]_lut_out;
P42_sload_path[13] = DFFE(P42_sload_path[13]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_6_L4
--operation mode is counter

P42L92 = CARRY(!P42L72 # !P42_sload_path[13]);


--P42_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_6_L4
--operation mode is counter

P42_sload_path[12]_lut_out = P42_sload_path[12] $ !P42L52;
P42_sload_path[12]_reg_input = !UB32_aeb_out & P42_sload_path[12]_lut_out;
P42_sload_path[12] = DFFE(P42_sload_path[12]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_6_L4
--operation mode is counter

P42L72 = CARRY(P42_sload_path[12] & !P42L52);


--P42_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_6_L4
--operation mode is counter

P42_sload_path[11]_lut_out = P42_sload_path[11] $ P42L32;
P42_sload_path[11]_reg_input = !UB32_aeb_out & P42_sload_path[11]_lut_out;
P42_sload_path[11] = DFFE(P42_sload_path[11]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_6_L4
--operation mode is counter

P42L52 = CARRY(!P42L32 # !P42_sload_path[11]);


--P42_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_6_L4
--operation mode is counter

P42_sload_path[10]_lut_out = P42_sload_path[10] $ !P42L12;
P42_sload_path[10]_reg_input = !UB32_aeb_out & P42_sload_path[10]_lut_out;
P42_sload_path[10] = DFFE(P42_sload_path[10]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_6_L4
--operation mode is counter

P42L32 = CARRY(P42_sload_path[10] & !P42L12);


--P42_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_4_L4
--operation mode is counter

P42_sload_path[9]_lut_out = P42_sload_path[9] $ P42L91;
P42_sload_path[9]_reg_input = !UB32_aeb_out & P42_sload_path[9]_lut_out;
P42_sload_path[9] = DFFE(P42_sload_path[9]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_4_L4
--operation mode is counter

P42L12 = CARRY(!P42L91 # !P42_sload_path[9]);


--P42_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_4_L4
--operation mode is counter

P42_sload_path[8]_lut_out = P42_sload_path[8] $ !P42L71;
P42_sload_path[8]_reg_input = !UB32_aeb_out & P42_sload_path[8]_lut_out;
P42_sload_path[8] = DFFE(P42_sload_path[8]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_4_L4
--operation mode is counter

P42L91 = CARRY(P42_sload_path[8] & !P42L71);


--P42_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_4_L4
--operation mode is counter

P42_sload_path[7]_lut_out = P42_sload_path[7] $ P42L51;
P42_sload_path[7]_reg_input = !UB32_aeb_out & P42_sload_path[7]_lut_out;
P42_sload_path[7] = DFFE(P42_sload_path[7]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_4_L4
--operation mode is counter

P42L71 = CARRY(!P42L51 # !P42_sload_path[7]);


--P42_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_4_L4
--operation mode is counter

P42_sload_path[6]_lut_out = P42_sload_path[6] $ !P42L31;
P42_sload_path[6]_reg_input = !UB32_aeb_out & P42_sload_path[6]_lut_out;
P42_sload_path[6] = DFFE(P42_sload_path[6]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_L4
--operation mode is counter

P42L51 = CARRY(P42_sload_path[6] & !P42L31);


--P42_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_4_L4
--operation mode is counter

P42_sload_path[5]_lut_out = P42_sload_path[5] $ P42L11;
P42_sload_path[5]_reg_input = !UB32_aeb_out & P42_sload_path[5]_lut_out;
P42_sload_path[5] = DFFE(P42_sload_path[5]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_L4
--operation mode is counter

P42L31 = CARRY(!P42L11 # !P42_sload_path[5]);


--P42_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_4_L4
--operation mode is counter

P42_sload_path[4]_lut_out = P42_sload_path[4] $ !P42L9;
P42_sload_path[4]_reg_input = !UB32_aeb_out & P42_sload_path[4]_lut_out;
P42_sload_path[4] = DFFE(P42_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_L4
--operation mode is counter

P42L11 = CARRY(P42_sload_path[4] & !P42L9);


--P42_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_4_L4
--operation mode is counter

P42_sload_path[3]_lut_out = P42_sload_path[3] $ P42L7;
P42_sload_path[3]_reg_input = !UB32_aeb_out & P42_sload_path[3]_lut_out;
P42_sload_path[3] = DFFE(P42_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_L4
--operation mode is counter

P42L9 = CARRY(!P42L7 # !P42_sload_path[3]);


--P42_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_4_L4
--operation mode is counter

P42_sload_path[2]_lut_out = P42_sload_path[2] $ !P42L5;
P42_sload_path[2]_reg_input = !UB32_aeb_out & P42_sload_path[2]_lut_out;
P42_sload_path[2] = DFFE(P42_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_L4
--operation mode is counter

P42L7 = CARRY(P42_sload_path[2] & !P42L5);


--P42_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_4_L4
--operation mode is counter

P42_sload_path[1]_lut_out = P42_sload_path[1] $ P42L3;
P42_sload_path[1]_reg_input = !UB32_aeb_out & P42_sload_path[1]_lut_out;
P42_sload_path[1] = DFFE(P42_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_L4
--operation mode is counter

P42L5 = CARRY(!P42L3 # !P42_sload_path[1]);


--P42_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_L4
--operation mode is qfbk_counter

P42_sload_path[0]_lut_out = !P42_sload_path[0];
P42_sload_path[0]_reg_input = !UB32_aeb_out & P42_sload_path[0]_lut_out;
P42_sload_path[0] = DFFE(P42_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), !R1L25, , );

--P42L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_L4
--operation mode is qfbk_counter

P42L3 = CARRY(P42_sload_path[0]);


--P91_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_14_A3
--operation mode is normal

P91_q[15]_lut_out = P91_q[15] $ P91L13;
P91_q[15] = DFFE(P91_q[15]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);


--P91_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_14_A3
--operation mode is arithmetic

P91_q[14]_lut_out = P91_q[14] $ !P91L92;
P91_q[14] = DFFE(P91_q[14]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_14_A3
--operation mode is arithmetic

P91L13 = CARRY(P91_q[14] & !P91L92);


--P91_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_14_A3
--operation mode is arithmetic

P91_q[13]_lut_out = P91_q[13] $ P91L72;
P91_q[13] = DFFE(P91_q[13]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_14_A3
--operation mode is arithmetic

P91L92 = CARRY(!P91L72 # !P91_q[13]);


--P91_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_14_A3
--operation mode is arithmetic

P91_q[12]_lut_out = P91_q[12] $ !P91L52;
P91_q[12] = DFFE(P91_q[12]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_14_A3
--operation mode is arithmetic

P91L72 = CARRY(P91_q[12] & !P91L52);


--P91_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_14_A3
--operation mode is arithmetic

P91_q[11]_lut_out = P91_q[11] $ P91L32;
P91_q[11] = DFFE(P91_q[11]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_14_A3
--operation mode is arithmetic

P91L52 = CARRY(!P91L32 # !P91_q[11]);


--P91_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_14_A3
--operation mode is arithmetic

P91_q[10]_lut_out = P91_q[10] $ !P91L12;
P91_q[10] = DFFE(P91_q[10]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_14_A3
--operation mode is arithmetic

P91L32 = CARRY(P91_q[10] & !P91L12);


--P91_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_12_A3
--operation mode is arithmetic

P91_q[9]_lut_out = P91_q[9] $ P91L91;
P91_q[9] = DFFE(P91_q[9]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_12_A3
--operation mode is arithmetic

P91L12 = CARRY(!P91L91 # !P91_q[9]);


--P91_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_12_A3
--operation mode is arithmetic

P91_q[8]_lut_out = P91_q[8] $ !P91L71;
P91_q[8] = DFFE(P91_q[8]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_12_A3
--operation mode is arithmetic

P91L91 = CARRY(P91_q[8] & !P91L71);


--P91_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_12_A3
--operation mode is arithmetic

P91_q[7]_lut_out = P91_q[7] $ P91L51;
P91_q[7] = DFFE(P91_q[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_12_A3
--operation mode is arithmetic

P91L71 = CARRY(!P91L51 # !P91_q[7]);


--P91_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_12_A3
--operation mode is arithmetic

P91_q[6]_lut_out = P91_q[6] $ !P91L31;
P91_q[6] = DFFE(P91_q[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_12_A3
--operation mode is arithmetic

P91L51 = CARRY(P91_q[6] & !P91L31);


--P91_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_12_A3
--operation mode is arithmetic

P91_q[5]_lut_out = P91_q[5] $ P91L11;
P91_q[5] = DFFE(P91_q[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_12_A3
--operation mode is arithmetic

P91L31 = CARRY(!P91L11 # !P91_q[5]);


--P91_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_12_A3
--operation mode is arithmetic

P91_q[4]_lut_out = P91_q[4] $ !P91L9;
P91_q[4] = DFFE(P91_q[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_A3
--operation mode is arithmetic

P91L11 = CARRY(P91_q[4] & !P91L9);


--P91_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_12_A3
--operation mode is arithmetic

P91_q[3]_lut_out = P91_q[3] $ P91L7;
P91_q[3] = DFFE(P91_q[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_A3
--operation mode is arithmetic

P91L9 = CARRY(!P91L7 # !P91_q[3]);


--P91_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_12_A3
--operation mode is arithmetic

P91_q[2]_lut_out = P91_q[2] $ !P91L5;
P91_q[2] = DFFE(P91_q[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_A3
--operation mode is arithmetic

P91L7 = CARRY(P91_q[2] & !P91L5);


--P91_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_12_A3
--operation mode is arithmetic

P91_q[1]_lut_out = P91_q[1] $ P91L3;
P91_q[1] = DFFE(P91_q[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_A3
--operation mode is arithmetic

P91L5 = CARRY(!P91L3 # !P91_q[1]);


--P91_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_12_A3
--operation mode is qfbk_counter

P91_q[0]_lut_out = !P91_q[0];
P91_q[0] = DFFE(P91_q[0]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , FD1L65Q);

--P91L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_A3
--operation mode is qfbk_counter

P91L3 = CARRY(P91_q[0]);


--P22_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_I4
--operation mode is qfbk_counter

P22_sload_path[0]_lut_out = !P22_sload_path[0];
P22_sload_path[0] = DFFE(P22_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_10_I4
--operation mode is qfbk_counter

P22_the_carries[1] = CARRY(T1_inst46 $ !P22_sload_path[0]);


--P22_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_10_I4
--operation mode is arithmetic

P22_pre_out[1]_lut_out = P22_pre_out[1] $ P22_the_carries[1];
P22_pre_out[1] = DFFE(P22_pre_out[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_10_I4
--operation mode is arithmetic

P22_the_carries[2] = CARRY(P22_pre_out[1] $ T1_inst46 # !P22_the_carries[1]);


--P22_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_10_I4
--operation mode is arithmetic

P22_pre_out[2]_lut_out = P22_pre_out[2] $ !P22_the_carries[2];
P22_pre_out[2] = DFFE(P22_pre_out[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_10_I4
--operation mode is arithmetic

P22_the_carries[3] = CARRY(!P22_the_carries[2] & (P22_pre_out[2] $ !T1_inst46));


--P22_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_10_I4
--operation mode is arithmetic

P22_pre_out[3]_lut_out = P22_pre_out[3] $ P22_the_carries[3];
P22_pre_out[3] = DFFE(P22_pre_out[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_10_I4
--operation mode is arithmetic

P22_the_carries[4] = CARRY(P22_pre_out[3] $ T1_inst46 # !P22_the_carries[3]);


--P22_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_10_I4
--operation mode is arithmetic

P22_pre_out[4]_lut_out = P22_pre_out[4] $ !P22_the_carries[4];
P22_pre_out[4] = DFFE(P22_pre_out[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_10_I4
--operation mode is arithmetic

P22_the_carries[5] = CARRY(!P22_the_carries[4] & (P22_pre_out[4] $ !T1_inst46));


--P22_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_10_I4
--operation mode is arithmetic

P22_pre_out[5]_lut_out = P22_pre_out[5] $ P22_the_carries[5];
P22_pre_out[5] = DFFE(P22_pre_out[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_10_I4
--operation mode is arithmetic

P22_the_carries[6] = CARRY(P22_pre_out[5] $ T1_inst46 # !P22_the_carries[5]);


--P22_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_10_I4
--operation mode is arithmetic

P22_pre_out[6]_lut_out = P22_pre_out[6] $ !P22_the_carries[6];
P22_pre_out[6] = DFFE(P22_pre_out[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_10_I4
--operation mode is arithmetic

P22_the_carries[7] = CARRY(!P22_the_carries[6] & (P22_pre_out[6] $ !T1_inst46));


--P22_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_10_I4
--operation mode is arithmetic

P22_pre_out[7]_lut_out = P22_pre_out[7] $ P22_the_carries[7];
P22_pre_out[7] = DFFE(P22_pre_out[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_10_I4
--operation mode is arithmetic

P22_the_carries[8] = CARRY(P22_pre_out[7] $ T1_inst46 # !P22_the_carries[7]);


--P22_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_10_I4
--operation mode is arithmetic

P22_pre_out[8]_lut_out = P22_pre_out[8] $ !P22_the_carries[8];
P22_pre_out[8] = DFFE(P22_pre_out[8]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_10_I4
--operation mode is arithmetic

P22_the_carries[9] = CARRY(!P22_the_carries[8] & (P22_pre_out[8] $ !T1_inst46));


--P22_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_10_I4
--operation mode is arithmetic

P22_pre_out[9]_lut_out = P22_pre_out[9] $ P22_the_carries[9];
P22_pre_out[9] = DFFE(P22_pre_out[9]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_10_I4
--operation mode is arithmetic

P22_the_carries[10] = CARRY(P22_pre_out[9] $ T1_inst46 # !P22_the_carries[9]);


--P22_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_12_I4
--operation mode is arithmetic

P22_pre_out[10]_lut_out = P22_pre_out[10] $ !P22_the_carries[10];
P22_pre_out[10] = DFFE(P22_pre_out[10]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_12_I4
--operation mode is arithmetic

P22_the_carries[11] = CARRY(!P22_the_carries[10] & (T1_inst46 $ !P22_pre_out[10]));


--P22_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_12_I4
--operation mode is arithmetic

P22_pre_out[11]_lut_out = P22_pre_out[11] $ P22_the_carries[11];
P22_pre_out[11] = DFFE(P22_pre_out[11]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_12_I4
--operation mode is arithmetic

P22_the_carries[12] = CARRY(T1_inst46 $ P22_pre_out[11] # !P22_the_carries[11]);


--P22_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_12_I4
--operation mode is arithmetic

P22_pre_out[12]_lut_out = P22_pre_out[12] $ !P22_the_carries[12];
P22_pre_out[12] = DFFE(P22_pre_out[12]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_12_I4
--operation mode is arithmetic

P22_the_carries[13] = CARRY(!P22_the_carries[12] & (T1_inst46 $ !P22_pre_out[12]));


--P22_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_12_I4
--operation mode is arithmetic

P22_pre_out[13]_lut_out = P22_pre_out[13] $ P22_the_carries[13];
P22_pre_out[13] = DFFE(P22_pre_out[13]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_12_I4
--operation mode is arithmetic

P22_the_carries[14] = CARRY(T1_inst46 $ P22_pre_out[13] # !P22_the_carries[13]);


--P22_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_12_I4
--operation mode is arithmetic

P22_pre_out[14]_lut_out = P22_pre_out[14] $ !P22_the_carries[14];
P22_pre_out[14] = DFFE(P22_pre_out[14]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);

--P22_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_12_I4
--operation mode is arithmetic

P22_the_carries[15] = CARRY(!P22_the_carries[14] & (T1_inst46 $ !P22_pre_out[14]));


--P22_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_12_I4
--operation mode is normal

P22_pre_out[15]_lut_out = P22_the_carries[15] $ P22_pre_out[15];
P22_pre_out[15] = DFFE(P22_pre_out[15]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst48);


--P02_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC8_15_B4
--operation mode is arithmetic

P02_sload_path[2]_lut_out = P02_sload_path[2] $ !P02L5;
P02_sload_path[2] = DFFE(P02_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), !FD1_STF, , FD1L601Q);

--P02_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_15_B4
--operation mode is arithmetic

P02_cout = CARRY(P02_sload_path[2] & !P02L5);


--P02_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC7_15_B4
--operation mode is arithmetic

P02_sload_path[1]_lut_out = P02_sload_path[1] $ P02L3;
P02_sload_path[1] = DFFE(P02_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), !FD1_STF, , FD1L601Q);

--P02L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC7_15_B4
--operation mode is arithmetic

P02L5 = CARRY(!P02L3 # !P02_sload_path[1]);


--P02_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC6_15_B4
--operation mode is arithmetic

P02_sload_path[0]_lut_out = !P02_sload_path[0];
P02_sload_path[0] = DFFE(P02_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !FD1_STF, , FD1L601Q);

--P02L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC6_15_B4
--operation mode is arithmetic

P02L3 = CARRY(P02_sload_path[0]);


--P12_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC4_15_B4
--operation mode is arithmetic

P12_sload_path[2]_lut_out = P12_sload_path[2] $ P12L6;
P12_sload_path[2] = DFFE(P12_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), !FD1_STF, , FD1L601Q);

--P12_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC4_15_B4
--operation mode is arithmetic

P12_cout = CARRY(!P12L6 # !P12_sload_path[2]);


--P12_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC3_15_B4
--operation mode is arithmetic

P12_sload_path[1]_lut_out = P12_sload_path[1] $ !P12L4;
P12_sload_path[1] = DFFE(P12_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), !FD1_STF, , FD1L601Q);

--P12L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC3_15_B4
--operation mode is arithmetic

P12L6 = CARRY(P12_sload_path[1] & !P12L4);


--P12_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC2_15_B4
--operation mode is arithmetic

P12_sload_path[0]_lut_out = P12_sload_path[0] $ P12L3;
P12_sload_path[0] = DFFE(P12_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !FD1_STF, , FD1L601Q);

--P12L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC2_15_B4
--operation mode is arithmetic

P12L4 = CARRY(!P12L3 # !P12_sload_path[0]);


--P81_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_2_B3
--operation mode is qfbk_counter

P81_q[0]_lut_out = !P81_q[0];
P81_q[0]_sload_eqn = (FD1_STF & UE1_portadataout[2]) # (!FD1_STF & P81_q[0]_lut_out);
P81_q[0] = DFFE(P81_q[0]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_2_B3
--operation mode is qfbk_counter

P81_the_carries[1] = CARRY(FD1_PL_INC $ !P81_q[0]);


--P81_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_2_B3
--operation mode is counter

P81_pre_out[1]_lut_out = P81_pre_out[1] $ P81_the_carries[1];
P81_pre_out[1]_sload_eqn = (FD1_STF & UE1_portadataout[3]) # (!FD1_STF & P81_pre_out[1]_lut_out);
P81_pre_out[1] = DFFE(P81_pre_out[1]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_2_B3
--operation mode is counter

P81_the_carries[2] = CARRY(P81_pre_out[1] $ FD1_PL_INC # !P81_the_carries[1]);


--P81_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_2_B3
--operation mode is counter

P81_pre_out[2]_lut_out = P81_pre_out[2] $ !P81_the_carries[2];
P81_pre_out[2]_sload_eqn = (FD1_STF & UE1_portadataout[4]) # (!FD1_STF & P81_pre_out[2]_lut_out);
P81_pre_out[2] = DFFE(P81_pre_out[2]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_2_B3
--operation mode is counter

P81_the_carries[3] = CARRY(!P81_the_carries[2] & (P81_pre_out[2] $ !FD1_PL_INC));


--P81_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_2_B3
--operation mode is counter

P81_pre_out[3]_lut_out = P81_pre_out[3] $ P81_the_carries[3];
P81_pre_out[3]_sload_eqn = (FD1_STF & UE1_portadataout[5]) # (!FD1_STF & P81_pre_out[3]_lut_out);
P81_pre_out[3] = DFFE(P81_pre_out[3]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_2_B3
--operation mode is counter

P81_the_carries[4] = CARRY(P81_pre_out[3] $ FD1_PL_INC # !P81_the_carries[3]);


--P81_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_2_B3
--operation mode is counter

P81_pre_out[4]_lut_out = P81_pre_out[4] $ !P81_the_carries[4];
P81_pre_out[4]_sload_eqn = (FD1_STF & UE1_portadataout[6]) # (!FD1_STF & P81_pre_out[4]_lut_out);
P81_pre_out[4] = DFFE(P81_pre_out[4]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_2_B3
--operation mode is counter

P81_the_carries[5] = CARRY(!P81_the_carries[4] & (P81_pre_out[4] $ !FD1_PL_INC));


--P81_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_2_B3
--operation mode is counter

P81_pre_out[5]_lut_out = P81_pre_out[5] $ P81_the_carries[5];
P81_pre_out[5]_sload_eqn = (FD1_STF & UE1_portadataout[7]) # (!FD1_STF & P81_pre_out[5]_lut_out);
P81_pre_out[5] = DFFE(P81_pre_out[5]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_2_B3
--operation mode is counter

P81_the_carries[6] = CARRY(P81_pre_out[5] $ FD1_PL_INC # !P81_the_carries[5]);


--P81_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_2_B3
--operation mode is counter

P81_pre_out[6]_lut_out = P81_pre_out[6] $ !P81_the_carries[6];
P81_pre_out[6]_sload_eqn = (FD1_STF & UE1_portadataout[8]) # (!FD1_STF & P81_pre_out[6]_lut_out);
P81_pre_out[6] = DFFE(P81_pre_out[6]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_2_B3
--operation mode is counter

P81_the_carries[7] = CARRY(!P81_the_carries[6] & (P81_pre_out[6] $ !FD1_PL_INC));


--P81_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_2_B3
--operation mode is counter

P81_pre_out[7]_lut_out = P81_pre_out[7] $ P81_the_carries[7];
P81_pre_out[7]_sload_eqn = (FD1_STF & UE1_portadataout[9]) # (!FD1_STF & P81_pre_out[7]_lut_out);
P81_pre_out[7] = DFFE(P81_pre_out[7]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_2_B3
--operation mode is counter

P81_the_carries[8] = CARRY(P81_pre_out[7] $ FD1_PL_INC # !P81_the_carries[7]);


--P81_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_2_B3
--operation mode is counter

P81_pre_out[8]_lut_out = P81_pre_out[8] $ !P81_the_carries[8];
P81_pre_out[8]_sload_eqn = (FD1_STF & UE1_portadataout[10]) # (!FD1_STF & P81_pre_out[8]_lut_out);
P81_pre_out[8] = DFFE(P81_pre_out[8]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_2_B3
--operation mode is counter

P81_the_carries[9] = CARRY(!P81_the_carries[8] & (P81_pre_out[8] $ !FD1_PL_INC));


--P81_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_2_B3
--operation mode is counter

P81_pre_out[9]_lut_out = P81_pre_out[9] $ P81_the_carries[9];
P81_pre_out[9]_sload_eqn = (FD1_STF & UE1_portadataout[11]) # (!FD1_STF & P81_pre_out[9]_lut_out);
P81_pre_out[9] = DFFE(P81_pre_out[9]_sload_eqn, GLOBAL(KE1_outclock0), , , FD1L001Q);

--P81_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_2_B3
--operation mode is counter

P81_the_carries[10] = CARRY(P81_pre_out[9] $ FD1_PL_INC # !P81_the_carries[9]);


--P51_lsb is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lsb at LC1_4_K4
--operation mode is qfbk_counter

P51_lsb_lut_out = !P51_lsb;
P51_lsb = DFFE(P51_lsb_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , BD1_daclev_adj);

--P51_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_4_K4
--operation mode is qfbk_counter

P51_the_carries[1] = CARRY(BD1L61 $ P51_lsb);


--P51_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_4_K4
--operation mode is arithmetic

P51_pre_out[1]_lut_out = P51_pre_out[1] $ P51_the_carries[1];
P51_pre_out[1] = DFFE(P51_pre_out[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , BD1_daclev_adj);

--P51_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_4_K4
--operation mode is arithmetic

P51_the_carries[2] = CARRY(P51_pre_out[1] $ !BD1L61 # !P51_the_carries[1]);


--P51_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_4_K4
--operation mode is arithmetic

P51_pre_out[2]_lut_out = P51_pre_out[2] $ !P51_the_carries[2];
P51_pre_out[2] = DFFE(P51_pre_out[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , BD1_daclev_adj);

--P51_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_4_K4
--operation mode is arithmetic

P51_the_carries[3] = CARRY(!P51_the_carries[2] & (P51_pre_out[2] $ BD1L61));


--P51_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_4_K4
--operation mode is arithmetic

P51_pre_out[3]_lut_out = P51_pre_out[3] $ P51_the_carries[3];
P51_pre_out[3] = DFFE(P51_pre_out[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , BD1_daclev_adj);

--P51_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_4_K4
--operation mode is arithmetic

P51_the_carries[4] = CARRY(P51_pre_out[3] $ !BD1L61 # !P51_the_carries[3]);


--P51_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_4_K4
--operation mode is arithmetic

P51_pre_out[4]_lut_out = P51_pre_out[4] $ !P51_the_carries[4];
P51_pre_out[4] = DFFE(P51_pre_out[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , BD1_daclev_adj);

--P51_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_4_K4
--operation mode is arithmetic

P51_the_carries[5] = CARRY(!P51_the_carries[4] & (P51_pre_out[4] $ BD1L61));


--P51_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_4_K4
--operation mode is arithmetic

P51_pre_out[5]_lut_out = P51_pre_out[5] $ P51_the_carries[5];
P51_pre_out[5] = DFFE(P51_pre_out[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , BD1_daclev_adj);

--P51_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_4_K4
--operation mode is arithmetic

P51_the_carries[6] = CARRY(P51_pre_out[5] $ !BD1L61 # !P51_the_carries[5]);


--P51_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_4_K4
--operation mode is arithmetic

P51_pre_out[6]_lut_out = P51_pre_out[6] $ !P51_the_carries[6];
P51_pre_out[6] = DFFE(P51_pre_out[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , BD1_daclev_adj);

--P51_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_4_K4
--operation mode is arithmetic

P51_the_carries[7] = CARRY(!P51_the_carries[6] & (P51_pre_out[6] $ BD1L61));


--P51_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_4_K4
--operation mode is normal

P51_pre_out[7]_lut_out = P51_the_carries[7] $ P51_pre_out[7];
P51_pre_out[7] = DFFE(P51_pre_out[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , BD1_daclev_adj);


--P61_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_L4
--operation mode is counter

P61_sload_path[4]_lut_out = P61_sload_path[4] $ !P61L9;
P61_sload_path[4]_reg_input = !P61_pre_sclr & P61_sload_path[4]_lut_out;
P61_sload_path[4] = DFFE(P61_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), , , !LD1L4Q);

--P61L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_L4
--operation mode is counter

P61L11 = CARRY(P61_sload_path[4] & !P61L9);


--P61_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_L4
--operation mode is counter

P61_sload_path[3]_lut_out = P61_sload_path[3] $ P61L7;
P61_sload_path[3]_reg_input = !P61_pre_sclr & P61_sload_path[3]_lut_out;
P61_sload_path[3] = DFFE(P61_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), , , !LD1L4Q);

--P61L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_L4
--operation mode is counter

P61L9 = CARRY(!P61L7 # !P61_sload_path[3]);


--P61_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_L4
--operation mode is counter

P61_sload_path[2]_lut_out = P61_sload_path[2] $ !P61L5;
P61_sload_path[2]_reg_input = !P61_pre_sclr & P61_sload_path[2]_lut_out;
P61_sload_path[2] = DFFE(P61_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), , , !LD1L4Q);

--P61L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_L4
--operation mode is counter

P61L7 = CARRY(P61_sload_path[2] & !P61L5);


--P61_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_L4
--operation mode is counter

P61_sload_path[1]_lut_out = P61_sload_path[1] $ P61L3;
P61_sload_path[1]_reg_input = !P61_pre_sclr & P61_sload_path[1]_lut_out;
P61_sload_path[1] = DFFE(P61_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), , , !LD1L4Q);

--P61L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_L4
--operation mode is counter

P61L5 = CARRY(!P61L3 # !P61_sload_path[1]);


--P61_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_L4
--operation mode is qfbk_counter

P61_sload_path[0]_lut_out = !P61_sload_path[0];
P61_sload_path[0]_reg_input = !P61_pre_sclr & P61_sload_path[0]_lut_out;
P61_sload_path[0] = DFFE(P61_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), , , !LD1L4Q);

--P61L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_L4
--operation mode is qfbk_counter

P61L3 = CARRY(P61_sload_path[0]);


--P61L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_10_L4
--operation mode is arithmetic

P61L22 = UB51_aeb_out # P61L11;

--P61_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_10_L4
--operation mode is arithmetic

P61_cout = CARRY(!UB51_aeb_out & !P61L11);


--P71_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_L4
--operation mode is counter

P71_sload_path[3]_lut_out = P71_sload_path[3] $ P71L7;
P71_sload_path[3]_reg_input = !UB61_aeb_out & P71_sload_path[3]_lut_out;
P71_sload_path[3] = DFFE(P71_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), LD1L7Q, , P61L31);

--P71L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_L4
--operation mode is counter

P71L9 = CARRY(!P71L7 # !P71_sload_path[3]);


--P71_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_L4
--operation mode is counter

P71_sload_path[2]_lut_out = P71_sload_path[2] $ !P71L5;
P71_sload_path[2]_reg_input = !UB61_aeb_out & P71_sload_path[2]_lut_out;
P71_sload_path[2] = DFFE(P71_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), LD1L7Q, , P61L31);

--P71L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_L4
--operation mode is counter

P71L7 = CARRY(P71_sload_path[2] & !P71L5);


--P71_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_L4
--operation mode is counter

P71_sload_path[1]_lut_out = P71_sload_path[1] $ P71L3;
P71_sload_path[1]_reg_input = !UB61_aeb_out & P71_sload_path[1]_lut_out;
P71_sload_path[1] = DFFE(P71_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), LD1L7Q, , P61L31);

--P71L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_L4
--operation mode is counter

P71L5 = CARRY(!P71L3 # !P71_sload_path[1]);


--P71_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_L4
--operation mode is qfbk_counter

P71_sload_path[0]_lut_out = !P71_sload_path[0];
P71_sload_path[0]_reg_input = !UB61_aeb_out & P71_sload_path[0]_lut_out;
P71_sload_path[0] = DFFE(P71_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), LD1L7Q, , P61L31);

--P71L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_L4
--operation mode is qfbk_counter

P71L3 = CARRY(P71_sload_path[0]);


--P71L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC5_9_L4
--operation mode is arithmetic

P71L81 = UB61_aeb_out # !P71L9;

--P71_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_9_L4
--operation mode is arithmetic

P71_cout = CARRY(UB61_aeb_out # !P71L9);


--P7_sload_path[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15] at LC6_7_B1
--operation mode is arithmetic

P7_sload_path[15]_lut_out = P7_sload_path[15] $ P7L13;
P7_sload_path[15] = DFFE(P7_sload_path[15]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_7_B1
--operation mode is arithmetic

P7_cout = CARRY(!P7L13 # !P7_sload_path[15]);


--P7_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_7_B1
--operation mode is arithmetic

P7_sload_path[14]_lut_out = P7_sload_path[14] $ !P7L92;
P7_sload_path[14] = DFFE(P7_sload_path[14]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_7_B1
--operation mode is arithmetic

P7L13 = CARRY(P7_sload_path[14] & !P7L92);


--P7_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_7_B1
--operation mode is arithmetic

P7_sload_path[13]_lut_out = P7_sload_path[13] $ P7L72;
P7_sload_path[13] = DFFE(P7_sload_path[13]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_7_B1
--operation mode is arithmetic

P7L92 = CARRY(!P7L72 # !P7_sload_path[13]);


--P7_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_7_B1
--operation mode is arithmetic

P7_sload_path[12]_lut_out = P7_sload_path[12] $ !P7L52;
P7_sload_path[12] = DFFE(P7_sload_path[12]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_7_B1
--operation mode is arithmetic

P7L72 = CARRY(P7_sload_path[12] & !P7L52);


--P7_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_7_B1
--operation mode is arithmetic

P7_sload_path[11]_lut_out = P7_sload_path[11] $ P7L32;
P7_sload_path[11] = DFFE(P7_sload_path[11]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_7_B1
--operation mode is arithmetic

P7L52 = CARRY(!P7L32 # !P7_sload_path[11]);


--P7_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_7_B1
--operation mode is arithmetic

P7_sload_path[10]_lut_out = P7_sload_path[10] $ !P7L12;
P7_sload_path[10] = DFFE(P7_sload_path[10]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_B1
--operation mode is arithmetic

P7L32 = CARRY(P7_sload_path[10] & !P7L12);


--P7_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_5_B1
--operation mode is arithmetic

P7_sload_path[9]_lut_out = P7_sload_path[9] $ P7L91;
P7_sload_path[9] = DFFE(P7_sload_path[9]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_B1
--operation mode is arithmetic

P7L12 = CARRY(!P7L91 # !P7_sload_path[9]);


--P7_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_5_B1
--operation mode is arithmetic

P7_sload_path[8]_lut_out = P7_sload_path[8] $ !P7L71;
P7_sload_path[8] = DFFE(P7_sload_path[8]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_B1
--operation mode is arithmetic

P7L91 = CARRY(P7_sload_path[8] & !P7L71);


--P7_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_5_B1
--operation mode is arithmetic

P7_sload_path[7]_lut_out = P7_sload_path[7] $ P7L51;
P7_sload_path[7] = DFFE(P7_sload_path[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_B1
--operation mode is arithmetic

P7L71 = CARRY(!P7L51 # !P7_sload_path[7]);


--P7_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_5_B1
--operation mode is arithmetic

P7_sload_path[6]_lut_out = P7_sload_path[6] $ !P7L31;
P7_sload_path[6] = DFFE(P7_sload_path[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_B1
--operation mode is arithmetic

P7L51 = CARRY(P7_sload_path[6] & !P7L31);


--P7_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_5_B1
--operation mode is arithmetic

P7_sload_path[5]_lut_out = P7_sload_path[5] $ P7L11;
P7_sload_path[5] = DFFE(P7_sload_path[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_B1
--operation mode is arithmetic

P7L31 = CARRY(!P7L11 # !P7_sload_path[5]);


--P7_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_B1
--operation mode is arithmetic

P7_sload_path[4]_lut_out = P7_sload_path[4] $ !P7L9;
P7_sload_path[4] = DFFE(P7_sload_path[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_B1
--operation mode is arithmetic

P7L11 = CARRY(P7_sload_path[4] & !P7L9);


--P7_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_B1
--operation mode is arithmetic

P7_sload_path[3]_lut_out = P7_sload_path[3] $ P7L7;
P7_sload_path[3] = DFFE(P7_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_B1
--operation mode is arithmetic

P7L9 = CARRY(!P7L7 # !P7_sload_path[3]);


--P7_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_B1
--operation mode is arithmetic

P7_sload_path[2]_lut_out = P7_sload_path[2] $ !P7L5;
P7_sload_path[2] = DFFE(P7_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_B1
--operation mode is arithmetic

P7L7 = CARRY(P7_sload_path[2] & !P7L5);


--P7_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_B1
--operation mode is arithmetic

P7_sload_path[1]_lut_out = P7_sload_path[1] $ P7L3;
P7_sload_path[1] = DFFE(P7_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_B1
--operation mode is arithmetic

P7L5 = CARRY(!P7L3 # !P7_sload_path[1]);


--P7_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_B1
--operation mode is qfbk_counter

P7_sload_path[0]_lut_out = !P7_sload_path[0];
P7_sload_path[0] = DFFE(P7_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst39);

--P7L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_B1
--operation mode is qfbk_counter

P7L3 = CARRY(P7_sload_path[0]);


--P9_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_B1
--operation mode is qfbk_counter

P9_sload_path[0]_lut_out = !P9_sload_path[0];
P9_sload_path[0] = DFFE(P9_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_9_B1
--operation mode is qfbk_counter

P9_the_carries[1] = CARRY(S1L3 $ !P9_sload_path[0]);


--P9_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_9_B1
--operation mode is arithmetic

P9_pre_out[1]_lut_out = P9_pre_out[1] $ P9_the_carries[1];
P9_pre_out[1] = DFFE(P9_pre_out[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_9_B1
--operation mode is arithmetic

P9_the_carries[2] = CARRY(P9_pre_out[1] $ S1L3 # !P9_the_carries[1]);


--P9_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_9_B1
--operation mode is arithmetic

P9_pre_out[2]_lut_out = P9_pre_out[2] $ !P9_the_carries[2];
P9_pre_out[2] = DFFE(P9_pre_out[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_9_B1
--operation mode is arithmetic

P9_the_carries[3] = CARRY(!P9_the_carries[2] & (P9_pre_out[2] $ !S1L3));


--P9_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_9_B1
--operation mode is arithmetic

P9_pre_out[3]_lut_out = P9_pre_out[3] $ P9_the_carries[3];
P9_pre_out[3] = DFFE(P9_pre_out[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_9_B1
--operation mode is arithmetic

P9_the_carries[4] = CARRY(P9_pre_out[3] $ S1L3 # !P9_the_carries[3]);


--P9_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_9_B1
--operation mode is arithmetic

P9_pre_out[4]_lut_out = P9_pre_out[4] $ !P9_the_carries[4];
P9_pre_out[4] = DFFE(P9_pre_out[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_9_B1
--operation mode is arithmetic

P9_the_carries[5] = CARRY(!P9_the_carries[4] & (P9_pre_out[4] $ !S1L3));


--P9_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_9_B1
--operation mode is arithmetic

P9_pre_out[5]_lut_out = P9_pre_out[5] $ P9_the_carries[5];
P9_pre_out[5] = DFFE(P9_pre_out[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_9_B1
--operation mode is arithmetic

P9_the_carries[6] = CARRY(P9_pre_out[5] $ S1L3 # !P9_the_carries[5]);


--P9_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_9_B1
--operation mode is arithmetic

P9_pre_out[6]_lut_out = P9_pre_out[6] $ !P9_the_carries[6];
P9_pre_out[6] = DFFE(P9_pre_out[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_9_B1
--operation mode is arithmetic

P9_the_carries[7] = CARRY(!P9_the_carries[6] & (P9_pre_out[6] $ !S1L3));


--P9_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_9_B1
--operation mode is arithmetic

P9_pre_out[7]_lut_out = P9_pre_out[7] $ P9_the_carries[7];
P9_pre_out[7] = DFFE(P9_pre_out[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_9_B1
--operation mode is arithmetic

P9_the_carries[8] = CARRY(P9_pre_out[7] $ S1L3 # !P9_the_carries[7]);


--P9_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_9_B1
--operation mode is arithmetic

P9_pre_out[8]_lut_out = P9_pre_out[8] $ !P9_the_carries[8];
P9_pre_out[8] = DFFE(P9_pre_out[8]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_9_B1
--operation mode is arithmetic

P9_the_carries[9] = CARRY(!P9_the_carries[8] & (P9_pre_out[8] $ !S1L3));


--P9_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_9_B1
--operation mode is arithmetic

P9_pre_out[9]_lut_out = P9_pre_out[9] $ P9_the_carries[9];
P9_pre_out[9] = DFFE(P9_pre_out[9]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_9_B1
--operation mode is arithmetic

P9_the_carries[10] = CARRY(S1L3 $ P9_pre_out[9] # !P9_the_carries[9]);


--P9_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_11_B1
--operation mode is arithmetic

P9_pre_out[10]_lut_out = P9_pre_out[10] $ !P9_the_carries[10];
P9_pre_out[10] = DFFE(P9_pre_out[10]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_11_B1
--operation mode is arithmetic

P9_the_carries[11] = CARRY(!P9_the_carries[10] & (P9_pre_out[10] $ !S1L3));


--P9_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_11_B1
--operation mode is arithmetic

P9_pre_out[11]_lut_out = P9_pre_out[11] $ P9_the_carries[11];
P9_pre_out[11] = DFFE(P9_pre_out[11]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_11_B1
--operation mode is arithmetic

P9_the_carries[12] = CARRY(P9_pre_out[11] $ S1L3 # !P9_the_carries[11]);


--P9_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_11_B1
--operation mode is arithmetic

P9_pre_out[12]_lut_out = P9_pre_out[12] $ !P9_the_carries[12];
P9_pre_out[12] = DFFE(P9_pre_out[12]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_11_B1
--operation mode is arithmetic

P9_the_carries[13] = CARRY(!P9_the_carries[12] & (P9_pre_out[12] $ !S1L3));


--P9_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_11_B1
--operation mode is arithmetic

P9_pre_out[13]_lut_out = P9_pre_out[13] $ P9_the_carries[13];
P9_pre_out[13] = DFFE(P9_pre_out[13]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_11_B1
--operation mode is arithmetic

P9_the_carries[14] = CARRY(P9_pre_out[13] $ S1L3 # !P9_the_carries[13]);


--P9_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_11_B1
--operation mode is arithmetic

P9_pre_out[14]_lut_out = P9_pre_out[14] $ !P9_the_carries[14];
P9_pre_out[14] = DFFE(P9_pre_out[14]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);

--P9_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_11_B1
--operation mode is arithmetic

P9_the_carries[15] = CARRY(!P9_the_carries[14] & (S1L3 $ !P9_pre_out[14]));


--P9_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_11_B1
--operation mode is normal

P9_pre_out[15]_lut_out = P9_pre_out[15] $ P9_the_carries[15];
P9_pre_out[15] = DFFE(P9_pre_out[15]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst22);


--P01_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_8_A4
--operation mode is normal

P01_q[15]_lut_out = P01L13 $ P01_q[15];
P01_q[15]_sload_eqn = (CB1_CRC_ERR & S1_inst40[15]) # (!CB1_CRC_ERR & P01_q[15]_lut_out);
P01_q[15] = DFFE(P01_q[15]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);


--P01_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_8_A4
--operation mode is counter

P01_q[14]_lut_out = P01_q[14] $ !P01L92;
P01_q[14]_sload_eqn = (CB1_CRC_ERR & S1_inst40[14]) # (!CB1_CRC_ERR & P01_q[14]_lut_out);
P01_q[14] = DFFE(P01_q[14]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_8_A4
--operation mode is counter

P01L13 = CARRY(P01_q[14] & !P01L92);


--P01_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_8_A4
--operation mode is counter

P01_q[13]_lut_out = P01_q[13] $ P01L72;
P01_q[13]_sload_eqn = (CB1_CRC_ERR & S1_inst40[13]) # (!CB1_CRC_ERR & P01_q[13]_lut_out);
P01_q[13] = DFFE(P01_q[13]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_8_A4
--operation mode is counter

P01L92 = CARRY(!P01L72 # !P01_q[13]);


--P01_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_8_A4
--operation mode is counter

P01_q[12]_lut_out = P01_q[12] $ !P01L52;
P01_q[12]_sload_eqn = (CB1_CRC_ERR & S1_inst40[12]) # (!CB1_CRC_ERR & P01_q[12]_lut_out);
P01_q[12] = DFFE(P01_q[12]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_8_A4
--operation mode is counter

P01L72 = CARRY(P01_q[12] & !P01L52);


--P01_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_8_A4
--operation mode is counter

P01_q[11]_lut_out = P01_q[11] $ P01L32;
P01_q[11]_sload_eqn = (CB1_CRC_ERR & S1_inst40[11]) # (!CB1_CRC_ERR & P01_q[11]_lut_out);
P01_q[11] = DFFE(P01_q[11]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_8_A4
--operation mode is counter

P01L52 = CARRY(!P01L32 # !P01_q[11]);


--P01_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_8_A4
--operation mode is counter

P01_q[10]_lut_out = P01_q[10] $ !P01L12;
P01_q[10]_sload_eqn = (CB1_CRC_ERR & S1_inst40[10]) # (!CB1_CRC_ERR & P01_q[10]_lut_out);
P01_q[10] = DFFE(P01_q[10]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_8_A4
--operation mode is counter

P01L32 = CARRY(P01_q[10] & !P01L12);


--P01_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_6_A4
--operation mode is counter

P01_q[9]_lut_out = P01_q[9] $ P01L91;
P01_q[9]_sload_eqn = (CB1_CRC_ERR & S1_inst40[9]) # (!CB1_CRC_ERR & P01_q[9]_lut_out);
P01_q[9] = DFFE(P01_q[9]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_A4
--operation mode is counter

P01L12 = CARRY(!P01L91 # !P01_q[9]);


--P01_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_6_A4
--operation mode is counter

P01_q[8]_lut_out = P01_q[8] $ !P01L71;
P01_q[8]_sload_eqn = (CB1_CRC_ERR & S1_inst40[8]) # (!CB1_CRC_ERR & P01_q[8]_lut_out);
P01_q[8] = DFFE(P01_q[8]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_A4
--operation mode is counter

P01L91 = CARRY(P01_q[8] & !P01L71);


--P01_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_6_A4
--operation mode is counter

P01_q[7]_lut_out = P01_q[7] $ P01L51;
P01_q[7]_sload_eqn = (CB1_CRC_ERR & S1_inst40[7]) # (!CB1_CRC_ERR & P01_q[7]_lut_out);
P01_q[7] = DFFE(P01_q[7]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_A4
--operation mode is counter

P01L71 = CARRY(!P01L51 # !P01_q[7]);


--P01_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_6_A4
--operation mode is counter

P01_q[6]_lut_out = P01_q[6] $ !P01L31;
P01_q[6]_sload_eqn = (CB1_CRC_ERR & S1_inst40[6]) # (!CB1_CRC_ERR & P01_q[6]_lut_out);
P01_q[6] = DFFE(P01_q[6]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_A4
--operation mode is counter

P01L51 = CARRY(P01_q[6] & !P01L31);


--P01_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_6_A4
--operation mode is counter

P01_q[5]_lut_out = P01_q[5] $ P01L11;
P01_q[5]_sload_eqn = (CB1_CRC_ERR & S1_inst40[5]) # (!CB1_CRC_ERR & P01_q[5]_lut_out);
P01_q[5] = DFFE(P01_q[5]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_A4
--operation mode is counter

P01L31 = CARRY(!P01L11 # !P01_q[5]);


--P01_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_6_A4
--operation mode is counter

P01_q[4]_lut_out = P01_q[4] $ !P01L9;
P01_q[4]_sload_eqn = (CB1_CRC_ERR & S1_inst40[4]) # (!CB1_CRC_ERR & P01_q[4]_lut_out);
P01_q[4] = DFFE(P01_q[4]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_A4
--operation mode is counter

P01L11 = CARRY(P01_q[4] & !P01L9);


--P01_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_6_A4
--operation mode is counter

P01_q[3]_lut_out = P01_q[3] $ P01L7;
P01_q[3]_sload_eqn = (CB1_CRC_ERR & S1_inst40[3]) # (!CB1_CRC_ERR & P01_q[3]_lut_out);
P01_q[3] = DFFE(P01_q[3]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_A4
--operation mode is counter

P01L9 = CARRY(!P01L7 # !P01_q[3]);


--P01_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_6_A4
--operation mode is counter

P01_q[2]_lut_out = P01_q[2] $ !P01L5;
P01_q[2]_sload_eqn = (CB1_CRC_ERR & S1_inst40[2]) # (!CB1_CRC_ERR & P01_q[2]_lut_out);
P01_q[2] = DFFE(P01_q[2]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_A4
--operation mode is counter

P01L7 = CARRY(P01_q[2] & !P01L5);


--P01_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_6_A4
--operation mode is counter

P01_q[1]_lut_out = P01_q[1] $ P01L3;
P01_q[1]_sload_eqn = (CB1_CRC_ERR & S1_inst40[1]) # (!CB1_CRC_ERR & P01_q[1]_lut_out);
P01_q[1] = DFFE(P01_q[1]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_A4
--operation mode is counter

P01L5 = CARRY(!P01L3 # !P01_q[1]);


--P01_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_6_A4
--operation mode is qfbk_counter

P01_q[0]_lut_out = !P01_q[0];
P01_q[0]_sload_eqn = (CB1_CRC_ERR & S1_inst40[0]) # (!CB1_CRC_ERR & P01_q[0]_lut_out);
P01_q[0] = DFFE(P01_q[0]_sload_eqn, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , S1_inst5);

--P01L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_A4
--operation mode is qfbk_counter

P01L3 = CARRY(P01_q[0]);


--P41_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_F1
--operation mode is normal

P41_sload_path[5]_lut_out = P41_sload_path[5] $ (P41L11 & VC1_valid_wreq);
P41_sload_path[5] = DFFE(P41_sload_path[5]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );


--P41_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_F1
--operation mode is arithmetic

P41_sload_path[4]_lut_out = P41_sload_path[4] $ (VC1_valid_wreq & !P41L9);
P41_sload_path[4] = DFFE(P41_sload_path[4]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P41L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_F1
--operation mode is arithmetic

P41L11 = CARRY(P41_sload_path[4] & !P41L9);


--P41_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_F1
--operation mode is arithmetic

P41_sload_path[3]_lut_out = P41_sload_path[3] $ (VC1_valid_wreq & P41L7);
P41_sload_path[3] = DFFE(P41_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P41L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_F1
--operation mode is arithmetic

P41L9 = CARRY(!P41L7 # !P41_sload_path[3]);


--P41_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_F1
--operation mode is arithmetic

P41_sload_path[2]_lut_out = P41_sload_path[2] $ (VC1_valid_wreq & !P41L5);
P41_sload_path[2] = DFFE(P41_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P41L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_F1
--operation mode is arithmetic

P41L7 = CARRY(P41_sload_path[2] & !P41L5);


--P41_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_F1
--operation mode is arithmetic

P41_sload_path[1]_lut_out = P41_sload_path[1] $ (VC1_valid_wreq & P41L3);
P41_sload_path[1] = DFFE(P41_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P41L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_F1
--operation mode is arithmetic

P41L5 = CARRY(!P41L3 # !P41_sload_path[1]);


--P41_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_F1
--operation mode is qfbk_counter

P41_sload_path[0]_lut_out = VC1_valid_wreq $ P41_sload_path[0];
P41_sload_path[0] = DFFE(P41_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P41L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_F1
--operation mode is qfbk_counter

P41L3 = CARRY(P41_sload_path[0]);


--P31_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_F1
--operation mode is normal

P31_sload_path[4]_lut_out = P31_sload_path[4] $ (VC1L1 & !P31L9);
P31_sload_path[4] = DFFE(P31_sload_path[4]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );


--P31_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_F1
--operation mode is arithmetic

P31_sload_path[3]_lut_out = P31_sload_path[3] $ (VC1L1 & P31L7);
P31_sload_path[3] = DFFE(P31_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P31L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_F1
--operation mode is arithmetic

P31L9 = CARRY(!P31L7 # !P31_sload_path[3]);


--P31_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_F1
--operation mode is arithmetic

P31_sload_path[2]_lut_out = P31_sload_path[2] $ (VC1L1 & !P31L5);
P31_sload_path[2] = DFFE(P31_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P31L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_F1
--operation mode is arithmetic

P31L7 = CARRY(P31_sload_path[2] & !P31L5);


--P31_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_F1
--operation mode is arithmetic

P31_sload_path[1]_lut_out = P31_sload_path[1] $ (VC1L1 & P31L3);
P31_sload_path[1] = DFFE(P31_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P31L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_F1
--operation mode is arithmetic

P31L5 = CARRY(!P31L3 # !P31_sload_path[1]);


--P31_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_F1
--operation mode is qfbk_counter

P31_sload_path[0]_lut_out = VC1L1 $ P31_sload_path[0];
P31_sload_path[0] = DFFE(P31_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P31L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_F1
--operation mode is qfbk_counter

P31L3 = CARRY(P31_sload_path[0]);


--P21_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_F1
--operation mode is qfbk_counter

P21_sload_path[0]_lut_out = !P21_sload_path[0];
P21_sload_path[0]_sload_eqn = (WC1L1 & P21_sload_path[0]) # (!WC1L1 & P21_sload_path[0]_lut_out);
P21_sload_path[0] = DFFE(P21_sload_path[0]_sload_eqn, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P21_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_6_F1
--operation mode is qfbk_counter

P21_the_carries[1] = CARRY(VC1_valid_wreq $ !P21_sload_path[0]);


--P21_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_6_F1
--operation mode is counter

P21_pre_out[1]_lut_out = P21_pre_out[1] $ P21_the_carries[1];
P21_pre_out[1]_sload_eqn = (WC1L1 & P21_pre_out[1]) # (!WC1L1 & P21_pre_out[1]_lut_out);
P21_pre_out[1] = DFFE(P21_pre_out[1]_sload_eqn, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P21_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_6_F1
--operation mode is counter

P21_the_carries[2] = CARRY(P21_pre_out[1] $ VC1_valid_wreq # !P21_the_carries[1]);


--P21_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_6_F1
--operation mode is counter

P21_pre_out[2]_lut_out = P21_pre_out[2] $ !P21_the_carries[2];
P21_pre_out[2]_sload_eqn = (WC1L1 & P21_pre_out[2]) # (!WC1L1 & P21_pre_out[2]_lut_out);
P21_pre_out[2] = DFFE(P21_pre_out[2]_sload_eqn, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P21_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_6_F1
--operation mode is counter

P21_the_carries[3] = CARRY(!P21_the_carries[2] & (P21_pre_out[2] $ !VC1_valid_wreq));


--P21_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_6_F1
--operation mode is counter

P21_pre_out[3]_lut_out = P21_pre_out[3] $ P21_the_carries[3];
P21_pre_out[3]_sload_eqn = (WC1L1 & P21_pre_out[3]) # (!WC1L1 & P21_pre_out[3]_lut_out);
P21_pre_out[3] = DFFE(P21_pre_out[3]_sload_eqn, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P21_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_6_F1
--operation mode is counter

P21_the_carries[4] = CARRY(P21_pre_out[3] $ VC1_valid_wreq # !P21_the_carries[3]);


--P21_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_6_F1
--operation mode is counter

P21_pre_out[4]_lut_out = P21_pre_out[4] $ !P21_the_carries[4];
P21_pre_out[4]_sload_eqn = (WC1L1 & P21_pre_out[4]) # (!WC1L1 & P21_pre_out[4]_lut_out);
P21_pre_out[4] = DFFE(P21_pre_out[4]_sload_eqn, GLOBAL(KE1_outclock0), PC1L41Q, , );

--P21_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_6_F1
--operation mode is counter

P21_the_carries[5] = CARRY(!P21_the_carries[4] & (P21_pre_out[4] $ !VC1_valid_wreq));


--P21_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_6_F1
--operation mode is normal

P21_pre_out[5]_lut_out = P21_the_carries[5] $ P21_pre_out[5];
P21_pre_out[5]_sload_eqn = (WC1L1 & P21_pre_out[5]) # (!WC1L1 & P21_pre_out[5]_lut_out);
P21_pre_out[5] = DFFE(P21_pre_out[5]_sload_eqn, GLOBAL(KE1_outclock0), PC1L41Q, , );


--P11_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_5_J4
--operation mode is counter

P11_q[5]_lut_out = P11_q[5] $ P11L11;
P11_q[5]_sload_eqn = (PC1L02Q & VCC) # (!PC1L02Q & P11_q[5]_lut_out);
P11_q[5] = DFFE(P11_q[5]_sload_eqn, GLOBAL(KE1_outclock0), , , PC1L91Q);

--P11_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_5_J4
--operation mode is counter

P11_cout = CARRY(P11_q[5] # !P11L11);


--P11_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_5_J4
--operation mode is counter

P11_q[4]_lut_out = P11_q[4] $ !P11L9;
P11_q[4]_sload_eqn = (PC1L02Q & VCC) # (!PC1L02Q & P11_q[4]_lut_out);
P11_q[4] = DFFE(P11_q[4]_sload_eqn, GLOBAL(KE1_outclock0), , , PC1L91Q);

--P11L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_J4
--operation mode is counter

P11L11 = CARRY(!P11_q[4] & !P11L9);


--P11_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_5_J4
--operation mode is counter

P11_q[3]_lut_out = P11_q[3] $ P11L7;
P11_q[3]_sload_eqn = (PC1L02Q & ~GND) # (!PC1L02Q & P11_q[3]_lut_out);
P11_q[3] = DFFE(P11_q[3]_sload_eqn, GLOBAL(KE1_outclock0), , , PC1L91Q);

--P11L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_J4
--operation mode is counter

P11L9 = CARRY(P11_q[3] # !P11L7);


--P11_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_5_J4
--operation mode is counter

P11_q[2]_lut_out = P11_q[2] $ !P11L5;
P11_q[2]_sload_eqn = (PC1L02Q & ~GND) # (!PC1L02Q & P11_q[2]_lut_out);
P11_q[2] = DFFE(P11_q[2]_sload_eqn, GLOBAL(KE1_outclock0), , , PC1L91Q);

--P11L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_J4
--operation mode is counter

P11L7 = CARRY(!P11_q[2] & !P11L5);


--P11_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_5_J4
--operation mode is counter

P11_q[1]_lut_out = P11_q[1] $ P11L3;
P11_q[1]_sload_eqn = (PC1L02Q & ~GND) # (!PC1L02Q & P11_q[1]_lut_out);
P11_q[1] = DFFE(P11_q[1]_sload_eqn, GLOBAL(KE1_outclock0), , , PC1L91Q);

--P11L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_J4
--operation mode is counter

P11L5 = CARRY(P11_q[1] # !P11L3);


--P11_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_5_J4
--operation mode is qfbk_counter

P11_q[0]_lut_out = !P11_q[0];
P11_q[0]_sload_eqn = (PC1L02Q & ~GND) # (!PC1L02Q & P11_q[0]_lut_out);
P11_q[0] = DFFE(P11_q[0]_sload_eqn, GLOBAL(KE1_outclock0), , , PC1L91Q);

--P11L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_J4
--operation mode is qfbk_counter

P11L3 = CARRY(!P11_q[0]);


--P8_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_N2
--operation mode is arithmetic

P8_sload_path[1]_lut_out = P8_sload_path[1] $ P8L3;
P8_sload_path[1] = DFFE(P8_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );

--P8_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC2_16_N2
--operation mode is arithmetic

P8_cout = CARRY(!P8L3 # !P8_sload_path[1]);


--P8_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_N2
--operation mode is qfbk_counter

P8_sload_path[0]_lut_out = !P8_sload_path[0];
P8_sload_path[0] = DFFE(P8_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );

--P8L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_N2
--operation mode is qfbk_counter

P8L3 = CARRY(P8_sload_path[0]);


--P6_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_K4
--operation mode is normal

P6_sload_path[3]_lut_out = P6L7 $ P6_sload_path[3];
P6_sload_path[3] = DFFE(P6_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), XB1L91Q, , );


--P6_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_K4
--operation mode is arithmetic

P6_sload_path[2]_lut_out = P6_sload_path[2] $ !P6L5;
P6_sload_path[2] = DFFE(P6_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), XB1L91Q, , );

--P6L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_K4
--operation mode is arithmetic

P6L7 = CARRY(P6_sload_path[2] & !P6L5);


--P6_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_K4
--operation mode is arithmetic

P6_sload_path[1]_lut_out = P6_sload_path[1] $ P6L3;
P6_sload_path[1] = DFFE(P6_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), XB1L91Q, , );

--P6L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_K4
--operation mode is arithmetic

P6L5 = CARRY(!P6L3 # !P6_sload_path[1]);


--P6_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_K4
--operation mode is qfbk_counter

P6_sload_path[0]_lut_out = !P6_sload_path[0];
P6_sload_path[0] = DFFE(P6_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), XB1L91Q, , );

--P6L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_K4
--operation mode is qfbk_counter

P6L3 = CARRY(P6_sload_path[0]);


--P4_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_11_T4
--operation mode is counter

P4_sload_path[4]_lut_out = P4_sload_path[4] $ !P4L9;
P4_sload_path[4]_reg_input = !UB5_aeb_out & P4_sload_path[4]_lut_out;
P4_sload_path[4] = DFFE(P4_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), KB1L9Q, , );

--P4L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_T4
--operation mode is counter

P4L11 = CARRY(P4_sload_path[4] & !P4L9);


--P4_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_T4
--operation mode is counter

P4_sload_path[3]_lut_out = P4_sload_path[3] $ P4L7;
P4_sload_path[3]_reg_input = !UB5_aeb_out & P4_sload_path[3]_lut_out;
P4_sload_path[3] = DFFE(P4_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), KB1L9Q, , );

--P4L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_T4
--operation mode is counter

P4L9 = CARRY(!P4L7 # !P4_sload_path[3]);


--P4_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_T4
--operation mode is counter

P4_sload_path[2]_lut_out = P4_sload_path[2] $ !P4L5;
P4_sload_path[2]_reg_input = !UB5_aeb_out & P4_sload_path[2]_lut_out;
P4_sload_path[2] = DFFE(P4_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), KB1L9Q, , );

--P4L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_T4
--operation mode is counter

P4L7 = CARRY(P4_sload_path[2] & !P4L5);


--P4_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_T4
--operation mode is counter

P4_sload_path[1]_lut_out = P4_sload_path[1] $ P4L3;
P4_sload_path[1]_reg_input = !UB5_aeb_out & P4_sload_path[1]_lut_out;
P4_sload_path[1] = DFFE(P4_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), KB1L9Q, , );

--P4L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_T4
--operation mode is counter

P4L5 = CARRY(!P4L3 # !P4_sload_path[1]);


--P4_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_T4
--operation mode is qfbk_counter

P4_sload_path[0]_lut_out = !P4_sload_path[0];
P4_sload_path[0]_reg_input = !UB5_aeb_out & P4_sload_path[0]_lut_out;
P4_sload_path[0] = DFFE(P4_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), KB1L9Q, , );

--P4L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_T4
--operation mode is qfbk_counter

P4L3 = CARRY(P4_sload_path[0]);


--P4L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_11_T4
--operation mode is arithmetic

P4L12 = UB5_aeb_out # P4L11;

--P4_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_11_T4
--operation mode is arithmetic

P4_cout = CARRY(!UB5_aeb_out & !P4L11);


--P5_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_T4
--operation mode is normal

P5_sload_path[3]_lut_out = P5_sload_path[3] $ P5L7;
P5_sload_path[3] = DFFE(P5_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , P4L31);


--P5_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_T4
--operation mode is arithmetic

P5_sload_path[2]_lut_out = P5_sload_path[2] $ !P5L5;
P5_sload_path[2] = DFFE(P5_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , P4L31);

--P5L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_T4
--operation mode is arithmetic

P5L7 = CARRY(P5_sload_path[2] & !P5L5);


--P5_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_T4
--operation mode is arithmetic

P5_sload_path[1]_lut_out = P5_sload_path[1] $ P5L3;
P5_sload_path[1] = DFFE(P5_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , P4L31);

--P5L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_T4
--operation mode is arithmetic

P5L5 = CARRY(!P5L3 # !P5_sload_path[1]);


--P5_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_T4
--operation mode is qfbk_counter

P5_sload_path[0]_lut_out = !P5_sload_path[0];
P5_sload_path[0] = DFFE(P5_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , P4L31);

--P5L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_T4
--operation mode is qfbk_counter

P5L3 = CARRY(P5_sload_path[0]);


--SE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC3_5_A1
--operation mode is normal

SE1_lcell_hgrant = GND;


--SE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC2_5_I1
--operation mode is normal

SE1_lcell_hresp0 = !LE1L43Q;


--SE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC3_2_J1
--operation mode is normal

SE1_lcell_hresp1 = VCC;


--KE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 at PLL_1
KE2_outclock1 = PLL(CLK1p, , );


--KE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_2
KE1_outclock0 = PLL(CLK2p, , );

--KE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 at PLL_2
KE1_outclock1 = PLL(CLK2p, , );


--AB1L151 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6COMBOUT at LC1_11_D4
--operation mode is arithmetic

AB1L151 = AB1_max_val[0] & !AB1_ina[0];

--AB1L051 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6 at LC1_11_D4
--operation mode is arithmetic

AB1L051 = CARRY(AB1_max_val[0] & !AB1_ina[0]);


--AB1L351 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7COMBOUT at LC2_11_D4
--operation mode is arithmetic

AB1L351 = AB1_max_val[1] & (AB1L051 # !AB1L131) # !AB1_max_val[1] & !AB1L131 & AB1L051;

--AB1L251 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7 at LC2_11_D4
--operation mode is arithmetic

AB1L251 = CARRY(AB1_max_val[1] & AB1L131 & !AB1L051 # !AB1_max_val[1] & (AB1L131 # !AB1L051));


--AB1L551 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8COMBOUT at LC3_11_D4
--operation mode is arithmetic

AB1L551 = AB1_max_val[2] & (!AB1L251 # !AB1L331) # !AB1_max_val[2] & !AB1L331 & !AB1L251;

--AB1L451 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8 at LC3_11_D4
--operation mode is arithmetic

AB1L451 = CARRY(AB1_max_val[2] & (!AB1L251 # !AB1L331) # !AB1_max_val[2] & !AB1L331 & !AB1L251);


--AB1L751 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9COMBOUT at LC4_11_D4
--operation mode is arithmetic

AB1L751 = AB1_max_val[3] & (AB1L451 # !AB1L531) # !AB1_max_val[3] & !AB1L531 & AB1L451;

--AB1L651 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9 at LC4_11_D4
--operation mode is arithmetic

AB1L651 = CARRY(AB1_max_val[3] & AB1L531 & !AB1L451 # !AB1_max_val[3] & (AB1L531 # !AB1L451));


--AB1L951 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10COMBOUT at LC5_11_D4
--operation mode is arithmetic

AB1L951 = AB1_max_val[4] & (!AB1L651 # !AB1L731) # !AB1_max_val[4] & !AB1L731 & !AB1L651;

--AB1L851 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10 at LC5_11_D4
--operation mode is arithmetic

AB1L851 = CARRY(AB1_max_val[4] & (!AB1L651 # !AB1L731) # !AB1_max_val[4] & !AB1L731 & !AB1L651);


--AB1L161 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11COMBOUT at LC6_11_D4
--operation mode is arithmetic

AB1L161 = AB1_max_val[5] & (AB1L851 # !AB1L931) # !AB1_max_val[5] & !AB1L931 & AB1L851;

--AB1L061 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11 at LC6_11_D4
--operation mode is arithmetic

AB1L061 = CARRY(AB1_max_val[5] & AB1L931 & !AB1L851 # !AB1_max_val[5] & (AB1L931 # !AB1L851));


--AB1L361 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12COMBOUT at LC7_11_D4
--operation mode is arithmetic

AB1L361 = AB1_max_val[6] & (!AB1L061 # !AB1L141) # !AB1_max_val[6] & !AB1L141 & !AB1L061;

--AB1L261 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12 at LC7_11_D4
--operation mode is arithmetic

AB1L261 = CARRY(AB1_max_val[6] & (!AB1L061 # !AB1L141) # !AB1_max_val[6] & !AB1L141 & !AB1L061);


--AB1L561 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13COMBOUT at LC8_11_D4
--operation mode is arithmetic

AB1L561 = AB1_max_val[7] & (AB1L261 # !AB1L341) # !AB1_max_val[7] & !AB1L341 & AB1L261;

--AB1L461 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13 at LC8_11_D4
--operation mode is arithmetic

AB1L461 = CARRY(AB1_max_val[7] & AB1L341 & !AB1L261 # !AB1_max_val[7] & (AB1L341 # !AB1L261));


--AB1L761 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14COMBOUT at LC9_11_D4
--operation mode is arithmetic

AB1L761 = AB1_max_val[8] & (!AB1L461 # !AB1L541) # !AB1_max_val[8] & !AB1L541 & !AB1L461;

--AB1L661 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14 at LC9_11_D4
--operation mode is arithmetic

AB1L661 = CARRY(AB1_max_val[8] & (!AB1L461 # !AB1L541) # !AB1_max_val[8] & !AB1L541 & !AB1L461);


--AB1L861 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~15 at LC10_11_D4
--operation mode is normal

AB1L861 = AB1_max_val[9] & (AB1L661 # !AB1L741) # !AB1_max_val[9] & AB1L661 & !AB1L741;


--AB1L191 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6COMBOUT at LC1_9_D4
--operation mode is arithmetic

AB1L191 = !AB1L961 & AB1_max_val[0];

--AB1L091 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6 at LC1_9_D4
--operation mode is arithmetic

AB1L091 = CARRY(!AB1L961 & AB1_max_val[0]);


--AB1L391 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7COMBOUT at LC2_9_D4
--operation mode is arithmetic

AB1L391 = AB1L171 & AB1_max_val[1] & AB1L091 # !AB1L171 & (AB1_max_val[1] # AB1L091);

--AB1L291 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7 at LC2_9_D4
--operation mode is arithmetic

AB1L291 = CARRY(AB1L171 & (!AB1L091 # !AB1_max_val[1]) # !AB1L171 & !AB1_max_val[1] & !AB1L091);


--AB1L591 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8COMBOUT at LC3_9_D4
--operation mode is arithmetic

AB1L591 = AB1L371 & AB1_max_val[2] & !AB1L291 # !AB1L371 & (AB1_max_val[2] # !AB1L291);

--AB1L491 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8 at LC3_9_D4
--operation mode is arithmetic

AB1L491 = CARRY(AB1L371 & AB1_max_val[2] & !AB1L291 # !AB1L371 & (AB1_max_val[2] # !AB1L291));


--AB1L791 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9COMBOUT at LC4_9_D4
--operation mode is arithmetic

AB1L791 = AB1L571 & AB1_max_val[3] & AB1L491 # !AB1L571 & (AB1_max_val[3] # AB1L491);

--AB1L691 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9 at LC4_9_D4
--operation mode is arithmetic

AB1L691 = CARRY(AB1L571 & (!AB1L491 # !AB1_max_val[3]) # !AB1L571 & !AB1_max_val[3] & !AB1L491);


--AB1L991 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10COMBOUT at LC5_9_D4
--operation mode is arithmetic

AB1L991 = AB1L771 & AB1_max_val[4] & !AB1L691 # !AB1L771 & (AB1_max_val[4] # !AB1L691);

--AB1L891 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10 at LC5_9_D4
--operation mode is arithmetic

AB1L891 = CARRY(AB1L771 & AB1_max_val[4] & !AB1L691 # !AB1L771 & (AB1_max_val[4] # !AB1L691));


--AB1L102 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11COMBOUT at LC6_9_D4
--operation mode is arithmetic

AB1L102 = AB1_max_val[5] & (AB1L891 # !AB1L971) # !AB1_max_val[5] & !AB1L971 & AB1L891;

--AB1L002 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11 at LC6_9_D4
--operation mode is arithmetic

AB1L002 = CARRY(AB1_max_val[5] & AB1L971 & !AB1L891 # !AB1_max_val[5] & (AB1L971 # !AB1L891));


--AB1L302 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12COMBOUT at LC7_9_D4
--operation mode is arithmetic

AB1L302 = AB1_max_val[6] & (!AB1L002 # !AB1L181) # !AB1_max_val[6] & !AB1L181 & !AB1L002;

--AB1L202 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12 at LC7_9_D4
--operation mode is arithmetic

AB1L202 = CARRY(AB1_max_val[6] & (!AB1L002 # !AB1L181) # !AB1_max_val[6] & !AB1L181 & !AB1L002);


--AB1L502 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13COMBOUT at LC8_9_D4
--operation mode is arithmetic

AB1L502 = AB1_max_val[7] & (AB1L202 # !AB1L381) # !AB1_max_val[7] & !AB1L381 & AB1L202;

--AB1L402 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13 at LC8_9_D4
--operation mode is arithmetic

AB1L402 = CARRY(AB1_max_val[7] & AB1L381 & !AB1L202 # !AB1_max_val[7] & (AB1L381 # !AB1L202));


--AB1L702 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14COMBOUT at LC9_9_D4
--operation mode is arithmetic

AB1L702 = AB1_max_val[8] & (!AB1L402 # !AB1L581) # !AB1_max_val[8] & !AB1L581 & !AB1L402;

--AB1L602 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14 at LC9_9_D4
--operation mode is arithmetic

AB1L602 = CARRY(AB1_max_val[8] & (!AB1L402 # !AB1L581) # !AB1_max_val[8] & !AB1L581 & !AB1L402);


--AB1L802 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~15 at LC10_9_D4
--operation mode is normal

AB1L802 = AB1_max_val[9] & (AB1L602 # !AB1L781) # !AB1_max_val[9] & AB1L602 & !AB1L781;


--AB1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6COMBOUT at LC1_2_D4
--operation mode is arithmetic

AB1L37 = !AB1_ina[0] & AB1_inb[0];

--AB1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6 at LC1_2_D4
--operation mode is arithmetic

AB1L27 = CARRY(!AB1_ina[0] & AB1_inb[0]);


--AB1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7COMBOUT at LC2_2_D4
--operation mode is arithmetic

AB1L57 = AB1L35 & AB1_inb[1] & AB1L27 # !AB1L35 & (AB1_inb[1] # AB1L27);

--AB1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7 at LC2_2_D4
--operation mode is arithmetic

AB1L47 = CARRY(AB1L35 & (!AB1L27 # !AB1_inb[1]) # !AB1L35 & !AB1_inb[1] & !AB1L27);


--AB1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8COMBOUT at LC3_2_D4
--operation mode is arithmetic

AB1L77 = AB1L55 & AB1_inb[2] & !AB1L47 # !AB1L55 & (AB1_inb[2] # !AB1L47);

--AB1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8 at LC3_2_D4
--operation mode is arithmetic

AB1L67 = CARRY(AB1L55 & AB1_inb[2] & !AB1L47 # !AB1L55 & (AB1_inb[2] # !AB1L47));


--AB1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9COMBOUT at LC4_2_D4
--operation mode is arithmetic

AB1L97 = AB1L75 & AB1_inb[3] & AB1L67 # !AB1L75 & (AB1_inb[3] # AB1L67);

--AB1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9 at LC4_2_D4
--operation mode is arithmetic

AB1L87 = CARRY(AB1L75 & (!AB1L67 # !AB1_inb[3]) # !AB1L75 & !AB1_inb[3] & !AB1L67);


--AB1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10COMBOUT at LC5_2_D4
--operation mode is arithmetic

AB1L18 = AB1L95 & AB1_inb[4] & !AB1L87 # !AB1L95 & (AB1_inb[4] # !AB1L87);

--AB1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10 at LC5_2_D4
--operation mode is arithmetic

AB1L08 = CARRY(AB1L95 & AB1_inb[4] & !AB1L87 # !AB1L95 & (AB1_inb[4] # !AB1L87));


--AB1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11COMBOUT at LC6_2_D4
--operation mode is arithmetic

AB1L38 = AB1L16 & AB1_inb[5] & AB1L08 # !AB1L16 & (AB1_inb[5] # AB1L08);

--AB1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11 at LC6_2_D4
--operation mode is arithmetic

AB1L28 = CARRY(AB1L16 & (!AB1L08 # !AB1_inb[5]) # !AB1L16 & !AB1_inb[5] & !AB1L08);


--AB1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12COMBOUT at LC7_2_D4
--operation mode is arithmetic

AB1L58 = AB1L36 & AB1_inb[6] & !AB1L28 # !AB1L36 & (AB1_inb[6] # !AB1L28);

--AB1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12 at LC7_2_D4
--operation mode is arithmetic

AB1L48 = CARRY(AB1L36 & AB1_inb[6] & !AB1L28 # !AB1L36 & (AB1_inb[6] # !AB1L28));


--AB1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13COMBOUT at LC8_2_D4
--operation mode is arithmetic

AB1L78 = AB1L56 & AB1_inb[7] & AB1L48 # !AB1L56 & (AB1_inb[7] # AB1L48);

--AB1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13 at LC8_2_D4
--operation mode is arithmetic

AB1L68 = CARRY(AB1L56 & (!AB1L48 # !AB1_inb[7]) # !AB1L56 & !AB1_inb[7] & !AB1L48);


--AB1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14COMBOUT at LC9_2_D4
--operation mode is arithmetic

AB1L98 = AB1L76 & AB1_inb[8] & !AB1L68 # !AB1L76 & (AB1_inb[8] # !AB1L68);

--AB1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14 at LC9_2_D4
--operation mode is arithmetic

AB1L88 = CARRY(AB1L76 & AB1_inb[8] & !AB1L68 # !AB1L76 & (AB1_inb[8] # !AB1L68));


--AB1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~15 at LC10_2_D4
--operation mode is normal

AB1L09 = AB1L96 & AB1L88 & AB1_inb[9] # !AB1L96 & (AB1L88 # AB1_inb[9]);


--AB1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6COMBOUT at LC1_4_D4
--operation mode is arithmetic

AB1L311 = !AB1L19 & AB1_inb[0];

--AB1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6 at LC1_4_D4
--operation mode is arithmetic

AB1L211 = CARRY(!AB1L19 & AB1_inb[0]);


--AB1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7COMBOUT at LC2_4_D4
--operation mode is arithmetic

AB1L511 = AB1L39 & AB1_inb[1] & AB1L211 # !AB1L39 & (AB1_inb[1] # AB1L211);

--AB1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7 at LC2_4_D4
--operation mode is arithmetic

AB1L411 = CARRY(AB1L39 & (!AB1L211 # !AB1_inb[1]) # !AB1L39 & !AB1_inb[1] & !AB1L211);


--AB1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8COMBOUT at LC3_4_D4
--operation mode is arithmetic

AB1L711 = AB1L59 & AB1_inb[2] & !AB1L411 # !AB1L59 & (AB1_inb[2] # !AB1L411);

--AB1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8 at LC3_4_D4
--operation mode is arithmetic

AB1L611 = CARRY(AB1L59 & AB1_inb[2] & !AB1L411 # !AB1L59 & (AB1_inb[2] # !AB1L411));


--AB1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9COMBOUT at LC4_4_D4
--operation mode is arithmetic

AB1L911 = AB1L79 & AB1_inb[3] & AB1L611 # !AB1L79 & (AB1_inb[3] # AB1L611);

--AB1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9 at LC4_4_D4
--operation mode is arithmetic

AB1L811 = CARRY(AB1L79 & (!AB1L611 # !AB1_inb[3]) # !AB1L79 & !AB1_inb[3] & !AB1L611);


--AB1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10COMBOUT at LC5_4_D4
--operation mode is arithmetic

AB1L121 = AB1L99 & AB1_inb[4] & !AB1L811 # !AB1L99 & (AB1_inb[4] # !AB1L811);

--AB1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10 at LC5_4_D4
--operation mode is arithmetic

AB1L021 = CARRY(AB1L99 & AB1_inb[4] & !AB1L811 # !AB1L99 & (AB1_inb[4] # !AB1L811));


--AB1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11COMBOUT at LC6_4_D4
--operation mode is arithmetic

AB1L321 = AB1_inb[5] & (AB1L021 # !AB1L101) # !AB1_inb[5] & !AB1L101 & AB1L021;

--AB1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11 at LC6_4_D4
--operation mode is arithmetic

AB1L221 = CARRY(AB1_inb[5] & AB1L101 & !AB1L021 # !AB1_inb[5] & (AB1L101 # !AB1L021));


--AB1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12COMBOUT at LC7_4_D4
--operation mode is arithmetic

AB1L521 = AB1_inb[6] & (!AB1L221 # !AB1L301) # !AB1_inb[6] & !AB1L301 & !AB1L221;

--AB1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12 at LC7_4_D4
--operation mode is arithmetic

AB1L421 = CARRY(AB1_inb[6] & (!AB1L221 # !AB1L301) # !AB1_inb[6] & !AB1L301 & !AB1L221);


--AB1L721 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13COMBOUT at LC8_4_D4
--operation mode is arithmetic

AB1L721 = AB1_inb[7] & (AB1L421 # !AB1L501) # !AB1_inb[7] & !AB1L501 & AB1L421;

--AB1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13 at LC8_4_D4
--operation mode is arithmetic

AB1L621 = CARRY(AB1_inb[7] & AB1L501 & !AB1L421 # !AB1_inb[7] & (AB1L501 # !AB1L421));


--AB1L921 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14COMBOUT at LC9_4_D4
--operation mode is arithmetic

AB1L921 = AB1_inb[8] & (!AB1L621 # !AB1L701) # !AB1_inb[8] & !AB1L701 & !AB1L621;

--AB1L821 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14 at LC9_4_D4
--operation mode is arithmetic

AB1L821 = CARRY(AB1_inb[8] & (!AB1L621 # !AB1L701) # !AB1_inb[8] & !AB1L701 & !AB1L621);


--AB1L031 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~15 at LC10_4_D4
--operation mode is normal

AB1L031 = AB1_inb[9] & (AB1L821 # !AB1L901) # !AB1_inb[9] & AB1L821 & !AB1L901;


--H1L821 is rate_meters:inst_rate_meters|i~267COMBOUT at LC1_7_Y1
--operation mode is arithmetic

H1L821 = !P82_q[1] & K1_RM_ctrl_local.rm_rate_dead[0];

--H1L721 is rate_meters:inst_rate_meters|i~267 at LC1_7_Y1
--operation mode is arithmetic

H1L721 = CARRY(!P82_q[1] & K1_RM_ctrl_local.rm_rate_dead[0]);


--H1L031 is rate_meters:inst_rate_meters|i~268COMBOUT at LC2_7_Y1
--operation mode is arithmetic

H1L031 = P82_q[2] & K1_RM_ctrl_local.rm_rate_dead[1] & H1L721 # !P82_q[2] & (K1_RM_ctrl_local.rm_rate_dead[1] # H1L721);

--H1L921 is rate_meters:inst_rate_meters|i~268 at LC2_7_Y1
--operation mode is arithmetic

H1L921 = CARRY(P82_q[2] & (!H1L721 # !K1_RM_ctrl_local.rm_rate_dead[1]) # !P82_q[2] & !K1_RM_ctrl_local.rm_rate_dead[1] & !H1L721);


--H1L231 is rate_meters:inst_rate_meters|i~269COMBOUT at LC3_7_Y1
--operation mode is arithmetic

H1L231 = P82_q[3] & K1_RM_ctrl_local.rm_rate_dead[2] & !H1L921 # !P82_q[3] & (K1_RM_ctrl_local.rm_rate_dead[2] # !H1L921);

--H1L131 is rate_meters:inst_rate_meters|i~269 at LC3_7_Y1
--operation mode is arithmetic

H1L131 = CARRY(P82_q[3] & K1_RM_ctrl_local.rm_rate_dead[2] & !H1L921 # !P82_q[3] & (K1_RM_ctrl_local.rm_rate_dead[2] # !H1L921));


--H1L431 is rate_meters:inst_rate_meters|i~270COMBOUT at LC4_7_Y1
--operation mode is arithmetic

H1L431 = P82_q[4] & K1_RM_ctrl_local.rm_rate_dead[3] & H1L131 # !P82_q[4] & (K1_RM_ctrl_local.rm_rate_dead[3] # H1L131);

--H1L331 is rate_meters:inst_rate_meters|i~270 at LC4_7_Y1
--operation mode is arithmetic

H1L331 = CARRY(P82_q[4] & (!H1L131 # !K1_RM_ctrl_local.rm_rate_dead[3]) # !P82_q[4] & !K1_RM_ctrl_local.rm_rate_dead[3] & !H1L131);


--H1L631 is rate_meters:inst_rate_meters|i~271COMBOUT at LC5_7_Y1
--operation mode is arithmetic

H1L631 = P82_q[5] & K1_RM_ctrl_local.rm_rate_dead[4] & !H1L331 # !P82_q[5] & (K1_RM_ctrl_local.rm_rate_dead[4] # !H1L331);

--H1L531 is rate_meters:inst_rate_meters|i~271 at LC5_7_Y1
--operation mode is arithmetic

H1L531 = CARRY(P82_q[5] & K1_RM_ctrl_local.rm_rate_dead[4] & !H1L331 # !P82_q[5] & (K1_RM_ctrl_local.rm_rate_dead[4] # !H1L331));


--H1L831 is rate_meters:inst_rate_meters|i~272COMBOUT at LC6_7_Y1
--operation mode is arithmetic

H1L831 = P82_q[6] & K1_RM_ctrl_local.rm_rate_dead[5] & H1L531 # !P82_q[6] & (K1_RM_ctrl_local.rm_rate_dead[5] # H1L531);

--H1L731 is rate_meters:inst_rate_meters|i~272 at LC6_7_Y1
--operation mode is arithmetic

H1L731 = CARRY(P82_q[6] & (!H1L531 # !K1_RM_ctrl_local.rm_rate_dead[5]) # !P82_q[6] & !K1_RM_ctrl_local.rm_rate_dead[5] & !H1L531);


--H1L041 is rate_meters:inst_rate_meters|i~273COMBOUT at LC7_7_Y1
--operation mode is arithmetic

H1L041 = P82_q[7] & K1_RM_ctrl_local.rm_rate_dead[6] & !H1L731 # !P82_q[7] & (K1_RM_ctrl_local.rm_rate_dead[6] # !H1L731);

--H1L931 is rate_meters:inst_rate_meters|i~273 at LC7_7_Y1
--operation mode is arithmetic

H1L931 = CARRY(P82_q[7] & K1_RM_ctrl_local.rm_rate_dead[6] & !H1L731 # !P82_q[7] & (K1_RM_ctrl_local.rm_rate_dead[6] # !H1L731));


--H1L241 is rate_meters:inst_rate_meters|i~274COMBOUT at LC8_7_Y1
--operation mode is arithmetic

H1L241 = P82_q[8] & K1_RM_ctrl_local.rm_rate_dead[7] & H1L931 # !P82_q[8] & (K1_RM_ctrl_local.rm_rate_dead[7] # H1L931);

--H1L141 is rate_meters:inst_rate_meters|i~274 at LC8_7_Y1
--operation mode is arithmetic

H1L141 = CARRY(P82_q[8] & (!H1L931 # !K1_RM_ctrl_local.rm_rate_dead[7]) # !P82_q[8] & !K1_RM_ctrl_local.rm_rate_dead[7] & !H1L931);


--H1L341 is rate_meters:inst_rate_meters|i~275 at LC9_7_Y1
--operation mode is normal

H1L341 = P82_q[9] & !H1L141 & K1_RM_ctrl_local.rm_rate_dead[8] # !P82_q[9] & (K1_RM_ctrl_local.rm_rate_dead[8] # !H1L141);


--H1L541 is rate_meters:inst_rate_meters|i~276COMBOUT at LC2_11_Y1
--operation mode is arithmetic

H1L541 = K1_RM_ctrl_local.rm_rate_dead[0] & !P72_q[1];

--H1L441 is rate_meters:inst_rate_meters|i~276 at LC2_11_Y1
--operation mode is arithmetic

H1L441 = CARRY(K1_RM_ctrl_local.rm_rate_dead[0] & !P72_q[1]);


--H1L741 is rate_meters:inst_rate_meters|i~277COMBOUT at LC3_11_Y1
--operation mode is arithmetic

H1L741 = K1_RM_ctrl_local.rm_rate_dead[1] & (H1L441 # !P72_q[2]) # !K1_RM_ctrl_local.rm_rate_dead[1] & !P72_q[2] & H1L441;

--H1L641 is rate_meters:inst_rate_meters|i~277 at LC3_11_Y1
--operation mode is arithmetic

H1L641 = CARRY(K1_RM_ctrl_local.rm_rate_dead[1] & P72_q[2] & !H1L441 # !K1_RM_ctrl_local.rm_rate_dead[1] & (P72_q[2] # !H1L441));


--H1L941 is rate_meters:inst_rate_meters|i~278COMBOUT at LC4_11_Y1
--operation mode is arithmetic

H1L941 = P72_q[3] & K1_RM_ctrl_local.rm_rate_dead[2] & !H1L641 # !P72_q[3] & (K1_RM_ctrl_local.rm_rate_dead[2] # !H1L641);

--H1L841 is rate_meters:inst_rate_meters|i~278 at LC4_11_Y1
--operation mode is arithmetic

H1L841 = CARRY(P72_q[3] & K1_RM_ctrl_local.rm_rate_dead[2] & !H1L641 # !P72_q[3] & (K1_RM_ctrl_local.rm_rate_dead[2] # !H1L641));


--H1L151 is rate_meters:inst_rate_meters|i~279COMBOUT at LC5_11_Y1
--operation mode is arithmetic

H1L151 = P72_q[4] & K1_RM_ctrl_local.rm_rate_dead[3] & H1L841 # !P72_q[4] & (K1_RM_ctrl_local.rm_rate_dead[3] # H1L841);

--H1L051 is rate_meters:inst_rate_meters|i~279 at LC5_11_Y1
--operation mode is arithmetic

H1L051 = CARRY(P72_q[4] & (!H1L841 # !K1_RM_ctrl_local.rm_rate_dead[3]) # !P72_q[4] & !K1_RM_ctrl_local.rm_rate_dead[3] & !H1L841);


--H1L351 is rate_meters:inst_rate_meters|i~280COMBOUT at LC6_11_Y1
--operation mode is arithmetic

H1L351 = P72_q[5] & K1_RM_ctrl_local.rm_rate_dead[4] & !H1L051 # !P72_q[5] & (K1_RM_ctrl_local.rm_rate_dead[4] # !H1L051);

--H1L251 is rate_meters:inst_rate_meters|i~280 at LC6_11_Y1
--operation mode is arithmetic

H1L251 = CARRY(P72_q[5] & K1_RM_ctrl_local.rm_rate_dead[4] & !H1L051 # !P72_q[5] & (K1_RM_ctrl_local.rm_rate_dead[4] # !H1L051));


--H1L551 is rate_meters:inst_rate_meters|i~281COMBOUT at LC7_11_Y1
--operation mode is arithmetic

H1L551 = P72_q[6] & K1_RM_ctrl_local.rm_rate_dead[5] & H1L251 # !P72_q[6] & (K1_RM_ctrl_local.rm_rate_dead[5] # H1L251);

--H1L451 is rate_meters:inst_rate_meters|i~281 at LC7_11_Y1
--operation mode is arithmetic

H1L451 = CARRY(P72_q[6] & (!H1L251 # !K1_RM_ctrl_local.rm_rate_dead[5]) # !P72_q[6] & !K1_RM_ctrl_local.rm_rate_dead[5] & !H1L251);


--H1L751 is rate_meters:inst_rate_meters|i~282COMBOUT at LC8_11_Y1
--operation mode is arithmetic

H1L751 = P72_q[7] & K1_RM_ctrl_local.rm_rate_dead[6] & !H1L451 # !P72_q[7] & (K1_RM_ctrl_local.rm_rate_dead[6] # !H1L451);

--H1L651 is rate_meters:inst_rate_meters|i~282 at LC8_11_Y1
--operation mode is arithmetic

H1L651 = CARRY(P72_q[7] & K1_RM_ctrl_local.rm_rate_dead[6] & !H1L451 # !P72_q[7] & (K1_RM_ctrl_local.rm_rate_dead[6] # !H1L451));


--H1L951 is rate_meters:inst_rate_meters|i~283COMBOUT at LC9_11_Y1
--operation mode is arithmetic

H1L951 = P72_q[8] & K1_RM_ctrl_local.rm_rate_dead[7] & H1L651 # !P72_q[8] & (K1_RM_ctrl_local.rm_rate_dead[7] # H1L651);

--H1L851 is rate_meters:inst_rate_meters|i~283 at LC9_11_Y1
--operation mode is arithmetic

H1L851 = CARRY(P72_q[8] & (!H1L651 # !K1_RM_ctrl_local.rm_rate_dead[7]) # !P72_q[8] & !K1_RM_ctrl_local.rm_rate_dead[7] & !H1L651);


--H1L061 is rate_meters:inst_rate_meters|i~284 at LC10_11_Y1
--operation mode is normal

H1L061 = P72_q[9] & !H1L851 & K1_RM_ctrl_local.rm_rate_dead[8] # !P72_q[9] & (K1_RM_ctrl_local.rm_rate_dead[8] # !H1L851);


--AB1L012 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0COMBOUT at LC1_13_D4
--operation mode is arithmetic

AB1L012 = !AB1_adcmax[0] & AB1_ina[0];

--AB1L902 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0 at LC1_13_D4
--operation mode is arithmetic

AB1L902 = CARRY(!AB1_adcmax[0] & AB1_ina[0]);


--AB1L212 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1COMBOUT at LC2_13_D4
--operation mode is arithmetic

AB1L212 = AB1_ina[1] & (AB1L902 # !AB1_adcmax[1]) # !AB1_ina[1] & !AB1_adcmax[1] & AB1L902;

--AB1L112 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1 at LC2_13_D4
--operation mode is arithmetic

AB1L112 = CARRY(AB1_ina[1] & AB1_adcmax[1] & !AB1L902 # !AB1_ina[1] & (AB1_adcmax[1] # !AB1L902));


--AB1L412 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2COMBOUT at LC3_13_D4
--operation mode is arithmetic

AB1L412 = AB1_ina[2] & (!AB1L112 # !AB1_adcmax[2]) # !AB1_ina[2] & !AB1_adcmax[2] & !AB1L112;

--AB1L312 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2 at LC3_13_D4
--operation mode is arithmetic

AB1L312 = CARRY(AB1_ina[2] & (!AB1L112 # !AB1_adcmax[2]) # !AB1_ina[2] & !AB1_adcmax[2] & !AB1L112);


--AB1L612 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3COMBOUT at LC4_13_D4
--operation mode is arithmetic

AB1L612 = AB1_adcmax[3] & AB1_ina[3] & AB1L312 # !AB1_adcmax[3] & (AB1_ina[3] # AB1L312);

--AB1L512 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3 at LC4_13_D4
--operation mode is arithmetic

AB1L512 = CARRY(AB1_adcmax[3] & (!AB1L312 # !AB1_ina[3]) # !AB1_adcmax[3] & !AB1_ina[3] & !AB1L312);


--AB1L812 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4COMBOUT at LC5_13_D4
--operation mode is arithmetic

AB1L812 = AB1_ina[4] & (!AB1L512 # !AB1_adcmax[4]) # !AB1_ina[4] & !AB1_adcmax[4] & !AB1L512;

--AB1L712 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4 at LC5_13_D4
--operation mode is arithmetic

AB1L712 = CARRY(AB1_ina[4] & (!AB1L512 # !AB1_adcmax[4]) # !AB1_ina[4] & !AB1_adcmax[4] & !AB1L512);


--AB1L022 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5COMBOUT at LC6_13_D4
--operation mode is arithmetic

AB1L022 = AB1_ina[5] & (AB1L712 # !AB1_adcmax[5]) # !AB1_ina[5] & !AB1_adcmax[5] & AB1L712;

--AB1L912 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5 at LC6_13_D4
--operation mode is arithmetic

AB1L912 = CARRY(AB1_ina[5] & AB1_adcmax[5] & !AB1L712 # !AB1_ina[5] & (AB1_adcmax[5] # !AB1L712));


--AB1L222 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6COMBOUT at LC7_13_D4
--operation mode is arithmetic

AB1L222 = AB1_ina[6] & (!AB1L912 # !AB1_adcmax[6]) # !AB1_ina[6] & !AB1_adcmax[6] & !AB1L912;

--AB1L122 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6 at LC7_13_D4
--operation mode is arithmetic

AB1L122 = CARRY(AB1_ina[6] & (!AB1L912 # !AB1_adcmax[6]) # !AB1_ina[6] & !AB1_adcmax[6] & !AB1L912);


--AB1L422 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7COMBOUT at LC8_13_D4
--operation mode is arithmetic

AB1L422 = AB1_ina[7] & (AB1L122 # !AB1_adcmax[7]) # !AB1_ina[7] & !AB1_adcmax[7] & AB1L122;

--AB1L322 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7 at LC8_13_D4
--operation mode is arithmetic

AB1L322 = CARRY(AB1_ina[7] & AB1_adcmax[7] & !AB1L122 # !AB1_ina[7] & (AB1_adcmax[7] # !AB1L122));


--AB1L622 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8COMBOUT at LC9_13_D4
--operation mode is arithmetic

AB1L622 = AB1_ina[8] & (!AB1L322 # !AB1_adcmax[8]) # !AB1_ina[8] & !AB1_adcmax[8] & !AB1L322;

--AB1L522 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8 at LC9_13_D4
--operation mode is arithmetic

AB1L522 = CARRY(AB1_ina[8] & (!AB1L322 # !AB1_adcmax[8]) # !AB1_ina[8] & !AB1_adcmax[8] & !AB1L322);


--AB1L722 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~9 at LC10_13_D4
--operation mode is normal

AB1L722 = AB1_ina[9] & (AB1L522 # !AB1_adcmax[9]) # !AB1_ina[9] & AB1L522 & !AB1_adcmax[9];


--ED1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1 at LC4_6_A3
--operation mode is arithmetic

ED1L4 = P91_q[0] $ ED1_tx_dpr_waddr[0];

--ED1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT at LC4_6_A3
--operation mode is arithmetic

ED1L5 = CARRY(ED1_tx_dpr_waddr[0] # !P91_q[0]);


--ED1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2 at LC5_6_A3
--operation mode is arithmetic

ED1L6 = P91_q[1] $ ED1_tx_dpr_waddr[1] $ !ED1L5;

--ED1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT at LC5_6_A3
--operation mode is arithmetic

ED1L7 = CARRY(P91_q[1] & (!ED1L5 # !ED1_tx_dpr_waddr[1]) # !P91_q[1] & !ED1_tx_dpr_waddr[1] & !ED1L5);


--ED1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3 at LC6_6_A3
--operation mode is arithmetic

ED1L8 = ED1_tx_dpr_waddr[2] $ P91_q[2] $ ED1L7;

--ED1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT at LC6_6_A3
--operation mode is arithmetic

ED1L9 = CARRY(ED1_tx_dpr_waddr[2] & (!ED1L7 # !P91_q[2]) # !ED1_tx_dpr_waddr[2] & !P91_q[2] & !ED1L7);


--ED1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4 at LC7_6_A3
--operation mode is arithmetic

ED1L01 = P91_q[3] $ ED1_tx_dpr_waddr[3] $ !ED1L9;

--ED1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT at LC7_6_A3
--operation mode is arithmetic

ED1L11 = CARRY(P91_q[3] & (!ED1L9 # !ED1_tx_dpr_waddr[3]) # !P91_q[3] & !ED1_tx_dpr_waddr[3] & !ED1L9);


--ED1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5 at LC8_6_A3
--operation mode is arithmetic

ED1L21 = ED1_tx_dpr_waddr[4] $ P91_q[4] $ ED1L11;

--ED1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT at LC8_6_A3
--operation mode is arithmetic

ED1L31 = CARRY(ED1_tx_dpr_waddr[4] & (!ED1L11 # !P91_q[4]) # !ED1_tx_dpr_waddr[4] & !P91_q[4] & !ED1L11);


--ED1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6 at LC9_6_A3
--operation mode is arithmetic

ED1L41 = P91_q[5] $ ED1_tx_dpr_waddr[5] $ !ED1L31;

--ED1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT at LC9_6_A3
--operation mode is arithmetic

ED1L51 = CARRY(P91_q[5] & (!ED1L31 # !ED1_tx_dpr_waddr[5]) # !P91_q[5] & !ED1_tx_dpr_waddr[5] & !ED1L31);


--ED1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7 at LC10_6_A3
--operation mode is arithmetic

ED1L61 = P91_q[6] $ ED1_tx_dpr_waddr[6] $ ED1L51;

--ED1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT at LC10_6_A3
--operation mode is arithmetic

ED1L71 = CARRY(P91_q[6] & ED1_tx_dpr_waddr[6] & !ED1L51 # !P91_q[6] & (ED1_tx_dpr_waddr[6] # !ED1L51));


--ED1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8 at LC1_8_A3
--operation mode is arithmetic

ED1L81 = P91_q[7] $ ED1_tx_dpr_waddr[7] $ !ED1L71;

--ED1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT at LC1_8_A3
--operation mode is arithmetic

ED1L91 = CARRY(P91_q[7] & (!ED1L71 # !ED1_tx_dpr_waddr[7]) # !P91_q[7] & !ED1_tx_dpr_waddr[7] & !ED1L71);


--ED1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9 at LC2_8_A3
--operation mode is arithmetic

ED1L02 = ED1_tx_dpr_waddr[8] $ P91_q[8] $ ED1L91;

--ED1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT at LC2_8_A3
--operation mode is arithmetic

ED1L12 = CARRY(ED1_tx_dpr_waddr[8] & (!ED1L91 # !P91_q[8]) # !ED1_tx_dpr_waddr[8] & !P91_q[8] & !ED1L91);


--ED1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10 at LC3_8_A3
--operation mode is arithmetic

ED1L22 = P91_q[9] $ ED1_tx_dpr_waddr[9] $ !ED1L12;

--ED1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT at LC3_8_A3
--operation mode is arithmetic

ED1L32 = CARRY(P91_q[9] & (!ED1L12 # !ED1_tx_dpr_waddr[9]) # !P91_q[9] & !ED1_tx_dpr_waddr[9] & !ED1L12);


--ED1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11 at LC4_8_A3
--operation mode is arithmetic

ED1L42 = ED1_tx_dpr_waddr[10] $ P91_q[10] $ ED1L32;

--ED1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT at LC4_8_A3
--operation mode is arithmetic

ED1L52 = CARRY(ED1_tx_dpr_waddr[10] & (!ED1L32 # !P91_q[10]) # !ED1_tx_dpr_waddr[10] & !P91_q[10] & !ED1L32);


--ED1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12 at LC5_8_A3
--operation mode is arithmetic

ED1L62 = ED1_tx_dpr_waddr[11] $ P91_q[11] $ !ED1L52;

--ED1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT at LC5_8_A3
--operation mode is arithmetic

ED1L72 = CARRY(ED1_tx_dpr_waddr[11] & P91_q[11] & !ED1L52 # !ED1_tx_dpr_waddr[11] & (P91_q[11] # !ED1L52));


--ED1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13 at LC6_8_A3
--operation mode is arithmetic

ED1L82 = ED1_tx_dpr_waddr[12] $ P91_q[12] $ ED1L72;

--ED1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT at LC6_8_A3
--operation mode is arithmetic

ED1L92 = CARRY(ED1_tx_dpr_waddr[12] & (!ED1L72 # !P91_q[12]) # !ED1_tx_dpr_waddr[12] & !P91_q[12] & !ED1L72);


--ED1L03 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14 at LC7_8_A3
--operation mode is normal

ED1L03 = P91_q[13] $ ED1L92 $ !ED1_tx_dpr_waddr[13];


--ED1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT at LC5_11_A3
--operation mode is arithmetic

ED1L95 = VCC;

--ED1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1 at LC5_11_A3
--operation mode is arithmetic

ED1L85 = CARRY(P91_q[0] # !ED1_tx_dpr_waddr[0]);


--ED1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2 at LC6_11_A3
--operation mode is arithmetic

ED1L06 = ED1_tx_dpr_waddr[1] $ P91_q[1] $ !ED1L85;

--ED1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT at LC6_11_A3
--operation mode is arithmetic

ED1L16 = CARRY(ED1_tx_dpr_waddr[1] & (!ED1L85 # !P91_q[1]) # !ED1_tx_dpr_waddr[1] & !P91_q[1] & !ED1L85);


--ED1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3 at LC7_11_A3
--operation mode is arithmetic

ED1L26 = ED1_tx_dpr_waddr[2] $ P91_q[2] $ ED1L16;

--ED1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT at LC7_11_A3
--operation mode is arithmetic

ED1L36 = CARRY(ED1_tx_dpr_waddr[2] & P91_q[2] & !ED1L16 # !ED1_tx_dpr_waddr[2] & (P91_q[2] # !ED1L16));


--ED1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4 at LC8_11_A3
--operation mode is arithmetic

ED1L46 = ED1_tx_dpr_waddr[3] $ P91_q[3] $ !ED1L36;

--ED1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT at LC8_11_A3
--operation mode is arithmetic

ED1L56 = CARRY(ED1_tx_dpr_waddr[3] & (!ED1L36 # !P91_q[3]) # !ED1_tx_dpr_waddr[3] & !P91_q[3] & !ED1L36);


--ED1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5 at LC9_11_A3
--operation mode is arithmetic

ED1L66 = ED1_tx_dpr_waddr[4] $ P91_q[4] $ ED1L56;

--ED1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT at LC9_11_A3
--operation mode is arithmetic

ED1L76 = CARRY(ED1_tx_dpr_waddr[4] & P91_q[4] & !ED1L56 # !ED1_tx_dpr_waddr[4] & (P91_q[4] # !ED1L56));


--ED1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6 at LC10_11_A3
--operation mode is arithmetic

ED1L86 = ED1_tx_dpr_waddr[5] $ P91_q[5] $ !ED1L76;

--ED1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT at LC10_11_A3
--operation mode is arithmetic

ED1L96 = CARRY(ED1_tx_dpr_waddr[5] & (!ED1L76 # !P91_q[5]) # !ED1_tx_dpr_waddr[5] & !P91_q[5] & !ED1L76);


--ED1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7 at LC1_13_A3
--operation mode is arithmetic

ED1L07 = P91_q[6] $ ED1_tx_dpr_waddr[6] $ ED1L96;

--ED1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT at LC1_13_A3
--operation mode is arithmetic

ED1L17 = CARRY(P91_q[6] & (!ED1L96 # !ED1_tx_dpr_waddr[6]) # !P91_q[6] & !ED1_tx_dpr_waddr[6] & !ED1L96);


--ED1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8 at LC2_13_A3
--operation mode is arithmetic

ED1L27 = P91_q[7] $ ED1_tx_dpr_waddr[7] $ !ED1L17;

--ED1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT at LC2_13_A3
--operation mode is arithmetic

ED1L37 = CARRY(P91_q[7] & ED1_tx_dpr_waddr[7] & !ED1L17 # !P91_q[7] & (ED1_tx_dpr_waddr[7] # !ED1L17));


--ED1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9 at LC3_13_A3
--operation mode is arithmetic

ED1L47 = P91_q[8] $ ED1_tx_dpr_waddr[8] $ ED1L37;

--ED1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT at LC3_13_A3
--operation mode is arithmetic

ED1L57 = CARRY(P91_q[8] & (!ED1L37 # !ED1_tx_dpr_waddr[8]) # !P91_q[8] & !ED1_tx_dpr_waddr[8] & !ED1L37);


--ED1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10 at LC4_13_A3
--operation mode is arithmetic

ED1L67 = P91_q[9] $ ED1_tx_dpr_waddr[9] $ !ED1L57;

--ED1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT at LC4_13_A3
--operation mode is arithmetic

ED1L77 = CARRY(P91_q[9] & ED1_tx_dpr_waddr[9] & !ED1L57 # !P91_q[9] & (ED1_tx_dpr_waddr[9] # !ED1L57));


--ED1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11 at LC5_13_A3
--operation mode is arithmetic

ED1L87 = ED1_tx_dpr_waddr[10] $ P91_q[10] $ ED1L77;

--ED1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT at LC5_13_A3
--operation mode is arithmetic

ED1L97 = CARRY(ED1_tx_dpr_waddr[10] & P91_q[10] & !ED1L77 # !ED1_tx_dpr_waddr[10] & (P91_q[10] # !ED1L77));


--ED1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12 at LC6_13_A3
--operation mode is arithmetic

ED1L08 = ED1_tx_dpr_waddr[11] $ P91_q[11] $ !ED1L97;

--ED1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT at LC6_13_A3
--operation mode is arithmetic

ED1L18 = CARRY(ED1_tx_dpr_waddr[11] & (!ED1L97 # !P91_q[11]) # !ED1_tx_dpr_waddr[11] & !P91_q[11] & !ED1L97);


--ED1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13 at LC7_13_A3
--operation mode is normal

ED1L28 = P91_q[12] $ ED1L18 $ ED1_tx_dpr_waddr[12];


--X1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1 at LC4_4_M1
--operation mode is arithmetic

X1L83 = X1_dpr_radr[0] $ X1_dpr_wadr[0];

--X1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT at LC4_4_M1
--operation mode is arithmetic

X1L93 = CARRY(X1_dpr_wadr[0] # !X1_dpr_radr[0]);


--X1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2 at LC5_4_M1
--operation mode is arithmetic

X1L04 = X1_dpr_wadr[1] $ X1_dpr_radr[1] $ !X1L93;

--X1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT at LC5_4_M1
--operation mode is arithmetic

X1L14 = CARRY(X1_dpr_wadr[1] & X1_dpr_radr[1] & !X1L93 # !X1_dpr_wadr[1] & (X1_dpr_radr[1] # !X1L93));


--X1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3 at LC6_4_M1
--operation mode is arithmetic

X1L24 = X1_dpr_wadr[2] $ X1_dpr_radr[2] $ X1L14;

--X1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT at LC6_4_M1
--operation mode is arithmetic

X1L34 = CARRY(X1_dpr_wadr[2] & (!X1L14 # !X1_dpr_radr[2]) # !X1_dpr_wadr[2] & !X1_dpr_radr[2] & !X1L14);


--X1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4 at LC7_4_M1
--operation mode is arithmetic

X1L44 = X1_dpr_wadr[3] $ X1_dpr_radr[3] $ !X1L34;

--X1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT at LC7_4_M1
--operation mode is arithmetic

X1L54 = CARRY(X1_dpr_wadr[3] & X1_dpr_radr[3] & !X1L34 # !X1_dpr_wadr[3] & (X1_dpr_radr[3] # !X1L34));


--X1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5 at LC8_4_M1
--operation mode is arithmetic

X1L64 = X1_dpr_wadr[4] $ X1_dpr_radr[4] $ X1L54;

--X1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT at LC8_4_M1
--operation mode is arithmetic

X1L74 = CARRY(X1_dpr_wadr[4] & (!X1L54 # !X1_dpr_radr[4]) # !X1_dpr_wadr[4] & !X1_dpr_radr[4] & !X1L54);


--X1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6 at LC9_4_M1
--operation mode is arithmetic

X1L84 = X1_dpr_wadr[5] $ X1_dpr_radr[5] $ !X1L74;

--X1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT at LC9_4_M1
--operation mode is arithmetic

X1L94 = CARRY(X1_dpr_wadr[5] & X1_dpr_radr[5] & !X1L74 # !X1_dpr_wadr[5] & (X1_dpr_radr[5] # !X1L74));


--X1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7 at LC10_4_M1
--operation mode is arithmetic

X1L05 = X1_dpr_wadr[6] $ X1_dpr_radr[6] $ X1L94;

--X1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT at LC10_4_M1
--operation mode is arithmetic

X1L15 = CARRY(X1_dpr_wadr[6] & (!X1L94 # !X1_dpr_radr[6]) # !X1_dpr_wadr[6] & !X1_dpr_radr[6] & !X1L94);


--X1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8 at LC1_6_M1
--operation mode is arithmetic

X1L25 = X1_dpr_radr[7] $ X1_dpr_wadr[7] $ !X1L15;

--X1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT at LC1_6_M1
--operation mode is arithmetic

X1L35 = CARRY(X1_dpr_radr[7] & (!X1L15 # !X1_dpr_wadr[7]) # !X1_dpr_radr[7] & !X1_dpr_wadr[7] & !X1L15);


--X1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9 at LC2_6_M1
--operation mode is arithmetic

X1L45 = X1_dpr_radr[8] $ X1_dpr_wadr[8] $ X1L35;

--X1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT at LC2_6_M1
--operation mode is arithmetic

X1L55 = CARRY(X1_dpr_radr[8] & X1_dpr_wadr[8] & !X1L35 # !X1_dpr_radr[8] & (X1_dpr_wadr[8] # !X1L35));


--X1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10 at LC3_6_M1
--operation mode is arithmetic

X1L65 = X1_dpr_wadr[9] $ X1_dpr_radr[9] $ !X1L55;

--X1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT at LC3_6_M1
--operation mode is arithmetic

X1L75 = CARRY(X1_dpr_wadr[9] & X1_dpr_radr[9] & !X1L55 # !X1_dpr_wadr[9] & (X1_dpr_radr[9] # !X1L55));


--X1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11 at LC4_6_M1
--operation mode is arithmetic

X1L85 = X1_dpr_wadr[10] $ X1_dpr_radr[10] $ X1L75;

--X1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT at LC4_6_M1
--operation mode is arithmetic

X1L95 = CARRY(X1_dpr_wadr[10] & (!X1L75 # !X1_dpr_radr[10]) # !X1_dpr_wadr[10] & !X1_dpr_radr[10] & !X1L75);


--X1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12 at LC5_6_M1
--operation mode is arithmetic

X1L06 = X1_dpr_wadr[11] $ X1_dpr_radr[11] $ !X1L95;

--X1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT at LC5_6_M1
--operation mode is arithmetic

X1L16 = CARRY(X1_dpr_wadr[11] & X1_dpr_radr[11] & !X1L95 # !X1_dpr_wadr[11] & (X1_dpr_radr[11] # !X1L95));


--X1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13 at LC6_6_M1
--operation mode is arithmetic

X1L26 = X1_dpr_wadr[12] $ X1_dpr_radr[12] $ X1L16;

--X1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT at LC6_6_M1
--operation mode is arithmetic

X1L36 = CARRY(X1_dpr_wadr[12] & (!X1L16 # !X1_dpr_radr[12]) # !X1_dpr_wadr[12] & !X1_dpr_radr[12] & !X1L16);


--X1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14 at LC7_6_M1
--operation mode is normal

X1L46 = X1_dpr_radr[13] $ X1_dpr_wadr[13] $ !X1L36;


--X1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1 at LC5_11_M1
--operation mode is arithmetic

X1L29 = X1_dpr_radr[0] $ X1_dpr_wadr[0];

--X1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT at LC5_11_M1
--operation mode is arithmetic

X1L39 = CARRY(X1_dpr_radr[0] # !X1_dpr_wadr[0]);


--X1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2 at LC6_11_M1
--operation mode is arithmetic

X1L49 = X1_dpr_wadr[1] $ X1_dpr_radr[1] $ !X1L39;

--X1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT at LC6_11_M1
--operation mode is arithmetic

X1L59 = CARRY(X1_dpr_wadr[1] & (!X1L39 # !X1_dpr_radr[1]) # !X1_dpr_wadr[1] & !X1_dpr_radr[1] & !X1L39);


--X1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3 at LC7_11_M1
--operation mode is arithmetic

X1L69 = X1_dpr_wadr[2] $ X1_dpr_radr[2] $ X1L59;

--X1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT at LC7_11_M1
--operation mode is arithmetic

X1L79 = CARRY(X1_dpr_wadr[2] & X1_dpr_radr[2] & !X1L59 # !X1_dpr_wadr[2] & (X1_dpr_radr[2] # !X1L59));


--X1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4 at LC8_11_M1
--operation mode is arithmetic

X1L89 = X1_dpr_wadr[3] $ X1_dpr_radr[3] $ !X1L79;

--X1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT at LC8_11_M1
--operation mode is arithmetic

X1L99 = CARRY(X1_dpr_wadr[3] & (!X1L79 # !X1_dpr_radr[3]) # !X1_dpr_wadr[3] & !X1_dpr_radr[3] & !X1L79);


--X1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5 at LC9_11_M1
--operation mode is arithmetic

X1L001 = X1_dpr_wadr[4] $ X1_dpr_radr[4] $ X1L99;

--X1L101 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT at LC9_11_M1
--operation mode is arithmetic

X1L101 = CARRY(X1_dpr_wadr[4] & X1_dpr_radr[4] & !X1L99 # !X1_dpr_wadr[4] & (X1_dpr_radr[4] # !X1L99));


--X1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6 at LC10_11_M1
--operation mode is arithmetic

X1L201 = X1_dpr_radr[5] $ X1_dpr_wadr[5] $ !X1L101;

--X1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT at LC10_11_M1
--operation mode is arithmetic

X1L301 = CARRY(X1_dpr_radr[5] & X1_dpr_wadr[5] & !X1L101 # !X1_dpr_radr[5] & (X1_dpr_wadr[5] # !X1L101));


--X1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7 at LC1_13_M1
--operation mode is arithmetic

X1L401 = X1_dpr_radr[6] $ X1_dpr_wadr[6] $ X1L301;

--X1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT at LC1_13_M1
--operation mode is arithmetic

X1L501 = CARRY(X1_dpr_radr[6] & (!X1L301 # !X1_dpr_wadr[6]) # !X1_dpr_radr[6] & !X1_dpr_wadr[6] & !X1L301);


--X1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8 at LC2_13_M1
--operation mode is arithmetic

X1L601 = X1_dpr_radr[7] $ X1_dpr_wadr[7] $ !X1L501;

--X1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT at LC2_13_M1
--operation mode is arithmetic

X1L701 = CARRY(X1_dpr_radr[7] & X1_dpr_wadr[7] & !X1L501 # !X1_dpr_radr[7] & (X1_dpr_wadr[7] # !X1L501));


--X1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9 at LC3_13_M1
--operation mode is arithmetic

X1L801 = X1_dpr_radr[8] $ X1_dpr_wadr[8] $ X1L701;

--X1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT at LC3_13_M1
--operation mode is arithmetic

X1L901 = CARRY(X1_dpr_radr[8] & (!X1L701 # !X1_dpr_wadr[8]) # !X1_dpr_radr[8] & !X1_dpr_wadr[8] & !X1L701);


--X1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10 at LC4_13_M1
--operation mode is arithmetic

X1L011 = X1_dpr_wadr[9] $ X1_dpr_radr[9] $ !X1L901;

--X1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT at LC4_13_M1
--operation mode is arithmetic

X1L111 = CARRY(X1_dpr_wadr[9] & (!X1L901 # !X1_dpr_radr[9]) # !X1_dpr_wadr[9] & !X1_dpr_radr[9] & !X1L901);


--X1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11 at LC5_13_M1
--operation mode is arithmetic

X1L211 = X1_dpr_radr[10] $ X1_dpr_wadr[10] $ X1L111;

--X1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT at LC5_13_M1
--operation mode is arithmetic

X1L311 = CARRY(X1_dpr_radr[10] & (!X1L111 # !X1_dpr_wadr[10]) # !X1_dpr_radr[10] & !X1_dpr_wadr[10] & !X1L111);


--X1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12 at LC6_13_M1
--operation mode is arithmetic

X1L411 = X1_dpr_radr[11] $ X1_dpr_wadr[11] $ !X1L311;

--X1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT at LC6_13_M1
--operation mode is arithmetic

X1L511 = CARRY(X1_dpr_radr[11] & X1_dpr_wadr[11] & !X1L311 # !X1_dpr_radr[11] & (X1_dpr_wadr[11] # !X1L311));


--X1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13 at LC7_13_M1
--operation mode is normal

X1L611 = X1_dpr_wadr[12] $ X1L511 $ X1_dpr_radr[12];


--AB1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1 at LC1_1_D4
--operation mode is arithmetic

AB1L35 = !AB1_ina[1];

--AB1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1COUT at LC1_1_D4
--operation mode is arithmetic

AB1L45 = CARRY(AB1_ina[1]);


--AB1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2 at LC2_1_D4
--operation mode is arithmetic

AB1L55 = AB1_ina[2] $ !AB1L45;

--AB1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2COUT at LC2_1_D4
--operation mode is arithmetic

AB1L65 = CARRY(!AB1_ina[2] & !AB1L45);


--AB1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3 at LC3_1_D4
--operation mode is arithmetic

AB1L75 = AB1_ina[3] $ !AB1L65;

--AB1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3COUT at LC3_1_D4
--operation mode is arithmetic

AB1L85 = CARRY(AB1_ina[3] & !AB1L65);


--AB1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4 at LC4_1_D4
--operation mode is arithmetic

AB1L95 = AB1_ina[4] $ AB1L85;

--AB1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4COUT at LC4_1_D4
--operation mode is arithmetic

AB1L06 = CARRY(!AB1L85 # !AB1_ina[4]);


--AB1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5 at LC5_1_D4
--operation mode is arithmetic

AB1L16 = AB1_ina[5] $ !AB1L06;

--AB1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5COUT at LC5_1_D4
--operation mode is arithmetic

AB1L26 = CARRY(AB1_ina[5] & !AB1L06);


--AB1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6 at LC6_1_D4
--operation mode is arithmetic

AB1L36 = AB1_ina[6] $ AB1L26;

--AB1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6COUT at LC6_1_D4
--operation mode is arithmetic

AB1L46 = CARRY(!AB1L26 # !AB1_ina[6]);


--AB1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7 at LC7_1_D4
--operation mode is arithmetic

AB1L56 = AB1_ina[7] $ !AB1L46;

--AB1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7COUT at LC7_1_D4
--operation mode is arithmetic

AB1L66 = CARRY(AB1_ina[7] & !AB1L46);


--AB1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8 at LC8_1_D4
--operation mode is arithmetic

AB1L76 = AB1_ina[8] $ AB1L66;

--AB1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8COUT at LC8_1_D4
--operation mode is arithmetic

AB1L86 = CARRY(!AB1L66 # !AB1_ina[8]);


--AB1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9 at LC9_1_D4
--operation mode is arithmetic

AB1L96 = AB1_ina[9] $ !AB1L86;

--AB1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9COUT at LC9_1_D4
--operation mode is arithmetic

AB1L07 = CARRY(AB1_ina[9] & !AB1L86);


--AB1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~10 at LC10_1_D4
--operation mode is normal

AB1L17 = AB1L07;


--AB1L131 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1 at LC1_12_D4
--operation mode is arithmetic

AB1L131 = !AB1_ina[1];

--AB1L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1COUT at LC1_12_D4
--operation mode is arithmetic

AB1L231 = CARRY(AB1_ina[1]);


--AB1L331 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2 at LC2_12_D4
--operation mode is arithmetic

AB1L331 = AB1_ina[2] $ AB1L231;

--AB1L431 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2COUT at LC2_12_D4
--operation mode is arithmetic

AB1L431 = CARRY(!AB1L231 # !AB1_ina[2]);


--AB1L531 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3 at LC3_12_D4
--operation mode is arithmetic

AB1L531 = AB1_ina[3] $ !AB1L431;

--AB1L631 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3COUT at LC3_12_D4
--operation mode is arithmetic

AB1L631 = CARRY(AB1_ina[3] & !AB1L431);


--AB1L731 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4 at LC4_12_D4
--operation mode is arithmetic

AB1L731 = AB1_ina[4] $ AB1L631;

--AB1L831 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4COUT at LC4_12_D4
--operation mode is arithmetic

AB1L831 = CARRY(!AB1L631 # !AB1_ina[4]);


--AB1L931 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5 at LC5_12_D4
--operation mode is arithmetic

AB1L931 = AB1_ina[5] $ !AB1L831;

--AB1L041 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5COUT at LC5_12_D4
--operation mode is arithmetic

AB1L041 = CARRY(AB1_ina[5] & !AB1L831);


--AB1L141 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6 at LC6_12_D4
--operation mode is arithmetic

AB1L141 = AB1_ina[6] $ !AB1L041;

--AB1L241 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6COUT at LC6_12_D4
--operation mode is arithmetic

AB1L241 = CARRY(!AB1_ina[6] & !AB1L041);


--AB1L341 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7 at LC7_12_D4
--operation mode is arithmetic

AB1L341 = AB1_ina[7] $ !AB1L241;

--AB1L441 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7COUT at LC7_12_D4
--operation mode is arithmetic

AB1L441 = CARRY(AB1_ina[7] & !AB1L241);


--AB1L541 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8 at LC8_12_D4
--operation mode is arithmetic

AB1L541 = AB1_ina[8] $ AB1L441;

--AB1L641 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8COUT at LC8_12_D4
--operation mode is arithmetic

AB1L641 = CARRY(!AB1L441 # !AB1_ina[8]);


--AB1L741 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9 at LC9_12_D4
--operation mode is arithmetic

AB1L741 = AB1_ina[9] $ !AB1L641;

--AB1L841 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9COUT at LC9_12_D4
--operation mode is arithmetic

AB1L841 = CARRY(AB1_ina[9] & !AB1L641);


--AB1L941 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~10 at LC10_12_D4
--operation mode is normal

AB1L941 = AB1L841;


--GE2L1 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2 at LC1_16_W4
--operation mode is arithmetic

GE2L1 = FE2_i12 $ XC11_q[0];

--GE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COUT at LC1_16_W4
--operation mode is arithmetic

GE2L2 = CARRY(FE2_i12 # !XC11_q[0]);


--GE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3 at LC2_16_W4
--operation mode is arithmetic

GE2L3 = FE2_i11 $ XC11_q[1] $ !GE2L2;

--GE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COUT at LC2_16_W4
--operation mode is arithmetic

GE2L4 = CARRY(FE2_i11 & XC11_q[1] & !GE2L2 # !FE2_i11 & (XC11_q[1] # !GE2L2));


--GE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4 at LC3_16_W4
--operation mode is arithmetic

GE2L5 = FE2_i10 $ XC11_q[2] $ GE2L4;

--GE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COUT at LC3_16_W4
--operation mode is arithmetic

GE2L6 = CARRY(FE2_i10 & (!GE2L4 # !XC11_q[2]) # !FE2_i10 & !XC11_q[2] & !GE2L4);


--GE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5 at LC4_16_W4
--operation mode is arithmetic

GE2L7 = FE2_i9 $ XC11_q[3] $ !GE2L6;

--GE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COUT at LC4_16_W4
--operation mode is arithmetic

GE2L8 = CARRY(FE2_i9 & XC11_q[3] & !GE2L6 # !FE2_i9 & (XC11_q[3] # !GE2L6));


--GE2L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6 at LC5_16_W4
--operation mode is arithmetic

GE2L9 = FE2_i8 $ XC11_q[4] $ GE2L8;

--GE2L01 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COUT at LC5_16_W4
--operation mode is arithmetic

GE2L01 = CARRY(FE2_i8 & (!GE2L8 # !XC11_q[4]) # !FE2_i8 & !XC11_q[4] & !GE2L8);


--GE2L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7 at LC6_16_W4
--operation mode is arithmetic

GE2L11 = FE2_i7 $ XC11_q[5] $ !GE2L01;

--GE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COUT at LC6_16_W4
--operation mode is arithmetic

GE2L21 = CARRY(FE2_i7 & XC11_q[5] & !GE2L01 # !FE2_i7 & (XC11_q[5] # !GE2L01));


--GE2L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8 at LC7_16_W4
--operation mode is arithmetic

GE2L31 = FE2_i6 $ XC11_q[6] $ GE2L21;

--GE2L41 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COUT at LC7_16_W4
--operation mode is arithmetic

GE2L41 = CARRY(FE2_i6 & (!GE2L21 # !XC11_q[6]) # !FE2_i6 & !XC11_q[6] & !GE2L21);


--GE2L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9 at LC8_16_W4
--operation mode is arithmetic

GE2L51 = FE2_i5 $ XC11_q[7] $ !GE2L41;

--GE2L61 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COUT at LC8_16_W4
--operation mode is arithmetic

GE2L61 = CARRY(FE2_i5 & XC11_q[7] & !GE2L41 # !FE2_i5 & (XC11_q[7] # !GE2L41));


--GE2L71 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10 at LC9_16_W4
--operation mode is arithmetic

GE2L71 = FE2_i4 $ XC11_q[8] $ GE2L61;

--GE2L81 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COUT at LC9_16_W4
--operation mode is arithmetic

GE2L81 = CARRY(FE2_i4 & (!GE2L61 # !XC11_q[8]) # !FE2_i4 & !XC11_q[8] & !GE2L61);


--GE2L91 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11 at LC10_16_W4
--operation mode is normal

GE2L91 = EE2L31Q $ GE2L81 $ !XC11_q[9];


--GE1L1 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2 at LC1_14_Z4
--operation mode is arithmetic

GE1L1 = FE1_i12 $ XC01_q[0];

--GE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COUT at LC1_14_Z4
--operation mode is arithmetic

GE1L2 = CARRY(FE1_i12 # !XC01_q[0]);


--GE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3 at LC2_14_Z4
--operation mode is arithmetic

GE1L3 = FE1_i11 $ XC01_q[1] $ !GE1L2;

--GE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COUT at LC2_14_Z4
--operation mode is arithmetic

GE1L4 = CARRY(FE1_i11 & XC01_q[1] & !GE1L2 # !FE1_i11 & (XC01_q[1] # !GE1L2));


--GE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4 at LC3_14_Z4
--operation mode is arithmetic

GE1L5 = FE1_i10 $ XC01_q[2] $ GE1L4;

--GE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COUT at LC3_14_Z4
--operation mode is arithmetic

GE1L6 = CARRY(FE1_i10 & (!GE1L4 # !XC01_q[2]) # !FE1_i10 & !XC01_q[2] & !GE1L4);


--GE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5 at LC4_14_Z4
--operation mode is arithmetic

GE1L7 = FE1_i9 $ XC01_q[3] $ !GE1L6;

--GE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COUT at LC4_14_Z4
--operation mode is arithmetic

GE1L8 = CARRY(FE1_i9 & XC01_q[3] & !GE1L6 # !FE1_i9 & (XC01_q[3] # !GE1L6));


--GE1L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6 at LC5_14_Z4
--operation mode is arithmetic

GE1L9 = FE1_i8 $ XC01_q[4] $ GE1L8;

--GE1L01 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COUT at LC5_14_Z4
--operation mode is arithmetic

GE1L01 = CARRY(FE1_i8 & (!GE1L8 # !XC01_q[4]) # !FE1_i8 & !XC01_q[4] & !GE1L8);


--GE1L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7 at LC6_14_Z4
--operation mode is arithmetic

GE1L11 = FE1_i7 $ XC01_q[5] $ !GE1L01;

--GE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COUT at LC6_14_Z4
--operation mode is arithmetic

GE1L21 = CARRY(FE1_i7 & XC01_q[5] & !GE1L01 # !FE1_i7 & (XC01_q[5] # !GE1L01));


--GE1L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8 at LC7_14_Z4
--operation mode is arithmetic

GE1L31 = FE1_i6 $ XC01_q[6] $ GE1L21;

--GE1L41 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COUT at LC7_14_Z4
--operation mode is arithmetic

GE1L41 = CARRY(FE1_i6 & (!GE1L21 # !XC01_q[6]) # !FE1_i6 & !XC01_q[6] & !GE1L21);


--GE1L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9 at LC8_14_Z4
--operation mode is arithmetic

GE1L51 = FE1_i5 $ XC01_q[7] $ !GE1L41;

--GE1L61 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COUT at LC8_14_Z4
--operation mode is arithmetic

GE1L61 = CARRY(FE1_i5 & XC01_q[7] & !GE1L41 # !FE1_i5 & (XC01_q[7] # !GE1L41));


--GE1L71 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10 at LC9_14_Z4
--operation mode is arithmetic

GE1L71 = FE1_i4 $ XC01_q[8] $ GE1L61;

--GE1L81 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COUT at LC9_14_Z4
--operation mode is arithmetic

GE1L81 = CARRY(FE1_i4 & (!GE1L61 # !XC01_q[8]) # !FE1_i4 & !XC01_q[8] & !GE1L61);


--GE1L91 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11 at LC10_14_Z4
--operation mode is normal

GE1L91 = EE1L31Q $ GE1L81 $ !XC01_q[9];


--MC63_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC6_6_V1
--operation mode is arithmetic

MC63_sout_node[0]_lut_out = COM_AD_D[9] $ MC33L1;
MC63_sout_node[0] = DFFE(MC63_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );

--MC63L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC6_6_V1
--operation mode is arithmetic

MC63L3 = CARRY(COM_AD_D[9] & MC33L1);


--MC63_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC7_6_V1
--operation mode is arithmetic

MC63_sout_node[1]_lut_out = COM_AD_D[10] $ MC33L3 $ MC63L3;
MC63_sout_node[1] = DFFE(MC63_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );

--MC63L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC7_6_V1
--operation mode is arithmetic

MC63L5 = CARRY(COM_AD_D[10] & !MC33L3 & !MC63L3 # !COM_AD_D[10] & (!MC63L3 # !MC33L3));


--MC63_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC8_6_V1
--operation mode is arithmetic

MC63_sout_node[2]_lut_out = COM_AD_D[11] $ MC33L4 $ !MC63L5;
MC63_sout_node[2] = DFFE(MC63_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );

--MC63L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC8_6_V1
--operation mode is arithmetic

MC63L7 = CARRY(COM_AD_D[11] & (MC33L4 # !MC63L5) # !COM_AD_D[11] & MC33L4 & !MC63L5);


--MC63_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC9_6_V1
--operation mode is arithmetic

MC63_sout_node[3]_lut_out = MC63_sout_node[3] $ MC33L5 $ MC63L7;
MC63_sout_node[3] = DFFE(MC63_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );

--MC63L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC9_6_V1
--operation mode is arithmetic

MC63L9 = CARRY(MC63_sout_node[3] $ !MC33L5 # !MC63L7);


--MC63_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC10_6_V1
--operation mode is normal

MC63_sout_node[4]_lut_out = MC63_sout_node[4] $ MC63L9 $ !MC33L6;
MC63_sout_node[4] = DFFE(MC63_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );


--MC03_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_4_V1
--operation mode is arithmetic

MC03_sout_node[0]_lut_out = COM_AD_D[4] $ MC03_sout_node[0];
MC03_sout_node[0] = DFFE(MC03_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );

--MC03L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_4_V1
--operation mode is arithmetic

MC03L3 = CARRY(COM_AD_D[4] & MC03_sout_node[0]);


--MC03_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_4_V1
--operation mode is arithmetic

MC03_sout_node[1]_lut_out = COM_AD_D[5] $ MC03_sout_node[1] $ MC03L3;
MC03_sout_node[1] = DFFE(MC03_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );

--MC03L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_4_V1
--operation mode is arithmetic

MC03L5 = CARRY(COM_AD_D[5] & !MC03_sout_node[1] & !MC03L3 # !COM_AD_D[5] & (!MC03L3 # !MC03_sout_node[1]));


--MC03_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_4_V1
--operation mode is arithmetic

MC03_sout_node[2]_lut_out = COM_AD_D[6] $ MC03_sout_node[2] $ !MC03L5;
MC03_sout_node[2] = DFFE(MC03_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );

--MC03L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_4_V1
--operation mode is arithmetic

MC03L7 = CARRY(COM_AD_D[6] & (MC03_sout_node[2] # !MC03L5) # !COM_AD_D[6] & MC03_sout_node[2] & !MC03L5);


--MC03_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_4_V1
--operation mode is arithmetic

MC03_sout_node[3]_lut_out = COM_AD_D[7] $ MC03_sout_node[3] $ MC03L7;
MC03_sout_node[3] = DFFE(MC03_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );

--MC03L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_4_V1
--operation mode is arithmetic

MC03L9 = CARRY(COM_AD_D[7] & !MC03_sout_node[3] & !MC03L7 # !COM_AD_D[7] & (!MC03L7 # !MC03_sout_node[3]));


--MC03_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_4_V1
--operation mode is arithmetic

MC03_sout_node[4]_lut_out = COM_AD_D[8] $ MC03_sout_node[4] $ !MC03L9;
MC03_sout_node[4] = DFFE(MC03_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );

--MC03L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_4_V1
--operation mode is arithmetic

MC03L11 = CARRY(COM_AD_D[8] & (MC03_sout_node[4] # !MC03L9) # !COM_AD_D[8] & MC03_sout_node[4] & !MC03L9);


--MC03_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_4_V1
--operation mode is normal

MC03_sout_node[5]_lut_out = MC03L11;
MC03_sout_node[5] = DFFE(MC03_sout_node[5]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst9, , );


--MC72_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_16_V1
--operation mode is arithmetic

MC72_sout_node[0]_lut_out = COM_AD_D[9] $ MC42L1;
MC72_sout_node[0] = DFFE(MC72_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );

--MC72L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_16_V1
--operation mode is arithmetic

MC72L3 = CARRY(COM_AD_D[9] & MC42L1);


--MC72_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_16_V1
--operation mode is arithmetic

MC72_sout_node[1]_lut_out = COM_AD_D[10] $ MC42L3 $ MC72L3;
MC72_sout_node[1] = DFFE(MC72_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );

--MC72L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_16_V1
--operation mode is arithmetic

MC72L5 = CARRY(COM_AD_D[10] & !MC42L3 & !MC72L3 # !COM_AD_D[10] & (!MC72L3 # !MC42L3));


--MC72_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_16_V1
--operation mode is arithmetic

MC72_sout_node[2]_lut_out = COM_AD_D[11] $ MC42L4 $ !MC72L5;
MC72_sout_node[2] = DFFE(MC72_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );

--MC72L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_16_V1
--operation mode is arithmetic

MC72L7 = CARRY(COM_AD_D[11] & (MC42L4 # !MC72L5) # !COM_AD_D[11] & MC42L4 & !MC72L5);


--MC72_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_16_V1
--operation mode is arithmetic

MC72_sout_node[3]_lut_out = MC42L5 $ MC72_sout_node[3] $ MC72L7;
MC72_sout_node[3] = DFFE(MC72_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );

--MC72L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_16_V1
--operation mode is arithmetic

MC72L9 = CARRY(MC42L5 $ !MC72_sout_node[3] # !MC72L7);


--MC72_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_16_V1
--operation mode is normal

MC72_sout_node[4]_lut_out = MC72_sout_node[4] $ MC72L9 $ !MC42L6;
MC72_sout_node[4] = DFFE(MC72_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );


--MC12_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_14_V1
--operation mode is arithmetic

MC12_sout_node[0]_lut_out = COM_AD_D[4] $ MC12_sout_node[0];
MC12_sout_node[0] = DFFE(MC12_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );

--MC12L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_14_V1
--operation mode is arithmetic

MC12L3 = CARRY(COM_AD_D[4] & MC12_sout_node[0]);


--MC12_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_14_V1
--operation mode is arithmetic

MC12_sout_node[1]_lut_out = MC12_sout_node[1] $ COM_AD_D[5] $ MC12L3;
MC12_sout_node[1] = DFFE(MC12_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );

--MC12L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_14_V1
--operation mode is arithmetic

MC12L5 = CARRY(MC12_sout_node[1] & !COM_AD_D[5] & !MC12L3 # !MC12_sout_node[1] & (!MC12L3 # !COM_AD_D[5]));


--MC12_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_14_V1
--operation mode is arithmetic

MC12_sout_node[2]_lut_out = COM_AD_D[6] $ MC12_sout_node[2] $ !MC12L5;
MC12_sout_node[2] = DFFE(MC12_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );

--MC12L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_14_V1
--operation mode is arithmetic

MC12L7 = CARRY(COM_AD_D[6] & (MC12_sout_node[2] # !MC12L5) # !COM_AD_D[6] & MC12_sout_node[2] & !MC12L5);


--MC12_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_14_V1
--operation mode is arithmetic

MC12_sout_node[3]_lut_out = COM_AD_D[7] $ MC12_sout_node[3] $ MC12L7;
MC12_sout_node[3] = DFFE(MC12_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );

--MC12L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_14_V1
--operation mode is arithmetic

MC12L9 = CARRY(COM_AD_D[7] & !MC12_sout_node[3] & !MC12L7 # !COM_AD_D[7] & (!MC12L7 # !MC12_sout_node[3]));


--MC12_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_14_V1
--operation mode is arithmetic

MC12_sout_node[4]_lut_out = COM_AD_D[8] $ MC12_sout_node[4] $ !MC12L9;
MC12_sout_node[4] = DFFE(MC12_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );

--MC12L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_14_V1
--operation mode is arithmetic

MC12L11 = CARRY(COM_AD_D[8] & (MC12_sout_node[4] # !MC12L9) # !COM_AD_D[8] & MC12_sout_node[4] & !MC12L9);


--MC12_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_14_V1
--operation mode is normal

MC12_sout_node[5]_lut_out = MC12L11;
MC12_sout_node[5] = DFFE(MC12_sout_node[5]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst6, , );


--MC81_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_8_V1
--operation mode is arithmetic

MC81_sout_node[0]_lut_out = COM_AD_D[9] $ MC51L1;
MC81_sout_node[0] = DFFE(MC81_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );

--MC81L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_8_V1
--operation mode is arithmetic

MC81L3 = CARRY(COM_AD_D[9] & MC51L1);


--MC81_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_8_V1
--operation mode is arithmetic

MC81_sout_node[1]_lut_out = COM_AD_D[10] $ MC51L3 $ MC81L3;
MC81_sout_node[1] = DFFE(MC81_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );

--MC81L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_8_V1
--operation mode is arithmetic

MC81L5 = CARRY(COM_AD_D[10] & !MC51L3 & !MC81L3 # !COM_AD_D[10] & (!MC81L3 # !MC51L3));


--MC81_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_8_V1
--operation mode is arithmetic

MC81_sout_node[2]_lut_out = COM_AD_D[11] $ MC51L4 $ !MC81L5;
MC81_sout_node[2] = DFFE(MC81_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );

--MC81L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_8_V1
--operation mode is arithmetic

MC81L7 = CARRY(COM_AD_D[11] & (MC51L4 # !MC81L5) # !COM_AD_D[11] & MC51L4 & !MC81L5);


--MC81_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_8_V1
--operation mode is arithmetic

MC81_sout_node[3]_lut_out = MC51L5 $ MC81_sout_node[3] $ MC81L7;
MC81_sout_node[3] = DFFE(MC81_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );

--MC81L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_8_V1
--operation mode is arithmetic

MC81L9 = CARRY(MC51L5 $ !MC81_sout_node[3] # !MC81L7);


--MC81_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_8_V1
--operation mode is normal

MC81_sout_node[4]_lut_out = MC51L6 $ MC81L9 $ !MC81_sout_node[4];
MC81_sout_node[4] = DFFE(MC81_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );


--MC21_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_13_V1
--operation mode is arithmetic

MC21_sout_node[0]_lut_out = COM_AD_D[4] $ MC21_sout_node[0];
MC21_sout_node[0] = DFFE(MC21_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );

--MC21L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_13_V1
--operation mode is arithmetic

MC21L3 = CARRY(COM_AD_D[4] & MC21_sout_node[0]);


--MC21_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_13_V1
--operation mode is arithmetic

MC21_sout_node[1]_lut_out = COM_AD_D[5] $ MC21_sout_node[1] $ MC21L3;
MC21_sout_node[1] = DFFE(MC21_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );

--MC21L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_13_V1
--operation mode is arithmetic

MC21L5 = CARRY(COM_AD_D[5] & !MC21_sout_node[1] & !MC21L3 # !COM_AD_D[5] & (!MC21L3 # !MC21_sout_node[1]));


--MC21_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_13_V1
--operation mode is arithmetic

MC21_sout_node[2]_lut_out = COM_AD_D[6] $ MC21_sout_node[2] $ !MC21L5;
MC21_sout_node[2] = DFFE(MC21_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );

--MC21L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_13_V1
--operation mode is arithmetic

MC21L7 = CARRY(COM_AD_D[6] & (MC21_sout_node[2] # !MC21L5) # !COM_AD_D[6] & MC21_sout_node[2] & !MC21L5);


--MC21_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_13_V1
--operation mode is arithmetic

MC21_sout_node[3]_lut_out = COM_AD_D[7] $ MC21_sout_node[3] $ MC21L7;
MC21_sout_node[3] = DFFE(MC21_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );

--MC21L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_13_V1
--operation mode is arithmetic

MC21L9 = CARRY(COM_AD_D[7] & !MC21_sout_node[3] & !MC21L7 # !COM_AD_D[7] & (!MC21L7 # !MC21_sout_node[3]));


--MC21_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_13_V1
--operation mode is arithmetic

MC21_sout_node[4]_lut_out = MC21_sout_node[4] $ COM_AD_D[8] $ !MC21L9;
MC21_sout_node[4] = DFFE(MC21_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );

--MC21L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_13_V1
--operation mode is arithmetic

MC21L11 = CARRY(MC21_sout_node[4] & (COM_AD_D[8] # !MC21L9) # !MC21_sout_node[4] & COM_AD_D[8] & !MC21L9);


--MC21_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_13_V1
--operation mode is normal

MC21_sout_node[5]_lut_out = MC21L11;
MC21_sout_node[5] = DFFE(MC21_sout_node[5]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst8, , );


--MC9_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC5_10_V1
--operation mode is arithmetic

MC9_sout_node[0]_lut_out = COM_AD_D[9] $ MC6L1;
MC9_sout_node[0] = DFFE(MC9_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );

--MC9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_10_V1
--operation mode is arithmetic

MC9L3 = CARRY(COM_AD_D[9] & MC6L1);


--MC9_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC6_10_V1
--operation mode is arithmetic

MC9_sout_node[1]_lut_out = COM_AD_D[10] $ MC6L3 $ MC9L3;
MC9_sout_node[1] = DFFE(MC9_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );

--MC9L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_10_V1
--operation mode is arithmetic

MC9L5 = CARRY(COM_AD_D[10] & !MC6L3 & !MC9L3 # !COM_AD_D[10] & (!MC9L3 # !MC6L3));


--MC9_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC7_10_V1
--operation mode is arithmetic

MC9_sout_node[2]_lut_out = MC6L4 $ COM_AD_D[11] $ !MC9L5;
MC9_sout_node[2] = DFFE(MC9_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );

--MC9L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_10_V1
--operation mode is arithmetic

MC9L7 = CARRY(MC6L4 & (COM_AD_D[11] # !MC9L5) # !MC6L4 & COM_AD_D[11] & !MC9L5);


--MC9_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC8_10_V1
--operation mode is arithmetic

MC9_sout_node[3]_lut_out = MC6L5 $ MC9_sout_node[3] $ MC9L7;
MC9_sout_node[3] = DFFE(MC9_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );

--MC9L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_10_V1
--operation mode is arithmetic

MC9L9 = CARRY(MC6L5 $ !MC9_sout_node[3] # !MC9L7);


--MC9_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC9_10_V1
--operation mode is normal

MC9_sout_node[4]_lut_out = MC9_sout_node[4] $ MC9L9 $ !MC6L6;
MC9_sout_node[4] = DFFE(MC9_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );


--MC3_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_11_V1
--operation mode is arithmetic

MC3_sout_node[0]_lut_out = MC3_sout_node[0] $ COM_AD_D[4];
MC3_sout_node[0] = DFFE(MC3_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );

--MC3L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_11_V1
--operation mode is arithmetic

MC3L3 = CARRY(MC3_sout_node[0] & COM_AD_D[4]);


--MC3_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_11_V1
--operation mode is arithmetic

MC3_sout_node[1]_lut_out = COM_AD_D[5] $ MC3_sout_node[1] $ MC3L3;
MC3_sout_node[1] = DFFE(MC3_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );

--MC3L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_11_V1
--operation mode is arithmetic

MC3L5 = CARRY(COM_AD_D[5] & !MC3_sout_node[1] & !MC3L3 # !COM_AD_D[5] & (!MC3L3 # !MC3_sout_node[1]));


--MC3_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_11_V1
--operation mode is arithmetic

MC3_sout_node[2]_lut_out = COM_AD_D[6] $ MC3_sout_node[2] $ !MC3L5;
MC3_sout_node[2] = DFFE(MC3_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );

--MC3L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_11_V1
--operation mode is arithmetic

MC3L7 = CARRY(COM_AD_D[6] & (MC3_sout_node[2] # !MC3L5) # !COM_AD_D[6] & MC3_sout_node[2] & !MC3L5);


--MC3_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_11_V1
--operation mode is arithmetic

MC3_sout_node[3]_lut_out = COM_AD_D[7] $ MC3_sout_node[3] $ MC3L7;
MC3_sout_node[3] = DFFE(MC3_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );

--MC3L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_11_V1
--operation mode is arithmetic

MC3L9 = CARRY(COM_AD_D[7] & !MC3_sout_node[3] & !MC3L7 # !COM_AD_D[7] & (!MC3L7 # !MC3_sout_node[3]));


--MC3_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_11_V1
--operation mode is arithmetic

MC3_sout_node[4]_lut_out = COM_AD_D[8] $ MC3_sout_node[4] $ !MC3L9;
MC3_sout_node[4] = DFFE(MC3_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );

--MC3L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_11_V1
--operation mode is arithmetic

MC3L11 = CARRY(COM_AD_D[8] & (MC3_sout_node[4] # !MC3L9) # !COM_AD_D[8] & MC3_sout_node[4] & !MC3L9);


--MC3_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_11_V1
--operation mode is normal

MC3_sout_node[5]_lut_out = MC3L11;
MC3_sout_node[5] = DFFE(MC3_sout_node[5]_lut_out, GLOBAL(KE1_outclock0), !FB1_inst7, , );


--ED1L23 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT at LC4_5_A3
--operation mode is arithmetic

ED1L23 = VCC;

--ED1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1 at LC4_5_A3
--operation mode is arithmetic

ED1L13 = CARRY(!ED1L4);


--ED1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2 at LC5_5_A3
--operation mode is arithmetic

ED1L33 = ED1L6 $ !ED1L13;

--ED1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT at LC5_5_A3
--operation mode is arithmetic

ED1L43 = CARRY(ED1L6 # !ED1L13);


--ED1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3 at LC6_5_A3
--operation mode is arithmetic

ED1L53 = ED1L8 $ ED1L43;

--ED1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT at LC6_5_A3
--operation mode is arithmetic

ED1L63 = CARRY(!ED1L8 & !ED1L43);


--ED1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4 at LC7_5_A3
--operation mode is arithmetic

ED1L73 = ED1L01 $ !ED1L63;

--ED1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT at LC7_5_A3
--operation mode is arithmetic

ED1L83 = CARRY(ED1L01 # !ED1L63);


--ED1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5 at LC8_5_A3
--operation mode is arithmetic

ED1L93 = ED1L21 $ ED1L83;

--ED1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT at LC8_5_A3
--operation mode is arithmetic

ED1L04 = CARRY(!ED1L21 & !ED1L83);


--ED1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6 at LC9_5_A3
--operation mode is arithmetic

ED1L14 = ED1L41 $ !ED1L04;

--ED1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT at LC9_5_A3
--operation mode is arithmetic

ED1L24 = CARRY(ED1L41 # !ED1L04);


--ED1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7 at LC10_5_A3
--operation mode is arithmetic

ED1L34 = ED1L61 $ ED1L24;

--ED1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT at LC10_5_A3
--operation mode is arithmetic

ED1L44 = CARRY(!ED1L61 & !ED1L24);


--ED1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8 at LC1_7_A3
--operation mode is arithmetic

ED1L54 = ED1L81 $ !ED1L44;

--ED1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT at LC1_7_A3
--operation mode is arithmetic

ED1L64 = CARRY(ED1L81 # !ED1L44);


--ED1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9 at LC2_7_A3
--operation mode is arithmetic

ED1L74 = ED1L02 $ ED1L64;

--ED1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT at LC2_7_A3
--operation mode is arithmetic

ED1L84 = CARRY(!ED1L02 & !ED1L64);


--ED1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10 at LC3_7_A3
--operation mode is arithmetic

ED1L94 = ED1L22 $ !ED1L84;

--ED1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT at LC3_7_A3
--operation mode is arithmetic

ED1L05 = CARRY(ED1L22 # !ED1L84);


--ED1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11 at LC4_7_A3
--operation mode is arithmetic

ED1L15 = ED1L42 $ ED1L05;

--ED1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT at LC4_7_A3
--operation mode is arithmetic

ED1L25 = CARRY(!ED1L42 & !ED1L05);


--ED1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12 at LC5_7_A3
--operation mode is arithmetic

ED1L35 = ED1L62 $ !ED1L25;

--ED1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT at LC5_7_A3
--operation mode is arithmetic

ED1L45 = CARRY(ED1L62 # !ED1L25);


--ED1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13 at LC6_7_A3
--operation mode is arithmetic

ED1L55 = ED1L82 $ ED1L45;

--ED1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT at LC6_7_A3
--operation mode is arithmetic

ED1L65 = CARRY(!ED1L82 & !ED1L45);


--ED1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14 at LC7_7_A3
--operation mode is normal

ED1L75 = ED1L65 $ ED1L03;


--TD1L96 is daq:inst_daq|ahb_master:inst_ahb_master|i~185 at LC1_12_A2
--operation mode is arithmetic

TD1L96 = !TD1_haddr[2];

--TD1L07 is daq:inst_daq|ahb_master:inst_ahb_master|i~185COUT at LC1_12_A2
--operation mode is arithmetic

TD1L07 = CARRY(TD1_haddr[2]);


--TD1L17 is daq:inst_daq|ahb_master:inst_ahb_master|i~186 at LC2_12_A2
--operation mode is arithmetic

TD1L17 = TD1_haddr[3] $ TD1L07;

--TD1L27 is daq:inst_daq|ahb_master:inst_ahb_master|i~186COUT at LC2_12_A2
--operation mode is arithmetic

TD1L27 = CARRY(!TD1L07 # !TD1_haddr[3]);


--TD1L37 is daq:inst_daq|ahb_master:inst_ahb_master|i~187 at LC3_12_A2
--operation mode is arithmetic

TD1L37 = TD1_haddr[4] $ !TD1L27;

--TD1L47 is daq:inst_daq|ahb_master:inst_ahb_master|i~187COUT at LC3_12_A2
--operation mode is arithmetic

TD1L47 = CARRY(TD1_haddr[4] & !TD1L27);


--TD1L57 is daq:inst_daq|ahb_master:inst_ahb_master|i~188 at LC4_12_A2
--operation mode is arithmetic

TD1L57 = TD1_haddr[5] $ TD1L47;

--TD1L67 is daq:inst_daq|ahb_master:inst_ahb_master|i~188COUT at LC4_12_A2
--operation mode is arithmetic

TD1L67 = CARRY(!TD1L47 # !TD1_haddr[5]);


--TD1L77 is daq:inst_daq|ahb_master:inst_ahb_master|i~189 at LC5_12_A2
--operation mode is arithmetic

TD1L77 = TD1_haddr[6] $ !TD1L67;

--TD1L87 is daq:inst_daq|ahb_master:inst_ahb_master|i~189COUT at LC5_12_A2
--operation mode is arithmetic

TD1L87 = CARRY(TD1_haddr[6] & !TD1L67);


--TD1L97 is daq:inst_daq|ahb_master:inst_ahb_master|i~190 at LC6_12_A2
--operation mode is arithmetic

TD1L97 = TD1_haddr[7] $ TD1L87;

--TD1L08 is daq:inst_daq|ahb_master:inst_ahb_master|i~190COUT at LC6_12_A2
--operation mode is arithmetic

TD1L08 = CARRY(!TD1L87 # !TD1_haddr[7]);


--TD1L18 is daq:inst_daq|ahb_master:inst_ahb_master|i~191 at LC7_12_A2
--operation mode is arithmetic

TD1L18 = TD1_haddr[8] $ !TD1L08;

--TD1L28 is daq:inst_daq|ahb_master:inst_ahb_master|i~191COUT at LC7_12_A2
--operation mode is arithmetic

TD1L28 = CARRY(TD1_haddr[8] & !TD1L08);


--TD1L38 is daq:inst_daq|ahb_master:inst_ahb_master|i~192 at LC8_12_A2
--operation mode is arithmetic

TD1L38 = TD1_haddr[9] $ TD1L28;

--TD1L48 is daq:inst_daq|ahb_master:inst_ahb_master|i~192COUT at LC8_12_A2
--operation mode is arithmetic

TD1L48 = CARRY(!TD1L28 # !TD1_haddr[9]);


--TD1L58 is daq:inst_daq|ahb_master:inst_ahb_master|i~193 at LC9_12_A2
--operation mode is arithmetic

TD1L58 = TD1_haddr[10] $ !TD1L48;

--TD1L68 is daq:inst_daq|ahb_master:inst_ahb_master|i~193COUT at LC9_12_A2
--operation mode is arithmetic

TD1L68 = CARRY(TD1_haddr[10] & !TD1L48);


--TD1L78 is daq:inst_daq|ahb_master:inst_ahb_master|i~194 at LC10_12_A2
--operation mode is arithmetic

TD1L78 = TD1_haddr[11] $ TD1L68;

--TD1L88 is daq:inst_daq|ahb_master:inst_ahb_master|i~194COUT at LC10_12_A2
--operation mode is arithmetic

TD1L88 = CARRY(!TD1L68 # !TD1_haddr[11]);


--TD1L98 is daq:inst_daq|ahb_master:inst_ahb_master|i~195 at LC1_14_A2
--operation mode is arithmetic

TD1L98 = TD1_haddr[12] $ !TD1L88;

--TD1L09 is daq:inst_daq|ahb_master:inst_ahb_master|i~195COUT at LC1_14_A2
--operation mode is arithmetic

TD1L09 = CARRY(TD1_haddr[12] & !TD1L88);


--TD1L19 is daq:inst_daq|ahb_master:inst_ahb_master|i~196 at LC2_14_A2
--operation mode is arithmetic

TD1L19 = TD1_haddr[13] $ TD1L09;

--TD1L29 is daq:inst_daq|ahb_master:inst_ahb_master|i~196COUT at LC2_14_A2
--operation mode is arithmetic

TD1L29 = CARRY(!TD1L09 # !TD1_haddr[13]);


--TD1L39 is daq:inst_daq|ahb_master:inst_ahb_master|i~197 at LC3_14_A2
--operation mode is arithmetic

TD1L39 = TD1_haddr[14] $ !TD1L29;

--TD1L49 is daq:inst_daq|ahb_master:inst_ahb_master|i~197COUT at LC3_14_A2
--operation mode is arithmetic

TD1L49 = CARRY(TD1_haddr[14] & !TD1L29);


--TD1L59 is daq:inst_daq|ahb_master:inst_ahb_master|i~198 at LC4_14_A2
--operation mode is arithmetic

TD1L59 = TD1_haddr[15] $ TD1L49;

--TD1L69 is daq:inst_daq|ahb_master:inst_ahb_master|i~198COUT at LC4_14_A2
--operation mode is arithmetic

TD1L69 = CARRY(!TD1L49 # !TD1_haddr[15]);


--TD1L79 is daq:inst_daq|ahb_master:inst_ahb_master|i~199 at LC5_14_A2
--operation mode is arithmetic

TD1L79 = TD1_haddr[16] $ !TD1L69;

--TD1L89 is daq:inst_daq|ahb_master:inst_ahb_master|i~199COUT at LC5_14_A2
--operation mode is arithmetic

TD1L89 = CARRY(TD1_haddr[16] & !TD1L69);


--TD1L99 is daq:inst_daq|ahb_master:inst_ahb_master|i~200 at LC6_14_A2
--operation mode is arithmetic

TD1L99 = TD1_haddr[17] $ TD1L89;

--TD1L001 is daq:inst_daq|ahb_master:inst_ahb_master|i~200COUT at LC6_14_A2
--operation mode is arithmetic

TD1L001 = CARRY(!TD1L89 # !TD1_haddr[17]);


--TD1L101 is daq:inst_daq|ahb_master:inst_ahb_master|i~201 at LC7_14_A2
--operation mode is arithmetic

TD1L101 = TD1_haddr[18] $ !TD1L001;

--TD1L201 is daq:inst_daq|ahb_master:inst_ahb_master|i~201COUT at LC7_14_A2
--operation mode is arithmetic

TD1L201 = CARRY(TD1_haddr[18] & !TD1L001);


--TD1L301 is daq:inst_daq|ahb_master:inst_ahb_master|i~202 at LC8_14_A2
--operation mode is arithmetic

TD1L301 = TD1_haddr[19] $ TD1L201;

--TD1L401 is daq:inst_daq|ahb_master:inst_ahb_master|i~202COUT at LC8_14_A2
--operation mode is arithmetic

TD1L401 = CARRY(!TD1L201 # !TD1_haddr[19]);


--TD1L501 is daq:inst_daq|ahb_master:inst_ahb_master|i~203 at LC9_14_A2
--operation mode is arithmetic

TD1L501 = TD1_haddr[20] $ !TD1L401;

--TD1L601 is daq:inst_daq|ahb_master:inst_ahb_master|i~203COUT at LC9_14_A2
--operation mode is arithmetic

TD1L601 = CARRY(TD1_haddr[20] & !TD1L401);


--TD1L701 is daq:inst_daq|ahb_master:inst_ahb_master|i~204 at LC10_14_A2
--operation mode is arithmetic

TD1L701 = TD1_haddr[21] $ TD1L601;

--TD1L801 is daq:inst_daq|ahb_master:inst_ahb_master|i~204COUT at LC10_14_A2
--operation mode is arithmetic

TD1L801 = CARRY(!TD1L601 # !TD1_haddr[21]);


--TD1L901 is daq:inst_daq|ahb_master:inst_ahb_master|i~205 at LC1_16_A2
--operation mode is arithmetic

TD1L901 = TD1_haddr[22] $ !TD1L801;

--TD1L011 is daq:inst_daq|ahb_master:inst_ahb_master|i~205COUT at LC1_16_A2
--operation mode is arithmetic

TD1L011 = CARRY(TD1_haddr[22] & !TD1L801);


--TD1L111 is daq:inst_daq|ahb_master:inst_ahb_master|i~206 at LC2_16_A2
--operation mode is arithmetic

TD1L111 = TD1_haddr[23] $ TD1L011;

--TD1L211 is daq:inst_daq|ahb_master:inst_ahb_master|i~206COUT at LC2_16_A2
--operation mode is arithmetic

TD1L211 = CARRY(!TD1L011 # !TD1_haddr[23]);


--TD1L311 is daq:inst_daq|ahb_master:inst_ahb_master|i~207 at LC3_16_A2
--operation mode is arithmetic

TD1L311 = TD1_haddr[24] $ !TD1L211;

--TD1L411 is daq:inst_daq|ahb_master:inst_ahb_master|i~207COUT at LC3_16_A2
--operation mode is arithmetic

TD1L411 = CARRY(TD1_haddr[24] & !TD1L211);


--TD1L511 is daq:inst_daq|ahb_master:inst_ahb_master|i~208 at LC4_16_A2
--operation mode is arithmetic

TD1L511 = TD1_haddr[25] $ TD1L411;

--TD1L611 is daq:inst_daq|ahb_master:inst_ahb_master|i~208COUT at LC4_16_A2
--operation mode is arithmetic

TD1L611 = CARRY(!TD1L411 # !TD1_haddr[25]);


--TD1L711 is daq:inst_daq|ahb_master:inst_ahb_master|i~209 at LC5_16_A2
--operation mode is arithmetic

TD1L711 = TD1_haddr[26] $ !TD1L611;

--TD1L811 is daq:inst_daq|ahb_master:inst_ahb_master|i~209COUT at LC5_16_A2
--operation mode is arithmetic

TD1L811 = CARRY(TD1_haddr[26] & !TD1L611);


--TD1L911 is daq:inst_daq|ahb_master:inst_ahb_master|i~210 at LC6_16_A2
--operation mode is arithmetic

TD1L911 = TD1_haddr[27] $ TD1L811;

--TD1L021 is daq:inst_daq|ahb_master:inst_ahb_master|i~210COUT at LC6_16_A2
--operation mode is arithmetic

TD1L021 = CARRY(!TD1L811 # !TD1_haddr[27]);


--TD1L121 is daq:inst_daq|ahb_master:inst_ahb_master|i~211 at LC7_16_A2
--operation mode is arithmetic

TD1L121 = TD1_haddr[28] $ !TD1L021;

--TD1L221 is daq:inst_daq|ahb_master:inst_ahb_master|i~211COUT at LC7_16_A2
--operation mode is arithmetic

TD1L221 = CARRY(TD1_haddr[28] & !TD1L021);


--TD1L321 is daq:inst_daq|ahb_master:inst_ahb_master|i~212 at LC8_16_A2
--operation mode is arithmetic

TD1L321 = TD1_haddr[29] $ TD1L221;

--TD1L421 is daq:inst_daq|ahb_master:inst_ahb_master|i~212COUT at LC8_16_A2
--operation mode is arithmetic

TD1L421 = CARRY(!TD1L221 # !TD1_haddr[29]);


--TD1L521 is daq:inst_daq|ahb_master:inst_ahb_master|i~213 at LC9_16_A2
--operation mode is arithmetic

TD1L521 = TD1_haddr[30] $ !TD1L421;

--TD1L621 is daq:inst_daq|ahb_master:inst_ahb_master|i~213COUT at LC9_16_A2
--operation mode is arithmetic

TD1L621 = CARRY(TD1_haddr[30] & !TD1L421);


--TD1L721 is daq:inst_daq|ahb_master:inst_ahb_master|i~214 at LC10_16_A2
--operation mode is normal

TD1L721 = TD1_haddr[31] $ TD1L621;


--X1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1 at LC4_3_M1
--operation mode is arithmetic

X1L56 = X1L83;

--X1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT at LC4_3_M1
--operation mode is arithmetic

X1L66 = CARRY(!X1L83);


--X1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2 at LC5_3_M1
--operation mode is arithmetic

X1L76 = X1L04 $ !X1L66;

--X1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT at LC5_3_M1
--operation mode is arithmetic

X1L86 = CARRY(X1L04 # !X1L66);


--X1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3 at LC6_3_M1
--operation mode is arithmetic

X1L96 = X1L24 $ X1L86;

--X1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT at LC6_3_M1
--operation mode is arithmetic

X1L07 = CARRY(!X1L24 & !X1L86);


--X1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4 at LC7_3_M1
--operation mode is arithmetic

X1L17 = X1L44 $ !X1L07;

--X1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT at LC7_3_M1
--operation mode is arithmetic

X1L27 = CARRY(X1L44 # !X1L07);


--X1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5 at LC8_3_M1
--operation mode is arithmetic

X1L37 = X1L64 $ X1L27;

--X1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT at LC8_3_M1
--operation mode is arithmetic

X1L47 = CARRY(!X1L64 & !X1L27);


--X1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6 at LC9_3_M1
--operation mode is arithmetic

X1L57 = X1L84 $ !X1L47;

--X1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT at LC9_3_M1
--operation mode is arithmetic

X1L67 = CARRY(X1L84 # !X1L47);


--X1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7 at LC10_3_M1
--operation mode is arithmetic

X1L77 = X1L05 $ X1L67;

--X1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT at LC10_3_M1
--operation mode is arithmetic

X1L87 = CARRY(!X1L05 & !X1L67);


--X1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8 at LC1_5_M1
--operation mode is arithmetic

X1L97 = X1L25 $ !X1L87;

--X1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT at LC1_5_M1
--operation mode is arithmetic

X1L08 = CARRY(X1L25 # !X1L87);


--X1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9 at LC2_5_M1
--operation mode is arithmetic

X1L18 = X1L45 $ X1L08;

--X1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT at LC2_5_M1
--operation mode is arithmetic

X1L28 = CARRY(!X1L45 & !X1L08);


--X1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10 at LC3_5_M1
--operation mode is arithmetic

X1L38 = X1L65 $ !X1L28;

--X1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT at LC3_5_M1
--operation mode is arithmetic

X1L48 = CARRY(X1L65 # !X1L28);


--X1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11 at LC4_5_M1
--operation mode is arithmetic

X1L58 = X1L85 $ X1L48;

--X1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT at LC4_5_M1
--operation mode is arithmetic

X1L68 = CARRY(!X1L85 & !X1L48);


--X1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12 at LC5_5_M1
--operation mode is arithmetic

X1L78 = X1L06 $ !X1L68;

--X1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT at LC5_5_M1
--operation mode is arithmetic

X1L88 = CARRY(X1L06 # !X1L68);


--X1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13 at LC6_5_M1
--operation mode is arithmetic

X1L98 = X1L26 $ X1L88;

--X1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT at LC6_5_M1
--operation mode is arithmetic

X1L09 = CARRY(!X1L26 & !X1L88);


--X1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14 at LC7_5_M1
--operation mode is normal

X1L19 = X1L09 $ X1L46;


--ZC1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0] at LC3_10_F4
--operation mode is counter

ZC1_loopcnt[0]_lut_out = !ZC1_loopcnt[0];
ZC1_loopcnt[0]_sload_eqn = (ZC1L01 & ~GND) # (!ZC1L01 & ZC1_loopcnt[0]_lut_out);
ZC1_loopcnt[0]_reg_input = ZC1_loopcnt[0]_sload_eqn & !FD1_STF;
ZC1_loopcnt[0] = DFFE(ZC1_loopcnt[0]_reg_input, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);

--ZC1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT at LC3_10_F4
--operation mode is counter

ZC1L33 = CARRY(ZC1_loopcnt[0]);


--ZC1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1] at LC4_10_F4
--operation mode is counter

ZC1_loopcnt[1]_lut_out = ZC1_loopcnt[1] $ ZC1L33;
ZC1_loopcnt[1]_sload_eqn = (ZC1L01 & ~GND) # (!ZC1L01 & ZC1_loopcnt[1]_lut_out);
ZC1_loopcnt[1]_reg_input = ZC1_loopcnt[1]_sload_eqn & !FD1_STF;
ZC1_loopcnt[1] = DFFE(ZC1_loopcnt[1]_reg_input, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);

--ZC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT at LC4_10_F4
--operation mode is counter

ZC1L53 = CARRY(!ZC1L33 # !ZC1_loopcnt[1]);


--ZC1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2] at LC5_10_F4
--operation mode is counter

ZC1_loopcnt[2]_lut_out = ZC1_loopcnt[2] $ !ZC1L53;
ZC1_loopcnt[2]_sload_eqn = (ZC1L01 & ~GND) # (!ZC1L01 & ZC1_loopcnt[2]_lut_out);
ZC1_loopcnt[2]_reg_input = ZC1_loopcnt[2]_sload_eqn & !FD1_STF;
ZC1_loopcnt[2] = DFFE(ZC1_loopcnt[2]_reg_input, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);

--ZC1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT at LC5_10_F4
--operation mode is counter

ZC1L73 = CARRY(ZC1_loopcnt[2] & !ZC1L53);


--ZC1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3] at LC6_10_F4
--operation mode is counter

ZC1_loopcnt[3]_lut_out = ZC1_loopcnt[3] $ ZC1L73;
ZC1_loopcnt[3]_sload_eqn = (ZC1L01 & ~GND) # (!ZC1L01 & ZC1_loopcnt[3]_lut_out);
ZC1_loopcnt[3]_reg_input = ZC1_loopcnt[3]_sload_eqn & !FD1_STF;
ZC1_loopcnt[3] = DFFE(ZC1_loopcnt[3]_reg_input, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);

--ZC1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT at LC6_10_F4
--operation mode is counter

ZC1L93 = CARRY(!ZC1L73 # !ZC1_loopcnt[3]);


--ZC1_loopcnt[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4] at LC7_10_F4
--operation mode is counter

ZC1_loopcnt[4]_lut_out = ZC1_loopcnt[4] $ !ZC1L93;
ZC1_loopcnt[4]_sload_eqn = (ZC1L01 & ~GND) # (!ZC1L01 & ZC1_loopcnt[4]_lut_out);
ZC1_loopcnt[4]_reg_input = ZC1_loopcnt[4]_sload_eqn & !FD1_STF;
ZC1_loopcnt[4] = DFFE(ZC1_loopcnt[4]_reg_input, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);

--ZC1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT at LC7_10_F4
--operation mode is counter

ZC1L14 = CARRY(ZC1_loopcnt[4] & !ZC1L93);


--ZC1_loopcnt[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5] at LC8_10_F4
--operation mode is normal

ZC1_loopcnt[5]_lut_out = ZC1_loopcnt[5] $ ZC1L14;
ZC1_loopcnt[5]_sload_eqn = (ZC1L01 & ~GND) # (!ZC1L01 & ZC1_loopcnt[5]_lut_out);
ZC1_loopcnt[5]_reg_input = ZC1_loopcnt[5]_sload_eqn & !FD1_STF;
ZC1_loopcnt[5] = DFFE(ZC1_loopcnt[5]_reg_input, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--AB1L961 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0 at LC6_8_D4
--operation mode is arithmetic

AB1L961 = !AB1_ina[0];

--AB1L071 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0COUT at LC6_8_D4
--operation mode is arithmetic

AB1L071 = CARRY(AB1_ina[0]);


--AB1L171 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1 at LC7_8_D4
--operation mode is arithmetic

AB1L171 = AB1_ina[1] $ !AB1L071;

--AB1L271 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1COUT at LC7_8_D4
--operation mode is arithmetic

AB1L271 = CARRY(!AB1_ina[1] & !AB1L071);


--AB1L371 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2 at LC8_8_D4
--operation mode is arithmetic

AB1L371 = AB1_ina[2] $ AB1L271;

--AB1L471 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2COUT at LC8_8_D4
--operation mode is arithmetic

AB1L471 = CARRY(AB1_ina[2] # !AB1L271);


--AB1L571 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3 at LC9_8_D4
--operation mode is arithmetic

AB1L571 = AB1_ina[3] $ !AB1L471;

--AB1L671 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3COUT at LC9_8_D4
--operation mode is arithmetic

AB1L671 = CARRY(!AB1_ina[3] & !AB1L471);


--AB1L771 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4 at LC10_8_D4
--operation mode is arithmetic

AB1L771 = AB1_ina[4] $ AB1L671;

--AB1L871 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4COUT at LC10_8_D4
--operation mode is arithmetic

AB1L871 = CARRY(AB1_ina[4] # !AB1L671);


--AB1L971 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5 at LC1_10_D4
--operation mode is arithmetic

AB1L971 = AB1_ina[5] $ !AB1L871;

--AB1L081 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5COUT at LC1_10_D4
--operation mode is arithmetic

AB1L081 = CARRY(!AB1_ina[5] & !AB1L871);


--AB1L181 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6 at LC2_10_D4
--operation mode is arithmetic

AB1L181 = AB1_ina[6] $ AB1L081;

--AB1L281 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6COUT at LC2_10_D4
--operation mode is arithmetic

AB1L281 = CARRY(AB1_ina[6] # !AB1L081);


--AB1L381 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7 at LC3_10_D4
--operation mode is arithmetic

AB1L381 = AB1_ina[7] $ !AB1L281;

--AB1L481 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7COUT at LC3_10_D4
--operation mode is arithmetic

AB1L481 = CARRY(!AB1_ina[7] & !AB1L281);


--AB1L581 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8 at LC4_10_D4
--operation mode is arithmetic

AB1L581 = AB1_ina[8] $ !AB1L481;

--AB1L681 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8COUT at LC4_10_D4
--operation mode is arithmetic

AB1L681 = CARRY(AB1_ina[8] & !AB1L481);


--AB1L781 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9 at LC5_10_D4
--operation mode is arithmetic

AB1L781 = AB1_ina[9] $ AB1L681;

--AB1L881 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9COUT at LC5_10_D4
--operation mode is arithmetic

AB1L881 = CARRY(!AB1L681 # !AB1_ina[9]);


--AB1L981 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~10 at LC6_10_D4
--operation mode is normal

AB1L981 = !AB1L881;


--AB1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0 at LC6_3_D4
--operation mode is arithmetic

AB1L19 = !AB1_ina[0];

--AB1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0COUT at LC6_3_D4
--operation mode is arithmetic

AB1L29 = CARRY(AB1_ina[0]);


--AB1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1 at LC7_3_D4
--operation mode is arithmetic

AB1L39 = AB1_ina[1] $ !AB1L29;

--AB1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1COUT at LC7_3_D4
--operation mode is arithmetic

AB1L49 = CARRY(!AB1_ina[1] & !AB1L29);


--AB1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2 at LC8_3_D4
--operation mode is arithmetic

AB1L59 = AB1_ina[2] $ AB1L49;

--AB1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2COUT at LC8_3_D4
--operation mode is arithmetic

AB1L69 = CARRY(AB1_ina[2] # !AB1L49);


--AB1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3 at LC9_3_D4
--operation mode is arithmetic

AB1L79 = AB1_ina[3] $ AB1L69;

--AB1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3COUT at LC9_3_D4
--operation mode is arithmetic

AB1L89 = CARRY(!AB1L69 # !AB1_ina[3]);


--AB1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4 at LC10_3_D4
--operation mode is arithmetic

AB1L99 = AB1_ina[4] $ AB1L89;

--AB1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4COUT at LC10_3_D4
--operation mode is arithmetic

AB1L001 = CARRY(AB1_ina[4] # !AB1L89);


--AB1L101 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5 at LC1_5_D4
--operation mode is arithmetic

AB1L101 = AB1_ina[5] $ !AB1L001;

--AB1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5COUT at LC1_5_D4
--operation mode is arithmetic

AB1L201 = CARRY(!AB1_ina[5] & !AB1L001);


--AB1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6 at LC2_5_D4
--operation mode is arithmetic

AB1L301 = AB1_ina[6] $ !AB1L201;

--AB1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6COUT at LC2_5_D4
--operation mode is arithmetic

AB1L401 = CARRY(AB1_ina[6] & !AB1L201);


--AB1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7 at LC3_5_D4
--operation mode is arithmetic

AB1L501 = AB1_ina[7] $ AB1L401;

--AB1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7COUT at LC3_5_D4
--operation mode is arithmetic

AB1L601 = CARRY(!AB1L401 # !AB1_ina[7]);


--AB1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8 at LC4_5_D4
--operation mode is arithmetic

AB1L701 = AB1_ina[8] $ !AB1L601;

--AB1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8COUT at LC4_5_D4
--operation mode is arithmetic

AB1L801 = CARRY(AB1_ina[8] & !AB1L601);


--AB1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9 at LC5_5_D4
--operation mode is arithmetic

AB1L901 = AB1_ina[9] $ AB1L801;

--AB1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9COUT at LC5_5_D4
--operation mode is arithmetic

AB1L011 = CARRY(!AB1L801 # !AB1_ina[9]);


--AB1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~10 at LC6_5_D4
--operation mode is normal

AB1L111 = !AB1L011;


--VD1L783 is daq:inst_daq|mem_interface:inst_mem_interface|i~406 at LC3_6_G2
--operation mode is arithmetic

VD1L783 = !VD1_start_address[11];

--VD1L883 is daq:inst_daq|mem_interface:inst_mem_interface|i~406COUT at LC3_6_G2
--operation mode is arithmetic

VD1L883 = CARRY(VD1_start_address[11]);


--VD1L983 is daq:inst_daq|mem_interface:inst_mem_interface|i~407 at LC4_6_G2
--operation mode is arithmetic

VD1L983 = VD1_start_address[12] $ VD1L883;

--VD1L093 is daq:inst_daq|mem_interface:inst_mem_interface|i~407COUT at LC4_6_G2
--operation mode is arithmetic

VD1L093 = CARRY(!VD1L883 # !VD1_start_address[12]);


--VD1L193 is daq:inst_daq|mem_interface:inst_mem_interface|i~408 at LC5_6_G2
--operation mode is arithmetic

VD1L193 = VD1_start_address[13] $ !VD1L093;

--VD1L293 is daq:inst_daq|mem_interface:inst_mem_interface|i~408COUT at LC5_6_G2
--operation mode is arithmetic

VD1L293 = CARRY(VD1_start_address[13] & !VD1L093);


--VD1L393 is daq:inst_daq|mem_interface:inst_mem_interface|i~409 at LC6_6_G2
--operation mode is arithmetic

VD1L393 = VD1_start_address[14] $ VD1L293;

--VD1L493 is daq:inst_daq|mem_interface:inst_mem_interface|i~409COUT at LC6_6_G2
--operation mode is arithmetic

VD1L493 = CARRY(!VD1L293 # !VD1_start_address[14]);


--VD1L593 is daq:inst_daq|mem_interface:inst_mem_interface|i~410 at LC7_6_G2
--operation mode is arithmetic

VD1L593 = VD1_start_address[15] $ !VD1L493;

--VD1L693 is daq:inst_daq|mem_interface:inst_mem_interface|i~410COUT at LC7_6_G2
--operation mode is arithmetic

VD1L693 = CARRY(VD1_start_address[15] & !VD1L493);


--VD1L793 is daq:inst_daq|mem_interface:inst_mem_interface|i~411 at LC8_6_G2
--operation mode is arithmetic

VD1L793 = VD1_start_address[16] $ VD1L693;

--VD1L893 is daq:inst_daq|mem_interface:inst_mem_interface|i~411COUT at LC8_6_G2
--operation mode is arithmetic

VD1L893 = CARRY(!VD1L693 # !VD1_start_address[16]);


--VD1L993 is daq:inst_daq|mem_interface:inst_mem_interface|i~412 at LC9_6_G2
--operation mode is arithmetic

VD1L993 = VD1_start_address[17] $ !VD1L893;

--VD1L004 is daq:inst_daq|mem_interface:inst_mem_interface|i~412COUT at LC9_6_G2
--operation mode is arithmetic

VD1L004 = CARRY(VD1_start_address[17] & !VD1L893);


--VD1L104 is daq:inst_daq|mem_interface:inst_mem_interface|i~413 at LC10_6_G2
--operation mode is arithmetic

VD1L104 = VD1_start_address[18] $ VD1L004;

--VD1L204 is daq:inst_daq|mem_interface:inst_mem_interface|i~413COUT at LC10_6_G2
--operation mode is arithmetic

VD1L204 = CARRY(!VD1L004 # !VD1_start_address[18]);


--VD1L304 is daq:inst_daq|mem_interface:inst_mem_interface|i~414 at LC1_8_G2
--operation mode is arithmetic

VD1L304 = VD1_start_address[19] $ !VD1L204;

--VD1L404 is daq:inst_daq|mem_interface:inst_mem_interface|i~414COUT at LC1_8_G2
--operation mode is arithmetic

VD1L404 = CARRY(VD1_start_address[19] & !VD1L204);


--VD1L504 is daq:inst_daq|mem_interface:inst_mem_interface|i~415 at LC2_8_G2
--operation mode is arithmetic

VD1L504 = VD1_start_address[20] $ VD1L404;

--VD1L604 is daq:inst_daq|mem_interface:inst_mem_interface|i~415COUT at LC2_8_G2
--operation mode is arithmetic

VD1L604 = CARRY(!VD1L404 # !VD1_start_address[20]);


--VD1L704 is daq:inst_daq|mem_interface:inst_mem_interface|i~416 at LC3_8_G2
--operation mode is arithmetic

VD1L704 = VD1_start_address[21] $ !VD1L604;

--VD1L804 is daq:inst_daq|mem_interface:inst_mem_interface|i~416COUT at LC3_8_G2
--operation mode is arithmetic

VD1L804 = CARRY(VD1_start_address[21] & !VD1L604);


--VD1L904 is daq:inst_daq|mem_interface:inst_mem_interface|i~417 at LC4_8_G2
--operation mode is arithmetic

VD1L904 = VD1_start_address[22] $ VD1L804;

--VD1L014 is daq:inst_daq|mem_interface:inst_mem_interface|i~417COUT at LC4_8_G2
--operation mode is arithmetic

VD1L014 = CARRY(!VD1L804 # !VD1_start_address[22]);


--VD1L114 is daq:inst_daq|mem_interface:inst_mem_interface|i~418 at LC5_8_G2
--operation mode is arithmetic

VD1L114 = VD1_start_address[23] $ !VD1L014;

--VD1L214 is daq:inst_daq|mem_interface:inst_mem_interface|i~418COUT at LC5_8_G2
--operation mode is arithmetic

VD1L214 = CARRY(VD1_start_address[23] & !VD1L014);


--VD1L314 is daq:inst_daq|mem_interface:inst_mem_interface|i~419 at LC6_8_G2
--operation mode is arithmetic

VD1L314 = VD1_start_address[24] $ VD1L214;

--VD1L414 is daq:inst_daq|mem_interface:inst_mem_interface|i~419COUT at LC6_8_G2
--operation mode is arithmetic

VD1L414 = CARRY(!VD1L214 # !VD1_start_address[24]);


--VD1L514 is daq:inst_daq|mem_interface:inst_mem_interface|i~420 at LC7_8_G2
--operation mode is arithmetic

VD1L514 = VD1_start_address[25] $ !VD1L414;

--VD1L614 is daq:inst_daq|mem_interface:inst_mem_interface|i~420COUT at LC7_8_G2
--operation mode is arithmetic

VD1L614 = CARRY(VD1_start_address[25] & !VD1L414);


--VD1L714 is daq:inst_daq|mem_interface:inst_mem_interface|i~421 at LC8_8_G2
--operation mode is arithmetic

VD1L714 = VD1_start_address[26] $ VD1L614;

--VD1L814 is daq:inst_daq|mem_interface:inst_mem_interface|i~421COUT at LC8_8_G2
--operation mode is arithmetic

VD1L814 = CARRY(!VD1L614 # !VD1_start_address[26]);


--VD1L914 is daq:inst_daq|mem_interface:inst_mem_interface|i~422 at LC9_8_G2
--operation mode is normal

VD1L914 = VD1L814 $ !VD1_start_address[27];


--VD1L024 is daq:inst_daq|mem_interface:inst_mem_interface|i~427 at LC1_7_Y2
--operation mode is arithmetic

VD1L024 = !VD1_rdaddr[0];

--VD1L124 is daq:inst_daq|mem_interface:inst_mem_interface|i~427COUT at LC1_7_Y2
--operation mode is arithmetic

VD1L124 = CARRY(VD1_rdaddr[0]);


--VD1L224 is daq:inst_daq|mem_interface:inst_mem_interface|i~428 at LC2_7_Y2
--operation mode is arithmetic

VD1L224 = VD1_rdaddr[1] $ VD1L124;

--VD1L324 is daq:inst_daq|mem_interface:inst_mem_interface|i~428COUT at LC2_7_Y2
--operation mode is arithmetic

VD1L324 = CARRY(!VD1L124 # !VD1_rdaddr[1]);


--VD1L424 is daq:inst_daq|mem_interface:inst_mem_interface|i~429 at LC3_7_Y2
--operation mode is arithmetic

VD1L424 = VD1_rdaddr[2] $ !VD1L324;

--VD1L524 is daq:inst_daq|mem_interface:inst_mem_interface|i~429COUT at LC3_7_Y2
--operation mode is arithmetic

VD1L524 = CARRY(VD1_rdaddr[2] & !VD1L324);


--VD1L624 is daq:inst_daq|mem_interface:inst_mem_interface|i~430 at LC4_7_Y2
--operation mode is arithmetic

VD1L624 = VD1_rdaddr[3] $ VD1L524;

--VD1L724 is daq:inst_daq|mem_interface:inst_mem_interface|i~430COUT at LC4_7_Y2
--operation mode is arithmetic

VD1L724 = CARRY(!VD1L524 # !VD1_rdaddr[3]);


--VD1L824 is daq:inst_daq|mem_interface:inst_mem_interface|i~431 at LC5_7_Y2
--operation mode is arithmetic

VD1L824 = VD1_rdaddr[4] $ !VD1L724;

--VD1L924 is daq:inst_daq|mem_interface:inst_mem_interface|i~431COUT at LC5_7_Y2
--operation mode is arithmetic

VD1L924 = CARRY(VD1_rdaddr[4] & !VD1L724);


--VD1L034 is daq:inst_daq|mem_interface:inst_mem_interface|i~432 at LC6_7_Y2
--operation mode is arithmetic

VD1L034 = VD1_rdaddr[5] $ VD1L924;

--VD1L134 is daq:inst_daq|mem_interface:inst_mem_interface|i~432COUT at LC6_7_Y2
--operation mode is arithmetic

VD1L134 = CARRY(!VD1L924 # !VD1_rdaddr[5]);


--VD1L234 is daq:inst_daq|mem_interface:inst_mem_interface|i~433 at LC7_7_Y2
--operation mode is arithmetic

VD1L234 = VD1_rdaddr[6] $ !VD1L134;

--VD1L334 is daq:inst_daq|mem_interface:inst_mem_interface|i~433COUT at LC7_7_Y2
--operation mode is arithmetic

VD1L334 = CARRY(VD1_rdaddr[6] & !VD1L134);


--VD1L434 is daq:inst_daq|mem_interface:inst_mem_interface|i~434 at LC8_7_Y2
--operation mode is arithmetic

VD1L434 = VD1_rdaddr[7] $ VD1L334;

--VD1L534 is daq:inst_daq|mem_interface:inst_mem_interface|i~434COUT at LC8_7_Y2
--operation mode is arithmetic

VD1L534 = CARRY(!VD1L334 # !VD1_rdaddr[7]);


--VD1L634 is daq:inst_daq|mem_interface:inst_mem_interface|i~435 at LC9_7_Y2
--operation mode is normal

VD1L634 = VD1L534 $ !VD1_rdaddr[8];


--EE2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605 at LC5_2_W4
--operation mode is arithmetic

EE2L67 = !EE2_digitize_cnt[0];

--EE2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605COUT at LC5_2_W4
--operation mode is arithmetic

EE2L77 = CARRY(EE2_digitize_cnt[0]);


--EE2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606 at LC6_2_W4
--operation mode is arithmetic

EE2L87 = EE2_digitize_cnt[1] $ EE2L77;

--EE2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606COUT at LC6_2_W4
--operation mode is arithmetic

EE2L97 = CARRY(!EE2L77 # !EE2_digitize_cnt[1]);


--EE2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607 at LC7_2_W4
--operation mode is arithmetic

EE2L08 = EE2_digitize_cnt[2] $ !EE2L97;

--EE2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607COUT at LC7_2_W4
--operation mode is arithmetic

EE2L18 = CARRY(EE2_digitize_cnt[2] & !EE2L97);


--EE2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608 at LC8_2_W4
--operation mode is arithmetic

EE2L28 = EE2_digitize_cnt[3] $ EE2L18;

--EE2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608COUT at LC8_2_W4
--operation mode is arithmetic

EE2L38 = CARRY(!EE2L18 # !EE2_digitize_cnt[3]);


--EE2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609 at LC9_2_W4
--operation mode is arithmetic

EE2L48 = EE2_digitize_cnt[4] $ !EE2L38;

--EE2L58 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609COUT at LC9_2_W4
--operation mode is arithmetic

EE2L58 = CARRY(EE2_digitize_cnt[4] & !EE2L38);


--EE2L68 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610 at LC10_2_W4
--operation mode is arithmetic

EE2L68 = EE2_digitize_cnt[5] $ EE2L58;

--EE2L78 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610COUT at LC10_2_W4
--operation mode is arithmetic

EE2L78 = CARRY(!EE2L58 # !EE2_digitize_cnt[5]);


--EE2L88 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611 at LC1_4_W4
--operation mode is arithmetic

EE2L88 = EE2_digitize_cnt[6] $ !EE2L78;

--EE2L98 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611COUT at LC1_4_W4
--operation mode is arithmetic

EE2L98 = CARRY(EE2_digitize_cnt[6] & !EE2L78);


--EE2L09 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612 at LC2_4_W4
--operation mode is arithmetic

EE2L09 = EE2_digitize_cnt[7] $ EE2L98;

--EE2L19 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612COUT at LC2_4_W4
--operation mode is arithmetic

EE2L19 = CARRY(!EE2L98 # !EE2_digitize_cnt[7]);


--EE2L29 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613 at LC3_4_W4
--operation mode is arithmetic

EE2L29 = EE2_digitize_cnt[8] $ !EE2L19;

--EE2L39 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613COUT at LC3_4_W4
--operation mode is arithmetic

EE2L39 = CARRY(EE2_digitize_cnt[8] & !EE2L19);


--EE2L49 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614 at LC4_4_W4
--operation mode is arithmetic

EE2L49 = EE2_digitize_cnt[9] $ EE2L39;

--EE2L59 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614COUT at LC4_4_W4
--operation mode is arithmetic

EE2L59 = CARRY(!EE2L39 # !EE2_digitize_cnt[9]);


--EE2L69 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615 at LC5_4_W4
--operation mode is arithmetic

EE2L69 = EE2_digitize_cnt[10] $ !EE2L59;

--EE2L79 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615COUT at LC5_4_W4
--operation mode is arithmetic

EE2L79 = CARRY(EE2_digitize_cnt[10] & !EE2L59);


--EE2L89 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616 at LC6_4_W4
--operation mode is arithmetic

EE2L89 = EE2_digitize_cnt[11] $ EE2L79;

--EE2L99 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616COUT at LC6_4_W4
--operation mode is arithmetic

EE2L99 = CARRY(!EE2L79 # !EE2_digitize_cnt[11]);


--EE2L001 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617 at LC7_4_W4
--operation mode is arithmetic

EE2L001 = EE2_digitize_cnt[12] $ !EE2L99;

--EE2L101 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617COUT at LC7_4_W4
--operation mode is arithmetic

EE2L101 = CARRY(EE2_digitize_cnt[12] & !EE2L99);


--EE2L201 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618 at LC8_4_W4
--operation mode is arithmetic

EE2L201 = EE2_digitize_cnt[13] $ EE2L101;

--EE2L301 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618COUT at LC8_4_W4
--operation mode is arithmetic

EE2L301 = CARRY(!EE2L101 # !EE2_digitize_cnt[13]);


--EE2L401 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619 at LC9_4_W4
--operation mode is arithmetic

EE2L401 = EE2_digitize_cnt[14] $ !EE2L301;

--EE2L501 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619COUT at LC9_4_W4
--operation mode is arithmetic

EE2L501 = CARRY(EE2_digitize_cnt[14] & !EE2L301);


--EE2L601 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620 at LC10_4_W4
--operation mode is arithmetic

EE2L601 = EE2_digitize_cnt[15] $ EE2L501;

--EE2L701 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620COUT at LC10_4_W4
--operation mode is arithmetic

EE2L701 = CARRY(!EE2L501 # !EE2_digitize_cnt[15]);


--EE2L801 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621 at LC1_6_W4
--operation mode is arithmetic

EE2L801 = EE2_digitize_cnt[16] $ !EE2L701;

--EE2L901 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621COUT at LC1_6_W4
--operation mode is arithmetic

EE2L901 = CARRY(EE2_digitize_cnt[16] & !EE2L701);


--EE2L011 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622 at LC2_6_W4
--operation mode is arithmetic

EE2L011 = EE2_digitize_cnt[17] $ EE2L901;

--EE2L111 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622COUT at LC2_6_W4
--operation mode is arithmetic

EE2L111 = CARRY(!EE2L901 # !EE2_digitize_cnt[17]);


--EE2L211 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623 at LC3_6_W4
--operation mode is arithmetic

EE2L211 = EE2_digitize_cnt[18] $ !EE2L111;

--EE2L311 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623COUT at LC3_6_W4
--operation mode is arithmetic

EE2L311 = CARRY(EE2_digitize_cnt[18] & !EE2L111);


--EE2L411 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624 at LC4_6_W4
--operation mode is arithmetic

EE2L411 = EE2_digitize_cnt[19] $ EE2L311;

--EE2L511 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624COUT at LC4_6_W4
--operation mode is arithmetic

EE2L511 = CARRY(!EE2L311 # !EE2_digitize_cnt[19]);


--EE2L611 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625 at LC5_6_W4
--operation mode is arithmetic

EE2L611 = EE2_digitize_cnt[20] $ !EE2L511;

--EE2L711 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625COUT at LC5_6_W4
--operation mode is arithmetic

EE2L711 = CARRY(EE2_digitize_cnt[20] & !EE2L511);


--EE2L811 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626 at LC6_6_W4
--operation mode is arithmetic

EE2L811 = EE2_digitize_cnt[21] $ EE2L711;

--EE2L911 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626COUT at LC6_6_W4
--operation mode is arithmetic

EE2L911 = CARRY(!EE2L711 # !EE2_digitize_cnt[21]);


--EE2L021 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627 at LC7_6_W4
--operation mode is arithmetic

EE2L021 = EE2_digitize_cnt[22] $ !EE2L911;

--EE2L121 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627COUT at LC7_6_W4
--operation mode is arithmetic

EE2L121 = CARRY(EE2_digitize_cnt[22] & !EE2L911);


--EE2L221 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628 at LC8_6_W4
--operation mode is arithmetic

EE2L221 = EE2_digitize_cnt[23] $ EE2L121;

--EE2L321 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628COUT at LC8_6_W4
--operation mode is arithmetic

EE2L321 = CARRY(!EE2L121 # !EE2_digitize_cnt[23]);


--EE2L421 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629 at LC9_6_W4
--operation mode is arithmetic

EE2L421 = EE2_digitize_cnt[24] $ !EE2L321;

--EE2L521 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629COUT at LC9_6_W4
--operation mode is arithmetic

EE2L521 = CARRY(EE2_digitize_cnt[24] & !EE2L321);


--EE2L621 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630 at LC10_6_W4
--operation mode is arithmetic

EE2L621 = EE2_digitize_cnt[25] $ EE2L521;

--EE2L721 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630COUT at LC10_6_W4
--operation mode is arithmetic

EE2L721 = CARRY(!EE2L521 # !EE2_digitize_cnt[25]);


--EE2L821 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631 at LC1_8_W4
--operation mode is arithmetic

EE2L821 = EE2_digitize_cnt[26] $ !EE2L721;

--EE2L921 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631COUT at LC1_8_W4
--operation mode is arithmetic

EE2L921 = CARRY(EE2_digitize_cnt[26] & !EE2L721);


--EE2L031 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632 at LC2_8_W4
--operation mode is arithmetic

EE2L031 = EE2_digitize_cnt[27] $ EE2L921;

--EE2L131 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632COUT at LC2_8_W4
--operation mode is arithmetic

EE2L131 = CARRY(!EE2L921 # !EE2_digitize_cnt[27]);


--EE2L231 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633 at LC3_8_W4
--operation mode is arithmetic

EE2L231 = EE2_digitize_cnt[28] $ !EE2L131;

--EE2L331 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633COUT at LC3_8_W4
--operation mode is arithmetic

EE2L331 = CARRY(EE2_digitize_cnt[28] & !EE2L131);


--EE2L431 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634 at LC4_8_W4
--operation mode is arithmetic

EE2L431 = EE2_digitize_cnt[29] $ EE2L331;

--EE2L531 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634COUT at LC4_8_W4
--operation mode is arithmetic

EE2L531 = CARRY(!EE2L331 # !EE2_digitize_cnt[29]);


--EE2L631 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635 at LC5_8_W4
--operation mode is arithmetic

EE2L631 = EE2_digitize_cnt[30] $ !EE2L531;

--EE2L731 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635COUT at LC5_8_W4
--operation mode is arithmetic

EE2L731 = CARRY(EE2_digitize_cnt[30] & !EE2L531);


--EE2L831 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~636 at LC6_8_W4
--operation mode is normal

EE2L831 = EE2_digitize_cnt[31] $ EE2L731;


--EE2L931 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637 at LC5_4_X4
--operation mode is arithmetic

EE2L931 = !EE2_settle_cnt[0];

--EE2L041 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637COUT at LC5_4_X4
--operation mode is arithmetic

EE2L041 = CARRY(EE2_settle_cnt[0]);


--EE2L141 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638 at LC6_4_X4
--operation mode is arithmetic

EE2L141 = EE2_settle_cnt[1] $ EE2L041;

--EE2L241 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638COUT at LC6_4_X4
--operation mode is arithmetic

EE2L241 = CARRY(!EE2L041 # !EE2_settle_cnt[1]);


--EE2L341 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639 at LC7_4_X4
--operation mode is arithmetic

EE2L341 = EE2_settle_cnt[2] $ !EE2L241;

--EE2L441 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639COUT at LC7_4_X4
--operation mode is arithmetic

EE2L441 = CARRY(EE2_settle_cnt[2] & !EE2L241);


--EE2L541 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640 at LC8_4_X4
--operation mode is arithmetic

EE2L541 = EE2_settle_cnt[3] $ EE2L441;

--EE2L641 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640COUT at LC8_4_X4
--operation mode is arithmetic

EE2L641 = CARRY(!EE2L441 # !EE2_settle_cnt[3]);


--EE2L741 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641 at LC9_4_X4
--operation mode is arithmetic

EE2L741 = EE2_settle_cnt[4] $ !EE2L641;

--EE2L841 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641COUT at LC9_4_X4
--operation mode is arithmetic

EE2L841 = CARRY(EE2_settle_cnt[4] & !EE2L641);


--EE2L941 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642 at LC10_4_X4
--operation mode is arithmetic

EE2L941 = EE2_settle_cnt[5] $ EE2L841;

--EE2L051 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642COUT at LC10_4_X4
--operation mode is arithmetic

EE2L051 = CARRY(!EE2L841 # !EE2_settle_cnt[5]);


--EE2L151 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643 at LC1_6_X4
--operation mode is arithmetic

EE2L151 = EE2_settle_cnt[6] $ !EE2L051;

--EE2L251 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643COUT at LC1_6_X4
--operation mode is arithmetic

EE2L251 = CARRY(EE2_settle_cnt[6] & !EE2L051);


--EE2L351 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644 at LC2_6_X4
--operation mode is arithmetic

EE2L351 = EE2_settle_cnt[7] $ EE2L251;

--EE2L451 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644COUT at LC2_6_X4
--operation mode is arithmetic

EE2L451 = CARRY(!EE2L251 # !EE2_settle_cnt[7]);


--EE2L551 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645 at LC3_6_X4
--operation mode is arithmetic

EE2L551 = EE2_settle_cnt[8] $ !EE2L451;

--EE2L651 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645COUT at LC3_6_X4
--operation mode is arithmetic

EE2L651 = CARRY(EE2_settle_cnt[8] & !EE2L451);


--EE2L751 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646 at LC4_6_X4
--operation mode is arithmetic

EE2L751 = EE2_settle_cnt[9] $ EE2L651;

--EE2L851 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646COUT at LC4_6_X4
--operation mode is arithmetic

EE2L851 = CARRY(!EE2L651 # !EE2_settle_cnt[9]);


--EE2L951 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647 at LC5_6_X4
--operation mode is arithmetic

EE2L951 = EE2_settle_cnt[10] $ !EE2L851;

--EE2L061 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647COUT at LC5_6_X4
--operation mode is arithmetic

EE2L061 = CARRY(EE2_settle_cnt[10] & !EE2L851);


--EE2L161 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648 at LC6_6_X4
--operation mode is arithmetic

EE2L161 = EE2_settle_cnt[11] $ EE2L061;

--EE2L261 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648COUT at LC6_6_X4
--operation mode is arithmetic

EE2L261 = CARRY(!EE2L061 # !EE2_settle_cnt[11]);


--EE2L361 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649 at LC7_6_X4
--operation mode is arithmetic

EE2L361 = EE2_settle_cnt[12] $ !EE2L261;

--EE2L461 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649COUT at LC7_6_X4
--operation mode is arithmetic

EE2L461 = CARRY(EE2_settle_cnt[12] & !EE2L261);


--EE2L561 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650 at LC8_6_X4
--operation mode is arithmetic

EE2L561 = EE2_settle_cnt[13] $ EE2L461;

--EE2L661 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650COUT at LC8_6_X4
--operation mode is arithmetic

EE2L661 = CARRY(!EE2L461 # !EE2_settle_cnt[13]);


--EE2L761 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651 at LC9_6_X4
--operation mode is arithmetic

EE2L761 = EE2_settle_cnt[14] $ !EE2L661;

--EE2L861 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651COUT at LC9_6_X4
--operation mode is arithmetic

EE2L861 = CARRY(EE2_settle_cnt[14] & !EE2L661);


--EE2L961 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652 at LC10_6_X4
--operation mode is arithmetic

EE2L961 = EE2_settle_cnt[15] $ EE2L861;

--EE2L071 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652COUT at LC10_6_X4
--operation mode is arithmetic

EE2L071 = CARRY(!EE2L861 # !EE2_settle_cnt[15]);


--EE2L171 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653 at LC1_8_X4
--operation mode is arithmetic

EE2L171 = EE2_settle_cnt[16] $ !EE2L071;

--EE2L271 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653COUT at LC1_8_X4
--operation mode is arithmetic

EE2L271 = CARRY(EE2_settle_cnt[16] & !EE2L071);


--EE2L371 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654 at LC2_8_X4
--operation mode is arithmetic

EE2L371 = EE2_settle_cnt[17] $ EE2L271;

--EE2L471 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654COUT at LC2_8_X4
--operation mode is arithmetic

EE2L471 = CARRY(!EE2L271 # !EE2_settle_cnt[17]);


--EE2L571 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655 at LC3_8_X4
--operation mode is arithmetic

EE2L571 = EE2_settle_cnt[18] $ !EE2L471;

--EE2L671 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655COUT at LC3_8_X4
--operation mode is arithmetic

EE2L671 = CARRY(EE2_settle_cnt[18] & !EE2L471);


--EE2L771 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656 at LC4_8_X4
--operation mode is arithmetic

EE2L771 = EE2_settle_cnt[19] $ EE2L671;

--EE2L871 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656COUT at LC4_8_X4
--operation mode is arithmetic

EE2L871 = CARRY(!EE2L671 # !EE2_settle_cnt[19]);


--EE2L971 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657 at LC5_8_X4
--operation mode is arithmetic

EE2L971 = EE2_settle_cnt[20] $ !EE2L871;

--EE2L081 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657COUT at LC5_8_X4
--operation mode is arithmetic

EE2L081 = CARRY(EE2_settle_cnt[20] & !EE2L871);


--EE2L181 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658 at LC6_8_X4
--operation mode is arithmetic

EE2L181 = EE2_settle_cnt[21] $ EE2L081;

--EE2L281 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658COUT at LC6_8_X4
--operation mode is arithmetic

EE2L281 = CARRY(!EE2L081 # !EE2_settle_cnt[21]);


--EE2L381 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659 at LC7_8_X4
--operation mode is arithmetic

EE2L381 = EE2_settle_cnt[22] $ !EE2L281;

--EE2L481 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659COUT at LC7_8_X4
--operation mode is arithmetic

EE2L481 = CARRY(EE2_settle_cnt[22] & !EE2L281);


--EE2L581 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660 at LC8_8_X4
--operation mode is arithmetic

EE2L581 = EE2_settle_cnt[23] $ EE2L481;

--EE2L681 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660COUT at LC8_8_X4
--operation mode is arithmetic

EE2L681 = CARRY(!EE2L481 # !EE2_settle_cnt[23]);


--EE2L781 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661 at LC9_8_X4
--operation mode is arithmetic

EE2L781 = EE2_settle_cnt[24] $ !EE2L681;

--EE2L881 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661COUT at LC9_8_X4
--operation mode is arithmetic

EE2L881 = CARRY(EE2_settle_cnt[24] & !EE2L681);


--EE2L981 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662 at LC10_8_X4
--operation mode is arithmetic

EE2L981 = EE2_settle_cnt[25] $ EE2L881;

--EE2L091 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662COUT at LC10_8_X4
--operation mode is arithmetic

EE2L091 = CARRY(!EE2L881 # !EE2_settle_cnt[25]);


--EE2L191 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663 at LC1_10_X4
--operation mode is arithmetic

EE2L191 = EE2_settle_cnt[26] $ !EE2L091;

--EE2L291 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663COUT at LC1_10_X4
--operation mode is arithmetic

EE2L291 = CARRY(EE2_settle_cnt[26] & !EE2L091);


--EE2L391 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664 at LC2_10_X4
--operation mode is arithmetic

EE2L391 = EE2_settle_cnt[27] $ EE2L291;

--EE2L491 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664COUT at LC2_10_X4
--operation mode is arithmetic

EE2L491 = CARRY(!EE2L291 # !EE2_settle_cnt[27]);


--EE2L591 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665 at LC3_10_X4
--operation mode is arithmetic

EE2L591 = EE2_settle_cnt[28] $ !EE2L491;

--EE2L691 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665COUT at LC3_10_X4
--operation mode is arithmetic

EE2L691 = CARRY(EE2_settle_cnt[28] & !EE2L491);


--EE2L791 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666 at LC4_10_X4
--operation mode is arithmetic

EE2L791 = EE2_settle_cnt[29] $ EE2L691;

--EE2L891 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666COUT at LC4_10_X4
--operation mode is arithmetic

EE2L891 = CARRY(!EE2L691 # !EE2_settle_cnt[29]);


--EE2L991 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667 at LC5_10_X4
--operation mode is arithmetic

EE2L991 = EE2_settle_cnt[30] $ !EE2L891;

--EE2L002 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667COUT at LC5_10_X4
--operation mode is arithmetic

EE2L002 = CARRY(EE2_settle_cnt[30] & !EE2L891);


--EE2L102 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~668 at LC6_10_X4
--operation mode is normal

EE2L102 = EE2_settle_cnt[31] $ EE2L002;


--EE2L202 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669 at LC1_15_U4
--operation mode is arithmetic

EE2L202 = !EE2_readout_cnt[0];

--EE2L302 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669COUT at LC1_15_U4
--operation mode is arithmetic

EE2L302 = CARRY(EE2_readout_cnt[0]);


--EE2L402 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670 at LC2_15_U4
--operation mode is arithmetic

EE2L402 = EE2_readout_cnt[1] $ EE2L302;

--EE2L502 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670COUT at LC2_15_U4
--operation mode is arithmetic

EE2L502 = CARRY(!EE2L302 # !EE2_readout_cnt[1]);


--EE2L602 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671 at LC3_15_U4
--operation mode is arithmetic

EE2L602 = EE2_readout_cnt[2] $ !EE2L502;

--EE2L702 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671COUT at LC3_15_U4
--operation mode is arithmetic

EE2L702 = CARRY(EE2_readout_cnt[2] & !EE2L502);


--EE2L802 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672 at LC4_15_U4
--operation mode is arithmetic

EE2L802 = EE2_readout_cnt[3] $ EE2L702;

--EE2L902 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672COUT at LC4_15_U4
--operation mode is arithmetic

EE2L902 = CARRY(!EE2L702 # !EE2_readout_cnt[3]);


--EE2L012 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673 at LC5_15_U4
--operation mode is arithmetic

EE2L012 = EE2_readout_cnt[4] $ !EE2L902;

--EE2L112 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673COUT at LC5_15_U4
--operation mode is arithmetic

EE2L112 = CARRY(EE2_readout_cnt[4] & !EE2L902);


--EE2L212 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674 at LC6_15_U4
--operation mode is arithmetic

EE2L212 = EE2_readout_cnt[5] $ EE2L112;

--EE2L312 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674COUT at LC6_15_U4
--operation mode is arithmetic

EE2L312 = CARRY(!EE2L112 # !EE2_readout_cnt[5]);


--EE2L412 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675 at LC7_15_U4
--operation mode is arithmetic

EE2L412 = EE2_readout_cnt[6] $ !EE2L312;

--EE2L512 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675COUT at LC7_15_U4
--operation mode is arithmetic

EE2L512 = CARRY(EE2_readout_cnt[6] & !EE2L312);


--EE2L612 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~676 at LC8_15_U4
--operation mode is normal

EE2L612 = EE2_readout_cnt[7] $ EE2L512;


--EE1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605 at LC5_5_Y4
--operation mode is arithmetic

EE1L77 = !EE1_digitize_cnt[0];

--EE1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605COUT at LC5_5_Y4
--operation mode is arithmetic

EE1L87 = CARRY(EE1_digitize_cnt[0]);


--EE1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606 at LC6_5_Y4
--operation mode is arithmetic

EE1L97 = EE1_digitize_cnt[1] $ EE1L87;

--EE1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606COUT at LC6_5_Y4
--operation mode is arithmetic

EE1L08 = CARRY(!EE1L87 # !EE1_digitize_cnt[1]);


--EE1L18 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607 at LC7_5_Y4
--operation mode is arithmetic

EE1L18 = EE1_digitize_cnt[2] $ !EE1L08;

--EE1L28 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607COUT at LC7_5_Y4
--operation mode is arithmetic

EE1L28 = CARRY(EE1_digitize_cnt[2] & !EE1L08);


--EE1L38 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608 at LC8_5_Y4
--operation mode is arithmetic

EE1L38 = EE1_digitize_cnt[3] $ EE1L28;

--EE1L48 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608COUT at LC8_5_Y4
--operation mode is arithmetic

EE1L48 = CARRY(!EE1L28 # !EE1_digitize_cnt[3]);


--EE1L58 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609 at LC9_5_Y4
--operation mode is arithmetic

EE1L58 = EE1_digitize_cnt[4] $ !EE1L48;

--EE1L68 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609COUT at LC9_5_Y4
--operation mode is arithmetic

EE1L68 = CARRY(EE1_digitize_cnt[4] & !EE1L48);


--EE1L78 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610 at LC10_5_Y4
--operation mode is arithmetic

EE1L78 = EE1_digitize_cnt[5] $ EE1L68;

--EE1L88 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610COUT at LC10_5_Y4
--operation mode is arithmetic

EE1L88 = CARRY(!EE1L68 # !EE1_digitize_cnt[5]);


--EE1L98 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611 at LC1_7_Y4
--operation mode is arithmetic

EE1L98 = EE1_digitize_cnt[6] $ !EE1L88;

--EE1L09 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611COUT at LC1_7_Y4
--operation mode is arithmetic

EE1L09 = CARRY(EE1_digitize_cnt[6] & !EE1L88);


--EE1L19 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612 at LC2_7_Y4
--operation mode is arithmetic

EE1L19 = EE1_digitize_cnt[7] $ EE1L09;

--EE1L29 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612COUT at LC2_7_Y4
--operation mode is arithmetic

EE1L29 = CARRY(!EE1L09 # !EE1_digitize_cnt[7]);


--EE1L39 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613 at LC3_7_Y4
--operation mode is arithmetic

EE1L39 = EE1_digitize_cnt[8] $ !EE1L29;

--EE1L49 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613COUT at LC3_7_Y4
--operation mode is arithmetic

EE1L49 = CARRY(EE1_digitize_cnt[8] & !EE1L29);


--EE1L59 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614 at LC4_7_Y4
--operation mode is arithmetic

EE1L59 = EE1_digitize_cnt[9] $ EE1L49;

--EE1L69 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614COUT at LC4_7_Y4
--operation mode is arithmetic

EE1L69 = CARRY(!EE1L49 # !EE1_digitize_cnt[9]);


--EE1L79 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615 at LC5_7_Y4
--operation mode is arithmetic

EE1L79 = EE1_digitize_cnt[10] $ !EE1L69;

--EE1L89 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615COUT at LC5_7_Y4
--operation mode is arithmetic

EE1L89 = CARRY(EE1_digitize_cnt[10] & !EE1L69);


--EE1L99 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616 at LC6_7_Y4
--operation mode is arithmetic

EE1L99 = EE1_digitize_cnt[11] $ EE1L89;

--EE1L001 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616COUT at LC6_7_Y4
--operation mode is arithmetic

EE1L001 = CARRY(!EE1L89 # !EE1_digitize_cnt[11]);


--EE1L101 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617 at LC7_7_Y4
--operation mode is arithmetic

EE1L101 = EE1_digitize_cnt[12] $ !EE1L001;

--EE1L201 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617COUT at LC7_7_Y4
--operation mode is arithmetic

EE1L201 = CARRY(EE1_digitize_cnt[12] & !EE1L001);


--EE1L301 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618 at LC8_7_Y4
--operation mode is arithmetic

EE1L301 = EE1_digitize_cnt[13] $ EE1L201;

--EE1L401 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618COUT at LC8_7_Y4
--operation mode is arithmetic

EE1L401 = CARRY(!EE1L201 # !EE1_digitize_cnt[13]);


--EE1L501 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619 at LC9_7_Y4
--operation mode is arithmetic

EE1L501 = EE1_digitize_cnt[14] $ !EE1L401;

--EE1L601 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619COUT at LC9_7_Y4
--operation mode is arithmetic

EE1L601 = CARRY(EE1_digitize_cnt[14] & !EE1L401);


--EE1L701 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620 at LC10_7_Y4
--operation mode is arithmetic

EE1L701 = EE1_digitize_cnt[15] $ EE1L601;

--EE1L801 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620COUT at LC10_7_Y4
--operation mode is arithmetic

EE1L801 = CARRY(!EE1L601 # !EE1_digitize_cnt[15]);


--EE1L901 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621 at LC1_9_Y4
--operation mode is arithmetic

EE1L901 = EE1_digitize_cnt[16] $ !EE1L801;

--EE1L011 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621COUT at LC1_9_Y4
--operation mode is arithmetic

EE1L011 = CARRY(EE1_digitize_cnt[16] & !EE1L801);


--EE1L111 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622 at LC2_9_Y4
--operation mode is arithmetic

EE1L111 = EE1_digitize_cnt[17] $ EE1L011;

--EE1L211 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622COUT at LC2_9_Y4
--operation mode is arithmetic

EE1L211 = CARRY(!EE1L011 # !EE1_digitize_cnt[17]);


--EE1L311 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623 at LC3_9_Y4
--operation mode is arithmetic

EE1L311 = EE1_digitize_cnt[18] $ !EE1L211;

--EE1L411 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623COUT at LC3_9_Y4
--operation mode is arithmetic

EE1L411 = CARRY(EE1_digitize_cnt[18] & !EE1L211);


--EE1L511 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624 at LC4_9_Y4
--operation mode is arithmetic

EE1L511 = EE1_digitize_cnt[19] $ EE1L411;

--EE1L611 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624COUT at LC4_9_Y4
--operation mode is arithmetic

EE1L611 = CARRY(!EE1L411 # !EE1_digitize_cnt[19]);


--EE1L711 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625 at LC5_9_Y4
--operation mode is arithmetic

EE1L711 = EE1_digitize_cnt[20] $ !EE1L611;

--EE1L811 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625COUT at LC5_9_Y4
--operation mode is arithmetic

EE1L811 = CARRY(EE1_digitize_cnt[20] & !EE1L611);


--EE1L911 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626 at LC6_9_Y4
--operation mode is arithmetic

EE1L911 = EE1_digitize_cnt[21] $ EE1L811;

--EE1L021 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626COUT at LC6_9_Y4
--operation mode is arithmetic

EE1L021 = CARRY(!EE1L811 # !EE1_digitize_cnt[21]);


--EE1L121 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627 at LC7_9_Y4
--operation mode is arithmetic

EE1L121 = EE1_digitize_cnt[22] $ !EE1L021;

--EE1L221 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627COUT at LC7_9_Y4
--operation mode is arithmetic

EE1L221 = CARRY(EE1_digitize_cnt[22] & !EE1L021);


--EE1L321 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628 at LC8_9_Y4
--operation mode is arithmetic

EE1L321 = EE1_digitize_cnt[23] $ EE1L221;

--EE1L421 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628COUT at LC8_9_Y4
--operation mode is arithmetic

EE1L421 = CARRY(!EE1L221 # !EE1_digitize_cnt[23]);


--EE1L521 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629 at LC9_9_Y4
--operation mode is arithmetic

EE1L521 = EE1_digitize_cnt[24] $ !EE1L421;

--EE1L621 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629COUT at LC9_9_Y4
--operation mode is arithmetic

EE1L621 = CARRY(EE1_digitize_cnt[24] & !EE1L421);


--EE1L721 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630 at LC10_9_Y4
--operation mode is arithmetic

EE1L721 = EE1_digitize_cnt[25] $ EE1L621;

--EE1L821 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630COUT at LC10_9_Y4
--operation mode is arithmetic

EE1L821 = CARRY(!EE1L621 # !EE1_digitize_cnt[25]);


--EE1L921 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631 at LC1_11_Y4
--operation mode is arithmetic

EE1L921 = EE1_digitize_cnt[26] $ !EE1L821;

--EE1L031 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631COUT at LC1_11_Y4
--operation mode is arithmetic

EE1L031 = CARRY(EE1_digitize_cnt[26] & !EE1L821);


--EE1L131 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632 at LC2_11_Y4
--operation mode is arithmetic

EE1L131 = EE1_digitize_cnt[27] $ EE1L031;

--EE1L231 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632COUT at LC2_11_Y4
--operation mode is arithmetic

EE1L231 = CARRY(!EE1L031 # !EE1_digitize_cnt[27]);


--EE1L331 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633 at LC3_11_Y4
--operation mode is arithmetic

EE1L331 = EE1_digitize_cnt[28] $ !EE1L231;

--EE1L431 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633COUT at LC3_11_Y4
--operation mode is arithmetic

EE1L431 = CARRY(EE1_digitize_cnt[28] & !EE1L231);


--EE1L531 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634 at LC4_11_Y4
--operation mode is arithmetic

EE1L531 = EE1_digitize_cnt[29] $ EE1L431;

--EE1L631 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634COUT at LC4_11_Y4
--operation mode is arithmetic

EE1L631 = CARRY(!EE1L431 # !EE1_digitize_cnt[29]);


--EE1L731 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635 at LC5_11_Y4
--operation mode is arithmetic

EE1L731 = EE1_digitize_cnt[30] $ !EE1L631;

--EE1L831 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635COUT at LC5_11_Y4
--operation mode is arithmetic

EE1L831 = CARRY(EE1_digitize_cnt[30] & !EE1L631);


--EE1L931 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~636 at LC6_11_Y4
--operation mode is normal

EE1L931 = EE1L831 $ EE1_digitize_cnt[31];


--EE1L041 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637 at LC5_8_R4
--operation mode is arithmetic

EE1L041 = !EE1_settle_cnt[0];

--EE1L141 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637COUT at LC5_8_R4
--operation mode is arithmetic

EE1L141 = CARRY(EE1_settle_cnt[0]);


--EE1L241 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638 at LC6_8_R4
--operation mode is arithmetic

EE1L241 = EE1_settle_cnt[1] $ EE1L141;

--EE1L341 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638COUT at LC6_8_R4
--operation mode is arithmetic

EE1L341 = CARRY(!EE1L141 # !EE1_settle_cnt[1]);


--EE1L441 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639 at LC7_8_R4
--operation mode is arithmetic

EE1L441 = EE1_settle_cnt[2] $ !EE1L341;

--EE1L541 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639COUT at LC7_8_R4
--operation mode is arithmetic

EE1L541 = CARRY(EE1_settle_cnt[2] & !EE1L341);


--EE1L641 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640 at LC8_8_R4
--operation mode is arithmetic

EE1L641 = EE1_settle_cnt[3] $ EE1L541;

--EE1L741 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640COUT at LC8_8_R4
--operation mode is arithmetic

EE1L741 = CARRY(!EE1L541 # !EE1_settle_cnt[3]);


--EE1L841 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641 at LC9_8_R4
--operation mode is arithmetic

EE1L841 = EE1_settle_cnt[4] $ !EE1L741;

--EE1L941 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641COUT at LC9_8_R4
--operation mode is arithmetic

EE1L941 = CARRY(EE1_settle_cnt[4] & !EE1L741);


--EE1L051 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642 at LC10_8_R4
--operation mode is arithmetic

EE1L051 = EE1_settle_cnt[5] $ EE1L941;

--EE1L151 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642COUT at LC10_8_R4
--operation mode is arithmetic

EE1L151 = CARRY(!EE1L941 # !EE1_settle_cnt[5]);


--EE1L251 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643 at LC1_10_R4
--operation mode is arithmetic

EE1L251 = EE1_settle_cnt[6] $ !EE1L151;

--EE1L351 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643COUT at LC1_10_R4
--operation mode is arithmetic

EE1L351 = CARRY(EE1_settle_cnt[6] & !EE1L151);


--EE1L451 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644 at LC2_10_R4
--operation mode is arithmetic

EE1L451 = EE1_settle_cnt[7] $ EE1L351;

--EE1L551 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644COUT at LC2_10_R4
--operation mode is arithmetic

EE1L551 = CARRY(!EE1L351 # !EE1_settle_cnt[7]);


--EE1L651 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645 at LC3_10_R4
--operation mode is arithmetic

EE1L651 = EE1_settle_cnt[8] $ !EE1L551;

--EE1L751 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645COUT at LC3_10_R4
--operation mode is arithmetic

EE1L751 = CARRY(EE1_settle_cnt[8] & !EE1L551);


--EE1L851 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646 at LC4_10_R4
--operation mode is arithmetic

EE1L851 = EE1_settle_cnt[9] $ EE1L751;

--EE1L951 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646COUT at LC4_10_R4
--operation mode is arithmetic

EE1L951 = CARRY(!EE1L751 # !EE1_settle_cnt[9]);


--EE1L061 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647 at LC5_10_R4
--operation mode is arithmetic

EE1L061 = EE1_settle_cnt[10] $ !EE1L951;

--EE1L161 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647COUT at LC5_10_R4
--operation mode is arithmetic

EE1L161 = CARRY(EE1_settle_cnt[10] & !EE1L951);


--EE1L261 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648 at LC6_10_R4
--operation mode is arithmetic

EE1L261 = EE1_settle_cnt[11] $ EE1L161;

--EE1L361 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648COUT at LC6_10_R4
--operation mode is arithmetic

EE1L361 = CARRY(!EE1L161 # !EE1_settle_cnt[11]);


--EE1L461 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649 at LC7_10_R4
--operation mode is arithmetic

EE1L461 = EE1_settle_cnt[12] $ !EE1L361;

--EE1L561 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649COUT at LC7_10_R4
--operation mode is arithmetic

EE1L561 = CARRY(EE1_settle_cnt[12] & !EE1L361);


--EE1L661 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650 at LC8_10_R4
--operation mode is arithmetic

EE1L661 = EE1_settle_cnt[13] $ EE1L561;

--EE1L761 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650COUT at LC8_10_R4
--operation mode is arithmetic

EE1L761 = CARRY(!EE1L561 # !EE1_settle_cnt[13]);


--EE1L861 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651 at LC9_10_R4
--operation mode is arithmetic

EE1L861 = EE1_settle_cnt[14] $ !EE1L761;

--EE1L961 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651COUT at LC9_10_R4
--operation mode is arithmetic

EE1L961 = CARRY(EE1_settle_cnt[14] & !EE1L761);


--EE1L071 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652 at LC10_10_R4
--operation mode is arithmetic

EE1L071 = EE1_settle_cnt[15] $ EE1L961;

--EE1L171 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652COUT at LC10_10_R4
--operation mode is arithmetic

EE1L171 = CARRY(!EE1L961 # !EE1_settle_cnt[15]);


--EE1L271 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653 at LC1_12_R4
--operation mode is arithmetic

EE1L271 = EE1_settle_cnt[16] $ !EE1L171;

--EE1L371 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653COUT at LC1_12_R4
--operation mode is arithmetic

EE1L371 = CARRY(EE1_settle_cnt[16] & !EE1L171);


--EE1L471 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654 at LC2_12_R4
--operation mode is arithmetic

EE1L471 = EE1_settle_cnt[17] $ EE1L371;

--EE1L571 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654COUT at LC2_12_R4
--operation mode is arithmetic

EE1L571 = CARRY(!EE1L371 # !EE1_settle_cnt[17]);


--EE1L671 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655 at LC3_12_R4
--operation mode is arithmetic

EE1L671 = EE1_settle_cnt[18] $ !EE1L571;

--EE1L771 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655COUT at LC3_12_R4
--operation mode is arithmetic

EE1L771 = CARRY(EE1_settle_cnt[18] & !EE1L571);


--EE1L871 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656 at LC4_12_R4
--operation mode is arithmetic

EE1L871 = EE1_settle_cnt[19] $ EE1L771;

--EE1L971 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656COUT at LC4_12_R4
--operation mode is arithmetic

EE1L971 = CARRY(!EE1L771 # !EE1_settle_cnt[19]);


--EE1L081 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657 at LC5_12_R4
--operation mode is arithmetic

EE1L081 = EE1_settle_cnt[20] $ !EE1L971;

--EE1L181 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657COUT at LC5_12_R4
--operation mode is arithmetic

EE1L181 = CARRY(EE1_settle_cnt[20] & !EE1L971);


--EE1L281 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658 at LC6_12_R4
--operation mode is arithmetic

EE1L281 = EE1_settle_cnt[21] $ EE1L181;

--EE1L381 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658COUT at LC6_12_R4
--operation mode is arithmetic

EE1L381 = CARRY(!EE1L181 # !EE1_settle_cnt[21]);


--EE1L481 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659 at LC7_12_R4
--operation mode is arithmetic

EE1L481 = EE1_settle_cnt[22] $ !EE1L381;

--EE1L581 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659COUT at LC7_12_R4
--operation mode is arithmetic

EE1L581 = CARRY(EE1_settle_cnt[22] & !EE1L381);


--EE1L681 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660 at LC8_12_R4
--operation mode is arithmetic

EE1L681 = EE1_settle_cnt[23] $ EE1L581;

--EE1L781 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660COUT at LC8_12_R4
--operation mode is arithmetic

EE1L781 = CARRY(!EE1L581 # !EE1_settle_cnt[23]);


--EE1L881 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661 at LC9_12_R4
--operation mode is arithmetic

EE1L881 = EE1_settle_cnt[24] $ !EE1L781;

--EE1L981 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661COUT at LC9_12_R4
--operation mode is arithmetic

EE1L981 = CARRY(EE1_settle_cnt[24] & !EE1L781);


--EE1L091 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662 at LC10_12_R4
--operation mode is arithmetic

EE1L091 = EE1_settle_cnt[25] $ EE1L981;

--EE1L191 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662COUT at LC10_12_R4
--operation mode is arithmetic

EE1L191 = CARRY(!EE1L981 # !EE1_settle_cnt[25]);


--EE1L291 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663 at LC1_14_R4
--operation mode is arithmetic

EE1L291 = EE1_settle_cnt[26] $ !EE1L191;

--EE1L391 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663COUT at LC1_14_R4
--operation mode is arithmetic

EE1L391 = CARRY(EE1_settle_cnt[26] & !EE1L191);


--EE1L491 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664 at LC2_14_R4
--operation mode is arithmetic

EE1L491 = EE1_settle_cnt[27] $ EE1L391;

--EE1L591 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664COUT at LC2_14_R4
--operation mode is arithmetic

EE1L591 = CARRY(!EE1L391 # !EE1_settle_cnt[27]);


--EE1L691 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665 at LC3_14_R4
--operation mode is arithmetic

EE1L691 = EE1_settle_cnt[28] $ !EE1L591;

--EE1L791 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665COUT at LC3_14_R4
--operation mode is arithmetic

EE1L791 = CARRY(EE1_settle_cnt[28] & !EE1L591);


--EE1L891 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666 at LC4_14_R4
--operation mode is arithmetic

EE1L891 = EE1_settle_cnt[29] $ EE1L791;

--EE1L991 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666COUT at LC4_14_R4
--operation mode is arithmetic

EE1L991 = CARRY(!EE1L791 # !EE1_settle_cnt[29]);


--EE1L002 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667 at LC5_14_R4
--operation mode is arithmetic

EE1L002 = EE1_settle_cnt[30] $ !EE1L991;

--EE1L102 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667COUT at LC5_14_R4
--operation mode is arithmetic

EE1L102 = CARRY(EE1_settle_cnt[30] & !EE1L991);


--EE1L202 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~668 at LC6_14_R4
--operation mode is normal

EE1L202 = EE1L102 $ EE1_settle_cnt[31];


--EE1L302 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669 at LC3_15_O4
--operation mode is arithmetic

EE1L302 = !EE1_readout_cnt[0];

--EE1L402 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669COUT at LC3_15_O4
--operation mode is arithmetic

EE1L402 = CARRY(EE1_readout_cnt[0]);


--EE1L502 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670 at LC4_15_O4
--operation mode is arithmetic

EE1L502 = EE1_readout_cnt[1] $ EE1L402;

--EE1L602 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670COUT at LC4_15_O4
--operation mode is arithmetic

EE1L602 = CARRY(!EE1L402 # !EE1_readout_cnt[1]);


--EE1L702 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671 at LC5_15_O4
--operation mode is arithmetic

EE1L702 = EE1_readout_cnt[2] $ !EE1L602;

--EE1L802 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671COUT at LC5_15_O4
--operation mode is arithmetic

EE1L802 = CARRY(EE1_readout_cnt[2] & !EE1L602);


--EE1L902 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672 at LC6_15_O4
--operation mode is arithmetic

EE1L902 = EE1_readout_cnt[3] $ EE1L802;

--EE1L012 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672COUT at LC6_15_O4
--operation mode is arithmetic

EE1L012 = CARRY(!EE1L802 # !EE1_readout_cnt[3]);


--EE1L112 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673 at LC7_15_O4
--operation mode is arithmetic

EE1L112 = EE1_readout_cnt[4] $ !EE1L012;

--EE1L212 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673COUT at LC7_15_O4
--operation mode is arithmetic

EE1L212 = CARRY(EE1_readout_cnt[4] & !EE1L012);


--EE1L312 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674 at LC8_15_O4
--operation mode is arithmetic

EE1L312 = EE1_readout_cnt[5] $ EE1L212;

--EE1L412 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674COUT at LC8_15_O4
--operation mode is arithmetic

EE1L412 = CARRY(!EE1L212 # !EE1_readout_cnt[5]);


--EE1L512 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675 at LC9_15_O4
--operation mode is arithmetic

EE1L512 = EE1_readout_cnt[6] $ !EE1L412;

--EE1L612 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675COUT at LC9_15_O4
--operation mode is arithmetic

EE1L612 = CARRY(EE1_readout_cnt[6] & !EE1L412);


--EE1L712 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~676 at LC10_15_O4
--operation mode is normal

EE1L712 = EE1L612 $ EE1_readout_cnt[7];


--H1_second_cnt[0] is rate_meters:inst_rate_meters|second_cnt[0] at LC3_5_U1
--operation mode is counter

H1_second_cnt[0]_lut_out = !H1_second_cnt[0];
H1_second_cnt[0]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[0]_lut_out);
H1_second_cnt[0] = DFFE(H1_second_cnt[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L323 is rate_meters:inst_rate_meters|second_cnt[0]~COUT at LC3_5_U1
--operation mode is counter

H1L323 = CARRY(!H1_second_cnt[0]);


--H1_second_cnt[1] is rate_meters:inst_rate_meters|second_cnt[1] at LC4_5_U1
--operation mode is counter

H1_second_cnt[1]_lut_out = H1_second_cnt[1] $ H1L323;
H1_second_cnt[1]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[1]_lut_out);
H1_second_cnt[1] = DFFE(H1_second_cnt[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L523 is rate_meters:inst_rate_meters|second_cnt[1]~COUT at LC4_5_U1
--operation mode is counter

H1L523 = CARRY(!H1L323 # !H1_second_cnt[1]);


--H1_second_cnt[2] is rate_meters:inst_rate_meters|second_cnt[2] at LC5_5_U1
--operation mode is counter

H1_second_cnt[2]_lut_out = H1_second_cnt[2] $ !H1L523;
H1_second_cnt[2]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[2]_lut_out);
H1_second_cnt[2] = DFFE(H1_second_cnt[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L723 is rate_meters:inst_rate_meters|second_cnt[2]~COUT at LC5_5_U1
--operation mode is counter

H1L723 = CARRY(H1_second_cnt[2] & !H1L523);


--H1_second_cnt[3] is rate_meters:inst_rate_meters|second_cnt[3] at LC6_5_U1
--operation mode is counter

H1_second_cnt[3]_lut_out = H1_second_cnt[3] $ H1L723;
H1_second_cnt[3]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[3]_lut_out);
H1_second_cnt[3] = DFFE(H1_second_cnt[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L923 is rate_meters:inst_rate_meters|second_cnt[3]~COUT at LC6_5_U1
--operation mode is counter

H1L923 = CARRY(!H1L723 # !H1_second_cnt[3]);


--H1_second_cnt[4] is rate_meters:inst_rate_meters|second_cnt[4] at LC7_5_U1
--operation mode is counter

H1_second_cnt[4]_lut_out = H1_second_cnt[4] $ !H1L923;
H1_second_cnt[4]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[4]_lut_out);
H1_second_cnt[4] = DFFE(H1_second_cnt[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L133 is rate_meters:inst_rate_meters|second_cnt[4]~COUT at LC7_5_U1
--operation mode is counter

H1L133 = CARRY(H1_second_cnt[4] & !H1L923);


--H1_second_cnt[5] is rate_meters:inst_rate_meters|second_cnt[5] at LC8_5_U1
--operation mode is counter

H1_second_cnt[5]_lut_out = H1_second_cnt[5] $ H1L133;
H1_second_cnt[5]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[5]_lut_out);
H1_second_cnt[5] = DFFE(H1_second_cnt[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L333 is rate_meters:inst_rate_meters|second_cnt[5]~COUT at LC8_5_U1
--operation mode is counter

H1L333 = CARRY(!H1L133 # !H1_second_cnt[5]);


--H1_second_cnt[6] is rate_meters:inst_rate_meters|second_cnt[6] at LC9_5_U1
--operation mode is counter

H1_second_cnt[6]_lut_out = H1_second_cnt[6] $ !H1L333;
H1_second_cnt[6]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[6]_lut_out);
H1_second_cnt[6] = DFFE(H1_second_cnt[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L533 is rate_meters:inst_rate_meters|second_cnt[6]~COUT at LC9_5_U1
--operation mode is counter

H1L533 = CARRY(H1_second_cnt[6] & !H1L333);


--H1_second_cnt[7] is rate_meters:inst_rate_meters|second_cnt[7] at LC10_5_U1
--operation mode is counter

H1_second_cnt[7]_lut_out = H1_second_cnt[7] $ H1L533;
H1_second_cnt[7]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[7]_lut_out);
H1_second_cnt[7] = DFFE(H1_second_cnt[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L733 is rate_meters:inst_rate_meters|second_cnt[7]~COUT at LC10_5_U1
--operation mode is counter

H1L733 = CARRY(!H1L533 # !H1_second_cnt[7]);


--H1_second_cnt[8] is rate_meters:inst_rate_meters|second_cnt[8] at LC1_7_U1
--operation mode is counter

H1_second_cnt[8]_lut_out = H1_second_cnt[8] $ !H1L733;
H1_second_cnt[8]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[8]_lut_out);
H1_second_cnt[8] = DFFE(H1_second_cnt[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L933 is rate_meters:inst_rate_meters|second_cnt[8]~COUT at LC1_7_U1
--operation mode is counter

H1L933 = CARRY(!H1_second_cnt[8] & !H1L733);


--H1_second_cnt[9] is rate_meters:inst_rate_meters|second_cnt[9] at LC2_7_U1
--operation mode is counter

H1_second_cnt[9]_lut_out = H1_second_cnt[9] $ H1L933;
H1_second_cnt[9]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[9]_lut_out);
H1_second_cnt[9] = DFFE(H1_second_cnt[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L143 is rate_meters:inst_rate_meters|second_cnt[9]~COUT at LC2_7_U1
--operation mode is counter

H1L143 = CARRY(H1_second_cnt[9] # !H1L933);


--H1_second_cnt[10] is rate_meters:inst_rate_meters|second_cnt[10] at LC3_7_U1
--operation mode is counter

H1_second_cnt[10]_lut_out = H1_second_cnt[10] $ !H1L143;
H1_second_cnt[10]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[10]_lut_out);
H1_second_cnt[10] = DFFE(H1_second_cnt[10]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L343 is rate_meters:inst_rate_meters|second_cnt[10]~COUT at LC3_7_U1
--operation mode is counter

H1L343 = CARRY(H1_second_cnt[10] & !H1L143);


--H1_second_cnt[11] is rate_meters:inst_rate_meters|second_cnt[11] at LC4_7_U1
--operation mode is counter

H1_second_cnt[11]_lut_out = H1_second_cnt[11] $ H1L343;
H1_second_cnt[11]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[11]_lut_out);
H1_second_cnt[11] = DFFE(H1_second_cnt[11]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L543 is rate_meters:inst_rate_meters|second_cnt[11]~COUT at LC4_7_U1
--operation mode is counter

H1L543 = CARRY(!H1L343 # !H1_second_cnt[11]);


--H1_second_cnt[12] is rate_meters:inst_rate_meters|second_cnt[12] at LC5_7_U1
--operation mode is counter

H1_second_cnt[12]_lut_out = H1_second_cnt[12] $ !H1L543;
H1_second_cnt[12]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[12]_lut_out);
H1_second_cnt[12] = DFFE(H1_second_cnt[12]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L743 is rate_meters:inst_rate_meters|second_cnt[12]~COUT at LC5_7_U1
--operation mode is counter

H1L743 = CARRY(!H1_second_cnt[12] & !H1L543);


--H1_second_cnt[13] is rate_meters:inst_rate_meters|second_cnt[13] at LC6_7_U1
--operation mode is counter

H1_second_cnt[13]_lut_out = H1_second_cnt[13] $ H1L743;
H1_second_cnt[13]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[13]_lut_out);
H1_second_cnt[13] = DFFE(H1_second_cnt[13]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L943 is rate_meters:inst_rate_meters|second_cnt[13]~COUT at LC6_7_U1
--operation mode is counter

H1L943 = CARRY(!H1L743 # !H1_second_cnt[13]);


--H1_second_cnt[14] is rate_meters:inst_rate_meters|second_cnt[14] at LC7_7_U1
--operation mode is counter

H1_second_cnt[14]_lut_out = H1_second_cnt[14] $ !H1L943;
H1_second_cnt[14]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[14]_lut_out);
H1_second_cnt[14] = DFFE(H1_second_cnt[14]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L153 is rate_meters:inst_rate_meters|second_cnt[14]~COUT at LC7_7_U1
--operation mode is counter

H1L153 = CARRY(!H1_second_cnt[14] & !H1L943);


--H1_second_cnt[15] is rate_meters:inst_rate_meters|second_cnt[15] at LC8_7_U1
--operation mode is counter

H1_second_cnt[15]_lut_out = H1_second_cnt[15] $ H1L153;
H1_second_cnt[15]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[15]_lut_out);
H1_second_cnt[15] = DFFE(H1_second_cnt[15]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L353 is rate_meters:inst_rate_meters|second_cnt[15]~COUT at LC8_7_U1
--operation mode is counter

H1L353 = CARRY(H1_second_cnt[15] # !H1L153);


--H1_second_cnt[16] is rate_meters:inst_rate_meters|second_cnt[16] at LC9_7_U1
--operation mode is counter

H1_second_cnt[16]_lut_out = H1_second_cnt[16] $ !H1L353;
H1_second_cnt[16]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[16]_lut_out);
H1_second_cnt[16] = DFFE(H1_second_cnt[16]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L553 is rate_meters:inst_rate_meters|second_cnt[16]~COUT at LC9_7_U1
--operation mode is counter

H1L553 = CARRY(H1_second_cnt[16] & !H1L353);


--H1_second_cnt[17] is rate_meters:inst_rate_meters|second_cnt[17] at LC10_7_U1
--operation mode is counter

H1_second_cnt[17]_lut_out = H1_second_cnt[17] $ H1L553;
H1_second_cnt[17]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[17]_lut_out);
H1_second_cnt[17] = DFFE(H1_second_cnt[17]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L753 is rate_meters:inst_rate_meters|second_cnt[17]~COUT at LC10_7_U1
--operation mode is counter

H1L753 = CARRY(H1_second_cnt[17] # !H1L553);


--H1_second_cnt[18] is rate_meters:inst_rate_meters|second_cnt[18] at LC1_9_U1
--operation mode is counter

H1_second_cnt[18]_lut_out = H1_second_cnt[18] $ !H1L753;
H1_second_cnt[18]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[18]_lut_out);
H1_second_cnt[18] = DFFE(H1_second_cnt[18]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L953 is rate_meters:inst_rate_meters|second_cnt[18]~COUT at LC1_9_U1
--operation mode is counter

H1L953 = CARRY(!H1_second_cnt[18] & !H1L753);


--H1_second_cnt[19] is rate_meters:inst_rate_meters|second_cnt[19] at LC2_9_U1
--operation mode is counter

H1_second_cnt[19]_lut_out = H1_second_cnt[19] $ H1L953;
H1_second_cnt[19]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[19]_lut_out);
H1_second_cnt[19] = DFFE(H1_second_cnt[19]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L163 is rate_meters:inst_rate_meters|second_cnt[19]~COUT at LC2_9_U1
--operation mode is counter

H1L163 = CARRY(H1_second_cnt[19] # !H1L953);


--H1_second_cnt[20] is rate_meters:inst_rate_meters|second_cnt[20] at LC3_9_U1
--operation mode is counter

H1_second_cnt[20]_lut_out = H1_second_cnt[20] $ !H1L163;
H1_second_cnt[20]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[20]_lut_out);
H1_second_cnt[20] = DFFE(H1_second_cnt[20]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L363 is rate_meters:inst_rate_meters|second_cnt[20]~COUT at LC3_9_U1
--operation mode is counter

H1L363 = CARRY(H1_second_cnt[20] & !H1L163);


--H1_second_cnt[21] is rate_meters:inst_rate_meters|second_cnt[21] at LC4_9_U1
--operation mode is counter

H1_second_cnt[21]_lut_out = H1_second_cnt[21] $ H1L363;
H1_second_cnt[21]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[21]_lut_out);
H1_second_cnt[21] = DFFE(H1_second_cnt[21]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L563 is rate_meters:inst_rate_meters|second_cnt[21]~COUT at LC4_9_U1
--operation mode is counter

H1L563 = CARRY(!H1L363 # !H1_second_cnt[21]);


--H1_second_cnt[22] is rate_meters:inst_rate_meters|second_cnt[22] at LC5_9_U1
--operation mode is counter

H1_second_cnt[22]_lut_out = H1_second_cnt[22] $ !H1L563;
H1_second_cnt[22]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[22]_lut_out);
H1_second_cnt[22] = DFFE(H1_second_cnt[22]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L763 is rate_meters:inst_rate_meters|second_cnt[22]~COUT at LC5_9_U1
--operation mode is counter

H1L763 = CARRY(!H1_second_cnt[22] & !H1L563);


--H1_second_cnt[23] is rate_meters:inst_rate_meters|second_cnt[23] at LC6_9_U1
--operation mode is counter

H1_second_cnt[23]_lut_out = H1_second_cnt[23] $ H1L763;
H1_second_cnt[23]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[23]_lut_out);
H1_second_cnt[23] = DFFE(H1_second_cnt[23]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L963 is rate_meters:inst_rate_meters|second_cnt[23]~COUT at LC6_9_U1
--operation mode is counter

H1L963 = CARRY(H1_second_cnt[23] # !H1L763);


--H1_second_cnt[24] is rate_meters:inst_rate_meters|second_cnt[24] at LC7_9_U1
--operation mode is counter

H1_second_cnt[24]_lut_out = H1_second_cnt[24] $ !H1L963;
H1_second_cnt[24]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[24]_lut_out);
H1_second_cnt[24] = DFFE(H1_second_cnt[24]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L173 is rate_meters:inst_rate_meters|second_cnt[24]~COUT at LC7_9_U1
--operation mode is counter

H1L173 = CARRY(H1_second_cnt[24] & !H1L963);


--H1_second_cnt[25] is rate_meters:inst_rate_meters|second_cnt[25] at LC8_9_U1
--operation mode is counter

H1_second_cnt[25]_lut_out = H1_second_cnt[25] $ H1L173;
H1_second_cnt[25]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[25]_lut_out);
H1_second_cnt[25] = DFFE(H1_second_cnt[25]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--H1L373 is rate_meters:inst_rate_meters|second_cnt[25]~COUT at LC8_9_U1
--operation mode is counter

H1L373 = CARRY(H1_second_cnt[25] # !H1L173);


--H1_second_cnt[26] is rate_meters:inst_rate_meters|second_cnt[26] at LC9_9_U1
--operation mode is normal

H1_second_cnt[26]_lut_out = H1_second_cnt[26] $ !H1L373;
H1_second_cnt[26]_sload_eqn = (H1L001 & ~GND) # (!H1L001 & H1_second_cnt[26]_lut_out);
H1_second_cnt[26] = DFFE(H1_second_cnt[26]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--H1_lockout_sn[0] is rate_meters:inst_rate_meters|lockout_sn[0] at LC2_12_K1
--operation mode is counter

H1_lockout_sn[0]_lut_out = !H1_lockout_sn[0];
H1_lockout_sn[0]_sload_eqn = (H1L401 & H1L411) # (!H1L401 & H1_lockout_sn[0]_lut_out);
H1_lockout_sn[0] = DFFE(H1_lockout_sn[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_i598);

--H1L761 is rate_meters:inst_rate_meters|lockout_sn[0]~COUT at LC2_12_K1
--operation mode is counter

H1L761 = CARRY(H1_lockout_sn[0]);


--H1_lockout_sn[1] is rate_meters:inst_rate_meters|lockout_sn[1] at LC3_12_K1
--operation mode is counter

H1_lockout_sn[1]_lut_out = H1_lockout_sn[1] $ H1L761;
H1_lockout_sn[1]_sload_eqn = (H1L401 & H1L311) # (!H1L401 & H1_lockout_sn[1]_lut_out);
H1_lockout_sn[1] = DFFE(H1_lockout_sn[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_i598);

--H1L961 is rate_meters:inst_rate_meters|lockout_sn[1]~COUT at LC3_12_K1
--operation mode is counter

H1L961 = CARRY(!H1L761 # !H1_lockout_sn[1]);


--H1_lockout_sn[2] is rate_meters:inst_rate_meters|lockout_sn[2] at LC4_12_K1
--operation mode is counter

H1_lockout_sn[2]_lut_out = H1_lockout_sn[2] $ !H1L961;
H1_lockout_sn[2]_sload_eqn = (H1L401 & H1L211) # (!H1L401 & H1_lockout_sn[2]_lut_out);
H1_lockout_sn[2] = DFFE(H1_lockout_sn[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_i598);

--H1L171 is rate_meters:inst_rate_meters|lockout_sn[2]~COUT at LC4_12_K1
--operation mode is counter

H1L171 = CARRY(H1_lockout_sn[2] & !H1L961);


--H1_lockout_sn[3] is rate_meters:inst_rate_meters|lockout_sn[3] at LC5_12_K1
--operation mode is counter

H1_lockout_sn[3]_lut_out = H1_lockout_sn[3] $ H1L171;
H1_lockout_sn[3]_sload_eqn = (H1L401 & H1L111) # (!H1L401 & H1_lockout_sn[3]_lut_out);
H1_lockout_sn[3] = DFFE(H1_lockout_sn[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_i598);

--H1L371 is rate_meters:inst_rate_meters|lockout_sn[3]~COUT at LC5_12_K1
--operation mode is counter

H1L371 = CARRY(!H1L171 # !H1_lockout_sn[3]);


--H1_lockout_sn[4] is rate_meters:inst_rate_meters|lockout_sn[4] at LC6_12_K1
--operation mode is counter

H1_lockout_sn[4]_lut_out = H1_lockout_sn[4] $ !H1L371;
H1_lockout_sn[4]_sload_eqn = (H1L401 & H1L011) # (!H1L401 & H1_lockout_sn[4]_lut_out);
H1_lockout_sn[4] = DFFE(H1_lockout_sn[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_i598);

--H1L571 is rate_meters:inst_rate_meters|lockout_sn[4]~COUT at LC6_12_K1
--operation mode is counter

H1L571 = CARRY(H1_lockout_sn[4] & !H1L371);


--H1_lockout_sn[5] is rate_meters:inst_rate_meters|lockout_sn[5] at LC7_12_K1
--operation mode is counter

H1_lockout_sn[5]_lut_out = H1_lockout_sn[5] $ H1L571;
H1_lockout_sn[5]_sload_eqn = (H1L401 & H1L901) # (!H1L401 & H1_lockout_sn[5]_lut_out);
H1_lockout_sn[5] = DFFE(H1_lockout_sn[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_i598);

--H1L771 is rate_meters:inst_rate_meters|lockout_sn[5]~COUT at LC7_12_K1
--operation mode is counter

H1L771 = CARRY(!H1L571 # !H1_lockout_sn[5]);


--H1_lockout_sn[6] is rate_meters:inst_rate_meters|lockout_sn[6] at LC8_12_K1
--operation mode is counter

H1_lockout_sn[6]_lut_out = H1_lockout_sn[6] $ !H1L771;
H1_lockout_sn[6]_sload_eqn = (H1L401 & H1L801) # (!H1L401 & H1_lockout_sn[6]_lut_out);
H1_lockout_sn[6] = DFFE(H1_lockout_sn[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_i598);

--H1L971 is rate_meters:inst_rate_meters|lockout_sn[6]~COUT at LC8_12_K1
--operation mode is counter

H1L971 = CARRY(H1_lockout_sn[6] & !H1L771);


--H1_lockout_sn[7] is rate_meters:inst_rate_meters|lockout_sn[7] at LC9_12_K1
--operation mode is counter

H1_lockout_sn[7]_lut_out = H1_lockout_sn[7] $ H1L971;
H1_lockout_sn[7]_sload_eqn = (H1L401 & H1L701) # (!H1L401 & H1_lockout_sn[7]_lut_out);
H1_lockout_sn[7] = DFFE(H1_lockout_sn[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_i598);

--H1L181 is rate_meters:inst_rate_meters|lockout_sn[7]~COUT at LC9_12_K1
--operation mode is counter

H1L181 = CARRY(!H1L971 # !H1_lockout_sn[7]);


--H1_lockout_sn[8] is rate_meters:inst_rate_meters|lockout_sn[8] at LC10_12_K1
--operation mode is normal

H1_lockout_sn[8]_lut_out = H1L181 $ !H1_lockout_sn[8];
H1_lockout_sn[8]_sload_eqn = (H1L401 & ~GND) # (!H1L401 & H1_lockout_sn[8]_lut_out);
H1_lockout_sn[8] = DFFE(H1_lockout_sn[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_i598);


--P72_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[9] at LC10_15_Y1
--operation mode is normal

P72_q[9]_lut_out = P72_q[9] $ P72L91;
P72_q[9]_sload_eqn = (H1L37 & H1L47) # (!H1L37 & P72_q[9]_lut_out);
P72_q[9] = DFFE(P72_q[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);


--P72_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[8] at LC9_15_Y1
--operation mode is counter

P72_q[8]_lut_out = P72_q[8] $ !P72L71;
P72_q[8]_sload_eqn = (H1L37 & H1L57) # (!H1L37 & P72_q[8]_lut_out);
P72_q[8] = DFFE(P72_q[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P72L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_15_Y1
--operation mode is counter

P72L91 = CARRY(P72_q[8] & !P72L71);


--P72_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[7] at LC8_15_Y1
--operation mode is counter

P72_q[7]_lut_out = P72_q[7] $ P72L51;
P72_q[7]_sload_eqn = (H1L37 & H1L67) # (!H1L37 & P72_q[7]_lut_out);
P72_q[7] = DFFE(P72_q[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P72L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_15_Y1
--operation mode is counter

P72L71 = CARRY(!P72L51 # !P72_q[7]);


--P72_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[6] at LC7_15_Y1
--operation mode is counter

P72_q[6]_lut_out = P72_q[6] $ !P72L31;
P72_q[6]_sload_eqn = (H1L37 & H1L77) # (!H1L37 & P72_q[6]_lut_out);
P72_q[6] = DFFE(P72_q[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P72L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_15_Y1
--operation mode is counter

P72L51 = CARRY(P72_q[6] & !P72L31);


--P72_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[5] at LC6_15_Y1
--operation mode is counter

P72_q[5]_lut_out = P72_q[5] $ P72L11;
P72_q[5]_sload_eqn = (H1L37 & H1L87) # (!H1L37 & P72_q[5]_lut_out);
P72_q[5] = DFFE(P72_q[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P72L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_15_Y1
--operation mode is counter

P72L31 = CARRY(!P72L11 # !P72_q[5]);


--P72_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[4] at LC5_15_Y1
--operation mode is counter

P72_q[4]_lut_out = P72_q[4] $ !P72L9;
P72_q[4]_sload_eqn = (H1L37 & H1L97) # (!H1L37 & P72_q[4]_lut_out);
P72_q[4] = DFFE(P72_q[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P72L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_15_Y1
--operation mode is counter

P72L11 = CARRY(P72_q[4] & !P72L9);


--P72_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[3] at LC4_15_Y1
--operation mode is counter

P72_q[3]_lut_out = P72_q[3] $ P72L7;
P72_q[3]_sload_eqn = (H1L37 & H1L08) # (!H1L37 & P72_q[3]_lut_out);
P72_q[3] = DFFE(P72_q[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P72L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_15_Y1
--operation mode is counter

P72L9 = CARRY(!P72L7 # !P72_q[3]);


--P72_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[2] at LC3_15_Y1
--operation mode is counter

P72_q[2]_lut_out = P72_q[2] $ !P72L5;
P72_q[2]_sload_eqn = (H1L37 & H1L18) # (!H1L37 & P72_q[2]_lut_out);
P72_q[2] = DFFE(P72_q[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P72L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_15_Y1
--operation mode is counter

P72L7 = CARRY(P72_q[2] & !P72L5);


--P72_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[1] at LC2_15_Y1
--operation mode is counter

P72_q[1]_lut_out = P72_q[1] $ P72L3;
P72_q[1]_sload_eqn = (H1L37 & H1L28) # (!H1L37 & P72_q[1]_lut_out);
P72_q[1] = DFFE(P72_q[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P72L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_15_Y1
--operation mode is counter

P72L5 = CARRY(!P72L3 # !P72_q[1]);


--P72_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|q[0] at LC1_15_Y1
--operation mode is qfbk_counter

P72_q[0]_lut_out = !P72_q[0];
P72_q[0]_sload_eqn = (H1L37 & H1L38) # (!H1L37 & P72_q[0]_lut_out);
P72_q[0] = DFFE(P72_q[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P72L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_15_Y1
--operation mode is qfbk_counter

P72L3 = CARRY(P72_q[0]);


--P82_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[9] at LC10_6_Y1
--operation mode is normal

P82_q[9]_lut_out = P82L91 $ P82_q[9];
P82_q[9]_sload_eqn = (H1L98 & H1L09) # (!H1L98 & P82_q[9]_lut_out);
P82_q[9] = DFFE(P82_q[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);


--P82_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[8] at LC9_6_Y1
--operation mode is counter

P82_q[8]_lut_out = P82_q[8] $ !P82L71;
P82_q[8]_sload_eqn = (H1L98 & H1L19) # (!H1L98 & P82_q[8]_lut_out);
P82_q[8] = DFFE(P82_q[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P82L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_Y1
--operation mode is counter

P82L91 = CARRY(P82_q[8] & !P82L71);


--P82_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[7] at LC8_6_Y1
--operation mode is counter

P82_q[7]_lut_out = P82_q[7] $ P82L51;
P82_q[7]_sload_eqn = (H1L98 & H1L29) # (!H1L98 & P82_q[7]_lut_out);
P82_q[7] = DFFE(P82_q[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P82L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_Y1
--operation mode is counter

P82L71 = CARRY(!P82L51 # !P82_q[7]);


--P82_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[6] at LC7_6_Y1
--operation mode is counter

P82_q[6]_lut_out = P82_q[6] $ !P82L31;
P82_q[6]_sload_eqn = (H1L98 & H1L39) # (!H1L98 & P82_q[6]_lut_out);
P82_q[6] = DFFE(P82_q[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P82L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_Y1
--operation mode is counter

P82L51 = CARRY(P82_q[6] & !P82L31);


--P82_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[5] at LC6_6_Y1
--operation mode is counter

P82_q[5]_lut_out = P82_q[5] $ P82L11;
P82_q[5]_sload_eqn = (H1L98 & H1L49) # (!H1L98 & P82_q[5]_lut_out);
P82_q[5] = DFFE(P82_q[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P82L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_Y1
--operation mode is counter

P82L31 = CARRY(!P82L11 # !P82_q[5]);


--P82_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[4] at LC5_6_Y1
--operation mode is counter

P82_q[4]_lut_out = P82_q[4] $ !P82L9;
P82_q[4]_sload_eqn = (H1L98 & H1L59) # (!H1L98 & P82_q[4]_lut_out);
P82_q[4] = DFFE(P82_q[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P82L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_Y1
--operation mode is counter

P82L11 = CARRY(P82_q[4] & !P82L9);


--P82_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[3] at LC4_6_Y1
--operation mode is counter

P82_q[3]_lut_out = P82_q[3] $ P82L7;
P82_q[3]_sload_eqn = (H1L98 & H1L69) # (!H1L98 & P82_q[3]_lut_out);
P82_q[3] = DFFE(P82_q[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P82L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_Y1
--operation mode is counter

P82L9 = CARRY(!P82L7 # !P82_q[3]);


--P82_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[2] at LC3_6_Y1
--operation mode is counter

P82_q[2]_lut_out = P82_q[2] $ !P82L5;
P82_q[2]_sload_eqn = (H1L98 & H1L79) # (!H1L98 & P82_q[2]_lut_out);
P82_q[2] = DFFE(P82_q[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P82L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_Y1
--operation mode is counter

P82L7 = CARRY(P82_q[2] & !P82L5);


--P82_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[1] at LC2_6_Y1
--operation mode is counter

P82_q[1]_lut_out = P82_q[1] $ P82L3;
P82_q[1]_sload_eqn = (H1L98 & H1L89) # (!H1L98 & P82_q[1]_lut_out);
P82_q[1] = DFFE(P82_q[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P82L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_Y1
--operation mode is counter

P82L5 = CARRY(!P82L3 # !P82_q[1]);


--P82_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|q[0] at LC1_6_Y1
--operation mode is qfbk_counter

P82_q[0]_lut_out = !P82_q[0];
P82_q[0]_sload_eqn = (H1L98 & H1L99) # (!H1L98 & P82_q[0]_lut_out);
P82_q[0] = DFFE(P82_q[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , !H1_second_cnt[26]);

--P82L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_Y1
--operation mode is qfbk_counter

P82L3 = CARRY(P82_q[0]);


--P13_q[3] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[3] at LC4_13_K1
--operation mode is normal

P13_q[3]_lut_out = P13L7 $ P13_q[3];
P13_q[3]_sload_eqn = (H1L911 & H1L221) # (!H1L911 & P13_q[3]_lut_out);
P13_q[3]_reg_input = P13_q[3]_sload_eqn & !H1_i598;
P13_q[3] = DFFE(P13_q[3]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--P13_q[2] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[2] at LC3_13_K1
--operation mode is counter

P13_q[2]_lut_out = P13_q[2] $ !P13L5;
P13_q[2]_sload_eqn = (H1L911 & H1L321) # (!H1L911 & P13_q[2]_lut_out);
P13_q[2]_reg_input = P13_q[2]_sload_eqn & !H1_i598;
P13_q[2] = DFFE(P13_q[2]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P13L7 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_K1
--operation mode is counter

P13L7 = CARRY(P13_q[2] & !P13L5);


--P13_q[1] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[1] at LC2_13_K1
--operation mode is counter

P13_q[1]_lut_out = P13_q[1] $ P13L3;
P13_q[1]_sload_eqn = (H1L911 & H1L421) # (!H1L911 & P13_q[1]_lut_out);
P13_q[1]_reg_input = P13_q[1]_sload_eqn & !H1_i598;
P13_q[1] = DFFE(P13_q[1]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P13L5 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_K1
--operation mode is counter

P13L5 = CARRY(!P13L3 # !P13_q[1]);


--P13_q[0] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[0] at LC1_13_K1
--operation mode is qfbk_counter

P13_q[0]_lut_out = !P13_q[0];
P13_q[0]_sload_eqn = (H1L911 & H1L521) # (!H1L911 & P13_q[0]_lut_out);
P13_q[0]_reg_input = P13_q[0]_sload_eqn & !H1_i598;
P13_q[0] = DFFE(P13_q[0]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P13L3 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_K1
--operation mode is qfbk_counter

P13L3 = CARRY(P13_q[0]);


--P92_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[31] at LC2_15_N1
--operation mode is normal

P92_q[31]_lut_out = P92_q[31] $ (P92L36 & H1_i289);
P92_q[31]_sload_eqn = (H1_second_cnt[26] & H1L4) # (!H1_second_cnt[26] & P92_q[31]_lut_out);
P92_q[31] = DFFE(P92_q[31]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--P92_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[30] at LC1_15_N1
--operation mode is counter

P92_q[30]_lut_out = P92_q[30] $ (H1_i289 & !P92L16);
P92_q[30]_sload_eqn = (H1_second_cnt[26] & H1L5) # (!H1_second_cnt[26] & P92_q[30]_lut_out);
P92_q[30] = DFFE(P92_q[30]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L36 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_15_N1
--operation mode is counter

P92L36 = CARRY(P92_q[30] & !P92L16);


--P92_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[29] at LC10_13_N1
--operation mode is counter

P92_q[29]_lut_out = P92_q[29] $ (H1_i289 & P92L95);
P92_q[29]_sload_eqn = (H1_second_cnt[26] & H1L6) # (!H1_second_cnt[26] & P92_q[29]_lut_out);
P92_q[29] = DFFE(P92_q[29]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L16 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_13_N1
--operation mode is counter

P92L16 = CARRY(!P92L95 # !P92_q[29]);


--P92_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[28] at LC9_13_N1
--operation mode is counter

P92_q[28]_lut_out = P92_q[28] $ (H1_i289 & !P92L75);
P92_q[28]_sload_eqn = (H1_second_cnt[26] & H1L7) # (!H1_second_cnt[26] & P92_q[28]_lut_out);
P92_q[28] = DFFE(P92_q[28]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L95 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_13_N1
--operation mode is counter

P92L95 = CARRY(P92_q[28] & !P92L75);


--P92_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[27] at LC8_13_N1
--operation mode is counter

P92_q[27]_lut_out = P92_q[27] $ (H1_i289 & P92L55);
P92_q[27]_sload_eqn = (H1_second_cnt[26] & H1L8) # (!H1_second_cnt[26] & P92_q[27]_lut_out);
P92_q[27] = DFFE(P92_q[27]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L75 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_13_N1
--operation mode is counter

P92L75 = CARRY(!P92L55 # !P92_q[27]);


--P92_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[26] at LC7_13_N1
--operation mode is counter

P92_q[26]_lut_out = P92_q[26] $ (H1_i289 & !P92L35);
P92_q[26]_sload_eqn = (H1_second_cnt[26] & H1L9) # (!H1_second_cnt[26] & P92_q[26]_lut_out);
P92_q[26] = DFFE(P92_q[26]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L55 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_13_N1
--operation mode is counter

P92L55 = CARRY(P92_q[26] & !P92L35);


--P92_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[25] at LC6_13_N1
--operation mode is counter

P92_q[25]_lut_out = P92_q[25] $ (H1_i289 & P92L15);
P92_q[25]_sload_eqn = (H1_second_cnt[26] & H1L01) # (!H1_second_cnt[26] & P92_q[25]_lut_out);
P92_q[25] = DFFE(P92_q[25]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L35 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_13_N1
--operation mode is counter

P92L35 = CARRY(!P92L15 # !P92_q[25]);


--P92_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[24] at LC5_13_N1
--operation mode is counter

P92_q[24]_lut_out = P92_q[24] $ (H1_i289 & !P92L94);
P92_q[24]_sload_eqn = (H1_second_cnt[26] & H1L11) # (!H1_second_cnt[26] & P92_q[24]_lut_out);
P92_q[24] = DFFE(P92_q[24]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L15 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_13_N1
--operation mode is counter

P92L15 = CARRY(P92_q[24] & !P92L94);


--P92_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[23] at LC4_13_N1
--operation mode is counter

P92_q[23]_lut_out = P92_q[23] $ (H1_i289 & P92L74);
P92_q[23]_sload_eqn = (H1_second_cnt[26] & H1L21) # (!H1_second_cnt[26] & P92_q[23]_lut_out);
P92_q[23] = DFFE(P92_q[23]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L94 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_13_N1
--operation mode is counter

P92L94 = CARRY(!P92L74 # !P92_q[23]);


--P92_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[22] at LC3_13_N1
--operation mode is counter

P92_q[22]_lut_out = P92_q[22] $ (H1_i289 & !P92L54);
P92_q[22]_sload_eqn = (H1_second_cnt[26] & H1L31) # (!H1_second_cnt[26] & P92_q[22]_lut_out);
P92_q[22] = DFFE(P92_q[22]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L74 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_13_N1
--operation mode is counter

P92L74 = CARRY(P92_q[22] & !P92L54);


--P92_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[21] at LC2_13_N1
--operation mode is counter

P92_q[21]_lut_out = P92_q[21] $ (H1_i289 & P92L34);
P92_q[21]_sload_eqn = (H1_second_cnt[26] & H1L41) # (!H1_second_cnt[26] & P92_q[21]_lut_out);
P92_q[21] = DFFE(P92_q[21]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L54 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_13_N1
--operation mode is counter

P92L54 = CARRY(!P92L34 # !P92_q[21]);


--P92_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[20] at LC1_13_N1
--operation mode is counter

P92_q[20]_lut_out = P92_q[20] $ (H1_i289 & !P92L14);
P92_q[20]_sload_eqn = (H1_second_cnt[26] & H1L51) # (!H1_second_cnt[26] & P92_q[20]_lut_out);
P92_q[20] = DFFE(P92_q[20]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L34 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_13_N1
--operation mode is counter

P92L34 = CARRY(P92_q[20] & !P92L14);


--P92_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[19] at LC10_11_N1
--operation mode is counter

P92_q[19]_lut_out = P92_q[19] $ (H1_i289 & P92L93);
P92_q[19]_sload_eqn = (H1_second_cnt[26] & H1L61) # (!H1_second_cnt[26] & P92_q[19]_lut_out);
P92_q[19] = DFFE(P92_q[19]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L14 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_11_N1
--operation mode is counter

P92L14 = CARRY(!P92L93 # !P92_q[19]);


--P92_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[18] at LC9_11_N1
--operation mode is counter

P92_q[18]_lut_out = P92_q[18] $ (H1_i289 & !P92L73);
P92_q[18]_sload_eqn = (H1_second_cnt[26] & H1L71) # (!H1_second_cnt[26] & P92_q[18]_lut_out);
P92_q[18] = DFFE(P92_q[18]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L93 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_11_N1
--operation mode is counter

P92L93 = CARRY(P92_q[18] & !P92L73);


--P92_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[17] at LC8_11_N1
--operation mode is counter

P92_q[17]_lut_out = P92_q[17] $ (H1_i289 & P92L53);
P92_q[17]_sload_eqn = (H1_second_cnt[26] & H1L81) # (!H1_second_cnt[26] & P92_q[17]_lut_out);
P92_q[17] = DFFE(P92_q[17]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L73 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_11_N1
--operation mode is counter

P92L73 = CARRY(!P92L53 # !P92_q[17]);


--P92_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[16] at LC7_11_N1
--operation mode is counter

P92_q[16]_lut_out = P92_q[16] $ (H1_i289 & !P92L33);
P92_q[16]_sload_eqn = (H1_second_cnt[26] & H1L91) # (!H1_second_cnt[26] & P92_q[16]_lut_out);
P92_q[16] = DFFE(P92_q[16]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L53 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_11_N1
--operation mode is counter

P92L53 = CARRY(P92_q[16] & !P92L33);


--P92_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[15] at LC6_11_N1
--operation mode is counter

P92_q[15]_lut_out = P92_q[15] $ (H1_i289 & P92L13);
P92_q[15]_sload_eqn = (H1_second_cnt[26] & H1L02) # (!H1_second_cnt[26] & P92_q[15]_lut_out);
P92_q[15] = DFFE(P92_q[15]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L33 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_11_N1
--operation mode is counter

P92L33 = CARRY(!P92L13 # !P92_q[15]);


--P92_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[14] at LC5_11_N1
--operation mode is counter

P92_q[14]_lut_out = P92_q[14] $ (H1_i289 & !P92L92);
P92_q[14]_sload_eqn = (H1_second_cnt[26] & H1L12) # (!H1_second_cnt[26] & P92_q[14]_lut_out);
P92_q[14] = DFFE(P92_q[14]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L13 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_11_N1
--operation mode is counter

P92L13 = CARRY(P92_q[14] & !P92L92);


--P92_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[13] at LC4_11_N1
--operation mode is counter

P92_q[13]_lut_out = P92_q[13] $ (H1_i289 & P92L72);
P92_q[13]_sload_eqn = (H1_second_cnt[26] & H1L22) # (!H1_second_cnt[26] & P92_q[13]_lut_out);
P92_q[13] = DFFE(P92_q[13]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L92 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_11_N1
--operation mode is counter

P92L92 = CARRY(!P92L72 # !P92_q[13]);


--P92_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[12] at LC3_11_N1
--operation mode is counter

P92_q[12]_lut_out = P92_q[12] $ (H1_i289 & !P92L52);
P92_q[12]_sload_eqn = (H1_second_cnt[26] & H1L32) # (!H1_second_cnt[26] & P92_q[12]_lut_out);
P92_q[12] = DFFE(P92_q[12]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L72 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_11_N1
--operation mode is counter

P92L72 = CARRY(P92_q[12] & !P92L52);


--P92_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[11] at LC2_11_N1
--operation mode is counter

P92_q[11]_lut_out = P92_q[11] $ (H1_i289 & P92L32);
P92_q[11]_sload_eqn = (H1_second_cnt[26] & H1L42) # (!H1_second_cnt[26] & P92_q[11]_lut_out);
P92_q[11] = DFFE(P92_q[11]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L52 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_11_N1
--operation mode is counter

P92L52 = CARRY(!P92L32 # !P92_q[11]);


--P92_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[10] at LC1_11_N1
--operation mode is counter

P92_q[10]_lut_out = P92_q[10] $ (H1_i289 & !P92L12);
P92_q[10]_sload_eqn = (H1_second_cnt[26] & H1L52) # (!H1_second_cnt[26] & P92_q[10]_lut_out);
P92_q[10] = DFFE(P92_q[10]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L32 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_11_N1
--operation mode is counter

P92L32 = CARRY(P92_q[10] & !P92L12);


--P92_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[9] at LC10_9_N1
--operation mode is counter

P92_q[9]_lut_out = P92_q[9] $ (H1_i289 & P92L91);
P92_q[9]_sload_eqn = (H1_second_cnt[26] & H1L62) # (!H1_second_cnt[26] & P92_q[9]_lut_out);
P92_q[9] = DFFE(P92_q[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L12 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_9_N1
--operation mode is counter

P92L12 = CARRY(!P92L91 # !P92_q[9]);


--P92_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[8] at LC9_9_N1
--operation mode is counter

P92_q[8]_lut_out = P92_q[8] $ (H1_i289 & !P92L71);
P92_q[8]_sload_eqn = (H1_second_cnt[26] & H1L72) # (!H1_second_cnt[26] & P92_q[8]_lut_out);
P92_q[8] = DFFE(P92_q[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L91 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_9_N1
--operation mode is counter

P92L91 = CARRY(P92_q[8] & !P92L71);


--P92_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[7] at LC8_9_N1
--operation mode is counter

P92_q[7]_lut_out = P92_q[7] $ (H1_i289 & P92L51);
P92_q[7]_sload_eqn = (H1_second_cnt[26] & H1L82) # (!H1_second_cnt[26] & P92_q[7]_lut_out);
P92_q[7] = DFFE(P92_q[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L71 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_9_N1
--operation mode is counter

P92L71 = CARRY(!P92L51 # !P92_q[7]);


--P92_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[6] at LC7_9_N1
--operation mode is counter

P92_q[6]_lut_out = P92_q[6] $ (H1_i289 & !P92L31);
P92_q[6]_sload_eqn = (H1_second_cnt[26] & H1L92) # (!H1_second_cnt[26] & P92_q[6]_lut_out);
P92_q[6] = DFFE(P92_q[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L51 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_N1
--operation mode is counter

P92L51 = CARRY(P92_q[6] & !P92L31);


--P92_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[5] at LC6_9_N1
--operation mode is counter

P92_q[5]_lut_out = P92_q[5] $ (H1_i289 & P92L11);
P92_q[5]_sload_eqn = (H1_second_cnt[26] & H1L03) # (!H1_second_cnt[26] & P92_q[5]_lut_out);
P92_q[5] = DFFE(P92_q[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L31 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_N1
--operation mode is counter

P92L31 = CARRY(!P92L11 # !P92_q[5]);


--P92_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[4] at LC5_9_N1
--operation mode is counter

P92_q[4]_lut_out = P92_q[4] $ (H1_i289 & !P92L9);
P92_q[4]_sload_eqn = (H1_second_cnt[26] & H1L13) # (!H1_second_cnt[26] & P92_q[4]_lut_out);
P92_q[4] = DFFE(P92_q[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L11 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_N1
--operation mode is counter

P92L11 = CARRY(P92_q[4] & !P92L9);


--P92_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[3] at LC4_9_N1
--operation mode is counter

P92_q[3]_lut_out = P92_q[3] $ (H1_i289 & P92L7);
P92_q[3]_sload_eqn = (H1_second_cnt[26] & H1L23) # (!H1_second_cnt[26] & P92_q[3]_lut_out);
P92_q[3] = DFFE(P92_q[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L9 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_N1
--operation mode is counter

P92L9 = CARRY(!P92L7 # !P92_q[3]);


--P92_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[2] at LC3_9_N1
--operation mode is counter

P92_q[2]_lut_out = P92_q[2] $ (H1_i289 & !P92L5);
P92_q[2]_sload_eqn = (H1_second_cnt[26] & H1L33) # (!H1_second_cnt[26] & P92_q[2]_lut_out);
P92_q[2] = DFFE(P92_q[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L7 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_N1
--operation mode is counter

P92L7 = CARRY(P92_q[2] & !P92L5);


--P92_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[1] at LC2_9_N1
--operation mode is counter

P92_q[1]_lut_out = P92_q[1] $ (H1_i289 & P92L3);
P92_q[1]_sload_eqn = (H1_second_cnt[26] & H1L43) # (!H1_second_cnt[26] & P92_q[1]_lut_out);
P92_q[1] = DFFE(P92_q[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L5 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_N1
--operation mode is counter

P92L5 = CARRY(!P92L3 # !P92_q[1]);


--P92_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[0] at LC1_9_N1
--operation mode is qfbk_counter

P92_q[0]_lut_out = H1_i289 $ P92_q[0];
P92_q[0]_sload_eqn = (H1_second_cnt[26] & H1L53) # (!H1_second_cnt[26] & P92_q[0]_lut_out);
P92_q[0] = DFFE(P92_q[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P92L3 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_N1
--operation mode is qfbk_counter

P92L3 = CARRY(P92_q[0]);


--P03_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[31] at LC2_11_T1
--operation mode is normal

P03_q[31]_lut_out = P03_q[31] $ (P03L36 & H1_i354);
P03_q[31]_sload_eqn = (H1_second_cnt[26] & H1L63) # (!H1_second_cnt[26] & P03_q[31]_lut_out);
P03_q[31] = DFFE(P03_q[31]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--P03_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[30] at LC1_11_T1
--operation mode is counter

P03_q[30]_lut_out = P03_q[30] $ (H1_i354 & !P03L16);
P03_q[30]_sload_eqn = (H1_second_cnt[26] & H1L73) # (!H1_second_cnt[26] & P03_q[30]_lut_out);
P03_q[30] = DFFE(P03_q[30]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L36 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_11_T1
--operation mode is counter

P03L36 = CARRY(P03_q[30] & !P03L16);


--P03_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[29] at LC10_9_T1
--operation mode is counter

P03_q[29]_lut_out = P03_q[29] $ (H1_i354 & P03L95);
P03_q[29]_sload_eqn = (H1_second_cnt[26] & H1L83) # (!H1_second_cnt[26] & P03_q[29]_lut_out);
P03_q[29] = DFFE(P03_q[29]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L16 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_9_T1
--operation mode is counter

P03L16 = CARRY(!P03L95 # !P03_q[29]);


--P03_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[28] at LC9_9_T1
--operation mode is counter

P03_q[28]_lut_out = P03_q[28] $ (H1_i354 & !P03L75);
P03_q[28]_sload_eqn = (H1_second_cnt[26] & H1L93) # (!H1_second_cnt[26] & P03_q[28]_lut_out);
P03_q[28] = DFFE(P03_q[28]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L95 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_9_T1
--operation mode is counter

P03L95 = CARRY(P03_q[28] & !P03L75);


--P03_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[27] at LC8_9_T1
--operation mode is counter

P03_q[27]_lut_out = P03_q[27] $ (H1_i354 & P03L55);
P03_q[27]_sload_eqn = (H1_second_cnt[26] & H1L04) # (!H1_second_cnt[26] & P03_q[27]_lut_out);
P03_q[27] = DFFE(P03_q[27]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L75 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_9_T1
--operation mode is counter

P03L75 = CARRY(!P03L55 # !P03_q[27]);


--P03_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[26] at LC7_9_T1
--operation mode is counter

P03_q[26]_lut_out = P03_q[26] $ (H1_i354 & !P03L35);
P03_q[26]_sload_eqn = (H1_second_cnt[26] & H1L14) # (!H1_second_cnt[26] & P03_q[26]_lut_out);
P03_q[26] = DFFE(P03_q[26]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L55 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_9_T1
--operation mode is counter

P03L55 = CARRY(P03_q[26] & !P03L35);


--P03_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[25] at LC6_9_T1
--operation mode is counter

P03_q[25]_lut_out = P03_q[25] $ (H1_i354 & P03L15);
P03_q[25]_sload_eqn = (H1_second_cnt[26] & H1L24) # (!H1_second_cnt[26] & P03_q[25]_lut_out);
P03_q[25] = DFFE(P03_q[25]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L35 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_9_T1
--operation mode is counter

P03L35 = CARRY(!P03L15 # !P03_q[25]);


--P03_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[24] at LC5_9_T1
--operation mode is counter

P03_q[24]_lut_out = P03_q[24] $ (H1_i354 & !P03L94);
P03_q[24]_sload_eqn = (H1_second_cnt[26] & H1L34) # (!H1_second_cnt[26] & P03_q[24]_lut_out);
P03_q[24] = DFFE(P03_q[24]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L15 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_9_T1
--operation mode is counter

P03L15 = CARRY(P03_q[24] & !P03L94);


--P03_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[23] at LC4_9_T1
--operation mode is counter

P03_q[23]_lut_out = P03_q[23] $ (H1_i354 & P03L74);
P03_q[23]_sload_eqn = (H1_second_cnt[26] & H1L44) # (!H1_second_cnt[26] & P03_q[23]_lut_out);
P03_q[23] = DFFE(P03_q[23]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L94 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_9_T1
--operation mode is counter

P03L94 = CARRY(!P03L74 # !P03_q[23]);


--P03_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[22] at LC3_9_T1
--operation mode is counter

P03_q[22]_lut_out = P03_q[22] $ (H1_i354 & !P03L54);
P03_q[22]_sload_eqn = (H1_second_cnt[26] & H1L54) # (!H1_second_cnt[26] & P03_q[22]_lut_out);
P03_q[22] = DFFE(P03_q[22]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L74 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_9_T1
--operation mode is counter

P03L74 = CARRY(P03_q[22] & !P03L54);


--P03_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[21] at LC2_9_T1
--operation mode is counter

P03_q[21]_lut_out = P03_q[21] $ (H1_i354 & P03L34);
P03_q[21]_sload_eqn = (H1_second_cnt[26] & H1L64) # (!H1_second_cnt[26] & P03_q[21]_lut_out);
P03_q[21] = DFFE(P03_q[21]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L54 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_9_T1
--operation mode is counter

P03L54 = CARRY(!P03L34 # !P03_q[21]);


--P03_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[20] at LC1_9_T1
--operation mode is counter

P03_q[20]_lut_out = P03_q[20] $ (H1_i354 & !P03L14);
P03_q[20]_sload_eqn = (H1_second_cnt[26] & H1L74) # (!H1_second_cnt[26] & P03_q[20]_lut_out);
P03_q[20] = DFFE(P03_q[20]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L34 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_9_T1
--operation mode is counter

P03L34 = CARRY(P03_q[20] & !P03L14);


--P03_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[19] at LC10_7_T1
--operation mode is counter

P03_q[19]_lut_out = P03_q[19] $ (H1_i354 & P03L93);
P03_q[19]_sload_eqn = (H1_second_cnt[26] & H1L84) # (!H1_second_cnt[26] & P03_q[19]_lut_out);
P03_q[19] = DFFE(P03_q[19]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L14 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_7_T1
--operation mode is counter

P03L14 = CARRY(!P03L93 # !P03_q[19]);


--P03_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[18] at LC9_7_T1
--operation mode is counter

P03_q[18]_lut_out = P03_q[18] $ (H1_i354 & !P03L73);
P03_q[18]_sload_eqn = (H1_second_cnt[26] & H1L94) # (!H1_second_cnt[26] & P03_q[18]_lut_out);
P03_q[18] = DFFE(P03_q[18]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L93 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_7_T1
--operation mode is counter

P03L93 = CARRY(P03_q[18] & !P03L73);


--P03_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[17] at LC8_7_T1
--operation mode is counter

P03_q[17]_lut_out = P03_q[17] $ (H1_i354 & P03L53);
P03_q[17]_sload_eqn = (H1_second_cnt[26] & H1L05) # (!H1_second_cnt[26] & P03_q[17]_lut_out);
P03_q[17] = DFFE(P03_q[17]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L73 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_7_T1
--operation mode is counter

P03L73 = CARRY(!P03L53 # !P03_q[17]);


--P03_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[16] at LC7_7_T1
--operation mode is counter

P03_q[16]_lut_out = P03_q[16] $ (H1_i354 & !P03L33);
P03_q[16]_sload_eqn = (H1_second_cnt[26] & H1L15) # (!H1_second_cnt[26] & P03_q[16]_lut_out);
P03_q[16] = DFFE(P03_q[16]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L53 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_7_T1
--operation mode is counter

P03L53 = CARRY(P03_q[16] & !P03L33);


--P03_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[15] at LC6_7_T1
--operation mode is counter

P03_q[15]_lut_out = P03_q[15] $ (H1_i354 & P03L13);
P03_q[15]_sload_eqn = (H1_second_cnt[26] & H1L25) # (!H1_second_cnt[26] & P03_q[15]_lut_out);
P03_q[15] = DFFE(P03_q[15]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L33 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_7_T1
--operation mode is counter

P03L33 = CARRY(!P03L13 # !P03_q[15]);


--P03_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[14] at LC5_7_T1
--operation mode is counter

P03_q[14]_lut_out = P03_q[14] $ (H1_i354 & !P03L92);
P03_q[14]_sload_eqn = (H1_second_cnt[26] & H1L35) # (!H1_second_cnt[26] & P03_q[14]_lut_out);
P03_q[14] = DFFE(P03_q[14]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L13 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_7_T1
--operation mode is counter

P03L13 = CARRY(P03_q[14] & !P03L92);


--P03_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[13] at LC4_7_T1
--operation mode is counter

P03_q[13]_lut_out = P03_q[13] $ (H1_i354 & P03L72);
P03_q[13]_sload_eqn = (H1_second_cnt[26] & H1L45) # (!H1_second_cnt[26] & P03_q[13]_lut_out);
P03_q[13] = DFFE(P03_q[13]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L92 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_7_T1
--operation mode is counter

P03L92 = CARRY(!P03L72 # !P03_q[13]);


--P03_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[12] at LC3_7_T1
--operation mode is counter

P03_q[12]_lut_out = P03_q[12] $ (H1_i354 & !P03L52);
P03_q[12]_sload_eqn = (H1_second_cnt[26] & H1L55) # (!H1_second_cnt[26] & P03_q[12]_lut_out);
P03_q[12] = DFFE(P03_q[12]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L72 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_7_T1
--operation mode is counter

P03L72 = CARRY(P03_q[12] & !P03L52);


--P03_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[11] at LC2_7_T1
--operation mode is counter

P03_q[11]_lut_out = P03_q[11] $ (H1_i354 & P03L32);
P03_q[11]_sload_eqn = (H1_second_cnt[26] & H1L65) # (!H1_second_cnt[26] & P03_q[11]_lut_out);
P03_q[11] = DFFE(P03_q[11]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L52 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_7_T1
--operation mode is counter

P03L52 = CARRY(!P03L32 # !P03_q[11]);


--P03_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[10] at LC1_7_T1
--operation mode is counter

P03_q[10]_lut_out = P03_q[10] $ (H1_i354 & !P03L12);
P03_q[10]_sload_eqn = (H1_second_cnt[26] & H1L75) # (!H1_second_cnt[26] & P03_q[10]_lut_out);
P03_q[10] = DFFE(P03_q[10]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L32 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_T1
--operation mode is counter

P03L32 = CARRY(P03_q[10] & !P03L12);


--P03_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[9] at LC10_5_T1
--operation mode is counter

P03_q[9]_lut_out = P03_q[9] $ (H1_i354 & P03L91);
P03_q[9]_sload_eqn = (H1_second_cnt[26] & H1L85) # (!H1_second_cnt[26] & P03_q[9]_lut_out);
P03_q[9] = DFFE(P03_q[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L12 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_T1
--operation mode is counter

P03L12 = CARRY(!P03L91 # !P03_q[9]);


--P03_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[8] at LC9_5_T1
--operation mode is counter

P03_q[8]_lut_out = P03_q[8] $ (H1_i354 & !P03L71);
P03_q[8]_sload_eqn = (H1_second_cnt[26] & H1L95) # (!H1_second_cnt[26] & P03_q[8]_lut_out);
P03_q[8] = DFFE(P03_q[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L91 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_T1
--operation mode is counter

P03L91 = CARRY(P03_q[8] & !P03L71);


--P03_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[7] at LC8_5_T1
--operation mode is counter

P03_q[7]_lut_out = P03_q[7] $ (H1_i354 & P03L51);
P03_q[7]_sload_eqn = (H1_second_cnt[26] & H1L06) # (!H1_second_cnt[26] & P03_q[7]_lut_out);
P03_q[7] = DFFE(P03_q[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L71 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_T1
--operation mode is counter

P03L71 = CARRY(!P03L51 # !P03_q[7]);


--P03_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[6] at LC7_5_T1
--operation mode is counter

P03_q[6]_lut_out = P03_q[6] $ (H1_i354 & !P03L31);
P03_q[6]_sload_eqn = (H1_second_cnt[26] & H1L16) # (!H1_second_cnt[26] & P03_q[6]_lut_out);
P03_q[6] = DFFE(P03_q[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L51 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_T1
--operation mode is counter

P03L51 = CARRY(P03_q[6] & !P03L31);


--P03_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[5] at LC6_5_T1
--operation mode is counter

P03_q[5]_lut_out = P03_q[5] $ (H1_i354 & P03L11);
P03_q[5]_sload_eqn = (H1_second_cnt[26] & H1L26) # (!H1_second_cnt[26] & P03_q[5]_lut_out);
P03_q[5] = DFFE(P03_q[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L31 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_T1
--operation mode is counter

P03L31 = CARRY(!P03L11 # !P03_q[5]);


--P03_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[4] at LC5_5_T1
--operation mode is counter

P03_q[4]_lut_out = P03_q[4] $ (H1_i354 & !P03L9);
P03_q[4]_sload_eqn = (H1_second_cnt[26] & H1L36) # (!H1_second_cnt[26] & P03_q[4]_lut_out);
P03_q[4] = DFFE(P03_q[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L11 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_T1
--operation mode is counter

P03L11 = CARRY(P03_q[4] & !P03L9);


--P03_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[3] at LC4_5_T1
--operation mode is counter

P03_q[3]_lut_out = P03_q[3] $ (H1_i354 & P03L7);
P03_q[3]_sload_eqn = (H1_second_cnt[26] & H1L46) # (!H1_second_cnt[26] & P03_q[3]_lut_out);
P03_q[3] = DFFE(P03_q[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L9 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_T1
--operation mode is counter

P03L9 = CARRY(!P03L7 # !P03_q[3]);


--P03_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[2] at LC3_5_T1
--operation mode is counter

P03_q[2]_lut_out = P03_q[2] $ (H1_i354 & !P03L5);
P03_q[2]_sload_eqn = (H1_second_cnt[26] & H1L56) # (!H1_second_cnt[26] & P03_q[2]_lut_out);
P03_q[2] = DFFE(P03_q[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L7 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_T1
--operation mode is counter

P03L7 = CARRY(P03_q[2] & !P03L5);


--P03_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[1] at LC2_5_T1
--operation mode is counter

P03_q[1]_lut_out = P03_q[1] $ (H1_i354 & P03L3);
P03_q[1]_sload_eqn = (H1_second_cnt[26] & H1L66) # (!H1_second_cnt[26] & P03_q[1]_lut_out);
P03_q[1] = DFFE(P03_q[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L5 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_T1
--operation mode is counter

P03L5 = CARRY(!P03L3 # !P03_q[1]);


--P03_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[0] at LC1_5_T1
--operation mode is qfbk_counter

P03_q[0]_lut_out = H1_i354 $ P03_q[0];
P03_q[0]_sload_eqn = (H1_second_cnt[26] & H1L76) # (!H1_second_cnt[26] & P03_q[0]_lut_out);
P03_q[0] = DFFE(P03_q[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );

--P03L3 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_T1
--operation mode is qfbk_counter

P03L3 = CARRY(P03_q[0]);


--P52_sload_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_P2
--operation mode is normal

P52_sload_path[7]_lut_out = P52L51 $ P52_sload_path[7];
P52_sload_path[7]_sload_eqn = (!DE1L7 & P52_sset_path[7]) # (DE1L7 & P52_sload_path[7]_lut_out);
P52_sload_path[7] = DFFE(P52_sload_path[7]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);


--P52_sload_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_P2
--operation mode is counter

P52_sload_path[6]_lut_out = P52_sload_path[6] $ !P52L31;
P52_sload_path[6]_sload_eqn = (!DE1L7 & P52_sset_path[6]) # (DE1L7 & P52_sload_path[6]_lut_out);
P52_sload_path[6] = DFFE(P52_sload_path[6]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P52L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_P2
--operation mode is counter

P52L51 = CARRY(P52_sload_path[6] & !P52L31);


--P52_sload_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_P2
--operation mode is counter

P52_sload_path[5]_lut_out = P52_sload_path[5] $ P52L11;
P52_sload_path[5]_sload_eqn = (!DE1L7 & P52_sset_path[5]) # (DE1L7 & P52_sload_path[5]_lut_out);
P52_sload_path[5] = DFFE(P52_sload_path[5]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P52L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_P2
--operation mode is counter

P52L31 = CARRY(!P52L11 # !P52_sload_path[5]);


--P52_sload_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_P2
--operation mode is counter

P52_sload_path[4]_lut_out = P52_sload_path[4] $ !P52L9;
P52_sload_path[4]_sload_eqn = (!DE1L7 & P52_sset_path[4]) # (DE1L7 & P52_sload_path[4]_lut_out);
P52_sload_path[4] = DFFE(P52_sload_path[4]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P52L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_P2
--operation mode is counter

P52L11 = CARRY(P52_sload_path[4] & !P52L9);


--P52_sload_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_P2
--operation mode is counter

P52_sload_path[3]_lut_out = P52_sload_path[3] $ P52L7;
P52_sload_path[3]_sload_eqn = (!DE1L7 & P52_sset_path[3]) # (DE1L7 & P52_sload_path[3]_lut_out);
P52_sload_path[3] = DFFE(P52_sload_path[3]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P52L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_P2
--operation mode is counter

P52L9 = CARRY(!P52L7 # !P52_sload_path[3]);


--P52_sload_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_P2
--operation mode is counter

P52_sload_path[2]_lut_out = P52_sload_path[2] $ !P52L5;
P52_sload_path[2]_sload_eqn = (!DE1L7 & P52_sset_path[2]) # (DE1L7 & P52_sload_path[2]_lut_out);
P52_sload_path[2] = DFFE(P52_sload_path[2]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P52L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_P2
--operation mode is counter

P52L7 = CARRY(P52_sload_path[2] & !P52L5);


--P52_sload_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_P2
--operation mode is counter

P52_sload_path[1]_lut_out = P52_sload_path[1] $ P52L3;
P52_sload_path[1]_sload_eqn = (!DE1L7 & P52_sset_path[1]) # (DE1L7 & P52_sload_path[1]_lut_out);
P52_sload_path[1] = DFFE(P52_sload_path[1]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P52L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_P2
--operation mode is counter

P52L5 = CARRY(!P52L3 # !P52_sload_path[1]);


--P52_sload_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_P2
--operation mode is qfbk_counter

P52_sload_path[0]_lut_out = !P52_sload_path[0];
P52_sload_path[0]_sload_eqn = (!DE1L7 & P52_sset_path[0]) # (DE1L7 & P52_sload_path[0]_lut_out);
P52_sload_path[0] = DFFE(P52_sload_path[0]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P52L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_P2
--operation mode is qfbk_counter

P52L3 = CARRY(P52_sload_path[0]);


--P62_sload_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[7] at LC8_15_V2
--operation mode is normal

P62_sload_path[7]_lut_out = P62L51 $ P62_sload_path[7];
P62_sload_path[7]_sload_eqn = (!DE2L7 & P62_sset_path[7]) # (DE2L7 & P62_sload_path[7]_lut_out);
P62_sload_path[7] = DFFE(P62_sload_path[7]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);


--P62_sload_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[6] at LC7_15_V2
--operation mode is counter

P62_sload_path[6]_lut_out = P62_sload_path[6] $ !P62L31;
P62_sload_path[6]_sload_eqn = (!DE2L7 & P62_sset_path[6]) # (DE2L7 & P62_sload_path[6]_lut_out);
P62_sload_path[6] = DFFE(P62_sload_path[6]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P62L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_15_V2
--operation mode is counter

P62L51 = CARRY(P62_sload_path[6] & !P62L31);


--P62_sload_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[5] at LC6_15_V2
--operation mode is counter

P62_sload_path[5]_lut_out = P62_sload_path[5] $ P62L11;
P62_sload_path[5]_sload_eqn = (!DE2L7 & P62_sset_path[5]) # (DE2L7 & P62_sload_path[5]_lut_out);
P62_sload_path[5] = DFFE(P62_sload_path[5]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P62L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_15_V2
--operation mode is counter

P62L31 = CARRY(!P62L11 # !P62_sload_path[5]);


--P62_sload_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[4] at LC5_15_V2
--operation mode is counter

P62_sload_path[4]_lut_out = P62_sload_path[4] $ !P62L9;
P62_sload_path[4]_sload_eqn = (!DE2L7 & P62_sset_path[4]) # (DE2L7 & P62_sload_path[4]_lut_out);
P62_sload_path[4] = DFFE(P62_sload_path[4]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P62L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_15_V2
--operation mode is counter

P62L11 = CARRY(P62_sload_path[4] & !P62L9);


--P62_sload_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[3] at LC4_15_V2
--operation mode is counter

P62_sload_path[3]_lut_out = P62_sload_path[3] $ P62L7;
P62_sload_path[3]_sload_eqn = (!DE2L7 & P62_sset_path[3]) # (DE2L7 & P62_sload_path[3]_lut_out);
P62_sload_path[3] = DFFE(P62_sload_path[3]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P62L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_15_V2
--operation mode is counter

P62L9 = CARRY(!P62L7 # !P62_sload_path[3]);


--P62_sload_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[2] at LC3_15_V2
--operation mode is counter

P62_sload_path[2]_lut_out = P62_sload_path[2] $ !P62L5;
P62_sload_path[2]_sload_eqn = (!DE2L7 & P62_sset_path[2]) # (DE2L7 & P62_sload_path[2]_lut_out);
P62_sload_path[2] = DFFE(P62_sload_path[2]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P62L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_15_V2
--operation mode is counter

P62L7 = CARRY(P62_sload_path[2] & !P62L5);


--P62_sload_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[1] at LC2_15_V2
--operation mode is counter

P62_sload_path[1]_lut_out = P62_sload_path[1] $ P62L3;
P62_sload_path[1]_sload_eqn = (!DE2L7 & P62_sset_path[1]) # (DE2L7 & P62_sload_path[1]_lut_out);
P62_sload_path[1] = DFFE(P62_sload_path[1]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P62L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_15_V2
--operation mode is counter

P62L5 = CARRY(!P62L3 # !P62_sload_path[1]);


--P62_sload_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[0] at LC1_15_V2
--operation mode is qfbk_counter

P62_sload_path[0]_lut_out = !P62_sload_path[0];
P62_sload_path[0]_sload_eqn = (!DE2L7 & P62_sset_path[0]) # (DE2L7 & P62_sload_path[0]_lut_out);
P62_sload_path[0] = DFFE(P62_sload_path[0]_sload_eqn, !GLOBAL(KE1_outclock1), , , !J1L4Q);

--P62L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_15_V2
--operation mode is qfbk_counter

P62L3 = CARRY(P62_sload_path[0]);


--P1_q[7] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[7] at LC8_16_Z3
--operation mode is normal

P1_q[7]_lut_out = P1L51 $ P1_q[7];
P1_q[7]_sload_eqn = (B1L46 & B1L56) # (!B1L46 & P1_q[7]_lut_out);
P1_q[7] = DFFE(P1_q[7]_sload_eqn, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--P1_q[6] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[6] at LC7_16_Z3
--operation mode is counter

P1_q[6]_lut_out = P1_q[6] $ !P1L31;
P1_q[6]_sload_eqn = (B1L46 & B1L66) # (!B1L46 & P1_q[6]_lut_out);
P1_q[6] = DFFE(P1_q[6]_sload_eqn, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P1L51 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_16_Z3
--operation mode is counter

P1L51 = CARRY(P1_q[6] & !P1L31);


--P1_q[5] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[5] at LC6_16_Z3
--operation mode is counter

P1_q[5]_lut_out = P1_q[5] $ P1L11;
P1_q[5]_sload_eqn = (B1L46 & B1L76) # (!B1L46 & P1_q[5]_lut_out);
P1_q[5] = DFFE(P1_q[5]_sload_eqn, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P1L31 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_16_Z3
--operation mode is counter

P1L31 = CARRY(!P1L11 # !P1_q[5]);


--P1_q[4] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[4] at LC5_16_Z3
--operation mode is counter

P1_q[4]_lut_out = P1_q[4] $ !P1L9;
P1_q[4]_sload_eqn = (B1L46 & B1L86) # (!B1L46 & P1_q[4]_lut_out);
P1_q[4] = DFFE(P1_q[4]_sload_eqn, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P1L11 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_Z3
--operation mode is counter

P1L11 = CARRY(P1_q[4] & !P1L9);


--P1_q[3] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[3] at LC4_16_Z3
--operation mode is counter

P1_q[3]_lut_out = P1_q[3] $ P1L7;
P1_q[3]_sload_eqn = (B1L46 & B1L96) # (!B1L46 & P1_q[3]_lut_out);
P1_q[3] = DFFE(P1_q[3]_sload_eqn, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P1L9 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_Z3
--operation mode is counter

P1L9 = CARRY(!P1L7 # !P1_q[3]);


--P1_q[2] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[2] at LC3_16_Z3
--operation mode is counter

P1_q[2]_lut_out = P1_q[2] $ !P1L5;
P1_q[2]_sload_eqn = (B1L46 & B1L07) # (!B1L46 & P1_q[2]_lut_out);
P1_q[2] = DFFE(P1_q[2]_sload_eqn, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P1L7 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_Z3
--operation mode is counter

P1L7 = CARRY(P1_q[2] & !P1L5);


--P1_q[1] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[1] at LC2_16_Z3
--operation mode is counter

P1_q[1]_lut_out = P1_q[1] $ P1L3;
P1_q[1]_sload_eqn = (B1L46 & B1L17) # (!B1L46 & P1_q[1]_lut_out);
P1_q[1] = DFFE(P1_q[1]_sload_eqn, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P1L5 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_Z3
--operation mode is counter

P1L5 = CARRY(!P1L3 # !P1_q[1]);


--P1_q[0] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[0] at LC1_16_Z3
--operation mode is qfbk_counter

P1_q[0]_lut_out = !P1_q[0];
P1_q[0]_sload_eqn = (B1L46 & B1L27) # (!B1L46 & P1_q[0]_lut_out);
P1_q[0] = DFFE(P1_q[0]_sload_eqn, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P1L3 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_Z3
--operation mode is qfbk_counter

P1L3 = CARRY(P1_q[0]);


--P2_sload_path[3] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_V2
--operation mode is normal

P2_sload_path[3]_lut_out = P2_sload_path[3] $ P2L7;
P2_sload_path[3]_reg_input = !B1L54 & P2_sload_path[3]_lut_out;
P2_sload_path[3] = DFFE(P2_sload_path[3]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--P2_sload_path[2] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_V2
--operation mode is counter

P2_sload_path[2]_lut_out = P2_sload_path[2] $ !P2L5;
P2_sload_path[2]_reg_input = !B1L54 & P2_sload_path[2]_lut_out;
P2_sload_path[2] = DFFE(P2_sload_path[2]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P2L7 is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_V2
--operation mode is counter

P2L7 = CARRY(P2_sload_path[2] & !P2L5);


--P2_sload_path[1] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_V2
--operation mode is counter

P2_sload_path[1]_lut_out = P2_sload_path[1] $ P2L3;
P2_sload_path[1]_reg_input = !B1L54 & P2_sload_path[1]_lut_out;
P2_sload_path[1] = DFFE(P2_sload_path[1]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P2L5 is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_V2
--operation mode is counter

P2L5 = CARRY(!P2L3 # !P2_sload_path[1]);


--P2_sload_path[0] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_V2
--operation mode is qfbk_counter

P2_sload_path[0]_lut_out = !P2_sload_path[0];
P2_sload_path[0]_reg_input = !B1L54 & P2_sload_path[0]_lut_out;
P2_sload_path[0] = DFFE(P2_sload_path[0]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P2L3 is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_V2
--operation mode is qfbk_counter

P2L3 = CARRY(P2_sload_path[0]);


--P23_sload_path[47] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[47] at LC8_13_H3
--operation mode is normal

P23_sload_path[47]_lut_out = P23L59 $ P23_sload_path[47];
P23_sload_path[47] = DFFE(P23_sload_path[47]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--P23_sload_path[46] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[46] at LC7_13_H3
--operation mode is arithmetic

P23_sload_path[46]_lut_out = P23_sload_path[46] $ !P23L39;
P23_sload_path[46] = DFFE(P23_sload_path[46]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L59 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_13_H3
--operation mode is arithmetic

P23L59 = CARRY(P23_sload_path[46] & !P23L39);


--P23_sload_path[45] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[45] at LC6_13_H3
--operation mode is arithmetic

P23_sload_path[45]_lut_out = P23_sload_path[45] $ P23L19;
P23_sload_path[45] = DFFE(P23_sload_path[45]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L39 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_13_H3
--operation mode is arithmetic

P23L39 = CARRY(!P23L19 # !P23_sload_path[45]);


--P23_sload_path[44] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[44] at LC5_13_H3
--operation mode is arithmetic

P23_sload_path[44]_lut_out = P23_sload_path[44] $ !P23L98;
P23_sload_path[44] = DFFE(P23_sload_path[44]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L19 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_13_H3
--operation mode is arithmetic

P23L19 = CARRY(P23_sload_path[44] & !P23L98);


--P23_sload_path[43] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[43] at LC4_13_H3
--operation mode is arithmetic

P23_sload_path[43]_lut_out = P23_sload_path[43] $ P23L78;
P23_sload_path[43] = DFFE(P23_sload_path[43]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L98 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_13_H3
--operation mode is arithmetic

P23L98 = CARRY(!P23L78 # !P23_sload_path[43]);


--P23_sload_path[42] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[42] at LC3_13_H3
--operation mode is arithmetic

P23_sload_path[42]_lut_out = P23_sload_path[42] $ !P23L58;
P23_sload_path[42] = DFFE(P23_sload_path[42]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L78 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_13_H3
--operation mode is arithmetic

P23L78 = CARRY(P23_sload_path[42] & !P23L58);


--P23_sload_path[41] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[41] at LC2_13_H3
--operation mode is arithmetic

P23_sload_path[41]_lut_out = P23_sload_path[41] $ P23L38;
P23_sload_path[41] = DFFE(P23_sload_path[41]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L58 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_13_H3
--operation mode is arithmetic

P23L58 = CARRY(!P23L38 # !P23_sload_path[41]);


--P23_sload_path[40] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[40] at LC1_13_H3
--operation mode is arithmetic

P23_sload_path[40]_lut_out = P23_sload_path[40] $ !P23L18;
P23_sload_path[40] = DFFE(P23_sload_path[40]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L38 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_13_H3
--operation mode is arithmetic

P23L38 = CARRY(P23_sload_path[40] & !P23L18);


--P23_sload_path[39] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[39] at LC10_11_H3
--operation mode is arithmetic

P23_sload_path[39]_lut_out = P23_sload_path[39] $ P23L97;
P23_sload_path[39] = DFFE(P23_sload_path[39]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L18 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_11_H3
--operation mode is arithmetic

P23L18 = CARRY(!P23L97 # !P23_sload_path[39]);


--P23_sload_path[38] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[38] at LC9_11_H3
--operation mode is arithmetic

P23_sload_path[38]_lut_out = P23_sload_path[38] $ !P23L77;
P23_sload_path[38] = DFFE(P23_sload_path[38]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L97 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_11_H3
--operation mode is arithmetic

P23L97 = CARRY(P23_sload_path[38] & !P23L77);


--P23_sload_path[37] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[37] at LC8_11_H3
--operation mode is arithmetic

P23_sload_path[37]_lut_out = P23_sload_path[37] $ P23L57;
P23_sload_path[37] = DFFE(P23_sload_path[37]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L77 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_11_H3
--operation mode is arithmetic

P23L77 = CARRY(!P23L57 # !P23_sload_path[37]);


--P23_sload_path[36] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[36] at LC7_11_H3
--operation mode is arithmetic

P23_sload_path[36]_lut_out = P23_sload_path[36] $ !P23L37;
P23_sload_path[36] = DFFE(P23_sload_path[36]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L57 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_11_H3
--operation mode is arithmetic

P23L57 = CARRY(P23_sload_path[36] & !P23L37);


--P23_sload_path[35] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[35] at LC6_11_H3
--operation mode is arithmetic

P23_sload_path[35]_lut_out = P23_sload_path[35] $ P23L17;
P23_sload_path[35] = DFFE(P23_sload_path[35]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L37 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_11_H3
--operation mode is arithmetic

P23L37 = CARRY(!P23L17 # !P23_sload_path[35]);


--P23_sload_path[34] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[34] at LC5_11_H3
--operation mode is arithmetic

P23_sload_path[34]_lut_out = P23_sload_path[34] $ !P23L96;
P23_sload_path[34] = DFFE(P23_sload_path[34]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L17 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_11_H3
--operation mode is arithmetic

P23L17 = CARRY(P23_sload_path[34] & !P23L96);


--P23_sload_path[33] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[33] at LC4_11_H3
--operation mode is arithmetic

P23_sload_path[33]_lut_out = P23_sload_path[33] $ P23L76;
P23_sload_path[33] = DFFE(P23_sload_path[33]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L96 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_11_H3
--operation mode is arithmetic

P23L96 = CARRY(!P23L76 # !P23_sload_path[33]);


--P23_sload_path[32] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[32] at LC3_11_H3
--operation mode is arithmetic

P23_sload_path[32]_lut_out = P23_sload_path[32] $ !P23L56;
P23_sload_path[32] = DFFE(P23_sload_path[32]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L76 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_11_H3
--operation mode is arithmetic

P23L76 = CARRY(P23_sload_path[32] & !P23L56);


--P23_sload_path[31] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[31] at LC2_11_H3
--operation mode is arithmetic

P23_sload_path[31]_lut_out = P23_sload_path[31] $ P23L36;
P23_sload_path[31] = DFFE(P23_sload_path[31]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L56 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_11_H3
--operation mode is arithmetic

P23L56 = CARRY(!P23L36 # !P23_sload_path[31]);


--P23_sload_path[30] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[30] at LC1_11_H3
--operation mode is arithmetic

P23_sload_path[30]_lut_out = P23_sload_path[30] $ !P23L16;
P23_sload_path[30] = DFFE(P23_sload_path[30]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L36 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_11_H3
--operation mode is arithmetic

P23L36 = CARRY(P23_sload_path[30] & !P23L16);


--P23_sload_path[29] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[29] at LC10_9_H3
--operation mode is arithmetic

P23_sload_path[29]_lut_out = P23_sload_path[29] $ P23L95;
P23_sload_path[29] = DFFE(P23_sload_path[29]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L16 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_9_H3
--operation mode is arithmetic

P23L16 = CARRY(!P23L95 # !P23_sload_path[29]);


--P23_sload_path[28] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[28] at LC9_9_H3
--operation mode is arithmetic

P23_sload_path[28]_lut_out = P23_sload_path[28] $ !P23L75;
P23_sload_path[28] = DFFE(P23_sload_path[28]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L95 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_9_H3
--operation mode is arithmetic

P23L95 = CARRY(P23_sload_path[28] & !P23L75);


--P23_sload_path[27] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[27] at LC8_9_H3
--operation mode is arithmetic

P23_sload_path[27]_lut_out = P23_sload_path[27] $ P23L55;
P23_sload_path[27] = DFFE(P23_sload_path[27]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L75 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_9_H3
--operation mode is arithmetic

P23L75 = CARRY(!P23L55 # !P23_sload_path[27]);


--P23_sload_path[26] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[26] at LC7_9_H3
--operation mode is arithmetic

P23_sload_path[26]_lut_out = P23_sload_path[26] $ !P23L35;
P23_sload_path[26] = DFFE(P23_sload_path[26]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L55 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_9_H3
--operation mode is arithmetic

P23L55 = CARRY(P23_sload_path[26] & !P23L35);


--P23_sload_path[25] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[25] at LC6_9_H3
--operation mode is arithmetic

P23_sload_path[25]_lut_out = P23_sload_path[25] $ P23L15;
P23_sload_path[25] = DFFE(P23_sload_path[25]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L35 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_9_H3
--operation mode is arithmetic

P23L35 = CARRY(!P23L15 # !P23_sload_path[25]);


--P23_sload_path[24] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[24] at LC5_9_H3
--operation mode is arithmetic

P23_sload_path[24]_lut_out = P23_sload_path[24] $ !P23L94;
P23_sload_path[24] = DFFE(P23_sload_path[24]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L15 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_9_H3
--operation mode is arithmetic

P23L15 = CARRY(P23_sload_path[24] & !P23L94);


--P23_sload_path[23] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[23] at LC4_9_H3
--operation mode is arithmetic

P23_sload_path[23]_lut_out = P23_sload_path[23] $ P23L74;
P23_sload_path[23] = DFFE(P23_sload_path[23]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L94 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_9_H3
--operation mode is arithmetic

P23L94 = CARRY(!P23L74 # !P23_sload_path[23]);


--P23_sload_path[22] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[22] at LC3_9_H3
--operation mode is arithmetic

P23_sload_path[22]_lut_out = P23_sload_path[22] $ !P23L54;
P23_sload_path[22] = DFFE(P23_sload_path[22]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L74 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_9_H3
--operation mode is arithmetic

P23L74 = CARRY(P23_sload_path[22] & !P23L54);


--P23_sload_path[21] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[21] at LC2_9_H3
--operation mode is arithmetic

P23_sload_path[21]_lut_out = P23_sload_path[21] $ P23L34;
P23_sload_path[21] = DFFE(P23_sload_path[21]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L54 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_9_H3
--operation mode is arithmetic

P23L54 = CARRY(!P23L34 # !P23_sload_path[21]);


--P23_sload_path[20] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[20] at LC1_9_H3
--operation mode is arithmetic

P23_sload_path[20]_lut_out = P23_sload_path[20] $ !P23L14;
P23_sload_path[20] = DFFE(P23_sload_path[20]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L34 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_9_H3
--operation mode is arithmetic

P23L34 = CARRY(P23_sload_path[20] & !P23L14);


--P23_sload_path[19] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[19] at LC10_7_H3
--operation mode is arithmetic

P23_sload_path[19]_lut_out = P23_sload_path[19] $ P23L93;
P23_sload_path[19] = DFFE(P23_sload_path[19]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L14 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_7_H3
--operation mode is arithmetic

P23L14 = CARRY(!P23L93 # !P23_sload_path[19]);


--P23_sload_path[18] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[18] at LC9_7_H3
--operation mode is arithmetic

P23_sload_path[18]_lut_out = P23_sload_path[18] $ !P23L73;
P23_sload_path[18] = DFFE(P23_sload_path[18]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L93 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_7_H3
--operation mode is arithmetic

P23L93 = CARRY(P23_sload_path[18] & !P23L73);


--P23_sload_path[17] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[17] at LC8_7_H3
--operation mode is arithmetic

P23_sload_path[17]_lut_out = P23_sload_path[17] $ P23L53;
P23_sload_path[17] = DFFE(P23_sload_path[17]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L73 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_7_H3
--operation mode is arithmetic

P23L73 = CARRY(!P23L53 # !P23_sload_path[17]);


--P23_sload_path[16] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[16] at LC7_7_H3
--operation mode is arithmetic

P23_sload_path[16]_lut_out = P23_sload_path[16] $ !P23L33;
P23_sload_path[16] = DFFE(P23_sload_path[16]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L53 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_7_H3
--operation mode is arithmetic

P23L53 = CARRY(P23_sload_path[16] & !P23L33);


--P23_sload_path[15] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[15] at LC6_7_H3
--operation mode is arithmetic

P23_sload_path[15]_lut_out = P23_sload_path[15] $ P23L13;
P23_sload_path[15] = DFFE(P23_sload_path[15]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L33 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_7_H3
--operation mode is arithmetic

P23L33 = CARRY(!P23L13 # !P23_sload_path[15]);


--P23_sload_path[14] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[14] at LC5_7_H3
--operation mode is arithmetic

P23_sload_path[14]_lut_out = P23_sload_path[14] $ !P23L92;
P23_sload_path[14] = DFFE(P23_sload_path[14]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L13 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_7_H3
--operation mode is arithmetic

P23L13 = CARRY(P23_sload_path[14] & !P23L92);


--P23_sload_path[13] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[13] at LC4_7_H3
--operation mode is arithmetic

P23_sload_path[13]_lut_out = P23_sload_path[13] $ P23L72;
P23_sload_path[13] = DFFE(P23_sload_path[13]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L92 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_7_H3
--operation mode is arithmetic

P23L92 = CARRY(!P23L72 # !P23_sload_path[13]);


--P23_sload_path[12] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[12] at LC3_7_H3
--operation mode is arithmetic

P23_sload_path[12]_lut_out = P23_sload_path[12] $ !P23L52;
P23_sload_path[12] = DFFE(P23_sload_path[12]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L72 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_7_H3
--operation mode is arithmetic

P23L72 = CARRY(P23_sload_path[12] & !P23L52);


--P23_sload_path[11] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[11] at LC2_7_H3
--operation mode is arithmetic

P23_sload_path[11]_lut_out = P23_sload_path[11] $ P23L32;
P23_sload_path[11] = DFFE(P23_sload_path[11]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L52 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_7_H3
--operation mode is arithmetic

P23L52 = CARRY(!P23L32 # !P23_sload_path[11]);


--P23_sload_path[10] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[10] at LC1_7_H3
--operation mode is arithmetic

P23_sload_path[10]_lut_out = P23_sload_path[10] $ !P23L12;
P23_sload_path[10] = DFFE(P23_sload_path[10]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L32 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_H3
--operation mode is arithmetic

P23L32 = CARRY(P23_sload_path[10] & !P23L12);


--P23_sload_path[9] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[9] at LC10_5_H3
--operation mode is arithmetic

P23_sload_path[9]_lut_out = P23_sload_path[9] $ P23L91;
P23_sload_path[9] = DFFE(P23_sload_path[9]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L12 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_H3
--operation mode is arithmetic

P23L12 = CARRY(!P23L91 # !P23_sload_path[9]);


--P23_sload_path[8] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[8] at LC9_5_H3
--operation mode is arithmetic

P23_sload_path[8]_lut_out = P23_sload_path[8] $ !P23L71;
P23_sload_path[8] = DFFE(P23_sload_path[8]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L91 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_H3
--operation mode is arithmetic

P23L91 = CARRY(P23_sload_path[8] & !P23L71);


--P23_sload_path[7] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[7] at LC8_5_H3
--operation mode is arithmetic

P23_sload_path[7]_lut_out = P23_sload_path[7] $ P23L51;
P23_sload_path[7] = DFFE(P23_sload_path[7]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L71 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_H3
--operation mode is arithmetic

P23L71 = CARRY(!P23L51 # !P23_sload_path[7]);


--P23_sload_path[6] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[6] at LC7_5_H3
--operation mode is arithmetic

P23_sload_path[6]_lut_out = P23_sload_path[6] $ !P23L31;
P23_sload_path[6] = DFFE(P23_sload_path[6]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L51 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_H3
--operation mode is arithmetic

P23L51 = CARRY(P23_sload_path[6] & !P23L31);


--P23_sload_path[5] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[5] at LC6_5_H3
--operation mode is arithmetic

P23_sload_path[5]_lut_out = P23_sload_path[5] $ P23L11;
P23_sload_path[5] = DFFE(P23_sload_path[5]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L31 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_H3
--operation mode is arithmetic

P23L31 = CARRY(!P23L11 # !P23_sload_path[5]);


--P23_sload_path[4] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_H3
--operation mode is arithmetic

P23_sload_path[4]_lut_out = P23_sload_path[4] $ !P23L9;
P23_sload_path[4] = DFFE(P23_sload_path[4]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L11 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_H3
--operation mode is arithmetic

P23L11 = CARRY(P23_sload_path[4] & !P23L9);


--P23_sload_path[3] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_H3
--operation mode is arithmetic

P23_sload_path[3]_lut_out = P23_sload_path[3] $ P23L7;
P23_sload_path[3] = DFFE(P23_sload_path[3]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L9 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_H3
--operation mode is arithmetic

P23L9 = CARRY(!P23L7 # !P23_sload_path[3]);


--P23_sload_path[2] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_H3
--operation mode is arithmetic

P23_sload_path[2]_lut_out = P23_sload_path[2] $ !P23L5;
P23_sload_path[2] = DFFE(P23_sload_path[2]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L7 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_H3
--operation mode is arithmetic

P23L7 = CARRY(P23_sload_path[2] & !P23L5);


--P23_sload_path[1] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_H3
--operation mode is arithmetic

P23_sload_path[1]_lut_out = P23_sload_path[1] $ P23L3;
P23_sload_path[1] = DFFE(P23_sload_path[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L5 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_H3
--operation mode is arithmetic

P23L5 = CARRY(!P23L3 # !P23_sload_path[1]);


--P23_sload_path[0] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_H3
--operation mode is qfbk_counter

P23_sload_path[0]_lut_out = !P23_sload_path[0];
P23_sload_path[0] = DFFE(P23_sload_path[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P23L3 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_H3
--operation mode is qfbk_counter

P23L3 = CARRY(P23_sload_path[0]);


--P3_sload_path[4] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_V3
--operation mode is normal

P3_sload_path[4]_lut_out = P3_sload_path[4] $ !P3L9;
P3_sload_path[4]_reg_input = !B1L15 & P3_sload_path[4]_lut_out;
P3_sload_path[4] = DFFE(P3_sload_path[4]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--P3_sload_path[3] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_V3
--operation mode is counter

P3_sload_path[3]_lut_out = P3_sload_path[3] $ P3L7;
P3_sload_path[3]_reg_input = !B1L15 & P3_sload_path[3]_lut_out;
P3_sload_path[3] = DFFE(P3_sload_path[3]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P3L9 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_V3
--operation mode is counter

P3L9 = CARRY(!P3L7 # !P3_sload_path[3]);


--P3_sload_path[2] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_V3
--operation mode is counter

P3_sload_path[2]_lut_out = P3_sload_path[2] $ !P3L5;
P3_sload_path[2]_reg_input = !B1L15 & P3_sload_path[2]_lut_out;
P3_sload_path[2] = DFFE(P3_sload_path[2]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P3L7 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_V3
--operation mode is counter

P3L7 = CARRY(P3_sload_path[2] & !P3L5);


--P3_sload_path[1] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_V3
--operation mode is counter

P3_sload_path[1]_lut_out = P3_sload_path[1] $ P3L3;
P3_sload_path[1]_reg_input = !B1L15 & P3_sload_path[1]_lut_out;
P3_sload_path[1] = DFFE(P3_sload_path[1]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P3L5 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_V3
--operation mode is counter

P3L5 = CARRY(!P3L3 # !P3_sload_path[1]);


--P3_sload_path[0] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_V3
--operation mode is qfbk_counter

P3_sload_path[0]_lut_out = !P3_sload_path[0];
P3_sload_path[0]_reg_input = !B1L15 & P3_sload_path[0]_lut_out;
P3_sload_path[0] = DFFE(P3_sload_path[0]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );

--P3L3 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_V3
--operation mode is qfbk_counter

P3L3 = CARRY(P3_sload_path[0]);


--VB6L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134 at LC8_9_I4
--operation mode is arithmetic

VB6L61 = P22_pre_out[13] # P22_pre_out[12] # !VB6_or_node[0][5];

--VB6_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6] at LC8_9_I4
--operation mode is arithmetic

VB6_or_node[0][6] = CARRY(P22_pre_out[13] # P22_pre_out[12] # !VB6_or_node[0][5]);


--VB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134 at LC7_8_B1
--operation mode is arithmetic

VB1L61 = P9_pre_out[12] # P9_pre_out[13] # !VB1_or_node[0][5];

--VB1_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6] at LC7_8_B1
--operation mode is arithmetic

VB1_or_node[0][6] = CARRY(P9_pre_out[12] # P9_pre_out[13] # !VB1_or_node[0][5]);


--YB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138 at LC8_10_B1
--operation mode is arithmetic

YB1L51 = P9_pre_out[12] & P9_pre_out[13] & !YB1_and_node[0][5];

--YB1_and_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6] at LC8_10_B1
--operation mode is arithmetic

YB1_and_node[0][6] = CARRY(P9_pre_out[12] & P9_pre_out[13] & !YB1_and_node[0][5]);


--VB6L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135 at LC7_9_I4
--operation mode is arithmetic

VB6L41 = P22_pre_out[11] # P22_pre_out[10] # VB6_or_node[0][4];

--VB6_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5] at LC7_9_I4
--operation mode is arithmetic

VB6_or_node[0][5] = CARRY(!P22_pre_out[11] & !P22_pre_out[10] & !VB6_or_node[0][4]);


--VB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135 at LC6_8_B1
--operation mode is arithmetic

VB1L41 = P9_pre_out[11] # P9_pre_out[10] # VB1_or_node[0][4];

--VB1_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5] at LC6_8_B1
--operation mode is arithmetic

VB1_or_node[0][5] = CARRY(!P9_pre_out[11] & !P9_pre_out[10] & !VB1_or_node[0][4]);


--YB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139 at LC7_10_B1
--operation mode is arithmetic

YB1L31 = P9_pre_out[11] & P9_pre_out[10] & YB1_and_node[0][4];

--YB1_and_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5] at LC7_10_B1
--operation mode is arithmetic

YB1_and_node[0][5] = CARRY(!YB1_and_node[0][4] # !P9_pre_out[10] # !P9_pre_out[11]);


--VB6L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136 at LC6_9_I4
--operation mode is arithmetic

VB6L21 = P22_pre_out[9] # P22_pre_out[8] # !VB6_or_node[0][3];

--VB6_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4] at LC6_9_I4
--operation mode is arithmetic

VB6_or_node[0][4] = CARRY(P22_pre_out[9] # P22_pre_out[8] # !VB6_or_node[0][3]);


--VB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136 at LC5_8_B1
--operation mode is arithmetic

VB1L21 = P9_pre_out[9] # P9_pre_out[8] # !VB1_or_node[0][3];

--VB1_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4] at LC5_8_B1
--operation mode is arithmetic

VB1_or_node[0][4] = CARRY(P9_pre_out[9] # P9_pre_out[8] # !VB1_or_node[0][3]);


--UB01L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400 at LC9_12_J1
--operation mode is arithmetic

UB01L12 = JB1_inst10[8] & (!UB01_lcarry[7] # !COM_AD_D[10]) # !JB1_inst10[8] & !COM_AD_D[10] & !UB01_lcarry[7];

--UB01_lcarry[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] at LC9_12_J1
--operation mode is arithmetic

UB01_lcarry[8] = CARRY(JB1_inst10[8] & (!UB01_lcarry[7] # !COM_AD_D[10]) # !JB1_inst10[8] & !COM_AD_D[10] & !UB01_lcarry[7]);


--YB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140 at LC6_10_B1
--operation mode is arithmetic

YB1L11 = P9_pre_out[9] & P9_pre_out[8] & !YB1_and_node[0][3];

--YB1_and_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4] at LC6_10_B1
--operation mode is arithmetic

YB1_and_node[0][4] = CARRY(P9_pre_out[9] & P9_pre_out[8] & !YB1_and_node[0][3]);


--VB6L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137 at LC5_9_I4
--operation mode is arithmetic

VB6L01 = P22_pre_out[7] # P22_pre_out[6] # VB6_or_node[0][2];

--VB6_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3] at LC5_9_I4
--operation mode is arithmetic

VB6_or_node[0][3] = CARRY(!P22_pre_out[7] & !P22_pre_out[6] & !VB6_or_node[0][2]);


--VB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137 at LC4_8_B1
--operation mode is arithmetic

VB1L01 = P9_pre_out[7] # P9_pre_out[6] # VB1_or_node[0][2];

--VB1_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3] at LC4_8_B1
--operation mode is arithmetic

VB1_or_node[0][3] = CARRY(!P9_pre_out[7] & !P9_pre_out[6] & !VB1_or_node[0][2]);


--UB01L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401 at LC8_12_J1
--operation mode is arithmetic

UB01L91 = COM_AD_D[9] & JB1_inst10[7] & UB01_lcarry[6] # !COM_AD_D[9] & (JB1_inst10[7] # UB01_lcarry[6]);

--UB01_lcarry[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] at LC8_12_J1
--operation mode is arithmetic

UB01_lcarry[7] = CARRY(COM_AD_D[9] & (!UB01_lcarry[6] # !JB1_inst10[7]) # !COM_AD_D[9] & !JB1_inst10[7] & !UB01_lcarry[6]);


--YB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141 at LC5_10_B1
--operation mode is arithmetic

YB1L9 = P9_pre_out[7] & P9_pre_out[6] & YB1_and_node[0][2];

--YB1_and_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3] at LC5_10_B1
--operation mode is arithmetic

YB1_and_node[0][3] = CARRY(!YB1_and_node[0][2] # !P9_pre_out[6] # !P9_pre_out[7]);


--VB6L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138 at LC4_9_I4
--operation mode is arithmetic

VB6L8 = P22_pre_out[5] # P22_pre_out[4] # !VB6_or_node[0][1];

--VB6_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2] at LC4_9_I4
--operation mode is arithmetic

VB6_or_node[0][2] = CARRY(P22_pre_out[5] # P22_pre_out[4] # !VB6_or_node[0][1]);


--VB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138 at LC3_8_B1
--operation mode is arithmetic

VB1L8 = P9_pre_out[5] # P9_pre_out[4] # !VB1_or_node[0][1];

--VB1_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2] at LC3_8_B1
--operation mode is arithmetic

VB1_or_node[0][2] = CARRY(P9_pre_out[5] # P9_pre_out[4] # !VB1_or_node[0][1]);


--UB01L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402 at LC7_12_J1
--operation mode is arithmetic

UB01L71 = COM_AD_D[8] & JB1_inst10[6] & !UB01_lcarry[5] # !COM_AD_D[8] & (JB1_inst10[6] # !UB01_lcarry[5]);

--UB01_lcarry[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] at LC7_12_J1
--operation mode is arithmetic

UB01_lcarry[6] = CARRY(COM_AD_D[8] & JB1_inst10[6] & !UB01_lcarry[5] # !COM_AD_D[8] & (JB1_inst10[6] # !UB01_lcarry[5]));


--YB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142 at LC4_10_B1
--operation mode is arithmetic

YB1L7 = P9_pre_out[4] & P9_pre_out[5] & !YB1_and_node[0][1];

--YB1_and_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2] at LC4_10_B1
--operation mode is arithmetic

YB1_and_node[0][2] = CARRY(P9_pre_out[4] & P9_pre_out[5] & !YB1_and_node[0][1]);


--VB6L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139 at LC3_9_I4
--operation mode is arithmetic

VB6L6 = P22_pre_out[3] # P22_pre_out[2] # VB6_or_node[0][0];

--VB6_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1] at LC3_9_I4
--operation mode is arithmetic

VB6_or_node[0][1] = CARRY(!P22_pre_out[3] & !P22_pre_out[2] & !VB6_or_node[0][0]);


--VB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139 at LC2_8_B1
--operation mode is arithmetic

VB1L6 = P9_pre_out[3] # P9_pre_out[2] # VB1_or_node[0][0];

--VB1_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1] at LC2_8_B1
--operation mode is arithmetic

VB1_or_node[0][1] = CARRY(!P9_pre_out[3] & !P9_pre_out[2] & !VB1_or_node[0][0]);


--UB01L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403 at LC6_12_J1
--operation mode is arithmetic

UB01L51 = JB1_inst10[5] & (UB01_lcarry[4] # !COM_AD_D[7]) # !JB1_inst10[5] & !COM_AD_D[7] & UB01_lcarry[4];

--UB01_lcarry[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] at LC6_12_J1
--operation mode is arithmetic

UB01_lcarry[5] = CARRY(JB1_inst10[5] & COM_AD_D[7] & !UB01_lcarry[4] # !JB1_inst10[5] & (COM_AD_D[7] # !UB01_lcarry[4]));


--YB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143 at LC3_10_B1
--operation mode is arithmetic

YB1L5 = P9_pre_out[2] & P9_pre_out[3] & YB1_and_node[0][0];

--YB1_and_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1] at LC3_10_B1
--operation mode is arithmetic

YB1_and_node[0][1] = CARRY(!YB1_and_node[0][0] # !P9_pre_out[3] # !P9_pre_out[2]);


--VB6L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140 at LC2_9_I4
--operation mode is arithmetic

VB6L4 = P22_pre_out[1] # P22_sload_path[0];

--VB6_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0] at LC2_9_I4
--operation mode is arithmetic

VB6_or_node[0][0] = CARRY(P22_pre_out[1] # P22_sload_path[0]);


--VB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140 at LC1_8_B1
--operation mode is arithmetic

VB1L4 = P9_pre_out[1] # P9_sload_path[0];

--VB1_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0] at LC1_8_B1
--operation mode is arithmetic

VB1_or_node[0][0] = CARRY(P9_pre_out[1] # P9_sload_path[0]);


--UB01L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404 at LC5_12_J1
--operation mode is arithmetic

UB01L31 = COM_AD_D[6] & JB1_inst10[4] & !UB01_lcarry[3] # !COM_AD_D[6] & (JB1_inst10[4] # !UB01_lcarry[3]);

--UB01_lcarry[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] at LC5_12_J1
--operation mode is arithmetic

UB01_lcarry[4] = CARRY(COM_AD_D[6] & JB1_inst10[4] & !UB01_lcarry[3] # !COM_AD_D[6] & (JB1_inst10[4] # !UB01_lcarry[3]));


--YB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144 at LC2_10_B1
--operation mode is arithmetic

YB1L3 = P9_pre_out[1] & P9_sload_path[0];

--YB1_and_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0] at LC2_10_B1
--operation mode is arithmetic

YB1_and_node[0][0] = CARRY(P9_pre_out[1] & P9_sload_path[0]);


--UB01L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405 at LC4_12_J1
--operation mode is arithmetic

UB01L11 = JB1_inst10[3] & (UB01_lcarry[2] # !COM_AD_D[5]) # !JB1_inst10[3] & !COM_AD_D[5] & UB01_lcarry[2];

--UB01_lcarry[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] at LC4_12_J1
--operation mode is arithmetic

UB01_lcarry[3] = CARRY(JB1_inst10[3] & COM_AD_D[5] & !UB01_lcarry[2] # !JB1_inst10[3] & (COM_AD_D[5] # !UB01_lcarry[2]));


--UB01L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406 at LC3_12_J1
--operation mode is arithmetic

UB01L9 = COM_AD_D[4] & JB1_inst10[2] & !UB01_lcarry[1] # !COM_AD_D[4] & (JB1_inst10[2] # !UB01_lcarry[1]);

--UB01_lcarry[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] at LC3_12_J1
--operation mode is arithmetic

UB01_lcarry[2] = CARRY(COM_AD_D[4] & JB1_inst10[2] & !UB01_lcarry[1] # !COM_AD_D[4] & (JB1_inst10[2] # !UB01_lcarry[1]));


--UB01L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407 at LC2_12_J1
--operation mode is arithmetic

UB01L7 = JB1_inst10[1] & (UB01_lcarry[0] # !COM_AD_D[3]) # !JB1_inst10[1] & !COM_AD_D[3] & UB01_lcarry[0];

--UB01_lcarry[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] at LC2_12_J1
--operation mode is arithmetic

UB01_lcarry[1] = CARRY(JB1_inst10[1] & COM_AD_D[3] & !UB01_lcarry[0] # !JB1_inst10[1] & (COM_AD_D[3] # !UB01_lcarry[0]));


--UB01L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408 at LC1_12_J1
--operation mode is arithmetic

UB01L5 = !COM_AD_D[2] & JB1_inst10[0];

--UB01_lcarry[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] at LC1_12_J1
--operation mode is arithmetic

UB01_lcarry[0] = CARRY(!COM_AD_D[2] & JB1_inst10[0]);


--VB5L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~92 at LC5_5_V1
--operation mode is arithmetic

VB5L01 = MC33L4 # MC33L3 # VB5_or_node[0][2];

--VB5_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3] at LC5_5_V1
--operation mode is arithmetic

VB5_or_node[0][3] = CARRY(!MC33L4 & !MC33L3 & !VB5_or_node[0][2]);


--VB4L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~92 at LC8_15_V1
--operation mode is arithmetic

VB4L01 = MC42L3 # MC42L4 # VB4_or_node[0][2];

--VB4_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3] at LC8_15_V1
--operation mode is arithmetic

VB4_or_node[0][3] = CARRY(!MC42L3 & !MC42L4 & !VB4_or_node[0][2]);


--VB3L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~92 at LC5_9_V1
--operation mode is arithmetic

VB3L01 = MC51L4 # MC51L3 # VB3_or_node[0][2];

--VB3_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3] at LC5_9_V1
--operation mode is arithmetic

VB3_or_node[0][3] = CARRY(!MC51L4 & !MC51L3 & !VB3_or_node[0][2]);


--VB2L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~92 at LC5_3_V1
--operation mode is arithmetic

VB2L01 = MC6L3 # MC6L4 # VB2_or_node[0][2];

--VB2_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3] at LC5_3_V1
--operation mode is arithmetic

VB2_or_node[0][3] = CARRY(!MC6L3 & !MC6L4 & !VB2_or_node[0][2]);


--VB5L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~93 at LC4_5_V1
--operation mode is arithmetic

VB5L8 = MC03_sout_node[4] # MC33L1 # !VB5_or_node[0][1];

--VB5_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2] at LC4_5_V1
--operation mode is arithmetic

VB5_or_node[0][2] = CARRY(MC03_sout_node[4] # MC33L1 # !VB5_or_node[0][1]);


--VB4L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~93 at LC7_15_V1
--operation mode is arithmetic

VB4L8 = MC12_sout_node[4] # MC42L1 # !VB4_or_node[0][1];

--VB4_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2] at LC7_15_V1
--operation mode is arithmetic

VB4_or_node[0][2] = CARRY(MC12_sout_node[4] # MC42L1 # !VB4_or_node[0][1]);


--VB3L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~93 at LC4_9_V1
--operation mode is arithmetic

VB3L8 = MC51L1 # MC21_sout_node[4] # !VB3_or_node[0][1];

--VB3_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2] at LC4_9_V1
--operation mode is arithmetic

VB3_or_node[0][2] = CARRY(MC51L1 # MC21_sout_node[4] # !VB3_or_node[0][1]);


--VB2L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~93 at LC4_3_V1
--operation mode is arithmetic

VB2L8 = MC3_sout_node[4] # MC6L1 # !VB2_or_node[0][1];

--VB2_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2] at LC4_3_V1
--operation mode is arithmetic

VB2_or_node[0][2] = CARRY(MC3_sout_node[4] # MC6L1 # !VB2_or_node[0][1]);


--VB5L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~94 at LC3_5_V1
--operation mode is arithmetic

VB5L6 = MC03_sout_node[3] # MC03_sout_node[2] # VB5_or_node[0][0];

--VB5_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1] at LC3_5_V1
--operation mode is arithmetic

VB5_or_node[0][1] = CARRY(!MC03_sout_node[3] & !MC03_sout_node[2] & !VB5_or_node[0][0]);


--VB4L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~94 at LC6_15_V1
--operation mode is arithmetic

VB4L6 = MC12_sout_node[2] # MC12_sout_node[3] # VB4_or_node[0][0];

--VB4_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1] at LC6_15_V1
--operation mode is arithmetic

VB4_or_node[0][1] = CARRY(!MC12_sout_node[2] & !MC12_sout_node[3] & !VB4_or_node[0][0]);


--VB3L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~94 at LC3_9_V1
--operation mode is arithmetic

VB3L6 = MC21_sout_node[3] # MC21_sout_node[2] # VB3_or_node[0][0];

--VB3_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1] at LC3_9_V1
--operation mode is arithmetic

VB3_or_node[0][1] = CARRY(!MC21_sout_node[3] & !MC21_sout_node[2] & !VB3_or_node[0][0]);


--VB2L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~94 at LC3_3_V1
--operation mode is arithmetic

VB2L6 = MC3_sout_node[3] # MC3_sout_node[2] # VB2_or_node[0][0];

--VB2_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1] at LC3_3_V1
--operation mode is arithmetic

VB2_or_node[0][1] = CARRY(!MC3_sout_node[3] & !MC3_sout_node[2] & !VB2_or_node[0][0]);


--VB5L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~95 at LC2_5_V1
--operation mode is arithmetic

VB5L4 = MC03_sout_node[0] # MC03_sout_node[1];

--VB5_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0] at LC2_5_V1
--operation mode is arithmetic

VB5_or_node[0][0] = CARRY(MC03_sout_node[0] # MC03_sout_node[1]);


--VB4L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~95 at LC5_15_V1
--operation mode is arithmetic

VB4L4 = MC12_sout_node[0] # MC12_sout_node[1];

--VB4_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0] at LC5_15_V1
--operation mode is arithmetic

VB4_or_node[0][0] = CARRY(MC12_sout_node[0] # MC12_sout_node[1]);


--VB3L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~95 at LC2_9_V1
--operation mode is arithmetic

VB3L4 = MC21_sout_node[0] # MC21_sout_node[1];

--VB3_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0] at LC2_9_V1
--operation mode is arithmetic

VB3_or_node[0][0] = CARRY(MC21_sout_node[0] # MC21_sout_node[1]);


--VB2L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~95 at LC2_3_V1
--operation mode is arithmetic

VB2L4 = MC3_sout_node[1] # MC3_sout_node[0];

--VB2_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0] at LC2_3_V1
--operation mode is arithmetic

VB2_or_node[0][0] = CARRY(MC3_sout_node[1] # MC3_sout_node[0]);


--UE2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0] at DPRAM_1
UE2_portadataout[0] = INPUT(GR1_GC2_C2_8);


--UE1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
UE1_portadataout[0] = INPUT(GR1_GC2_C2_8, GR1_GC2_C11_8, GR1_GC2_C2_7, GR1_GC2_C2_5);

--UE1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1] at DPRAM_0
UE1_portadataout[1] = INPUT(GR1_GC2_C11_8, GR1_GC2_C2_7, GR1_GC2_C2_0);

--UE1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2] at DPRAM_0
UE1_portadataout[2] = INPUT(GR1_GC2_C1_0, GR5_GC2_C1_3);

--UE1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3] at DPRAM_0
UE1_portadataout[3] = INPUT(GR1_GC2_C1_1, GR5_GC3_C14_2);

--UE1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4] at DPRAM_0
UE1_portadataout[4] = INPUT(GR1_GC2_C1_2, GR2_GC2_C9_0);

--UE1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5] at DPRAM_0
UE1_portadataout[5] = INPUT(GR1_GC2_C1_3, GR5_GC2_C2_6);

--UE1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6] at DPRAM_0
UE1_portadataout[6] = INPUT(GR1_GC2_C1_4, GR5_GC2_C3_3);

--UE1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7] at DPRAM_0
UE1_portadataout[7] = INPUT(GR1_GC2_C1_5, GR5_GC3_C15_6);

--UE1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8] at DPRAM_0
UE1_portadataout[8] = INPUT(GR1_GC2_C1_6, GR1_GC2_C2_5);

--UE1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9] at DPRAM_0
UE1_portadataout[9] = INPUT(GR1_GC2_C1_7, GR1_GC2_C2_0);

--UE1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10] at DPRAM_0
UE1_portadataout[10] = INPUT(GR1_GC2_C1_8, GR5_GC2_C1_3);

--UE1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11] at DPRAM_0
UE1_portadataout[11] = INPUT(GR1_GC2_C1_9, GR5_GC3_C14_2);

--UE1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12] at DPRAM_0
UE1_portadataout[12] = INPUT(GR2_GC2_C9_0);

--UE1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13] at DPRAM_0
UE1_portadataout[13] = INPUT(GR5_GC2_C2_6);

--UE1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14] at DPRAM_0
UE1_portadataout[14] = INPUT(GR5_GC2_C3_3);

--UE1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15] at DPRAM_0
UE1_portadataout[15] = INPUT(GR5_GC3_C15_4);

--UE1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16] at DPRAM_0
UE1_portadataout[16] = INPUT(GR1_GC2_C2_6);

--UE1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17] at DPRAM_0
UE1_portadataout[17] = INPUT(GR1_GC2_C2_1);

--UE1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18] at DPRAM_0
UE1_portadataout[18] = INPUT(GR5_GC2_C1_4);

--UE1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19] at DPRAM_0
UE1_portadataout[19] = INPUT(GR5_GC3_C14_3);

--UE1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20] at DPRAM_0
UE1_portadataout[20] = INPUT(GR2_GC2_C9_1);

--UE1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21] at DPRAM_0
UE1_portadataout[21] = INPUT(GR5_GC2_C2_7);

--UE1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22] at DPRAM_0
UE1_portadataout[22] = INPUT(GR5_GC2_C3_4);

--UE1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23] at DPRAM_0
UE1_portadataout[23] = INPUT(GR5_GC3_C15_7);

--UE1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24] at DPRAM_0
UE1_portadataout[24] = INPUT(GR1_GC2_C2_6);

--UE1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25] at DPRAM_0
UE1_portadataout[25] = INPUT(GR1_GC2_C2_1);

--UE1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26] at DPRAM_0
UE1_portadataout[26] = INPUT(GR5_GC2_C1_4);

--UE1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27] at DPRAM_0
UE1_portadataout[27] = INPUT(GR5_GC3_C14_3);

--UE1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28] at DPRAM_0
UE1_portadataout[28] = INPUT(GR2_GC2_C9_1);

--UE1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29] at DPRAM_0
UE1_portadataout[29] = INPUT(GR5_GC2_C2_7);

--UE1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30] at DPRAM_0
UE1_portadataout[30] = INPUT(GR5_GC2_C3_4);

--UE1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31] at DPRAM_0
UE1_portadataout[31] = INPUT(GR5_GC3_C15_7);


--TE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
TE1_core = INPUT(31);

--TE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
TE1_MASTERHWRITE = INPUT(GR8_GC0_C7_0, GR8_GC0_C8_4, GR8_GC0_C6_0, GR8_GC0_C5_7, GR8_GC0_C6_9, GR8_GC0_C8_8, GR8_GC0_C6_2);

--TE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO at UPCORE
TE1_SLAVEHREADYO = INPUT(0, GR17_GC1_C2_2, GR17_GC1_C0_9, GR17_GC1_C3_8, GR22_GC1_C2_5, GR17_GC1_C4_1, GR6_GC1_C3_1, GR25_GC1_C4_2, GR0_GC1_C7_4, GR13_GC1_C3_1, GR0_GC1_C5_9, GR0_GC1_C0_2, GR6_GC1_C3_2, GR0_GC1_C0_6, GR6_GC1_C3_5, GR0_GC1_C1_2, GR0_GC1_C1_9, GR0_GC1_C2_2, GR0_GC1_C2_3, GR0_GC1_C14_1, GR0_GC1_C7_2, GR0_GC1_C9_4, GR0_GC1_C7_0, GR0_GC1_C7_9, GR0_GC1_C14_8, GR0_GC1_C2_1, GR0_GC1_C5_2, GR0_GC1_C5_4, GR8_GC1_C0_2, GR0_GC1_C5_0, GR0_GC1_C14_6, GR0_GC1_C1_7, GR0_GC1_C7_5, GR16_GC1_C11_2, GR22_GC1_C6_5, GR16_GC1_C8_8, GR16_GC1_C1_1, GR15_GC1_C1_6, GR13_GC1_C3_9, GR13_GC1_C1_2, GR18_GC1_C9_2, GR17_GC1_C4_3, GR18_GC1_C0_5, GR17_GC1_C5_2, GR18_GC1_C1_2, GR18_GC1_C7_7, GR22_GC1_C8_2, GR17_GC1_C13_1, GR22_GC1_C6_4, GR22_GC1_C6_2, GR22_GC1_C8_8, GR17_GC1_C13_6, GR17_GC1_C7_8, GR24_GC1_C5_1, GR24_GC1_C5_4, GR24_GC1_C5_2, GR24_GC1_C5_8, GR24_GC1_C5_3, GR6_GC1_C3_9);

--TE1L981 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK at UPCORE
TE1L981 = INPUT(GC0_C8_0);

--TE1L391 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN at UPCORE
TE1L391 = INPUT(GC0_C8_1);

--TE1L191 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE at UPCORE
TE1L191 = INPUT(21);

--TE1L182 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN at UPCORE
TE1L182 = INPUT(GC0_C11_0);

--TE1L781 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN at UPCORE
TE1L781 = INPUT(GC0_C10_1);

--TE1L972 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN at UPCORE
TE1L972 = INPUT(GC0_C10_0);

--TE1L372 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE at UPCORE
TE1L372 = INPUT(GC1_C7_1, GC1_C13_0, GC0_C12_1, 22);

--TE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
TE1L37 = INPUT(GC3_C6_0);

--TE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
TE1L17 = INPUT(GC3_C5_1);

--TE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
TE1L13 = INPUT(GC3_C8_1);

--TE1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
TE1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--TE1L683 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION at UPCORE
TE1L683 = INPUT(GC3_C2_1);

--TE1L873 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON at UPCORE
TE1L873 = INPUT(GC3_C2_0);

--TE1L083 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE at UPCORE
TE1L083 = INPUT(GC3_C2_1, GC3_C2_0);

--TE1L193 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD at UPCORE
TE1L193 = INPUT(GC3_C3_0);

--TE1L883 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN at UPCORE
TE1L883 = INPUT(GC3_C3_1);

--TE1L383 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN at UPCORE
TE1L383 = INPUT(GC3_C4_0);

--TE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
TE1_MASTERHADDR[2] = INPUT(GR8_GC0_C12_8);

--TE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
TE1_MASTERHADDR[3] = INPUT(GR8_GC0_C12_9);

--TE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
TE1_MASTERHADDR[4] = INPUT(GR8_GC0_C12_7);

--TE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
TE1_MASTERHADDR[5] = INPUT(GR8_GC0_C12_6);

--TE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
TE1_MASTERHADDR[6] = INPUT(GR8_GC0_C12_3);

--TE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
TE1_MASTERHADDR[7] = INPUT(GR8_GC0_C12_4);

--TE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
TE1_MASTERHADDR[8] = INPUT(GR8_GC0_C12_0);

--TE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
TE1_MASTERHADDR[9] = INPUT(GR8_GC0_C12_1);

--TE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
TE1_MASTERHADDR[10] = INPUT(GR8_GC0_C14_2);

--TE1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11] at UPCORE
TE1_MASTERHADDR[11] = INPUT(GR8_GC0_C10_5);

--TE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12] at UPCORE
TE1_MASTERHADDR[12] = INPUT(GR8_GC0_C12_5);

--TE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13] at UPCORE
TE1_MASTERHADDR[13] = INPUT(GR8_GC0_C12_2);

--TE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
TE1_MASTERHTRANS[0] = INPUT(GR8_GC0_C5_0, GR8_GC0_C6_7, GR8_GC0_C5_6, GR8_GC0_C7_5, GR8_GC0_C8_5, GR8_GC0_C8_7, GR8_GC0_C7_4, GR8_GC0_C7_9, GR8_GC0_C6_3, GR8_GC0_C5_2, GR8_GC0_C5_4, GR8_GC0_C7_6, GR8_GC0_C6_2);

--TE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
TE1_MASTERHTRANS[1] = INPUT(GR8_GC0_C5_0, GR8_GC0_C6_0, GR8_GC0_C6_4, GR8_GC0_C6_7, GR8_GC0_C7_3, GR8_GC0_C5_6, GR8_GC0_C7_5, GR8_GC0_C8_5, GR8_GC0_C8_6, GR8_GC0_C8_7, GR8_GC0_C7_4, GR8_GC0_C7_9, GR8_GC0_C8_1, GR8_GC0_C6_8, GR8_GC0_C6_3, GR8_GC0_C5_2, GR8_GC0_C5_4, GR8_GC0_C7_7, GR8_GC0_C7_6, GR8_GC0_C6_2);

--TE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
TE1_MASTERHSIZE[0] = INPUT(GR8_GC0_C6_1);

--TE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
TE1_MASTERHSIZE[1] = INPUT(GR8_GC0_C6_1);

--TE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
TE1_MASTERHBURST[0] = INPUT(GR8_GC0_C6_4, GR8_GC0_C5_5, GR8_GC0_C5_9);

--TE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
TE1_MASTERHBURST[1] = INPUT(GR8_GC0_C6_4, GR8_GC0_C5_5, GR8_GC0_C6_1, GR8_GC0_C5_9);

--TE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
TE1_MASTERHBURST[2] = INPUT(GR8_GC0_C6_4, GR8_GC0_C5_5, GR8_GC0_C6_1, GR8_GC0_C5_9);

--TE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
TE1_MASTERHWDATA[0] = INPUT(GR8_GC1_C7_7, GR21_GC1_C3_2, GR8_GC2_C12_3, GR6_GC2_C9_6, GR10_GC0_C15_7, GR6_GC0_C14_4, GR25_GC2_C0_5, GR6_GC2_C7_9, GR6_GC3_C7_3, GR14_GC3_C0_2, GR21_GC3_C0_2, GR6_GC2_C14_2, GR6_GC0_C14_2, GR6_GC0_C13_0, GR6_GC0_C12_6, GR6_GC0_C12_7, GR7_GC0_C11_4, GR6_GC0_C13_1, GR12_GC0_C9_2);

--TE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
TE1_MASTERHWDATA[1] = INPUT(GR21_GC2_C1_7, GR8_GC1_C8_6, GR21_GC1_C11_1, GR10_GC0_C15_9, GR6_GC0_C14_9, GR2_GC2_C4_7, GR25_GC2_C0_1, GR23_GC3_C0_1, GR20_GC3_C0_1, GR6_GC0_C15_9, GR8_GC0_C9_5, GR6_GC0_C7_2, GR6_GC0_C14_8, GR7_GC0_C3_3, GR7_GC0_C2_2, GR6_GC0_C8_9, GR6_GC0_C8_5, GR0_GC0_C6_9);

--TE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
TE1_MASTERHWDATA[2] = INPUT(GR21_GC2_C1_5, GR8_GC1_C9_8, GR21_GC1_C11_5, GR6_GC2_C15_2, GR25_GC2_C0_7, GR23_GC3_C0_2, GR20_GC3_C0_2, GR12_GC0_C11_2, GR0_GC0_C15_6, GR7_GC0_C3_4, GR8_GC1_C9_3, GR6_GC0_C4_5, GR6_GC0_C4_2, GR1_GC0_C12_4, GR1_GC0_C12_3);

--TE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
TE1_MASTERHWDATA[3] = INPUT(GR21_GC2_C1_4, GR8_GC1_C9_4, GR8_GC2_C12_9, GR7_GC0_C11_6, GR8_GC1_C9_9, GR7_GC0_C6_4, GR7_GC0_C6_6, GR1_GC0_C2_6, GR1_GC0_C2_0, GR12_GC0_C6_2, GR0_GC0_C13_7, GR25_GC2_C0_3, GR25_GC3_C0_2, GR22_GC3_C0_0);

--TE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
TE1_MASTERHWDATA[4] = INPUT(GR12_GC1_C8_6, GR8_GC2_C12_8, GR21_GC2_C1_9, GR7_GC0_C11_5, GR12_GC1_C8_8, GR1_GC0_C1_8, GR1_GC0_C1_3, GR1_GC0_C2_9, GR1_GC0_C2_4, GR12_GC0_C11_1, GR0_GC2_C1_2, GR25_GC2_C0_2, GR25_GC3_C0_3, GR22_GC3_C0_2);

--TE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
TE1_MASTERHWDATA[5] = INPUT(GR12_GC1_C8_2, GR6_GC2_C11_4, GR6_GC2_C9_7, GR25_GC2_C0_0, GR25_GC3_C0_1, GR22_GC3_C0_1, GR12_GC0_C7_8, GR6_GC2_C14_4, GR7_GC0_C3_6, GR12_GC1_C8_4, GR1_GC0_C13_9, GR1_GC0_C15_2, GR1_GC0_C14_2, GR1_GC0_C13_0);

--TE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
TE1_MASTERHWDATA[6] = INPUT(GR12_GC1_C8_5, GR3_GC2_C12_2, GR3_GC2_C13_2, GR12_GC0_C7_6, GR7_GC0_C11_2, GR12_GC1_C8_1, GR7_GC0_C6_9, GR7_GC0_C6_5, GR7_GC0_C7_3, GR7_GC0_C7_8, GR25_GC2_C0_6, GR25_GC3_C0_0, GR22_GC3_C0_3);

--TE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
TE1_MASTERHWDATA[7] = INPUT(GR8_GC1_C9_1, GR25_GC2_C0_4, GR14_GC3_C0_1, GR21_GC3_C0_1, GR7_GC2_C0_1, GR0_GC0_C12_2, GR0_GC0_C12_7, GR7_GC0_C3_2, GR8_GC1_C9_7, GR7_GC0_C6_7, GR7_GC0_C6_2, GR7_GC0_C0_2, GR7_GC0_C3_7);

--TE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
TE1_MASTERHWDATA[8] = INPUT(GR8_GC1_C9_5, GR15_GC1_C0_2, GR2_GC2_C14_2, GR12_GC0_C6_6, GR0_GC2_C1_9, GR7_GC0_C3_8, GR8_GC1_C9_6, GR7_GC0_C8_4, GR7_GC0_C5_2, GR7_GC0_C8_8, GR7_GC0_C3_9, GR14_GC3_C0_3, GR21_GC3_C0_3);

--TE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
TE1_MASTERHWDATA[9] = INPUT(GR8_GC1_C3_2, GR21_GC1_C11_6, GR3_GC2_C3_5, GR14_GC3_C0_0, GR21_GC3_C0_0, GR0_GC0_C12_6, GR0_GC0_C12_8, GR1_GC0_C5_3, GR1_GC0_C5_9, GR7_GC0_C11_7, GR0_GC0_C11_5, GR6_GC0_C6_2, GR6_GC0_C6_1);

--TE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
TE1_MASTERHWDATA[10] = INPUT(GR12_GC1_C8_3, GR3_GC2_C3_9, GR7_GC0_C12_2, GR12_GC1_C8_9, GR12_GC0_C7_2, GR0_GC2_C1_3);

--TE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
TE1_MASTERHWDATA[11] = INPUT(GR9_GC2_C13_2, GR7_GC0_C11_8, GR8_GC1_C3_8, GR0_GC0_C7_5, GR0_GC0_C7_7, GR8_GC1_C3_9);

--TE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
TE1_MASTERHWDATA[12] = INPUT(GR12_GC1_C8_0, GR21_GC3_C14_2, GR12_GC0_C11_7, GR0_GC0_C14_5, GR7_GC0_C11_9, GR12_GC1_C8_7, GR2_GC2_C15_2, GR6_GC2_C9_0);

--TE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
TE1_MASTERHWDATA[13] = INPUT(GR8_GC1_C3_6, GR21_GC1_C11_3, GR6_GC2_C15_8, GR6_GC2_C9_8, GR0_GC0_C12_3, GR0_GC0_C12_1, GR7_GC0_C11_0, GR8_GC1_C3_3);

--TE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
TE1_MASTERHWDATA[14] = INPUT(GR8_GC1_C2_2, GR2_GC0_C13_4, GR6_GC2_C9_1, GR7_GC0_C3_5, GR2_GC0_C13_6, GR0_GC0_C10_5, GR0_GC0_C10_8);

--TE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
TE1_MASTERHWDATA[15] = INPUT(GR8_GC1_C2_5, GR2_GC0_C13_2, GR12_GC0_C11_3, GR12_GC0_C11_9, GR7_GC0_C11_3, GR2_GC0_C13_5);

--TE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16] at UPCORE
TE1_MASTERHWDATA[16] = INPUT(GR21_GC1_C11_0, GR24_GC0_C7_4, GR10_GC0_C14_2, GR10_GC0_C5_2, GR2_GC2_C4_1, GR2_GC2_C4_8);

--TE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17] at UPCORE
TE1_MASTERHWDATA[17] = INPUT(GR3_GC0_C15_8, GR21_GC2_C1_8, GR24_GC0_C7_6, GR6_GC0_C1_2, GR6_GC0_C1_5, GR6_GC0_C2_2, GR6_GC0_C2_7, GR10_GC0_C14_3, GR3_GC0_C15_4, GR21_GC1_C11_9);

--TE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18] at UPCORE
TE1_MASTERHWDATA[18] = INPUT(GR6_GC2_C11_0, GR21_GC2_C1_1, GR24_GC0_C7_2, GR6_GC0_C3_2, GR6_GC0_C3_6, GR6_GC0_C2_5, GR6_GC0_C2_4, GR10_GC0_C15_8, GR10_GC0_C9_8);

--TE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19] at UPCORE
TE1_MASTERHWDATA[19] = INPUT(GR6_GC2_C13_2, GR6_GC2_C1_4, GR3_GC0_C0_4, GR6_GC0_C3_4, GR6_GC0_C3_5, GR6_GC0_C4_6, GR6_GC0_C4_7, GR24_GC0_C12_1);

--TE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20] at UPCORE
TE1_MASTERHWDATA[20] = INPUT(GR3_GC2_C3_2, GR24_GC0_C7_9, GR3_GC2_C2_9, GR3_GC0_C14_2, GR3_GC0_C14_7, GR24_GC0_C7_8, GR3_GC0_C13_2, GR21_GC1_C11_7);

--TE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21] at UPCORE
TE1_MASTERHWDATA[21] = INPUT(GR3_GC2_C9_2, GR24_GC0_C7_3, GR3_GC2_C6_9, GR3_GC0_C14_6, GR3_GC0_C14_5, GR24_GC0_C7_7, GR3_GC0_C10_2, GR21_GC1_C11_2);

--TE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22] at UPCORE
TE1_MASTERHWDATA[22] = INPUT(GR24_GC0_C12_9, GR3_GC0_C15_2, GR6_GC2_C8_2, GR6_GC3_C14_6, GR6_GC0_C8_2, GR6_GC0_C8_4, GR3_GC0_C15_6);

--TE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23] at UPCORE
TE1_MASTERHWDATA[23] = INPUT(GR6_GC2_C15_4, GR6_GC0_C14_6, GR6_GC2_C3_3, GR6_GC0_C8_1, GR6_GC0_C8_7, GR6_GC0_C0_2, GR6_GC0_C14_3);

--TE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
TE1_MASTERHWDATA[24] = INPUT(GR21_GC1_C11_4, GR2_GC2_C2_8, GR2_GC2_C6_9, GR24_GC0_C12_4, GR1_GC0_C11_4, GR6_GC0_C9_5, GR6_GC0_C9_6, GR1_GC0_C2_1, GR1_GC0_C2_5);

--TE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
TE1_MASTERHWDATA[25] = INPUT(GR21_GC1_C11_8, GR2_GC2_C4_0, GR2_GC2_C6_4, GR24_GC0_C7_5, GR3_GC0_C1_0, GR6_GC0_C6_7, GR6_GC0_C6_5, GR3_GC0_C8_2, GR6_GC0_C5_2);

--TE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
TE1_MASTERHWDATA[26] = INPUT(GR6_GC2_C11_5, GR21_GC2_C1_3, GR3_GC0_C12_9);

--TE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
TE1_MASTERHWDATA[27] = INPUT(GR3_GC2_C3_6, GR21_GC2_C1_6, GR3_GC2_C0_7);

--TE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
TE1_MASTERHWDATA[28] = INPUT(GR7_GC0_C14_4, GR3_GC2_C4_2, GR6_GC2_C9_3);

--TE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
TE1_MASTERHWDATA[29] = INPUT(GR8_GC2_C12_4, GR8_GC2_C12_6);

--TE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
TE1_MASTERHWDATA[30] = INPUT(GR9_GC2_C9_2, GR7_GC0_C4_5);

--TE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
TE1_MASTERHWDATA[31] = INPUT(GR3_GC0_C15_7, GR3_GC0_C15_9);

--TE1_SLAVEHRESP[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[0] at UPCORE
TE1_SLAVEHRESP[0] = INPUT(GR6_GC1_C3_8, GR0_GC1_C7_7, GR0_GC1_C7_5, GR0_GC1_C7_6);

--TE1_SLAVEHRESP[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[1] at UPCORE
TE1_SLAVEHRESP[1] = INPUT(GR6_GC1_C3_8, GR0_GC1_C7_7, GR0_GC1_C7_5, GR0_GC1_C7_6);

--TE1L922 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0 at UPCORE
TE1L922 = INPUT(GC1_C8_0);

--TE1L032 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1 at UPCORE
TE1L032 = INPUT(GC1_C13_1);

--TE1L132 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2 at UPCORE
TE1L132 = INPUT(GC0_C12_0);

--TE1L232 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3 at UPCORE
TE1L232 = INPUT(GC0_C11_1);

--TE1L271 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0 at UPCORE
TE1L271 = INPUT(GC0_C7_1);

--TE1L371 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1 at UPCORE
TE1L371 = INPUT(GC0_C7_0);

--TE1L471 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2 at UPCORE
TE1L471 = INPUT(GC0_C6_1);

--TE1L571 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3 at UPCORE
TE1L571 = INPUT(GC0_C6_0);

--TE1L671 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4 at UPCORE
TE1L671 = INPUT(GC0_C5_1);

--TE1L771 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5 at UPCORE
TE1L771 = INPUT(GC0_C5_0);

--TE1L871 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6 at UPCORE
TE1L871 = INPUT(GC0_C4_1);

--TE1L971 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7 at UPCORE
TE1L971 = INPUT(GC0_C4_0);

--TE1L081 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8 at UPCORE
TE1L081 = INPUT(GC0_C3_1);

--TE1L181 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9 at UPCORE
TE1L181 = INPUT(GC0_C3_0);

--TE1L281 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10 at UPCORE
TE1L281 = INPUT(GC0_C2_1);

--TE1L381 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11 at UPCORE
TE1L381 = INPUT(GC0_C2_0);

--TE1L481 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12 at UPCORE
TE1L481 = INPUT(GC0_C1_1);

--TE1L581 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13 at UPCORE
TE1L581 = INPUT(GC0_C1_0);

--TE1L681 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14 at UPCORE
TE1L681 = INPUT(GC0_C0_1);

--TE1L591 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0 at UPCORE
TE1L591 = INPUT(GC0_C9_1);

--TE1L691 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1 at UPCORE
TE1L691 = INPUT(GC0_C9_0);

--TE1L732 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0 at UPCORE
TE1L732 = INPUT(GC1_C3_0);

--TE1L832 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1 at UPCORE
TE1L832 = INPUT(GC1_C3_1);

--TE1L932 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2 at UPCORE
TE1L932 = INPUT(GC1_C4_0);

--TE1L042 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3 at UPCORE
TE1L042 = INPUT(GC1_C4_1);

--TE1L142 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4 at UPCORE
TE1L142 = INPUT(GC1_C5_0);

--TE1L242 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5 at UPCORE
TE1L242 = INPUT(GC1_C5_1);

--TE1L342 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6 at UPCORE
TE1L342 = INPUT(GC1_C6_1);

--TE1L442 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7 at UPCORE
TE1L442 = INPUT(GC1_C7_0);

--TE1L542 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8 at UPCORE
TE1L542 = INPUT(GC1_C8_1);

--TE1L642 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9 at UPCORE
TE1L642 = INPUT(GC1_C9_0);

--TE1L742 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10 at UPCORE
TE1L742 = INPUT(GC1_C9_1);

--TE1L842 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11 at UPCORE
TE1L842 = INPUT(GC1_C10_0);

--TE1L942 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12 at UPCORE
TE1L942 = INPUT(GC1_C10_1);

--TE1L052 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13 at UPCORE
TE1L052 = INPUT(GC1_C11_0);

--TE1L152 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14 at UPCORE
TE1L152 = INPUT(GC1_C11_1);

--TE1L252 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15 at UPCORE
TE1L252 = INPUT(GC1_C12_1);

--TE1L352 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16 at UPCORE
TE1L352 = INPUT(GC1_C14_0);

--TE1L452 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17 at UPCORE
TE1L452 = INPUT(GC1_C14_1);

--TE1L552 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18 at UPCORE
TE1L552 = INPUT(GC1_C15_0);

--TE1L652 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19 at UPCORE
TE1L652 = INPUT(GC0_C15_0);

--TE1L752 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20 at UPCORE
TE1L752 = INPUT(GC0_C14_1);

--TE1L852 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21 at UPCORE
TE1L852 = INPUT(GC0_C14_0);

--TE1L952 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22 at UPCORE
TE1L952 = INPUT(GC0_C13_1);

--TE1L062 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23 at UPCORE
TE1L062 = INPUT(GC0_C13_0);

--TE1L162 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24 at UPCORE
TE1L162 = INPUT(30);

--TE1L262 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25 at UPCORE
TE1L262 = INPUT(29);

--TE1L362 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26 at UPCORE
TE1L362 = INPUT(28);

--TE1L462 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27 at UPCORE
TE1L462 = INPUT(27);

--TE1L562 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28 at UPCORE
TE1L562 = INPUT(26);

--TE1L662 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29 at UPCORE
TE1L662 = INPUT(25);

--TE1L762 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30 at UPCORE
TE1L762 = INPUT(24);

--TE1L862 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31 at UPCORE
TE1L862 = INPUT(23);

--TE1L572 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0 at UPCORE
TE1L572 = INPUT(GC1_C7_1);

--TE1L672 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1 at UPCORE
TE1L672 = INPUT(GC1_C13_0);

--TE1L772 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2 at UPCORE
TE1L772 = INPUT(GC0_C12_1);

--TE1L872 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3 at UPCORE
TE1L872 = INPUT(22);

--TE1L332 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0 at UPCORE
TE1L332 = INPUT(GC1_C3_0, GC1_C3_1, GC1_C4_0, GC1_C4_1, GC1_C5_0, GC1_C5_1, GC1_C6_1, GC1_C7_0);

--TE1L432 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1 at UPCORE
TE1L432 = INPUT(GC1_C8_1, GC1_C9_0, GC1_C9_1, GC1_C10_0, GC1_C10_1, GC1_C11_0, GC1_C11_1, GC1_C12_1);

--TE1L532 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2 at UPCORE
TE1L532 = INPUT(GC1_C14_0, GC1_C14_1, GC1_C15_0, GC0_C15_0, GC0_C14_1, GC0_C14_0, GC0_C13_1, GC0_C13_0);

--TE1L632 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3 at UPCORE
TE1L632 = INPUT(30, 29, 28, 27, 26, 25, 24, 23);

--TE1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
TE1L55 = INPUT(GC2_C9_1);

--TE1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
TE1L65 = INPUT(GC2_C9_0);

--TE1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
TE1L75 = INPUT(GC2_C8_1);

--TE1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
TE1L85 = INPUT(GC2_C8_0);

--TE1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
TE1L95 = INPUT(GC2_C7_1);

--TE1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
TE1L06 = INPUT(GC2_C7_0);

--TE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
TE1L16 = INPUT(GC2_C6_1);

--TE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
TE1L26 = INPUT(GC2_C6_0);

--TE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
TE1L36 = INPUT(GC2_C5_1);

--TE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
TE1L46 = INPUT(GC2_C5_0);

--TE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
TE1L56 = INPUT(GC2_C4_1);

--TE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
TE1L66 = INPUT(GC2_C4_0);

--TE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
TE1L76 = INPUT(GC2_C3_1);

--TE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
TE1L86 = INPUT(GC2_C3_0);

--TE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
TE1L96 = INPUT(GC2_C2_1);

--TE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
TE1L07 = INPUT(GC2_C2_0);

--TE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
TE1L92 = INPUT(GC3_C4_1);

--TE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
TE1L03 = INPUT(GC3_C5_0);

--TE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
TE1L33 = INPUT(GC3_C6_1);

--TE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
TE1L43 = INPUT(GC3_C7_0);

--TE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
TE1L53 = INPUT(GC3_C7_1);

--TE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
TE1L63 = INPUT(GC3_C8_0);

--TE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
TE1L4 = INPUT(GC3_C10_0);

--TE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
TE1L5 = INPUT(GC3_C10_1);

--TE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
TE1L6 = INPUT(GC3_C11_0);

--TE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
TE1L7 = INPUT(GC3_C11_1);

--TE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
TE1L8 = INPUT(GC3_C12_0);

--TE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
TE1L9 = INPUT(GC3_C12_1);

--TE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
TE1L01 = INPUT(GC3_C13_0);

--TE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
TE1L11 = INPUT(GC3_C13_1);

--TE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
TE1L21 = INPUT(GC3_C14_0);

--TE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
TE1L31 = INPUT(GC3_C14_1);

--TE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
TE1L41 = INPUT(GC3_C15_0);

--TE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
TE1L51 = INPUT(GC2_C15_0);

--TE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
TE1L61 = INPUT(GC2_C14_1);

--TE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
TE1L71 = INPUT(GC2_C14_0);

--TE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
TE1L81 = INPUT(GC2_C13_1);

--TE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
TE1L91 = INPUT(GC2_C13_0);

--TE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
TE1L02 = INPUT(GC2_C12_1);

--TE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
TE1L12 = INPUT(GC2_C12_0);

--TE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
TE1L22 = INPUT(GC2_C11_1);

--TE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
TE1L32 = INPUT(GC2_C11_0);

--TE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
TE1L42 = INPUT(GC2_C10_1);

--TE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
TE1L52 = INPUT(GC2_C10_0);

--TE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
TE1L62 = INPUT(34);

--TE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
TE1L72 = INPUT(33);

--TE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
TE1L82 = INPUT(32);


--R1_SYS_RESET is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SYS_RESET at LC8_5_I4
--operation mode is normal

R1_SYS_RESET_lut_out = !U1L81Q & (R1_SYS_RESET # Z1L42Q & R1_CMD_WAIT);
R1_SYS_RESET = DFFE(R1_SYS_RESET_lut_out, GLOBAL(KE1_outclock0), , , );


--BD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~36 at LC3_11_L4
--operation mode is normal

BD1L91 = !P61_sload_path[2] & !P61_sload_path[1] # !P61_sload_path[3];


--PB4_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC10_13_F4
--operation mode is normal

PB4_dffs[0]_lut_out = LD1L9Q # PB4_dffs[1];
PB4_dffs[0] = DFFE(PB4_dffs[0]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--BD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2222 at LC2_11_L4
--operation mode is normal

BD1L21 = P51_pre_out[7] $ (!P61_sload_path[4] & BD1L91) # !PB4_dffs[0];


--U1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|l_pulse~reg at LC1_11_L4
--operation mode is normal

U1L51Q_lut_out = U1L5 & U1L1 & R1_SND_PULSE # !U1L5 & (U1L51Q # U1L1 & R1_SND_PULSE);
U1L51Q = DFFE(U1L51Q_lut_out, GLOBAL(KE1_outclock0), !R1L25, , );


--U1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|h_pulse~reg at LC7_11_L4
--operation mode is normal

U1L41Q_lut_out = U1L6 # U1L41Q & (!U1L2 # !U1L01);
U1L41Q = DFFE(U1L41Q_lut_out, GLOBAL(KE1_outclock0), !R1L25, , );


--BD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2223 at LC5_11_L4
--operation mode is normal

BD1L31 = U1L41Q & !U1L51Q & !P51_pre_out[7] # !U1L41Q & (U1L51Q & P51_pre_out[7] # !U1L51Q & BD1L21);


--BD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~37 at LC9_10_L4
--operation mode is normal

BD1L02 = !P61_sload_path[4] & (!P61_sload_path[2] & !P61_sload_path[1] # !P61_sload_path[3]);


--BD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2224 at LC4_11_L4
--operation mode is normal

BD1L8 = !U1L41Q & (U1L51Q # PB4_dffs[0] & !BD1L02);


--BD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2225 at LC10_11_L4
--operation mode is normal

BD1L9 = !U1L51Q & (U1L41Q # PB4_dffs[0] & BD1L02);


--BD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[6]~2226 at LC9_1_K4
--operation mode is normal

BD1L11 = BD1L9 & (BD1L8 # !P51_pre_out[6]) # !BD1L9 & P51_pre_out[6] & BD1L8;


--BD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2227 at LC5_1_K4
--operation mode is normal

BD1L01 = BD1L9 & (BD1L8 # !P51_pre_out[5]) # !BD1L9 & P51_pre_out[5] & BD1L8;


--BD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[4]~2228 at LC6_1_K4
--operation mode is normal

BD1L7 = BD1L9 & (BD1L8 # !P51_pre_out[4]) # !BD1L9 & P51_pre_out[4] & BD1L8;


--BD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[3]~2229 at LC7_1_K4
--operation mode is normal

BD1L6 = BD1L9 & (BD1L8 # !P51_pre_out[3]) # !BD1L9 & P51_pre_out[3] & BD1L8;


--BD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[2]~2230 at LC3_1_K4
--operation mode is normal

BD1L5 = BD1L9 & (BD1L8 # !P51_pre_out[2]) # !BD1L9 & P51_pre_out[2] & BD1L8;


--BD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[1]~2231 at LC10_1_K4
--operation mode is normal

BD1L4 = BD1L9 & (BD1L8 # !P51_pre_out[1]) # !BD1L9 & P51_pre_out[1] & BD1L8;


--BD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[0]~2232 at LC8_1_K4
--operation mode is normal

BD1L3 = BD1L9 & (BD1L8 # !P51_lsb) # !BD1L9 & P51_lsb & BD1L8;


--WD1_ATWDTrigger_A_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_sig at LC7_8_V2
--operation mode is normal

WD1_ATWDTrigger_A_sig_lut_out = WD1_launch_mode_A[1] & (WD1_discSPE # WD1_launch_mode_A[0]) # !WD1_launch_mode_A[1] & WD1_discMPE & WD1_launch_mode_A[0];
WD1_ATWDTrigger_A_sig = DFFE(WD1_ATWDTrigger_A_sig_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L762Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0 at LC7_13_O4
--operation mode is normal

EE1L762Q_lut_out = EE1L762Q & (EE1L813Q # !EE1L322) # !EE1L422;
EE1L762Q = DFFE(EE1L762Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L32Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0 at LC5_2_O4
--operation mode is normal

EE1L32Q_lut_out = EE1_counterclk_high # !EE1_counterclk_low & !EE1_counter_clock_cclk;
EE1L32Q = DFFE(EE1L32Q_lut_out, GLOBAL(KE2_outclock1), !GLOBAL(J1L4Q), , );


--EE1L313Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0 at LC10_13_O4
--operation mode is normal

EE1L313Q_lut_out = EE1L323Q # EE1L223Q # EE1L622 & EE1L313Q;
EE1L313Q = DFFE(EE1L313Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L962Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0 at LC6_11_O4
--operation mode is normal

EE1L962Q_lut_out = EE1L962Q & !EE1L322 # !EE1L722 # !EE1L413Q;
EE1L962Q = DFFE(EE1L962Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_channel[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1] at LC1_11_O4
--operation mode is normal

EE1_channel[1]_lut_out = EE1L76 # EE1_channel[1] & (!EE1L822 # !EE1L722);
EE1_channel[1] = DFFE(EE1_channel[1]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_channel[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0] at LC7_11_O4
--operation mode is normal

EE1_channel[0]_lut_out = EE1_channel[0] & (!EE1L822 # !EE1L722) # !EE1_channel[0] & EE1L713Q;
EE1_channel[0] = DFFE(EE1_channel[0]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L972Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0 at LC8_12_P2
--operation mode is normal

EE1L972Q_lut_out = EE1L523Q # EE1L972Q & (EE1L922 # !EE1L232);
EE1L972Q = DFFE(EE1L972Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0 at LC1_12_O4
--operation mode is normal

EE1L1Q_lut_out = EE1L713Q # EE1L1Q & EE1L332 # !EE1L432;
EE1L1Q = DFFE(EE1L1Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L42Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0 at LC5_4_O4
--operation mode is normal

EE1L42Q_lut_out = EE1L36 # EE1L42Q & (!EE1L222 # !EE1L032);
EE1L42Q = DFFE(EE1L42Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L52Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0 at LC3_11_O4
--operation mode is normal

EE1L52Q_lut_out = EE1L423Q # EE1L52Q & !EE1L822 # !EE1L422;
EE1L52Q = DFFE(EE1L52Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--WD1_ATWDTrigger_B_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_sig at LC9_9_V2
--operation mode is normal

WD1_ATWDTrigger_B_sig_lut_out = WD1_launch_mode_B[1] & (WD1_discSPE # WD1_launch_mode_B[0]) # !WD1_launch_mode_B[1] & WD1_discMPE & WD1_launch_mode_B[0];
WD1_ATWDTrigger_B_sig = DFFE(WD1_ATWDTrigger_B_sig_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L962Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0 at LC3_11_W4
--operation mode is normal

EE2L962Q_lut_out = EE2L962Q & (EE2L913Q # !EE2L422) # !EE2L522;
EE2L962Q = DFFE(EE2L962Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L32Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0 at LC5_15_Z4
--operation mode is normal

EE2L32Q_lut_out = EE2_counterclk_high # !EE2_counter_clock_cclk & !EE2_counterclk_low;
EE2L32Q = DFFE(EE2L32Q_lut_out, GLOBAL(KE2_outclock1), !GLOBAL(J1L4Q), , );


--EE2L513Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0 at LC5_6_R4
--operation mode is normal

EE2L513Q_lut_out = EE2L323Q # EE2L223Q # EE2L513Q & EE2L812;
EE2L513Q = DFFE(EE2L513Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L172Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0 at LC4_9_W4
--operation mode is normal

EE2L172Q_lut_out = EE2L172Q & !EE2L422 # !EE1L413Q # !EE2L622;
EE2L172Q = DFFE(EE2L172Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_channel[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1] at LC7_9_W4
--operation mode is normal

EE2_channel[1]_lut_out = EE2_channel[1] & (EE2L46 # EE2L813Q & !EE2_channel[0]) # !EE2_channel[1] & EE2L813Q & EE2_channel[0];
EE2_channel[1] = DFFE(EE2_channel[1]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_channel[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0] at LC3_9_W4
--operation mode is normal

EE2_channel[0]_lut_out = EE2_channel[0] & (!EE2L622 # !EE2L822) # !EE2_channel[0] & EE2L813Q;
EE2_channel[0] = DFFE(EE2_channel[0]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L182Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0 at LC1_11_V4
--operation mode is normal

EE2L182Q_lut_out = EE2L523Q # EE2L182Q & (EE2L922 # !EE2L662);
EE2L182Q = DFFE(EE2L182Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0 at LC4_3_X4
--operation mode is normal

EE2L1Q_lut_out = EE2L813Q # EE2L132 # !EE1L413Q # !EE2L622;
EE2L1Q = DFFE(EE2L1Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L42Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0 at LC1_9_W4
--operation mode is normal

EE2L42Q_lut_out = EE2L42Q & EE2L36 # !EE1L413Q # !EE2L322;
EE2L42Q = DFFE(EE2L42Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L52Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0 at LC3_15_W4
--operation mode is normal

EE2L52Q_lut_out = EE2L423Q # !EE2L822 & EE2L52Q # !EE2L522;
EE2L52Q = DFFE(EE2L52Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--B1L12Q is calibration_sources:inst_calibration_sources|FE_TEST_PULSE~reg0 at LC3_10_V2
--operation mode is normal

B1L12Q_lut_out = B1L67 & B1_now_action & K1_CS_ctrl_local.CS_enable[1] # !B1L67 & (B1L12Q # B1_now_action & K1_CS_ctrl_local.CS_enable[1]);
B1L12Q = DFFE(B1L12Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--B1_led_out is calibration_sources:inst_calibration_sources|led_out at LC2_10_V2
--operation mode is normal

B1_led_out_lut_out = B1L67 & B1_now_action & K1_CS_ctrl_local.CS_enable[2] # !B1L67 & (B1_led_out # B1_now_action & K1_CS_ctrl_local.CS_enable[2]);
B1_led_out = DFFE(B1_led_out_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--B1_flasher_board_out is calibration_sources:inst_calibration_sources|flasher_board_out at LC1_10_V2
--operation mode is normal

B1_flasher_board_out_lut_out = K1_CS_ctrl_local.CS_enable[3] & (B1_now_action # B1_flasher_board_out & B1L25) # !K1_CS_ctrl_local.CS_enable[3] & B1_flasher_board_out & B1L25;
B1_flasher_board_out = DFFE(B1_flasher_board_out_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--CB1_DPR_DAT_WR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR at LC5_5_H4
--operation mode is normal

CB1_DPR_DAT_WR_lut_out = !KB1L92Q & CB1_BYTE0 & KB1L01Q & CB1_DAT_MSG;
CB1_DPR_DAT_WR = DFFE(CB1_DPR_DAT_WR_lut_out, GLOBAL(KE1_outclock0), , , );


--S1_inst46[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[0] at LC8_9_A4
--operation mode is normal

S1_inst46[0]_lut_out = S1_inst45[0];
S1_inst46[0] = DFFE(S1_inst46[0]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst46[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[1] at LC5_2_A4
--operation mode is normal

S1_inst46[1]_lut_out = S1_inst45[1];
S1_inst46[1] = DFFE(S1_inst46[1]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst46[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[2] at LC7_9_A4
--operation mode is normal

S1_inst46[2]_lut_out = S1_inst45[2];
S1_inst46[2] = DFFE(S1_inst46[2]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst46[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[3] at LC6_9_A4
--operation mode is normal

S1_inst46[3]_lut_out = S1_inst45[3];
S1_inst46[3] = DFFE(S1_inst46[3]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst46[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[4] at LC2_11_A4
--operation mode is normal

S1_inst46[4]_lut_out = S1_inst45[4];
S1_inst46[4] = DFFE(S1_inst46[4]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst46[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[5] at LC6_11_A4
--operation mode is normal

S1_inst46[5]_lut_out = S1_inst45[5];
S1_inst46[5] = DFFE(S1_inst46[5]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst46[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[6] at LC10_9_A4
--operation mode is normal

S1_inst46[6]_lut_out = S1_inst45[6];
S1_inst46[6] = DFFE(S1_inst46[6]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst46[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[7] at LC5_11_A4
--operation mode is normal

S1_inst46[7]_lut_out = S1_inst45[7];
S1_inst46[7] = DFFE(S1_inst46[7]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst43[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[0] at LC7_10_A4
--operation mode is normal

S1_inst43[0]_lut_out = PB1_dffs[0];
S1_inst43[0] = DFFE(S1_inst43[0]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst43[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[1] at LC2_10_A4
--operation mode is normal

S1_inst43[1]_lut_out = PB1_dffs[1];
S1_inst43[1] = DFFE(S1_inst43[1]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst43[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[2] at LC4_10_A4
--operation mode is normal

S1_inst43[2]_lut_out = PB1_dffs[2];
S1_inst43[2] = DFFE(S1_inst43[2]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst43[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[3] at LC9_9_A4
--operation mode is normal

S1_inst43[3]_lut_out = PB1_dffs[3];
S1_inst43[3] = DFFE(S1_inst43[3]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst43[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[4] at LC4_11_A4
--operation mode is normal

S1_inst43[4]_lut_out = PB1_dffs[4];
S1_inst43[4] = DFFE(S1_inst43[4]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst43[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[5] at LC8_11_A4
--operation mode is normal

S1_inst43[5]_lut_out = PB1_dffs[5];
S1_inst43[5] = DFFE(S1_inst43[5]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst43[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[6] at LC10_11_A4
--operation mode is normal

S1_inst43[6]_lut_out = PB1_dffs[6];
S1_inst43[6] = DFFE(S1_inst43[6]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst43[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[7] at LC9_11_A4
--operation mode is normal

S1_inst43[7]_lut_out = PB1_dffs[7];
S1_inst43[7] = DFFE(S1_inst43[7]_lut_out, GLOBAL(KE1_outclock0), , , CB1L11);


--S1_inst41[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[0] at LC1_14_A4
--operation mode is normal

S1_inst41[0]_lut_out = PB1_dffs[0];
S1_inst41[0] = DFFE(S1_inst41[0]_lut_out, GLOBAL(KE1_outclock0), , , CB1L21);


--S1_inst41[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[1] at LC5_14_A4
--operation mode is normal

S1_inst41[1]_lut_out = PB1_dffs[1];
S1_inst41[1] = DFFE(S1_inst41[1]_lut_out, GLOBAL(KE1_outclock0), , , CB1L21);


--S1_inst41[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[2] at LC7_14_A4
--operation mode is normal

S1_inst41[2]_lut_out = PB1_dffs[2];
S1_inst41[2] = DFFE(S1_inst41[2]_lut_out, GLOBAL(KE1_outclock0), , , CB1L21);


--S1_inst41[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[3] at LC6_14_A4
--operation mode is normal

S1_inst41[3]_lut_out = PB1_dffs[3];
S1_inst41[3] = DFFE(S1_inst41[3]_lut_out, GLOBAL(KE1_outclock0), , , CB1L21);


--S1_inst41[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[4] at LC3_5_A4
--operation mode is normal

S1_inst41[4]_lut_out = PB1_dffs[4];
S1_inst41[4] = DFFE(S1_inst41[4]_lut_out, GLOBAL(KE1_outclock0), , , CB1L21);


--S1_inst41[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[5] at LC3_7_I4
--operation mode is normal

S1_inst41[5]_lut_out = PB1_dffs[5];
S1_inst41[5] = DFFE(S1_inst41[5]_lut_out, GLOBAL(KE1_outclock0), , , CB1L21);


--S1_inst41[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[6] at LC4_14_A4
--operation mode is normal

S1_inst41[6]_lut_out = PB1_dffs[6];
S1_inst41[6] = DFFE(S1_inst41[6]_lut_out, GLOBAL(KE1_outclock0), , , CB1L21);


--S1_inst41[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[7] at LC3_3_K4
--operation mode is normal

S1_inst41[7]_lut_out = PB1_dffs[7];
S1_inst41[7] = DFFE(S1_inst41[7]_lut_out, GLOBAL(KE1_outclock0), , , CB1L21);


--S1_inst38[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[0] at LC2_15_A4
--operation mode is normal

S1_inst38[0]_lut_out = PB1_dffs[0];
S1_inst38[0] = DFFE(S1_inst38[0]_lut_out, GLOBAL(KE1_outclock0), , , CB1L31);


--S1_inst38[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[1] at LC4_15_A4
--operation mode is normal

S1_inst38[1]_lut_out = PB1_dffs[1];
S1_inst38[1] = DFFE(S1_inst38[1]_lut_out, GLOBAL(KE1_outclock0), , , CB1L31);


--S1_inst38[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[2] at LC8_15_A4
--operation mode is normal

S1_inst38[2]_lut_out = PB1_dffs[2];
S1_inst38[2] = DFFE(S1_inst38[2]_lut_out, GLOBAL(KE1_outclock0), , , CB1L31);


--S1_inst38[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[3] at LC5_15_A4
--operation mode is normal

S1_inst38[3]_lut_out = PB1_dffs[3];
S1_inst38[3] = DFFE(S1_inst38[3]_lut_out, GLOBAL(KE1_outclock0), , , CB1L31);


--S1_inst38[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[4] at LC7_15_A4
--operation mode is normal

S1_inst38[4]_lut_out = PB1_dffs[4];
S1_inst38[4] = DFFE(S1_inst38[4]_lut_out, GLOBAL(KE1_outclock0), , , CB1L31);


--S1_inst38[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[5] at LC10_15_A4
--operation mode is normal

S1_inst38[5]_lut_out = PB1_dffs[5];
S1_inst38[5] = DFFE(S1_inst38[5]_lut_out, GLOBAL(KE1_outclock0), , , CB1L31);


--S1_inst38[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[6] at LC9_15_A4
--operation mode is normal

S1_inst38[6]_lut_out = PB1_dffs[6];
S1_inst38[6] = DFFE(S1_inst38[6]_lut_out, GLOBAL(KE1_outclock0), , , CB1L31);


--S1_inst38[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[7] at LC6_15_A4
--operation mode is normal

S1_inst38[7]_lut_out = PB1_dffs[7];
S1_inst38[7] = DFFE(S1_inst38[7]_lut_out, GLOBAL(KE1_outclock0), , , CB1L31);


--TD1L842Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwrite~reg0 at LC5_5_Z2
--operation mode is normal

TD1L842Q_lut_out = TD1L281Q & TD1L821 & TD1L921 # !TD1L281Q & (VD1L694Q # TD1L821 & TD1L921);
TD1L842Q = DFFE(TD1L842Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L33Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhready~reg0 at LC7_7_I1
--operation mode is normal

LE1L33Q_lut_out = !LE1L35Q & !LE1L9 & (LE1L94Q # !LE1L01);
LE1L33Q = DFFE(LE1L33Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--SE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0 at LC9_3_B3
--operation mode is normal

SE1L1 = UE1_portadataout[0] & UE2_portadataout[0];


--TD1L581Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[2]~reg0 at LC6_1_A2
--operation mode is normal

TD1L581Q_lut_out = TD1_haddr[2] & (TD1L031 # TD1L821 & TD1L131) # !TD1_haddr[2] & TD1L821 & TD1L131;
TD1L581Q = DFFE(TD1L581Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L681Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[3]~reg0 at LC4_4_G2
--operation mode is normal

TD1L681Q_lut_out = TD1L081 # TD1_haddr[3] & (TD1L481Q # TD1L76);
TD1L681Q = DFFE(TD1L681Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L781Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[4]~reg0 at LC4_1_A2
--operation mode is normal

TD1L781Q_lut_out = TD1_haddr[4] & (TD1L031 # TD1L821 & TD1L231) # !TD1_haddr[4] & TD1L821 & TD1L231;
TD1L781Q = DFFE(TD1L781Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L881Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[5]~reg0 at LC8_4_G2
--operation mode is normal

TD1L881Q_lut_out = TD1L821 & (TD1L331 # TD1_haddr[5] & TD1L031) # !TD1L821 & TD1_haddr[5] & TD1L031;
TD1L881Q = DFFE(TD1L881Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L981Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[6]~reg0 at LC7_2_A2
--operation mode is normal

TD1L981Q_lut_out = TD1_haddr[6] & (TD1L031 # TD1L821 & TD1L431) # !TD1_haddr[6] & TD1L821 & TD1L431;
TD1L981Q = DFFE(TD1L981Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L091Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[7]~reg0 at LC5_2_A2
--operation mode is normal

TD1L091Q_lut_out = TD1L821 & (TD1L531 # TD1_haddr[7] & TD1L031) # !TD1L821 & TD1_haddr[7] & TD1L031;
TD1L091Q = DFFE(TD1L091Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L191Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[8]~reg0 at LC7_3_A2
--operation mode is normal

TD1L191Q_lut_out = TD1L031 & (TD1_haddr[8] # TD1L821 & TD1L631) # !TD1L031 & TD1L821 & TD1L631;
TD1L191Q = DFFE(TD1L191Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L291Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[9]~reg0 at LC10_3_A2
--operation mode is normal

TD1L291Q_lut_out = TD1_haddr[9] & (TD1L031 # TD1L821 & TD1L731) # !TD1_haddr[9] & TD1L821 & TD1L731;
TD1L291Q = DFFE(TD1L291Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L391Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[10]~reg0 at LC10_15_A2
--operation mode is normal

TD1L391Q_lut_out = TD1L821 & (TD1L831 # TD1_haddr[10] & TD1L031) # !TD1L821 & TD1_haddr[10] & TD1L031;
TD1L391Q = DFFE(TD1L391Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L491Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[11]~reg0 at LC1_5_A2
--operation mode is normal

TD1L491Q_lut_out = TD1L041 # TD1L931 # TD1_haddr[11] & TD1L031;
TD1L491Q = DFFE(TD1L491Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L591Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[12]~reg0 at LC7_5_A2
--operation mode is normal

TD1L591Q_lut_out = TD1L241 # TD1L141 # TD1_haddr[12] & TD1L031;
TD1L591Q = DFFE(TD1L591Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L691Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[13]~reg0 at LC7_4_A2
--operation mode is normal

TD1L691Q_lut_out = TD1L441 # TD1L341 # TD1_haddr[13] & TD1L031;
TD1L691Q = DFFE(TD1L691Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L791Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[14]~reg0 at LC4_9_A2
--operation mode is normal

TD1L791Q_lut_out = TD1L641 # TD1L541 # TD1_haddr[14] & TD1L031;
TD1L791Q = DFFE(TD1L791Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L891Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[15]~reg0 at LC4_11_A2
--operation mode is normal

TD1L891Q_lut_out = TD1L841 # TD1L741 # TD1_haddr[15] & TD1L031;
TD1L891Q = DFFE(TD1L891Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L991Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[16]~reg0 at LC9_13_A2
--operation mode is normal

TD1L991Q_lut_out = TD1L051 # TD1L941 # TD1L031 & TD1_haddr[16];
TD1L991Q = DFFE(TD1L991Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L002Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[17]~reg0 at LC4_13_A2
--operation mode is normal

TD1L002Q_lut_out = TD1L251 # TD1L151 # TD1L031 & TD1_haddr[17];
TD1L002Q = DFFE(TD1L002Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L102Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[18]~reg0 at LC6_11_A2
--operation mode is normal

TD1L102Q_lut_out = TD1L451 # TD1L351 # TD1L031 & TD1_haddr[18];
TD1L102Q = DFFE(TD1L102Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L202Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[19]~reg0 at LC6_9_A2
--operation mode is normal

TD1L202Q_lut_out = TD1L651 # TD1L551 # TD1L031 & TD1_haddr[19];
TD1L202Q = DFFE(TD1L202Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L302Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[20]~reg0 at LC4_4_A2
--operation mode is normal

TD1L302Q_lut_out = TD1L851 # TD1L751 # TD1_haddr[20] & TD1L031;
TD1L302Q = DFFE(TD1L302Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L402Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[21]~reg0 at LC9_10_A2
--operation mode is normal

TD1L402Q_lut_out = TD1L061 # TD1L951 # TD1_haddr[21] & TD1L031;
TD1L402Q = DFFE(TD1L402Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L502Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[22]~reg0 at LC7_7_A2
--operation mode is normal

TD1L502Q_lut_out = TD1L261 # TD1L161 # TD1L031 & TD1_haddr[22];
TD1L502Q = DFFE(TD1L502Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L602Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[23]~reg0 at LC6_7_A2
--operation mode is normal

TD1L602Q_lut_out = TD1L361 # TD1L461 # TD1_haddr[23] & TD1L031;
TD1L602Q = DFFE(TD1L602Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L702Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[24]~reg0 at LC9_8_A2
--operation mode is normal

TD1L702Q_lut_out = TD1L86 # TD1L661 # TD1L381Q & TD1L761;
TD1L702Q = DFFE(TD1L702Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L802Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[25]~reg0 at LC4_15_A2
--operation mode is normal

TD1L802Q_lut_out = TD1L821 & (TD1L861 # TD1_haddr[25] & TD1L031) # !TD1L821 & TD1_haddr[25] & TD1L031;
TD1L802Q = DFFE(TD1L802Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L902Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[26]~reg0 at LC9_3_A2
--operation mode is normal

TD1L902Q_lut_out = TD1_haddr[26] & (TD1L031 # TD1L821 & TD1L961) # !TD1_haddr[26] & TD1L821 & TD1L961;
TD1L902Q = DFFE(TD1L902Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L012Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[27]~reg0 at LC8_6_A2
--operation mode is normal

TD1L012Q_lut_out = TD1_haddr[27] & (TD1L031 # TD1L821 & TD1L071) # !TD1_haddr[27] & TD1L821 & TD1L071;
TD1L012Q = DFFE(TD1L012Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L112Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[28]~reg0 at LC6_6_A2
--operation mode is normal

TD1L112Q_lut_out = TD1_haddr[28] & (TD1L031 # TD1L821 & TD1L171) # !TD1_haddr[28] & TD1L821 & TD1L171;
TD1L112Q = DFFE(TD1L112Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L212Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[29]~reg0 at LC5_1_I2
--operation mode is normal

TD1L212Q_lut_out = TD1L821 & (TD1L271 # TD1_haddr[29] & TD1L031) # !TD1L821 & TD1_haddr[29] & TD1L031;
TD1L212Q = DFFE(TD1L212Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L312Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[30]~reg0 at LC7_6_A2
--operation mode is normal

TD1L312Q_lut_out = TD1_haddr[30] & (TD1L031 # TD1L821 & TD1L371) # !TD1_haddr[30] & TD1L821 & TD1L371;
TD1L312Q = DFFE(TD1L312Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L412Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[31]~reg0 at LC5_15_A2
--operation mode is normal

TD1L412Q_lut_out = TD1L821 & (TD1L471 # TD1_haddr[31] & TD1L031) # !TD1L821 & TD1_haddr[31] & TD1L031;
TD1L412Q = DFFE(TD1L412Q_lut_out, !GLOBAL(KE1_outclock0), , , !J1L4Q);


--TD1L512Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehtrans[0]~reg0 at LC7_10_A2
--operation mode is normal

TD1L512Q_lut_out = TD1L381Q & TD1L66 & (TD1L43 # TD1L53);
TD1L512Q = DFFE(TD1L512Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L612Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[0]~reg0 at LC3_5_Q2
--operation mode is normal

TD1L612Q_lut_out = TD1L56 & TD1L612Q # !TD1L56 & !VD1L794Q & VD1L263;
TD1L612Q = DFFE(TD1L612Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L712Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[1]~reg0 at LC4_12_Q2
--operation mode is normal

TD1L712Q_lut_out = TD1L46 # TD1L85 & (VD1L282 # VD1L972);
TD1L712Q = DFFE(TD1L712Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L812Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[2]~reg0 at LC1_9_Q2
--operation mode is normal

TD1L812Q_lut_out = TD1L36 # TD1L85 & (VD1L872 # VD1L572);
TD1L812Q = DFFE(TD1L812Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L912Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[3]~reg0 at LC4_2_Q2
--operation mode is normal

TD1L912Q_lut_out = TD1L26 # TD1L85 & (VD1L472 # VD1L172);
TD1L912Q = DFFE(TD1L912Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L022Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[4]~reg0 at LC8_4_Y2
--operation mode is normal

TD1L022Q_lut_out = TD1L56 & TD1L022Q # !TD1L56 & (VD1L794Q # TD1L16);
TD1L022Q = DFFE(TD1L022Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L122Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[5]~reg0 at LC5_2_P2
--operation mode is normal

TD1L122Q_lut_out = TD1L06 # TD1L85 & (VD1L762 # VD1L462);
TD1L122Q = DFFE(TD1L122Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L222Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[6]~reg0 at LC9_4_N2
--operation mode is normal

TD1L222Q_lut_out = TD1L95 # TD1L85 & (VD1L362 # VD1L062);
TD1L222Q = DFFE(TD1L222Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L322Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[7]~reg0 at LC9_2_N2
--operation mode is normal

TD1L322Q_lut_out = TD1L75 # TD1L85 & (VD1L952 # VD1L652);
TD1L322Q = DFFE(TD1L322Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L422Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[8]~reg0 at LC3_3_R2
--operation mode is normal

TD1L422Q_lut_out = TD1L821 & (TE1_SLAVEHREADYO & TD1L65 # !TE1_SLAVEHREADYO & TD1L422Q) # !TD1L821 & TD1L65;
TD1L422Q = DFFE(TD1L422Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L522Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[9]~reg0 at LC10_1_R2
--operation mode is normal

TD1L522Q_lut_out = TD1L821 & (TE1_SLAVEHREADYO & VD1L083 # !TE1_SLAVEHREADYO & TD1L522Q) # !TD1L821 & VD1L083;
TD1L522Q = DFFE(TD1L522Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L622Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[10]~reg0 at LC9_4_R2
--operation mode is normal

TD1L622Q_lut_out = TD1L821 & (TE1_SLAVEHREADYO & TD1L35 # !TE1_SLAVEHREADYO & TD1L622Q) # !TD1L821 & TD1L35;
TD1L622Q = DFFE(TD1L622Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L722Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[11]~reg0 at LC9_10_S2
--operation mode is normal

TD1L722Q_lut_out = TD1L74 # TD1L63 & (TD1L94 # TD1L84);
TD1L722Q = DFFE(TD1L722Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L822Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[12]~reg0 at LC7_1_S2
--operation mode is normal

TD1L822Q_lut_out = TD1L54 # TD1L63 & (TD1L94 # TD1L64);
TD1L822Q = DFFE(TD1L822Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L922Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[13]~reg0 at LC8_6_R2
--operation mode is normal

TD1L922Q_lut_out = TD1L34 # TD1L63 & (TD1L94 # TD1L44);
TD1L922Q = DFFE(TD1L922Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L032Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[14]~reg0 at LC7_2_S2
--operation mode is normal

TD1L032Q_lut_out = TD1L14 # TD1L63 & (TD1L94 # TD1L24);
TD1L032Q = DFFE(TD1L032Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L132Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[15]~reg0 at LC9_8_S2
--operation mode is normal

TD1L132Q_lut_out = TD1L93 # TD1L63 & (TD1L94 # TD1L04);
TD1L132Q = DFFE(TD1L132Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L232Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[16]~reg0 at LC6_3_W2
--operation mode is normal

TD1L232Q_lut_out = TD1L821 & (TE1_SLAVEHREADYO & VD1L573 # !TE1_SLAVEHREADYO & TD1L232Q) # !TD1L821 & VD1L573;
TD1L232Q = DFFE(TD1L232Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L332Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[17]~reg0 at LC5_10_W2
--operation mode is normal

TD1L332Q_lut_out = TD1L56 & TD1L332Q # !TD1L56 & !VD1L794Q & VD1L763;
TD1L332Q = DFFE(TD1L332Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L432Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[18]~reg0 at LC9_5_W2
--operation mode is normal

TD1L432Q_lut_out = TD1L56 & TD1L432Q # !TD1L56 & !VD1L794Q & VD1L653;
TD1L432Q = DFFE(TD1L432Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L532Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[19]~reg0 at LC2_8_W2
--operation mode is normal

TD1L532Q_lut_out = TD1L56 & TD1L532Q # !TD1L56 & !VD1L794Q & VD1L153;
TD1L532Q = DFFE(TD1L532Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L632Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[20]~reg0 at LC7_2_U2
--operation mode is normal

TD1L632Q_lut_out = TD1L56 & TD1L632Q # !TD1L56 & !VD1L794Q & VD1L543;
TD1L632Q = DFFE(TD1L632Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L732Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[21]~reg0 at LC10_5_T2
--operation mode is normal

TD1L732Q_lut_out = TD1L56 & TD1L732Q # !TD1L56 & !VD1L794Q & VD1L043;
TD1L732Q = DFFE(TD1L732Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L832Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[22]~reg0 at LC4_2_T2
--operation mode is normal

TD1L832Q_lut_out = TD1L56 & TD1L832Q # !TD1L56 & !VD1L794Q & VD1L533;
TD1L832Q = DFFE(TD1L832Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L932Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[23]~reg0 at LC4_4_T2
--operation mode is normal

TD1L932Q_lut_out = TD1L56 & TD1L932Q # !TD1L56 & !VD1L794Q & VD1L033;
TD1L932Q = DFFE(TD1L932Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L042Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[24]~reg0 at LC3_7_U2
--operation mode is normal

TD1L042Q_lut_out = TD1L56 & TD1L042Q # !TD1L56 & !VD1L794Q & VD1L523;
TD1L042Q = DFFE(TD1L042Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L142Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[25]~reg0 at LC4_1_T2
--operation mode is normal

TD1L142Q_lut_out = TD1L56 & TD1L142Q # !TD1L56 & !VD1L794Q & VD1L913;
TD1L142Q = DFFE(TD1L142Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L242Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[26]~reg0 at LC7_2_X2
--operation mode is normal

TD1L242Q_lut_out = TD1L56 & TD1L242Q # !TD1L56 & !VD1L794Q & VD1L413;
TD1L242Q = DFFE(TD1L242Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L342Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[27]~reg0 at LC5_3_X2
--operation mode is normal

TD1L342Q_lut_out = TD1L56 & TD1L342Q # !TD1L56 & !VD1L794Q & VD1L903;
TD1L342Q = DFFE(TD1L342Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L442Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[28]~reg0 at LC7_1_U2
--operation mode is normal

TD1L442Q_lut_out = TD1L56 & TD1L442Q # !TD1L56 & !VD1L794Q & VD1L303;
TD1L442Q = DFFE(TD1L442Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L542Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[29]~reg0 at LC4_3_U2
--operation mode is normal

TD1L542Q_lut_out = TD1L56 & TD1L542Q # !TD1L56 & !VD1L794Q & VD1L692;
TD1L542Q = DFFE(TD1L542Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L642Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[30]~reg0 at LC8_6_U2
--operation mode is normal

TD1L642Q_lut_out = TD1L56 & TD1L642Q # !TD1L56 & !VD1L794Q & VD1L192;
TD1L642Q = DFFE(TD1L642Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L742Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[31]~reg0 at LC2_5_R2
--operation mode is normal

TD1L742Q_lut_out = TD1L73 # !TE1_SLAVEHREADYO & TD1L742Q & TD1L821;
TD1L742Q = DFFE(TD1L742Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1_reg_rdata[0] is slaveregister:inst_slaveregister|reg_rdata[0] at LC4_4_I3
--operation mode is normal

K1_reg_rdata[0]_lut_out = K1L209 # K1L128 & K1L598 & K1L108;
K1_reg_rdata[0] = DFFE(K1_reg_rdata[0]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[1] is slaveregister:inst_slaveregister|reg_rdata[1] at LC5_9_I2
--operation mode is normal

K1_reg_rdata[1]_lut_out = K1L798 # K1L898 & (K1L397 # K1L697);
K1_reg_rdata[1] = DFFE(K1_reg_rdata[1]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[2] is slaveregister:inst_slaveregister|reg_rdata[2] at LC10_4_A3
--operation mode is normal

K1_reg_rdata[2]_lut_out = K1L398 # K1L898 & (K1L097 # K1L887);
K1_reg_rdata[2] = DFFE(K1_reg_rdata[2]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[3] is slaveregister:inst_slaveregister|reg_rdata[3] at LC8_1_I3
--operation mode is normal

K1_reg_rdata[3]_lut_out = K1L788 # K1L128 & K1L368 & K1L087;
K1_reg_rdata[3] = DFFE(K1_reg_rdata[3]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[4] is slaveregister:inst_slaveregister|reg_rdata[4] at LC4_2_I3
--operation mode is normal

K1_reg_rdata[4]_lut_out = K1L588 # K1L368 & K1L128 & K1L577;
K1_reg_rdata[4] = DFFE(K1_reg_rdata[4]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[5] is slaveregister:inst_slaveregister|reg_rdata[5] at LC10_2_M3
--operation mode is normal

K1_reg_rdata[5]_lut_out = K1L388 # K1L888 & (K1L077 # K1L967);
K1_reg_rdata[5] = DFFE(K1_reg_rdata[5]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[6] is slaveregister:inst_slaveregister|reg_rdata[6] at LC3_7_I3
--operation mode is normal

K1_reg_rdata[6]_lut_out = K1L188 # K1L128 & K1L368 & K1L267;
K1_reg_rdata[6] = DFFE(K1_reg_rdata[6]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[7] is slaveregister:inst_slaveregister|reg_rdata[7] at LC9_1_H3
--operation mode is normal

K1_reg_rdata[7]_lut_out = K1L878 # K1L978 # K1L498 & TD1L091Q;
K1_reg_rdata[7] = DFFE(K1_reg_rdata[7]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[8] is slaveregister:inst_slaveregister|reg_rdata[8] at LC5_7_M3
--operation mode is normal

K1_reg_rdata[8]_lut_out = K1L778 # K1L598 & K1L128 & K1L157;
K1_reg_rdata[8] = DFFE(K1_reg_rdata[8]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[9] is slaveregister:inst_slaveregister|reg_rdata[9] at LC7_3_I3
--operation mode is normal

K1_reg_rdata[9]_lut_out = K1L478 # K1L128 & K1L598 & K1L747;
K1_reg_rdata[9] = DFFE(K1_reg_rdata[9]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[10] is slaveregister:inst_slaveregister|reg_rdata[10] at LC5_1_A3
--operation mode is normal

K1_reg_rdata[10]_lut_out = K1L178 # K1L128 & K1L368 & K1L447;
K1_reg_rdata[10] = DFFE(K1_reg_rdata[10]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[11] is slaveregister:inst_slaveregister|reg_rdata[11] at LC1_2_H3
--operation mode is normal

K1_reg_rdata[11]_lut_out = K1L968 # K1L868 # VD1_start_address[11] & K1L498;
K1_reg_rdata[11] = DFFE(K1_reg_rdata[11]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[12] is slaveregister:inst_slaveregister|reg_rdata[12] at LC10_14_I3
--operation mode is normal

K1_reg_rdata[12]_lut_out = K1L468 # K1L668 # RE1_q[12] & !K1_i38;
K1_reg_rdata[12] = DFFE(K1_reg_rdata[12]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[13] is slaveregister:inst_slaveregister|reg_rdata[13] at LC9_13_G3
--operation mode is normal

K1_reg_rdata[13]_lut_out = K1L068 # K1L128 & (K1L168 # K1L268);
K1_reg_rdata[13] = DFFE(K1_reg_rdata[13]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[14] is slaveregister:inst_slaveregister|reg_rdata[14] at LC6_15_H3
--operation mode is normal

K1_reg_rdata[14]_lut_out = K1L958 # K1L368 & K1L128 & K1L527;
K1_reg_rdata[14] = DFFE(K1_reg_rdata[14]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[15] is slaveregister:inst_slaveregister|reg_rdata[15] at LC8_8_I3
--operation mode is normal

K1_reg_rdata[15]_lut_out = K1L758 # K1L888 & (K1L907 # K1L807);
K1_reg_rdata[15] = DFFE(K1_reg_rdata[15]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[16] is slaveregister:inst_slaveregister|reg_rdata[16] at LC10_4_C3
--operation mode is normal

K1_reg_rdata[16]_lut_out = K1L558 # K1L898 & (K1L407 # K1L607);
K1_reg_rdata[16] = DFFE(K1_reg_rdata[16]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[17] is slaveregister:inst_slaveregister|reg_rdata[17] at LC7_6_G3
--operation mode is normal

K1_reg_rdata[17]_lut_out = K1L358 # K1L258 # K1L109 & K1_DAQ_ctrl_local.LC_mode[1];
K1_reg_rdata[17] = DFFE(K1_reg_rdata[17]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[18] is slaveregister:inst_slaveregister|reg_rdata[18] at LC7_1_G3
--operation mode is normal

K1_reg_rdata[18]_lut_out = K1L228 & (K1L158 # VD1_start_address[18] & K1L198);
K1_reg_rdata[18] = DFFE(K1_reg_rdata[18]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[19] is slaveregister:inst_slaveregister|reg_rdata[19] at LC2_2_G3
--operation mode is normal

K1_reg_rdata[19]_lut_out = K1L228 & (K1L058 # VD1_start_address[19] & K1L198);
K1_reg_rdata[19] = DFFE(K1_reg_rdata[19]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[20] is slaveregister:inst_slaveregister|reg_rdata[20] at LC2_3_D3
--operation mode is normal

K1_reg_rdata[20]_lut_out = K1L948 # K1L848 # K1_DAQ_ctrl_local.LBM_mode[0] & K1L109;
K1_reg_rdata[20] = DFFE(K1_reg_rdata[20]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[21] is slaveregister:inst_slaveregister|reg_rdata[21] at LC7_7_D3
--operation mode is normal

K1_reg_rdata[21]_lut_out = K1L748 # K1L648 # K1_DAQ_ctrl_local.LBM_mode[1] & K1L109;
K1_reg_rdata[21] = DFFE(K1_reg_rdata[21]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[22] is slaveregister:inst_slaveregister|reg_rdata[22] at LC6_9_G3
--operation mode is normal

K1_reg_rdata[22]_lut_out = K1L348 # K1L428 & (K1L448 # K1L548);
K1_reg_rdata[22] = DFFE(K1_reg_rdata[22]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[23] is slaveregister:inst_slaveregister|reg_rdata[23] at LC2_4_G3
--operation mode is normal

K1_reg_rdata[23]_lut_out = K1L048 # K1L428 & (K1L248 # K1L148);
K1_reg_rdata[23] = DFFE(K1_reg_rdata[23]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[24] is slaveregister:inst_slaveregister|reg_rdata[24] at LC1_3_C3
--operation mode is normal

K1_reg_rdata[24]_lut_out = K1L938 # K1L898 & (K1L496 # K1L396);
K1_reg_rdata[24] = DFFE(K1_reg_rdata[24]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[25] is slaveregister:inst_slaveregister|reg_rdata[25] at LC8_7_G3
--operation mode is normal

K1_reg_rdata[25]_lut_out = K1L738 # K1L838 # K1_DAQ_ctrl_local.COMPR_mode[1] & K1L109;
K1_reg_rdata[25] = DFFE(K1_reg_rdata[25]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[26] is slaveregister:inst_slaveregister|reg_rdata[26] at LC7_12_D3
--operation mode is normal

K1_reg_rdata[26]_lut_out = K1L228 & (K1L638 # VD1_start_address[26] & K1L198);
K1_reg_rdata[26] = DFFE(K1_reg_rdata[26]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[27] is slaveregister:inst_slaveregister|reg_rdata[27] at LC1_9_D3
--operation mode is normal

K1_reg_rdata[27]_lut_out = K1L228 & (K1L538 # VD1_start_address[27] & K1L198);
K1_reg_rdata[27] = DFFE(K1_reg_rdata[27]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[28] is slaveregister:inst_slaveregister|reg_rdata[28] at LC1_9_I3
--operation mode is normal

K1_reg_rdata[28]_lut_out = K1L428 & (K1L528 # K1L038 & K1L487);
K1_reg_rdata[28] = DFFE(K1_reg_rdata[28]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[29] is slaveregister:inst_slaveregister|reg_rdata[29] at LC7_9_G3
--operation mode is normal

K1_reg_rdata[29]_lut_out = K1L428 & (K1L918 # K1L696 & P23_sload_path[29]);
K1_reg_rdata[29] = DFFE(K1_reg_rdata[29]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[30] is slaveregister:inst_slaveregister|reg_rdata[30] at LC5_3_G3
--operation mode is normal

K1_reg_rdata[30]_lut_out = K1L228 & K1L328 & K1L118;
K1_reg_rdata[30] = DFFE(K1_reg_rdata[30]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--K1_reg_rdata[31] is slaveregister:inst_slaveregister|reg_rdata[31] at LC4_10_I3
--operation mode is normal

K1_reg_rdata[31]_lut_out = (K1L308 # K1_i763 & (K1L808 # K1L408)) & CASCADE(K1L238);
K1_reg_rdata[31] = DFFE(K1_reg_rdata[31]_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--Z1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg at LC3_6_I4
--operation mode is normal

Z1L42Q_lut_out = Z1L2Q & !Z1L3Q & Z1L91;
Z1L42Q = DFFE(Z1L42Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , );


--R1_CMD_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT at LC4_5_I4
--operation mode is normal

R1_CMD_WAIT_lut_out = !U1L81Q & (R1L21 # R1L41);
R1_CMD_WAIT = DFFE(R1_CMD_WAIT_lut_out, GLOBAL(KE1_outclock0), , , );


--U1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|RES~reg at LC8_13_Z2
--operation mode is normal

U1L81Q_lut_out = (P32_sload_path[1] & P32_sload_path[3] & P32_sload_path[2] & !P32_sload_path[0]) & CASCADE(U1L71);
U1L81Q = DFFE(U1L81Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--CB1_CTRL_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK at LC9_7_H4
--operation mode is normal

CB1_CTRL_OK_lut_out = !KB1L92Q & KB1L11Q & !EB1L7 & CB1_EOF_WAIT;
CB1_CTRL_OK = DFFE(CB1_CTRL_OK_lut_out, GLOBAL(KE1_outclock0), , , );


--Z1_domlev_up_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_ at LC7_5_K4
--operation mode is normal

Z1_domlev_up_rq__lut_out = PB1_dffs[7];
Z1_domlev_up_rq_ = DFFE(Z1_domlev_up_rq__lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , CB1L1);


--BD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_up~0 at LC3_5_K4
--operation mode is normal

BD1L61 = CB1_CTRL_OK & !BD1L2 & Z1_domlev_up_rq_;


--R1_CLR_BUF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CLR_BUF at LC5_16_J4
--operation mode is normal

R1_CLR_BUF_lut_out = !U1L81Q & Z1L7Q & (R1_CMD_WAIT # R1_CRES_WAIT);
R1_CLR_BUF = DFFE(R1_CLR_BUF_lut_out, GLOBAL(KE1_outclock0), , , );


--BD1_daclev_adj is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj at LC9_5_K4
--operation mode is normal

BD1_daclev_adj = BD1L51 # CB1_CTRL_OK & !BD1L2 & Z1_domlev_up_rq_;


--LD1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg at LC2_14_L4
--operation mode is normal

LD1L4Q_lut_out = !LD1L3 & (LD1L7Q & !LD1_TXSHFT # !LD1L5);
LD1L4Q = DFFE(LD1L4Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--LD1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~reg at LC5_14_L4
--operation mode is normal

LD1L7Q_lut_out = LD1L7Q & (!LD1_TXSHFT # !P71L11) # !LD1L5;
LD1L7Q = DFFE(LD1L7Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--P61_pre_sclr is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr at LC8_9_L4
--operation mode is normal

P61_pre_sclr = UB51_aeb_out # !LD1L7Q;


--PB4_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_13_F4
--operation mode is normal

PB4_dffs[1]_lut_out = LD1L9Q & ZC1L41 # !LD1L9Q & PB4_dffs[2];
PB4_dffs[1] = DFFE(PB4_dffs[1]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--LD1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg at LC8_14_L4
--operation mode is normal

LD1L9Q_lut_out = !LD1L5 & (P71L11 & LD1_TXSHFT # !LD1L7Q);
LD1L9Q = DFFE(LD1L9Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--LD1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg at LC4_14_L4
--operation mode is normal

LD1L8Q_lut_out = LD1L1 # LD1L6 & (FD1L05Q # FD1L04Q);
LD1L8Q = DFFE(LD1L8Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--R1_SND_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_PULSE at LC3_15_J4
--operation mode is normal

R1_SND_PULSE_lut_out = !U1L81Q & (R1L94 # U1L31Q & R1_SEND_WT);
R1_SND_PULSE = DFFE(R1_SND_PULSE_lut_out, GLOBAL(KE1_outclock0), , , );


--U1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~93 at LC9_6_L4
--operation mode is normal

U1L7 = !P42_sload_path[11] & !P42_sload_path[14] & !P42_sload_path[13] & !P42_sload_path[12];


--U1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~94 at LC8_6_L4
--operation mode is normal

U1L8 = !P42_sload_path[7] & !P42_sload_path[9] & P42_sload_path[8] & !P42_sload_path[10];


--U1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~95 at LC9_5_L4
--operation mode is normal

U1L9 = P42_sload_path[5] & !P42_sload_path[6] & P42_sload_path[3];


--U1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~96 at LC6_5_L4
--operation mode is normal

U1L01 = U1L9 & U1L8 & !P42_sload_path[0] & U1L7;

--U1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~104 at LC6_5_L4
--operation mode is normal

U1L21 = U1L9 & U1L8 & !P42_sload_path[0] & U1L7;


--U1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~99 at LC9_11_L4
--operation mode is normal

U1L1 = !P42_sload_path[2] & P42_sload_path[4] & U1L01 & !P42_sload_path[1];


--R1_SEND_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SEND_WT at LC7_15_J4
--operation mode is normal

R1_SEND_WT_lut_out = !U1L81Q & (R1L83 # !U1L31Q & R1_SEND_WT);
R1_SEND_WT = DFFE(R1_SEND_WT_lut_out, GLOBAL(KE1_outclock0), , , );


--R1_REC_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_WT at LC6_16_J4
--operation mode is normal

R1_REC_WT_lut_out = !U1L81Q & (R1L33 # !U1L31Q & R1_REC_WT);
R1_REC_WT = DFFE(R1_REC_WT_lut_out, GLOBAL(KE1_outclock0), , , );


--R1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|timer_clrn~21 at LC10_15_J4
--operation mode is normal

R1L25 = !R1_SEND_WT & !R1_SND_PULSE & !R1_REC_WT;


--U1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~100 at LC8_11_L4
--operation mode is normal

U1L2 = !P42_sload_path[2] & !P42_sload_path[1] & P42_sload_path[4];


--WD1_launch_mode_A[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[1] at LC6_8_V2
--operation mode is normal

WD1_launch_mode_A[1]_lut_out = !BE1L76Q & (WD1_ATWDTrigger_A_sig # WD1L51 & !WD1L12);
WD1_launch_mode_A[1] = DFFE(WD1_launch_mode_A[1]_lut_out, !GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1_launch_mode_A[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[0] at LC2_8_V2
--operation mode is normal

WD1_launch_mode_A[0]_lut_out = !BE1L76Q & (WD1_ATWDTrigger_A_sig # WD1L51 & WD1L32);
WD1_launch_mode_A[0] = DFFE(WD1_launch_mode_A[0]_lut_out, !GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1_discMPE is daq:inst_daq|trigger:inst_trigger|discMPE at LC4_16_Y1
--operation mode is normal

WD1_discMPE_lut_out = VCC;
WD1_discMPE = DFFE(WD1_discMPE_lut_out, GLOBAL(MultiSPE), !WD1_i78, , );


--WD1_discSPE is daq:inst_daq|trigger:inst_trigger|discSPE at LC4_9_Y1
--operation mode is normal

WD1_discSPE_lut_out = VCC;
WD1_discSPE = DFFE(WD1_discSPE_lut_out, GLOBAL(OneSPE), !WD1_i66, , );


--J1L4Q is ROC:inst_ROC|RST~reg0 at LC6_7_O2
--operation mode is normal

J1L4Q_lut_out = !J1L3Q;
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(KE1_outclock0), , , );


--EE1L813Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24 at LC6_4_R4
--operation mode is normal

EE1L813Q_lut_out = EE1L813Q & (EE1L26 # EE1L523Q & !EE1L16) # !EE1L813Q & EE1L523Q & !EE1L16;
EE1L813Q = DFFE(EE1L813Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L713Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23 at LC9_15_V4
--operation mode is normal

EE1L713Q_lut_out = EE1L423Q & (K1_DAQ_ctrl_local.ATWD_mode[1] # !EE1L95);
EE1L713Q = DFFE(EE1L713Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L513Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21 at LC7_4_P2
--operation mode is normal

EE1L513Q_lut_out = EE1L913Q # EE1L67 # !EE1L552 & EE1L513Q;
EE1L513Q = DFFE(EE1L513Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L122 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7325 at LC3_12_O4
--operation mode is normal

EE1L122 = !EE1L713Q & !EE1L513Q;


--EE1L223Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28 at LC10_5_O4
--operation mode is normal

EE1L223Q_lut_out = EE1L123Q;
EE1L223Q = DFFE(EE1L223Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L123Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27 at LC3_5_O4
--operation mode is normal

EE1L123Q_lut_out = EE1L023Q;
EE1L123Q = DFFE(EE1L123Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L623Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32 at LC5_4_P2
--operation mode is normal

EE1L623Q_lut_out = EE1L623Q & (TriggerComplete_0 # EE1L513Q & EE1L552) # !EE1L623Q & EE1L513Q & EE1L552;
EE1L623Q = DFFE(EE1L623Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L523Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31 at LC2_4_R4
--operation mode is normal

EE1L523Q_lut_out = EE1L613Q # EE1L523Q & (EE1L942 # EE1L452);
EE1L523Q = DFFE(EE1L523Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L222 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7326 at LC1_5_O4
--operation mode is normal

EE1L222 = !EE1L523Q & !EE1L123Q & !EE1L223Q & !EE1L623Q;


--EE1L913Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~25 at LC10_14_V4
--operation mode is normal

EE1L913Q_lut_out = !EE1L413Q;
EE1L913Q = DFFE(EE1L913Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L613Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22 at LC2_14_O4
--operation mode is normal

EE1L613Q_lut_out = EE1L713Q # EE1L623Q & !TriggerComplete_0;
EE1L613Q = DFFE(EE1L613Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L322 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7327 at LC5_12_O4
--operation mode is normal

EE1L322 = EE1L122 & !EE1L913Q & !EE1L613Q & EE1L222;


--EE1L323Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29 at LC6_13_O4
--operation mode is normal

EE1L323Q_lut_out = EE1L223Q;
EE1L323Q = DFFE(EE1L323Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L023Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26 at LC7_3_O4
--operation mode is normal

EE1L023Q_lut_out = EE1L86 # !EE1L932 & EE1L813Q & !EE1L442;
EE1L023Q = DFFE(EE1L023Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L422 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7328 at LC10_3_O4
--operation mode is normal

EE1L422 = !EE1L023Q & !EE1L323Q;


--EE1_counterclk_high is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high at LC4_3_O4
--operation mode is normal

EE1_counterclk_high_lut_out = EE1L96 # EE1L813Q & !EE1L26 # !EE1L422;
EE1_counterclk_high = DFFE(EE1_counterclk_high_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_counterclk_low is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low at LC3_8_O4
--operation mode is normal

EE1_counterclk_low_lut_out = EE1L852 # EE1_counterclk_low & (EE1L713Q # !EE1L062);
EE1_counterclk_low = DFFE(EE1_counterclk_low_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_counter_clock_cclk is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk at LC3_2_O4
--operation mode is normal

EE1_counter_clock_cclk_lut_out = EE1_counterclk_high # !EE1_counterclk_low & !EE1_counter_clock_cclk;
EE1_counter_clock_cclk = DFFE(EE1_counter_clock_cclk_lut_out, GLOBAL(KE2_outclock1), , , !J1L4Q);


--EE1L522 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7329 at LC4_12_O4
--operation mode is normal

EE1L522 = !EE1L713Q & !EE1L513Q & !EE1L813Q & !EE1L913Q;


--EE1L622 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7330 at LC10_12_O4
--operation mode is normal

EE1L622 = EE1L613Q # EE1L623Q # EE1L523Q # !EE1L522;


--EE1L423Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30 at LC9_3_O4
--operation mode is normal

EE1L423Q_lut_out = EE1L323Q & !EE1L652 & !EE1L752;
EE1L423Q = DFFE(EE1L423Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L722 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7332 at LC5_11_O4
--operation mode is normal

EE1L722 = !EE1L023Q & !EE1L323Q & !EE1L423Q;


--EE1L413Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~20 at LC3_7_V4
--operation mode is normal

EE1L413Q_lut_out = VCC;
EE1L413Q = DFFE(EE1L413Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L76 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~245 at LC10_11_O4
--operation mode is normal

EE1L76 = EE1L713Q & (EE1_channel[1] $ EE1_channel[0]);


--EE1L822 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7333 at LC7_12_O4
--operation mode is normal

EE1L822 = !EE1L613Q & !EE1L913Q & !EE1L813Q & EE1L222;


--EE1L922 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7335 at LC3_12_P2
--operation mode is normal

EE1L922 = EE1L623Q # EE1L513Q;


--EE1L032 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7336 at LC4_5_O4
--operation mode is normal

EE1L032 = !EE1L423Q & !EE1L613Q & !EE1L023Q & !EE1L323Q;

--EE1L662 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7379 at LC4_5_O4
--operation mode is normal

EE1L662 = !EE1L423Q & !EE1L613Q & !EE1L023Q & !EE1L323Q;


--EE1L132 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7337 at LC9_5_O4
--operation mode is normal

EE1L132 = !EE1L813Q & !EE1L913Q;


--EE1L232 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7338 at LC6_5_O4
--operation mode is normal

EE1L232 = !EE1L223Q & !EE1L123Q & EE1L032 & EE1L132;


--EE1L332 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7339 at LC2_12_O4
--operation mode is normal

EE1L332 = EE1L913Q # EE1L513Q # EE1L813Q # !EE1L222;


--EE1L432 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7340 at LC9_11_O4
--operation mode is normal

EE1L432 = !EE1L423Q & !EE1L323Q & !EE1L023Q & EE1L413Q;


--EE1L36 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~37 at LC3_14_O4
--operation mode is normal

EE1L36 = EE1L713Q # EE1L513Q # !EE1L413Q;


--WD1_launch_mode_B[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[0] at LC10_9_V2
--operation mode is normal

WD1_launch_mode_B[0]_lut_out = !BE2L86Q & (WD1_ATWDTrigger_B_sig # WD1L81 & WD1L32);
WD1_launch_mode_B[0] = DFFE(WD1_launch_mode_B[0]_lut_out, !GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1_launch_mode_B[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[1] at LC4_9_V2
--operation mode is normal

WD1_launch_mode_B[1]_lut_out = !BE2L86Q & (WD1_ATWDTrigger_B_sig # WD1L81 & !WD1L12);
WD1_launch_mode_B[1] = DFFE(WD1_launch_mode_B[1]_lut_out, !GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L913Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24 at LC6_10_W4
--operation mode is normal

EE2L913Q_lut_out = EE2L913Q & (EE2L26 # !EE2L16 & EE2L523Q) # !EE2L913Q & !EE2L16 & EE2L523Q;
EE2L913Q = DFFE(EE2L913Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L623Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32 at LC9_14_V4
--operation mode is normal

EE2L623Q_lut_out = EE2L623Q & (TriggerComplete_1 # EE2L613Q & EE2L252) # !EE2L623Q & EE2L613Q & EE2L252;
EE2L623Q = DFFE(EE2L623Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L223Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28 at LC5_11_V4
--operation mode is normal

EE2L223Q_lut_out = EE2L123Q;
EE2L223Q = DFFE(EE2L223Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L123Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27 at LC3_11_V4
--operation mode is normal

EE2L123Q_lut_out = EE2L023Q;
EE2L123Q = DFFE(EE2L123Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L122 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7381 at LC7_11_V4
--operation mode is normal

EE2L122 = !EE2L623Q & !EE2L223Q & !EE2L123Q;


--EE2L523Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31 at LC7_5_X4
--operation mode is normal

EE2L523Q_lut_out = EE2L713Q # EE2L523Q & (EE2L642 # EE2L152);
EE2L523Q = DFFE(EE2L523Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L222 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7382 at LC3_6_V4
--operation mode is normal

EE2L222 = !EE1L913Q & !EE2L523Q;


--EE2L813Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23 at LC7_14_V4
--operation mode is normal

EE2L813Q_lut_out = EE2L423Q & (K1_DAQ_ctrl_local.ATWD_mode[1] # !EE2L95);
EE2L813Q = DFFE(EE2L813Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L613Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21 at LC2_14_V4
--operation mode is normal

EE2L613Q_lut_out = EE1L913Q # EE2L57 # !EE2L252 & EE2L613Q;
EE2L613Q = DFFE(EE2L613Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L322 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7383 at LC6_14_V4
--operation mode is normal

EE2L322 = !EE2L813Q & !EE2L613Q;


--EE2L713Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22 at LC8_14_V4
--operation mode is normal

EE2L713Q_lut_out = EE2L813Q # EE2L623Q & !TriggerComplete_1;
EE2L713Q = DFFE(EE2L713Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L422 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7384 at LC6_9_W4
--operation mode is normal

EE2L422 = !EE2L713Q & EE2L122 & EE2L222 & EE2L322;


--EE2L323Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29 at LC4_12_V4
--operation mode is normal

EE2L323Q_lut_out = EE2L223Q;
EE2L323Q = DFFE(EE2L323Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L023Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26 at LC8_10_W4
--operation mode is normal

EE2L023Q_lut_out = EE2L76 # !EE2L632 & !EE2L142 & EE2L913Q;
EE2L023Q = DFFE(EE2L023Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L522 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7385 at LC2_10_W4
--operation mode is normal

EE2L522 = !EE2L023Q & !EE2L323Q;


--EE2_counterclk_high is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high at LC9_10_W4
--operation mode is normal

EE2_counterclk_high_lut_out = EE2L86 # EE2L913Q & !EE2L26 # !EE2L522;
EE2_counterclk_high = DFFE(EE2_counterclk_high_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_counterclk_low is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low at LC5_14_V4
--operation mode is normal

EE2_counterclk_low_lut_out = EE2L552 # EE2_counterclk_low & (EE2L813Q # !EE2L652);
EE2_counterclk_low = DFFE(EE2_counterclk_low_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_counter_clock_cclk is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk at LC3_15_Z4
--operation mode is normal

EE2_counter_clock_cclk_lut_out = EE2_counterclk_high # !EE2_counter_clock_cclk & !EE2_counterclk_low;
EE2_counter_clock_cclk = DFFE(EE2_counter_clock_cclk_lut_out, GLOBAL(KE2_outclock1), , , !J1L4Q);


--EE2L423Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30 at LC1_10_W4
--operation mode is normal

EE2L423Q_lut_out = EE2L323Q & !EE2L352 & !EE2L452;
EE2L423Q = DFFE(EE2L423Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L622 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7386 at LC4_11_V4
--operation mode is normal

EE2L622 = !EE2L323Q & !EE2L023Q & !EE2L423Q;


--EE2L722 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7387 at LC8_9_W4
--operation mode is normal

EE2L722 = !EE2L913Q & !EE2L713Q;


--EE2L46 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~48 at LC9_9_W4
--operation mode is normal

EE2L46 = !EE2L122 # !EE2L222 # !EE2L622 # !EE2L722;


--EE2L822 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7388 at LC10_9_W4
--operation mode is normal

EE2L822 = !EE2L713Q & !EE2L913Q & EE2L222 & EE2L122;


--EE2L922 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7390 at LC6_11_V4
--operation mode is normal

EE2L922 = EE2L613Q # EE2L423Q # EE2L223Q # EE2L623Q;


--EE2L032 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7391 at LC3_3_X4
--operation mode is normal

EE2L032 = EE2L613Q # EE2L913Q;


--EE2L132 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7392 at LC10_3_X4
--operation mode is normal

EE2L132 = EE2L1Q & (EE2L032 # !EE2L222 # !EE2L122);


--EE2L36 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~38 at LC5_9_W4
--operation mode is normal

EE2L36 = EE2L713Q # EE2L523Q # !EE2L122 # !EE2L622;


--K1_CS_ctrl_local.CS_enable[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1] at LC8_2_V3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[1]_lut_out = TE1_MASTERHWDATA[1];
K1_CS_ctrl_local.CS_enable[1] = DFFE(K1_CS_ctrl_local.CS_enable[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--B1_now_action is calibration_sources:inst_calibration_sources|now_action at LC8_10_V2
--operation mode is normal

B1_now_action_lut_out = !P2_sload_path[0] & !P2_sload_path[2] & !P2_sload_path[1] & P2_sload_path[3];
B1_now_action = DFFE(B1_now_action_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--B1L57 is calibration_sources:inst_calibration_sources|i~526 at LC8_4_V3
--operation mode is normal

B1L57 = P3_sload_path[1] & P3_sload_path[0];


--B1L67 is calibration_sources:inst_calibration_sources|i~527 at LC6_3_V3
--operation mode is normal

B1L67 = P3_sload_path[4] # P3_sload_path[3] & (P3_sload_path[2] # B1L57);


--B1L91Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[3]~reg0 at LC5_2_Z4
--operation mode is normal

B1L91Q_lut_out = B1L47 & (B1L35 & XC21_q[7] # !B1L35 & B1L45) # !B1L47 & B1L45;
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1_i474 is calibration_sources:inst_calibration_sources|i474 at LC9_15_Z3
--operation mode is normal

B1_i474_lut_out = B1L77 # B1L87 # !P1_q[4] # !P1_q[5];
B1_i474 = DFFE(B1_i474_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--B1L81Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[2]~reg0 at LC4_2_Z4
--operation mode is normal

B1L81Q_lut_out = B1L47 & (B1L35 & XC21_q[6] # !B1L35 & B1L55) # !B1L47 & B1L55;
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L71Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[1]~reg0 at LC1_2_Z4
--operation mode is normal

B1L71Q_lut_out = B1L47 & (B1L35 & XC21_q[5] # !B1L35 & B1L65) # !B1L47 & B1L65;
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L61Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[0]~reg0 at LC7_2_Z4
--operation mode is normal

B1L61Q_lut_out = B1L47 & (B1L35 & XC21_q[4] # !B1L35 & B1L75) # !B1L47 & B1L75;
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L51Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[3]~reg0 at LC2_16_Z4
--operation mode is normal

B1L51Q_lut_out = B1L35 & (B1L47 & XC21_q[3] # !B1L47 & B1L85) # !B1L35 & B1L85;
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L41Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[2]~reg0 at LC8_16_Z4
--operation mode is normal

B1L41Q_lut_out = B1L35 & (B1L47 & XC21_q[2] # !B1L47 & B1L95) # !B1L35 & B1L95;
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L31Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[1]~reg0 at LC6_16_Z4
--operation mode is normal

B1L31Q_lut_out = B1L35 & (B1L47 & XC21_q[1] # !B1L47 & B1L06) # !B1L35 & B1L06;
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L21Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[0]~reg0 at LC5_1_Z4
--operation mode is normal

B1L21Q_lut_out = B1L35 & (B1L47 & XC21_q[0] # !B1L47 & B1L16) # !B1L35 & B1L16;
B1L21Q = DFFE(B1L21Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L59Q is calibration_sources:inst_calibration_sources|R2BUS[7]~reg0 at LC9_16_Z4
--operation mode is normal

B1L59Q_lut_out = B1L26 & XC21_q[7] # !B1L26 & (B1L59Q # !B1_i474);
B1L59Q = DFFE(B1L59Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L49Q is calibration_sources:inst_calibration_sources|R2BUS[6]~reg0 at LC10_2_Z4
--operation mode is normal

B1L49Q_lut_out = B1L26 & XC21_q[6] # !B1L26 & (B1L49Q # !B1_i474);
B1L49Q = DFFE(B1L49Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L39Q is calibration_sources:inst_calibration_sources|R2BUS[5]~reg0 at LC8_2_Z4
--operation mode is normal

B1L39Q_lut_out = B1L26 & XC21_q[5] # !B1L26 & (B1L39Q # !B1_i474);
B1L39Q = DFFE(B1L39Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L29Q is calibration_sources:inst_calibration_sources|R2BUS[4]~reg0 at LC3_3_Z4
--operation mode is normal

B1L29Q_lut_out = B1L26 & XC21_q[4] # !B1L26 & (B1L29Q # !B1_i474);
B1L29Q = DFFE(B1L29Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L19Q is calibration_sources:inst_calibration_sources|R2BUS[3]~reg0 at LC5_16_Z4
--operation mode is normal

B1L19Q_lut_out = B1L26 & XC21_q[3] # !B1L26 & (B1L19Q # !B1_i474);
B1L19Q = DFFE(B1L19Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L09Q is calibration_sources:inst_calibration_sources|R2BUS[2]~reg0 at LC1_16_Z4
--operation mode is normal

B1L09Q_lut_out = B1L26 & XC21_q[2] # !B1L26 & (B1L09Q # !B1_i474);
B1L09Q = DFFE(B1L09Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L98Q is calibration_sources:inst_calibration_sources|R2BUS[1]~reg0 at LC4_16_Z4
--operation mode is normal

B1L98Q_lut_out = B1L26 & XC21_q[1] # !B1L26 & (B1L98Q # !B1_i474);
B1L98Q = DFFE(B1L98Q_lut_out, GLOBAL(KE1_outclock1), , , );


--B1L88Q is calibration_sources:inst_calibration_sources|R2BUS[0]~reg0 at LC3_1_Z4
--operation mode is normal

B1L88Q_lut_out = B1L26 & XC21_q[0] # !B1L26 & (B1L88Q # !B1_i474);
B1L88Q = DFFE(B1L88Q_lut_out, GLOBAL(KE1_outclock1), , , );


--K1_CS_ctrl_local.CS_enable[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[2] at LC6_2_V3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[2]_lut_out = TE1_MASTERHWDATA[2];
K1_CS_ctrl_local.CS_enable[2] = DFFE(K1_CS_ctrl_local.CS_enable[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1_CS_ctrl_local.CS_enable[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[3] at LC5_2_V3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[3]_lut_out = TE1_MASTERHWDATA[3];
K1_CS_ctrl_local.CS_enable[3] = DFFE(K1_CS_ctrl_local.CS_enable[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--B1L64 is calibration_sources:inst_calibration_sources|i322~53 at LC9_4_V3
--operation mode is normal

B1L64 = !P3_sload_path[1] & !P3_sload_path[0];


--B1L25 is calibration_sources:inst_calibration_sources|i344~13 at LC7_3_V3
--operation mode is normal

B1L25 = !P3_sload_path[3] & (B1L64 # !P3_sload_path[2]) # !P3_sload_path[4];


--KB1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg at LC2_9_T4
--operation mode is normal

KB1L01Q_lut_out = KB1_rxcteq5 & (KB1L12Q # XB1L62Q & KB1L52Q);
KB1L01Q = DFFE(KB1L01Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--CB1_DAT_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG at LC10_8_H4
--operation mode is normal

CB1_DAT_MSG_lut_out = Z1L5 & (CB1L3 # CB1L2 & CB1_DAT_MSG) # !Z1L5 & CB1L2 & CB1_DAT_MSG;
CB1_DAT_MSG = DFFE(CB1_DAT_MSG_lut_out, GLOBAL(KE1_outclock0), !U1L81Q, , );


--CB1_BYTE0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0 at LC6_5_H4
--operation mode is normal

CB1_BYTE0_lut_out = !KB1L92Q & (CB1L5 # CB1L6 & KB1L01Q);
CB1_BYTE0 = DFFE(CB1_BYTE0_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L92Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg at LC7_4_A4
--operation mode is normal

KB1L92Q_lut_out = KB1L1 & !PB1_dffs[3] & KB1L3 & KB1L2;
KB1L92Q = DFFE(KB1L92Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--S1_inst45[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[0] at LC3_9_A4
--operation mode is normal

S1_inst45[0]_lut_out = PB1_dffs[0];
S1_inst45[0] = DFFE(S1_inst45[0]_lut_out, GLOBAL(KE1_outclock0), , , CB1L01);


--CB1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1 at LC5_13_A4
--operation mode is normal

CB1_MTYPE_LEN1_lut_out = !KB1L92Q & (KB1L01Q & CB1_LEN0 # !KB1L01Q & CB1_MTYPE_LEN1);
CB1_MTYPE_LEN1 = DFFE(CB1_MTYPE_LEN1_lut_out, GLOBAL(KE1_outclock0), , , );


--CB1_BYTE1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1 at LC3_13_A4
--operation mode is normal

CB1_BYTE1_lut_out = !KB1L92Q & (CB1_DPR_DAT_WR # !KB1L01Q & CB1_BYTE1);
CB1_BYTE1 = DFFE(CB1_BYTE1_lut_out, GLOBAL(KE1_outclock0), , , );


--CB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0 at LC6_13_A4
--operation mode is normal

CB1L11 = CB1_MTYPE_LEN1 # CB1_BYTE1;


--S1_inst45[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[1] at LC3_2_A4
--operation mode is normal

S1_inst45[1]_lut_out = PB1_dffs[1];
S1_inst45[1] = DFFE(S1_inst45[1]_lut_out, GLOBAL(KE1_outclock0), , , CB1L01);


--S1_inst45[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[2] at LC5_9_A4
--operation mode is normal

S1_inst45[2]_lut_out = PB1_dffs[2];
S1_inst45[2] = DFFE(S1_inst45[2]_lut_out, GLOBAL(KE1_outclock0), , , CB1L01);


--S1_inst45[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[3] at LC4_9_A4
--operation mode is normal

S1_inst45[3]_lut_out = PB1_dffs[3];
S1_inst45[3] = DFFE(S1_inst45[3]_lut_out, GLOBAL(KE1_outclock0), , , CB1L01);


--S1_inst45[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[4] at LC3_11_A4
--operation mode is normal

S1_inst45[4]_lut_out = PB1_dffs[4];
S1_inst45[4] = DFFE(S1_inst45[4]_lut_out, GLOBAL(KE1_outclock0), , , CB1L01);


--S1_inst45[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[5] at LC1_11_A4
--operation mode is normal

S1_inst45[5]_lut_out = PB1_dffs[5];
S1_inst45[5] = DFFE(S1_inst45[5]_lut_out, GLOBAL(KE1_outclock0), , , CB1L01);


--S1_inst45[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[6] at LC2_9_A4
--operation mode is normal

S1_inst45[6]_lut_out = PB1_dffs[6];
S1_inst45[6] = DFFE(S1_inst45[6]_lut_out, GLOBAL(KE1_outclock0), , , CB1L01);


--S1_inst45[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[7] at LC7_11_A4
--operation mode is normal

S1_inst45[7]_lut_out = PB1_dffs[7];
S1_inst45[7] = DFFE(S1_inst45[7]_lut_out, GLOBAL(KE1_outclock0), , , CB1L01);


--PB1_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_3_A4
--operation mode is normal

PB1_dffs[0]_lut_out = PB1_dffs[1];
PB1_dffs[0] = DFFE(PB1_dffs[0]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , KB1L02Q);


--PB1_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC2_3_A4
--operation mode is normal

PB1_dffs[1]_lut_out = PB1_dffs[2];
PB1_dffs[1] = DFFE(PB1_dffs[1]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , KB1L02Q);


--PB1_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC10_3_A4
--operation mode is normal

PB1_dffs[2]_lut_out = PB1_dffs[3];
PB1_dffs[2] = DFFE(PB1_dffs[2]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , KB1L02Q);


--PB1_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC8_3_A4
--operation mode is normal

PB1_dffs[3]_lut_out = PB1_dffs[4];
PB1_dffs[3] = DFFE(PB1_dffs[3]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , KB1L02Q);


--PB1_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC3_3_A4
--operation mode is normal

PB1_dffs[4]_lut_out = PB1_dffs[5];
PB1_dffs[4] = DFFE(PB1_dffs[4]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , KB1L02Q);


--PB1_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC4_3_A4
--operation mode is normal

PB1_dffs[5]_lut_out = PB1_dffs[6];
PB1_dffs[5] = DFFE(PB1_dffs[5]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , KB1L02Q);


--PB1_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC10_10_K4
--operation mode is normal

PB1_dffs[6]_lut_out = PB1_dffs[7];
PB1_dffs[6] = DFFE(PB1_dffs[6]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , KB1L02Q);


--PB1_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC8_10_K4
--operation mode is normal

PB1_dffs[7]_lut_out = KB1L91Q;
PB1_dffs[7] = DFFE(PB1_dffs[7]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , KB1L02Q);


--CB1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0 at LC6_12_A4
--operation mode is normal

CB1_PTYPE_SEQ0_lut_out = !KB1L92Q & (KB1L01Q & CB1_MTYPE_LEN1 # !KB1L01Q & CB1_PTYPE_SEQ0);
CB1_PTYPE_SEQ0 = DFFE(CB1_PTYPE_SEQ0_lut_out, GLOBAL(KE1_outclock0), , , );


--CB1_BYTE2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2 at LC8_12_A4
--operation mode is normal

CB1_BYTE2_lut_out = !KB1L92Q & (KB1L01Q & CB1_BYTE1 # !KB1L01Q & CB1_BYTE2);
CB1_BYTE2 = DFFE(CB1_BYTE2_lut_out, GLOBAL(KE1_outclock0), , , );


--CB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0 at LC3_12_A4
--operation mode is normal

CB1L21 = CB1_PTYPE_SEQ0 # CB1_BYTE2;


--CB1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1 at LC9_12_A4
--operation mode is normal

CB1_DCMD_SEQ1_lut_out = !KB1L92Q & (KB1L01Q & CB1_PTYPE_SEQ0 # !KB1L01Q & CB1_DCMD_SEQ1);
CB1_DCMD_SEQ1 = DFFE(CB1_DCMD_SEQ1_lut_out, GLOBAL(KE1_outclock0), , , );


--CB1_BYTE3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3 at LC5_12_A4
--operation mode is normal

CB1_BYTE3_lut_out = !KB1L92Q & (KB1L01Q & CB1_BYTE2 # !KB1L01Q & CB1_BYTE3);
CB1_BYTE3 = DFFE(CB1_BYTE3_lut_out, GLOBAL(KE1_outclock0), , , );


--CB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0 at LC3_15_A4
--operation mode is normal

CB1L31 = CB1_DCMD_SEQ1 # CB1_BYTE3;


--S1_inst40[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[0] at LC3_7_A4
--operation mode is normal

S1_inst40[0]_lut_out = P01_q[0];
S1_inst40[0] = DFFE(S1_inst40[0]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--CB1_CRC_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR at LC7_6_H4
--operation mode is normal

CB1_CRC_ERR_lut_out = CB1_DAT_MSG & (KB1L92Q # KB1L11Q & CB1L51);
CB1_CRC_ERR = DFFE(CB1_CRC_ERR_lut_out, GLOBAL(KE1_outclock0), !U1L81Q, , );


--S1_inst5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst5 at LC8_8_A4
--operation mode is normal

S1_inst5 = CB1_CRC_ERR # CB1_DPR_DAT_WR;


--S1_inst40[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[1] at LC10_7_A4
--operation mode is normal

S1_inst40[1]_lut_out = P01_q[1];
S1_inst40[1] = DFFE(S1_inst40[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[2] at LC2_7_A4
--operation mode is normal

S1_inst40[2]_lut_out = P01_q[2];
S1_inst40[2] = DFFE(S1_inst40[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[3] at LC6_7_A4
--operation mode is normal

S1_inst40[3]_lut_out = P01_q[3];
S1_inst40[3] = DFFE(S1_inst40[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[4] at LC4_7_A4
--operation mode is normal

S1_inst40[4]_lut_out = P01_q[4];
S1_inst40[4] = DFFE(S1_inst40[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[5] at LC9_7_A4
--operation mode is normal

S1_inst40[5]_lut_out = P01_q[5];
S1_inst40[5] = DFFE(S1_inst40[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[6] at LC5_6_M4
--operation mode is normal

S1_inst40[6]_lut_out = P01_q[6];
S1_inst40[6] = DFFE(S1_inst40[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[7] at LC5_7_A4
--operation mode is normal

S1_inst40[7]_lut_out = P01_q[7];
S1_inst40[7] = DFFE(S1_inst40[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[8] at LC8_7_A4
--operation mode is normal

S1_inst40[8]_lut_out = P01_q[8];
S1_inst40[8] = DFFE(S1_inst40[8]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[9] at LC5_4_M4
--operation mode is normal

S1_inst40[9]_lut_out = P01_q[9];
S1_inst40[9] = DFFE(S1_inst40[9]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[10] at LC3_3_A1
--operation mode is normal

S1_inst40[10]_lut_out = P01_q[10];
S1_inst40[10] = DFFE(S1_inst40[10]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[11] at LC3_2_A1
--operation mode is normal

S1_inst40[11]_lut_out = P01_q[11];
S1_inst40[11] = DFFE(S1_inst40[11]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--S1_inst40[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[12] at LC3_1_A1
--operation mode is normal

S1_inst40[12]_lut_out = P01_q[12];
S1_inst40[12] = DFFE(S1_inst40[12]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--FD1L65Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg at LC4_5_B3
--operation mode is normal

FD1L65Q_lut_out = LD1L9Q & FD1_BYT3;
FD1L65Q = DFFE(FD1L65Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--TD1L381Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~21 at LC2_4_G2
--operation mode is normal

TD1L381Q_lut_out = TD1L76 # TD1L821 & (!TE1_SLAVEHREADYO # !VD1L1Q);
TD1L381Q = DFFE(TD1L381Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L821 is daq:inst_daq|ahb_master:inst_ahb_master|i~9583 at LC9_4_G2
--operation mode is normal

TD1L821 = TD1L381Q & (TE1_SLAVEHRESP[1] # !TE1_SLAVEHRESP[0]);

--TD1L181 is daq:inst_daq|ahb_master:inst_ahb_master|i~9704 at LC9_4_G2
--operation mode is normal

TD1L181 = TD1L381Q & (TE1_SLAVEHRESP[1] # !TE1_SLAVEHRESP[0]);


--VD1L1Q is daq:inst_daq|mem_interface:inst_mem_interface|abort_trans~reg0 at LC7_13_R2
--operation mode is normal

VD1L1Q_lut_out = VD1L044 # VD1L644 # VD1L115Q & VD1L9;
VD1L1Q = DFFE(VD1L1Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L921 is daq:inst_daq|ahb_master:inst_ahb_master|i~9584 at LC3_5_Z2
--operation mode is normal

TD1L921 = !VD1L1Q # !TE1_SLAVEHREADYO;


--VD1L694Q is daq:inst_daq|mem_interface:inst_mem_interface|start_trans~reg0 at LC6_4_Z2
--operation mode is normal

VD1L694Q_lut_out = VD1L505Q # VD1L744 # VD1L64 & VD1L564;
VD1L694Q = DFFE(VD1L694Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L281Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~20 at LC5_8_A2
--operation mode is normal

TD1L281Q_lut_out = !TD1L86 & (!TD1L481Q & !TD1L771 # !TE1_SLAVEHREADYO);
TD1L281Q = DFFE(TD1L281Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L35Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~24 at LC1_8_I1
--operation mode is normal

LE1L35Q_lut_out = !TE1_MASTERHWRITE & (LE1L11 # LE1L21 & LE1L7);
LE1L35Q = DFFE(LE1L35Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L25Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~23 at LC1_6_I1
--operation mode is normal

LE1L25Q_lut_out = !LE1L94Q & !LE1L1 & (TE1_MASTERHTRANS[1] # TE1_MASTERHTRANS[0]);
LE1L25Q = DFFE(LE1L25Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L15Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~22 at LC5_9_I1
--operation mode is normal

LE1L15Q_lut_out = LE1L41 # TE1_MASTERHWRITE & (LE1L5 # LE1L51);
LE1L15Q = DFFE(LE1L15Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L8 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6582 at LC1_7_I1
--operation mode is normal

LE1L8 = LE1L25Q # LE1L15Q & (TE1_MASTERHWRITE # !TE1_MASTERHTRANS[1]);


--LE1L05Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~21 at LC8_6_I1
--operation mode is normal

LE1L05Q_lut_out = (LE1L71 # LE1L52 & LE1L1 & TE1_MASTERHWRITE) & CASCADE(LE1L23);
LE1L05Q = DFFE(LE1L05Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L3 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i465~0 at LC5_7_I1
--operation mode is normal

LE1L3 = TE1_MASTERHBURST[2] # TE1_MASTERHBURST[1] # !TE1_MASTERHBURST[0] # !TE1_MASTERHTRANS[1];


--LE1L9 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6583 at LC10_7_I1
--operation mode is normal

LE1L9 = LE1L8 # LE1L05Q & (LE1L3 # TE1_MASTERHWRITE);


--LE1L01 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6584 at LC8_7_I1
--operation mode is normal

LE1L01 = LE1L13 # !TE1_MASTERHTRANS[1] & !TE1_MASTERHTRANS[0];


--LE1L94Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~20 at LC4_6_I1
--operation mode is normal

LE1L94Q_lut_out = !LE1L25Q & !LE1L61 & (LE1L7 # !LE1L81);
LE1L94Q = DFFE(LE1L94Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L481Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~22 at LC2_4_N2
--operation mode is normal

TD1L481Q_lut_out = TD1L381Q & (TD1L481Q & !TE1_SLAVEHREADYO # !TD1L66) # !TD1L381Q & TD1L481Q & !TE1_SLAVEHREADYO;
TD1L481Q = DFFE(TD1L481Q_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L031 is daq:inst_daq|ahb_master:inst_ahb_master|i~9586 at LC10_6_A2
--operation mode is normal

TD1L031 = TD1L481Q # !TD1L281Q & TE1_SLAVEHREADYO & VD1L694Q;


--TD1_haddr[2] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[2] at LC9_1_A2
--operation mode is normal

TD1_haddr[2]_lut_out = TD1_haddr[2] & (TD1L031 # TD1L821 & TD1L131) # !TD1_haddr[2] & TD1L821 & TD1L131;
TD1_haddr[2] = DFFE(TD1_haddr[2]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L131 is daq:inst_daq|ahb_master:inst_ahb_master|i~9587 at LC3_1_A2
--operation mode is normal

TD1L131 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[2] # !VD1L1Q & TD1L96) # !TE1_SLAVEHREADYO & TD1_haddr[2];


--TD1_haddr[3] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[3] at LC7_4_G2
--operation mode is normal

TD1_haddr[3]_lut_out = TD1L081 # TD1_haddr[3] & (TD1L481Q # TD1L76);
TD1_haddr[3] = DFFE(TD1_haddr[3]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L76 is daq:inst_daq|ahb_master:inst_ahb_master|i~45 at LC3_4_G2
--operation mode is normal

TD1L76 = !TD1L281Q & TE1_SLAVEHREADYO & VD1L694Q;


--TD1_haddr[4] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[4] at LC10_1_A2
--operation mode is normal

TD1_haddr[4]_lut_out = TD1_haddr[4] & (TD1L031 # TD1L821 & TD1L231) # !TD1_haddr[4] & TD1L821 & TD1L231;
TD1_haddr[4] = DFFE(TD1_haddr[4]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L231 is daq:inst_daq|ahb_master:inst_ahb_master|i~9590 at LC7_1_A2
--operation mode is normal

TD1L231 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[4] # !VD1L1Q & TD1L37) # !TE1_SLAVEHREADYO & TD1_haddr[4];


--TD1_haddr[5] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[5] at LC5_4_G2
--operation mode is normal

TD1_haddr[5]_lut_out = TD1L821 & (TD1L331 # TD1_haddr[5] & TD1L031) # !TD1L821 & TD1_haddr[5] & TD1L031;
TD1_haddr[5] = DFFE(TD1_haddr[5]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L331 is daq:inst_daq|ahb_master:inst_ahb_master|i~9592 at LC6_4_G2
--operation mode is normal

TD1L331 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[5] # !VD1L1Q & TD1L57) # !TE1_SLAVEHREADYO & TD1_haddr[5];


--TD1_haddr[6] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[6] at LC2_2_A2
--operation mode is normal

TD1_haddr[6]_lut_out = TD1_haddr[6] & (TD1L031 # TD1L821 & TD1L431) # !TD1_haddr[6] & TD1L821 & TD1L431;
TD1_haddr[6] = DFFE(TD1_haddr[6]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L431 is daq:inst_daq|ahb_master:inst_ahb_master|i~9594 at LC3_2_A2
--operation mode is normal

TD1L431 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[6] # !VD1L1Q & TD1L77) # !TE1_SLAVEHREADYO & TD1_haddr[6];


--TD1_haddr[7] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[7] at LC9_2_A2
--operation mode is normal

TD1_haddr[7]_lut_out = TD1L821 & (TD1L531 # TD1_haddr[7] & TD1L031) # !TD1L821 & TD1_haddr[7] & TD1L031;
TD1_haddr[7] = DFFE(TD1_haddr[7]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L531 is daq:inst_daq|ahb_master:inst_ahb_master|i~9596 at LC10_2_A2
--operation mode is normal

TD1L531 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[7] # !VD1L1Q & TD1L97) # !TE1_SLAVEHREADYO & TD1_haddr[7];


--TD1_haddr[8] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[8] at LC1_3_A2
--operation mode is normal

TD1_haddr[8]_lut_out = TD1L031 & (TD1_haddr[8] # TD1L821 & TD1L631) # !TD1L031 & TD1L821 & TD1L631;
TD1_haddr[8] = DFFE(TD1_haddr[8]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L631 is daq:inst_daq|ahb_master:inst_ahb_master|i~9598 at LC3_3_A2
--operation mode is normal

TD1L631 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[8] # !VD1L1Q & TD1L18) # !TE1_SLAVEHREADYO & TD1_haddr[8];


--TD1_haddr[9] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[9] at LC8_3_A2
--operation mode is normal

TD1_haddr[9]_lut_out = TD1_haddr[9] & (TD1L031 # TD1L821 & TD1L731) # !TD1_haddr[9] & TD1L821 & TD1L731;
TD1_haddr[9] = DFFE(TD1_haddr[9]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L731 is daq:inst_daq|ahb_master:inst_ahb_master|i~9600 at LC4_3_A2
--operation mode is normal

TD1L731 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[9] # !VD1L1Q & TD1L38) # !TE1_SLAVEHREADYO & TD1_haddr[9];


--TD1_haddr[10] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[10] at LC1_15_A2
--operation mode is normal

TD1_haddr[10]_lut_out = TD1L821 & (TD1L831 # TD1_haddr[10] & TD1L031) # !TD1L821 & TD1_haddr[10] & TD1L031;
TD1_haddr[10] = DFFE(TD1_haddr[10]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L831 is daq:inst_daq|ahb_master:inst_ahb_master|i~9602 at LC2_15_A2
--operation mode is normal

TD1L831 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[10] # !VD1L1Q & TD1L58) # !TE1_SLAVEHREADYO & TD1_haddr[10];


--VD1_start_address[11] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[11] at LC1_6_G2
--operation mode is normal

VD1_start_address[11]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L23 # VD1L783 & !VD1L544);
VD1_start_address[11] = DFFE(VD1_start_address[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L86 is daq:inst_daq|ahb_master:inst_ahb_master|i~56 at LC3_8_A2
--operation mode is normal

TD1L86 = !TD1L281Q & (!VD1L694Q # !TE1_SLAVEHREADYO);


--TD1L66 is daq:inst_daq|ahb_master:inst_ahb_master|i~0 at LC8_8_A2
--operation mode is normal

TD1L66 = TE1_SLAVEHRESP[1] # !TE1_SLAVEHRESP[0];


--TD1L931 is daq:inst_daq|ahb_master:inst_ahb_master|i~9604 at LC3_5_A2
--operation mode is normal

TD1L931 = VD1_start_address[11] & (TD1L86 # TD1L381Q & !TD1L66);


--TD1_haddr[11] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[11] at LC8_5_A2
--operation mode is normal

TD1_haddr[11]_lut_out = TD1L041 # TD1L931 # TD1_haddr[11] & TD1L031;
TD1_haddr[11] = DFFE(TD1_haddr[11]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L23 is daq:inst_daq|ahb_master:inst_ahb_master|i134~19 at LC5_10_A2
--operation mode is normal

TD1L23 = TE1_SLAVEHREADYO & !VD1L1Q;

--TD1L33 is daq:inst_daq|ahb_master:inst_ahb_master|i134~21 at LC5_10_A2
--operation mode is normal

TD1L33 = TE1_SLAVEHREADYO & !VD1L1Q;


--TD1L041 is daq:inst_daq|ahb_master:inst_ahb_master|i~9605 at LC10_5_A2
--operation mode is normal

TD1L041 = TD1L821 & (TD1L23 & TD1L78 # !TD1L23 & TD1_haddr[11]);


--VD1_start_address[12] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[12] at LC2_6_G2
--operation mode is normal

VD1_start_address[12]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L13 # !VD1L544 & VD1L983);
VD1_start_address[12] = DFFE(VD1_start_address[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L141 is daq:inst_daq|ahb_master:inst_ahb_master|i~9607 at LC5_5_A2
--operation mode is normal

TD1L141 = VD1_start_address[12] & (TD1L86 # TD1L381Q & !TD1L66);


--TD1_haddr[12] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[12] at LC2_5_A2
--operation mode is normal

TD1_haddr[12]_lut_out = TD1L241 # TD1L141 # TD1_haddr[12] & TD1L031;
TD1_haddr[12] = DFFE(TD1_haddr[12]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L241 is daq:inst_daq|ahb_master:inst_ahb_master|i~9608 at LC4_5_A2
--operation mode is normal

TD1L241 = TD1L821 & (TD1L23 & TD1L98 # !TD1L23 & TD1_haddr[12]);


--VD1_start_address[13] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[13] at LC5_5_G2
--operation mode is normal

VD1_start_address[13]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L03 # !VD1L544 & VD1L193);
VD1_start_address[13] = DFFE(VD1_start_address[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L341 is daq:inst_daq|ahb_master:inst_ahb_master|i~9610 at LC3_4_A2
--operation mode is normal

TD1L341 = VD1_start_address[13] & (TD1L86 # TD1L381Q & !TD1L66);


--TD1_haddr[13] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[13] at LC9_4_A2
--operation mode is normal

TD1_haddr[13]_lut_out = TD1L441 # TD1L341 # TD1_haddr[13] & TD1L031;
TD1_haddr[13] = DFFE(TD1_haddr[13]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L441 is daq:inst_daq|ahb_master:inst_ahb_master|i~9611 at LC8_4_A2
--operation mode is normal

TD1L441 = TD1L821 & (TD1L23 & TD1L19 # !TD1L23 & TD1_haddr[13]);


--VD1_start_address[14] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[14] at LC8_7_G2
--operation mode is normal

VD1_start_address[14]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L92 # VD1L393 & !VD1L544);
VD1_start_address[14] = DFFE(VD1_start_address[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L541 is daq:inst_daq|ahb_master:inst_ahb_master|i~9613 at LC3_9_A2
--operation mode is normal

TD1L541 = VD1_start_address[14] & (TD1L86 # !TD1L66 & TD1L381Q);


--TD1_haddr[14] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[14] at LC9_9_A2
--operation mode is normal

TD1_haddr[14]_lut_out = TD1L641 # TD1L541 # TD1_haddr[14] & TD1L031;
TD1_haddr[14] = DFFE(TD1_haddr[14]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L641 is daq:inst_daq|ahb_master:inst_ahb_master|i~9614 at LC1_9_A2
--operation mode is normal

TD1L641 = TD1L821 & (TD1L23 & TD1L39 # !TD1L23 & TD1_haddr[14]);


--VD1_start_address[15] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[15] at LC2_9_G2
--operation mode is normal

VD1_start_address[15]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L82 # VD1L593 & !VD1L544);
VD1_start_address[15] = DFFE(VD1_start_address[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L741 is daq:inst_daq|ahb_master:inst_ahb_master|i~9616 at LC3_11_A2
--operation mode is normal

TD1L741 = VD1_start_address[15] & (TD1L86 # !TD1L66 & TD1L381Q);


--TD1_haddr[15] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[15] at LC10_11_A2
--operation mode is normal

TD1_haddr[15]_lut_out = TD1L841 # TD1L741 # TD1_haddr[15] & TD1L031;
TD1_haddr[15] = DFFE(TD1_haddr[15]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L841 is daq:inst_daq|ahb_master:inst_ahb_master|i~9617 at LC8_11_A2
--operation mode is normal

TD1L841 = TD1L821 & (TD1L23 & TD1L59 # !TD1L23 & TD1_haddr[15]);


--VD1_start_address[16] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[16] at LC5_12_G2
--operation mode is normal

VD1_start_address[16]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L72 # !VD1L544 & VD1L793);
VD1_start_address[16] = DFFE(VD1_start_address[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L941 is daq:inst_daq|ahb_master:inst_ahb_master|i~9619 at LC3_13_A2
--operation mode is normal

TD1L941 = VD1_start_address[16] & (TD1L86 # TD1L381Q & !TD1L66);


--TD1_haddr[16] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[16] at LC2_13_A2
--operation mode is normal

TD1_haddr[16]_lut_out = TD1L051 # TD1L941 # TD1L031 & TD1_haddr[16];
TD1_haddr[16] = DFFE(TD1_haddr[16]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L051 is daq:inst_daq|ahb_master:inst_ahb_master|i~9620 at LC8_13_A2
--operation mode is normal

TD1L051 = TD1L821 & (TD1L23 & TD1L79 # !TD1L23 & TD1_haddr[16]);


--VD1_start_address[17] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[17] at LC9_7_G2
--operation mode is normal

VD1_start_address[17]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L62 # VD1L993 & !VD1L544);
VD1_start_address[17] = DFFE(VD1_start_address[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L151 is daq:inst_daq|ahb_master:inst_ahb_master|i~9622 at LC10_13_A2
--operation mode is normal

TD1L151 = VD1_start_address[17] & (TD1L86 # TD1L381Q & !TD1L66);


--TD1_haddr[17] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[17] at LC1_13_A2
--operation mode is normal

TD1_haddr[17]_lut_out = TD1L251 # TD1L151 # TD1L031 & TD1_haddr[17];
TD1_haddr[17] = DFFE(TD1_haddr[17]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L251 is daq:inst_daq|ahb_master:inst_ahb_master|i~9623 at LC7_13_A2
--operation mode is normal

TD1L251 = TD1L821 & (TD1L23 & TD1L99 # !TD1L23 & TD1_haddr[17]);


--VD1_start_address[18] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[18] at LC4_9_G2
--operation mode is normal

VD1_start_address[18]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L52 # VD1L104 & !VD1L544);
VD1_start_address[18] = DFFE(VD1_start_address[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L351 is daq:inst_daq|ahb_master:inst_ahb_master|i~9625 at LC5_11_A2
--operation mode is normal

TD1L351 = VD1_start_address[18] & (TD1L86 # !TD1L66 & TD1L381Q);


--TD1_haddr[18] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[18] at LC7_11_A2
--operation mode is normal

TD1_haddr[18]_lut_out = TD1L451 # TD1L351 # TD1L031 & TD1_haddr[18];
TD1_haddr[18] = DFFE(TD1_haddr[18]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L451 is daq:inst_daq|ahb_master:inst_ahb_master|i~9626 at LC9_11_A2
--operation mode is normal

TD1L451 = TD1L821 & (TD1L23 & TD1L101 # !TD1L23 & TD1_haddr[18]);


--VD1_start_address[19] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[19] at LC2_7_G2
--operation mode is normal

VD1_start_address[19]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L42 # !VD1L544 & VD1L304);
VD1_start_address[19] = DFFE(VD1_start_address[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L551 is daq:inst_daq|ahb_master:inst_ahb_master|i~9628 at LC2_9_A2
--operation mode is normal

TD1L551 = VD1_start_address[19] & (TD1L86 # !TD1L66 & TD1L381Q);


--TD1_haddr[19] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[19] at LC8_9_A2
--operation mode is normal

TD1_haddr[19]_lut_out = TD1L651 # TD1L551 # TD1L031 & TD1_haddr[19];
TD1_haddr[19] = DFFE(TD1_haddr[19]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L651 is daq:inst_daq|ahb_master:inst_ahb_master|i~9629 at LC10_9_A2
--operation mode is normal

TD1L651 = TD1L821 & (TD1L23 & TD1L301 # !TD1L23 & TD1_haddr[19]);


--VD1_start_address[20] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[20] at LC5_7_G2
--operation mode is normal

VD1_start_address[20]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L32 # !VD1L544 & VD1L504);
VD1_start_address[20] = DFFE(VD1_start_address[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L751 is daq:inst_daq|ahb_master:inst_ahb_master|i~9631 at LC6_4_A2
--operation mode is normal

TD1L751 = VD1_start_address[20] & (TD1L86 # TD1L381Q & !TD1L66);


--TD1_haddr[20] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[20] at LC1_4_A2
--operation mode is normal

TD1_haddr[20]_lut_out = TD1L851 # TD1L751 # TD1_haddr[20] & TD1L031;
TD1_haddr[20] = DFFE(TD1_haddr[20]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L851 is daq:inst_daq|ahb_master:inst_ahb_master|i~9632 at LC5_4_A2
--operation mode is normal

TD1L851 = TD1L821 & (TD1L23 & TD1L501 # !TD1L23 & TD1_haddr[20]);


--VD1_start_address[21] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[21] at LC10_8_G2
--operation mode is normal

VD1_start_address[21]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L22 # VD1L704 & !VD1L544);
VD1_start_address[21] = DFFE(VD1_start_address[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L951 is daq:inst_daq|ahb_master:inst_ahb_master|i~9634 at LC3_10_A2
--operation mode is normal

TD1L951 = VD1_start_address[21] & (TD1L86 # TD1L381Q & !TD1L66);


--TD1_haddr[21] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[21] at LC10_10_A2
--operation mode is normal

TD1_haddr[21]_lut_out = TD1L061 # TD1L951 # TD1_haddr[21] & TD1L031;
TD1_haddr[21] = DFFE(TD1_haddr[21]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L061 is daq:inst_daq|ahb_master:inst_ahb_master|i~9635 at LC8_10_A2
--operation mode is normal

TD1L061 = TD1L821 & (TD1L23 & TD1L701 # !TD1L23 & TD1_haddr[21]);


--VD1_start_address[22] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[22] at LC7_9_G2
--operation mode is normal

VD1_start_address[22]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L12 # !VD1L544 & VD1L904);
VD1_start_address[22] = DFFE(VD1_start_address[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L161 is daq:inst_daq|ahb_master:inst_ahb_master|i~9637 at LC9_7_A2
--operation mode is normal

TD1L161 = VD1_start_address[22] & (TD1L86 # TD1L381Q & !TD1L66);


--TD1_haddr[22] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[22] at LC8_7_A2
--operation mode is normal

TD1_haddr[22]_lut_out = TD1L261 # TD1L161 # TD1L031 & TD1_haddr[22];
TD1_haddr[22] = DFFE(TD1_haddr[22]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L261 is daq:inst_daq|ahb_master:inst_ahb_master|i~9638 at LC4_7_A2
--operation mode is normal

TD1L261 = TD1L821 & (TD1L23 & TD1L901 # !TD1L23 & TD1_haddr[22]);


--VD1_start_address[23] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[23] at LC5_9_G2
--operation mode is normal

VD1_start_address[23]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L02 # !VD1L544 & VD1L114);
VD1_start_address[23] = DFFE(VD1_start_address[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L361 is daq:inst_daq|ahb_master:inst_ahb_master|i~9640 at LC1_7_A2
--operation mode is normal

TD1L361 = VD1_start_address[23] & (TD1L86 # TD1L381Q & !TD1L66);


--TD1_haddr[23] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[23] at LC10_7_A2
--operation mode is normal

TD1_haddr[23]_lut_out = TD1L361 # TD1L461 # TD1_haddr[23] & TD1L031;
TD1_haddr[23] = DFFE(TD1_haddr[23]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L461 is daq:inst_daq|ahb_master:inst_ahb_master|i~9641 at LC5_7_A2
--operation mode is normal

TD1L461 = TD1L821 & (TD1L23 & TD1L111 # !TD1L23 & TD1_haddr[23]);


--TD1_haddr[24] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[24] at LC2_8_A2
--operation mode is normal

TD1_haddr[24]_lut_out = TD1L86 # TD1L661 # TD1L381Q & TD1L761;
TD1_haddr[24] = DFFE(TD1_haddr[24]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L561 is daq:inst_daq|ahb_master:inst_ahb_master|i~9643 at LC1_8_A2
--operation mode is normal

TD1L561 = TD1L381Q & (VD1L1Q # !TE1_SLAVEHREADYO);


--TD1L661 is daq:inst_daq|ahb_master:inst_ahb_master|i~9644 at LC4_8_A2
--operation mode is normal

TD1L661 = TD1_haddr[24] & (TD1L481Q # TD1L561 # !TD1L281Q);


--TD1L761 is daq:inst_daq|ahb_master:inst_ahb_master|i~9645 at LC10_8_A2
--operation mode is normal

TD1L761 = TD1L311 & TE1_SLAVEHREADYO & !VD1L1Q # !TD1L66;


--TD1_haddr[25] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[25] at LC8_15_A2
--operation mode is normal

TD1_haddr[25]_lut_out = TD1L821 & (TD1L861 # TD1_haddr[25] & TD1L031) # !TD1L821 & TD1_haddr[25] & TD1L031;
TD1_haddr[25] = DFFE(TD1_haddr[25]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L861 is daq:inst_daq|ahb_master:inst_ahb_master|i~9647 at LC9_15_A2
--operation mode is normal

TD1L861 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[25] # !VD1L1Q & TD1L511) # !TE1_SLAVEHREADYO & TD1_haddr[25];


--TD1_haddr[26] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[26] at LC5_3_A2
--operation mode is normal

TD1_haddr[26]_lut_out = TD1_haddr[26] & (TD1L031 # TD1L821 & TD1L961) # !TD1_haddr[26] & TD1L821 & TD1L961;
TD1_haddr[26] = DFFE(TD1_haddr[26]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L961 is daq:inst_daq|ahb_master:inst_ahb_master|i~9649 at LC2_3_A2
--operation mode is normal

TD1L961 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[26] # !VD1L1Q & TD1L711) # !TE1_SLAVEHREADYO & TD1_haddr[26];


--TD1_haddr[27] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[27] at LC9_6_A2
--operation mode is normal

TD1_haddr[27]_lut_out = TD1_haddr[27] & (TD1L031 # TD1L821 & TD1L071) # !TD1_haddr[27] & TD1L821 & TD1L071;
TD1_haddr[27] = DFFE(TD1_haddr[27]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L071 is daq:inst_daq|ahb_master:inst_ahb_master|i~9651 at LC3_6_A2
--operation mode is normal

TD1L071 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[27] # !VD1L1Q & TD1L911) # !TE1_SLAVEHREADYO & TD1_haddr[27];


--TD1_haddr[28] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[28] at LC4_6_A2
--operation mode is normal

TD1_haddr[28]_lut_out = TD1_haddr[28] & (TD1L031 # TD1L821 & TD1L171) # !TD1_haddr[28] & TD1L821 & TD1L171;
TD1_haddr[28] = DFFE(TD1_haddr[28]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L171 is daq:inst_daq|ahb_master:inst_ahb_master|i~9653 at LC5_6_A2
--operation mode is normal

TD1L171 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[28] # !VD1L1Q & TD1L121) # !TE1_SLAVEHREADYO & TD1_haddr[28];


--TD1_haddr[29] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[29] at LC7_1_I2
--operation mode is normal

TD1_haddr[29]_lut_out = TD1L821 & (TD1L271 # TD1_haddr[29] & TD1L031) # !TD1L821 & TD1_haddr[29] & TD1L031;
TD1_haddr[29] = DFFE(TD1_haddr[29]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L271 is daq:inst_daq|ahb_master:inst_ahb_master|i~9655 at LC3_1_I2
--operation mode is normal

TD1L271 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[29] # !VD1L1Q & TD1L321) # !TE1_SLAVEHREADYO & TD1_haddr[29];


--TD1_haddr[30] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[30] at LC2_6_A2
--operation mode is normal

TD1_haddr[30]_lut_out = TD1_haddr[30] & (TD1L031 # TD1L821 & TD1L371) # !TD1_haddr[30] & TD1L821 & TD1L371;
TD1_haddr[30] = DFFE(TD1_haddr[30]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L371 is daq:inst_daq|ahb_master:inst_ahb_master|i~9657 at LC1_6_A2
--operation mode is normal

TD1L371 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[30] # !VD1L1Q & TD1L521) # !TE1_SLAVEHREADYO & TD1_haddr[30];


--TD1_haddr[31] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[31] at LC3_15_A2
--operation mode is normal

TD1_haddr[31]_lut_out = TD1L821 & (TD1L471 # TD1_haddr[31] & TD1L031) # !TD1L821 & TD1_haddr[31] & TD1L031;
TD1_haddr[31] = DFFE(TD1_haddr[31]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L471 is daq:inst_daq|ahb_master:inst_ahb_master|i~9659 at LC7_15_A2
--operation mode is normal

TD1L471 = TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[31] # !VD1L1Q & TD1L721) # !TE1_SLAVEHREADYO & TD1_haddr[31];


--TD1L571 is daq:inst_daq|ahb_master:inst_ahb_master|i~9661 at LC8_1_A2
--operation mode is normal

TD1L571 = TD1_haddr[2] # TD1_haddr[5] # TD1_haddr[4] # TD1_haddr[3];


--TD1L671 is daq:inst_daq|ahb_master:inst_ahb_master|i~9662 at LC6_2_A2
--operation mode is normal

TD1L671 = TD1_haddr[8] # TD1_haddr[7] # TD1_haddr[6] # TD1_haddr[9];


--TD1L43 is daq:inst_daq|ahb_master:inst_ahb_master|i247~233 at LC8_2_A2
--operation mode is normal

TD1L43 = !TE1_SLAVEHREADYO & (TD1L671 # TD1L571);


--TD1L56 is daq:inst_daq|ahb_master:inst_ahb_master|i345~271 at LC6_8_A2
--operation mode is normal

TD1L56 = TD1L381Q & !TE1_SLAVEHREADYO & (TE1_SLAVEHRESP[1] # !TE1_SLAVEHRESP[0]);


--VD1L894Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~24 at LC9_7_W2
--operation mode is normal

VD1L894Q_lut_out = VD1L705Q;
VD1L894Q = DFFE(VD1L894Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L994Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~25 at LC7_6_W2
--operation mode is normal

VD1L994Q_lut_out = VD1L805Q;
VD1L994Q = DFFE(VD1L994Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--AE2_header_1.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[0] at LC8_6_Q2
--operation mode is normal

AE2_header_1.trigger_word[0]_lut_out = BE2_HEADER_data.trigger_word[0]~reg0;
AE2_header_1.trigger_word[0] = DFFE(AE2_header_1.trigger_word[0]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[0] at LC4_6_Q2
--operation mode is normal

AE2_header_0.trigger_word[0]_lut_out = BE2_HEADER_data.trigger_word[0]~reg0;
AE2_header_0.trigger_word[0] = DFFE(AE2_header_0.trigger_word[0]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--AE2_rd_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[0] at LC5_12_R2
--operation mode is normal

AE2_rd_ptr[0]_lut_out = !AE2_rd_ptr[0];
AE2_rd_ptr[0] = DFFE(AE2_rd_ptr[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , VD1L94);


--VD1L753 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~1187 at LC7_6_Q2
--operation mode is normal

VD1L753 = AE2_header_1.trigger_word[0] & (AE2_header_0.trigger_word[0] # AE2_rd_ptr[0]) # !AE2_header_1.trigger_word[0] & AE2_header_0.trigger_word[0] & !AE2_rd_ptr[0];


--VD1_AnB is daq:inst_daq|mem_interface:inst_mem_interface|AnB at LC1_9_W2
--operation mode is normal

VD1_AnB_lut_out = VD1_AnB & VD1L4 # !VD1_AnB & !VD1L54;
VD1_AnB = DFFE(VD1_AnB_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , VD1L405Q);


--VD1L853 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~1188 at LC7_5_Q2
--operation mode is normal

VD1L853 = !VD1_AnB & (VD1L894Q # VD1L994Q & VD1L753);


--AE1_header_1.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[16] at LC1_10_R2
--operation mode is normal

AE1_header_1.timestamp[16]_lut_out = BE1_HEADER_data.timestamp[16]~reg0;
AE1_header_1.timestamp[16] = DFFE(AE1_header_1.timestamp[16]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[16] at LC4_10_R2
--operation mode is normal

AE1_header_0.timestamp[16]_lut_out = BE1_HEADER_data.timestamp[16]~reg0;
AE1_header_0.timestamp[16] = DFFE(AE1_header_0.timestamp[16]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--AE1_rd_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[0] at LC5_9_U2
--operation mode is normal

AE1_rd_ptr[0]_lut_out = !AE1_rd_ptr[0];
AE1_rd_ptr[0] = DFFE(AE1_rd_ptr[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , VD1L84);


--VD1L942 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~945 at LC3_10_R2
--operation mode is normal

VD1L942 = AE1_header_0.timestamp[16] & (AE1_header_1.timestamp[16] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[16] & AE1_header_1.timestamp[16] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[16] at LC3_6_Q2
--operation mode is normal

AE2_header_1.timestamp[16]_lut_out = BE2_HEADER_data.timestamp[16]~reg0;
AE2_header_1.timestamp[16] = DFFE(AE2_header_1.timestamp[16]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[16] at LC1_6_Q2
--operation mode is normal

AE2_header_0.timestamp[16]_lut_out = BE2_HEADER_data.timestamp[16]~reg0;
AE2_header_0.timestamp[16] = DFFE(AE2_header_0.timestamp[16]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L052 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~946 at LC10_6_Q2
--operation mode is normal

VD1L052 = AE2_header_0.timestamp[16] & (AE2_header_1.timestamp[16] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[16] & AE2_header_1.timestamp[16] & AE2_rd_ptr[0];


--VD1L152 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~947 at LC9_5_Q2
--operation mode is normal

VD1L152 = VD1L052 & (VD1L942 # !VD1_AnB) # !VD1L052 & VD1_AnB & VD1L942;


--XC4_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0] at EC6_1_S2
XC4_q[0]_data_in = UD1L1Q;
XC4_q[0]_write_enable = AE1_i951;
XC4_q[0]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[0]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[0]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[0] = MEMORY_SEGMENT(XC4_q[0]_data_in, XC4_q[0]_write_enable, XC4_q[0]_clock_0, , , , , , VCC, XC4_q[0]_write_address, XC4_q[0]_read_address);


--XC8_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0] at EC7_1_R2
XC8_q[0]_data_in = UD1L1Q;
XC8_q[0]_write_enable = AE2_i951;
XC8_q[0]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[0]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[0]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[0] = MEMORY_SEGMENT(XC8_q[0]_data_in, XC8_q[0]_write_enable, XC8_q[0]_clock_0, , , , , , VCC, XC8_q[0]_write_address, XC8_q[0]_read_address);


--VD1L252 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~948 at LC2_5_Q2
--operation mode is normal

VD1L252 = VD1_AnB & XC4_q[0] # !VD1_AnB & XC8_q[0];


--ZD2L1Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[0]~reg0 at LC1_4_Q2
--operation mode is normal

ZD2L1Q_lut_out = VD1_rdaddr[0] # !ZD2L11 & !VD1_rdaddr[8] & !ZD2L21;
ZD2L1Q = DFFE(ZD2L1Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L415Q is daq:inst_daq|mem_interface:inst_mem_interface|state~32 at LC7_4_Z2
--operation mode is normal

VD1L415Q_lut_out = VD1L664 # VD1L415Q & (TD1L281Q # VD1L383);
VD1L415Q = DFFE(VD1L415Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L205Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~28 at LC1_4_R2
--operation mode is normal

VD1L205Q_lut_out = VD1L115Q;
VD1L205Q = DFFE(VD1L205Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L352 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~949 at LC10_5_Q2
--operation mode is normal

VD1L352 = !VD1L205Q & (ZD2L1Q # !VD1L415Q);


--XC2_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0] at EC3_1_N3
XC2_q[0]_data_in = GE1L1;
XC2_q[0]_write_enable = AE1_i930;
XC2_q[0]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[0]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[0]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[0] = MEMORY_SEGMENT(XC2_q[0]_data_in, XC2_q[0]_write_enable, XC2_q[0]_clock_0, , , , , , VCC, XC2_q[0]_write_address, XC2_q[0]_read_address);


--XC6_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0] at EC4_1_Q4
XC6_q[0]_data_in = GE2L1;
XC6_q[0]_write_enable = AE2_i930;
XC6_q[0]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[0]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[0]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[0] = MEMORY_SEGMENT(XC6_q[0]_data_in, XC6_q[0]_write_enable, XC6_q[0]_clock_0, , , , , , VCC, XC6_q[0]_write_address, XC6_q[0]_read_address);


--VD1L452 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~950 at LC6_5_Q2
--operation mode is normal

VD1L452 = VD1L205Q & (VD1_AnB & XC2_q[0] # !VD1_AnB & XC6_q[0]);


--VD1L105Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~27 at LC6_5_R2
--operation mode is normal

VD1L105Q_lut_out = VD1L015Q;
VD1L105Q = DFFE(VD1L105Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L552 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~951 at LC5_5_Q2
--operation mode is normal

VD1L552 = VD1L105Q & VD1L252 # !VD1L105Q & (VD1L352 # VD1L452);


--VD1L005Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~26 at LC8_5_R2
--operation mode is normal

VD1L005Q_lut_out = VD1L905Q;
VD1L005Q = DFFE(VD1L005Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L953 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~1189 at LC1_5_Q2
--operation mode is normal

VD1L953 = !VD1L994Q & (VD1L005Q & VD1L152 # !VD1L005Q & VD1L552);


--AE1_header_1.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[0] at LC7_6_P2
--operation mode is normal

AE1_header_1.trigger_word[0]_lut_out = BE1_HEADER_data.trigger_word[0]~reg0;
AE1_header_1.trigger_word[0] = DFFE(AE1_header_1.trigger_word[0]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[0] at LC5_6_P2
--operation mode is normal

AE1_header_0.trigger_word[0]_lut_out = BE1_HEADER_data.trigger_word[0]~reg0;
AE1_header_0.trigger_word[0] = DFFE(AE1_header_0.trigger_word[0]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L063 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~1190 at LC9_6_P2
--operation mode is normal

VD1L063 = AE1_header_0.trigger_word[0] & (AE1_header_1.trigger_word[0] # !AE1_rd_ptr[0]) # !AE1_header_0.trigger_word[0] & AE1_header_1.trigger_word[0] & AE1_rd_ptr[0];


--VD1L163 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~1191 at LC4_5_Q2
--operation mode is normal

VD1L163 = VD1L994Q & VD1_AnB & VD1L063;


--VD1L263 is daq:inst_daq|mem_interface:inst_mem_interface|i1542~1192 at LC8_5_Q2
--operation mode is normal

VD1L263 = VD1L853 # !VD1L894Q & (VD1L163 # VD1L953);


--VD1L794Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~23 at LC7_7_W2
--operation mode is normal

VD1L794Q_lut_out = VD1L605Q;
VD1L794Q = DFFE(VD1L794Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--TD1L46 is daq:inst_daq|ahb_master:inst_ahb_master|i343~22 at LC3_12_Q2
--operation mode is normal

TD1L46 = !TE1_SLAVEHREADYO & TD1L381Q & TD1L712Q & TD1L66;


--TD1L85 is daq:inst_daq|ahb_master:inst_ahb_master|i331~500 at LC6_7_W2
--operation mode is normal

TD1L85 = !VD1L894Q & !VD1L794Q & (TE1_SLAVEHREADYO # !TD1L821);


--AE1_header_1.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[17] at LC3_11_Q2
--operation mode is normal

AE1_header_1.timestamp[17]_lut_out = BE1_HEADER_data.timestamp[17]~reg0;
AE1_header_1.timestamp[17] = DFFE(AE1_header_1.timestamp[17]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[17] at LC6_11_Q2
--operation mode is normal

AE1_header_0.timestamp[17]_lut_out = BE1_HEADER_data.timestamp[17]~reg0;
AE1_header_0.timestamp[17] = DFFE(AE1_header_0.timestamp[17]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L242 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~945 at LC10_11_Q2
--operation mode is normal

VD1L242 = AE1_header_0.timestamp[17] & (AE1_header_1.timestamp[17] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[17] & AE1_header_1.timestamp[17] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[17] at LC8_13_Q2
--operation mode is normal

AE2_header_1.timestamp[17]_lut_out = BE2_HEADER_data.timestamp[17]~reg0;
AE2_header_1.timestamp[17] = DFFE(AE2_header_1.timestamp[17]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[17] at LC3_13_Q2
--operation mode is normal

AE2_header_0.timestamp[17]_lut_out = BE2_HEADER_data.timestamp[17]~reg0;
AE2_header_0.timestamp[17] = DFFE(AE2_header_0.timestamp[17]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L342 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~946 at LC4_13_Q2
--operation mode is normal

VD1L342 = AE2_header_1.timestamp[17] & (AE2_header_0.timestamp[17] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[17] & AE2_header_0.timestamp[17] & !AE2_rd_ptr[0];


--VD1L442 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~947 at LC7_12_Q2
--operation mode is normal

VD1L442 = VD1_AnB & VD1L242 # !VD1_AnB & VD1L342;


--XC4_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1] at EC1_1_N2
XC4_q[1]_data_in = UD1L2Q;
XC4_q[1]_write_enable = AE1_i951;
XC4_q[1]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[1]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[1]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[1] = MEMORY_SEGMENT(XC4_q[1]_data_in, XC4_q[1]_write_enable, XC4_q[1]_clock_0, , , , , , VCC, XC4_q[1]_write_address, XC4_q[1]_read_address);


--XC8_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1] at EC2_1_Q2
XC8_q[1]_data_in = UD1L2Q;
XC8_q[1]_write_enable = AE2_i951;
XC8_q[1]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[1]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[1]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[1] = MEMORY_SEGMENT(XC8_q[1]_data_in, XC8_q[1]_write_enable, XC8_q[1]_clock_0, , , , , , VCC, XC8_q[1]_write_address, XC8_q[1]_read_address);


--VD1L542 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~948 at LC1_12_Q2
--operation mode is normal

VD1L542 = XC8_q[1] & (XC4_q[1] # !VD1_AnB) # !XC8_q[1] & VD1_AnB & XC4_q[1];


--ZD2L2Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[1]~reg0 at LC2_4_Q2
--operation mode is normal

ZD2L2Q_lut_out = VD1_rdaddr[1] # !VD1_rdaddr[8] & !ZD2L11 & !ZD2L21;
ZD2L2Q = DFFE(ZD2L2Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L642 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~949 at LC9_12_Q2
--operation mode is normal

VD1L642 = !VD1L205Q & (ZD2L2Q # !VD1L415Q);


--XC2_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1] at EC2_1_N3
XC2_q[1]_data_in = GE1L3;
XC2_q[1]_write_enable = AE1_i930;
XC2_q[1]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[1]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[1]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[1] = MEMORY_SEGMENT(XC2_q[1]_data_in, XC2_q[1]_write_enable, XC2_q[1]_clock_0, , , , , , VCC, XC2_q[1]_write_address, XC2_q[1]_read_address);


--XC6_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1] at EC1_1_Q4
XC6_q[1]_data_in = GE2L3;
XC6_q[1]_write_enable = AE2_i930;
XC6_q[1]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[1]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[1]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[1] = MEMORY_SEGMENT(XC6_q[1]_data_in, XC6_q[1]_write_enable, XC6_q[1]_clock_0, , , , , , VCC, XC6_q[1]_write_address, XC6_q[1]_read_address);


--VD1L742 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~950 at LC5_12_Q2
--operation mode is normal

VD1L742 = VD1L205Q & (VD1_AnB & XC2_q[1] # !VD1_AnB & XC6_q[1]);


--VD1L842 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~951 at LC10_12_Q2
--operation mode is normal

VD1L842 = VD1L105Q & VD1L542 # !VD1L105Q & (VD1L642 # VD1L742);


--VD1L972 is daq:inst_daq|mem_interface:inst_mem_interface|i1508~835 at LC8_12_Q2
--operation mode is normal

VD1L972 = !VD1L994Q & (VD1L005Q & VD1L442 # !VD1L005Q & VD1L842);


--AE1_header_1.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[1] at LC7_8_Q2
--operation mode is normal

AE1_header_1.trigger_word[1]_lut_out = BE1_HEADER_data.trigger_word[1]~reg0;
AE1_header_1.trigger_word[1] = DFFE(AE1_header_1.trigger_word[1]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[1] at LC2_8_Q2
--operation mode is normal

AE1_header_0.trigger_word[1]_lut_out = BE1_HEADER_data.trigger_word[1]~reg0;
AE1_header_0.trigger_word[1] = DFFE(AE1_header_0.trigger_word[1]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L082 is daq:inst_daq|mem_interface:inst_mem_interface|i1508~836 at LC6_8_Q2
--operation mode is normal

VD1L082 = AE1_header_1.trigger_word[1] & (AE1_header_0.trigger_word[1] # AE1_rd_ptr[0]) # !AE1_header_1.trigger_word[1] & AE1_header_0.trigger_word[1] & !AE1_rd_ptr[0];


--AE2_header_1.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[1] at LC1_13_Q2
--operation mode is normal

AE2_header_1.trigger_word[1]_lut_out = BE2_HEADER_data.trigger_word[1]~reg0;
AE2_header_1.trigger_word[1] = DFFE(AE2_header_1.trigger_word[1]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[1] at LC5_13_Q2
--operation mode is normal

AE2_header_0.trigger_word[1]_lut_out = BE2_HEADER_data.trigger_word[1]~reg0;
AE2_header_0.trigger_word[1] = DFFE(AE2_header_0.trigger_word[1]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L182 is daq:inst_daq|mem_interface:inst_mem_interface|i1508~837 at LC2_13_Q2
--operation mode is normal

VD1L182 = AE2_header_0.trigger_word[1] & (AE2_header_1.trigger_word[1] # !AE2_rd_ptr[0]) # !AE2_header_0.trigger_word[1] & AE2_header_1.trigger_word[1] & AE2_rd_ptr[0];


--VD1L282 is daq:inst_daq|mem_interface:inst_mem_interface|i1508~838 at LC2_12_Q2
--operation mode is normal

VD1L282 = VD1L994Q & (VD1_AnB & VD1L082 # !VD1_AnB & VD1L182);


--TD1L36 is daq:inst_daq|ahb_master:inst_ahb_master|i341~22 at LC9_9_Q2
--operation mode is normal

TD1L36 = TD1L381Q & TD1L812Q & !TE1_SLAVEHREADYO & TD1L66;


--AE1_header_1.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[18] at LC3_8_Q2
--operation mode is normal

AE1_header_1.timestamp[18]_lut_out = BE1_HEADER_data.timestamp[18]~reg0;
AE1_header_1.timestamp[18] = DFFE(AE1_header_1.timestamp[18]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[18] at LC10_8_Q2
--operation mode is normal

AE1_header_0.timestamp[18]_lut_out = BE1_HEADER_data.timestamp[18]~reg0;
AE1_header_0.timestamp[18] = DFFE(AE1_header_0.timestamp[18]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L532 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~945 at LC1_8_Q2
--operation mode is normal

VD1L532 = AE1_header_1.timestamp[18] & (AE1_header_0.timestamp[18] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[18] & AE1_header_0.timestamp[18] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[18] at LC9_10_Q2
--operation mode is normal

AE2_header_1.timestamp[18]_lut_out = BE2_HEADER_data.timestamp[18]~reg0;
AE2_header_1.timestamp[18] = DFFE(AE2_header_1.timestamp[18]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[18] at LC10_10_Q2
--operation mode is normal

AE2_header_0.timestamp[18]_lut_out = BE2_HEADER_data.timestamp[18]~reg0;
AE2_header_0.timestamp[18] = DFFE(AE2_header_0.timestamp[18]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L632 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~946 at LC7_10_Q2
--operation mode is normal

VD1L632 = AE2_header_0.timestamp[18] & (AE2_header_1.timestamp[18] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[18] & AE2_header_1.timestamp[18] & AE2_rd_ptr[0];


--VD1L732 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~947 at LC10_9_Q2
--operation mode is normal

VD1L732 = VD1_AnB & VD1L532 # !VD1_AnB & VD1L632;


--XC4_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2] at EC4_1_N2
XC4_q[2]_data_in = UD1L3Q;
XC4_q[2]_write_enable = AE1_i951;
XC4_q[2]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[2]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[2]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[2] = MEMORY_SEGMENT(XC4_q[2]_data_in, XC4_q[2]_write_enable, XC4_q[2]_clock_0, , , , , , VCC, XC4_q[2]_write_address, XC4_q[2]_read_address);


--XC8_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2] at EC1_1_Q2
XC8_q[2]_data_in = UD1L3Q;
XC8_q[2]_write_enable = AE2_i951;
XC8_q[2]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[2]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[2]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[2] = MEMORY_SEGMENT(XC8_q[2]_data_in, XC8_q[2]_write_enable, XC8_q[2]_clock_0, , , , , , VCC, XC8_q[2]_write_address, XC8_q[2]_read_address);


--VD1L832 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~948 at LC8_9_Q2
--operation mode is normal

VD1L832 = VD1_AnB & XC4_q[2] # !VD1_AnB & XC8_q[2];


--ZD2L3Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[2]~reg0 at LC8_4_Q2
--operation mode is normal

ZD2L3Q_lut_out = VD1_rdaddr[2] # !VD1_rdaddr[8] & !ZD2L11 & !ZD2L21;
ZD2L3Q = DFFE(ZD2L3Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L932 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~949 at LC6_9_Q2
--operation mode is normal

VD1L932 = !VD1L205Q & (ZD2L3Q # !VD1L415Q);


--XC2_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2] at EC1_1_N3
XC2_q[2]_data_in = GE1L5;
XC2_q[2]_write_enable = AE1_i930;
XC2_q[2]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[2]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[2]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[2] = MEMORY_SEGMENT(XC2_q[2]_data_in, XC2_q[2]_write_enable, XC2_q[2]_clock_0, , , , , , VCC, XC2_q[2]_write_address, XC2_q[2]_read_address);


--XC6_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2] at EC3_1_Q4
XC6_q[2]_data_in = GE2L5;
XC6_q[2]_write_enable = AE2_i930;
XC6_q[2]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[2]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[2]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[2] = MEMORY_SEGMENT(XC6_q[2]_data_in, XC6_q[2]_write_enable, XC6_q[2]_clock_0, , , , , , VCC, XC6_q[2]_write_address, XC6_q[2]_read_address);


--VD1L042 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~950 at LC4_9_Q2
--operation mode is normal

VD1L042 = VD1L205Q & (VD1_AnB & XC2_q[2] # !VD1_AnB & XC6_q[2]);


--VD1L142 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~951 at LC3_9_Q2
--operation mode is normal

VD1L142 = VD1L105Q & VD1L832 # !VD1L105Q & (VD1L932 # VD1L042);


--VD1L572 is daq:inst_daq|mem_interface:inst_mem_interface|i1507~835 at LC2_9_Q2
--operation mode is normal

VD1L572 = !VD1L994Q & (VD1L005Q & VD1L732 # !VD1L005Q & VD1L142);


--AE1_header_1.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[2] at LC8_7_Q2
--operation mode is normal

AE1_header_1.trigger_word[2]_lut_out = BE1_HEADER_data.trigger_word[2]~reg0;
AE1_header_1.trigger_word[2] = DFFE(AE1_header_1.trigger_word[2]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[2] at LC6_7_Q2
--operation mode is normal

AE1_header_0.trigger_word[2]_lut_out = BE1_HEADER_data.trigger_word[2]~reg0;
AE1_header_0.trigger_word[2] = DFFE(AE1_header_0.trigger_word[2]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L672 is daq:inst_daq|mem_interface:inst_mem_interface|i1507~836 at LC5_7_Q2
--operation mode is normal

VD1L672 = AE1_header_1.trigger_word[2] & (AE1_header_0.trigger_word[2] # AE1_rd_ptr[0]) # !AE1_header_1.trigger_word[2] & AE1_header_0.trigger_word[2] & !AE1_rd_ptr[0];


--AE2_header_1.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[2] at LC8_10_Q2
--operation mode is normal

AE2_header_1.trigger_word[2]_lut_out = BE2_HEADER_data.trigger_word[2]~reg0;
AE2_header_1.trigger_word[2] = DFFE(AE2_header_1.trigger_word[2]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[2] at LC6_10_Q2
--operation mode is normal

AE2_header_0.trigger_word[2]_lut_out = BE2_HEADER_data.trigger_word[2]~reg0;
AE2_header_0.trigger_word[2] = DFFE(AE2_header_0.trigger_word[2]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L772 is daq:inst_daq|mem_interface:inst_mem_interface|i1507~837 at LC1_10_Q2
--operation mode is normal

VD1L772 = AE2_header_1.trigger_word[2] & (AE2_header_0.trigger_word[2] # AE2_rd_ptr[0]) # !AE2_header_1.trigger_word[2] & AE2_header_0.trigger_word[2] & !AE2_rd_ptr[0];


--VD1L872 is daq:inst_daq|mem_interface:inst_mem_interface|i1507~838 at LC5_9_Q2
--operation mode is normal

VD1L872 = VD1L994Q & (VD1_AnB & VD1L672 # !VD1_AnB & VD1L772);


--TD1L26 is daq:inst_daq|ahb_master:inst_ahb_master|i339~22 at LC2_2_Q2
--operation mode is normal

TD1L26 = TD1L66 & TD1L381Q & TD1L912Q & !TE1_SLAVEHREADYO;


--AE1_header_1.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[19] at LC5_1_Q2
--operation mode is normal

AE1_header_1.timestamp[19]_lut_out = BE1_HEADER_data.timestamp[19]~reg0;
AE1_header_1.timestamp[19] = DFFE(AE1_header_1.timestamp[19]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[19] at LC3_1_Q2
--operation mode is normal

AE1_header_0.timestamp[19]_lut_out = BE1_HEADER_data.timestamp[19]~reg0;
AE1_header_0.timestamp[19] = DFFE(AE1_header_0.timestamp[19]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L822 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~945 at LC6_1_Q2
--operation mode is normal

VD1L822 = AE1_header_0.timestamp[19] & (AE1_header_1.timestamp[19] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[19] & AE1_header_1.timestamp[19] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[19] at LC6_3_Q2
--operation mode is normal

AE2_header_1.timestamp[19]_lut_out = BE2_HEADER_data.timestamp[19]~reg0;
AE2_header_1.timestamp[19] = DFFE(AE2_header_1.timestamp[19]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[19] at LC4_3_Q2
--operation mode is normal

AE2_header_0.timestamp[19]_lut_out = BE2_HEADER_data.timestamp[19]~reg0;
AE2_header_0.timestamp[19] = DFFE(AE2_header_0.timestamp[19]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L922 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~946 at LC2_3_Q2
--operation mode is normal

VD1L922 = AE2_header_1.timestamp[19] & (AE2_header_0.timestamp[19] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[19] & AE2_header_0.timestamp[19] & !AE2_rd_ptr[0];


--VD1L032 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~947 at LC9_2_Q2
--operation mode is normal

VD1L032 = VD1_AnB & VD1L822 # !VD1_AnB & VD1L922;


--XC4_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3] at EC5_1_N2
XC4_q[3]_data_in = UD1L4Q;
XC4_q[3]_write_enable = AE1_i951;
XC4_q[3]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[3]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[3]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[3] = MEMORY_SEGMENT(XC4_q[3]_data_in, XC4_q[3]_write_enable, XC4_q[3]_clock_0, , , , , , VCC, XC4_q[3]_write_address, XC4_q[3]_read_address);


--XC8_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3] at EC8_1_Q2
XC8_q[3]_data_in = UD1L4Q;
XC8_q[3]_write_enable = AE2_i951;
XC8_q[3]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[3]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[3]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[3] = MEMORY_SEGMENT(XC8_q[3]_data_in, XC8_q[3]_write_enable, XC8_q[3]_clock_0, , , , , , VCC, XC8_q[3]_write_address, XC8_q[3]_read_address);


--VD1L132 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~948 at LC8_2_Q2
--operation mode is normal

VD1L132 = VD1_AnB & XC4_q[3] # !VD1_AnB & XC8_q[3];


--ZD2L4Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[3]~reg0 at LC6_4_Q2
--operation mode is normal

ZD2L4Q_lut_out = VD1_rdaddr[3] # !VD1_rdaddr[8] & !ZD2L11 & !ZD2L21;
ZD2L4Q = DFFE(ZD2L4Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L232 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~949 at LC1_2_Q2
--operation mode is normal

VD1L232 = !VD1L205Q & (ZD2L4Q # !VD1L415Q);


--XC2_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3] at EC4_1_N3
XC2_q[3]_data_in = GE1L7;
XC2_q[3]_write_enable = AE1_i930;
XC2_q[3]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[3]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[3]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[3] = MEMORY_SEGMENT(XC2_q[3]_data_in, XC2_q[3]_write_enable, XC2_q[3]_clock_0, , , , , , VCC, XC2_q[3]_write_address, XC2_q[3]_read_address);


--XC6_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3] at EC2_1_Q4
XC6_q[3]_data_in = GE2L7;
XC6_q[3]_write_enable = AE2_i930;
XC6_q[3]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[3]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[3]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[3] = MEMORY_SEGMENT(XC6_q[3]_data_in, XC6_q[3]_write_enable, XC6_q[3]_clock_0, , , , , , VCC, XC6_q[3]_write_address, XC6_q[3]_read_address);


--VD1L332 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~950 at LC5_2_Q2
--operation mode is normal

VD1L332 = VD1L205Q & (VD1_AnB & XC2_q[3] # !VD1_AnB & XC6_q[3]);


--VD1L432 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~951 at LC6_2_Q2
--operation mode is normal

VD1L432 = VD1L105Q & VD1L132 # !VD1L105Q & (VD1L232 # VD1L332);


--VD1L172 is daq:inst_daq|mem_interface:inst_mem_interface|i1506~835 at LC10_2_Q2
--operation mode is normal

VD1L172 = !VD1L994Q & (VD1L005Q & VD1L032 # !VD1L005Q & VD1L432);


--AE1_header_1.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[3] at LC9_7_Q2
--operation mode is normal

AE1_header_1.trigger_word[3]_lut_out = BE1_HEADER_data.trigger_word[3]~reg0;
AE1_header_1.trigger_word[3] = DFFE(AE1_header_1.trigger_word[3]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[3] at LC10_7_Q2
--operation mode is normal

AE1_header_0.trigger_word[3]_lut_out = BE1_HEADER_data.trigger_word[3]~reg0;
AE1_header_0.trigger_word[3] = DFFE(AE1_header_0.trigger_word[3]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L272 is daq:inst_daq|mem_interface:inst_mem_interface|i1506~836 at LC4_7_Q2
--operation mode is normal

VD1L272 = AE1_header_1.trigger_word[3] & (AE1_header_0.trigger_word[3] # AE1_rd_ptr[0]) # !AE1_header_1.trigger_word[3] & AE1_header_0.trigger_word[3] & !AE1_rd_ptr[0];


--AE2_header_1.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[3] at LC10_3_Q2
--operation mode is normal

AE2_header_1.trigger_word[3]_lut_out = BE2_HEADER_data.trigger_word[3]~reg0;
AE2_header_1.trigger_word[3] = DFFE(AE2_header_1.trigger_word[3]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[3] at LC1_3_Q2
--operation mode is normal

AE2_header_0.trigger_word[3]_lut_out = BE2_HEADER_data.trigger_word[3]~reg0;
AE2_header_0.trigger_word[3] = DFFE(AE2_header_0.trigger_word[3]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L372 is daq:inst_daq|mem_interface:inst_mem_interface|i1506~837 at LC9_3_Q2
--operation mode is normal

VD1L372 = AE2_header_1.trigger_word[3] & (AE2_header_0.trigger_word[3] # AE2_rd_ptr[0]) # !AE2_header_1.trigger_word[3] & AE2_header_0.trigger_word[3] & !AE2_rd_ptr[0];


--VD1L472 is daq:inst_daq|mem_interface:inst_mem_interface|i1506~838 at LC7_2_Q2
--operation mode is normal

VD1L472 = VD1L994Q & (VD1_AnB & VD1L272 # !VD1_AnB & VD1L372);


--AE1_header_1.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[4] at LC3_9_Y2
--operation mode is normal

AE1_header_1.trigger_word[4]_lut_out = BE1_HEADER_data.trigger_word[4]~reg0;
AE1_header_1.trigger_word[4] = DFFE(AE1_header_1.trigger_word[4]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[4] at LC6_9_Y2
--operation mode is normal

AE1_header_0.trigger_word[4]_lut_out = BE1_HEADER_data.trigger_word[4]~reg0;
AE1_header_0.trigger_word[4] = DFFE(AE1_header_0.trigger_word[4]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L862 is daq:inst_daq|mem_interface:inst_mem_interface|i1505~835 at LC5_9_Y2
--operation mode is normal

VD1L862 = AE1_header_0.trigger_word[4] & (AE1_header_1.trigger_word[4] # !AE1_rd_ptr[0]) # !AE1_header_0.trigger_word[4] & AE1_header_1.trigger_word[4] & AE1_rd_ptr[0];


--AE2_header_1.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[4] at LC4_3_Y2
--operation mode is normal

AE2_header_1.trigger_word[4]_lut_out = BE2_HEADER_data.trigger_word[4]~reg0;
AE2_header_1.trigger_word[4] = DFFE(AE2_header_1.trigger_word[4]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[4] at LC2_3_Y2
--operation mode is normal

AE2_header_0.trigger_word[4]_lut_out = BE2_HEADER_data.trigger_word[4]~reg0;
AE2_header_0.trigger_word[4] = DFFE(AE2_header_0.trigger_word[4]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L962 is daq:inst_daq|mem_interface:inst_mem_interface|i1505~836 at LC1_3_Y2
--operation mode is normal

VD1L962 = AE2_header_0.trigger_word[4] & (AE2_header_1.trigger_word[4] # !AE2_rd_ptr[0]) # !AE2_header_0.trigger_word[4] & AE2_header_1.trigger_word[4] & AE2_rd_ptr[0];


--VD1L072 is daq:inst_daq|mem_interface:inst_mem_interface|i1505~837 at LC3_4_Y2
--operation mode is normal

VD1L072 = VD1_AnB & VD1L862 # !VD1_AnB & VD1L962;


--AE1_header_1.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[20] at LC10_1_W2
--operation mode is normal

AE1_header_1.timestamp[20]_lut_out = BE1_HEADER_data.timestamp[20]~reg0;
AE1_header_1.timestamp[20] = DFFE(AE1_header_1.timestamp[20]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[20] at LC4_1_W2
--operation mode is normal

AE1_header_0.timestamp[20]_lut_out = BE1_HEADER_data.timestamp[20]~reg0;
AE1_header_0.timestamp[20] = DFFE(AE1_header_0.timestamp[20]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L022 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~945 at LC2_1_W2
--operation mode is normal

VD1L022 = AE1_header_1.timestamp[20] & (AE1_header_0.timestamp[20] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[20] & AE1_header_0.timestamp[20] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[20] at LC3_3_Y2
--operation mode is normal

AE2_header_1.timestamp[20]_lut_out = BE2_HEADER_data.timestamp[20]~reg0;
AE2_header_1.timestamp[20] = DFFE(AE2_header_1.timestamp[20]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[20] at LC7_3_Y2
--operation mode is normal

AE2_header_0.timestamp[20]_lut_out = BE2_HEADER_data.timestamp[20]~reg0;
AE2_header_0.timestamp[20] = DFFE(AE2_header_0.timestamp[20]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L122 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~946 at LC6_3_Y2
--operation mode is normal

VD1L122 = AE2_header_0.timestamp[20] & (AE2_header_1.timestamp[20] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[20] & AE2_header_1.timestamp[20] & AE2_rd_ptr[0];


--VD1L222 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~947 at LC10_3_Y2
--operation mode is normal

VD1L222 = VD1_AnB & VD1L022 # !VD1_AnB & VD1L122;


--XC4_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4] at EC3_1_N2
XC4_q[4]_data_in = UD1L5Q;
XC4_q[4]_write_enable = AE1_i951;
XC4_q[4]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[4]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[4]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[4] = MEMORY_SEGMENT(XC4_q[4]_data_in, XC4_q[4]_write_enable, XC4_q[4]_clock_0, , , , , , VCC, XC4_q[4]_write_address, XC4_q[4]_read_address);


--XC8_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4] at EC7_1_Q2
XC8_q[4]_data_in = UD1L5Q;
XC8_q[4]_write_enable = AE2_i951;
XC8_q[4]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[4]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[4]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[4] = MEMORY_SEGMENT(XC8_q[4]_data_in, XC8_q[4]_write_enable, XC8_q[4]_clock_0, , , , , , VCC, XC8_q[4]_write_address, XC8_q[4]_read_address);


--VD1L322 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~948 at LC5_4_Y2
--operation mode is normal

VD1L322 = VD1_AnB & XC4_q[4] # !VD1_AnB & XC8_q[4];


--ZD2L5Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[4]~reg0 at LC6_4_Y2
--operation mode is normal

ZD2L5Q_lut_out = VD1_rdaddr[4];
ZD2L5Q = DFFE(ZD2L5Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L422 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~949 at LC2_4_Y2
--operation mode is normal

VD1L422 = !VD1L205Q & (ZD2L5Q # !VD1L415Q);


--XC2_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4] at EC1_1_Y4
XC2_q[4]_data_in = GE1L9;
XC2_q[4]_write_enable = AE1_i930;
XC2_q[4]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[4]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[4]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[4] = MEMORY_SEGMENT(XC2_q[4]_data_in, XC2_q[4]_write_enable, XC2_q[4]_clock_0, , , , , , VCC, XC2_q[4]_write_address, XC2_q[4]_read_address);


--XC6_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4] at EC2_1_W3
XC6_q[4]_data_in = GE2L9;
XC6_q[4]_write_enable = AE2_i930;
XC6_q[4]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[4]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[4]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[4] = MEMORY_SEGMENT(XC6_q[4]_data_in, XC6_q[4]_write_enable, XC6_q[4]_clock_0, , , , , , VCC, XC6_q[4]_write_address, XC6_q[4]_read_address);


--VD1L522 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~950 at LC7_4_Y2
--operation mode is normal

VD1L522 = VD1L205Q & (VD1_AnB & XC2_q[4] # !VD1_AnB & XC6_q[4]);


--VD1L622 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~951 at LC4_4_Y2
--operation mode is normal

VD1L622 = VD1L105Q & VD1L322 # !VD1L105Q & (VD1L422 # VD1L522);


--VD1L722 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~952 at LC10_4_Y2
--operation mode is normal

VD1L722 = VD1L005Q & VD1L222 # !VD1L005Q & VD1L622;


--TD1L16 is daq:inst_daq|ahb_master:inst_ahb_master|i337~750 at LC9_4_Y2
--operation mode is normal

TD1L16 = !VD1L894Q & (VD1L994Q & VD1L072 # !VD1L994Q & VD1L722);


--TD1L06 is daq:inst_daq|ahb_master:inst_ahb_master|i335~22 at LC7_2_P2
--operation mode is normal

TD1L06 = TD1L66 & TD1L381Q & TD1L122Q & !TE1_SLAVEHREADYO;


--AE1_header_1.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[21] at LC7_1_W2
--operation mode is normal

AE1_header_1.timestamp[21]_lut_out = BE1_HEADER_data.timestamp[21]~reg0;
AE1_header_1.timestamp[21] = DFFE(AE1_header_1.timestamp[21]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[21] at LC5_1_W2
--operation mode is normal

AE1_header_0.timestamp[21]_lut_out = BE1_HEADER_data.timestamp[21]~reg0;
AE1_header_0.timestamp[21] = DFFE(AE1_header_0.timestamp[21]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L312 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~945 at LC6_1_W2
--operation mode is normal

VD1L312 = AE1_header_1.timestamp[21] & (AE1_header_0.timestamp[21] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[21] & AE1_header_0.timestamp[21] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[21] at LC6_3_P2
--operation mode is normal

AE2_header_1.timestamp[21]_lut_out = BE2_HEADER_data.timestamp[21]~reg0;
AE2_header_1.timestamp[21] = DFFE(AE2_header_1.timestamp[21]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[21] at LC8_3_P2
--operation mode is normal

AE2_header_0.timestamp[21]_lut_out = BE2_HEADER_data.timestamp[21]~reg0;
AE2_header_0.timestamp[21] = DFFE(AE2_header_0.timestamp[21]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L412 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~946 at LC7_3_P2
--operation mode is normal

VD1L412 = AE2_header_0.timestamp[21] & (AE2_header_1.timestamp[21] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[21] & AE2_header_1.timestamp[21] & AE2_rd_ptr[0];


--VD1L512 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~947 at LC3_2_P2
--operation mode is normal

VD1L512 = VD1L412 & (VD1L312 # !VD1_AnB) # !VD1L412 & VD1_AnB & VD1L312;


--XC4_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5] at EC7_1_N2
XC4_q[5]_data_in = UD1L6Q;
XC4_q[5]_write_enable = AE1_i951;
XC4_q[5]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[5]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[5]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[5] = MEMORY_SEGMENT(XC4_q[5]_data_in, XC4_q[5]_write_enable, XC4_q[5]_clock_0, , , , , , VCC, XC4_q[5]_write_address, XC4_q[5]_read_address);


--XC8_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5] at EC4_1_Q2
XC8_q[5]_data_in = UD1L6Q;
XC8_q[5]_write_enable = AE2_i951;
XC8_q[5]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[5]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[5]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[5] = MEMORY_SEGMENT(XC8_q[5]_data_in, XC8_q[5]_write_enable, XC8_q[5]_clock_0, , , , , , VCC, XC8_q[5]_write_address, XC8_q[5]_read_address);


--VD1L612 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~948 at LC4_2_P2
--operation mode is normal

VD1L612 = VD1_AnB & XC4_q[5] # !VD1_AnB & XC8_q[5];


--ZD2L6Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[5]~reg0 at LC4_4_Q2
--operation mode is normal

ZD2L6Q_lut_out = VD1_rdaddr[5] # !VD1_rdaddr[8] & !ZD2L11 & !ZD2L21;
ZD2L6Q = DFFE(ZD2L6Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L712 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~949 at LC6_2_P2
--operation mode is normal

VD1L712 = !VD1L205Q & (ZD2L6Q # !VD1L415Q);


--XC2_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5] at EC1_1_P4
XC2_q[5]_data_in = GE1L11;
XC2_q[5]_write_enable = AE1_i930;
XC2_q[5]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[5]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[5]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[5] = MEMORY_SEGMENT(XC2_q[5]_data_in, XC2_q[5]_write_enable, XC2_q[5]_clock_0, , , , , , VCC, XC2_q[5]_write_address, XC2_q[5]_read_address);


--XC6_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5] at EC3_1_N4
XC6_q[5]_data_in = GE2L11;
XC6_q[5]_write_enable = AE2_i930;
XC6_q[5]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[5]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[5]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[5] = MEMORY_SEGMENT(XC6_q[5]_data_in, XC6_q[5]_write_enable, XC6_q[5]_clock_0, , , , , , VCC, XC6_q[5]_write_address, XC6_q[5]_read_address);


--VD1L812 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~950 at LC2_2_P2
--operation mode is normal

VD1L812 = VD1L205Q & (VD1_AnB & XC2_q[5] # !VD1_AnB & XC6_q[5]);


--VD1L912 is daq:inst_daq|mem_interface:inst_mem_interface|i1471~951 at LC10_2_P2
--operation mode is normal

VD1L912 = VD1L105Q & VD1L612 # !VD1L105Q & (VD1L712 # VD1L812);


--VD1L462 is daq:inst_daq|mem_interface:inst_mem_interface|i1504~835 at LC8_2_P2
--operation mode is normal

VD1L462 = !VD1L994Q & (VD1L005Q & VD1L512 # !VD1L005Q & VD1L912);


--AE1_header_1.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[5] at LC4_6_P2
--operation mode is normal

AE1_header_1.trigger_word[5]_lut_out = BE1_HEADER_data.trigger_word[5]~reg0;
AE1_header_1.trigger_word[5] = DFFE(AE1_header_1.trigger_word[5]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[5] at LC3_6_P2
--operation mode is normal

AE1_header_0.trigger_word[5]_lut_out = BE1_HEADER_data.trigger_word[5]~reg0;
AE1_header_0.trigger_word[5] = DFFE(AE1_header_0.trigger_word[5]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L562 is daq:inst_daq|mem_interface:inst_mem_interface|i1504~836 at LC6_6_P2
--operation mode is normal

VD1L562 = AE1_header_1.trigger_word[5] & (AE1_header_0.trigger_word[5] # AE1_rd_ptr[0]) # !AE1_header_1.trigger_word[5] & AE1_header_0.trigger_word[5] & !AE1_rd_ptr[0];


--AE2_header_1.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[5] at LC9_3_P2
--operation mode is normal

AE2_header_1.trigger_word[5]_lut_out = BE2_HEADER_data.trigger_word[5]~reg0;
AE2_header_1.trigger_word[5] = DFFE(AE2_header_1.trigger_word[5]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[5] at LC2_3_P2
--operation mode is normal

AE2_header_0.trigger_word[5]_lut_out = BE2_HEADER_data.trigger_word[5]~reg0;
AE2_header_0.trigger_word[5] = DFFE(AE2_header_0.trigger_word[5]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L662 is daq:inst_daq|mem_interface:inst_mem_interface|i1504~837 at LC5_3_P2
--operation mode is normal

VD1L662 = AE2_header_0.trigger_word[5] & (AE2_header_1.trigger_word[5] # !AE2_rd_ptr[0]) # !AE2_header_0.trigger_word[5] & AE2_header_1.trigger_word[5] & AE2_rd_ptr[0];


--VD1L762 is daq:inst_daq|mem_interface:inst_mem_interface|i1504~838 at LC9_2_P2
--operation mode is normal

VD1L762 = VD1L994Q & (VD1_AnB & VD1L562 # !VD1_AnB & VD1L662);


--TD1L95 is daq:inst_daq|ahb_master:inst_ahb_master|i333~22 at LC10_4_N2
--operation mode is normal

TD1L95 = TD1L381Q & TD1L222Q & !TE1_SLAVEHREADYO & TD1L66;


--AE1_header_1.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[22] at LC6_9_N2
--operation mode is normal

AE1_header_1.timestamp[22]_lut_out = BE1_HEADER_data.timestamp[22]~reg0;
AE1_header_1.timestamp[22] = DFFE(AE1_header_1.timestamp[22]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[22] at LC3_9_N2
--operation mode is normal

AE1_header_0.timestamp[22]_lut_out = BE1_HEADER_data.timestamp[22]~reg0;
AE1_header_0.timestamp[22] = DFFE(AE1_header_0.timestamp[22]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L602 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~945 at LC5_9_N2
--operation mode is normal

VD1L602 = AE1_header_0.timestamp[22] & (AE1_header_1.timestamp[22] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[22] & AE1_header_1.timestamp[22] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[22] at LC9_5_N2
--operation mode is normal

AE2_header_1.timestamp[22]_lut_out = BE2_HEADER_data.timestamp[22]~reg0;
AE2_header_1.timestamp[22] = DFFE(AE2_header_1.timestamp[22]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[22] at LC6_5_N2
--operation mode is normal

AE2_header_0.timestamp[22]_lut_out = BE2_HEADER_data.timestamp[22]~reg0;
AE2_header_0.timestamp[22] = DFFE(AE2_header_0.timestamp[22]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L702 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~946 at LC1_5_N2
--operation mode is normal

VD1L702 = AE2_header_1.timestamp[22] & (AE2_header_0.timestamp[22] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[22] & AE2_header_0.timestamp[22] & !AE2_rd_ptr[0];


--VD1L802 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~947 at LC6_4_N2
--operation mode is normal

VD1L802 = VD1_AnB & VD1L602 # !VD1_AnB & VD1L702;


--XC4_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6] at EC2_1_N2
XC4_q[6]_data_in = UD1L7Q;
XC4_q[6]_write_enable = AE1_i951;
XC4_q[6]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[6]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[6]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[6] = MEMORY_SEGMENT(XC4_q[6]_data_in, XC4_q[6]_write_enable, XC4_q[6]_clock_0, , , , , , VCC, XC4_q[6]_write_address, XC4_q[6]_read_address);


--XC8_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6] at EC3_1_Q2
XC8_q[6]_data_in = UD1L7Q;
XC8_q[6]_write_enable = AE2_i951;
XC8_q[6]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[6]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[6]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[6] = MEMORY_SEGMENT(XC8_q[6]_data_in, XC8_q[6]_write_enable, XC8_q[6]_clock_0, , , , , , VCC, XC8_q[6]_write_address, XC8_q[6]_read_address);


--VD1L902 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~948 at LC3_4_N2
--operation mode is normal

VD1L902 = VD1_AnB & XC4_q[6] # !VD1_AnB & XC8_q[6];


--ZD2L7Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[6]~reg0 at LC7_4_Q2
--operation mode is normal

ZD2L7Q_lut_out = VD1_rdaddr[6] # !ZD2L11 & !VD1_rdaddr[8] & !ZD2L21;
ZD2L7Q = DFFE(ZD2L7Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L012 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~949 at LC1_4_N2
--operation mode is normal

VD1L012 = !VD1L205Q & (ZD2L7Q # !VD1L415Q);


--XC2_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6] at EC2_1_P4
XC2_q[6]_data_in = GE1L31;
XC2_q[6]_write_enable = AE1_i930;
XC2_q[6]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[6]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[6]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[6] = MEMORY_SEGMENT(XC2_q[6]_data_in, XC2_q[6]_write_enable, XC2_q[6]_clock_0, , , , , , VCC, XC2_q[6]_write_address, XC2_q[6]_read_address);


--XC6_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6] at EC2_1_N4
XC6_q[6]_data_in = GE2L31;
XC6_q[6]_write_enable = AE2_i930;
XC6_q[6]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[6]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[6]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[6] = MEMORY_SEGMENT(XC6_q[6]_data_in, XC6_q[6]_write_enable, XC6_q[6]_clock_0, , , , , , VCC, XC6_q[6]_write_address, XC6_q[6]_read_address);


--VD1L112 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~950 at LC7_4_N2
--operation mode is normal

VD1L112 = VD1L205Q & (VD1_AnB & XC2_q[6] # !VD1_AnB & XC6_q[6]);


--VD1L212 is daq:inst_daq|mem_interface:inst_mem_interface|i1470~951 at LC8_4_N2
--operation mode is normal

VD1L212 = VD1L105Q & VD1L902 # !VD1L105Q & (VD1L012 # VD1L112);


--VD1L062 is daq:inst_daq|mem_interface:inst_mem_interface|i1503~835 at LC5_4_N2
--operation mode is normal

VD1L062 = !VD1L994Q & (VD1L005Q & VD1L802 # !VD1L005Q & VD1L212);


--AE1_header_1.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[6] at LC10_3_N2
--operation mode is normal

AE1_header_1.trigger_word[6]_lut_out = BE1_HEADER_data.trigger_word[6]~reg0;
AE1_header_1.trigger_word[6] = DFFE(AE1_header_1.trigger_word[6]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[6] at LC7_3_N2
--operation mode is normal

AE1_header_0.trigger_word[6]_lut_out = BE1_HEADER_data.trigger_word[6]~reg0;
AE1_header_0.trigger_word[6] = DFFE(AE1_header_0.trigger_word[6]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L162 is daq:inst_daq|mem_interface:inst_mem_interface|i1503~836 at LC2_3_N2
--operation mode is normal

VD1L162 = AE1_header_0.trigger_word[6] & (AE1_header_1.trigger_word[6] # !AE1_rd_ptr[0]) # !AE1_header_0.trigger_word[6] & AE1_header_1.trigger_word[6] & AE1_rd_ptr[0];


--AE2_header_1.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[6] at LC7_5_N2
--operation mode is normal

AE2_header_1.trigger_word[6]_lut_out = BE2_HEADER_data.trigger_word[6]~reg0;
AE2_header_1.trigger_word[6] = DFFE(AE2_header_1.trigger_word[6]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[6] at LC2_5_N2
--operation mode is normal

AE2_header_0.trigger_word[6]_lut_out = BE2_HEADER_data.trigger_word[6]~reg0;
AE2_header_0.trigger_word[6] = DFFE(AE2_header_0.trigger_word[6]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L262 is daq:inst_daq|mem_interface:inst_mem_interface|i1503~837 at LC4_5_N2
--operation mode is normal

VD1L262 = AE2_header_1.trigger_word[6] & (AE2_header_0.trigger_word[6] # AE2_rd_ptr[0]) # !AE2_header_1.trigger_word[6] & AE2_header_0.trigger_word[6] & !AE2_rd_ptr[0];


--VD1L362 is daq:inst_daq|mem_interface:inst_mem_interface|i1503~838 at LC4_4_N2
--operation mode is normal

VD1L362 = VD1L994Q & (VD1_AnB & VD1L162 # !VD1_AnB & VD1L262);


--TD1L75 is daq:inst_daq|ahb_master:inst_ahb_master|i331~22 at LC3_2_N2
--operation mode is normal

TD1L75 = TD1L66 & TD1L381Q & TD1L322Q & !TE1_SLAVEHREADYO;


--AE1_header_1.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[23] at LC1_3_N2
--operation mode is normal

AE1_header_1.timestamp[23]_lut_out = BE1_HEADER_data.timestamp[23]~reg0;
AE1_header_1.timestamp[23] = DFFE(AE1_header_1.timestamp[23]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[23] at LC3_3_N2
--operation mode is normal

AE1_header_0.timestamp[23]_lut_out = BE1_HEADER_data.timestamp[23]~reg0;
AE1_header_0.timestamp[23] = DFFE(AE1_header_0.timestamp[23]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L991 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~945 at LC1_2_N2
--operation mode is normal

VD1L991 = AE1_header_0.timestamp[23] & (AE1_header_1.timestamp[23] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[23] & AE1_rd_ptr[0] & AE1_header_1.timestamp[23];


--AE2_header_1.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[23] at LC5_8_N2
--operation mode is normal

AE2_header_1.timestamp[23]_lut_out = BE2_HEADER_data.timestamp[23]~reg0;
AE2_header_1.timestamp[23] = DFFE(AE2_header_1.timestamp[23]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[23] at LC2_8_N2
--operation mode is normal

AE2_header_0.timestamp[23]_lut_out = BE2_HEADER_data.timestamp[23]~reg0;
AE2_header_0.timestamp[23] = DFFE(AE2_header_0.timestamp[23]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L002 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~946 at LC10_8_N2
--operation mode is normal

VD1L002 = AE2_header_0.timestamp[23] & (AE2_header_1.timestamp[23] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[23] & AE2_header_1.timestamp[23] & AE2_rd_ptr[0];


--VD1L102 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~947 at LC8_2_N2
--operation mode is normal

VD1L102 = VD1_AnB & VD1L991 # !VD1_AnB & VD1L002;


--XC4_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7] at EC8_1_N2
XC4_q[7]_data_in = UD1L8Q;
XC4_q[7]_write_enable = AE1_i951;
XC4_q[7]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[7]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[7]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[7] = MEMORY_SEGMENT(XC4_q[7]_data_in, XC4_q[7]_write_enable, XC4_q[7]_clock_0, , , , , , VCC, XC4_q[7]_write_address, XC4_q[7]_read_address);


--XC8_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7] at EC5_1_Q2
XC8_q[7]_data_in = UD1L8Q;
XC8_q[7]_write_enable = AE2_i951;
XC8_q[7]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[7]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[7]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[7] = MEMORY_SEGMENT(XC8_q[7]_data_in, XC8_q[7]_write_enable, XC8_q[7]_clock_0, , , , , , VCC, XC8_q[7]_write_address, XC8_q[7]_read_address);


--VD1L202 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~948 at LC7_2_N2
--operation mode is normal

VD1L202 = VD1_AnB & XC4_q[7] # !VD1_AnB & XC8_q[7];


--ZD2L8Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[7]~reg0 at LC5_4_Q2
--operation mode is normal

ZD2L8Q_lut_out = VD1_rdaddr[7] # !VD1_rdaddr[8] & !ZD2L11 & !ZD2L21;
ZD2L8Q = DFFE(ZD2L8Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L302 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~949 at LC10_2_N2
--operation mode is normal

VD1L302 = !VD1L205Q & (ZD2L8Q # !VD1L415Q);


--XC2_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7] at EC3_1_P4
XC2_q[7]_data_in = GE1L51;
XC2_q[7]_write_enable = AE1_i930;
XC2_q[7]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[7]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[7]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[7] = MEMORY_SEGMENT(XC2_q[7]_data_in, XC2_q[7]_write_enable, XC2_q[7]_clock_0, , , , , , VCC, XC2_q[7]_write_address, XC2_q[7]_read_address);


--XC6_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7] at EC1_1_N4
XC6_q[7]_data_in = GE2L51;
XC6_q[7]_write_enable = AE2_i930;
XC6_q[7]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[7]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[7]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[7] = MEMORY_SEGMENT(XC6_q[7]_data_in, XC6_q[7]_write_enable, XC6_q[7]_clock_0, , , , , , VCC, XC6_q[7]_write_address, XC6_q[7]_read_address);


--VD1L402 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~950 at LC5_2_N2
--operation mode is normal

VD1L402 = VD1L205Q & (VD1_AnB & XC2_q[7] # !VD1_AnB & XC6_q[7]);


--VD1L502 is daq:inst_daq|mem_interface:inst_mem_interface|i1469~951 at LC6_2_N2
--operation mode is normal

VD1L502 = VD1L105Q & VD1L202 # !VD1L105Q & (VD1L302 # VD1L402);


--VD1L652 is daq:inst_daq|mem_interface:inst_mem_interface|i1502~835 at LC2_2_N2
--operation mode is normal

VD1L652 = !VD1L994Q & (VD1L005Q & VD1L102 # !VD1L005Q & VD1L502);


--AE1_header_1.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[7] at LC6_7_N2
--operation mode is normal

AE1_header_1.trigger_word[7]_lut_out = BE1_HEADER_data.trigger_word[7]~reg0;
AE1_header_1.trigger_word[7] = DFFE(AE1_header_1.trigger_word[7]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[7] at LC5_7_N2
--operation mode is normal

AE1_header_0.trigger_word[7]_lut_out = BE1_HEADER_data.trigger_word[7]~reg0;
AE1_header_0.trigger_word[7] = DFFE(AE1_header_0.trigger_word[7]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L752 is daq:inst_daq|mem_interface:inst_mem_interface|i1502~836 at LC3_7_N2
--operation mode is normal

VD1L752 = AE1_header_1.trigger_word[7] & (AE1_header_0.trigger_word[7] # AE1_rd_ptr[0]) # !AE1_header_1.trigger_word[7] & AE1_header_0.trigger_word[7] & !AE1_rd_ptr[0];


--AE2_header_1.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[7] at LC9_8_N2
--operation mode is normal

AE2_header_1.trigger_word[7]_lut_out = BE2_HEADER_data.trigger_word[7]~reg0;
AE2_header_1.trigger_word[7] = DFFE(AE2_header_1.trigger_word[7]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[7] at LC4_8_N2
--operation mode is normal

AE2_header_0.trigger_word[7]_lut_out = BE2_HEADER_data.trigger_word[7]~reg0;
AE2_header_0.trigger_word[7] = DFFE(AE2_header_0.trigger_word[7]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L852 is daq:inst_daq|mem_interface:inst_mem_interface|i1502~837 at LC7_8_N2
--operation mode is normal

VD1L852 = AE2_header_0.trigger_word[7] & (AE2_header_1.trigger_word[7] # !AE2_rd_ptr[0]) # !AE2_header_0.trigger_word[7] & AE2_header_1.trigger_word[7] & AE2_rd_ptr[0];


--VD1L952 is daq:inst_daq|mem_interface:inst_mem_interface|i1502~838 at LC7_7_N2
--operation mode is normal

VD1L952 = VD1L994Q & (VD1_AnB & VD1L752 # !VD1_AnB & VD1L852);


--AE1_header_1.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDavail at LC1_8_R2
--operation mode is normal

AE1_header_1.ATWDavail_lut_out = !BE1_eventtype[0] & BE2L26 & (!K1_DAQ_ctrl_local.LC_mode[1] # !K1_DAQ_ctrl_local.LC_mode[0]);
AE1_header_1.ATWDavail = DFFE(AE1_header_1.ATWDavail_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDavail at LC2_8_R2
--operation mode is normal

AE1_header_0.ATWDavail_lut_out = !BE1_eventtype[0] & BE2L26 & (!K1_DAQ_ctrl_local.LC_mode[1] # !K1_DAQ_ctrl_local.LC_mode[0]);
AE1_header_0.ATWDavail = DFFE(AE1_header_0.ATWDavail_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L33 is daq:inst_daq|mem_interface:inst_mem_interface|i843~205 at LC3_8_R2
--operation mode is normal

VD1L33 = VD1_AnB & (AE1_rd_ptr[0] & AE1_header_1.ATWDavail # !AE1_rd_ptr[0] & AE1_header_0.ATWDavail);


--AE2_header_1.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDavail at LC4_9_R2
--operation mode is normal

AE2_header_1.ATWDavail_lut_out = BE2L26 & !BE2_eventtype[0] & (!K1_DAQ_ctrl_local.LC_mode[0] # !K1_DAQ_ctrl_local.LC_mode[1]);
AE2_header_1.ATWDavail = DFFE(AE2_header_1.ATWDavail_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDavail at LC6_9_R2
--operation mode is normal

AE2_header_0.ATWDavail_lut_out = BE2L26 & !BE2_eventtype[0] & (!K1_DAQ_ctrl_local.LC_mode[0] # !K1_DAQ_ctrl_local.LC_mode[1]);
AE2_header_0.ATWDavail = DFFE(AE2_header_0.ATWDavail_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L43 is daq:inst_daq|mem_interface:inst_mem_interface|i843~206 at LC10_8_R2
--operation mode is normal

VD1L43 = !VD1_AnB & (AE2_rd_ptr[0] & AE2_header_1.ATWDavail # !AE2_rd_ptr[0] & AE2_header_0.ATWDavail);


--VD1L53 is daq:inst_daq|mem_interface:inst_mem_interface|i843~207 at LC7_8_R2
--operation mode is normal

VD1L53 = VD1L43 # VD1L33;


--AE1_header_1.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[0] at LC8_10_R2
--operation mode is normal

AE1_header_1.ATWDsize[0]_lut_out = EE1L51Q;
AE1_header_1.ATWDsize[0] = DFFE(AE1_header_1.ATWDsize[0]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[0] at LC6_10_R2
--operation mode is normal

AE1_header_0.ATWDsize[0]_lut_out = EE1L51Q;
AE1_header_0.ATWDsize[0] = DFFE(AE1_header_0.ATWDsize[0]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L14 is daq:inst_daq|mem_interface:inst_mem_interface|i846~203 at LC5_10_R2
--operation mode is normal

VD1L14 = VD1_AnB & (AE1_rd_ptr[0] & AE1_header_1.ATWDsize[0] # !AE1_rd_ptr[0] & AE1_header_0.ATWDsize[0]);


--AE2_header_1.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[0] at LC3_11_R2
--operation mode is normal

AE2_header_1.ATWDsize[0]_lut_out = EE2L51Q;
AE2_header_1.ATWDsize[0] = DFFE(AE2_header_1.ATWDsize[0]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[0] at LC7_11_R2
--operation mode is normal

AE2_header_0.ATWDsize[0]_lut_out = EE2L51Q;
AE2_header_0.ATWDsize[0] = DFFE(AE2_header_0.ATWDsize[0]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L24 is daq:inst_daq|mem_interface:inst_mem_interface|i846~204 at LC8_11_R2
--operation mode is normal

VD1L24 = !VD1_AnB & (AE2_rd_ptr[0] & AE2_header_1.ATWDsize[0] # !AE2_rd_ptr[0] & AE2_header_0.ATWDsize[0]);


--TD1L45 is daq:inst_daq|ahb_master:inst_ahb_master|i329~1467 at LC1_3_R2
--operation mode is normal

TD1L45 = VD1L794Q & !VD1L24 & !VD1L14 & VD1L53;


--AE1_header_1.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.FADCavail at LC10_14_R2
--operation mode is normal

AE1_header_1.FADCavail_lut_out = !K1_DAQ_ctrl_local.DAQ_mode[1] & !BE1_eventtype[0];
AE1_header_1.FADCavail = DFFE(AE1_header_1.FADCavail_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.FADCavail at LC9_14_R2
--operation mode is normal

AE1_header_0.FADCavail_lut_out = !K1_DAQ_ctrl_local.DAQ_mode[1] & !BE1_eventtype[0];
AE1_header_0.FADCavail = DFFE(AE1_header_0.FADCavail_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L63 is daq:inst_daq|mem_interface:inst_mem_interface|i844~199 at LC4_14_R2
--operation mode is normal

VD1L63 = VD1_AnB & (AE1_rd_ptr[0] & AE1_header_1.FADCavail # !AE1_rd_ptr[0] & AE1_header_0.FADCavail);


--AE2_header_1.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.FADCavail at LC1_11_R2
--operation mode is normal

AE2_header_1.FADCavail_lut_out = !K1_DAQ_ctrl_local.DAQ_mode[1] & !BE2_eventtype[0];
AE2_header_1.FADCavail = DFFE(AE2_header_1.FADCavail_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.FADCavail at LC4_11_R2
--operation mode is normal

AE2_header_0.FADCavail_lut_out = !K1_DAQ_ctrl_local.DAQ_mode[1] & !BE2_eventtype[0];
AE2_header_0.FADCavail = DFFE(AE2_header_0.FADCavail_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L73 is daq:inst_daq|mem_interface:inst_mem_interface|i844~200 at LC10_11_R2
--operation mode is normal

VD1L73 = !VD1_AnB & (AE2_rd_ptr[0] & AE2_header_1.FADCavail # !AE2_rd_ptr[0] & AE2_header_0.FADCavail);


--TD1L94 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1545 at LC10_10_R2
--operation mode is normal

TD1L94 = VD1L894Q & (VD1L63 # VD1L73);


--TD1L05 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1546 at LC1_6_W2
--operation mode is normal

TD1L05 = !VD1L994Q & !VD1L894Q;


--AE1_header_1.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[24] at LC2_6_P2
--operation mode is normal

AE1_header_1.timestamp[24]_lut_out = BE1_HEADER_data.timestamp[24]~reg0;
AE1_header_1.timestamp[24] = DFFE(AE1_header_1.timestamp[24]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[24] at LC8_6_P2
--operation mode is normal

AE1_header_0.timestamp[24]_lut_out = BE1_HEADER_data.timestamp[24]~reg0;
AE1_header_0.timestamp[24] = DFFE(AE1_header_0.timestamp[24]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L291 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~945 at LC10_6_P2
--operation mode is normal

VD1L291 = AE1_header_0.timestamp[24] & (AE1_header_1.timestamp[24] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[24] & AE1_header_1.timestamp[24] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[24] at LC3_4_U2
--operation mode is normal

AE2_header_1.timestamp[24]_lut_out = BE2_HEADER_data.timestamp[24]~reg0;
AE2_header_1.timestamp[24] = DFFE(AE2_header_1.timestamp[24]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[24] at LC9_4_U2
--operation mode is normal

AE2_header_0.timestamp[24]_lut_out = BE2_HEADER_data.timestamp[24]~reg0;
AE2_header_0.timestamp[24] = DFFE(AE2_header_0.timestamp[24]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L391 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~946 at LC7_4_U2
--operation mode is normal

VD1L391 = AE2_header_0.timestamp[24] & (AE2_header_1.timestamp[24] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[24] & AE2_header_1.timestamp[24] & AE2_rd_ptr[0];


--VD1L491 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~947 at LC2_3_R2
--operation mode is normal

VD1L491 = VD1_AnB & VD1L291 # !VD1_AnB & VD1L391;


--XC4_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8] at EC6_1_N2
XC4_q[8]_data_in = UD1L9Q;
XC4_q[8]_write_enable = AE1_i951;
XC4_q[8]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[8]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[8]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[8] = MEMORY_SEGMENT(XC4_q[8]_data_in, XC4_q[8]_write_enable, XC4_q[8]_clock_0, , , , , , VCC, XC4_q[8]_write_address, XC4_q[8]_read_address);


--XC8_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8] at EC6_1_Q2
XC8_q[8]_data_in = UD1L9Q;
XC8_q[8]_write_enable = AE2_i951;
XC8_q[8]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[8]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[8]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[8] = MEMORY_SEGMENT(XC8_q[8]_data_in, XC8_q[8]_write_enable, XC8_q[8]_clock_0, , , , , , VCC, XC8_q[8]_write_address, XC8_q[8]_read_address);


--VD1L591 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~948 at LC8_3_R2
--operation mode is normal

VD1L591 = VD1_AnB & XC4_q[8] # !VD1_AnB & XC8_q[8];


--ZD2L9Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[8]~reg0 at LC6_3_R2
--operation mode is normal

ZD2L9Q_lut_out = VD1_rdaddr[8];
ZD2L9Q = DFFE(ZD2L9Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L691 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~949 at LC10_3_R2
--operation mode is normal

VD1L691 = !VD1L205Q & (ZD2L9Q # !VD1L415Q);


--XC2_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8] at EC2_1_Y4
XC2_q[8]_data_in = GE1L71;
XC2_q[8]_write_enable = AE1_i930;
XC2_q[8]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[8]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[8]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[8] = MEMORY_SEGMENT(XC2_q[8]_data_in, XC2_q[8]_write_enable, XC2_q[8]_clock_0, , , , , , VCC, XC2_q[8]_write_address, XC2_q[8]_read_address);


--XC6_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8] at EC3_1_W3
XC6_q[8]_data_in = GE2L71;
XC6_q[8]_write_enable = AE2_i930;
XC6_q[8]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[8]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[8]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[8] = MEMORY_SEGMENT(XC6_q[8]_data_in, XC6_q[8]_write_enable, XC6_q[8]_clock_0, , , , , , VCC, XC6_q[8]_write_address, XC6_q[8]_read_address);


--VD1L791 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~950 at LC7_3_R2
--operation mode is normal

VD1L791 = VD1L205Q & (VD1_AnB & XC2_q[8] # !VD1_AnB & XC6_q[8]);


--VD1L891 is daq:inst_daq|mem_interface:inst_mem_interface|i1468~951 at LC9_3_R2
--operation mode is normal

VD1L891 = VD1L105Q & VD1L591 # !VD1L105Q & (VD1L691 # VD1L791);


--TD1L55 is daq:inst_daq|ahb_master:inst_ahb_master|i329~1468 at LC4_3_R2
--operation mode is normal

TD1L55 = TD1L05 & (VD1L005Q & VD1L491 # !VD1L005Q & VD1L891);


--TD1L65 is daq:inst_daq|ahb_master:inst_ahb_master|i329~1469 at LC5_3_R2
--operation mode is normal

TD1L65 = TD1L45 # !VD1L794Q & (TD1L94 # TD1L55);


--VD1L83 is daq:inst_daq|mem_interface:inst_mem_interface|i844~201 at LC2_1_R2
--operation mode is normal

VD1L83 = VD1L63 # VD1L73;


--VD1L773 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1144 at LC8_8_R2
--operation mode is normal

VD1L773 = VD1L794Q & (VD1L43 # VD1L33) # !VD1L794Q & !VD1L894Q;


--AE1_header_1.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[1] at LC8_7_R2
--operation mode is normal

AE1_header_1.ATWDsize[1]_lut_out = EE1L61Q;
AE1_header_1.ATWDsize[1] = DFFE(AE1_header_1.ATWDsize[1]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[1] at LC10_7_R2
--operation mode is normal

AE1_header_0.ATWDsize[1]_lut_out = EE1L61Q;
AE1_header_0.ATWDsize[1] = DFFE(AE1_header_0.ATWDsize[1]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L93 is daq:inst_daq|mem_interface:inst_mem_interface|i845~203 at LC6_7_R2
--operation mode is normal

VD1L93 = VD1_AnB & (AE1_rd_ptr[0] & AE1_header_1.ATWDsize[1] # !AE1_rd_ptr[0] & AE1_header_0.ATWDsize[1]);


--AE2_header_1.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[1] at LC3_16_R2
--operation mode is normal

AE2_header_1.ATWDsize[1]_lut_out = EE2L61Q;
AE2_header_1.ATWDsize[1] = DFFE(AE2_header_1.ATWDsize[1]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[1] at LC1_16_R2
--operation mode is normal

AE2_header_0.ATWDsize[1]_lut_out = EE2L61Q;
AE2_header_0.ATWDsize[1] = DFFE(AE2_header_0.ATWDsize[1]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L04 is daq:inst_daq|mem_interface:inst_mem_interface|i845~204 at LC7_7_R2
--operation mode is normal

VD1L04 = !VD1_AnB & (AE2_rd_ptr[0] & AE2_header_1.ATWDsize[1] # !AE2_rd_ptr[0] & AE2_header_0.ATWDsize[1]);


--VD1L483 is daq:inst_daq|mem_interface:inst_mem_interface|i~167 at LC9_7_R2
--operation mode is normal

VD1L483 = VD1L04 & !VD1L24 & !VD1L14 # !VD1L04 & (VD1L93 $ (VD1L24 # VD1L14));


--VD1L873 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1145 at LC9_1_R2
--operation mode is normal

VD1L873 = !VD1L794Q & !VD1L994Q;


--AE1_header_1.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[25] at LC8_8_Q2
--operation mode is normal

AE1_header_1.timestamp[25]_lut_out = BE1_HEADER_data.timestamp[25]~reg0;
AE1_header_1.timestamp[25] = DFFE(AE1_header_1.timestamp[25]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[25] at LC4_8_Q2
--operation mode is normal

AE1_header_0.timestamp[25]_lut_out = BE1_HEADER_data.timestamp[25]~reg0;
AE1_header_0.timestamp[25] = DFFE(AE1_header_0.timestamp[25]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L681 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~1079 at LC5_8_Q2
--operation mode is normal

VD1L681 = AE1_header_1.timestamp[25] & (AE1_header_0.timestamp[25] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[25] & AE1_header_0.timestamp[25] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[25] at LC6_4_U2
--operation mode is normal

AE2_header_1.timestamp[25]_lut_out = BE2_HEADER_data.timestamp[25]~reg0;
AE2_header_1.timestamp[25] = DFFE(AE2_header_1.timestamp[25]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[25] at LC1_4_U2
--operation mode is normal

AE2_header_0.timestamp[25]_lut_out = BE2_HEADER_data.timestamp[25]~reg0;
AE2_header_0.timestamp[25] = DFFE(AE2_header_0.timestamp[25]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L781 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~1080 at LC10_4_U2
--operation mode is normal

VD1L781 = AE2_header_1.timestamp[25] & (AE2_header_0.timestamp[25] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[25] & AE2_header_0.timestamp[25] & !AE2_rd_ptr[0];


--VD1L881 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~1081 at LC7_1_R2
--operation mode is normal

VD1L881 = VD1_AnB & VD1L681 # !VD1_AnB & VD1L781;


--XC4_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9] at EC7_1_S2
XC4_q[9]_data_in = UD1L01Q;
XC4_q[9]_write_enable = AE1_i951;
XC4_q[9]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[9]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[9]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[9] = MEMORY_SEGMENT(XC4_q[9]_data_in, XC4_q[9]_write_enable, XC4_q[9]_clock_0, , , , , , VCC, XC4_q[9]_write_address, XC4_q[9]_read_address);


--XC8_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9] at EC3_1_R2
XC8_q[9]_data_in = UD1L01Q;
XC8_q[9]_write_enable = AE2_i951;
XC8_q[9]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[9]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[9]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[9] = MEMORY_SEGMENT(XC8_q[9]_data_in, XC8_q[9]_write_enable, XC8_q[9]_clock_0, , , , , , VCC, XC8_q[9]_write_address, XC8_q[9]_read_address);


--VD1L981 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~1082 at LC5_1_R2
--operation mode is normal

VD1L981 = VD1_AnB & XC4_q[9] # !VD1_AnB & XC8_q[9];


--ZD2L01Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compr_data[24]~reg0 at LC10_4_Q2
--operation mode is normal

ZD2L01Q_lut_out = VD1_rdaddr[8] # ZD2L11 # ZD2L21;
ZD2L01Q = DFFE(ZD2L01Q_lut_out, GLOBAL(KE1_outclock1), , , );


--VD1L05 is daq:inst_daq|mem_interface:inst_mem_interface|i1401~141 at LC8_7_U2
--operation mode is normal

VD1L05 = !VD1L205Q & (!VD1L415Q # !ZD2L01Q);


--XC2_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9] at EC4_1_P4
XC2_q[9]_data_in = GE1L91;
XC2_q[9]_write_enable = AE1_i930;
XC2_q[9]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[9]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[9]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[9] = MEMORY_SEGMENT(XC2_q[9]_data_in, XC2_q[9]_write_enable, XC2_q[9]_clock_0, , , , , , VCC, XC2_q[9]_write_address, XC2_q[9]_read_address);


--XC6_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9] at EC4_1_N4
XC6_q[9]_data_in = GE2L91;
XC6_q[9]_write_enable = AE2_i930;
XC6_q[9]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[9]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[9]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[9] = MEMORY_SEGMENT(XC6_q[9]_data_in, XC6_q[9]_write_enable, XC6_q[9]_clock_0, , , , , , VCC, XC6_q[9]_write_address, XC6_q[9]_read_address);


--VD1L091 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~1083 at LC4_1_R2
--operation mode is normal

VD1L091 = VD1L205Q & (VD1_AnB & XC2_q[9] # !VD1_AnB & XC6_q[9]);


--VD1L191 is daq:inst_daq|mem_interface:inst_mem_interface|i1467~1084 at LC3_1_R2
--operation mode is normal

VD1L191 = VD1L105Q & VD1L981 # !VD1L105Q & (VD1L05 # VD1L091);


--VD1L973 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1146 at LC6_1_R2
--operation mode is normal

VD1L973 = VD1L873 & (VD1L005Q & VD1L881 # !VD1L005Q & VD1L191);


--VD1L083 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1147 at LC8_1_R2
--operation mode is normal

VD1L083 = VD1L773 & (VD1L673 # VD1L973) # !VD1L773 & VD1L83;


--VD1L183 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1148 at LC6_8_R2
--operation mode is normal

VD1L183 = VD1L794Q & (VD1L43 # VD1L33);


--VD1L734 is daq:inst_daq|mem_interface:inst_mem_interface|i~5380 at LC4_7_R2
--operation mode is normal

VD1L734 = VD1L04 & (VD1L24 # VD1L14) # !VD1L04 & VD1L93 & (VD1L24 # VD1L14);


--TD1L15 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1547 at LC10_4_R2
--operation mode is normal

TD1L15 = VD1L183 & (VD1L734 $ (VD1L483 & VD1L83));


--AE1_header_1.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[26] at LC3_7_Q2
--operation mode is normal

AE1_header_1.timestamp[26]_lut_out = BE1_HEADER_data.timestamp[26]~reg0;
AE1_header_1.timestamp[26] = DFFE(AE1_header_1.timestamp[26]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[26] at LC7_7_Q2
--operation mode is normal

AE1_header_0.timestamp[26]_lut_out = BE1_HEADER_data.timestamp[26]~reg0;
AE1_header_0.timestamp[26] = DFFE(AE1_header_0.timestamp[26]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L081 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~1064 at LC2_7_Q2
--operation mode is normal

VD1L081 = AE1_header_1.timestamp[26] & (AE1_header_0.timestamp[26] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[26] & AE1_header_0.timestamp[26] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[26] at LC10_11_S2
--operation mode is normal

AE2_header_1.timestamp[26]_lut_out = BE2_HEADER_data.timestamp[26]~reg0;
AE2_header_1.timestamp[26] = DFFE(AE2_header_1.timestamp[26]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[26] at LC4_11_S2
--operation mode is normal

AE2_header_0.timestamp[26]_lut_out = BE2_HEADER_data.timestamp[26]~reg0;
AE2_header_0.timestamp[26] = DFFE(AE2_header_0.timestamp[26]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L181 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~1065 at LC2_11_S2
--operation mode is normal

VD1L181 = AE2_header_1.timestamp[26] & (AE2_header_0.timestamp[26] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[26] & AE2_header_0.timestamp[26] & !AE2_rd_ptr[0];


--VD1L281 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~1066 at LC8_4_R2
--operation mode is normal

VD1L281 = VD1_AnB & VD1L081 # !VD1_AnB & VD1L181;


--XC4_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10] at EC5_1_S2
XC4_q[10]_data_in = UD1L11Q;
XC4_q[10]_write_enable = AE1_i951;
XC4_q[10]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[10]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[10]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[10] = MEMORY_SEGMENT(XC4_q[10]_data_in, XC4_q[10]_write_enable, XC4_q[10]_clock_0, , , , , , VCC, XC4_q[10]_write_address, XC4_q[10]_read_address);


--XC8_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10] at EC4_1_R2
XC8_q[10]_data_in = UD1L11Q;
XC8_q[10]_write_enable = AE2_i951;
XC8_q[10]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[10]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[10]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[10] = MEMORY_SEGMENT(XC8_q[10]_data_in, XC8_q[10]_write_enable, XC8_q[10]_clock_0, , , , , , VCC, XC8_q[10]_write_address, XC8_q[10]_read_address);


--VD1L381 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~1067 at LC2_4_R2
--operation mode is normal

VD1L381 = VD1_AnB & XC4_q[10] # !VD1_AnB & XC8_q[10];


--XC2_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10] at EC3_1_S3
XC2_q[10]_data_in = ~GND;
XC2_q[10]_write_enable = AE1_i930;
XC2_q[10]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[10]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[10]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[10] = MEMORY_SEGMENT(XC2_q[10]_data_in, XC2_q[10]_write_enable, XC2_q[10]_clock_0, , , , , , VCC, XC2_q[10]_write_address, XC2_q[10]_read_address);


--XC6_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10] at EC3_1_Y2
XC6_q[10]_data_in = ~GND;
XC6_q[10]_write_enable = AE2_i930;
XC6_q[10]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[10]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[10]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[10] = MEMORY_SEGMENT(XC6_q[10]_data_in, XC6_q[10]_write_enable, XC6_q[10]_clock_0, , , , , , VCC, XC6_q[10]_write_address, XC6_q[10]_read_address);


--VD1L481 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~1068 at LC3_4_R2
--operation mode is normal

VD1L481 = VD1L205Q & (VD1_AnB & XC2_q[10] # !VD1_AnB & XC6_q[10]);


--VD1L581 is daq:inst_daq|mem_interface:inst_mem_interface|i1466~1069 at LC7_4_R2
--operation mode is normal

VD1L581 = VD1L105Q & VD1L381 # !VD1L105Q & (VD1L05 # VD1L481);


--TD1L25 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1548 at LC5_4_R2
--operation mode is normal

TD1L25 = TD1L05 & (VD1L005Q & VD1L281 # !VD1L005Q & VD1L581);


--TD1L35 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1549 at LC4_4_R2
--operation mode is normal

TD1L35 = TD1L15 # !VD1L794Q & (TD1L94 # TD1L25);


--TD1L74 is daq:inst_daq|ahb_master:inst_ahb_master|i323~22 at LC3_10_S2
--operation mode is normal

TD1L74 = TD1L381Q & TD1L722Q & !TE1_SLAVEHREADYO & TD1L66;


--TD1L63 is daq:inst_daq|ahb_master:inst_ahb_master|i283~489 at LC4_5_R2
--operation mode is normal

TD1L63 = !VD1L794Q & (TE1_SLAVEHREADYO # !TD1L66 # !TD1L381Q);

--TD1L83 is daq:inst_daq|ahb_master:inst_ahb_master|i283~492 at LC4_5_R2
--operation mode is normal

TD1L83 = !VD1L794Q & (TE1_SLAVEHREADYO # !TD1L66 # !TD1L381Q);


--AE1_header_1.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[27] at LC1_10_S2
--operation mode is normal

AE1_header_1.timestamp[27]_lut_out = BE1_HEADER_data.timestamp[27]~reg0;
AE1_header_1.timestamp[27] = DFFE(AE1_header_1.timestamp[27]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[27] at LC6_14_U2
--operation mode is normal

AE1_header_0.timestamp[27]_lut_out = BE1_HEADER_data.timestamp[27]~reg0;
AE1_header_0.timestamp[27] = DFFE(AE1_header_0.timestamp[27]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L471 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1064 at LC7_10_S2
--operation mode is normal

VD1L471 = AE1_rd_ptr[0] & AE1_header_1.timestamp[27] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[27];


--AE2_header_1.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[27] at LC7_11_S2
--operation mode is normal

AE2_header_1.timestamp[27]_lut_out = BE2_HEADER_data.timestamp[27]~reg0;
AE2_header_1.timestamp[27] = DFFE(AE2_header_1.timestamp[27]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[27] at LC8_11_S2
--operation mode is normal

AE2_header_0.timestamp[27]_lut_out = BE2_HEADER_data.timestamp[27]~reg0;
AE2_header_0.timestamp[27] = DFFE(AE2_header_0.timestamp[27]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L571 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1065 at LC1_11_S2
--operation mode is normal

VD1L571 = AE2_header_0.timestamp[27] & (AE2_header_1.timestamp[27] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[27] & AE2_header_1.timestamp[27] & AE2_rd_ptr[0];


--VD1L671 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1066 at LC5_10_S2
--operation mode is normal

VD1L671 = VD1_AnB & VD1L471 # !VD1_AnB & VD1L571;


--XC4_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11] at EC2_1_S2
XC4_q[11]_data_in = ~GND;
XC4_q[11]_write_enable = AE1_i951;
XC4_q[11]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[11]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[11]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[11] = MEMORY_SEGMENT(XC4_q[11]_data_in, XC4_q[11]_write_enable, XC4_q[11]_clock_0, , , , , , VCC, XC4_q[11]_write_address, XC4_q[11]_read_address);


--XC8_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11] at EC1_1_R2
XC8_q[11]_data_in = ~GND;
XC8_q[11]_write_enable = AE2_i951;
XC8_q[11]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[11]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[11]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[11] = MEMORY_SEGMENT(XC8_q[11]_data_in, XC8_q[11]_write_enable, XC8_q[11]_clock_0, , , , , , VCC, XC8_q[11]_write_address, XC8_q[11]_read_address);


--VD1L771 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1067 at LC6_10_S2
--operation mode is normal

VD1L771 = XC4_q[11] & (VD1_AnB # XC8_q[11]) # !XC4_q[11] & !VD1_AnB & XC8_q[11];


--XC2_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11] at EC2_1_S3
XC2_q[11]_data_in = ~GND;
XC2_q[11]_write_enable = AE1_i930;
XC2_q[11]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[11]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[11]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[11] = MEMORY_SEGMENT(XC2_q[11]_data_in, XC2_q[11]_write_enable, XC2_q[11]_clock_0, , , , , , VCC, XC2_q[11]_write_address, XC2_q[11]_read_address);


--XC6_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11] at EC1_1_Y2
XC6_q[11]_data_in = ~GND;
XC6_q[11]_write_enable = AE2_i930;
XC6_q[11]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[11]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[11]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[11] = MEMORY_SEGMENT(XC6_q[11]_data_in, XC6_q[11]_write_enable, XC6_q[11]_clock_0, , , , , , VCC, XC6_q[11]_write_address, XC6_q[11]_read_address);


--VD1L871 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1068 at LC10_10_S2
--operation mode is normal

VD1L871 = VD1L205Q & (VD1_AnB & XC2_q[11] # !VD1_AnB & XC6_q[11]);


--VD1L971 is daq:inst_daq|mem_interface:inst_mem_interface|i1465~1069 at LC8_10_S2
--operation mode is normal

VD1L971 = VD1L105Q & VD1L771 # !VD1L105Q & (VD1L05 # VD1L871);


--TD1L84 is daq:inst_daq|ahb_master:inst_ahb_master|i323~890 at LC2_10_S2
--operation mode is normal

TD1L84 = TD1L05 & (VD1L005Q & VD1L671 # !VD1L005Q & VD1L971);


--TD1L54 is daq:inst_daq|ahb_master:inst_ahb_master|i321~22 at LC6_1_S2
--operation mode is normal

TD1L54 = TD1L66 & TD1L381Q & !TE1_SLAVEHREADYO & TD1L822Q;


--AE1_header_1.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[28] at LC5_1_S2
--operation mode is normal

AE1_header_1.timestamp[28]_lut_out = BE1_HEADER_data.timestamp[28]~reg0;
AE1_header_1.timestamp[28] = DFFE(AE1_header_1.timestamp[28]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[28] at LC7_9_S2
--operation mode is normal

AE1_header_0.timestamp[28]_lut_out = BE1_HEADER_data.timestamp[28]~reg0;
AE1_header_0.timestamp[28] = DFFE(AE1_header_0.timestamp[28]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L861 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1064 at LC2_1_S2
--operation mode is normal

VD1L861 = AE1_header_1.timestamp[28] & (AE1_header_0.timestamp[28] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[28] & AE1_header_0.timestamp[28] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[28] at LC9_2_R2
--operation mode is normal

AE2_header_1.timestamp[28]_lut_out = BE2_HEADER_data.timestamp[28]~reg0;
AE2_header_1.timestamp[28] = DFFE(AE2_header_1.timestamp[28]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[28] at LC7_2_R2
--operation mode is normal

AE2_header_0.timestamp[28]_lut_out = BE2_HEADER_data.timestamp[28]~reg0;
AE2_header_0.timestamp[28] = DFFE(AE2_header_0.timestamp[28]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L961 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1065 at LC8_2_R2
--operation mode is normal

VD1L961 = AE2_header_1.timestamp[28] & (AE2_rd_ptr[0] # AE2_header_0.timestamp[28]) # !AE2_header_1.timestamp[28] & !AE2_rd_ptr[0] & AE2_header_0.timestamp[28];


--VD1L071 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1066 at LC10_1_S2
--operation mode is normal

VD1L071 = VD1_AnB & VD1L861 # !VD1_AnB & VD1L961;


--XC4_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12] at EC4_1_S2
XC4_q[12]_data_in = ~GND;
XC4_q[12]_write_enable = AE1_i951;
XC4_q[12]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[12]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[12]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[12] = MEMORY_SEGMENT(XC4_q[12]_data_in, XC4_q[12]_write_enable, XC4_q[12]_clock_0, , , , , , VCC, XC4_q[12]_write_address, XC4_q[12]_read_address);


--XC8_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12] at EC6_1_R2
XC8_q[12]_data_in = ~GND;
XC8_q[12]_write_enable = AE2_i951;
XC8_q[12]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[12]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[12]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[12] = MEMORY_SEGMENT(XC8_q[12]_data_in, XC8_q[12]_write_enable, XC8_q[12]_clock_0, , , , , , VCC, XC8_q[12]_write_address, XC8_q[12]_read_address);


--VD1L171 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1067 at LC3_1_S2
--operation mode is normal

VD1L171 = VD1_AnB & XC4_q[12] # !VD1_AnB & XC8_q[12];


--XC2_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12] at EC3_1_Y4
XC2_q[12]_data_in = ~GND;
XC2_q[12]_write_enable = AE1_i930;
XC2_q[12]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[12]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[12]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[12] = MEMORY_SEGMENT(XC2_q[12]_data_in, XC2_q[12]_write_enable, XC2_q[12]_clock_0, , , , , , VCC, XC2_q[12]_write_address, XC2_q[12]_read_address);


--XC6_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12] at EC4_1_W3
XC6_q[12]_data_in = ~GND;
XC6_q[12]_write_enable = AE2_i930;
XC6_q[12]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[12]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[12]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[12] = MEMORY_SEGMENT(XC6_q[12]_data_in, XC6_q[12]_write_enable, XC6_q[12]_clock_0, , , , , , VCC, XC6_q[12]_write_address, XC6_q[12]_read_address);


--VD1L271 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1068 at LC9_1_S2
--operation mode is normal

VD1L271 = VD1L205Q & (VD1_AnB & XC2_q[12] # !VD1_AnB & XC6_q[12]);


--VD1L371 is daq:inst_daq|mem_interface:inst_mem_interface|i1464~1069 at LC8_1_S2
--operation mode is normal

VD1L371 = VD1L105Q & VD1L171 # !VD1L105Q & (VD1L05 # VD1L271);


--TD1L64 is daq:inst_daq|ahb_master:inst_ahb_master|i321~890 at LC4_1_S2
--operation mode is normal

TD1L64 = TD1L05 & (VD1L005Q & VD1L071 # !VD1L005Q & VD1L371);


--TD1L34 is daq:inst_daq|ahb_master:inst_ahb_master|i319~22 at LC3_6_R2
--operation mode is normal

TD1L34 = TD1L66 & TD1L922Q & !TE1_SLAVEHREADYO & TD1L381Q;


--AE1_header_1.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[29] at LC10_6_R2
--operation mode is normal

AE1_header_1.timestamp[29]_lut_out = BE1_HEADER_data.timestamp[29]~reg0;
AE1_header_1.timestamp[29] = DFFE(AE1_header_1.timestamp[29]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[29] at LC2_9_S2
--operation mode is normal

AE1_header_0.timestamp[29]_lut_out = BE1_HEADER_data.timestamp[29]~reg0;
AE1_header_0.timestamp[29] = DFFE(AE1_header_0.timestamp[29]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L261 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1064 at LC5_6_R2
--operation mode is normal

VD1L261 = AE1_header_1.timestamp[29] & (AE1_rd_ptr[0] # AE1_header_0.timestamp[29]) # !AE1_header_1.timestamp[29] & !AE1_rd_ptr[0] & AE1_header_0.timestamp[29];


--AE2_header_1.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[29] at LC3_2_R2
--operation mode is normal

AE2_header_1.timestamp[29]_lut_out = BE2_HEADER_data.timestamp[29]~reg0;
AE2_header_1.timestamp[29] = DFFE(AE2_header_1.timestamp[29]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[29] at LC4_2_R2
--operation mode is normal

AE2_header_0.timestamp[29]_lut_out = BE2_HEADER_data.timestamp[29]~reg0;
AE2_header_0.timestamp[29] = DFFE(AE2_header_0.timestamp[29]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L361 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1065 at LC10_2_R2
--operation mode is normal

VD1L361 = AE2_header_1.timestamp[29] & (AE2_rd_ptr[0] # AE2_header_0.timestamp[29]) # !AE2_header_1.timestamp[29] & !AE2_rd_ptr[0] & AE2_header_0.timestamp[29];


--VD1L461 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1066 at LC4_6_R2
--operation mode is normal

VD1L461 = VD1_AnB & VD1L261 # !VD1_AnB & VD1L361;


--XC4_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13] at EC3_1_S2
XC4_q[13]_data_in = ~GND;
XC4_q[13]_write_enable = AE1_i951;
XC4_q[13]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[13]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[13]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[13] = MEMORY_SEGMENT(XC4_q[13]_data_in, XC4_q[13]_write_enable, XC4_q[13]_clock_0, , , , , , VCC, XC4_q[13]_write_address, XC4_q[13]_read_address);


--XC8_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13] at EC2_1_R2
XC8_q[13]_data_in = ~GND;
XC8_q[13]_write_enable = AE2_i951;
XC8_q[13]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[13]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[13]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[13] = MEMORY_SEGMENT(XC8_q[13]_data_in, XC8_q[13]_write_enable, XC8_q[13]_clock_0, , , , , , VCC, XC8_q[13]_write_address, XC8_q[13]_read_address);


--VD1L561 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1067 at LC6_6_R2
--operation mode is normal

VD1L561 = VD1_AnB & XC4_q[13] # !VD1_AnB & XC8_q[13];


--XC2_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13] at EC4_1_Y4
XC2_q[13]_data_in = ~GND;
XC2_q[13]_write_enable = AE1_i930;
XC2_q[13]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[13]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[13]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[13] = MEMORY_SEGMENT(XC2_q[13]_data_in, XC2_q[13]_write_enable, XC2_q[13]_clock_0, , , , , , VCC, XC2_q[13]_write_address, XC2_q[13]_read_address);


--XC6_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13] at EC1_1_W3
XC6_q[13]_data_in = ~GND;
XC6_q[13]_write_enable = AE2_i930;
XC6_q[13]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[13]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[13]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[13] = MEMORY_SEGMENT(XC6_q[13]_data_in, XC6_q[13]_write_enable, XC6_q[13]_clock_0, , , , , , VCC, XC6_q[13]_write_address, XC6_q[13]_read_address);


--VD1L661 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1068 at LC1_6_R2
--operation mode is normal

VD1L661 = VD1L205Q & (VD1_AnB & XC2_q[13] # !VD1_AnB & XC6_q[13]);


--VD1L761 is daq:inst_daq|mem_interface:inst_mem_interface|i1463~1069 at LC9_6_R2
--operation mode is normal

VD1L761 = VD1L105Q & VD1L561 # !VD1L105Q & (VD1L05 # VD1L661);


--TD1L44 is daq:inst_daq|ahb_master:inst_ahb_master|i319~890 at LC2_6_R2
--operation mode is normal

TD1L44 = TD1L05 & (VD1L005Q & VD1L461 # !VD1L005Q & VD1L761);


--TD1L14 is daq:inst_daq|ahb_master:inst_ahb_master|i317~22 at LC3_2_S2
--operation mode is normal

TD1L14 = !TE1_SLAVEHREADYO & TD1L032Q & TD1L381Q & TD1L66;


--AE1_header_1.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[30] at LC6_2_S2
--operation mode is normal

AE1_header_1.timestamp[30]_lut_out = BE1_HEADER_data.timestamp[30]~reg0;
AE1_header_1.timestamp[30] = DFFE(AE1_header_1.timestamp[30]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[30] at LC9_9_S2
--operation mode is normal

AE1_header_0.timestamp[30]_lut_out = BE1_HEADER_data.timestamp[30]~reg0;
AE1_header_0.timestamp[30] = DFFE(AE1_header_0.timestamp[30]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L551 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~835 at LC9_2_S2
--operation mode is normal

VD1L551 = AE1_rd_ptr[0] & AE1_header_1.timestamp[30] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[30];


--AE2_header_1.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[30] at LC3_3_S2
--operation mode is normal

AE2_header_1.timestamp[30]_lut_out = BE2_HEADER_data.timestamp[30]~reg0;
AE2_header_1.timestamp[30] = DFFE(AE2_header_1.timestamp[30]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[30] at LC2_3_S2
--operation mode is normal

AE2_header_0.timestamp[30]_lut_out = BE2_HEADER_data.timestamp[30]~reg0;
AE2_header_0.timestamp[30] = DFFE(AE2_header_0.timestamp[30]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L651 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~836 at LC1_3_S2
--operation mode is normal

VD1L651 = AE2_header_1.timestamp[30] & (AE2_header_0.timestamp[30] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[30] & AE2_header_0.timestamp[30] & !AE2_rd_ptr[0];


--VD1L751 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~837 at LC2_2_S2
--operation mode is normal

VD1L751 = VD1L651 & (VD1L551 # !VD1_AnB) # !VD1L651 & VD1_AnB & VD1L551;


--XC4_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14] at EC1_1_S2
XC4_q[14]_data_in = ~GND;
XC4_q[14]_write_enable = AE1_i951;
XC4_q[14]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[14]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[14]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[14] = MEMORY_SEGMENT(XC4_q[14]_data_in, XC4_q[14]_write_enable, XC4_q[14]_clock_0, , , , , , VCC, XC4_q[14]_write_address, XC4_q[14]_read_address);


--XC8_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14] at EC5_1_R2
XC8_q[14]_data_in = ~GND;
XC8_q[14]_write_enable = AE2_i951;
XC8_q[14]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[14]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[14]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[14] = MEMORY_SEGMENT(XC8_q[14]_data_in, XC8_q[14]_write_enable, XC8_q[14]_clock_0, , , , , , VCC, XC8_q[14]_write_address, XC8_q[14]_read_address);


--VD1L851 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~838 at LC10_2_S2
--operation mode is normal

VD1L851 = VD1_AnB & XC4_q[14] # !VD1_AnB & XC8_q[14];


--VD1L951 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~839 at LC5_3_U2
--operation mode is normal

VD1L951 = !VD1L205Q & !VD1L415Q;


--XC2_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14] at EC4_1_S3
XC2_q[14]_data_in = ~GND;
XC2_q[14]_write_enable = AE1_i930;
XC2_q[14]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[14]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[14]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[14] = MEMORY_SEGMENT(XC2_q[14]_data_in, XC2_q[14]_write_enable, XC2_q[14]_clock_0, , , , , , VCC, XC2_q[14]_write_address, XC2_q[14]_read_address);


--XC6_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14] at EC4_1_Y2
XC6_q[14]_data_in = ~GND;
XC6_q[14]_write_enable = AE2_i930;
XC6_q[14]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[14]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[14]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[14] = MEMORY_SEGMENT(XC6_q[14]_data_in, XC6_q[14]_write_enable, XC6_q[14]_clock_0, , , , , , VCC, XC6_q[14]_write_address, XC6_q[14]_read_address);


--VD1L061 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~840 at LC8_2_S2
--operation mode is normal

VD1L061 = VD1L205Q & (VD1_AnB & XC2_q[14] # !VD1_AnB & XC6_q[14]);


--VD1L161 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~841 at LC5_2_S2
--operation mode is normal

VD1L161 = VD1L105Q & VD1L851 # !VD1L105Q & (VD1L061 # VD1L951);


--TD1L24 is daq:inst_daq|ahb_master:inst_ahb_master|i317~790 at LC4_2_S2
--operation mode is normal

TD1L24 = TD1L05 & (VD1L005Q & VD1L751 # !VD1L005Q & VD1L161);


--TD1L93 is daq:inst_daq|ahb_master:inst_ahb_master|i315~22 at LC8_8_S2
--operation mode is normal

TD1L93 = TD1L381Q & TD1L132Q & !TE1_SLAVEHREADYO & TD1L66;


--AE1_header_1.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[31] at LC4_8_S2
--operation mode is normal

AE1_header_1.timestamp[31]_lut_out = BE1_HEADER_data.timestamp[31]~reg0;
AE1_header_1.timestamp[31] = DFFE(AE1_header_1.timestamp[31]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[31] at LC4_9_S2
--operation mode is normal

AE1_header_0.timestamp[31]_lut_out = BE1_HEADER_data.timestamp[31]~reg0;
AE1_header_0.timestamp[31] = DFFE(AE1_header_0.timestamp[31]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L941 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1064 at LC1_8_S2
--operation mode is normal

VD1L941 = AE1_header_0.timestamp[31] & (AE1_header_1.timestamp[31] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[31] & AE1_header_1.timestamp[31] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[31] at LC4_15_R2
--operation mode is normal

AE2_header_1.timestamp[31]_lut_out = BE2_HEADER_data.timestamp[31]~reg0;
AE2_header_1.timestamp[31] = DFFE(AE2_header_1.timestamp[31]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[31] at LC5_15_R2
--operation mode is normal

AE2_header_0.timestamp[31]_lut_out = BE2_HEADER_data.timestamp[31]~reg0;
AE2_header_0.timestamp[31] = DFFE(AE2_header_0.timestamp[31]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L051 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1065 at LC6_15_R2
--operation mode is normal

VD1L051 = AE2_rd_ptr[0] & AE2_header_1.timestamp[31] # !AE2_rd_ptr[0] & AE2_header_0.timestamp[31];


--VD1L151 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1066 at LC7_8_S2
--operation mode is normal

VD1L151 = VD1_AnB & VD1L941 # !VD1_AnB & VD1L051;


--XC4_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15] at EC8_1_S2
XC4_q[15]_data_in = ~GND;
XC4_q[15]_write_enable = AE1_i951;
XC4_q[15]_clock_0 = GLOBAL(KE1_outclock1);
XC4_q[15]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC4_q[15]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC4_q[15] = MEMORY_SEGMENT(XC4_q[15]_data_in, XC4_q[15]_write_enable, XC4_q[15]_clock_0, , , , , , VCC, XC4_q[15]_write_address, XC4_q[15]_read_address);


--XC8_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15] at EC8_1_R2
XC8_q[15]_data_in = ~GND;
XC8_q[15]_write_enable = AE2_i951;
XC8_q[15]_clock_0 = GLOBAL(KE1_outclock1);
XC8_q[15]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC8_q[15]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC8_q[15] = MEMORY_SEGMENT(XC8_q[15]_data_in, XC8_q[15]_write_enable, XC8_q[15]_clock_0, , , , , , VCC, XC8_q[15]_write_address, XC8_q[15]_read_address);


--VD1L251 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1067 at LC5_8_S2
--operation mode is normal

VD1L251 = VD1_AnB & XC4_q[15] # !VD1_AnB & XC8_q[15];


--XC2_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15] at EC1_1_S3
XC2_q[15]_data_in = ~GND;
XC2_q[15]_write_enable = AE1_i930;
XC2_q[15]_clock_0 = GLOBAL(KE1_outclock1);
XC2_q[15]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC2_q[15]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC2_q[15] = MEMORY_SEGMENT(XC2_q[15]_data_in, XC2_q[15]_write_enable, XC2_q[15]_clock_0, , , , , , VCC, XC2_q[15]_write_address, XC2_q[15]_read_address);


--XC6_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15] at EC2_1_Y2
XC6_q[15]_data_in = ~GND;
XC6_q[15]_write_enable = AE2_i930;
XC6_q[15]_clock_0 = GLOBAL(KE1_outclock1);
XC6_q[15]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC6_q[15]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC6_q[15] = MEMORY_SEGMENT(XC6_q[15]_data_in, XC6_q[15]_write_enable, XC6_q[15]_clock_0, , , , , , VCC, XC6_q[15]_write_address, XC6_q[15]_read_address);


--VD1L351 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1068 at LC3_8_S2
--operation mode is normal

VD1L351 = VD1L205Q & (VD1_AnB & XC2_q[15] # !VD1_AnB & XC6_q[15]);


--VD1L451 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1069 at LC10_8_S2
--operation mode is normal

VD1L451 = VD1L105Q & VD1L251 # !VD1L105Q & (VD1L05 # VD1L351);


--TD1L04 is daq:inst_daq|ahb_master:inst_ahb_master|i315~890 at LC2_8_S2
--operation mode is normal

TD1L04 = TD1L05 & (VD1L005Q & VD1L151 # !VD1L005Q & VD1L451);


--AE1_header_1.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.eventtype[0] at LC5_14_R2
--operation mode is normal

AE1_header_1.eventtype[0]_lut_out = !BE1_eventtype[0];
AE1_header_1.eventtype[0] = DFFE(AE1_header_1.eventtype[0]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.eventtype[0] at LC6_14_R2
--operation mode is normal

AE1_header_0.eventtype[0]_lut_out = !BE1_eventtype[0];
AE1_header_0.eventtype[0] = DFFE(AE1_header_0.eventtype[0]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L863 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1894 at LC3_14_R2
--operation mode is normal

VD1L863 = AE1_header_1.eventtype[0] & (AE1_header_0.eventtype[0] # AE1_rd_ptr[0]) # !AE1_header_1.eventtype[0] & AE1_header_0.eventtype[0] & !AE1_rd_ptr[0];


--AE2_header_1.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.eventtype[0] at LC10_15_R2
--operation mode is normal

AE2_header_1.eventtype[0]_lut_out = !BE2_eventtype[0];
AE2_header_1.eventtype[0] = DFFE(AE2_header_1.eventtype[0]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.eventtype[0] at LC9_15_R2
--operation mode is normal

AE2_header_0.eventtype[0]_lut_out = !BE2_eventtype[0];
AE2_header_0.eventtype[0] = DFFE(AE2_header_0.eventtype[0]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L963 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1895 at LC2_15_R2
--operation mode is normal

VD1L963 = AE2_rd_ptr[0] & AE2_header_1.eventtype[0] # !AE2_rd_ptr[0] & AE2_header_0.eventtype[0];


--VD1L073 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1896 at LC8_14_R2
--operation mode is normal

VD1L073 = VD1L963 & (VD1L863 # !VD1_AnB) # !VD1L963 & VD1_AnB & VD1L863;


--VD1L892 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1593 at LC2_7_R2
--operation mode is normal

VD1L892 = VD1L894Q & (VD1L43 # VD1L33);

--VD1L403 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1600 at LC2_7_R2
--operation mode is normal

VD1L403 = VD1L894Q & (VD1L43 # VD1L33);


--AE1_header_1.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[0] at LC8_1_W2
--operation mode is normal

AE1_header_1.timestamp[0]_lut_out = BE1_HEADER_data.timestamp[0]~reg0;
AE1_header_1.timestamp[0] = DFFE(AE1_header_1.timestamp[0]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[0] at LC3_1_W2
--operation mode is normal

AE1_header_0.timestamp[0]_lut_out = BE1_HEADER_data.timestamp[0]~reg0;
AE1_header_0.timestamp[0] = DFFE(AE1_header_0.timestamp[0]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L173 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1897 at LC9_1_W2
--operation mode is normal

VD1L173 = AE1_header_1.timestamp[0] & (AE1_header_0.timestamp[0] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[0] & AE1_header_0.timestamp[0] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[0] at LC2_2_R2
--operation mode is normal

AE2_header_1.timestamp[0]_lut_out = BE2_HEADER_data.timestamp[0]~reg0;
AE2_header_1.timestamp[0] = DFFE(AE2_header_1.timestamp[0]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[0] at LC5_2_R2
--operation mode is normal

AE2_header_0.timestamp[0]_lut_out = BE2_HEADER_data.timestamp[0]~reg0;
AE2_header_0.timestamp[0] = DFFE(AE2_header_0.timestamp[0]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L273 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1898 at LC6_2_R2
--operation mode is normal

VD1L273 = AE2_rd_ptr[0] & AE2_header_1.timestamp[0] # !AE2_rd_ptr[0] & AE2_header_0.timestamp[0];


--VD1L373 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1899 at LC3_3_W2
--operation mode is normal

VD1L373 = VD1_AnB & VD1L173 # !VD1_AnB & VD1L273;


--AE1_header_1.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[32] at LC3_2_W2
--operation mode is normal

AE1_header_1.timestamp[32]_lut_out = BE1_HEADER_data.timestamp[32]~reg0;
AE1_header_1.timestamp[32] = DFFE(AE1_header_1.timestamp[32]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[32] at LC5_2_W2
--operation mode is normal

AE1_header_0.timestamp[32]_lut_out = BE1_HEADER_data.timestamp[32]~reg0;
AE1_header_0.timestamp[32] = DFFE(AE1_header_0.timestamp[32]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L241 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1064 at LC6_2_W2
--operation mode is normal

VD1L241 = AE1_header_0.timestamp[32] & (AE1_header_1.timestamp[32] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[32] & AE1_rd_ptr[0] & AE1_header_1.timestamp[32];


--AE2_header_1.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[32] at LC3_4_W2
--operation mode is normal

AE2_header_1.timestamp[32]_lut_out = BE2_HEADER_data.timestamp[32]~reg0;
AE2_header_1.timestamp[32] = DFFE(AE2_header_1.timestamp[32]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[32] at LC7_4_W2
--operation mode is normal

AE2_header_0.timestamp[32]_lut_out = BE2_HEADER_data.timestamp[32]~reg0;
AE2_header_0.timestamp[32] = DFFE(AE2_header_0.timestamp[32]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L341 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1065 at LC1_4_W2
--operation mode is normal

VD1L341 = AE2_header_1.timestamp[32] & (AE2_header_0.timestamp[32] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[32] & AE2_header_0.timestamp[32] & !AE2_rd_ptr[0];


--VD1L441 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1066 at LC7_3_W2
--operation mode is normal

VD1L441 = VD1_AnB & VD1L241 # !VD1_AnB & VD1L341;


--XC5_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0] at EC3_1_P2
XC5_q[0]_data_in = UD1L1Q;
XC5_q[0]_write_enable = AE1L821;
XC5_q[0]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[0]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[0]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[0] = MEMORY_SEGMENT(XC5_q[0]_data_in, XC5_q[0]_write_enable, XC5_q[0]_clock_0, , , , , , VCC, XC5_q[0]_write_address, XC5_q[0]_read_address);


--XC9_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0] at EC3_1_V2
XC9_q[0]_data_in = UD1L1Q;
XC9_q[0]_write_enable = AE2L821;
XC9_q[0]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[0]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[0]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[0] = MEMORY_SEGMENT(XC9_q[0]_data_in, XC9_q[0]_write_enable, XC9_q[0]_clock_0, , , , , , VCC, XC9_q[0]_write_address, XC9_q[0]_read_address);


--VD1L541 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1067 at LC10_3_W2
--operation mode is normal

VD1L541 = VD1_AnB & XC5_q[0] # !VD1_AnB & XC9_q[0];


--XC3_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0] at EC3_1_X2
XC3_q[0]_data_in = GE1L1;
XC3_q[0]_write_enable = AE1_i932;
XC3_q[0]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[0]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[0]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[0] = MEMORY_SEGMENT(XC3_q[0]_data_in, XC3_q[0]_write_enable, XC3_q[0]_clock_0, , , , , , VCC, XC3_q[0]_write_address, XC3_q[0]_read_address);


--XC7_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0] at EC3_1_W2
XC7_q[0]_data_in = GE2L1;
XC7_q[0]_write_enable = AE2_i932;
XC7_q[0]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[0]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[0]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[0] = MEMORY_SEGMENT(XC7_q[0]_data_in, XC7_q[0]_write_enable, XC7_q[0]_clock_0, , , , , , VCC, XC7_q[0]_write_address, XC7_q[0]_read_address);


--VD1L641 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1068 at LC9_3_W2
--operation mode is normal

VD1L641 = VD1L205Q & (VD1_AnB & XC3_q[0] # !VD1_AnB & XC7_q[0]);


--VD1L741 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1069 at LC2_3_W2
--operation mode is normal

VD1L741 = VD1L105Q & VD1L541 # !VD1L105Q & (VD1L05 # VD1L641);


--VD1L841 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1070 at LC5_3_W2
--operation mode is normal

VD1L841 = VD1L005Q & VD1L441 # !VD1L005Q & VD1L741;


--VD1L473 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1900 at LC8_3_W2
--operation mode is normal

VD1L473 = !VD1L894Q & (VD1L994Q & VD1L373 # !VD1L994Q & VD1L841);


--VD1L573 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1901 at LC4_3_W2
--operation mode is normal

VD1L573 = VD1L794Q & VD1L073 # !VD1L794Q & (VD1L892 # VD1L473);


--AE1_header_1.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[33] at LC2_10_W2
--operation mode is normal

AE1_header_1.timestamp[33]_lut_out = BE1_HEADER_data.timestamp[33]~reg0;
AE1_header_1.timestamp[33] = DFFE(AE1_header_1.timestamp[33]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[33] at LC6_14_W2
--operation mode is normal

AE1_header_0.timestamp[33]_lut_out = BE1_HEADER_data.timestamp[33]~reg0;
AE1_header_0.timestamp[33] = DFFE(AE1_header_0.timestamp[33]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L631 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~835 at LC1_10_W2
--operation mode is normal

VD1L631 = AE1_header_0.timestamp[33] & (AE1_header_1.timestamp[33] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[33] & AE1_header_1.timestamp[33] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[33] at LC6_11_W2
--operation mode is normal

AE2_header_1.timestamp[33]_lut_out = BE2_HEADER_data.timestamp[33]~reg0;
AE2_header_1.timestamp[33] = DFFE(AE2_header_1.timestamp[33]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[33] at LC3_11_W2
--operation mode is normal

AE2_header_0.timestamp[33]_lut_out = BE2_HEADER_data.timestamp[33]~reg0;
AE2_header_0.timestamp[33] = DFFE(AE2_header_0.timestamp[33]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L731 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~836 at LC2_11_W2
--operation mode is normal

VD1L731 = AE2_header_1.timestamp[33] & (AE2_header_0.timestamp[33] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[33] & AE2_header_0.timestamp[33] & !AE2_rd_ptr[0];


--VD1L831 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~837 at LC4_10_W2
--operation mode is normal

VD1L831 = VD1L731 & (VD1L631 # !VD1_AnB) # !VD1L731 & VD1_AnB & VD1L631;


--XC5_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1] at EC1_1_O2
XC5_q[1]_data_in = UD1L2Q;
XC5_q[1]_write_enable = AE1L821;
XC5_q[1]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[1]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[1]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[1] = MEMORY_SEGMENT(XC5_q[1]_data_in, XC5_q[1]_write_enable, XC5_q[1]_clock_0, , , , , , VCC, XC5_q[1]_write_address, XC5_q[1]_read_address);


--XC9_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1] at EC4_1_T2
XC9_q[1]_data_in = UD1L2Q;
XC9_q[1]_write_enable = AE2L821;
XC9_q[1]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[1]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[1]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[1] = MEMORY_SEGMENT(XC9_q[1]_data_in, XC9_q[1]_write_enable, XC9_q[1]_clock_0, , , , , , VCC, XC9_q[1]_write_address, XC9_q[1]_read_address);


--VD1L931 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~838 at LC7_10_W2
--operation mode is normal

VD1L931 = XC5_q[1] & (VD1_AnB # XC9_q[1]) # !XC5_q[1] & !VD1_AnB & XC9_q[1];


--XC3_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1] at EC1_1_X2
XC3_q[1]_data_in = GE1L3;
XC3_q[1]_write_enable = AE1_i932;
XC3_q[1]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[1]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[1]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[1] = MEMORY_SEGMENT(XC3_q[1]_data_in, XC3_q[1]_write_enable, XC3_q[1]_clock_0, , , , , , VCC, XC3_q[1]_write_address, XC3_q[1]_read_address);


--XC7_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1] at EC1_1_W2
XC7_q[1]_data_in = GE2L3;
XC7_q[1]_write_enable = AE2_i932;
XC7_q[1]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[1]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[1]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[1] = MEMORY_SEGMENT(XC7_q[1]_data_in, XC7_q[1]_write_enable, XC7_q[1]_clock_0, , , , , , VCC, XC7_q[1]_write_address, XC7_q[1]_read_address);


--VD1L041 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~839 at LC8_10_W2
--operation mode is normal

VD1L041 = VD1L205Q & (VD1_AnB & XC3_q[1] # !VD1_AnB & XC7_q[1]);


--VD1L141 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~840 at LC6_10_W2
--operation mode is normal

VD1L141 = VD1L105Q & VD1L931 # !VD1L105Q & (VD1L951 # VD1L041);


--VD1L363 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1146 at LC9_10_W2
--operation mode is normal

VD1L363 = !VD1L994Q & (VD1L005Q & VD1L831 # !VD1L005Q & VD1L141);


--AE1_header_1.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[1] at LC2_12_W2
--operation mode is normal

AE1_header_1.timestamp[1]_lut_out = BE1_HEADER_data.timestamp[1]~reg0;
AE1_header_1.timestamp[1] = DFFE(AE1_header_1.timestamp[1]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[1] at LC4_12_W2
--operation mode is normal

AE1_header_0.timestamp[1]_lut_out = BE1_HEADER_data.timestamp[1]~reg0;
AE1_header_0.timestamp[1] = DFFE(AE1_header_0.timestamp[1]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L463 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1147 at LC5_12_W2
--operation mode is normal

VD1L463 = AE1_header_1.timestamp[1] & (AE1_header_0.timestamp[1] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[1] & AE1_header_0.timestamp[1] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[1] at LC8_11_W2
--operation mode is normal

AE2_header_1.timestamp[1]_lut_out = BE2_HEADER_data.timestamp[1]~reg0;
AE2_header_1.timestamp[1] = DFFE(AE2_header_1.timestamp[1]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[1] at LC9_11_W2
--operation mode is normal

AE2_header_0.timestamp[1]_lut_out = BE2_HEADER_data.timestamp[1]~reg0;
AE2_header_0.timestamp[1] = DFFE(AE2_header_0.timestamp[1]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L563 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1148 at LC7_11_W2
--operation mode is normal

VD1L563 = AE2_header_0.timestamp[1] & (AE2_header_1.timestamp[1] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[1] & AE2_header_1.timestamp[1] & AE2_rd_ptr[0];


--VD1L663 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1149 at LC5_11_W2
--operation mode is normal

VD1L663 = VD1L994Q & (VD1_AnB & VD1L463 # !VD1_AnB & VD1L563);


--VD1L763 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1150 at LC10_10_W2
--operation mode is normal

VD1L763 = VD1L894Q & VD1L53 # !VD1L894Q & (VD1L663 # VD1L363);


--AE1_header_1.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[34] at LC3_5_W2
--operation mode is normal

AE1_header_1.timestamp[34]_lut_out = BE1_HEADER_data.timestamp[34]~reg0;
AE1_header_1.timestamp[34] = DFFE(AE1_header_1.timestamp[34]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[34] at LC3_14_W2
--operation mode is normal

AE1_header_0.timestamp[34]_lut_out = BE1_HEADER_data.timestamp[34]~reg0;
AE1_header_0.timestamp[34] = DFFE(AE1_header_0.timestamp[34]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L031 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1064 at LC5_5_W2
--operation mode is normal

VD1L031 = AE1_header_1.timestamp[34] & (AE1_header_0.timestamp[34] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[34] & AE1_header_0.timestamp[34] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[34] at LC3_13_W2
--operation mode is normal

AE2_header_1.timestamp[34]_lut_out = BE2_HEADER_data.timestamp[34]~reg0;
AE2_header_1.timestamp[34] = DFFE(AE2_header_1.timestamp[34]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[34] at LC2_13_W2
--operation mode is normal

AE2_header_0.timestamp[34]_lut_out = BE2_HEADER_data.timestamp[34]~reg0;
AE2_header_0.timestamp[34] = DFFE(AE2_header_0.timestamp[34]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L131 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1065 at LC6_13_W2
--operation mode is normal

VD1L131 = AE2_header_0.timestamp[34] & (AE2_header_1.timestamp[34] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[34] & AE2_header_1.timestamp[34] & AE2_rd_ptr[0];


--VD1L231 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1066 at LC2_5_W2
--operation mode is normal

VD1L231 = VD1_AnB & VD1L031 # !VD1_AnB & VD1L131;


--XC5_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2] at EC3_1_O2
XC5_q[2]_data_in = UD1L3Q;
XC5_q[2]_write_enable = AE1L821;
XC5_q[2]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[2]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[2]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[2] = MEMORY_SEGMENT(XC5_q[2]_data_in, XC5_q[2]_write_enable, XC5_q[2]_clock_0, , , , , , VCC, XC5_q[2]_write_address, XC5_q[2]_read_address);


--XC9_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2] at EC3_1_T2
XC9_q[2]_data_in = UD1L3Q;
XC9_q[2]_write_enable = AE2L821;
XC9_q[2]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[2]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[2]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[2] = MEMORY_SEGMENT(XC9_q[2]_data_in, XC9_q[2]_write_enable, XC9_q[2]_clock_0, , , , , , VCC, XC9_q[2]_write_address, XC9_q[2]_read_address);


--VD1L331 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1067 at LC10_5_W2
--operation mode is normal

VD1L331 = VD1_AnB & XC5_q[2] # !VD1_AnB & XC9_q[2];


--XC3_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2] at EC4_1_X2
XC3_q[2]_data_in = GE1L5;
XC3_q[2]_write_enable = AE1_i932;
XC3_q[2]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[2]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[2]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[2] = MEMORY_SEGMENT(XC3_q[2]_data_in, XC3_q[2]_write_enable, XC3_q[2]_clock_0, , , , , , VCC, XC3_q[2]_write_address, XC3_q[2]_read_address);


--XC7_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2] at EC2_1_W2
XC7_q[2]_data_in = GE2L5;
XC7_q[2]_write_enable = AE2_i932;
XC7_q[2]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[2]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[2]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[2] = MEMORY_SEGMENT(XC7_q[2]_data_in, XC7_q[2]_write_enable, XC7_q[2]_clock_0, , , , , , VCC, XC7_q[2]_write_address, XC7_q[2]_read_address);


--VD1L431 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1068 at LC1_5_W2
--operation mode is normal

VD1L431 = VD1L205Q & (VD1_AnB & XC3_q[2] # !VD1_AnB & XC7_q[2]);


--VD1L531 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1069 at LC6_5_W2
--operation mode is normal

VD1L531 = VD1L105Q & VD1L331 # !VD1L105Q & (VD1L431 # VD1L05);


--VD1L253 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1520 at LC8_5_W2
--operation mode is normal

VD1L253 = !VD1L994Q & (VD1L005Q & VD1L231 # !VD1L005Q & VD1L531);


--AE1_header_1.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[2] at LC8_12_W2
--operation mode is normal

AE1_header_1.timestamp[2]_lut_out = BE1_HEADER_data.timestamp[2]~reg0;
AE1_header_1.timestamp[2] = DFFE(AE1_header_1.timestamp[2]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[2] at LC7_12_W2
--operation mode is normal

AE1_header_0.timestamp[2]_lut_out = BE1_HEADER_data.timestamp[2]~reg0;
AE1_header_0.timestamp[2] = DFFE(AE1_header_0.timestamp[2]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L353 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1521 at LC6_12_W2
--operation mode is normal

VD1L353 = AE1_header_0.timestamp[2] & (AE1_header_1.timestamp[2] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[2] & AE1_header_1.timestamp[2] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[2] at LC8_13_W2
--operation mode is normal

AE2_header_1.timestamp[2]_lut_out = BE2_HEADER_data.timestamp[2]~reg0;
AE2_header_1.timestamp[2] = DFFE(AE2_header_1.timestamp[2]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[2] at LC1_13_W2
--operation mode is normal

AE2_header_0.timestamp[2]_lut_out = BE2_HEADER_data.timestamp[2]~reg0;
AE2_header_0.timestamp[2] = DFFE(AE2_header_0.timestamp[2]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L453 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1522 at LC7_13_W2
--operation mode is normal

VD1L453 = AE2_header_1.timestamp[2] & (AE2_header_0.timestamp[2] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[2] & AE2_header_0.timestamp[2] & !AE2_rd_ptr[0];


--VD1L553 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1523 at LC9_13_W2
--operation mode is normal

VD1L553 = VD1L994Q & (VD1_AnB & VD1L353 # !VD1_AnB & VD1L453);


--VD1L653 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1524 at LC4_5_W2
--operation mode is normal

VD1L653 = VD1L894Q & VD1L53 # !VD1L894Q & (VD1L553 # VD1L253);


--AE1_header_1.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[35] at LC3_16_W2
--operation mode is normal

AE1_header_1.timestamp[35]_lut_out = BE1_HEADER_data.timestamp[35]~reg0;
AE1_header_1.timestamp[35] = DFFE(AE1_header_1.timestamp[35]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[35] at LC5_8_W2
--operation mode is normal

AE1_header_0.timestamp[35]_lut_out = BE1_HEADER_data.timestamp[35]~reg0;
AE1_header_0.timestamp[35] = DFFE(AE1_header_0.timestamp[35]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L421 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1064 at LC1_8_W2
--operation mode is normal

VD1L421 = AE1_header_1.timestamp[35] & (AE1_header_0.timestamp[35] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[35] & AE1_header_0.timestamp[35] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[35] at LC5_6_Q2
--operation mode is normal

AE2_header_1.timestamp[35]_lut_out = BE2_HEADER_data.timestamp[35]~reg0;
AE2_header_1.timestamp[35] = DFFE(AE2_header_1.timestamp[35]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[35] at LC9_6_Q2
--operation mode is normal

AE2_header_0.timestamp[35]_lut_out = BE2_HEADER_data.timestamp[35]~reg0;
AE2_header_0.timestamp[35] = DFFE(AE2_header_0.timestamp[35]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L521 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1065 at LC2_6_Q2
--operation mode is normal

VD1L521 = AE2_header_1.timestamp[35] & (AE2_header_0.timestamp[35] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[35] & AE2_header_0.timestamp[35] & !AE2_rd_ptr[0];


--VD1L621 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1066 at LC8_8_W2
--operation mode is normal

VD1L621 = VD1_AnB & VD1L421 # !VD1_AnB & VD1L521;


--XC5_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3] at EC7_1_O2
XC5_q[3]_data_in = UD1L4Q;
XC5_q[3]_write_enable = AE1L821;
XC5_q[3]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[3]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[3]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[3] = MEMORY_SEGMENT(XC5_q[3]_data_in, XC5_q[3]_write_enable, XC5_q[3]_clock_0, , , , , , VCC, XC5_q[3]_write_address, XC5_q[3]_read_address);


--XC9_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3] at EC5_1_T2
XC9_q[3]_data_in = UD1L4Q;
XC9_q[3]_write_enable = AE2L821;
XC9_q[3]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[3]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[3]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[3] = MEMORY_SEGMENT(XC9_q[3]_data_in, XC9_q[3]_write_enable, XC9_q[3]_clock_0, , , , , , VCC, XC9_q[3]_write_address, XC9_q[3]_read_address);


--VD1L721 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1067 at LC3_8_W2
--operation mode is normal

VD1L721 = VD1_AnB & XC5_q[3] # !VD1_AnB & XC9_q[3];


--XC3_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3] at EC2_1_X2
XC3_q[3]_data_in = GE1L7;
XC3_q[3]_write_enable = AE1_i932;
XC3_q[3]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[3]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[3]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[3] = MEMORY_SEGMENT(XC3_q[3]_data_in, XC3_q[3]_write_enable, XC3_q[3]_clock_0, , , , , , VCC, XC3_q[3]_write_address, XC3_q[3]_read_address);


--XC7_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3] at EC4_1_W2
XC7_q[3]_data_in = GE2L7;
XC7_q[3]_write_enable = AE2_i932;
XC7_q[3]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[3]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[3]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[3] = MEMORY_SEGMENT(XC7_q[3]_data_in, XC7_q[3]_write_enable, XC7_q[3]_clock_0, , , , , , VCC, XC7_q[3]_write_address, XC7_q[3]_read_address);


--VD1L821 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1068 at LC6_8_W2
--operation mode is normal

VD1L821 = VD1L205Q & (VD1_AnB & XC3_q[3] # !VD1_AnB & XC7_q[3]);


--VD1L921 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1069 at LC4_8_W2
--operation mode is normal

VD1L921 = VD1L105Q & VD1L721 # !VD1L105Q & (VD1L05 # VD1L821);


--VD1L743 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1520 at LC10_8_W2
--operation mode is normal

VD1L743 = !VD1L994Q & (VD1L005Q & VD1L621 # !VD1L005Q & VD1L921);


--AE1_header_1.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[3] at LC3_12_W2
--operation mode is normal

AE1_header_1.timestamp[3]_lut_out = BE1_HEADER_data.timestamp[3]~reg0;
AE1_header_1.timestamp[3] = DFFE(AE1_header_1.timestamp[3]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[3] at LC9_12_W2
--operation mode is normal

AE1_header_0.timestamp[3]_lut_out = BE1_HEADER_data.timestamp[3]~reg0;
AE1_header_0.timestamp[3] = DFFE(AE1_header_0.timestamp[3]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L843 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1521 at LC1_12_W2
--operation mode is normal

VD1L843 = AE1_header_1.timestamp[3] & (AE1_header_0.timestamp[3] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[3] & AE1_header_0.timestamp[3] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[3] at LC5_13_W2
--operation mode is normal

AE2_header_1.timestamp[3]_lut_out = BE2_HEADER_data.timestamp[3]~reg0;
AE2_header_1.timestamp[3] = DFFE(AE2_header_1.timestamp[3]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[3] at LC4_13_W2
--operation mode is normal

AE2_header_0.timestamp[3]_lut_out = BE2_HEADER_data.timestamp[3]~reg0;
AE2_header_0.timestamp[3] = DFFE(AE2_header_0.timestamp[3]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L943 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1522 at LC10_13_W2
--operation mode is normal

VD1L943 = AE2_header_1.timestamp[3] & (AE2_header_0.timestamp[3] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[3] & AE2_header_0.timestamp[3] & !AE2_rd_ptr[0];


--VD1L053 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1523 at LC10_12_W2
--operation mode is normal

VD1L053 = VD1L994Q & (VD1_AnB & VD1L843 # !VD1_AnB & VD1L943);


--VD1L153 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1524 at LC7_8_W2
--operation mode is normal

VD1L153 = VD1L894Q & VD1L53 # !VD1L894Q & (VD1L053 # VD1L743);


--AE1_header_1.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[36] at LC3_2_U2
--operation mode is normal

AE1_header_1.timestamp[36]_lut_out = BE1_HEADER_data.timestamp[36]~reg0;
AE1_header_1.timestamp[36] = DFFE(AE1_header_1.timestamp[36]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[36] at LC3_14_U2
--operation mode is normal

AE1_header_0.timestamp[36]_lut_out = BE1_HEADER_data.timestamp[36]~reg0;
AE1_header_0.timestamp[36] = DFFE(AE1_header_0.timestamp[36]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L811 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~835 at LC1_2_U2
--operation mode is normal

VD1L811 = AE1_rd_ptr[0] & AE1_header_1.timestamp[36] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[36];


--AE2_header_1.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[36] at LC7_13_Q2
--operation mode is normal

AE2_header_1.timestamp[36]_lut_out = BE2_HEADER_data.timestamp[36]~reg0;
AE2_header_1.timestamp[36] = DFFE(AE2_header_1.timestamp[36]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[36] at LC9_13_Q2
--operation mode is normal

AE2_header_0.timestamp[36]_lut_out = BE2_HEADER_data.timestamp[36]~reg0;
AE2_header_0.timestamp[36] = DFFE(AE2_header_0.timestamp[36]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L911 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~836 at LC6_13_Q2
--operation mode is normal

VD1L911 = AE2_header_1.timestamp[36] & (AE2_header_0.timestamp[36] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[36] & AE2_header_0.timestamp[36] & !AE2_rd_ptr[0];


--VD1L021 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~837 at LC6_2_U2
--operation mode is normal

VD1L021 = VD1_AnB & VD1L811 # !VD1_AnB & VD1L911;


--XC5_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4] at EC6_1_O2
XC5_q[4]_data_in = UD1L5Q;
XC5_q[4]_write_enable = AE1L821;
XC5_q[4]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[4]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[4]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[4] = MEMORY_SEGMENT(XC5_q[4]_data_in, XC5_q[4]_write_enable, XC5_q[4]_clock_0, , , , , , VCC, XC5_q[4]_write_address, XC5_q[4]_read_address);


--XC9_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4] at EC6_1_T2
XC9_q[4]_data_in = UD1L5Q;
XC9_q[4]_write_enable = AE2L821;
XC9_q[4]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[4]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[4]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[4] = MEMORY_SEGMENT(XC9_q[4]_data_in, XC9_q[4]_write_enable, XC9_q[4]_clock_0, , , , , , VCC, XC9_q[4]_write_address, XC9_q[4]_read_address);


--VD1L121 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~838 at LC2_2_U2
--operation mode is normal

VD1L121 = VD1_AnB & XC5_q[4] # !VD1_AnB & XC9_q[4];


--XC3_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4] at EC3_1_U3
XC3_q[4]_data_in = GE1L9;
XC3_q[4]_write_enable = AE1_i932;
XC3_q[4]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[4]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[4]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[4] = MEMORY_SEGMENT(XC3_q[4]_data_in, XC3_q[4]_write_enable, XC3_q[4]_clock_0, , , , , , VCC, XC3_q[4]_write_address, XC3_q[4]_read_address);


--XC7_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4] at EC4_1_V3
XC7_q[4]_data_in = GE2L9;
XC7_q[4]_write_enable = AE2_i932;
XC7_q[4]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[4]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[4]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[4] = MEMORY_SEGMENT(XC7_q[4]_data_in, XC7_q[4]_write_enable, XC7_q[4]_clock_0, , , , , , VCC, XC7_q[4]_write_address, XC7_q[4]_read_address);


--VD1L221 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~839 at LC10_2_U2
--operation mode is normal

VD1L221 = VD1L205Q & (VD1_AnB & XC3_q[4] # !VD1_AnB & XC7_q[4]);


--VD1L321 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~840 at LC9_2_U2
--operation mode is normal

VD1L321 = VD1L105Q & VD1L121 # !VD1L105Q & (VD1L951 # VD1L221);


--VD1L143 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1382 at LC8_2_U2
--operation mode is normal

VD1L143 = !VD1L994Q & (VD1L005Q & VD1L021 # !VD1L005Q & VD1L321);


--AE1_header_1.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[4] at LC9_12_U2
--operation mode is normal

AE1_header_1.timestamp[4]_lut_out = BE1_HEADER_data.timestamp[4]~reg0;
AE1_header_1.timestamp[4] = DFFE(AE1_header_1.timestamp[4]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[4] at LC7_12_U2
--operation mode is normal

AE1_header_0.timestamp[4]_lut_out = BE1_HEADER_data.timestamp[4]~reg0;
AE1_header_0.timestamp[4] = DFFE(AE1_header_0.timestamp[4]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L243 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1383 at LC1_12_U2
--operation mode is normal

VD1L243 = AE1_header_1.timestamp[4] & (AE1_header_0.timestamp[4] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[4] & AE1_header_0.timestamp[4] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[4] at LC6_11_U2
--operation mode is normal

AE2_header_1.timestamp[4]_lut_out = BE2_HEADER_data.timestamp[4]~reg0;
AE2_header_1.timestamp[4] = DFFE(AE2_header_1.timestamp[4]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[4] at LC9_11_U2
--operation mode is normal

AE2_header_0.timestamp[4]_lut_out = BE2_HEADER_data.timestamp[4]~reg0;
AE2_header_0.timestamp[4] = DFFE(AE2_header_0.timestamp[4]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L343 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1384 at LC10_12_U2
--operation mode is normal

VD1L343 = AE2_header_0.timestamp[4] & (AE2_header_1.timestamp[4] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[4] & AE2_header_1.timestamp[4] & AE2_rd_ptr[0];


--VD1L443 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1385 at LC2_12_U2
--operation mode is normal

VD1L443 = VD1L994Q & (VD1_AnB & VD1L243 # !VD1_AnB & VD1L343);


--VD1L543 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1386 at LC4_2_U2
--operation mode is normal

VD1L543 = VD1L643 # !VD1L894Q & (VD1L443 # VD1L143);


--AE1_header_1.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[37] at LC3_5_T2
--operation mode is normal

AE1_header_1.timestamp[37]_lut_out = BE1_HEADER_data.timestamp[37]~reg0;
AE1_header_1.timestamp[37] = DFFE(AE1_header_1.timestamp[37]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[37] at LC10_9_S2
--operation mode is normal

AE1_header_0.timestamp[37]_lut_out = BE1_HEADER_data.timestamp[37]~reg0;
AE1_header_0.timestamp[37] = DFFE(AE1_header_0.timestamp[37]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L211 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1064 at LC8_5_T2
--operation mode is normal

VD1L211 = AE1_header_1.timestamp[37] & (AE1_header_0.timestamp[37] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[37] & AE1_header_0.timestamp[37] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[37] at LC5_10_Q2
--operation mode is normal

AE2_header_1.timestamp[37]_lut_out = BE2_HEADER_data.timestamp[37]~reg0;
AE2_header_1.timestamp[37] = DFFE(AE2_header_1.timestamp[37]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[37] at LC4_10_Q2
--operation mode is normal

AE2_header_0.timestamp[37]_lut_out = BE2_HEADER_data.timestamp[37]~reg0;
AE2_header_0.timestamp[37] = DFFE(AE2_header_0.timestamp[37]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L311 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1065 at LC3_10_Q2
--operation mode is normal

VD1L311 = AE2_header_0.timestamp[37] & (AE2_header_1.timestamp[37] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[37] & AE2_header_1.timestamp[37] & AE2_rd_ptr[0];


--VD1L411 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1066 at LC5_5_T2
--operation mode is normal

VD1L411 = VD1_AnB & VD1L211 # !VD1_AnB & VD1L311;


--XC5_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5] at EC2_1_O2
XC5_q[5]_data_in = UD1L6Q;
XC5_q[5]_write_enable = AE1L821;
XC5_q[5]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[5]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[5]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[5] = MEMORY_SEGMENT(XC5_q[5]_data_in, XC5_q[5]_write_enable, XC5_q[5]_clock_0, , , , , , VCC, XC5_q[5]_write_address, XC5_q[5]_read_address);


--XC9_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5] at EC2_1_T2
XC9_q[5]_data_in = UD1L6Q;
XC9_q[5]_write_enable = AE2L821;
XC9_q[5]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[5]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[5]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[5] = MEMORY_SEGMENT(XC9_q[5]_data_in, XC9_q[5]_write_enable, XC9_q[5]_clock_0, , , , , , VCC, XC9_q[5]_write_address, XC9_q[5]_read_address);


--VD1L511 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1067 at LC2_5_T2
--operation mode is normal

VD1L511 = VD1_AnB & XC5_q[5] # !VD1_AnB & XC9_q[5];


--XC3_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5] at EC3_1_T3
XC3_q[5]_data_in = GE1L11;
XC3_q[5]_write_enable = AE1_i932;
XC3_q[5]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[5]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[5]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[5] = MEMORY_SEGMENT(XC3_q[5]_data_in, XC3_q[5]_write_enable, XC3_q[5]_clock_0, , , , , , VCC, XC3_q[5]_write_address, XC3_q[5]_read_address);


--XC7_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5] at EC3_1_T4
XC7_q[5]_data_in = GE2L11;
XC7_q[5]_write_enable = AE2_i932;
XC7_q[5]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[5]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[5]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[5] = MEMORY_SEGMENT(XC7_q[5]_data_in, XC7_q[5]_write_enable, XC7_q[5]_clock_0, , , , , , VCC, XC7_q[5]_write_address, XC7_q[5]_read_address);


--VD1L611 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1068 at LC9_5_T2
--operation mode is normal

VD1L611 = VD1L205Q & (VD1_AnB & XC3_q[5] # !VD1_AnB & XC7_q[5]);


--VD1L711 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1069 at LC6_5_T2
--operation mode is normal

VD1L711 = VD1L105Q & VD1L511 # !VD1L105Q & (VD1L05 # VD1L611);


--VD1L633 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1521 at LC7_5_T2
--operation mode is normal

VD1L633 = !VD1L994Q & (VD1L005Q & VD1L411 # !VD1L005Q & VD1L711);


--AE1_header_1.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[5] at LC8_12_U2
--operation mode is normal

AE1_header_1.timestamp[5]_lut_out = BE1_HEADER_data.timestamp[5]~reg0;
AE1_header_1.timestamp[5] = DFFE(AE1_header_1.timestamp[5]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[5] at LC3_12_U2
--operation mode is normal

AE1_header_0.timestamp[5]_lut_out = BE1_HEADER_data.timestamp[5]~reg0;
AE1_header_0.timestamp[5] = DFFE(AE1_header_0.timestamp[5]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L733 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1522 at LC5_12_U2
--operation mode is normal

VD1L733 = AE1_rd_ptr[0] & AE1_header_1.timestamp[5] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[5];


--AE2_header_1.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[5] at LC1_11_U2
--operation mode is normal

AE2_header_1.timestamp[5]_lut_out = BE2_HEADER_data.timestamp[5]~reg0;
AE2_header_1.timestamp[5] = DFFE(AE2_header_1.timestamp[5]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[5] at LC10_11_U2
--operation mode is normal

AE2_header_0.timestamp[5]_lut_out = BE2_HEADER_data.timestamp[5]~reg0;
AE2_header_0.timestamp[5] = DFFE(AE2_header_0.timestamp[5]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L833 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1523 at LC4_12_U2
--operation mode is normal

VD1L833 = AE2_header_1.timestamp[5] & (AE2_header_0.timestamp[5] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[5] & AE2_header_0.timestamp[5] & !AE2_rd_ptr[0];


--VD1L933 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1524 at LC6_12_U2
--operation mode is normal

VD1L933 = VD1L994Q & (VD1_AnB & VD1L733 # !VD1_AnB & VD1L833);


--VD1L043 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1525 at LC4_5_T2
--operation mode is normal

VD1L043 = VD1L643 # !VD1L894Q & (VD1L933 # VD1L633);


--AE1_header_1.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[38] at LC3_2_T2
--operation mode is normal

AE1_header_1.timestamp[38]_lut_out = BE1_HEADER_data.timestamp[38]~reg0;
AE1_header_1.timestamp[38] = DFFE(AE1_header_1.timestamp[38]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[38] at LC4_3_T2
--operation mode is normal

AE1_header_0.timestamp[38]_lut_out = BE1_HEADER_data.timestamp[38]~reg0;
AE1_header_0.timestamp[38] = DFFE(AE1_header_0.timestamp[38]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L601 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~835 at LC1_2_T2
--operation mode is normal

VD1L601 = AE1_header_0.timestamp[38] & (AE1_header_1.timestamp[38] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[38] & AE1_header_1.timestamp[38] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[38] at LC7_3_Q2
--operation mode is normal

AE2_header_1.timestamp[38]_lut_out = BE2_HEADER_data.timestamp[38]~reg0;
AE2_header_1.timestamp[38] = DFFE(AE2_header_1.timestamp[38]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[38] at LC8_3_Q2
--operation mode is normal

AE2_header_0.timestamp[38]_lut_out = BE2_HEADER_data.timestamp[38]~reg0;
AE2_header_0.timestamp[38] = DFFE(AE2_header_0.timestamp[38]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L701 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~836 at LC5_3_Q2
--operation mode is normal

VD1L701 = AE2_header_0.timestamp[38] & (AE2_header_1.timestamp[38] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[38] & AE2_header_1.timestamp[38] & AE2_rd_ptr[0];


--VD1L801 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~837 at LC2_2_T2
--operation mode is normal

VD1L801 = VD1_AnB & VD1L601 # !VD1_AnB & VD1L701;


--XC5_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6] at EC5_1_O2
XC5_q[6]_data_in = UD1L7Q;
XC5_q[6]_write_enable = AE1L821;
XC5_q[6]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[6]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[6]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[6] = MEMORY_SEGMENT(XC5_q[6]_data_in, XC5_q[6]_write_enable, XC5_q[6]_clock_0, , , , , , VCC, XC5_q[6]_write_address, XC5_q[6]_read_address);


--XC9_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6] at EC8_1_T2
XC9_q[6]_data_in = UD1L7Q;
XC9_q[6]_write_enable = AE2L821;
XC9_q[6]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[6]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[6]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[6] = MEMORY_SEGMENT(XC9_q[6]_data_in, XC9_q[6]_write_enable, XC9_q[6]_clock_0, , , , , , VCC, XC9_q[6]_write_address, XC9_q[6]_read_address);


--VD1L901 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~838 at LC8_2_T2
--operation mode is normal

VD1L901 = VD1_AnB & XC5_q[6] # !VD1_AnB & XC9_q[6];


--XC3_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6] at EC4_1_T3
XC3_q[6]_data_in = GE1L31;
XC3_q[6]_write_enable = AE1_i932;
XC3_q[6]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[6]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[6]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[6] = MEMORY_SEGMENT(XC3_q[6]_data_in, XC3_q[6]_write_enable, XC3_q[6]_clock_0, , , , , , VCC, XC3_q[6]_write_address, XC3_q[6]_read_address);


--XC7_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6] at EC4_1_T4
XC7_q[6]_data_in = GE2L31;
XC7_q[6]_write_enable = AE2_i932;
XC7_q[6]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[6]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[6]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[6] = MEMORY_SEGMENT(XC7_q[6]_data_in, XC7_q[6]_write_enable, XC7_q[6]_clock_0, , , , , , VCC, XC7_q[6]_write_address, XC7_q[6]_read_address);


--VD1L011 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~839 at LC5_2_T2
--operation mode is normal

VD1L011 = VD1L205Q & (VD1_AnB & XC3_q[6] # !VD1_AnB & XC7_q[6]);


--VD1L111 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~840 at LC7_2_T2
--operation mode is normal

VD1L111 = VD1L105Q & VD1L901 # !VD1L105Q & (VD1L951 # VD1L011);


--VD1L133 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1207 at LC9_2_T2
--operation mode is normal

VD1L133 = !VD1L994Q & (VD1L005Q & VD1L801 # !VD1L005Q & VD1L111);


--AE1_header_1.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[6] at LC8_10_U2
--operation mode is normal

AE1_header_1.timestamp[6]_lut_out = BE1_HEADER_data.timestamp[6]~reg0;
AE1_header_1.timestamp[6] = DFFE(AE1_header_1.timestamp[6]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[6] at LC7_10_U2
--operation mode is normal

AE1_header_0.timestamp[6]_lut_out = BE1_HEADER_data.timestamp[6]~reg0;
AE1_header_0.timestamp[6] = DFFE(AE1_header_0.timestamp[6]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L233 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1208 at LC4_10_U2
--operation mode is normal

VD1L233 = AE1_rd_ptr[0] & AE1_header_1.timestamp[6] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[6];


--AE2_header_1.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[6] at LC5_11_U2
--operation mode is normal

AE2_header_1.timestamp[6]_lut_out = BE2_HEADER_data.timestamp[6]~reg0;
AE2_header_1.timestamp[6] = DFFE(AE2_header_1.timestamp[6]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[6] at LC7_11_U2
--operation mode is normal

AE2_header_0.timestamp[6]_lut_out = BE2_HEADER_data.timestamp[6]~reg0;
AE2_header_0.timestamp[6] = DFFE(AE2_header_0.timestamp[6]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L333 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1209 at LC6_10_U2
--operation mode is normal

VD1L333 = AE2_header_1.timestamp[6] & (AE2_rd_ptr[0] # AE2_header_0.timestamp[6]) # !AE2_header_1.timestamp[6] & !AE2_rd_ptr[0] & AE2_header_0.timestamp[6];


--VD1L433 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1210 at LC5_10_U2
--operation mode is normal

VD1L433 = VD1L994Q & (VD1_AnB & VD1L233 # !VD1_AnB & VD1L333);


--VD1L533 is daq:inst_daq|mem_interface:inst_mem_interface|i1520~1211 at LC10_2_T2
--operation mode is normal

VD1L533 = VD1L643 # !VD1L894Q & (VD1L433 # VD1L133);


--AE1_header_1.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[39] at LC3_4_T2
--operation mode is normal

AE1_header_1.timestamp[39]_lut_out = BE1_HEADER_data.timestamp[39]~reg0;
AE1_header_1.timestamp[39] = DFFE(AE1_header_1.timestamp[39]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[39] at LC5_3_T2
--operation mode is normal

AE1_header_0.timestamp[39]_lut_out = BE1_HEADER_data.timestamp[39]~reg0;
AE1_header_0.timestamp[39] = DFFE(AE1_header_0.timestamp[39]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L001 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1064 at LC8_4_T2
--operation mode is normal

VD1L001 = AE1_rd_ptr[0] & AE1_header_1.timestamp[39] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[39];


--AE2_header_1.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[39] at LC9_3_Y2
--operation mode is normal

AE2_header_1.timestamp[39]_lut_out = BE2_HEADER_data.timestamp[39]~reg0;
AE2_header_1.timestamp[39] = DFFE(AE2_header_1.timestamp[39]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[39] at LC8_3_Y2
--operation mode is normal

AE2_header_0.timestamp[39]_lut_out = BE2_HEADER_data.timestamp[39]~reg0;
AE2_header_0.timestamp[39] = DFFE(AE2_header_0.timestamp[39]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L101 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1065 at LC5_3_Y2
--operation mode is normal

VD1L101 = AE2_header_0.timestamp[39] & (AE2_header_1.timestamp[39] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[39] & AE2_header_1.timestamp[39] & AE2_rd_ptr[0];


--VD1L201 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1066 at LC7_4_T2
--operation mode is normal

VD1L201 = VD1_AnB & VD1L001 # !VD1_AnB & VD1L101;


--XC5_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7] at EC4_1_O2
XC5_q[7]_data_in = UD1L8Q;
XC5_q[7]_write_enable = AE1L821;
XC5_q[7]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[7]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[7]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[7] = MEMORY_SEGMENT(XC5_q[7]_data_in, XC5_q[7]_write_enable, XC5_q[7]_clock_0, , , , , , VCC, XC5_q[7]_write_address, XC5_q[7]_read_address);


--XC9_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7] at EC1_1_T2
XC9_q[7]_data_in = UD1L8Q;
XC9_q[7]_write_enable = AE2L821;
XC9_q[7]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[7]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[7]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[7] = MEMORY_SEGMENT(XC9_q[7]_data_in, XC9_q[7]_write_enable, XC9_q[7]_clock_0, , , , , , VCC, XC9_q[7]_write_address, XC9_q[7]_read_address);


--VD1L301 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1067 at LC5_4_T2
--operation mode is normal

VD1L301 = VD1_AnB & XC5_q[7] # !VD1_AnB & XC9_q[7];


--XC3_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7] at EC2_1_T3
XC3_q[7]_data_in = GE1L51;
XC3_q[7]_write_enable = AE1_i932;
XC3_q[7]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[7]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[7]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[7] = MEMORY_SEGMENT(XC3_q[7]_data_in, XC3_q[7]_write_enable, XC3_q[7]_clock_0, , , , , , VCC, XC3_q[7]_write_address, XC3_q[7]_read_address);


--XC7_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7] at EC2_1_T4
XC7_q[7]_data_in = GE2L51;
XC7_q[7]_write_enable = AE2_i932;
XC7_q[7]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[7]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[7]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[7] = MEMORY_SEGMENT(XC7_q[7]_data_in, XC7_q[7]_write_enable, XC7_q[7]_clock_0, , , , , , VCC, XC7_q[7]_write_address, XC7_q[7]_read_address);


--VD1L401 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1068 at LC6_4_T2
--operation mode is normal

VD1L401 = VD1L205Q & (VD1_AnB & XC3_q[7] # !VD1_AnB & XC7_q[7]);


--VD1L501 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1069 at LC10_4_T2
--operation mode is normal

VD1L501 = VD1L105Q & VD1L301 # !VD1L105Q & (VD1L05 # VD1L401);


--VD1L623 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1521 at LC9_4_T2
--operation mode is normal

VD1L623 = !VD1L994Q & (VD1L005Q & VD1L201 # !VD1L005Q & VD1L501);


--AE1_header_1.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[7] at LC3_10_U2
--operation mode is normal

AE1_header_1.timestamp[7]_lut_out = BE1_HEADER_data.timestamp[7]~reg0;
AE1_header_1.timestamp[7] = DFFE(AE1_header_1.timestamp[7]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[7] at LC9_10_U2
--operation mode is normal

AE1_header_0.timestamp[7]_lut_out = BE1_HEADER_data.timestamp[7]~reg0;
AE1_header_0.timestamp[7] = DFFE(AE1_header_0.timestamp[7]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L723 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1522 at LC2_10_U2
--operation mode is normal

VD1L723 = AE1_rd_ptr[0] & AE1_header_1.timestamp[7] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[7];


--AE2_header_1.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[7] at LC2_11_U2
--operation mode is normal

AE2_header_1.timestamp[7]_lut_out = BE2_HEADER_data.timestamp[7]~reg0;
AE2_header_1.timestamp[7] = DFFE(AE2_header_1.timestamp[7]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[7] at LC4_11_U2
--operation mode is normal

AE2_header_0.timestamp[7]_lut_out = BE2_HEADER_data.timestamp[7]~reg0;
AE2_header_0.timestamp[7] = DFFE(AE2_header_0.timestamp[7]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L823 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1523 at LC10_10_U2
--operation mode is normal

VD1L823 = AE2_header_0.timestamp[7] & (AE2_header_1.timestamp[7] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[7] & AE2_rd_ptr[0] & AE2_header_1.timestamp[7];


--VD1L923 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1524 at LC1_10_U2
--operation mode is normal

VD1L923 = VD1L994Q & (VD1_AnB & VD1L723 # !VD1_AnB & VD1L823);


--VD1L033 is daq:inst_daq|mem_interface:inst_mem_interface|i1519~1525 at LC2_4_T2
--operation mode is normal

VD1L033 = VD1L643 # !VD1L894Q & (VD1L923 # VD1L623);


--VD1L023 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1461 at LC5_7_R2
--operation mode is normal

VD1L023 = VD1L894Q & VD1L53 & (VD1L04 # VD1L93);


--AE1_header_1.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[40] at LC3_13_U2
--operation mode is normal

AE1_header_1.timestamp[40]_lut_out = BE1_HEADER_data.timestamp[40]~reg0;
AE1_header_1.timestamp[40] = DFFE(AE1_header_1.timestamp[40]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[40] at LC1_13_U2
--operation mode is normal

AE1_header_0.timestamp[40]_lut_out = BE1_HEADER_data.timestamp[40]~reg0;
AE1_header_0.timestamp[40] = DFFE(AE1_header_0.timestamp[40]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L39 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~945 at LC6_13_U2
--operation mode is normal

VD1L39 = AE1_header_0.timestamp[40] & (AE1_header_1.timestamp[40] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[40] & AE1_rd_ptr[0] & AE1_header_1.timestamp[40];


--AE2_header_1.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[40] at LC3_3_P2
--operation mode is normal

AE2_header_1.timestamp[40]_lut_out = BE2_HEADER_data.timestamp[40]~reg0;
AE2_header_1.timestamp[40] = DFFE(AE2_header_1.timestamp[40]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[40] at LC1_3_P2
--operation mode is normal

AE2_header_0.timestamp[40]_lut_out = BE2_HEADER_data.timestamp[40]~reg0;
AE2_header_0.timestamp[40] = DFFE(AE2_header_0.timestamp[40]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L49 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~946 at LC10_3_P2
--operation mode is normal

VD1L49 = AE2_header_1.timestamp[40] & (AE2_header_0.timestamp[40] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[40] & AE2_header_0.timestamp[40] & !AE2_rd_ptr[0];


--VD1L59 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~947 at LC5_7_U2
--operation mode is normal

VD1L59 = VD1_AnB & VD1L39 # !VD1_AnB & VD1L49;


--XC5_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8] at EC8_1_O2
XC5_q[8]_data_in = UD1L9Q;
XC5_q[8]_write_enable = AE1L821;
XC5_q[8]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[8]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[8]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[8] = MEMORY_SEGMENT(XC5_q[8]_data_in, XC5_q[8]_write_enable, XC5_q[8]_clock_0, , , , , , VCC, XC5_q[8]_write_address, XC5_q[8]_read_address);


--XC9_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8] at EC7_1_T2
XC9_q[8]_data_in = UD1L9Q;
XC9_q[8]_write_enable = AE2L821;
XC9_q[8]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[8]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[8]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[8] = MEMORY_SEGMENT(XC9_q[8]_data_in, XC9_q[8]_write_enable, XC9_q[8]_clock_0, , , , , , VCC, XC9_q[8]_write_address, XC9_q[8]_read_address);


--VD1L69 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~948 at LC4_7_U2
--operation mode is normal

VD1L69 = VD1_AnB & XC5_q[8] # !VD1_AnB & XC9_q[8];


--VD1L79 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~949 at LC7_7_U2
--operation mode is normal

VD1L79 = !VD1L205Q & (ZD2L01Q # !VD1L415Q);


--XC3_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8] at EC1_1_U3
XC3_q[8]_data_in = GE1L71;
XC3_q[8]_write_enable = AE1_i932;
XC3_q[8]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[8]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[8]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[8] = MEMORY_SEGMENT(XC3_q[8]_data_in, XC3_q[8]_write_enable, XC3_q[8]_clock_0, , , , , , VCC, XC3_q[8]_write_address, XC3_q[8]_read_address);


--XC7_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8] at EC3_1_V3
XC7_q[8]_data_in = GE2L71;
XC7_q[8]_write_enable = AE2_i932;
XC7_q[8]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[8]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[8]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[8] = MEMORY_SEGMENT(XC7_q[8]_data_in, XC7_q[8]_write_enable, XC7_q[8]_clock_0, , , , , , VCC, XC7_q[8]_write_address, XC7_q[8]_read_address);


--VD1L89 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~950 at LC10_7_U2
--operation mode is normal

VD1L89 = VD1L205Q & (VD1_AnB & XC3_q[8] # !VD1_AnB & XC7_q[8]);


--VD1L99 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~951 at LC2_7_U2
--operation mode is normal

VD1L99 = VD1L105Q & VD1L69 # !VD1L105Q & (VD1L79 # VD1L89);


--VD1L123 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1462 at LC6_7_U2
--operation mode is normal

VD1L123 = !VD1L994Q & (VD1L005Q & VD1L59 # !VD1L005Q & VD1L99);


--AE1_header_1.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[8] at LC4_8_U2
--operation mode is normal

AE1_header_1.timestamp[8]_lut_out = BE1_HEADER_data.timestamp[8]~reg0;
AE1_header_1.timestamp[8] = DFFE(AE1_header_1.timestamp[8]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[8] at LC1_8_U2
--operation mode is normal

AE1_header_0.timestamp[8]_lut_out = BE1_HEADER_data.timestamp[8]~reg0;
AE1_header_0.timestamp[8] = DFFE(AE1_header_0.timestamp[8]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L223 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1463 at LC6_8_U2
--operation mode is normal

VD1L223 = AE1_rd_ptr[0] & AE1_header_1.timestamp[8] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[8];


--AE2_header_1.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[8] at LC3_11_U2
--operation mode is normal

AE2_header_1.timestamp[8]_lut_out = BE2_HEADER_data.timestamp[8]~reg0;
AE2_header_1.timestamp[8] = DFFE(AE2_header_1.timestamp[8]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[8] at LC8_11_U2
--operation mode is normal

AE2_header_0.timestamp[8]_lut_out = BE2_HEADER_data.timestamp[8]~reg0;
AE2_header_0.timestamp[8] = DFFE(AE2_header_0.timestamp[8]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L323 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1464 at LC2_8_U2
--operation mode is normal

VD1L323 = AE2_header_1.timestamp[8] & (AE2_header_0.timestamp[8] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[8] & AE2_header_0.timestamp[8] & !AE2_rd_ptr[0];


--VD1L423 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1465 at LC7_8_U2
--operation mode is normal

VD1L423 = VD1L994Q & (VD1_AnB & VD1L223 # !VD1_AnB & VD1L323);


--VD1L523 is daq:inst_daq|mem_interface:inst_mem_interface|i1518~1466 at LC9_7_U2
--operation mode is normal

VD1L523 = VD1L023 # !VD1L894Q & (VD1L423 # VD1L123);


--AE1_header_1.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[41] at LC3_1_T2
--operation mode is normal

AE1_header_1.timestamp[41]_lut_out = BE1_HEADER_data.timestamp[41]~reg0;
AE1_header_1.timestamp[41] = DFFE(AE1_header_1.timestamp[41]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[41] at LC5_14_W2
--operation mode is normal

AE1_header_0.timestamp[41]_lut_out = BE1_HEADER_data.timestamp[41]~reg0;
AE1_header_0.timestamp[41] = DFFE(AE1_header_0.timestamp[41]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L78 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1064 at LC8_1_T2
--operation mode is normal

VD1L78 = AE1_rd_ptr[0] & AE1_header_1.timestamp[41] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[41];


--AE2_header_1.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[41] at LC10_5_N2
--operation mode is normal

AE2_header_1.timestamp[41]_lut_out = BE2_HEADER_data.timestamp[41]~reg0;
AE2_header_1.timestamp[41] = DFFE(AE2_header_1.timestamp[41]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[41] at LC3_5_N2
--operation mode is normal

AE2_header_0.timestamp[41]_lut_out = BE2_HEADER_data.timestamp[41]~reg0;
AE2_header_0.timestamp[41] = DFFE(AE2_header_0.timestamp[41]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L88 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1065 at LC5_5_N2
--operation mode is normal

VD1L88 = AE2_header_0.timestamp[41] & (AE2_header_1.timestamp[41] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[41] & AE2_header_1.timestamp[41] & AE2_rd_ptr[0];


--VD1L98 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1066 at LC2_1_T2
--operation mode is normal

VD1L98 = VD1_AnB & VD1L78 # !VD1_AnB & VD1L88;


--XC5_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9] at EC2_1_P2
XC5_q[9]_data_in = UD1L01Q;
XC5_q[9]_write_enable = AE1L821;
XC5_q[9]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[9]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[9]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[9] = MEMORY_SEGMENT(XC5_q[9]_data_in, XC5_q[9]_write_enable, XC5_q[9]_clock_0, , , , , , VCC, XC5_q[9]_write_address, XC5_q[9]_read_address);


--XC9_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9] at EC5_1_V2
XC9_q[9]_data_in = UD1L01Q;
XC9_q[9]_write_enable = AE2L821;
XC9_q[9]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[9]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[9]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[9] = MEMORY_SEGMENT(XC9_q[9]_data_in, XC9_q[9]_write_enable, XC9_q[9]_clock_0, , , , , , VCC, XC9_q[9]_write_address, XC9_q[9]_read_address);


--VD1L09 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1067 at LC10_1_T2
--operation mode is normal

VD1L09 = VD1_AnB & XC5_q[9] # !VD1_AnB & XC9_q[9];


--XC3_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9] at EC1_1_T3
XC3_q[9]_data_in = GE1L91;
XC3_q[9]_write_enable = AE1_i932;
XC3_q[9]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[9]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[9]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[9] = MEMORY_SEGMENT(XC3_q[9]_data_in, XC3_q[9]_write_enable, XC3_q[9]_clock_0, , , , , , VCC, XC3_q[9]_write_address, XC3_q[9]_read_address);


--XC7_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9] at EC1_1_T4
XC7_q[9]_data_in = GE2L91;
XC7_q[9]_write_enable = AE2_i932;
XC7_q[9]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[9]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[9]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[9] = MEMORY_SEGMENT(XC7_q[9]_data_in, XC7_q[9]_write_enable, XC7_q[9]_clock_0, , , , , , VCC, XC7_q[9]_write_address, XC7_q[9]_read_address);


--VD1L19 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1068 at LC7_1_T2
--operation mode is normal

VD1L19 = VD1L205Q & (VD1_AnB & XC3_q[9] # !VD1_AnB & XC7_q[9]);


--VD1L29 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1069 at LC6_1_T2
--operation mode is normal

VD1L29 = VD1L105Q & VD1L09 # !VD1L105Q & (VD1L05 # VD1L19);


--VD1L513 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1520 at LC9_1_T2
--operation mode is normal

VD1L513 = !VD1L994Q & (VD1L005Q & VD1L98 # !VD1L005Q & VD1L29);


--AE1_header_1.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[9] at LC10_8_U2
--operation mode is normal

AE1_header_1.timestamp[9]_lut_out = BE1_HEADER_data.timestamp[9]~reg0;
AE1_header_1.timestamp[9] = DFFE(AE1_header_1.timestamp[9]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[9] at LC8_8_U2
--operation mode is normal

AE1_header_0.timestamp[9]_lut_out = BE1_HEADER_data.timestamp[9]~reg0;
AE1_header_0.timestamp[9] = DFFE(AE1_header_0.timestamp[9]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L613 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1521 at LC9_8_U2
--operation mode is normal

VD1L613 = AE1_rd_ptr[0] & AE1_header_1.timestamp[9] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[9];


--AE2_header_1.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[9] at LC1_9_X2
--operation mode is normal

AE2_header_1.timestamp[9]_lut_out = BE2_HEADER_data.timestamp[9]~reg0;
AE2_header_1.timestamp[9] = DFFE(AE2_header_1.timestamp[9]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[9] at LC6_9_X2
--operation mode is normal

AE2_header_0.timestamp[9]_lut_out = BE2_HEADER_data.timestamp[9]~reg0;
AE2_header_0.timestamp[9] = DFFE(AE2_header_0.timestamp[9]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L713 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1522 at LC3_8_U2
--operation mode is normal

VD1L713 = AE2_rd_ptr[0] & AE2_header_1.timestamp[9] # !AE2_rd_ptr[0] & AE2_header_0.timestamp[9];


--VD1L813 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1523 at LC5_8_U2
--operation mode is normal

VD1L813 = VD1L994Q & (VD1_AnB & VD1L613 # !VD1_AnB & VD1L713);


--VD1L913 is daq:inst_daq|mem_interface:inst_mem_interface|i1517~1524 at LC5_1_T2
--operation mode is normal

VD1L913 = VD1L023 # !VD1L894Q & (VD1L813 # VD1L513);


--AE1_header_1.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[42] at LC3_2_X2
--operation mode is normal

AE1_header_1.timestamp[42]_lut_out = BE1_HEADER_data.timestamp[42]~reg0;
AE1_header_1.timestamp[42] = DFFE(AE1_header_1.timestamp[42]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[42] at LC9_3_T2
--operation mode is normal

AE1_header_0.timestamp[42]_lut_out = BE1_HEADER_data.timestamp[42]~reg0;
AE1_header_0.timestamp[42] = DFFE(AE1_header_0.timestamp[42]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L18 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1064 at LC9_2_X2
--operation mode is normal

VD1L18 = AE1_header_0.timestamp[42] & (AE1_header_1.timestamp[42] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[42] & AE1_header_1.timestamp[42] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[42] at LC8_8_N2
--operation mode is normal

AE2_header_1.timestamp[42]_lut_out = BE2_HEADER_data.timestamp[42]~reg0;
AE2_header_1.timestamp[42] = DFFE(AE2_header_1.timestamp[42]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[42] at LC3_8_N2
--operation mode is normal

AE2_header_0.timestamp[42]_lut_out = BE2_HEADER_data.timestamp[42]~reg0;
AE2_header_0.timestamp[42] = DFFE(AE2_header_0.timestamp[42]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L28 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1065 at LC6_8_N2
--operation mode is normal

VD1L28 = AE2_header_0.timestamp[42] & (AE2_header_1.timestamp[42] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[42] & AE2_header_1.timestamp[42] & AE2_rd_ptr[0];


--VD1L38 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1066 at LC6_2_X2
--operation mode is normal

VD1L38 = VD1_AnB & VD1L18 # !VD1_AnB & VD1L28;


--XC5_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10] at EC6_1_P2
XC5_q[10]_data_in = UD1L11Q;
XC5_q[10]_write_enable = AE1L821;
XC5_q[10]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[10]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[10]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[10] = MEMORY_SEGMENT(XC5_q[10]_data_in, XC5_q[10]_write_enable, XC5_q[10]_clock_0, , , , , , VCC, XC5_q[10]_write_address, XC5_q[10]_read_address);


--XC9_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10] at EC4_1_V2
XC9_q[10]_data_in = UD1L11Q;
XC9_q[10]_write_enable = AE2L821;
XC9_q[10]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[10]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[10]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[10] = MEMORY_SEGMENT(XC9_q[10]_data_in, XC9_q[10]_write_enable, XC9_q[10]_clock_0, , , , , , VCC, XC9_q[10]_write_address, XC9_q[10]_read_address);


--VD1L48 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1067 at LC2_2_X2
--operation mode is normal

VD1L48 = VD1_AnB & XC5_q[10] # !VD1_AnB & XC9_q[10];


--XC3_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10] at EC3_1_U2
XC3_q[10]_data_in = ~GND;
XC3_q[10]_write_enable = AE1_i932;
XC3_q[10]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[10]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[10]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[10] = MEMORY_SEGMENT(XC3_q[10]_data_in, XC3_q[10]_write_enable, XC3_q[10]_clock_0, , , , , , VCC, XC3_q[10]_write_address, XC3_q[10]_read_address);


--XC7_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10] at EC2_1_Z2
XC7_q[10]_data_in = ~GND;
XC7_q[10]_write_enable = AE2_i932;
XC7_q[10]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[10]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[10]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[10] = MEMORY_SEGMENT(XC7_q[10]_data_in, XC7_q[10]_write_enable, XC7_q[10]_clock_0, , , , , , VCC, XC7_q[10]_write_address, XC7_q[10]_read_address);


--VD1L58 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1068 at LC10_2_X2
--operation mode is normal

VD1L58 = VD1L205Q & (VD1_AnB & XC3_q[10] # !VD1_AnB & XC7_q[10]);


--VD1L68 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1069 at LC8_2_X2
--operation mode is normal

VD1L68 = VD1L105Q & VD1L48 # !VD1L105Q & (VD1L58 # VD1L05);


--VD1L013 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1520 at LC5_2_X2
--operation mode is normal

VD1L013 = !VD1L994Q & (VD1L005Q & VD1L38 # !VD1L005Q & VD1L68);


--AE1_header_1.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[10] at LC6_10_X2
--operation mode is normal

AE1_header_1.timestamp[10]_lut_out = BE1_HEADER_data.timestamp[10]~reg0;
AE1_header_1.timestamp[10] = DFFE(AE1_header_1.timestamp[10]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[10] at LC5_10_X2
--operation mode is normal

AE1_header_0.timestamp[10]_lut_out = BE1_HEADER_data.timestamp[10]~reg0;
AE1_header_0.timestamp[10] = DFFE(AE1_header_0.timestamp[10]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L113 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1521 at LC1_10_X2
--operation mode is normal

VD1L113 = AE1_header_0.timestamp[10] & (AE1_header_1.timestamp[10] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[10] & AE1_header_1.timestamp[10] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[10] at LC4_9_X2
--operation mode is normal

AE2_header_1.timestamp[10]_lut_out = BE2_HEADER_data.timestamp[10]~reg0;
AE2_header_1.timestamp[10] = DFFE(AE2_header_1.timestamp[10]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[10] at LC10_9_X2
--operation mode is normal

AE2_header_0.timestamp[10]_lut_out = BE2_HEADER_data.timestamp[10]~reg0;
AE2_header_0.timestamp[10] = DFFE(AE2_header_0.timestamp[10]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L213 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1522 at LC10_10_X2
--operation mode is normal

VD1L213 = AE2_header_1.timestamp[10] & (AE2_header_0.timestamp[10] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[10] & AE2_header_0.timestamp[10] & !AE2_rd_ptr[0];


--VD1L313 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1523 at LC8_10_X2
--operation mode is normal

VD1L313 = VD1L994Q & (VD1_AnB & VD1L113 # !VD1_AnB & VD1L213);


--VD1L413 is daq:inst_daq|mem_interface:inst_mem_interface|i1516~1524 at LC4_2_X2
--operation mode is normal

VD1L413 = VD1L023 # !VD1L894Q & (VD1L313 # VD1L013);


--AE1_header_1.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[43] at LC3_3_X2
--operation mode is normal

AE1_header_1.timestamp[43]_lut_out = BE1_HEADER_data.timestamp[43]~reg0;
AE1_header_1.timestamp[43] = DFFE(AE1_header_1.timestamp[43]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[43] at LC9_5_X2
--operation mode is normal

AE1_header_0.timestamp[43]_lut_out = BE1_HEADER_data.timestamp[43]~reg0;
AE1_header_0.timestamp[43] = DFFE(AE1_header_0.timestamp[43]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L57 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1064 at LC1_3_X2
--operation mode is normal

VD1L57 = AE1_header_0.timestamp[43] & (AE1_header_1.timestamp[43] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[43] & AE1_header_1.timestamp[43] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[43] at LC10_9_R2
--operation mode is normal

AE2_header_1.timestamp[43]_lut_out = BE2_HEADER_data.timestamp[43]~reg0;
AE2_header_1.timestamp[43] = DFFE(AE2_header_1.timestamp[43]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[43] at LC7_9_R2
--operation mode is normal

AE2_header_0.timestamp[43]_lut_out = BE2_HEADER_data.timestamp[43]~reg0;
AE2_header_0.timestamp[43] = DFFE(AE2_header_0.timestamp[43]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L67 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1065 at LC5_9_R2
--operation mode is normal

VD1L67 = AE2_rd_ptr[0] & AE2_header_1.timestamp[43] # !AE2_rd_ptr[0] & AE2_header_0.timestamp[43];


--VD1L77 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1066 at LC2_3_X2
--operation mode is normal

VD1L77 = VD1_AnB & VD1L57 # !VD1_AnB & VD1L67;


--XC5_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11] at EC5_1_P2
XC5_q[11]_data_in = ~GND;
XC5_q[11]_write_enable = AE1L821;
XC5_q[11]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[11]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[11]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[11] = MEMORY_SEGMENT(XC5_q[11]_data_in, XC5_q[11]_write_enable, XC5_q[11]_clock_0, , , , , , VCC, XC5_q[11]_write_address, XC5_q[11]_read_address);


--XC9_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11] at EC8_1_V2
XC9_q[11]_data_in = ~GND;
XC9_q[11]_write_enable = AE2L821;
XC9_q[11]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[11]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[11]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[11] = MEMORY_SEGMENT(XC9_q[11]_data_in, XC9_q[11]_write_enable, XC9_q[11]_clock_0, , , , , , VCC, XC9_q[11]_write_address, XC9_q[11]_read_address);


--VD1L87 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1067 at LC10_3_X2
--operation mode is normal

VD1L87 = VD1_AnB & XC5_q[11] # !VD1_AnB & XC9_q[11];


--XC3_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11] at EC4_1_U2
XC3_q[11]_data_in = ~GND;
XC3_q[11]_write_enable = AE1_i932;
XC3_q[11]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[11]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[11]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[11] = MEMORY_SEGMENT(XC3_q[11]_data_in, XC3_q[11]_write_enable, XC3_q[11]_clock_0, , , , , , VCC, XC3_q[11]_write_address, XC3_q[11]_read_address);


--XC7_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11] at EC1_1_Z2
XC7_q[11]_data_in = ~GND;
XC7_q[11]_write_enable = AE2_i932;
XC7_q[11]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[11]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[11]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[11] = MEMORY_SEGMENT(XC7_q[11]_data_in, XC7_q[11]_write_enable, XC7_q[11]_clock_0, , , , , , VCC, XC7_q[11]_write_address, XC7_q[11]_read_address);


--VD1L97 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1068 at LC7_3_X2
--operation mode is normal

VD1L97 = VD1L205Q & (VD1_AnB & XC3_q[11] # !VD1_AnB & XC7_q[11]);


--VD1L08 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1069 at LC6_3_X2
--operation mode is normal

VD1L08 = VD1L105Q & VD1L87 # !VD1L105Q & (VD1L05 # VD1L97);


--VD1L503 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1520 at LC9_3_X2
--operation mode is normal

VD1L503 = !VD1L994Q & (VD1L005Q & VD1L77 # !VD1L005Q & VD1L08);


--AE1_header_1.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[11] at LC7_10_X2
--operation mode is normal

AE1_header_1.timestamp[11]_lut_out = BE1_HEADER_data.timestamp[11]~reg0;
AE1_header_1.timestamp[11] = DFFE(AE1_header_1.timestamp[11]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[11] at LC4_10_X2
--operation mode is normal

AE1_header_0.timestamp[11]_lut_out = BE1_HEADER_data.timestamp[11]~reg0;
AE1_header_0.timestamp[11] = DFFE(AE1_header_0.timestamp[11]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L603 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1521 at LC3_10_X2
--operation mode is normal

VD1L603 = AE1_header_0.timestamp[11] & (AE1_header_1.timestamp[11] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[11] & AE1_header_1.timestamp[11] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[11] at LC3_9_X2
--operation mode is normal

AE2_header_1.timestamp[11]_lut_out = BE2_HEADER_data.timestamp[11]~reg0;
AE2_header_1.timestamp[11] = DFFE(AE2_header_1.timestamp[11]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[11] at LC5_9_X2
--operation mode is normal

AE2_header_0.timestamp[11]_lut_out = BE2_HEADER_data.timestamp[11]~reg0;
AE2_header_0.timestamp[11] = DFFE(AE2_header_0.timestamp[11]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L703 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1522 at LC2_10_X2
--operation mode is normal

VD1L703 = AE2_header_1.timestamp[11] & (AE2_header_0.timestamp[11] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[11] & AE2_header_0.timestamp[11] & !AE2_rd_ptr[0];


--VD1L803 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1523 at LC9_10_X2
--operation mode is normal

VD1L803 = VD1L994Q & (VD1_AnB & VD1L603 # !VD1_AnB & VD1L703);


--VD1L903 is daq:inst_daq|mem_interface:inst_mem_interface|i1515~1524 at LC4_3_X2
--operation mode is normal

VD1L903 = VD1L023 # !VD1L894Q & (VD1L803 # VD1L503);


--AE1_header_1.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[44] at LC3_1_U2
--operation mode is normal

AE1_header_1.timestamp[44]_lut_out = BE1_HEADER_data.timestamp[44]~reg0;
AE1_header_1.timestamp[44] = DFFE(AE1_header_1.timestamp[44]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[44] at LC3_5_X2
--operation mode is normal

AE1_header_0.timestamp[44]_lut_out = BE1_HEADER_data.timestamp[44]~reg0;
AE1_header_0.timestamp[44] = DFFE(AE1_header_0.timestamp[44]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L96 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1064 at LC5_1_U2
--operation mode is normal

VD1L96 = AE1_rd_ptr[0] & AE1_header_1.timestamp[44] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[44];


--AE2_header_1.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[44] at LC9_11_R2
--operation mode is normal

AE2_header_1.timestamp[44]_lut_out = BE2_HEADER_data.timestamp[44]~reg0;
AE2_header_1.timestamp[44] = DFFE(AE2_header_1.timestamp[44]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[44] at LC2_11_R2
--operation mode is normal

AE2_header_0.timestamp[44]_lut_out = BE2_HEADER_data.timestamp[44]~reg0;
AE2_header_0.timestamp[44] = DFFE(AE2_header_0.timestamp[44]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L07 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1065 at LC6_11_R2
--operation mode is normal

VD1L07 = AE2_header_0.timestamp[44] & (AE2_header_1.timestamp[44] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[44] & AE2_header_1.timestamp[44] & AE2_rd_ptr[0];


--VD1L17 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1066 at LC2_1_U2
--operation mode is normal

VD1L17 = VD1_AnB & VD1L96 # !VD1_AnB & VD1L07;


--XC5_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12] at EC7_1_P2
XC5_q[12]_data_in = ~GND;
XC5_q[12]_write_enable = AE1L821;
XC5_q[12]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[12]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[12]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[12] = MEMORY_SEGMENT(XC5_q[12]_data_in, XC5_q[12]_write_enable, XC5_q[12]_clock_0, , , , , , VCC, XC5_q[12]_write_address, XC5_q[12]_read_address);


--XC9_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12] at EC7_1_V2
XC9_q[12]_data_in = ~GND;
XC9_q[12]_write_enable = AE2L821;
XC9_q[12]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[12]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[12]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[12] = MEMORY_SEGMENT(XC9_q[12]_data_in, XC9_q[12]_write_enable, XC9_q[12]_clock_0, , , , , , VCC, XC9_q[12]_write_address, XC9_q[12]_read_address);


--VD1L27 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1067 at LC10_1_U2
--operation mode is normal

VD1L27 = VD1_AnB & XC5_q[12] # !VD1_AnB & XC9_q[12];


--XC3_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12] at EC4_1_U3
XC3_q[12]_data_in = ~GND;
XC3_q[12]_write_enable = AE1_i932;
XC3_q[12]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[12]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[12]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[12] = MEMORY_SEGMENT(XC3_q[12]_data_in, XC3_q[12]_write_enable, XC3_q[12]_clock_0, , , , , , VCC, XC3_q[12]_write_address, XC3_q[12]_read_address);


--XC7_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12] at EC1_1_V3
XC7_q[12]_data_in = ~GND;
XC7_q[12]_write_enable = AE2_i932;
XC7_q[12]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[12]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[12]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[12] = MEMORY_SEGMENT(XC7_q[12]_data_in, XC7_q[12]_write_enable, XC7_q[12]_clock_0, , , , , , VCC, XC7_q[12]_write_address, XC7_q[12]_read_address);


--VD1L37 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1068 at LC6_1_U2
--operation mode is normal

VD1L37 = VD1L205Q & (VD1_AnB & XC3_q[12] # !VD1_AnB & XC7_q[12]);


--VD1L47 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1069 at LC9_1_U2
--operation mode is normal

VD1L47 = VD1L105Q & VD1L27 # !VD1L105Q & (VD1L05 # VD1L37);


--VD1L992 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1594 at LC8_1_U2
--operation mode is normal

VD1L992 = !VD1L994Q & (VD1L005Q & VD1L17 # !VD1L005Q & VD1L47);


--AE1_header_1.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[12] at LC2_8_X2
--operation mode is normal

AE1_header_1.timestamp[12]_lut_out = BE1_HEADER_data.timestamp[12]~reg0;
AE1_header_1.timestamp[12] = DFFE(AE1_header_1.timestamp[12]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[12] at LC10_8_X2
--operation mode is normal

AE1_header_0.timestamp[12]_lut_out = BE1_HEADER_data.timestamp[12]~reg0;
AE1_header_0.timestamp[12] = DFFE(AE1_header_0.timestamp[12]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L003 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1595 at LC4_8_X2
--operation mode is normal

VD1L003 = AE1_header_0.timestamp[12] & (AE1_header_1.timestamp[12] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[12] & AE1_header_1.timestamp[12] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[12] at LC7_9_X2
--operation mode is normal

AE2_header_1.timestamp[12]_lut_out = BE2_HEADER_data.timestamp[12]~reg0;
AE2_header_1.timestamp[12] = DFFE(AE2_header_1.timestamp[12]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[12] at LC9_9_X2
--operation mode is normal

AE2_header_0.timestamp[12]_lut_out = BE2_HEADER_data.timestamp[12]~reg0;
AE2_header_0.timestamp[12] = DFFE(AE2_header_0.timestamp[12]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L103 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1596 at LC6_8_X2
--operation mode is normal

VD1L103 = AE2_header_1.timestamp[12] & (AE2_rd_ptr[0] # AE2_header_0.timestamp[12]) # !AE2_header_1.timestamp[12] & !AE2_rd_ptr[0] & AE2_header_0.timestamp[12];


--VD1L203 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1597 at LC8_8_X2
--operation mode is normal

VD1L203 = VD1L994Q & (VD1_AnB & VD1L003 # !VD1_AnB & VD1L103);


--VD1L303 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1598 at LC4_1_U2
--operation mode is normal

VD1L303 = VD1L792 # !VD1L894Q & (VD1L203 # VD1L992);


--AE1_header_1.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[45] at LC3_15_U2
--operation mode is normal

AE1_header_1.timestamp[45]_lut_out = BE1_HEADER_data.timestamp[45]~reg0;
AE1_header_1.timestamp[45] = DFFE(AE1_header_1.timestamp[45]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[45] at LC3_3_U2
--operation mode is normal

AE1_header_0.timestamp[45]_lut_out = BE1_HEADER_data.timestamp[45]~reg0;
AE1_header_0.timestamp[45] = DFFE(AE1_header_0.timestamp[45]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L36 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~835 at LC9_3_U2
--operation mode is normal

VD1L36 = AE1_rd_ptr[0] & AE1_header_1.timestamp[45] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[45];


--AE2_header_1.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[45] at LC2_4_U2
--operation mode is normal

AE2_header_1.timestamp[45]_lut_out = BE2_HEADER_data.timestamp[45]~reg0;
AE2_header_1.timestamp[45] = DFFE(AE2_header_1.timestamp[45]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[45] at LC8_4_U2
--operation mode is normal

AE2_header_0.timestamp[45]_lut_out = BE2_HEADER_data.timestamp[45]~reg0;
AE2_header_0.timestamp[45] = DFFE(AE2_header_0.timestamp[45]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L46 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~836 at LC5_4_U2
--operation mode is normal

VD1L46 = AE2_header_0.timestamp[45] & (AE2_header_1.timestamp[45] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[45] & AE2_header_1.timestamp[45] & AE2_rd_ptr[0];


--VD1L56 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~837 at LC1_3_U2
--operation mode is normal

VD1L56 = VD1L36 & (VD1_AnB # VD1L46) # !VD1L36 & !VD1_AnB & VD1L46;


--XC5_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13] at EC4_1_P2
XC5_q[13]_data_in = ~GND;
XC5_q[13]_write_enable = AE1L821;
XC5_q[13]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[13]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[13]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[13] = MEMORY_SEGMENT(XC5_q[13]_data_in, XC5_q[13]_write_enable, XC5_q[13]_clock_0, , , , , , VCC, XC5_q[13]_write_address, XC5_q[13]_read_address);


--XC9_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13] at EC2_1_V2
XC9_q[13]_data_in = ~GND;
XC9_q[13]_write_enable = AE2L821;
XC9_q[13]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[13]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[13]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[13] = MEMORY_SEGMENT(XC9_q[13]_data_in, XC9_q[13]_write_enable, XC9_q[13]_clock_0, , , , , , VCC, XC9_q[13]_write_address, XC9_q[13]_read_address);


--VD1L66 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~838 at LC2_3_U2
--operation mode is normal

VD1L66 = VD1_AnB & XC5_q[13] # !VD1_AnB & XC9_q[13];


--XC3_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13] at EC2_1_U3
XC3_q[13]_data_in = ~GND;
XC3_q[13]_write_enable = AE1_i932;
XC3_q[13]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[13]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[13]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[13] = MEMORY_SEGMENT(XC3_q[13]_data_in, XC3_q[13]_write_enable, XC3_q[13]_clock_0, , , , , , VCC, XC3_q[13]_write_address, XC3_q[13]_read_address);


--XC7_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13] at EC2_1_V3
XC7_q[13]_data_in = ~GND;
XC7_q[13]_write_enable = AE2_i932;
XC7_q[13]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[13]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[13]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[13] = MEMORY_SEGMENT(XC7_q[13]_data_in, XC7_q[13]_write_enable, XC7_q[13]_clock_0, , , , , , VCC, XC7_q[13]_write_address, XC7_q[13]_read_address);


--VD1L76 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~839 at LC7_3_U2
--operation mode is normal

VD1L76 = VD1L205Q & (VD1_AnB & XC3_q[13] # !VD1_AnB & XC7_q[13]);


--VD1L86 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~840 at LC6_3_U2
--operation mode is normal

VD1L86 = VD1L105Q & VD1L66 # !VD1L105Q & (VD1L951 # VD1L76);


--VD1L292 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1206 at LC10_3_U2
--operation mode is normal

VD1L292 = !VD1L994Q & (VD1L005Q & VD1L56 # !VD1L005Q & VD1L86);


--AE1_header_1.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[13] at LC3_8_X2
--operation mode is normal

AE1_header_1.timestamp[13]_lut_out = BE1_HEADER_data.timestamp[13]~reg0;
AE1_header_1.timestamp[13] = DFFE(AE1_header_1.timestamp[13]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[13] at LC9_8_X2
--operation mode is normal

AE1_header_0.timestamp[13]_lut_out = BE1_HEADER_data.timestamp[13]~reg0;
AE1_header_0.timestamp[13] = DFFE(AE1_header_0.timestamp[13]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L392 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1207 at LC5_8_X2
--operation mode is normal

VD1L392 = AE1_header_0.timestamp[13] & (AE1_header_1.timestamp[13] # !AE1_rd_ptr[0]) # !AE1_header_0.timestamp[13] & AE1_header_1.timestamp[13] & AE1_rd_ptr[0];


--AE2_header_1.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[13] at LC2_9_X2
--operation mode is normal

AE2_header_1.timestamp[13]_lut_out = BE2_HEADER_data.timestamp[13]~reg0;
AE2_header_1.timestamp[13] = DFFE(AE2_header_1.timestamp[13]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[13] at LC8_9_X2
--operation mode is normal

AE2_header_0.timestamp[13]_lut_out = BE2_HEADER_data.timestamp[13]~reg0;
AE2_header_0.timestamp[13] = DFFE(AE2_header_0.timestamp[13]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L492 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1208 at LC1_8_X2
--operation mode is normal

VD1L492 = AE2_header_0.timestamp[13] & (AE2_header_1.timestamp[13] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[13] & AE2_rd_ptr[0] & AE2_header_1.timestamp[13];


--VD1L592 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1209 at LC7_8_X2
--operation mode is normal

VD1L592 = VD1L994Q & (VD1_AnB & VD1L392 # !VD1_AnB & VD1L492);


--VD1L692 is daq:inst_daq|mem_interface:inst_mem_interface|i1513~1210 at LC8_3_U2
--operation mode is normal

VD1L692 = VD1L792 # !VD1L894Q & (VD1L592 # VD1L292);


--AE1_header_1.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[46] at LC3_5_U2
--operation mode is normal

AE1_header_1.timestamp[46]_lut_out = BE1_HEADER_data.timestamp[46]~reg0;
AE1_header_1.timestamp[46] = DFFE(AE1_header_1.timestamp[46]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[46] at LC1_6_U2
--operation mode is normal

AE1_header_0.timestamp[46]_lut_out = BE1_HEADER_data.timestamp[46]~reg0;
AE1_header_0.timestamp[46] = DFFE(AE1_header_0.timestamp[46]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L75 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~1064 at LC2_6_U2
--operation mode is normal

VD1L75 = AE1_rd_ptr[0] & AE1_header_1.timestamp[46] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[46];


--AE2_header_1.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[46] at LC9_11_S2
--operation mode is normal

AE2_header_1.timestamp[46]_lut_out = BE2_HEADER_data.timestamp[46]~reg0;
AE2_header_1.timestamp[46] = DFFE(AE2_header_1.timestamp[46]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[46] at LC3_11_S2
--operation mode is normal

AE2_header_0.timestamp[46]_lut_out = BE2_HEADER_data.timestamp[46]~reg0;
AE2_header_0.timestamp[46] = DFFE(AE2_header_0.timestamp[46]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L85 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~1065 at LC6_11_S2
--operation mode is normal

VD1L85 = AE2_header_0.timestamp[46] & (AE2_header_1.timestamp[46] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[46] & AE2_header_1.timestamp[46] & AE2_rd_ptr[0];


--VD1L95 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~1066 at LC5_6_U2
--operation mode is normal

VD1L95 = VD1_AnB & VD1L75 # !VD1_AnB & VD1L85;


--XC5_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14] at EC8_1_P2
XC5_q[14]_data_in = ~GND;
XC5_q[14]_write_enable = AE1L821;
XC5_q[14]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[14]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[14]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[14] = MEMORY_SEGMENT(XC5_q[14]_data_in, XC5_q[14]_write_enable, XC5_q[14]_clock_0, , , , , , VCC, XC5_q[14]_write_address, XC5_q[14]_read_address);


--XC9_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14] at EC1_1_V2
XC9_q[14]_data_in = ~GND;
XC9_q[14]_write_enable = AE2L821;
XC9_q[14]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[14]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[14]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[14] = MEMORY_SEGMENT(XC9_q[14]_data_in, XC9_q[14]_write_enable, XC9_q[14]_clock_0, , , , , , VCC, XC9_q[14]_write_address, XC9_q[14]_read_address);


--VD1L06 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~1067 at LC4_6_U2
--operation mode is normal

VD1L06 = VD1_AnB & XC5_q[14] # !VD1_AnB & XC9_q[14];


--XC3_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14] at EC1_1_U2
XC3_q[14]_data_in = ~GND;
XC3_q[14]_write_enable = AE1_i932;
XC3_q[14]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[14]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[14]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[14] = MEMORY_SEGMENT(XC3_q[14]_data_in, XC3_q[14]_write_enable, XC3_q[14]_clock_0, , , , , , VCC, XC3_q[14]_write_address, XC3_q[14]_read_address);


--XC7_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14] at EC4_1_Z2
XC7_q[14]_data_in = ~GND;
XC7_q[14]_write_enable = AE2_i932;
XC7_q[14]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[14]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[14]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[14] = MEMORY_SEGMENT(XC7_q[14]_data_in, XC7_q[14]_write_enable, XC7_q[14]_clock_0, , , , , , VCC, XC7_q[14]_write_address, XC7_q[14]_read_address);


--VD1L16 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~1068 at LC3_6_U2
--operation mode is normal

VD1L16 = VD1L205Q & (VD1_AnB & XC3_q[14] # !VD1_AnB & XC7_q[14]);


--VD1L26 is daq:inst_daq|mem_interface:inst_mem_interface|i1446~1069 at LC6_6_U2
--operation mode is normal

VD1L26 = VD1L105Q & VD1L06 # !VD1L105Q & (VD1L05 # VD1L16);


--VD1L782 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1520 at LC9_6_U2
--operation mode is normal

VD1L782 = !VD1L994Q & (VD1L005Q & VD1L95 # !VD1L005Q & VD1L26);


--AE1_header_1.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[14] at LC9_7_P2
--operation mode is normal

AE1_header_1.timestamp[14]_lut_out = BE1_HEADER_data.timestamp[14]~reg0;
AE1_header_1.timestamp[14] = DFFE(AE1_header_1.timestamp[14]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[14] at LC4_7_P2
--operation mode is normal

AE1_header_0.timestamp[14]_lut_out = BE1_HEADER_data.timestamp[14]~reg0;
AE1_header_0.timestamp[14] = DFFE(AE1_header_0.timestamp[14]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L882 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1521 at LC7_7_P2
--operation mode is normal

VD1L882 = AE1_rd_ptr[0] & AE1_header_1.timestamp[14] # !AE1_rd_ptr[0] & AE1_header_0.timestamp[14];


--AE2_header_1.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[14] at LC1_8_P2
--operation mode is normal

AE2_header_1.timestamp[14]_lut_out = BE2_HEADER_data.timestamp[14]~reg0;
AE2_header_1.timestamp[14] = DFFE(AE2_header_1.timestamp[14]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[14] at LC6_8_P2
--operation mode is normal

AE2_header_0.timestamp[14]_lut_out = BE2_HEADER_data.timestamp[14]~reg0;
AE2_header_0.timestamp[14] = DFFE(AE2_header_0.timestamp[14]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L982 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1522 at LC2_8_P2
--operation mode is normal

VD1L982 = AE2_header_1.timestamp[14] & (AE2_header_0.timestamp[14] # AE2_rd_ptr[0]) # !AE2_header_1.timestamp[14] & AE2_header_0.timestamp[14] & !AE2_rd_ptr[0];


--VD1L092 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1523 at LC2_7_P2
--operation mode is normal

VD1L092 = VD1L994Q & (VD1_AnB & VD1L882 # !VD1_AnB & VD1L982);


--VD1L192 is daq:inst_daq|mem_interface:inst_mem_interface|i1512~1524 at LC10_6_U2
--operation mode is normal

VD1L192 = VD1L792 # !VD1L894Q & (VD1L092 # VD1L782);


--RE1_q[0] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC12_1_I2
RE1_q[0]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[0]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[0] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[0]_write_address, RE1_q[0]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0] at LC8_8_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[0]_lut_out = TE1_MASTERHWDATA[0];
K1_DAQ_ctrl_local.trigger_enable[0] = DFFE(K1_DAQ_ctrl_local.trigger_enable[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--LE1L34Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[10]~reg0 at LC3_15_I1
--operation mode is normal

LE1L34Q_lut_out = LE1L12 & (TE1_MASTERHADDR[10] # LE1L34Q & !LE1L42) # !LE1L12 & LE1L34Q & !LE1L42;
LE1L34Q = DFFE(LE1L34Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L54Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[12]~reg0 at LC6_13_I1
--operation mode is normal

LE1L54Q_lut_out = LE1L12 & (TE1_MASTERHADDR[12] # LE1L54Q & !LE1L42) # !LE1L12 & LE1L54Q & !LE1L42;
LE1L54Q = DFFE(LE1L54Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L64Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[13]~reg0 at LC3_13_I1
--operation mode is normal

LE1L64Q_lut_out = LE1L42 & LE1L12 & TE1_MASTERHADDR[13] # !LE1L42 & (LE1L64Q # LE1L12 & TE1_MASTERHADDR[13]);
LE1L64Q = DFFE(LE1L64Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L44Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[11]~reg0 at LC6_11_I1
--operation mode is normal

LE1L44Q_lut_out = TE1_MASTERHADDR[11] & (LE1L12 # LE1L44Q & !LE1L42) # !TE1_MASTERHADDR[11] & LE1L44Q & !LE1L42;
LE1L44Q = DFFE(LE1L44Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L24Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[9]~reg0 at LC2_13_I1
--operation mode is normal

LE1L24Q_lut_out = LE1L12 & (TE1_MASTERHADDR[9] # LE1L24Q & !LE1L42) # !LE1L12 & LE1L24Q & !LE1L42;
LE1L24Q = DFFE(LE1L24Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L372 is slaveregister:inst_slaveregister|i38~3 at LC8_11_I1
--operation mode is normal

K1L372 = !LE1L24Q & !LE1L64Q & !LE1L54Q & !LE1L44Q;


--K1_i38 is slaveregister:inst_slaveregister|i38 at LC2_8_I2
--operation mode is normal

K1_i38 = LE1L34Q # !K1L372;


--LE1L04Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[7]~reg0 at LC5_13_I1
--operation mode is normal

LE1L04Q_lut_out = LE1L42 & LE1L12 & TE1_MASTERHADDR[7] # !LE1L42 & (LE1L04Q # LE1L12 & TE1_MASTERHADDR[7]);
LE1L04Q = DFFE(LE1L04Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L14Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[8]~reg0 at LC1_13_I1
--operation mode is normal

LE1L14Q_lut_out = LE1L42 & TE1_MASTERHADDR[8] & LE1L12 # !LE1L42 & (LE1L14Q # TE1_MASTERHADDR[8] & LE1L12);
LE1L14Q = DFFE(LE1L14Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L93Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[6]~reg0 at LC4_13_I1
--operation mode is normal

LE1L93Q_lut_out = LE1L42 & LE1L12 & TE1_MASTERHADDR[6] # !LE1L42 & (LE1L93Q # LE1L12 & TE1_MASTERHADDR[6]);
LE1L93Q = DFFE(LE1L93Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L872 is slaveregister:inst_slaveregister|i306~30 at LC8_5_I3
--operation mode is normal

K1L872 = !LE1L93Q & !LE1L14Q;


--K1_i306 is slaveregister:inst_slaveregister|i306 at LC1_5_I3
--operation mode is normal

K1_i306 = LE1L04Q # !K1L872 # !K1L372 # !LE1L34Q;


--LE1L73Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[4]~reg0 at LC8_13_I1
--operation mode is normal

LE1L73Q_lut_out = LE1L42 & LE1L12 & TE1_MASTERHADDR[4] # !LE1L42 & (LE1L73Q # LE1L12 & TE1_MASTERHADDR[4]);
LE1L73Q = DFFE(LE1L73Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L53Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[2]~reg0 at LC9_13_I1
--operation mode is normal

LE1L53Q_lut_out = LE1L42 & LE1L12 & TE1_MASTERHADDR[2] # !LE1L42 & (LE1L53Q # LE1L12 & TE1_MASTERHADDR[2]);
LE1L53Q = DFFE(LE1L53Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L83Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[5]~reg0 at LC7_13_I1
--operation mode is normal

LE1L83Q_lut_out = LE1L12 & (TE1_MASTERHADDR[5] # LE1L83Q & !LE1L42) # !LE1L12 & LE1L83Q & !LE1L42;
LE1L83Q = DFFE(LE1L83Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L63Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[3]~reg0 at LC10_13_I1
--operation mode is normal

LE1L63Q_lut_out = LE1L12 & (TE1_MASTERHADDR[3] # !LE1L42 & LE1L63Q) # !LE1L12 & !LE1L42 & LE1L63Q;
LE1L63Q = DFFE(LE1L63Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L082 is slaveregister:inst_slaveregister|i334~17 at LC3_15_I3
--operation mode is normal

K1L082 = !LE1L63Q & !LE1L83Q;


--K1_i150 is slaveregister:inst_slaveregister|i150 at LC5_8_G3
--operation mode is normal

K1_i150 = K1_i306 # LE1L73Q # LE1L53Q # !K1L082;


--K1L009 is slaveregister:inst_slaveregister|i4516~121 at LC6_8_I2
--operation mode is normal

K1L009 = K1_i38 & !K1_i150 & K1_DAQ_ctrl_local.trigger_enable[0] # !K1_i38 & RE1_q[0];


--K1_DAQ_ctrl_local.enable_DAQ is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ at LC3_4_V2
--operation mode is normal

K1_DAQ_ctrl_local.enable_DAQ_lut_out = TE1_MASTERHWDATA[0];
K1_DAQ_ctrl_local.enable_DAQ = DFFE(K1_DAQ_ctrl_local.enable_DAQ_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1L813 is slaveregister:inst_slaveregister|i3205~26 at LC6_8_G3
--operation mode is normal

K1L813 = LE1L73Q & !LE1L53Q;


--K1_i334 is slaveregister:inst_slaveregister|i334 at LC8_8_G3
--operation mode is normal

K1_i334 = K1_i306 # LE1L63Q # LE1L83Q # !K1L813;


--K1L109 is slaveregister:inst_slaveregister|i4516~122 at LC2_14_I3
--operation mode is normal

K1L109 = K1_i150 & !K1_i334 & (LE1L34Q # !K1L372);


--K1L209 is slaveregister:inst_slaveregister|i4516~123 at LC3_4_I3
--operation mode is normal

K1L209 = K1L009 # K1_DAQ_ctrl_local.enable_DAQ & K1L109;


--K1L128 is slaveregister:inst_slaveregister|i4488~603 at LC5_14_I3
--operation mode is normal

K1L128 = K1_i150 & K1_i334 & (LE1L34Q # !K1L372);

--K1L338 is slaveregister:inst_slaveregister|i4488~622 at LC5_14_I3
--operation mode is normal

K1L338 = K1_i150 & K1_i334 & (LE1L34Q # !K1L372);


--K1L182 is slaveregister:inst_slaveregister|i426~39 at LC6_2_G3
--operation mode is normal

K1L182 = !LE1L63Q & LE1L83Q;


--K1L598 is slaveregister:inst_slaveregister|i4515~124 at LC9_2_G3
--operation mode is normal

K1L598 = K1_i306 # LE1L53Q & LE1L73Q # !K1L182;


--K1L782 is slaveregister:inst_slaveregister|i910~30 at LC2_5_I3
--operation mode is normal

K1L782 = LE1L14Q # !LE1L93Q;


--K1_i910 is slaveregister:inst_slaveregister|i910 at LC10_5_I3
--operation mode is normal

K1_i910 = LE1L04Q # K1L782 # !K1L372 # !LE1L34Q;


--K1L092 is slaveregister:inst_slaveregister|i931~28 at LC5_9_I3
--operation mode is normal

K1L092 = LE1L83Q & !LE1L63Q & !LE1L73Q & !K1_i910;


--K1_CS_ctrl_local.CS_time[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0] at LC4_13_I3
--operation mode is normal

K1_CS_ctrl_local.CS_time[0]_lut_out = TE1_MASTERHWDATA[0];
K1_CS_ctrl_local.CS_time[0] = DFFE(K1_CS_ctrl_local.CS_time[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_enable[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[0] at LC7_10_G3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[0]_lut_out = TE1_MASTERHWDATA[0];
K1_CS_ctrl_local.CS_enable[0] = DFFE(K1_CS_ctrl_local.CS_enable[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L897 is slaveregister:inst_slaveregister|i4324~507 at LC6_13_I3
--operation mode is normal

K1L897 = K1_CS_ctrl_local.CS_time[0] & (LE1L53Q # K1_CS_ctrl_local.CS_enable[0]) # !K1_CS_ctrl_local.CS_time[0] & !LE1L53Q & K1_CS_ctrl_local.CS_enable[0];


--K1L997 is slaveregister:inst_slaveregister|i4324~508 at LC9_4_I3
--operation mode is normal

K1L997 = LE1L53Q & P23_sload_path[32] # !LE1L53Q & P23_sload_path[0];


--K1_i763 is slaveregister:inst_slaveregister|i763 at LC7_6_I3
--operation mode is normal

K1_i763 = LE1L73Q # LE1L83Q # LE1L63Q # K1_i910;

--K1L582 is slaveregister:inst_slaveregister|i763~29 at LC7_6_I3
--operation mode is normal

K1L582 = LE1L73Q # LE1L83Q # LE1L63Q # K1_i910;


--K1L008 is slaveregister:inst_slaveregister|i4324~509 at LC6_4_I3
--operation mode is normal

K1L008 = K1_i763 & K1L897 & K1L092 # !K1_i763 & K1L997;


--K1_i924 is slaveregister:inst_slaveregister|i924 at LC3_9_I3
--operation mode is normal

K1_i924 = LE1L73Q # K1_i910 # !LE1L83Q;


--K1L297 is slaveregister:inst_slaveregister|i4323~231 at LC7_3_C3
--operation mode is normal

K1L297 = K1_i763 & (K1_i924 # LE1L53Q & LE1L63Q);

--K1L797 is slaveregister:inst_slaveregister|i4323~237 at LC7_3_C3
--operation mode is normal

K1L797 = K1_i763 & (K1_i924 # LE1L53Q & LE1L63Q);


--K1L592 is slaveregister:inst_slaveregister|i1427~35 at LC10_16_I1
--operation mode is normal

K1L592 = LE1L04Q & !LE1L73Q & !LE1L93Q & !LE1L14Q;


--K1L003 is slaveregister:inst_slaveregister|i1504~29 at LC8_16_I1
--operation mode is normal

K1L003 = LE1L34Q & !LE1L63Q & K1L372 & K1L592;


--K1L692 is slaveregister:inst_slaveregister|i1427~36 at LC3_16_I1
--operation mode is normal

K1L692 = LE1L53Q # LE1L83Q # !LE1L63Q;


--K1_i1427 is slaveregister:inst_slaveregister|i1427 at LC6_16_I1
--operation mode is normal

K1_i1427 = K1L692 # !LE1L34Q # !K1L592 # !K1L372;

--K1L892 is slaveregister:inst_slaveregister|i1427~39 at LC6_16_I1
--operation mode is normal

K1L892 = K1L692 # !LE1L34Q # !K1L592 # !K1L372;


--H1_RM_sn_data[0] is rate_meters:inst_rate_meters|RM_sn_data[0] at LC5_11_K3
--operation mode is normal

H1_RM_sn_data[0]_lut_out = H1_RM_sn_data_int[0];
H1_RM_sn_data[0] = DFFE(H1_RM_sn_data[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1_RM_ctrl_local.rm_sn_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0] at LC8_16_K1
--operation mode is normal

K1_RM_ctrl_local.rm_sn_enable[0]_lut_out = TE1_MASTERHWDATA[0];
K1_RM_ctrl_local.rm_sn_enable[0] = DFFE(K1_RM_ctrl_local.rm_sn_enable[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L669);


--K1L656 is slaveregister:inst_slaveregister|i4164~577 at LC3_4_K1
--operation mode is normal

K1L656 = K1_RM_ctrl_local.rm_sn_enable[0] & (H1_RM_sn_data[0] # !LE1L53Q) # !K1_RM_ctrl_local.rm_sn_enable[0] & LE1L53Q & H1_RM_sn_data[0];


--K1L756 is slaveregister:inst_slaveregister|i4164~578 at LC7_4_K1
--operation mode is normal

K1L756 = K1_i1427 & K1L003 & LE1L83Q & K1L656;


--K1L792 is slaveregister:inst_slaveregister|i1427~37 at LC1_16_I1
--operation mode is normal

K1L792 = K1L372 & LE1L34Q & K1L592;


--H1_RM_rate_SPE[0] is rate_meters:inst_rate_meters|RM_rate_SPE[0] at LC4_16_T1
--operation mode is normal

H1_RM_rate_SPE[0]_lut_out = P03_q[0];
H1_RM_rate_SPE[0] = DFFE(H1_RM_rate_SPE[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0] at LC5_15_G1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_enable[0]_lut_out = TE1_MASTERHWDATA[0];
K1_RM_ctrl_local.rm_rate_enable[0] = DFFE(K1_RM_ctrl_local.rm_rate_enable[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L856 is slaveregister:inst_slaveregister|i4164~579 at LC3_11_T1
--operation mode is normal

K1L856 = LE1L53Q & H1_RM_rate_SPE[0] # !LE1L53Q & K1_RM_ctrl_local.rm_rate_enable[0];


--K1L956 is slaveregister:inst_slaveregister|i4164~580 at LC8_11_T1
--operation mode is normal

K1L956 = !LE1L83Q & !LE1L63Q & K1L792 & K1L856;


--H1_RM_rate_MPE[0] is rate_meters:inst_rate_meters|RM_rate_MPE[0] at LC7_4_I3
--operation mode is normal

H1_RM_rate_MPE[0]_lut_out = P92_q[0];
H1_RM_rate_MPE[0] = DFFE(H1_RM_rate_MPE[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L545 is slaveregister:inst_slaveregister|i4099~307 at LC5_11_I3
--operation mode is normal

K1L545 = !LE1L53Q & LE1L63Q;


--K1L066 is slaveregister:inst_slaveregister|i4164~581 at LC9_5_G3
--operation mode is normal

K1L066 = K1L545 & !LE1L83Q & !K1L003 & K1L792;


--K1L166 is slaveregister:inst_slaveregister|i4164~582 at LC5_4_I3
--operation mode is normal

K1L166 = K1L956 # K1L756 # H1_RM_rate_MPE[0] & K1L066;


--K1L108 is slaveregister:inst_slaveregister|i4324~510 at LC8_4_I3
--operation mode is normal

K1L108 = K1L008 # K1L297 & (K1L466 # K1L166);


--RE1_q[1] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC10_1_I2
RE1_q[1]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[1]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[1] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[1]_write_address, RE1_q[1]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[1] at LC7_9_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[1]_lut_out = TE1_MASTERHWDATA[1];
K1_DAQ_ctrl_local.trigger_enable[1] = DFFE(K1_DAQ_ctrl_local.trigger_enable[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L698 is slaveregister:inst_slaveregister|i4515~125 at LC3_9_I2
--operation mode is normal

K1L698 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[1] & !K1_i150 # !K1_i38 & RE1_q[1];


--K1_DAQ_ctrl_local.enable_AB[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[0] at LC2_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.enable_AB[0]_lut_out = TE1_MASTERHWDATA[1];
K1_DAQ_ctrl_local.enable_AB[0] = DFFE(K1_DAQ_ctrl_local.enable_AB[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1L798 is slaveregister:inst_slaveregister|i4515~126 at LC9_9_I2
--operation mode is normal

K1L798 = K1L698 # K1L109 & K1_DAQ_ctrl_local.enable_AB[0];


--K1L898 is slaveregister:inst_slaveregister|i4515~127 at LC2_7_G3
--operation mode is normal

K1L898 = K1L598 & K1_i334 & K1_i38 & K1_i150;

--K1L998 is slaveregister:inst_slaveregister|i4515~130 at LC2_7_G3
--operation mode is normal

K1L998 = K1L598 & K1_i334 & K1_i38 & K1_i150;


--H1_RM_sn_data[1] is rate_meters:inst_rate_meters|RM_sn_data[1] at LC5_14_K3
--operation mode is normal

H1_RM_sn_data[1]_lut_out = H1_RM_sn_data_int[1];
H1_RM_sn_data[1] = DFFE(H1_RM_sn_data[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1_RM_ctrl_local.rm_sn_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[1] at LC10_16_K1
--operation mode is normal

K1_RM_ctrl_local.rm_sn_enable[1]_lut_out = TE1_MASTERHWDATA[1];
K1_RM_ctrl_local.rm_sn_enable[1] = DFFE(K1_RM_ctrl_local.rm_sn_enable[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L669);


--K1L645 is slaveregister:inst_slaveregister|i4099~308 at LC4_13_I4
--operation mode is normal

K1L645 = K1_RM_ctrl_local.rm_sn_enable[1] & (H1_RM_sn_data[1] # !LE1L53Q) # !K1_RM_ctrl_local.rm_sn_enable[1] & LE1L53Q & H1_RM_sn_data[1];


--K1L745 is slaveregister:inst_slaveregister|i4099~309 at LC7_13_I4
--operation mode is normal

K1L745 = LE1L83Q & K1_i1427 & K1L003 & K1L645;


--H1_RM_rate_MPE[1] is rate_meters:inst_rate_meters|RM_rate_MPE[1] at LC2_10_N1
--operation mode is normal

H1_RM_rate_MPE[1]_lut_out = P92_q[1];
H1_RM_rate_MPE[1] = DFFE(H1_RM_rate_MPE[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L845 is slaveregister:inst_slaveregister|i4099~310 at LC5_13_I4
--operation mode is normal

K1L845 = !LE1L83Q & K1L545 & H1_RM_rate_MPE[1] & K1L792;


--K1L203 is slaveregister:inst_slaveregister|i1656~21 at LC4_16_I1
--operation mode is normal

K1L203 = !LE1L04Q & K1L372 & LE1L34Q & LE1L14Q;


--K1L945 is slaveregister:inst_slaveregister|i4099~311 at LC5_16_I1
--operation mode is normal

K1L945 = LE1L83Q # LE1L73Q # LE1L93Q # !K1L203;


--K1L055 is slaveregister:inst_slaveregister|i4099~312 at LC6_13_I4
--operation mode is normal

K1L055 = K1L845 # K1L745 # !K1L945 & K1L555;


--K1_i1504 is slaveregister:inst_slaveregister|i1504 at LC7_3_G3
--operation mode is normal

K1_i1504 = LE1L63Q # !K1L792 # !LE1L83Q;


--K1L208 is slaveregister:inst_slaveregister|i4324~511 at LC2_8_I3
--operation mode is normal

K1L208 = LE1L63Q & LE1L53Q;


--K1L155 is slaveregister:inst_slaveregister|i4099~313 at LC5_15_N1
--operation mode is normal

K1L155 = K1_i1427 & K1_i1504 & (K1L208 # K1L945);


--T1_inst16[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[1] at LC5_9_A3
--operation mode is normal

T1_inst16[1]_lut_out = P91_q[1];
T1_inst16[1] = DFFE(T1_inst16[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_i1663 is slaveregister:inst_slaveregister|i1663 at LC9_12_B1
--operation mode is normal

K1_i1663 = LE1L93Q # LE1L83Q # !K1L203;


--K1_i1947 is slaveregister:inst_slaveregister|i1947 at LC6_7_A1
--operation mode is normal

K1_i1947 = LE1L73Q # K1_i1663 # !LE1L63Q;


--K1L214 is slaveregister:inst_slaveregister|i3907~534 at LC7_7_A1
--operation mode is normal

K1L214 = K1L614 # T1_inst16[1] & !K1_i1947 & LE1L53Q;


--K1L255 is slaveregister:inst_slaveregister|i4099~314 at LC9_15_N1
--operation mode is normal

K1L255 = K1L055 # K1L155 & (K1L214 # K1L514);


--H1_RM_rate_SPE[1] is rate_meters:inst_rate_meters|RM_rate_SPE[1] at LC3_13_T1
--operation mode is normal

H1_RM_rate_SPE[1]_lut_out = P03_q[1];
H1_RM_rate_SPE[1] = DFFE(H1_RM_rate_SPE[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[1] at LC10_15_G1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_enable[1]_lut_out = TE1_MASTERHWDATA[1];
K1_RM_ctrl_local.rm_rate_enable[1] = DFFE(K1_RM_ctrl_local.rm_rate_enable[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L556 is slaveregister:inst_slaveregister|i4163~150 at LC8_15_N1
--operation mode is normal

K1L556 = LE1L53Q & H1_RM_rate_SPE[1] # !LE1L53Q & K1_RM_ctrl_local.rm_rate_enable[1];


--K1_i1240 is slaveregister:inst_slaveregister|i1240 at LC2_3_G3
--operation mode is normal

K1_i1240 = LE1L83Q # LE1L63Q # !K1L792;

--K1L392 is slaveregister:inst_slaveregister|i1240~29 at LC2_3_G3
--operation mode is normal

K1L392 = LE1L83Q # LE1L63Q # !K1L792;


--K1L397 is slaveregister:inst_slaveregister|i4323~232 at LC10_15_N1
--operation mode is normal

K1L397 = K1L297 & (K1_i1240 & K1L255 # !K1_i1240 & K1L556);


--K1_CS_ctrl_local.CS_time[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[1] at LC8_5_C3
--operation mode is normal

K1_CS_ctrl_local.CS_time[1]_lut_out = TE1_MASTERHWDATA[1];
K1_CS_ctrl_local.CS_time[1] = DFFE(K1_CS_ctrl_local.CS_time[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L497 is slaveregister:inst_slaveregister|i4323~233 at LC6_9_I2
--operation mode is normal

K1L497 = K1_CS_ctrl_local.CS_time[1] & (LE1L53Q # K1_CS_ctrl_local.CS_enable[1]) # !K1_CS_ctrl_local.CS_time[1] & !LE1L53Q & K1_CS_ctrl_local.CS_enable[1];


--K1L597 is slaveregister:inst_slaveregister|i4323~234 at LC10_9_I2
--operation mode is normal

K1L597 = LE1L53Q & P23_sload_path[33] # !LE1L53Q & P23_sload_path[1];


--K1L697 is slaveregister:inst_slaveregister|i4323~235 at LC8_9_I2
--operation mode is normal

K1L697 = K1_i763 & K1L092 & K1L497 # !K1_i763 & K1L597;


--RE1_q[2] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC6_1_I2
RE1_q[2]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[2]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[2] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[2]_write_address, RE1_q[2]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[2] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[2] at LC9_10_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[2]_lut_out = TE1_MASTERHWDATA[2];
K1_DAQ_ctrl_local.trigger_enable[2] = DFFE(K1_DAQ_ctrl_local.trigger_enable[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L098 is slaveregister:inst_slaveregister|i4514~134 at LC1_10_I2
--operation mode is normal

K1L098 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[2] & !K1_i150 # !K1_i38 & RE1_q[2];


--K1L198 is slaveregister:inst_slaveregister|i4514~135 at LC10_2_G3
--operation mode is normal

K1L198 = K1L182 & !K1_i306 & LE1L53Q & !LE1L73Q;


--K1L298 is slaveregister:inst_slaveregister|i4514~136 at LC2_1_A2
--operation mode is normal

K1L298 = K1L198 & TD1L581Q & (LE1L34Q # !K1L372);


--K1_DAQ_ctrl_local.enable_AB[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[1] at LC6_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.enable_AB[1]_lut_out = TE1_MASTERHWDATA[2];
K1_DAQ_ctrl_local.enable_AB[1] = DFFE(K1_DAQ_ctrl_local.enable_AB[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1L398 is slaveregister:inst_slaveregister|i4514~137 at LC6_4_A3
--operation mode is normal

K1L398 = K1L098 # K1L298 # K1_DAQ_ctrl_local.enable_AB[1] & K1L109;


--K1L287 is slaveregister:inst_slaveregister|i4322~417 at LC2_4_A3
--operation mode is normal

K1L287 = K1L082 & !K1_i910 & !LE1L73Q & P23_sload_path[2];


--K1L557 is slaveregister:inst_slaveregister|i4318~186 at LC8_9_I3
--operation mode is normal

K1L557 = !LE1L73Q & !LE1L63Q & LE1L83Q & !K1_i910;

--K1L567 is slaveregister:inst_slaveregister|i4318~200 at LC8_9_I3
--operation mode is normal

K1L567 = !LE1L73Q & !LE1L63Q & LE1L83Q & !K1_i910;


--K1L387 is slaveregister:inst_slaveregister|i4322~418 at LC4_4_A3
--operation mode is normal

K1L387 = !LE1L53Q & (K1L287 # K1_CS_ctrl_local.CS_enable[2] & K1L557);


--H1_RM_rate_MPE[2] is rate_meters:inst_rate_meters|RM_rate_MPE[2] at LC4_10_N1
--operation mode is normal

H1_RM_rate_MPE[2]_lut_out = P92_q[2];
H1_RM_rate_MPE[2] = DFFE(H1_RM_rate_MPE[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L982 is slaveregister:inst_slaveregister|i924~58 at LC8_12_G3
--operation mode is normal

K1L982 = LE1L73Q # !LE1L83Q;


--K1L487 is slaveregister:inst_slaveregister|i4322~419 at LC5_4_G3
--operation mode is normal

K1L487 = K1L218 & (K1_i910 # LE1L73Q # !K1L082);

--K1L197 is slaveregister:inst_slaveregister|i4322~430 at LC5_4_G3
--operation mode is normal

K1L197 = K1L218 & (K1_i910 # LE1L73Q # !K1L082);


--K1L587 is slaveregister:inst_slaveregister|i4322~420 at LC1_4_A3
--operation mode is normal

K1L587 = K1L387 # K1L487 & H1_RM_rate_MPE[2] & K1L066;


--K1_CS_ctrl_local.CS_time[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[2] at LC3_16_G3
--operation mode is normal

K1_CS_ctrl_local.CS_time[2]_lut_out = TE1_MASTERHWDATA[2];
K1_CS_ctrl_local.CS_time[2] = DFFE(K1_CS_ctrl_local.CS_time[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--H1_RM_rate_SPE[2] is rate_meters:inst_rate_meters|RM_rate_SPE[2] at LC9_16_T1
--operation mode is normal

H1_RM_rate_SPE[2]_lut_out = P03_q[2];
H1_RM_rate_SPE[2] = DFFE(H1_RM_rate_SPE[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L687 is slaveregister:inst_slaveregister|i4322~421 at LC4_16_G3
--operation mode is normal

K1L687 = K1L092 & K1_CS_ctrl_local.CS_time[2] # !K1L092 & H1_RM_rate_SPE[2] & !K1_i1240;


--K1L787 is slaveregister:inst_slaveregister|i4322~422 at LC8_4_A3
--operation mode is normal

K1L787 = K1L687 & (K1_i763 # P23_sload_path[34]) # !K1L687 & !K1_i763 & P23_sload_path[34];


--K1L887 is slaveregister:inst_slaveregister|i4322~423 at LC3_4_A3
--operation mode is normal

K1L887 = K1L587 # LE1L53Q & K1L787;


--RE1_q[3] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC13_1_I2
RE1_q[3]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[3]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[3] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[3]_write_address, RE1_q[3]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[3] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[3] at LC5_10_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[3]_lut_out = TE1_MASTERHWDATA[3];
K1_DAQ_ctrl_local.trigger_enable[3] = DFFE(K1_DAQ_ctrl_local.trigger_enable[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L688 is slaveregister:inst_slaveregister|i4513~69 at LC3_1_I3
--operation mode is normal

K1L688 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[3] & !K1_i150 # !K1_i38 & RE1_q[3];


--K1L788 is slaveregister:inst_slaveregister|i4513~70 at LC5_1_I3
--operation mode is normal

K1L788 = K1L688 # K1_i38 & K1L198 & TD1L681Q;


--K1_CS_ctrl_local.CS_time[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[3] at LC10_13_I3
--operation mode is normal

K1_CS_ctrl_local.CS_time[3]_lut_out = TE1_MASTERHWDATA[3];
K1_CS_ctrl_local.CS_time[3] = DFFE(K1_CS_ctrl_local.CS_time[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--H1_RM_rate_SPE[3] is rate_meters:inst_rate_meters|RM_rate_SPE[3] at LC6_4_T1
--operation mode is normal

H1_RM_rate_SPE[3]_lut_out = P03_q[3];
H1_RM_rate_SPE[3] = DFFE(H1_RM_rate_SPE[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L677 is slaveregister:inst_slaveregister|i4321~599 at LC4_1_I3
--operation mode is normal

K1L677 = K1L092 & K1_CS_ctrl_local.CS_time[3] # !K1L092 & !K1_i1240 & H1_RM_rate_SPE[3];


--K1L777 is slaveregister:inst_slaveregister|i4321~600 at LC10_1_I3
--operation mode is normal

K1L777 = K1_i763 & K1L677 # !K1_i763 & P23_sload_path[35];


--K1L877 is slaveregister:inst_slaveregister|i4321~601 at LC2_1_I3
--operation mode is normal

K1L877 = K1_i763 & K1_CS_ctrl_local.CS_enable[3] & K1L092 # !K1_i763 & P23_sload_path[3];


--K1L977 is slaveregister:inst_slaveregister|i4321~602 at LC6_1_I3
--operation mode is normal

K1L977 = LE1L53Q & K1L777 # !LE1L53Q & K1L877;


--H1_RM_rate_MPE[3] is rate_meters:inst_rate_meters|RM_rate_MPE[3] at LC3_10_N1
--operation mode is normal

H1_RM_rate_MPE[3]_lut_out = P92_q[3];
H1_RM_rate_MPE[3] = DFFE(H1_RM_rate_MPE[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L435 is slaveregister:inst_slaveregister|i4097~1018 at LC8_10_N1
--operation mode is normal

K1L435 = K1L545 & K1L792 & !LE1L83Q & H1_RM_rate_MPE[3];


--H1_RM_sn_data[3] is rate_meters:inst_rate_meters|RM_sn_data[3] at LC5_10_K3
--operation mode is normal

H1_RM_sn_data[3]_lut_out = H1_RM_sn_data_int[3];
H1_RM_sn_data[3] = DFFE(H1_RM_sn_data[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L535 is slaveregister:inst_slaveregister|i4097~1019 at LC7_14_A1
--operation mode is normal

K1L535 = LE1L83Q & K1L792 & !LE1L63Q & H1_RM_sn_data[3];


--VB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15 at LC8_8_B1
--operation mode is normal

VB1L1 = P9_pre_out[15] # VB1_or_node[0][6] # P9_pre_out[14];


--K1L635 is slaveregister:inst_slaveregister|i4097~1020 at LC5_14_A1
--operation mode is normal

K1L635 = !LE1L63Q & !K1L945 & K1_i1504 & VB1L1;


--K1L735 is slaveregister:inst_slaveregister|i4097~1021 at LC4_14_A1
--operation mode is normal

K1L735 = K1L435 # LE1L53Q & (K1L635 # K1L535);


--K1L405 is slaveregister:inst_slaveregister|i4094~724 at LC1_6_I3
--operation mode is normal

K1L405 = K1_i1427 & K1_i1504 & (K1L945 # LE1L63Q);


--K1L713 is slaveregister:inst_slaveregister|i2990~14 at LC3_7_K1
--operation mode is normal

K1L713 = !LE1L63Q & LE1L73Q;


--K1L974 is slaveregister:inst_slaveregister|i3978~24 at LC9_12_G1
--operation mode is normal

K1L974 = K1L713 & K1L203 & !LE1L93Q & LE1L83Q;


--K1_COMM_ctrl_local.id[35] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[35] at LC7_12_H1
--operation mode is normal

K1_COMM_ctrl_local.id[35]_lut_out = TE1_MASTERHWDATA[3];
K1_COMM_ctrl_local.id[35] = DFFE(K1_COMM_ctrl_local.id[35]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[3] at LC10_10_I2
--operation mode is normal

K1_COMM_ctrl_local.id[3]_lut_out = TE1_MASTERHWDATA[3];
K1_COMM_ctrl_local.id[3] = DFFE(K1_COMM_ctrl_local.id[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L983 is slaveregister:inst_slaveregister|i3809~694 at LC7_6_B1
--operation mode is normal

K1L983 = K1_COMM_ctrl_local.id[35] & (LE1L53Q # K1_COMM_ctrl_local.id[3]) # !K1_COMM_ctrl_local.id[35] & !LE1L53Q & K1_COMM_ctrl_local.id[3];


--K1L093 is slaveregister:inst_slaveregister|i3809~695 at LC3_6_B1
--operation mode is normal

K1L093 = LE1L53Q & P7_sload_path[3] # !LE1L53Q & P9_pre_out[3];


--K1L903 is slaveregister:inst_slaveregister|i2300~35 at LC1_11_G1
--operation mode is normal

K1L903 = !LE1L73Q # !LE1L63Q;


--K1_i2300 is slaveregister:inst_slaveregister|i2300 at LC7_12_G1
--operation mode is normal

K1_i2300 = LE1L93Q # LE1L83Q # K1L903 # !K1L203;


--K1L193 is slaveregister:inst_slaveregister|i3809~696 at LC2_6_B1
--operation mode is normal

K1L193 = K1_i2300 & K1L974 & K1L983 # !K1_i2300 & K1L093;


--K1L693 is slaveregister:inst_slaveregister|i3810~802 at LC3_4_B1
--operation mode is normal

K1L693 = !K1L974 & (K1_i1663 # !LE1L63Q # !LE1L73Q);


--K1L413 is slaveregister:inst_slaveregister|i2768~23 at LC2_3_I1
--operation mode is normal

K1L413 = LE1L83Q # !LE1L93Q;


--K1L204 is slaveregister:inst_slaveregister|i3811~519 at LC6_6_G1
--operation mode is normal

K1L204 = !K1L413 & K1L203 & !LE1L73Q & LE1L63Q;

--K1L114 is slaveregister:inst_slaveregister|i3811~532 at LC6_6_G1
--operation mode is normal

K1L114 = !K1L413 & K1L203 & !LE1L73Q & LE1L63Q;


--K1_COMPR_ctrl_local.ATWDb2thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[3] at LC5_7_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[3]_lut_out = TE1_MASTERHWDATA[3];
K1_COMPR_ctrl_local.ATWDb2thres[3] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[3] at LC7_7_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[3]_lut_out = TE1_MASTERHWDATA[3];
K1_COMPR_ctrl_local.ATWDb0thres[3] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L293 is slaveregister:inst_slaveregister|i3809~697 at LC9_7_H1
--operation mode is normal

K1L293 = K1_COMPR_ctrl_local.ATWDb0thres[3] & (K1_COMPR_ctrl_local.ATWDb2thres[3] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb0thres[3] & LE1L53Q & K1_COMPR_ctrl_local.ATWDb2thres[3];


--K1_COMPR_ctrl_local.ATWDa2thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[3] at LC7_3_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[3]_lut_out = TE1_MASTERHWDATA[3];
K1_COMPR_ctrl_local.ATWDa2thres[3] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa0thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[3] at LC1_3_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[3]_lut_out = TE1_MASTERHWDATA[3];
K1_COMPR_ctrl_local.ATWDa0thres[3] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L393 is slaveregister:inst_slaveregister|i3809~698 at LC9_3_B1
--operation mode is normal

K1L393 = LE1L53Q & K1_COMPR_ctrl_local.ATWDa2thres[3] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDa0thres[3];


--K1L493 is slaveregister:inst_slaveregister|i3809~699 at LC4_3_B1
--operation mode is normal

K1L493 = K1L204 & (K1L393 # K1L883 & K1L293) # !K1L204 & K1L883 & K1L293;


--K1L835 is slaveregister:inst_slaveregister|i4097~1022 at LC3_3_B1
--operation mode is normal

K1L835 = K1L184 & (K1L193 # K1L693 & K1L493);


--K1_COMM_ctrl_local.rx_tail[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[3] at LC3_7_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[3]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[3] # !K1L809 & K1_COMM_ctrl_local.rx_tail[3]);
K1_COMM_ctrl_local.rx_tail[3] = DFFE(K1_COMM_ctrl_local.rx_tail[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L935 is slaveregister:inst_slaveregister|i4097~1023 at LC9_7_M1
--operation mode is normal

K1L935 = P01_q[3] & (K1_COMM_ctrl_local.rx_tail[3] # LE1L53Q) # !P01_q[3] & K1_COMM_ctrl_local.rx_tail[3] & !LE1L53Q;


--K1L045 is slaveregister:inst_slaveregister|i4097~1024 at LC5_7_M1
--operation mode is normal

K1L045 = !K1_i1663 & !LE1L63Q & LE1L73Q & K1L935;


--T1_inst16[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[3] at LC3_14_A1
--operation mode is normal

T1_inst16[3]_lut_out = P91_q[3];
T1_inst16[3] = DFFE(T1_inst16[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[3] at LC8_14_A1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[3]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[3] # !K1L709 & K1_COMM_ctrl_local.tx_head[3]);
K1_COMM_ctrl_local.tx_head[3] = DFFE(K1_COMM_ctrl_local.tx_head[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L145 is slaveregister:inst_slaveregister|i4097~1025 at LC6_14_A1
--operation mode is normal

K1L145 = K1_COMM_ctrl_local.tx_head[3] & (T1_inst16[3] # !LE1L53Q) # !K1_COMM_ctrl_local.tx_head[3] & LE1L53Q & T1_inst16[3];


--K1L245 is slaveregister:inst_slaveregister|i4097~1026 at LC10_14_A1
--operation mode is normal

K1L245 = K1L045 # LE1L63Q & !K1L945 & K1L145;


--K1L345 is slaveregister:inst_slaveregister|i4097~1027 at LC1_14_A1
--operation mode is normal

K1L345 = K1L735 # K1L405 & (K1L245 # K1L835);


--K1L087 is slaveregister:inst_slaveregister|i4321~603 at LC9_1_I3
--operation mode is normal

K1L087 = K1L977 # K1L345 & K1L487 & K1_i1240;


--RE1_q[4] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC3_1_I2
RE1_q[4]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[4]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[4] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[4]_write_address, RE1_q[4]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[4] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[4] at LC7_9_M2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[4]_lut_out = TE1_MASTERHWDATA[4];
K1_DAQ_ctrl_local.trigger_enable[4] = DFFE(K1_DAQ_ctrl_local.trigger_enable[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L488 is slaveregister:inst_slaveregister|i4512~65 at LC3_2_I3
--operation mode is normal

K1L488 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[4] & !K1_i150 # !K1_i38 & RE1_q[4];


--K1L588 is slaveregister:inst_slaveregister|i4512~66 at LC8_2_I3
--operation mode is normal

K1L588 = K1L488 # K1_i38 & K1L198 & TD1L781Q;


--K1_CS_ctrl_local.CS_time[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[4] at LC9_13_I3
--operation mode is normal

K1_CS_ctrl_local.CS_time[4]_lut_out = TE1_MASTERHWDATA[4];
K1_CS_ctrl_local.CS_time[4] = DFFE(K1_CS_ctrl_local.CS_time[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--H1_RM_rate_SPE[4] is rate_meters:inst_rate_meters|RM_rate_SPE[4] at LC2_4_T1
--operation mode is normal

H1_RM_rate_SPE[4]_lut_out = P03_q[4];
H1_RM_rate_SPE[4] = DFFE(H1_RM_rate_SPE[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L177 is slaveregister:inst_slaveregister|i4320~596 at LC7_2_I3
--operation mode is normal

K1L177 = K1L092 & K1_CS_ctrl_local.CS_time[4] # !K1L092 & !K1_i1240 & H1_RM_rate_SPE[4];


--K1L277 is slaveregister:inst_slaveregister|i4320~597 at LC5_2_I3
--operation mode is normal

K1L277 = K1_i763 & K1L177 # !K1_i763 & P23_sload_path[36];


--K1_CS_ctrl_local.CS_enable[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[4] at LC10_2_V3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[4]_lut_out = TE1_MASTERHWDATA[4];
K1_CS_ctrl_local.CS_enable[4] = DFFE(K1_CS_ctrl_local.CS_enable[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L377 is slaveregister:inst_slaveregister|i4320~598 at LC6_2_I3
--operation mode is normal

K1L377 = K1_i763 & K1_CS_ctrl_local.CS_enable[4] & K1L092 # !K1_i763 & P23_sload_path[4];


--K1L477 is slaveregister:inst_slaveregister|i4320~599 at LC10_2_I3
--operation mode is normal

K1L477 = LE1L53Q & K1L277 # !LE1L53Q & K1L377;


--H1_RM_rate_MPE[4] is rate_meters:inst_rate_meters|RM_rate_MPE[4] at LC5_12_I3
--operation mode is normal

H1_RM_rate_MPE[4]_lut_out = P92_q[4];
H1_RM_rate_MPE[4] = DFFE(H1_RM_rate_MPE[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L425 is slaveregister:inst_slaveregister|i4096~978 at LC4_12_I3
--operation mode is normal

K1L425 = !LE1L83Q & H1_RM_rate_MPE[4] & K1L545 & K1L792;


--H1_RM_sn_data[4] is rate_meters:inst_rate_meters|RM_sn_data[4] at LC9_12_I3
--operation mode is normal

H1_RM_sn_data[4]_lut_out = H1_RM_sn_data_int[4];
H1_RM_sn_data[4] = DFFE(H1_RM_sn_data[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L525 is slaveregister:inst_slaveregister|i4096~979 at LC7_12_I3
--operation mode is normal

K1L525 = LE1L83Q & !LE1L63Q & H1_RM_sn_data[4] & K1L792;


--Z1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg at LC7_6_I4
--operation mode is normal

Z1L7Q_lut_out = Z1L61 & !Z1L4Q & Z1L6Q & Z1L02;
Z1L7Q = DFFE(Z1L7Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , );


--K1L625 is slaveregister:inst_slaveregister|i4096~980 at LC10_12_I3
--operation mode is normal

K1L625 = !K1L945 & Z1L7Q & !LE1L63Q & K1_i1504;


--K1L725 is slaveregister:inst_slaveregister|i4096~981 at LC8_12_I3
--operation mode is normal

K1L725 = K1L425 # LE1L53Q & (K1L625 # K1L525);


--K1_COMM_ctrl_local.id[36] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[36] at LC6_12_H1
--operation mode is normal

K1_COMM_ctrl_local.id[36]_lut_out = TE1_MASTERHWDATA[4];
K1_COMM_ctrl_local.id[36] = DFFE(K1_COMM_ctrl_local.id[36]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[4] at LC9_9_M2
--operation mode is normal

K1_COMM_ctrl_local.id[4]_lut_out = TE1_MASTERHWDATA[4];
K1_COMM_ctrl_local.id[4] = DFFE(K1_COMM_ctrl_local.id[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L283 is slaveregister:inst_slaveregister|i3808~665 at LC6_2_B1
--operation mode is normal

K1L283 = K1_COMM_ctrl_local.id[4] & (K1_COMM_ctrl_local.id[36] # !LE1L53Q) # !K1_COMM_ctrl_local.id[4] & LE1L53Q & K1_COMM_ctrl_local.id[36];


--K1L383 is slaveregister:inst_slaveregister|i3808~666 at LC10_2_B1
--operation mode is normal

K1L383 = P9_pre_out[4] & (P7_sload_path[4] # !LE1L53Q) # !P9_pre_out[4] & LE1L53Q & P7_sload_path[4];


--K1L483 is slaveregister:inst_slaveregister|i3808~667 at LC8_2_B1
--operation mode is normal

K1L483 = K1_i2300 & K1L974 & K1L283 # !K1_i2300 & K1L383;


--K1_COMPR_ctrl_local.ATWDb2thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[4] at LC9_2_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[4]_lut_out = TE1_MASTERHWDATA[4];
K1_COMPR_ctrl_local.ATWDb2thres[4] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[4] at LC4_2_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[4]_lut_out = TE1_MASTERHWDATA[4];
K1_COMPR_ctrl_local.ATWDb0thres[4] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L583 is slaveregister:inst_slaveregister|i3808~668 at LC7_2_B1
--operation mode is normal

K1L583 = K1_COMPR_ctrl_local.ATWDb2thres[4] & (LE1L53Q # K1_COMPR_ctrl_local.ATWDb0thres[4]) # !K1_COMPR_ctrl_local.ATWDb2thres[4] & !LE1L53Q & K1_COMPR_ctrl_local.ATWDb0thres[4];


--K1_COMPR_ctrl_local.ATWDa2thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[4] at LC10_3_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[4]_lut_out = TE1_MASTERHWDATA[4];
K1_COMPR_ctrl_local.ATWDa2thres[4] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa0thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[4] at LC5_3_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[4]_lut_out = TE1_MASTERHWDATA[4];
K1_COMPR_ctrl_local.ATWDa0thres[4] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L683 is slaveregister:inst_slaveregister|i3808~669 at LC3_2_B1
--operation mode is normal

K1L683 = K1_COMPR_ctrl_local.ATWDa2thres[4] & (LE1L53Q # K1_COMPR_ctrl_local.ATWDa0thres[4]) # !K1_COMPR_ctrl_local.ATWDa2thres[4] & !LE1L53Q & K1_COMPR_ctrl_local.ATWDa0thres[4];


--K1L783 is slaveregister:inst_slaveregister|i3808~670 at LC5_2_B1
--operation mode is normal

K1L783 = K1L883 & (K1L583 # K1L204 & K1L683) # !K1L883 & K1L204 & K1L683;


--K1L825 is slaveregister:inst_slaveregister|i4096~982 at LC2_2_B1
--operation mode is normal

K1L825 = K1L184 & (K1L483 # K1L783 & K1L693);


--K1_COMM_ctrl_local.rx_tail[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[4] at LC2_12_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[4]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[4] # !K1L809 & K1_COMM_ctrl_local.rx_tail[4]);
K1_COMM_ctrl_local.rx_tail[4] = DFFE(K1_COMM_ctrl_local.rx_tail[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L925 is slaveregister:inst_slaveregister|i4096~983 at LC2_12_I3
--operation mode is normal

K1L925 = K1_COMM_ctrl_local.rx_tail[4] & (P01_q[4] # !LE1L53Q) # !K1_COMM_ctrl_local.rx_tail[4] & P01_q[4] & LE1L53Q;


--K1L035 is slaveregister:inst_slaveregister|i4096~984 at LC3_12_I3
--operation mode is normal

K1L035 = LE1L73Q & !K1_i1663 & !LE1L63Q & K1L925;


--T1_inst16[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[4] at LC3_16_A3
--operation mode is normal

T1_inst16[4]_lut_out = P91_q[4];
T1_inst16[4] = DFFE(T1_inst16[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[4] at LC3_2_A3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[4]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[4] # !K1L709 & K1_COMM_ctrl_local.tx_head[4]);
K1_COMM_ctrl_local.tx_head[4] = DFFE(K1_COMM_ctrl_local.tx_head[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L135 is slaveregister:inst_slaveregister|i4096~985 at LC5_2_A3
--operation mode is normal

K1L135 = LE1L53Q & T1_inst16[4] # !LE1L53Q & K1_COMM_ctrl_local.tx_head[4];


--K1L235 is slaveregister:inst_slaveregister|i4096~986 at LC1_12_I3
--operation mode is normal

K1L235 = K1L035 # !K1L945 & K1L135 & LE1L63Q;


--K1L335 is slaveregister:inst_slaveregister|i4096~987 at LC6_12_I3
--operation mode is normal

K1L335 = K1L725 # K1L405 & (K1L825 # K1L235);


--K1L577 is slaveregister:inst_slaveregister|i4320~600 at LC9_2_I3
--operation mode is normal

K1L577 = K1L477 # K1L487 & K1_i1240 & K1L335;


--RE1_q[5] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC1_1_I2
RE1_q[5]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[5]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[5] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[5]_write_address, RE1_q[5]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[5] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[5] at LC3_9_M2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[5]_lut_out = TE1_MASTERHWDATA[5];
K1_DAQ_ctrl_local.trigger_enable[5] = DFFE(K1_DAQ_ctrl_local.trigger_enable[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L288 is slaveregister:inst_slaveregister|i4511~66 at LC3_2_M3
--operation mode is normal

K1L288 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[5] & !K1_i150 # !K1_i38 & RE1_q[5];


--K1L388 is slaveregister:inst_slaveregister|i4511~67 at LC7_2_M3
--operation mode is normal

K1L388 = K1L288 # K1_i38 & K1L198 & TD1L881Q;


--K1L888 is slaveregister:inst_slaveregister|i4513~72 at LC3_1_H3
--operation mode is normal

K1L888 = K1_i334 & K1L368 & K1_i38 & K1_i150;

--K1L988 is slaveregister:inst_slaveregister|i4513~74 at LC3_1_H3
--operation mode is normal

K1L988 = K1_i334 & K1L368 & K1_i38 & K1_i150;


--K1_CS_ctrl_local.CS_time[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[5] at LC5_12_G3
--operation mode is normal

K1_CS_ctrl_local.CS_time[5]_lut_out = TE1_MASTERHWDATA[5];
K1_CS_ctrl_local.CS_time[5] = DFFE(K1_CS_ctrl_local.CS_time[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--H1_RM_rate_SPE[5] is rate_meters:inst_rate_meters|RM_rate_SPE[5] at LC5_2_M3
--operation mode is normal

H1_RM_rate_SPE[5]_lut_out = P03_q[5];
H1_RM_rate_SPE[5] = DFFE(H1_RM_rate_SPE[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L667 is slaveregister:inst_slaveregister|i4319~596 at LC4_2_M3
--operation mode is normal

K1L667 = K1L092 & K1_CS_ctrl_local.CS_time[5] # !K1L092 & H1_RM_rate_SPE[5] & !K1_i1240;


--K1L767 is slaveregister:inst_slaveregister|i4319~597 at LC6_2_M3
--operation mode is normal

K1L767 = K1L667 & (K1_i763 # P23_sload_path[37]) # !K1L667 & !K1_i763 & P23_sload_path[37];


--K1_CS_ctrl_local.CS_enable[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[5] at LC8_10_G3
--operation mode is normal

K1_CS_ctrl_local.CS_enable[5]_lut_out = TE1_MASTERHWDATA[5];
K1_CS_ctrl_local.CS_enable[5] = DFFE(K1_CS_ctrl_local.CS_enable[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L867 is slaveregister:inst_slaveregister|i4319~598 at LC9_2_M3
--operation mode is normal

K1L867 = K1_i763 & K1_CS_ctrl_local.CS_enable[5] & K1L092 # !K1_i763 & P23_sload_path[5];


--K1L967 is slaveregister:inst_slaveregister|i4319~599 at LC8_2_M3
--operation mode is normal

K1L967 = LE1L53Q & K1L767 # !LE1L53Q & K1L867;


--RE1_q[6] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC2_1_I2
RE1_q[6]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[6]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[6] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[6]_write_address, RE1_q[6]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[6] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[6] at LC6_9_M2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[6]_lut_out = TE1_MASTERHWDATA[6];
K1_DAQ_ctrl_local.trigger_enable[6] = DFFE(K1_DAQ_ctrl_local.trigger_enable[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L088 is slaveregister:inst_slaveregister|i4510~65 at LC6_1_I2
--operation mode is normal

K1L088 = K1_i38 & !K1_i150 & K1_DAQ_ctrl_local.trigger_enable[6] # !K1_i38 & RE1_q[6];


--K1L188 is slaveregister:inst_slaveregister|i4510~66 at LC4_1_I2
--operation mode is normal

K1L188 = K1L088 # K1L198 & K1_i38 & TD1L981Q;


--K1_CS_ctrl_local.CS_time[6] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[6] at LC3_13_D3
--operation mode is normal

K1_CS_ctrl_local.CS_time[6]_lut_out = TE1_MASTERHWDATA[6];
K1_CS_ctrl_local.CS_time[6] = DFFE(K1_CS_ctrl_local.CS_time[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L657 is slaveregister:inst_slaveregister|i4318~187 at LC4_6_D3
--operation mode is normal

K1L657 = K1_i763 & K1L092 & K1_CS_ctrl_local.CS_time[6] & LE1L53Q;


--K1L757 is slaveregister:inst_slaveregister|i4318~188 at LC10_7_I3
--operation mode is normal

K1L757 = LE1L53Q & P23_sload_path[38] # !LE1L53Q & P23_sload_path[6];


--K1L857 is slaveregister:inst_slaveregister|i4318~189 at LC6_7_I3
--operation mode is normal

K1L857 = !K1_i910 & !LE1L73Q & K1L082 & K1L757;


--K1L376 is slaveregister:inst_slaveregister|i4254~2 at LC4_7_I3
--operation mode is normal

K1L376 = LE1L53Q # LE1L63Q # LE1L83Q # !K1L792;


--K1L957 is slaveregister:inst_slaveregister|i4318~190 at LC7_7_I3
--operation mode is normal

K1L957 = K1L376 & (K1_i910 # LE1L73Q # !LE1L83Q);


--K1L067 is slaveregister:inst_slaveregister|i4318~191 at LC2_7_I3
--operation mode is normal

K1L067 = K1L657 # K1L857 # K1L957 & K1L467;


--K1L847 is slaveregister:inst_slaveregister|i4316~479 at LC3_8_I3
--operation mode is normal

K1L847 = K1_i763 & (K1_i924 & K1L376 # !K1_i924 & K1L208);

--K1L257 is slaveregister:inst_slaveregister|i4316~484 at LC3_8_I3
--operation mode is normal

K1L257 = K1_i763 & (K1_i924 & K1L376 # !K1_i924 & K1L208);


--K1L167 is slaveregister:inst_slaveregister|i4318~192 at LC1_7_I3
--operation mode is normal

K1L167 = K1L847 & (LE1L83Q # !K1L003 # !LE1L53Q);


--K1_COMM_ctrl_local.tx_head[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[6] at LC3_14_D3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[6]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[6] # !K1L709 & K1_COMM_ctrl_local.tx_head[6]);
K1_COMM_ctrl_local.tx_head[6] = DFFE(K1_COMM_ctrl_local.tx_head[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L505 is slaveregister:inst_slaveregister|i4094~725 at LC7_8_M3
--operation mode is normal

K1L505 = !K1_i1663 & !LE1L73Q & LE1L63Q & K1_COMM_ctrl_local.tx_head[6];


--K1_COMM_ctrl_local.rx_tail[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[6] at LC7_8_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[6]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[6] # !K1L809 & K1_COMM_ctrl_local.rx_tail[6]);
K1_COMM_ctrl_local.rx_tail[6] = DFFE(K1_COMM_ctrl_local.rx_tail[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L605 is slaveregister:inst_slaveregister|i4094~726 at LC6_8_M3
--operation mode is normal

K1L605 = !K1_i1663 & LE1L73Q & !LE1L63Q & K1_COMM_ctrl_local.rx_tail[6];


--K1L705 is slaveregister:inst_slaveregister|i4094~727 at LC4_8_M3
--operation mode is normal

K1L705 = K1L405 & !LE1L53Q & (K1L605 # K1L505);


--R1_COM_ON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_ON at LC9_16_G4
--operation mode is normal

R1_COM_ON_lut_out = !U1L81Q & (R1L91 # R1L02 & R1_COM_OFF);
R1_COM_ON = DFFE(R1_COM_ON_lut_out, GLOBAL(KE1_outclock0), , , );


--K1L805 is slaveregister:inst_slaveregister|i4094~728 at LC5_16_G4
--operation mode is normal

K1L805 = !LE1L63Q & !K1L945 & R1_COM_ON & K1_i1504;


--K1L194 is slaveregister:inst_slaveregister|i4066~360 at LC5_8_M3
--operation mode is normal

K1L194 = LE1L63Q # K1L945 & (!LE1L83Q # !K1L792);


--T1_inst16[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[6] at LC3_16_M3
--operation mode is normal

T1_inst16[6]_lut_out = P91_q[6];
T1_inst16[6] = DFFE(T1_inst16[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1L905 is slaveregister:inst_slaveregister|i4094~729 at LC3_8_M3
--operation mode is normal

K1L905 = !K1_i1663 & !LE1L73Q & LE1L63Q & T1_inst16[6];


--K1L015 is slaveregister:inst_slaveregister|i4094~730 at LC10_8_M3
--operation mode is normal

K1L015 = !K1_i1663 & LE1L73Q & !LE1L63Q & P01_q[6];


--K1L115 is slaveregister:inst_slaveregister|i4094~731 at LC8_8_M3
--operation mode is normal

K1L115 = K1L805 # K1L194 & (K1L015 # K1L905);


--H1_RM_sn_data[6] is rate_meters:inst_rate_meters|RM_sn_data[6] at LC5_7_K3
--operation mode is normal

H1_RM_sn_data[6]_lut_out = H1_RM_sn_data_int[6];
H1_RM_sn_data[6] = DFFE(H1_RM_sn_data[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L215 is slaveregister:inst_slaveregister|i4094~732 at LC2_8_M3
--operation mode is normal

K1L215 = K1L792 & LE1L83Q & !LE1L63Q & H1_RM_sn_data[6];


--K1L315 is slaveregister:inst_slaveregister|i4094~733 at LC9_8_M3
--operation mode is normal

K1L315 = K1L705 # LE1L53Q & (K1L215 # K1L115);


--H1_RM_rate_MPE[6] is rate_meters:inst_rate_meters|RM_rate_MPE[6] at LC3_16_H1
--operation mode is normal

H1_RM_rate_MPE[6]_lut_out = P92_q[6];
H1_RM_rate_MPE[6] = DFFE(H1_RM_rate_MPE[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L415 is slaveregister:inst_slaveregister|i4094~734 at LC7_16_H1
--operation mode is normal

K1L415 = K1L792 & !LE1L83Q & K1L545 & H1_RM_rate_MPE[6];


--K1_COMM_ctrl_local.id[38] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[38] at LC3_12_H1
--operation mode is normal

K1_COMM_ctrl_local.id[38]_lut_out = TE1_MASTERHWDATA[6];
K1_COMM_ctrl_local.id[38] = DFFE(K1_COMM_ctrl_local.id[38]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[6] at LC2_9_M2
--operation mode is normal

K1_COMM_ctrl_local.id[6]_lut_out = TE1_MASTERHWDATA[6];
K1_COMM_ctrl_local.id[6] = DFFE(K1_COMM_ctrl_local.id[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L073 is slaveregister:inst_slaveregister|i3806~784 at LC3_8_H1
--operation mode is normal

K1L073 = LE1L53Q & K1_COMM_ctrl_local.id[38] # !LE1L53Q & K1_COMM_ctrl_local.id[6];


--K1L173 is slaveregister:inst_slaveregister|i3806~785 at LC2_8_H1
--operation mode is normal

K1L173 = P9_pre_out[6] & (P7_sload_path[6] # !LE1L53Q) # !P9_pre_out[6] & LE1L53Q & P7_sload_path[6];


--K1L273 is slaveregister:inst_slaveregister|i3806~786 at LC7_8_H1
--operation mode is normal

K1L273 = K1_i2300 & K1L974 & K1L073 # !K1_i2300 & K1L173;


--K1_i2775 is slaveregister:inst_slaveregister|i2775 at LC8_10_G1
--operation mode is normal

K1_i2775 = LE1L83Q # LE1L73Q # !K1L203 # !LE1L93Q;


--K1L304 is slaveregister:inst_slaveregister|i3811~520 at LC5_12_I1
--operation mode is normal

K1L304 = LE1L53Q & !LE1L63Q;


--K1L623 is slaveregister:inst_slaveregister|i3589~172 at LC3_4_I1
--operation mode is normal

K1L623 = K1L823 & (K1L413 # !K1L203 # !K1L713);


--K1_COMPR_ctrl_local.ATWDb2thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[6] at LC10_7_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[6]_lut_out = TE1_MASTERHWDATA[6];
K1_COMPR_ctrl_local.ATWDb2thres[6] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[6] at LC6_7_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[6]_lut_out = TE1_MASTERHWDATA[6];
K1_COMPR_ctrl_local.ATWDb0thres[6] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L023 is slaveregister:inst_slaveregister|i3583~157 at LC4_7_H1
--operation mode is normal

K1L023 = LE1L53Q & K1_COMPR_ctrl_local.ATWDb2thres[6] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDb0thres[6];


--K1L123 is slaveregister:inst_slaveregister|i3583~158 at LC8_8_H1
--operation mode is normal

K1L123 = !K1L413 & K1L203 & K1L023 & K1L713;


--K1L373 is slaveregister:inst_slaveregister|i3806~787 at LC6_8_H1
--operation mode is normal

K1L373 = K1L304 & (K1L623 # K1L123) # !K1L304 & K1_i2775 & (K1L623 # K1L123);


--K1_COMPR_ctrl_local.ATWDa2thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[6] at LC4_8_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[6]_lut_out = TE1_MASTERHWDATA[6];
K1_COMPR_ctrl_local.ATWDa2thres[6] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa0thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[6] at LC9_8_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[6]_lut_out = TE1_MASTERHWDATA[6];
K1_COMPR_ctrl_local.ATWDa0thres[6] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L473 is slaveregister:inst_slaveregister|i3806~788 at LC10_8_H1
--operation mode is normal

K1L473 = K1L204 & (LE1L53Q & K1_COMPR_ctrl_local.ATWDa2thres[6] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDa0thres[6]);


--K1L573 is slaveregister:inst_slaveregister|i3806~789 at LC5_8_H1
--operation mode is normal

K1L573 = K1L273 # K1L693 & (K1L473 # K1L373);


--K1L515 is slaveregister:inst_slaveregister|i4094~735 at LC4_16_H1
--operation mode is normal

K1L515 = K1L415 # K1L573 & K1L405 & K1L184;


--K1L267 is slaveregister:inst_slaveregister|i4318~193 at LC5_7_I3
--operation mode is normal

K1L267 = K1L067 # K1L167 & (K1L515 # K1L315);


--RE1_q[7] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC14_1_I2
RE1_q[7]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[7]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[7] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[7]_write_address, RE1_q[7]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[7] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[7] at LC2_10_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[7]_lut_out = TE1_MASTERHWDATA[7];
K1_DAQ_ctrl_local.trigger_enable[7] = DFFE(K1_DAQ_ctrl_local.trigger_enable[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L878 is slaveregister:inst_slaveregister|i4509~66 at LC8_1_H3
--operation mode is normal

K1L878 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[7] & !K1_i150 # !K1_i38 & RE1_q[7];


--K1L282 is slaveregister:inst_slaveregister|i426~40 at LC9_8_G3
--operation mode is normal

K1L282 = !LE1L63Q & LE1L83Q & !K1_i306;


--K1L498 is slaveregister:inst_slaveregister|i4514~139 at LC6_1_H3
--operation mode is normal

K1L498 = K1L282 & !LE1L73Q & K1_i38 & LE1L53Q;


--RE1_q[8] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC16_1_I2
RE1_q[8]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[8]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[8] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[8]_write_address, RE1_q[8]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[8] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[8] at LC6_10_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[8]_lut_out = TE1_MASTERHWDATA[8];
K1_DAQ_ctrl_local.trigger_enable[8] = DFFE(K1_DAQ_ctrl_local.trigger_enable[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L578 is slaveregister:inst_slaveregister|i4508~127 at LC3_10_I2
--operation mode is normal

K1L578 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[8] & !K1_i150 # !K1_i38 & RE1_q[8];


--K1L678 is slaveregister:inst_slaveregister|i4508~128 at LC3_9_R2
--operation mode is normal

K1L678 = K1L198 & TD1L191Q & (LE1L34Q # !K1L372);


--K1_DAQ_ctrl_local.DAQ_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[0] at LC3_1_P2
--operation mode is normal

K1_DAQ_ctrl_local.DAQ_mode[0]_lut_out = TE1_MASTERHWDATA[8];
K1_DAQ_ctrl_local.DAQ_mode[0] = DFFE(K1_DAQ_ctrl_local.DAQ_mode[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1L778 is slaveregister:inst_slaveregister|i4508~129 at LC9_9_R2
--operation mode is normal

K1L778 = K1L578 # K1L678 # K1_DAQ_ctrl_local.DAQ_mode[0] & K1L109;


--K1_CS_ctrl_local.CS_time[8] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[8] at LC3_15_C3
--operation mode is normal

K1_CS_ctrl_local.CS_time[8]_lut_out = TE1_MASTERHWDATA[8];
K1_CS_ctrl_local.CS_time[8] = DFFE(K1_CS_ctrl_local.CS_time[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L947 is slaveregister:inst_slaveregister|i4316~480 at LC3_7_M3
--operation mode is normal

K1L947 = K1_i763 & K1L092 & K1_CS_ctrl_local.CS_time[8] # !K1_i763 & P23_sload_path[40];


--K1L057 is slaveregister:inst_slaveregister|i4316~481 at LC6_7_M3
--operation mode is normal

K1L057 = LE1L53Q & K1L947 # !LE1L53Q & !K1_i763 & P23_sload_path[8];


--K1L575 is slaveregister:inst_slaveregister|i4125~443 at LC6_10_A3
--operation mode is normal

K1L575 = K1L405 & (LE1L83Q # !K1L003 # !LE1L53Q);

--K1L185 is slaveregister:inst_slaveregister|i4125~450 at LC6_10_A3
--operation mode is normal

K1L185 = K1L405 & (LE1L83Q # !K1L003 # !LE1L53Q);


--K1_COMM_ctrl_local.rx_tail[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[8] at LC7_7_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[8]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[8] # !K1L809 & K1_COMM_ctrl_local.rx_tail[8]);
K1_COMM_ctrl_local.rx_tail[8] = DFFE(K1_COMM_ctrl_local.rx_tail[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L954 is slaveregister:inst_slaveregister|i3932~1024 at LC8_7_M1
--operation mode is normal

K1L954 = K1_COMM_ctrl_local.rx_tail[8] & (P01_q[8] # !LE1L53Q) # !K1_COMM_ctrl_local.rx_tail[8] & P01_q[8] & LE1L53Q;


--K1L064 is slaveregister:inst_slaveregister|i3932~1025 at LC10_7_M1
--operation mode is normal

K1L064 = !K1_i1663 & !LE1L63Q & LE1L73Q & K1L954;


--T1_inst16[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[8] at LC3_14_M3
--operation mode is normal

T1_inst16[8]_lut_out = P91_q[8];
T1_inst16[8] = DFFE(T1_inst16[8]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[8] at LC10_2_A3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[8]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[8] # !K1L709 & K1_COMM_ctrl_local.tx_head[8]);
K1_COMM_ctrl_local.tx_head[8] = DFFE(K1_COMM_ctrl_local.tx_head[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L164 is slaveregister:inst_slaveregister|i3932~1026 at LC8_7_M3
--operation mode is normal

K1L164 = K1_COMM_ctrl_local.tx_head[8] & (T1_inst16[8] # !LE1L53Q) # !K1_COMM_ctrl_local.tx_head[8] & T1_inst16[8] & LE1L53Q;


--K1L264 is slaveregister:inst_slaveregister|i3932~1027 at LC10_7_M3
--operation mode is normal

K1L264 = K1L064 # LE1L63Q & !K1L945 & K1L164;


--K1L364 is slaveregister:inst_slaveregister|i3932~1028 at LC3_9_H1
--operation mode is normal

K1L364 = P9_pre_out[8] & (P7_sload_path[8] # !LE1L53Q) # !P9_pre_out[8] & LE1L53Q & P7_sload_path[8];


--K1_COMM_ctrl_local.id[40] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[40] at LC9_4_H1
--operation mode is normal

K1_COMM_ctrl_local.id[40]_lut_out = TE1_MASTERHWDATA[8];
K1_COMM_ctrl_local.id[40] = DFFE(K1_COMM_ctrl_local.id[40]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[8] at LC7_10_I2
--operation mode is normal

K1_COMM_ctrl_local.id[8]_lut_out = TE1_MASTERHWDATA[8];
K1_COMM_ctrl_local.id[8] = DFFE(K1_COMM_ctrl_local.id[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L464 is slaveregister:inst_slaveregister|i3932~1029 at LC10_9_H1
--operation mode is normal

K1L464 = K1_COMM_ctrl_local.id[8] & (K1_COMM_ctrl_local.id[40] # !LE1L53Q) # !K1_COMM_ctrl_local.id[8] & LE1L53Q & K1_COMM_ctrl_local.id[40];


--K1_COMPR_ctrl_local.ATWDb2thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[8] at LC5_9_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[8]_lut_out = TE1_MASTERHWDATA[8];
K1_COMPR_ctrl_local.ATWDb2thres[8] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[8] at LC3_6_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[8]_lut_out = TE1_MASTERHWDATA[8];
K1_COMPR_ctrl_local.ATWDb0thres[8] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L564 is slaveregister:inst_slaveregister|i3932~1030 at LC2_9_H1
--operation mode is normal

K1L564 = K1_COMPR_ctrl_local.ATWDb0thres[8] & (K1_COMPR_ctrl_local.ATWDb2thres[8] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb0thres[8] & LE1L53Q & K1_COMPR_ctrl_local.ATWDb2thres[8];


--K1L664 is slaveregister:inst_slaveregister|i3932~1031 at LC1_9_H1
--operation mode is normal

K1L664 = K1L974 & K1L464 # !K1L974 & K1L883 & K1L564;


--K1_COMPR_ctrl_local.ATWDa2thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[8] at LC9_9_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[8]_lut_out = TE1_MASTERHWDATA[8];
K1_COMPR_ctrl_local.ATWDa2thres[8] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa0thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[8] at LC10_4_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[8]_lut_out = TE1_MASTERHWDATA[8];
K1_COMPR_ctrl_local.ATWDa0thres[8] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L764 is slaveregister:inst_slaveregister|i3932~1032 at LC8_9_H1
--operation mode is normal

K1L764 = K1L204 & (LE1L53Q & K1_COMPR_ctrl_local.ATWDa2thres[8] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDa0thres[8]);


--K1L864 is slaveregister:inst_slaveregister|i3932~1033 at LC6_9_H1
--operation mode is normal

K1L864 = K1_i2300 & (K1L664 # K1L764) # !K1_i2300 & K1L364;


--K1L175 is slaveregister:inst_slaveregister|i4124~436 at LC7_7_M3
--operation mode is normal

K1L175 = K1L575 & (K1L264 # K1L864 & K1L184);


--H1_RM_rate_SPE[8] is rate_meters:inst_rate_meters|RM_rate_SPE[8] at LC3_1_K3
--operation mode is normal

H1_RM_rate_SPE[8]_lut_out = P03_q[8];
H1_RM_rate_SPE[8] = DFFE(H1_RM_rate_SPE[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L275 is slaveregister:inst_slaveregister|i4124~437 at LC10_1_K3
--operation mode is normal

K1L275 = K1L003 & H1_RM_rate_SPE[8] & LE1L53Q & !LE1L83Q;


--H1_RM_sn_data[8] is rate_meters:inst_rate_meters|RM_sn_data[8] at LC1_2_K3
--operation mode is normal

H1_RM_sn_data[8]_lut_out = H1_RM_sn_data_int[8];
H1_RM_sn_data[8] = DFFE(H1_RM_sn_data[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L375 is slaveregister:inst_slaveregister|i4124~438 at LC9_1_K3
--operation mode is normal

K1L375 = K1L003 & LE1L83Q & LE1L53Q & H1_RM_sn_data[8];


--H1_RM_rate_MPE[8] is rate_meters:inst_rate_meters|RM_rate_MPE[8] at LC7_12_Y1
--operation mode is normal

H1_RM_rate_MPE[8]_lut_out = P92_q[8];
H1_RM_rate_MPE[8] = DFFE(H1_RM_rate_MPE[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L675 is slaveregister:inst_slaveregister|i4125~444 at LC4_11_T1
--operation mode is normal

K1L675 = K1L792 & LE1L63Q & !LE1L53Q & !LE1L83Q;


--K1L475 is slaveregister:inst_slaveregister|i4124~439 at LC7_1_K3
--operation mode is normal

K1L475 = K1L375 # K1L275 # K1L675 & H1_RM_rate_MPE[8];


--K1L157 is slaveregister:inst_slaveregister|i4316~482 at LC9_7_M3
--operation mode is normal

K1L157 = K1L057 # K1L847 & (K1L475 # K1L175);


--RE1_q[9] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC7_1_I2
RE1_q[9]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[9]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[9] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[9]_write_address, RE1_q[9]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[9] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[9] at LC3_4_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[9]_lut_out = TE1_MASTERHWDATA[9];
K1_DAQ_ctrl_local.trigger_enable[9] = DFFE(K1_DAQ_ctrl_local.trigger_enable[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L278 is slaveregister:inst_slaveregister|i4507~127 at LC8_4_I2
--operation mode is normal

K1L278 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[9] & !K1_i150 # !K1_i38 & RE1_q[9];


--K1L378 is slaveregister:inst_slaveregister|i4507~128 at LC3_3_I3
--operation mode is normal

K1L378 = K1L198 & TD1L291Q & (LE1L34Q # !K1L372);


--K1_DAQ_ctrl_local.DAQ_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[1] at LC7_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.DAQ_mode[1]_lut_out = TE1_MASTERHWDATA[9];
K1_DAQ_ctrl_local.DAQ_mode[1] = DFFE(K1_DAQ_ctrl_local.DAQ_mode[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1L478 is slaveregister:inst_slaveregister|i4507~129 at LC8_3_I3
--operation mode is normal

K1L478 = K1L278 # K1L378 # K1L109 & K1_DAQ_ctrl_local.DAQ_mode[1];


--K1_CS_ctrl_local.CS_time[9] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[9] at LC6_4_D3
--operation mode is normal

K1_CS_ctrl_local.CS_time[9]_lut_out = TE1_MASTERHWDATA[9];
K1_CS_ctrl_local.CS_time[9] = DFFE(K1_CS_ctrl_local.CS_time[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L547 is slaveregister:inst_slaveregister|i4315~240 at LC5_3_I3
--operation mode is normal

K1L547 = K1_i763 & K1L092 & K1_CS_ctrl_local.CS_time[9] # !K1_i763 & P23_sload_path[41];


--K1L647 is slaveregister:inst_slaveregister|i4315~241 at LC10_3_I3
--operation mode is normal

K1L647 = LE1L53Q & K1L547 # !LE1L53Q & !K1_i763 & P23_sload_path[9];


--H1_RM_rate_SPE[9] is rate_meters:inst_rate_meters|RM_rate_SPE[9] at LC4_4_T1
--operation mode is normal

H1_RM_rate_SPE[9]_lut_out = P03_q[9];
H1_RM_rate_SPE[9] = DFFE(H1_RM_rate_SPE[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L765 is slaveregister:inst_slaveregister|i4123~484 at LC3_2_K3
--operation mode is normal

K1L765 = !LE1L83Q & H1_RM_rate_SPE[9] & LE1L53Q & K1L003;


--H1_RM_sn_data[9] is rate_meters:inst_rate_meters|RM_sn_data[9] at LC9_2_K3
--operation mode is normal

H1_RM_sn_data[9]_lut_out = H1_RM_sn_data_int[9];
H1_RM_sn_data[9] = DFFE(H1_RM_sn_data[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L865 is slaveregister:inst_slaveregister|i4123~485 at LC6_2_K3
--operation mode is normal

K1L865 = LE1L83Q & H1_RM_sn_data[9] & LE1L53Q & K1L003;


--H1_RM_rate_MPE[9] is rate_meters:inst_rate_meters|RM_rate_MPE[9] at LC9_12_Y1
--operation mode is normal

H1_RM_rate_MPE[9]_lut_out = P92_q[9];
H1_RM_rate_MPE[9] = DFFE(H1_RM_rate_MPE[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L965 is slaveregister:inst_slaveregister|i4123~486 at LC7_2_K3
--operation mode is normal

K1L965 = K1L865 # K1L765 # H1_RM_rate_MPE[9] & K1L675;


--K1L747 is slaveregister:inst_slaveregister|i4315~242 at LC6_3_I3
--operation mode is normal

K1L747 = K1L647 # K1L847 & (K1L965 # K1L075);


--RE1_q[10] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC9_1_I2
RE1_q[10]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[10]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[10] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[10]_write_address, RE1_q[10]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[10] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[10] at LC4_9_M2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[10]_lut_out = TE1_MASTERHWDATA[10];
K1_DAQ_ctrl_local.trigger_enable[10] = DFFE(K1_DAQ_ctrl_local.trigger_enable[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L078 is slaveregister:inst_slaveregister|i4506~371 at LC3_1_A3
--operation mode is normal

K1L078 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[10] & !K1_i150 # !K1_i38 & RE1_q[10];


--K1L178 is slaveregister:inst_slaveregister|i4506~372 at LC8_1_A3
--operation mode is normal

K1L178 = K1L078 # K1_i38 & K1L198 & TD1L391Q;


--K1_CS_ctrl_local.CS_time[10] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[10] at LC10_4_D3
--operation mode is normal

K1_CS_ctrl_local.CS_time[10]_lut_out = TE1_MASTERHWDATA[10];
K1_CS_ctrl_local.CS_time[10] = DFFE(K1_CS_ctrl_local.CS_time[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L247 is slaveregister:inst_slaveregister|i4314~759 at LC6_1_A3
--operation mode is normal

K1L247 = K1_i763 & K1L092 & K1_CS_ctrl_local.CS_time[10] # !K1_i763 & P23_sload_path[42];


--K1L347 is slaveregister:inst_slaveregister|i4314~760 at LC10_1_A3
--operation mode is normal

K1L347 = LE1L53Q & K1L247 # !LE1L53Q & !K1_i763 & P23_sload_path[10];


--H1_RM_rate_SPE[10] is rate_meters:inst_rate_meters|RM_rate_SPE[10] at LC9_12_T1
--operation mode is normal

H1_RM_rate_SPE[10]_lut_out = P03_q[10];
H1_RM_rate_SPE[10] = DFFE(H1_RM_rate_SPE[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L365 is slaveregister:inst_slaveregister|i4122~324 at LC7_11_T1
--operation mode is normal

K1L365 = K1L003 & !LE1L83Q & LE1L53Q & H1_RM_rate_SPE[10];


--H1_RM_sn_data[10] is rate_meters:inst_rate_meters|RM_sn_data[10] at LC4_2_K3
--operation mode is normal

H1_RM_sn_data[10]_lut_out = H1_RM_sn_data_int[10];
H1_RM_sn_data[10] = DFFE(H1_RM_sn_data[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L465 is slaveregister:inst_slaveregister|i4122~325 at LC5_11_T1
--operation mode is normal

K1L465 = K1L003 & LE1L83Q & LE1L53Q & H1_RM_sn_data[10];


--H1_RM_rate_MPE[10] is rate_meters:inst_rate_meters|RM_rate_MPE[10] at LC2_12_Y1
--operation mode is normal

H1_RM_rate_MPE[10]_lut_out = P92_q[10];
H1_RM_rate_MPE[10] = DFFE(H1_RM_rate_MPE[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L565 is slaveregister:inst_slaveregister|i4122~326 at LC10_11_T1
--operation mode is normal

K1L565 = K1L465 # K1L365 # K1L675 & H1_RM_rate_MPE[10];


--K1_COMM_ctrl_local.id[42] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[42] at LC3_13_H1
--operation mode is normal

K1_COMM_ctrl_local.id[42]_lut_out = TE1_MASTERHWDATA[10];
K1_COMM_ctrl_local.id[42] = DFFE(K1_COMM_ctrl_local.id[42]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[10] at LC10_9_M2
--operation mode is normal

K1_COMM_ctrl_local.id[10]_lut_out = TE1_MASTERHWDATA[10];
K1_COMM_ctrl_local.id[10] = DFFE(K1_COMM_ctrl_local.id[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L744 is slaveregister:inst_slaveregister|i3930~615 at LC6_13_H1
--operation mode is normal

K1L744 = LE1L53Q & K1_COMM_ctrl_local.id[42] # !LE1L53Q & K1_COMM_ctrl_local.id[10];


--K1L953 is slaveregister:inst_slaveregister|i3732~51 at LC6_14_H1
--operation mode is normal

K1L953 = K1L623 & (K1_i2775 # !LE1L63Q & LE1L53Q);

--K1L163 is slaveregister:inst_slaveregister|i3732~57 at LC6_14_H1
--operation mode is normal

K1L163 = K1L623 & (K1_i2775 # !LE1L63Q & LE1L53Q);


--K1L844 is slaveregister:inst_slaveregister|i3930~616 at LC9_13_H1
--operation mode is normal

K1L844 = K1L284 & (K1L974 & K1L744 # !K1L974 & K1L953);


--K1L944 is slaveregister:inst_slaveregister|i3930~617 at LC3_7_A1
--operation mode is normal

K1L944 = P9_pre_out[10] & (P7_sload_path[10] # !LE1L53Q) # !P9_pre_out[10] & LE1L53Q & P7_sload_path[10];


--K1L054 is slaveregister:inst_slaveregister|i3930~618 at LC9_7_A1
--operation mode is normal

K1L054 = K1L944 & LE1L63Q & LE1L73Q & !K1_i1663;


--K1_COMM_ctrl_local.rx_tail[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[10] at LC3_8_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[10]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[10] # !K1L809 & K1_COMM_ctrl_local.rx_tail[10]);
K1_COMM_ctrl_local.rx_tail[10] = DFFE(K1_COMM_ctrl_local.rx_tail[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L154 is slaveregister:inst_slaveregister|i3930~619 at LC2_8_M1
--operation mode is normal

K1L154 = P01_q[10] & (LE1L53Q # K1_COMM_ctrl_local.rx_tail[10]) # !P01_q[10] & !LE1L53Q & K1_COMM_ctrl_local.rx_tail[10];


--K1L254 is slaveregister:inst_slaveregister|i3930~620 at LC1_7_A1
--operation mode is normal

K1L254 = !LE1L63Q & !K1_i1663 & LE1L73Q & K1L154;


--T1_inst16[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[10] at LC10_14_A3
--operation mode is normal

T1_inst16[10]_lut_out = P91_q[10];
T1_inst16[10] = DFFE(T1_inst16[10]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[10] at LC4_2_A3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[10]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[10] # !K1L709 & K1_COMM_ctrl_local.tx_head[10]);
K1_COMM_ctrl_local.tx_head[10] = DFFE(K1_COMM_ctrl_local.tx_head[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L354 is slaveregister:inst_slaveregister|i3930~621 at LC1_2_A3
--operation mode is normal

K1L354 = K1_COMM_ctrl_local.tx_head[10] & (T1_inst16[10] # !LE1L53Q) # !K1_COMM_ctrl_local.tx_head[10] & T1_inst16[10] & LE1L53Q;


--K1L454 is slaveregister:inst_slaveregister|i3930~622 at LC2_7_A1
--operation mode is normal

K1L454 = K1L254 # K1L054 # !K1_i1947 & K1L354;


--K1L665 is slaveregister:inst_slaveregister|i4122~327 at LC7_1_A3
--operation mode is normal

K1L665 = K1L565 # K1L575 & (K1L844 # K1L454);


--K1L447 is slaveregister:inst_slaveregister|i4314~761 at LC9_1_A3
--operation mode is normal

K1L447 = K1L347 # K1L665 & K1L847;


--K1_CS_ctrl_local.CS_time[11] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[11] at LC3_14_J3
--operation mode is normal

K1_CS_ctrl_local.CS_time[11]_lut_out = TE1_MASTERHWDATA[11];
K1_CS_ctrl_local.CS_time[11] = DFFE(K1_CS_ctrl_local.CS_time[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L047 is slaveregister:inst_slaveregister|i4313~749 at LC4_2_H3
--operation mode is normal

K1L047 = K1_i763 & K1_CS_ctrl_local.CS_time[11] & K1L092 # !K1_i763 & P23_sload_path[43];


--K1L147 is slaveregister:inst_slaveregister|i4313~750 at LC2_2_H3
--operation mode is normal

K1L147 = LE1L53Q & K1L047 # !LE1L53Q & !K1_i763 & P23_sload_path[11];


--H1_RM_rate_SPE[11] is rate_meters:inst_rate_meters|RM_rate_SPE[11] at LC3_10_A3
--operation mode is normal

H1_RM_rate_SPE[11]_lut_out = P03_q[11];
H1_RM_rate_SPE[11] = DFFE(H1_RM_rate_SPE[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L955 is slaveregister:inst_slaveregister|i4121~324 at LC1_10_A3
--operation mode is normal

K1L955 = LE1L53Q & H1_RM_rate_SPE[11] & K1L003 & !LE1L83Q;


--H1_RM_sn_data[11] is rate_meters:inst_rate_meters|RM_sn_data[11] at LC8_10_A3
--operation mode is normal

H1_RM_sn_data[11]_lut_out = H1_RM_sn_data_int[11];
H1_RM_sn_data[11] = DFFE(H1_RM_sn_data[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L065 is slaveregister:inst_slaveregister|i4121~325 at LC10_10_A3
--operation mode is normal

K1L065 = LE1L53Q & H1_RM_sn_data[11] & K1L003 & LE1L83Q;


--H1_RM_rate_MPE[11] is rate_meters:inst_rate_meters|RM_rate_MPE[11] at LC6_6_N1
--operation mode is normal

H1_RM_rate_MPE[11]_lut_out = P92_q[11];
H1_RM_rate_MPE[11] = DFFE(H1_RM_rate_MPE[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L165 is slaveregister:inst_slaveregister|i4121~326 at LC9_10_A3
--operation mode is normal

K1L165 = K1L065 # K1L955 # H1_RM_rate_MPE[11] & K1L675;


--K1_COMM_ctrl_local.id[43] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[43] at LC9_12_H1
--operation mode is normal

K1_COMM_ctrl_local.id[43]_lut_out = TE1_MASTERHWDATA[11];
K1_COMM_ctrl_local.id[43] = DFFE(K1_COMM_ctrl_local.id[43]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[11] at LC9_4_I2
--operation mode is normal

K1_COMM_ctrl_local.id[11]_lut_out = TE1_MASTERHWDATA[11];
K1_COMM_ctrl_local.id[11] = DFFE(K1_COMM_ctrl_local.id[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L934 is slaveregister:inst_slaveregister|i3929~613 at LC5_2_H3
--operation mode is normal

K1L934 = K1_COMM_ctrl_local.id[43] & (K1_COMM_ctrl_local.id[11] # LE1L53Q) # !K1_COMM_ctrl_local.id[43] & K1_COMM_ctrl_local.id[11] & !LE1L53Q;


--K1L044 is slaveregister:inst_slaveregister|i3929~614 at LC9_2_H3
--operation mode is normal

K1L044 = K1L284 & (K1L974 & K1L934 # !K1L974 & K1L953);


--K1L144 is slaveregister:inst_slaveregister|i3929~615 at LC3_8_A1
--operation mode is normal

K1L144 = P9_pre_out[11] & (P7_sload_path[11] # !LE1L53Q) # !P9_pre_out[11] & LE1L53Q & P7_sload_path[11];


--K1L244 is slaveregister:inst_slaveregister|i3929~616 at LC9_8_A1
--operation mode is normal

K1L244 = LE1L63Q & LE1L73Q & !K1_i1663 & K1L144;


--K1_COMM_ctrl_local.rx_tail[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[11] at LC6_8_A1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[11]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[11] # !K1L809 & K1_COMM_ctrl_local.rx_tail[11]);
K1_COMM_ctrl_local.rx_tail[11] = DFFE(K1_COMM_ctrl_local.rx_tail[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L344 is slaveregister:inst_slaveregister|i3929~617 at LC2_8_A1
--operation mode is normal

K1L344 = P01_q[11] & (LE1L53Q # K1_COMM_ctrl_local.rx_tail[11]) # !P01_q[11] & !LE1L53Q & K1_COMM_ctrl_local.rx_tail[11];


--K1L444 is slaveregister:inst_slaveregister|i3929~618 at LC10_8_A1
--operation mode is normal

K1L444 = !LE1L63Q & LE1L73Q & !K1_i1663 & K1L344;


--T1_inst16[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[11] at LC4_9_A3
--operation mode is normal

T1_inst16[11]_lut_out = P91_q[11];
T1_inst16[11] = DFFE(T1_inst16[11]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[11] at LC8_8_A1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[11]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[11] # !K1L709 & K1_COMM_ctrl_local.tx_head[11]);
K1_COMM_ctrl_local.tx_head[11] = DFFE(K1_COMM_ctrl_local.tx_head[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L544 is slaveregister:inst_slaveregister|i3929~619 at LC5_8_A1
--operation mode is normal

K1L544 = T1_inst16[11] & (LE1L53Q # K1_COMM_ctrl_local.tx_head[11]) # !T1_inst16[11] & !LE1L53Q & K1_COMM_ctrl_local.tx_head[11];


--K1L644 is slaveregister:inst_slaveregister|i3929~620 at LC1_8_A1
--operation mode is normal

K1L644 = K1L444 # K1L244 # K1L544 & !K1_i1947;


--K1L265 is slaveregister:inst_slaveregister|i4121~327 at LC8_2_H3
--operation mode is normal

K1L265 = K1L165 # K1L575 & (K1L044 # K1L644);


--K1L868 is slaveregister:inst_slaveregister|i4505~371 at LC6_2_H3
--operation mode is normal

K1L868 = K1L888 & (K1L147 # K1L847 & K1L265);


--RE1_q[11] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC4_1_I2
RE1_q[11]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[11]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[11] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[11]_write_address, RE1_q[11]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[11] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[11] at LC10_4_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[11]_lut_out = TE1_MASTERHWDATA[11];
K1_DAQ_ctrl_local.trigger_enable[11] = DFFE(K1_DAQ_ctrl_local.trigger_enable[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L968 is slaveregister:inst_slaveregister|i4505~372 at LC5_4_I2
--operation mode is normal

K1L968 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[11] & !K1_i150 # !K1_i38 & RE1_q[11];


--K1_DAQ_ctrl_local.trigger_enable[12] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[12] at LC1_9_M2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[12]_lut_out = TE1_MASTERHWDATA[12];
K1_DAQ_ctrl_local.trigger_enable[12] = DFFE(K1_DAQ_ctrl_local.trigger_enable[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L468 is slaveregister:inst_slaveregister|i4504~752 at LC3_14_I3
--operation mode is normal

K1L468 = K1_DAQ_ctrl_local.trigger_enable[12] & !K1_i150 & (LE1L34Q # !K1L372);


--RE1_q[12] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC11_1_I2
RE1_q[12]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[12]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[12] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[12]_write_address, RE1_q[12]_read_address);


--RE1_q[13] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC5_1_I2
RE1_q[13]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[13]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[13] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[13]_write_address, RE1_q[13]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[13] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[13] at LC7_4_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[13]_lut_out = TE1_MASTERHWDATA[13];
K1_DAQ_ctrl_local.trigger_enable[13] = DFFE(K1_DAQ_ctrl_local.trigger_enable[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L068 is slaveregister:inst_slaveregister|i4503~745 at LC6_4_I2
--operation mode is normal

K1L068 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[13] & !K1_i150 # !K1_i38 & RE1_q[13];


--K1L168 is slaveregister:inst_slaveregister|i4503~746 at LC3_13_G3
--operation mode is normal

K1L168 = LE1L53Q & K1L282 & !LE1L73Q & VD1_start_address[13];


--RE1_q[14] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC8_1_I2
RE1_q[14]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[14]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[14] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[14]_write_address, RE1_q[14]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[14] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[14] at LC3_3_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[14]_lut_out = TE1_MASTERHWDATA[14];
K1_DAQ_ctrl_local.trigger_enable[14] = DFFE(K1_DAQ_ctrl_local.trigger_enable[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L858 is slaveregister:inst_slaveregister|i4502~301 at LC8_3_I2
--operation mode is normal

K1L858 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[14] & !K1_i150 # !K1_i38 & RE1_q[14];


--K1L958 is slaveregister:inst_slaveregister|i4502~302 at LC4_3_I2
--operation mode is normal

K1L958 = K1L858 # VD1_start_address[14] & K1L198 & K1_i38;


--K1_CS_ctrl_local.CS_time[14] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[14] at LC5_14_C1
--operation mode is normal

K1_CS_ctrl_local.CS_time[14]_lut_out = TE1_MASTERHWDATA[14];
K1_CS_ctrl_local.CS_time[14] = DFFE(K1_CS_ctrl_local.CS_time[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_mode[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[2] at LC2_10_G3
--operation mode is normal

K1_CS_ctrl_local.CS_mode[2]_lut_out = TE1_MASTERHWDATA[14];
K1_CS_ctrl_local.CS_mode[2] = DFFE(K1_CS_ctrl_local.CS_mode[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L017 is slaveregister:inst_slaveregister|i4310~1129 at LC3_15_H3
--operation mode is normal

K1L017 = K1_CS_ctrl_local.CS_mode[2] & (K1_CS_ctrl_local.CS_time[14] # !LE1L53Q) # !K1_CS_ctrl_local.CS_mode[2] & LE1L53Q & K1_CS_ctrl_local.CS_time[14];


--K1L117 is slaveregister:inst_slaveregister|i4310~1130 at LC5_15_H3
--operation mode is normal

K1L117 = LE1L53Q & P23_sload_path[46] # !LE1L53Q & P23_sload_path[14];


--K1L217 is slaveregister:inst_slaveregister|i4310~1131 at LC4_15_H3
--operation mode is normal

K1L217 = K1_i763 & K1L092 & K1L017 # !K1_i763 & K1L117;


--H1_RM_rate_MPE[14] is rate_meters:inst_rate_meters|RM_rate_MPE[14] at LC10_15_H3
--operation mode is normal

H1_RM_rate_MPE[14]_lut_out = P92_q[14];
H1_RM_rate_MPE[14] = DFFE(H1_RM_rate_MPE[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--H1_RM_sn_data[14] is rate_meters:inst_rate_meters|RM_sn_data[14] at LC6_16_T1
--operation mode is normal

H1_RM_sn_data[14]_lut_out = P13_q[2];
H1_RM_sn_data[14] = DFFE(H1_RM_sn_data[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--H1_RM_rate_SPE[14] is rate_meters:inst_rate_meters|RM_rate_SPE[14] at LC3_16_T1
--operation mode is normal

H1_RM_rate_SPE[14]_lut_out = P03_q[14];
H1_RM_rate_SPE[14] = DFFE(H1_RM_rate_SPE[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L317 is slaveregister:inst_slaveregister|i4310~1132 at LC7_16_T1
--operation mode is normal

K1L317 = K1L003 & (LE1L83Q & H1_RM_sn_data[14] # !LE1L83Q & H1_RM_rate_SPE[14]);


--K1L417 is slaveregister:inst_slaveregister|i4310~1133 at LC7_15_H3
--operation mode is normal

K1L417 = K1L066 & (H1_RM_rate_MPE[14] # LE1L53Q & K1L317) # !K1L066 & LE1L53Q & K1L317;


--K1L237 is slaveregister:inst_slaveregister|i4312~929 at LC8_16_H1
--operation mode is normal

K1L237 = K1L405 & (LE1L83Q # LE1L63Q # !K1L792);

--K1L937 is slaveregister:inst_slaveregister|i4312~937 at LC8_16_H1
--operation mode is normal

K1L937 = K1L405 & (LE1L83Q # LE1L63Q # !K1L792);


--K1_COMM_ctrl_local.id[46] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[46] at LC6_4_H1
--operation mode is normal

K1_COMM_ctrl_local.id[46]_lut_out = TE1_MASTERHWDATA[14];
K1_COMM_ctrl_local.id[46] = DFFE(K1_COMM_ctrl_local.id[46]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[14] at LC7_14_C1
--operation mode is normal

K1_COMM_ctrl_local.id[14]_lut_out = TE1_MASTERHWDATA[14];
K1_COMM_ctrl_local.id[14] = DFFE(K1_COMM_ctrl_local.id[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L517 is slaveregister:inst_slaveregister|i4310~1134 at LC5_13_H1
--operation mode is normal

K1L517 = LE1L53Q & K1_COMM_ctrl_local.id[46] # !LE1L53Q & K1_COMM_ctrl_local.id[14];


--K1L617 is slaveregister:inst_slaveregister|i4310~1135 at LC4_13_H1
--operation mode is normal

K1L617 = K1L284 & (K1L974 & K1L517 # !K1L974 & K1L953);


--K1L717 is slaveregister:inst_slaveregister|i4310~1136 at LC10_11_B1
--operation mode is normal

K1L717 = P9_pre_out[14] & (P7_sload_path[14] # !LE1L53Q) # !P9_pre_out[14] & P7_sload_path[14] & LE1L53Q;


--K1L817 is slaveregister:inst_slaveregister|i4310~1137 at LC8_11_A1
--operation mode is normal

K1L817 = !K1_i1663 & K1L717 & LE1L63Q & LE1L73Q;


--K1_COMM_ctrl_local.rx_tail[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[14] at LC6_11_A1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[14]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[14] # !K1L809 & K1_COMM_ctrl_local.rx_tail[14]);
K1_COMM_ctrl_local.rx_tail[14] = DFFE(K1_COMM_ctrl_local.rx_tail[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L917 is slaveregister:inst_slaveregister|i4310~1138 at LC2_11_A1
--operation mode is normal

K1L917 = LE1L53Q & P01_q[14] # !LE1L53Q & K1_COMM_ctrl_local.rx_tail[14];


--K1L027 is slaveregister:inst_slaveregister|i4310~1139 at LC1_11_A1
--operation mode is normal

K1L027 = !K1_i1663 & K1L917 & !LE1L63Q & LE1L73Q;


--T1_inst16[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[14] at LC8_14_A3
--operation mode is normal

T1_inst16[14]_lut_out = P91_q[14];
T1_inst16[14] = DFFE(T1_inst16[14]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[14] at LC9_11_A1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[14]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[14] # !K1L709 & K1_COMM_ctrl_local.tx_head[14]);
K1_COMM_ctrl_local.tx_head[14] = DFFE(K1_COMM_ctrl_local.tx_head[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L127 is slaveregister:inst_slaveregister|i4310~1140 at LC3_11_A1
--operation mode is normal

K1L127 = LE1L53Q & T1_inst16[14] # !LE1L53Q & K1_COMM_ctrl_local.tx_head[14];


--K1L227 is slaveregister:inst_slaveregister|i4310~1141 at LC4_11_A1
--operation mode is normal

K1L227 = !K1_i1663 & K1L127 & LE1L63Q & !LE1L73Q;


--K1L327 is slaveregister:inst_slaveregister|i4310~1142 at LC7_11_A1
--operation mode is normal

K1L327 = K1L027 # K1L227 # K1L817;


--K1L427 is slaveregister:inst_slaveregister|i4310~1143 at LC9_15_H3
--operation mode is normal

K1L427 = K1L417 # K1L237 & (K1L327 # K1L617);


--K1L527 is slaveregister:inst_slaveregister|i4310~1144 at LC8_15_H3
--operation mode is normal

K1L527 = K1L217 # K1L218 & K1L427 & K1_i763;


--RE1_q[15] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC15_1_I2
RE1_q[15]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[15]_read_address = RD_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q);
RE1_q[15] = MEMORY_SEGMENT(, , , , , , , , , RE1_q[15]_write_address, RE1_q[15]_read_address);


--K1_DAQ_ctrl_local.trigger_enable[15] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[15] at LC6_3_I2
--operation mode is normal

K1_DAQ_ctrl_local.trigger_enable[15]_lut_out = TE1_MASTERHWDATA[15];
K1_DAQ_ctrl_local.trigger_enable[15] = DFFE(K1_DAQ_ctrl_local.trigger_enable[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L552);


--K1L658 is slaveregister:inst_slaveregister|i4501~340 at LC5_3_I2
--operation mode is normal

K1L658 = K1_i38 & K1_DAQ_ctrl_local.trigger_enable[15] & !K1_i150 # !K1_i38 & RE1_q[15];


--K1L758 is slaveregister:inst_slaveregister|i4501~341 at LC9_3_I2
--operation mode is normal

K1L758 = K1L658 # VD1_start_address[15] & K1_i38 & K1L198;


--K1_CS_ctrl_local.CS_time[15] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[15] at LC3_14_C1
--operation mode is normal

K1_CS_ctrl_local.CS_time[15]_lut_out = TE1_MASTERHWDATA[15];
K1_CS_ctrl_local.CS_time[15] = DFFE(K1_CS_ctrl_local.CS_time[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L707 is slaveregister:inst_slaveregister|i4309~723 at LC5_8_I3
--operation mode is normal

K1L707 = K1_i763 & K1L557 & K1_CS_ctrl_local.CS_time[15] # !K1_i763 & (P23_sload_path[47] # K1L557 & K1_CS_ctrl_local.CS_time[15]);


--K1L807 is slaveregister:inst_slaveregister|i4309~724 at LC10_8_I3
--operation mode is normal

K1L807 = LE1L53Q & K1L707 # !LE1L53Q & !K1_i763 & P23_sload_path[15];


--K1_DAQ_ctrl_local.LC_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[0] at LC1_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.LC_mode[0]_lut_out = TE1_MASTERHWDATA[16];
K1_DAQ_ctrl_local.LC_mode[0] = DFFE(K1_DAQ_ctrl_local.LC_mode[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1L458 is slaveregister:inst_slaveregister|i4500~99 at LC3_2_C2
--operation mode is normal

K1L458 = K1_i150 & K1L198 & (LE1L34Q # !K1L372);


--K1L558 is slaveregister:inst_slaveregister|i4500~100 at LC6_2_C2
--operation mode is normal

K1L558 = K1L109 & (K1_DAQ_ctrl_local.LC_mode[0] # VD1_start_address[16] & K1L458) # !K1L109 & VD1_start_address[16] & K1L458;


--H1_RM_rate_SPE[16] is rate_meters:inst_rate_meters|RM_rate_SPE[16] at LC7_4_T1
--operation mode is normal

H1_RM_rate_SPE[16]_lut_out = P03_q[16];
H1_RM_rate_SPE[16] = DFFE(H1_RM_rate_SPE[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[0] at LC5_8_Y1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[0]_lut_out = TE1_MASTERHWDATA[16];
K1_RM_ctrl_local.rm_rate_dead[0] = DFFE(K1_RM_ctrl_local.rm_rate_dead[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L946 is slaveregister:inst_slaveregister|i4148~444 at LC3_4_C3
--operation mode is normal

K1L946 = K1_RM_ctrl_local.rm_rate_dead[0] & (H1_RM_rate_SPE[16] # !LE1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[0] & H1_RM_rate_SPE[16] & LE1L53Q;


--H1_RM_rate_MPE[16] is rate_meters:inst_rate_meters|RM_rate_MPE[16] at LC5_6_N1
--operation mode is normal

H1_RM_rate_MPE[16]_lut_out = P92_q[16];
H1_RM_rate_MPE[16] = DFFE(H1_RM_rate_MPE[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L056 is slaveregister:inst_slaveregister|i4148~445 at LC5_4_C3
--operation mode is normal

K1L056 = K1_i1240 & H1_RM_rate_MPE[16] & !K1_i1427 # !K1_i1240 & K1L946;


--K1L266 is slaveregister:inst_slaveregister|i4164~583 at LC6_5_G3
--operation mode is normal

K1L266 = LE1L83Q # !K1L003 & (!K1L792 # !K1L545);

--K1L566 is slaveregister:inst_slaveregister|i4164~590 at LC6_5_G3
--operation mode is normal

K1L566 = LE1L83Q # !K1L003 & (!K1L792 # !K1L545);


--H1_RM_sn_data[16] is rate_meters:inst_rate_meters|RM_sn_data[16] at LC5_4_K3
--operation mode is normal

H1_RM_sn_data[16]_lut_out = H1_RM_sn_data_int[16];
H1_RM_sn_data[16] = DFFE(H1_RM_sn_data[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1_RM_ctrl_local.rm_sn_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[0] at LC3_15_K1
--operation mode is normal

K1_RM_ctrl_local.rm_sn_dead[0]_lut_out = TE1_MASTERHWDATA[16];
K1_RM_ctrl_local.rm_sn_dead[0] = DFFE(K1_RM_ctrl_local.rm_sn_dead[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L669);


--K1L156 is slaveregister:inst_slaveregister|i4148~446 at LC8_15_K1
--operation mode is normal

K1L156 = H1_RM_sn_data[16] & (LE1L53Q # K1_RM_ctrl_local.rm_sn_dead[0]) # !H1_RM_sn_data[16] & !LE1L53Q & K1_RM_ctrl_local.rm_sn_dead[0];


--K1L256 is slaveregister:inst_slaveregister|i4148~447 at LC5_15_K1
--operation mode is normal

K1L256 = LE1L83Q & K1L792 & K1L156 & !LE1L63Q;


--K1L836 is slaveregister:inst_slaveregister|i4147~740 at LC6_12_B1
--operation mode is normal

K1L836 = LE1L83Q & !K1L003 # !LE1L83Q & (LE1L93Q # !K1L203);

--K1L846 is slaveregister:inst_slaveregister|i4147~751 at LC6_12_B1
--operation mode is normal

K1L846 = LE1L83Q & !K1L003 # !LE1L83Q & (LE1L93Q # !K1L203);


--K1_COMM_ctrl_local.id[16] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[16] at LC3_6_K1
--operation mode is normal

K1_COMM_ctrl_local.id[16]_lut_out = TE1_MASTERHWDATA[16];
K1_COMM_ctrl_local.id[16] = DFFE(K1_COMM_ctrl_local.id[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L356 is slaveregister:inst_slaveregister|i4148~448 at LC7_4_C3
--operation mode is normal

K1L356 = K1L974 & !LE1L53Q & K1_COMM_ctrl_local.id[16];


--K1L456 is slaveregister:inst_slaveregister|i4148~449 at LC8_4_C3
--operation mode is normal

K1L456 = K1L256 # K1L836 & (K1L356 # K1L063);


--K1L407 is slaveregister:inst_slaveregister|i4308~455 at LC6_4_C3
--operation mode is normal

K1L407 = K1L297 & (K1L056 # K1L266 & K1L456);


--K1L696 is slaveregister:inst_slaveregister|i4304~311 at LC7_4_G3
--operation mode is normal

K1L696 = K1L082 & !LE1L53Q & !LE1L73Q & !K1_i910;


--K1_CS_ctrl_local.CS_time[16] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[16] at LC2_5_C3
--operation mode is normal

K1_CS_ctrl_local.CS_time[16]_lut_out = TE1_MASTERHWDATA[16];
K1_CS_ctrl_local.CS_time[16] = DFFE(K1_CS_ctrl_local.CS_time[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_offset[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[0] at LC9_5_C3
--operation mode is normal

K1_CS_ctrl_local.CS_offset[0]_lut_out = TE1_MASTERHWDATA[16];
K1_CS_ctrl_local.CS_offset[0] = DFFE(K1_CS_ctrl_local.CS_offset[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L507 is slaveregister:inst_slaveregister|i4308~456 at LC6_5_C3
--operation mode is normal

K1L507 = K1_CS_ctrl_local.CS_offset[0] & (K1_CS_ctrl_local.CS_time[16] # !LE1L53Q) # !K1_CS_ctrl_local.CS_offset[0] & K1_CS_ctrl_local.CS_time[16] & LE1L53Q;


--K1L607 is slaveregister:inst_slaveregister|i4308~457 at LC9_4_C3
--operation mode is normal

K1L607 = K1L557 & (K1L507 # K1L696 & P23_sload_path[16]) # !K1L557 & K1L696 & P23_sload_path[16];


--K1_CS_ctrl_local.CS_time[17] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[17] at LC9_16_D1
--operation mode is normal

K1_CS_ctrl_local.CS_time[17]_lut_out = TE1_MASTERHWDATA[17];
K1_CS_ctrl_local.CS_time[17] = DFFE(K1_CS_ctrl_local.CS_time[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_offset[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[1] at LC9_2_V3
--operation mode is normal

K1_CS_ctrl_local.CS_offset[1]_lut_out = TE1_MASTERHWDATA[17];
K1_CS_ctrl_local.CS_offset[1] = DFFE(K1_CS_ctrl_local.CS_offset[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L207 is slaveregister:inst_slaveregister|i4307~599 at LC3_6_G3
--operation mode is normal

K1L207 = K1_CS_ctrl_local.CS_offset[1] & (K1_CS_ctrl_local.CS_time[17] # !LE1L53Q) # !K1_CS_ctrl_local.CS_offset[1] & LE1L53Q & K1_CS_ctrl_local.CS_time[17];


--K1L307 is slaveregister:inst_slaveregister|i4307~600 at LC9_6_G3
--operation mode is normal

K1L307 = K1L696 & (P23_sload_path[17] # K1L207 & K1L557) # !K1L696 & K1L207 & K1L557;


--H1_RM_rate_SPE[17] is rate_meters:inst_rate_meters|RM_rate_SPE[17] at LC3_16_N1
--operation mode is normal

H1_RM_rate_SPE[17]_lut_out = P03_q[17];
H1_RM_rate_SPE[17] = DFFE(H1_RM_rate_SPE[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[1] at LC7_8_Y1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[1]_lut_out = TE1_MASTERHWDATA[17];
K1_RM_ctrl_local.rm_rate_dead[1] = DFFE(K1_RM_ctrl_local.rm_rate_dead[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L936 is slaveregister:inst_slaveregister|i4147~741 at LC6_16_N1
--operation mode is normal

K1L936 = K1_RM_ctrl_local.rm_rate_dead[1] & (H1_RM_rate_SPE[17] # !LE1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[1] & LE1L53Q & H1_RM_rate_SPE[17];


--H1_RM_rate_MPE[17] is rate_meters:inst_rate_meters|RM_rate_MPE[17] at LC5_16_N1
--operation mode is normal

H1_RM_rate_MPE[17]_lut_out = P92_q[17];
H1_RM_rate_MPE[17] = DFFE(H1_RM_rate_MPE[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L046 is slaveregister:inst_slaveregister|i4147~742 at LC8_16_N1
--operation mode is normal

K1L046 = K1_i1240 & H1_RM_rate_MPE[17] & !K1_i1427 # !K1_i1240 & K1L936;


--K1L213 is slaveregister:inst_slaveregister|i2695~22 at LC5_6_G1
--operation mode is normal

K1L213 = LE1L63Q # LE1L53Q;


--K1_i2695 is slaveregister:inst_slaveregister|i2695 at LC10_6_G1
--operation mode is normal

K1_i2695 = K1L413 # LE1L73Q # K1L213 # !K1L203;


--K1L146 is slaveregister:inst_slaveregister|i4147~743 at LC1_6_G1
--operation mode is normal

K1L146 = K1_i1504 & K1_i1663 & !K1L974 & K1_i2695;


--K1_COMPR_ctrl_local.ATWDa3thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[1] at LC3_2_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa3thres[1]_lut_out = TE1_MASTERHWDATA[17];
K1_COMPR_ctrl_local.ATWDa3thres[1] = DFFE(K1_COMPR_ctrl_local.ATWDa3thres[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa1thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[1] at LC6_2_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa1thres[1]_lut_out = TE1_MASTERHWDATA[17];
K1_COMPR_ctrl_local.ATWDa1thres[1] = DFFE(K1_COMPR_ctrl_local.ATWDa1thres[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L643 is slaveregister:inst_slaveregister|i3625~446 at LC4_2_G1
--operation mode is normal

K1L643 = K1_COMPR_ctrl_local.ATWDa1thres[1] & (K1_COMPR_ctrl_local.ATWDa3thres[1] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDa1thres[1] & LE1L53Q & K1_COMPR_ctrl_local.ATWDa3thres[1];


--K1_COMPR_ctrl_local.ATWDb3thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[1] at LC3_3_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb3thres[1]_lut_out = TE1_MASTERHWDATA[17];
K1_COMPR_ctrl_local.ATWDb3thres[1] = DFFE(K1_COMPR_ctrl_local.ATWDb3thres[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb1thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[1] at LC8_3_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb1thres[1]_lut_out = TE1_MASTERHWDATA[17];
K1_COMPR_ctrl_local.ATWDb1thres[1] = DFFE(K1_COMPR_ctrl_local.ATWDb1thres[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L743 is slaveregister:inst_slaveregister|i3625~447 at LC7_3_G1
--operation mode is normal

K1L743 = LE1L53Q & K1_COMPR_ctrl_local.ATWDb3thres[1] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDb1thres[1];


--K1L843 is slaveregister:inst_slaveregister|i3625~448 at LC2_3_G1
--operation mode is normal

K1L843 = !K1L413 & K1L713 & K1L203 & K1L743;


--K1L943 is slaveregister:inst_slaveregister|i3625~449 at LC1_3_G1
--operation mode is normal

K1L943 = K1L204 & K1L643 # !K1L204 & (K1L623 # K1L843);


--K1_RM_ctrl_local.rm_sn_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[1] at LC4_15_K1
--operation mode is normal

K1_RM_ctrl_local.rm_sn_dead[1]_lut_out = TE1_MASTERHWDATA[17];
K1_RM_ctrl_local.rm_sn_dead[1] = DFFE(K1_RM_ctrl_local.rm_sn_dead[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L669);


--K1L246 is slaveregister:inst_slaveregister|i4147~744 at LC6_15_K1
--operation mode is normal

K1L246 = LE1L83Q & K1_RM_ctrl_local.rm_sn_dead[1] & !LE1L63Q & K1L792;


--K1_COMM_ctrl_local.id[17] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[17] at LC5_16_D1
--operation mode is normal

K1_COMM_ctrl_local.id[17]_lut_out = TE1_MASTERHWDATA[17];
K1_COMM_ctrl_local.id[17] = DFFE(K1_COMM_ctrl_local.id[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L346 is slaveregister:inst_slaveregister|i4147~745 at LC7_15_K1
--operation mode is normal

K1L346 = K1L246 # K1L974 & K1_COMM_ctrl_local.id[17] & K1L836;


--K1L446 is slaveregister:inst_slaveregister|i4147~746 at LC10_6_G3
--operation mode is normal

K1L446 = LE1L53Q & K1L146 & K1L943 # !LE1L53Q & (K1L346 # K1L146 & K1L943);


--H1_RM_sn_data[17] is rate_meters:inst_rate_meters|RM_sn_data[17] at LC8_11_G3
--operation mode is normal

H1_RM_sn_data[17]_lut_out = H1_RM_sn_data_int[17];
H1_RM_sn_data[17] = DFFE(H1_RM_sn_data[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L546 is slaveregister:inst_slaveregister|i4147~747 at LC5_6_G3
--operation mode is normal

K1L546 = LE1L83Q & H1_RM_sn_data[17] & LE1L53Q & K1L003;


--K1L646 is slaveregister:inst_slaveregister|i4147~748 at LC6_6_G3
--operation mode is normal

K1L646 = K1L046 # K1L266 & (K1L546 # K1L446);


--K1L258 is slaveregister:inst_slaveregister|i4499~54 at LC8_6_G3
--operation mode is normal

K1L258 = K1L898 & (K1L307 # K1L297 & K1L646);


--K1L358 is slaveregister:inst_slaveregister|i4499~55 at LC2_3_I2
--operation mode is normal

K1L358 = VD1_start_address[17] & K1_i150 & K1_i38 & K1L198;


--K1_DAQ_ctrl_local.LC_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[1] at LC10_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.LC_mode[1]_lut_out = TE1_MASTERHWDATA[17];
K1_DAQ_ctrl_local.LC_mode[1] = DFFE(K1_DAQ_ctrl_local.LC_mode[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1_i433 is slaveregister:inst_slaveregister|i433 at LC3_2_G3
--operation mode is normal

K1_i433 = K1_i306 # LE1L53Q # LE1L73Q # !K1L182;


--K1L228 is slaveregister:inst_slaveregister|i4488~604 at LC6_7_G3
--operation mode is normal

K1L228 = K1_i433 & K1_i334 & K1_i38 & K1_i150;


--K1L328 is slaveregister:inst_slaveregister|i4488~605 at LC7_2_G3
--operation mode is normal

K1L328 = K1_i306 # LE1L53Q $ !LE1L73Q # !K1L182;

--K1L438 is slaveregister:inst_slaveregister|i4488~623 at LC7_2_G3
--operation mode is normal

K1L438 = K1_i306 # LE1L53Q $ !LE1L73Q # !K1L182;


--K1_CS_ctrl_local.CS_time[18] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[18] at LC1_12_G3
--operation mode is normal

K1_CS_ctrl_local.CS_time[18]_lut_out = TE1_MASTERHWDATA[18];
K1_CS_ctrl_local.CS_time[18] = DFFE(K1_CS_ctrl_local.CS_time[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_offset[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[2] at LC2_2_V3
--operation mode is normal

K1_CS_ctrl_local.CS_offset[2]_lut_out = TE1_MASTERHWDATA[18];
K1_CS_ctrl_local.CS_offset[2] = DFFE(K1_CS_ctrl_local.CS_offset[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L007 is slaveregister:inst_slaveregister|i4306~580 at LC9_1_G3
--operation mode is normal

K1L007 = K1_CS_ctrl_local.CS_offset[2] & (K1_CS_ctrl_local.CS_time[18] # !LE1L53Q) # !K1_CS_ctrl_local.CS_offset[2] & K1_CS_ctrl_local.CS_time[18] & LE1L53Q;


--K1L107 is slaveregister:inst_slaveregister|i4306~581 at LC5_1_G3
--operation mode is normal

K1L107 = K1L007 & (K1L557 # K1L696 & P23_sload_path[18]) # !K1L007 & K1L696 & P23_sload_path[18];


--H1_RM_rate_SPE[18] is rate_meters:inst_rate_meters|RM_rate_SPE[18] at LC2_16_N1
--operation mode is normal

H1_RM_rate_SPE[18]_lut_out = P03_q[18];
H1_RM_rate_SPE[18] = DFFE(H1_RM_rate_SPE[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[2] at LC3_8_Y1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[2]_lut_out = TE1_MASTERHWDATA[18];
K1_RM_ctrl_local.rm_rate_dead[2] = DFFE(K1_RM_ctrl_local.rm_rate_dead[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L136 is slaveregister:inst_slaveregister|i4146~731 at LC9_16_N1
--operation mode is normal

K1L136 = K1_RM_ctrl_local.rm_rate_dead[2] & (H1_RM_rate_SPE[18] # !LE1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[2] & LE1L53Q & H1_RM_rate_SPE[18];


--H1_RM_rate_MPE[18] is rate_meters:inst_rate_meters|RM_rate_MPE[18] at LC4_16_N1
--operation mode is normal

H1_RM_rate_MPE[18]_lut_out = P92_q[18];
H1_RM_rate_MPE[18] = DFFE(H1_RM_rate_MPE[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L236 is slaveregister:inst_slaveregister|i4146~732 at LC10_16_N1
--operation mode is normal

K1L236 = K1_i1240 & H1_RM_rate_MPE[18] & !K1_i1427 # !K1_i1240 & K1L136;


--K1_COMPR_ctrl_local.ATWDa3thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[2] at LC3_4_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa3thres[2]_lut_out = TE1_MASTERHWDATA[18];
K1_COMPR_ctrl_local.ATWDa3thres[2] = DFFE(K1_COMPR_ctrl_local.ATWDa3thres[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa1thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[2] at LC7_4_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa1thres[2]_lut_out = TE1_MASTERHWDATA[18];
K1_COMPR_ctrl_local.ATWDa1thres[2] = DFFE(K1_COMPR_ctrl_local.ATWDa1thres[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L243 is slaveregister:inst_slaveregister|i3624~446 at LC10_4_G1
--operation mode is normal

K1L243 = K1_COMPR_ctrl_local.ATWDa1thres[2] & (K1_COMPR_ctrl_local.ATWDa3thres[2] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDa1thres[2] & LE1L53Q & K1_COMPR_ctrl_local.ATWDa3thres[2];


--K1_COMPR_ctrl_local.ATWDb3thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[2] at LC6_3_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb3thres[2]_lut_out = TE1_MASTERHWDATA[18];
K1_COMPR_ctrl_local.ATWDb3thres[2] = DFFE(K1_COMPR_ctrl_local.ATWDb3thres[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb1thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[2] at LC5_3_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb1thres[2]_lut_out = TE1_MASTERHWDATA[18];
K1_COMPR_ctrl_local.ATWDb1thres[2] = DFFE(K1_COMPR_ctrl_local.ATWDb1thres[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L343 is slaveregister:inst_slaveregister|i3624~447 at LC9_3_G1
--operation mode is normal

K1L343 = LE1L53Q & K1_COMPR_ctrl_local.ATWDb3thres[2] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDb1thres[2];


--K1L443 is slaveregister:inst_slaveregister|i3624~448 at LC4_3_G1
--operation mode is normal

K1L443 = !K1L413 & K1L713 & K1L203 & K1L343;


--K1L543 is slaveregister:inst_slaveregister|i3624~449 at LC10_3_G1
--operation mode is normal

K1L543 = K1L204 & K1L243 # !K1L204 & (K1L623 # K1L443);


--K1_RM_ctrl_local.rm_sn_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[2] at LC9_16_K1
--operation mode is normal

K1_RM_ctrl_local.rm_sn_dead[2]_lut_out = TE1_MASTERHWDATA[18];
K1_RM_ctrl_local.rm_sn_dead[2] = DFFE(K1_RM_ctrl_local.rm_sn_dead[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L669);


--K1L336 is slaveregister:inst_slaveregister|i4146~733 at LC3_10_K1
--operation mode is normal

K1L336 = LE1L83Q & !LE1L63Q & K1_RM_ctrl_local.rm_sn_dead[2] & K1L792;


--K1_COMM_ctrl_local.id[18] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[18] at LC9_10_K1
--operation mode is normal

K1_COMM_ctrl_local.id[18]_lut_out = TE1_MASTERHWDATA[18];
K1_COMM_ctrl_local.id[18] = DFFE(K1_COMM_ctrl_local.id[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L436 is slaveregister:inst_slaveregister|i4146~734 at LC7_10_K1
--operation mode is normal

K1L436 = K1L336 # K1L836 & K1_COMM_ctrl_local.id[18] & K1L974;


--K1L536 is slaveregister:inst_slaveregister|i4146~735 at LC2_1_G3
--operation mode is normal

K1L536 = K1L436 & (K1L543 & K1L146 # !LE1L53Q) # !K1L436 & K1L543 & K1L146;


--H1_RM_sn_data[18] is rate_meters:inst_rate_meters|RM_sn_data[18] at LC5_8_K3
--operation mode is normal

H1_RM_sn_data[18]_lut_out = H1_RM_sn_data_int[18];
H1_RM_sn_data[18] = DFFE(H1_RM_sn_data[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L636 is slaveregister:inst_slaveregister|i4146~736 at LC10_1_G3
--operation mode is normal

K1L636 = H1_RM_sn_data[18] & LE1L83Q & K1L003 & LE1L53Q;


--K1L736 is slaveregister:inst_slaveregister|i4146~737 at LC6_1_G3
--operation mode is normal

K1L736 = K1L236 # K1L266 & (K1L636 # K1L536);


--K1L158 is slaveregister:inst_slaveregister|i4498~853 at LC4_1_G3
--operation mode is normal

K1L158 = K1L328 & (K1L107 # K1L736 & K1L297);


--K1_CS_ctrl_local.CS_time[20] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[20] at LC3_4_D3
--operation mode is normal

K1_CS_ctrl_local.CS_time[20]_lut_out = TE1_MASTERHWDATA[20];
K1_CS_ctrl_local.CS_time[20] = DFFE(K1_CS_ctrl_local.CS_time[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L367 is slaveregister:inst_slaveregister|i4318~194 at LC9_8_I3
--operation mode is normal

K1L367 = K1_i763 & LE1L53Q & !LE1L63Q & !K1_i924;


--K1L796 is slaveregister:inst_slaveregister|i4304~312 at LC8_4_D3
--operation mode is normal

K1L796 = K1L367 & (K1_CS_ctrl_local.CS_time[20] # K1L696 & P23_sload_path[20]) # !K1L367 & K1L696 & P23_sload_path[20];


--H1_RM_rate_SPE[20] is rate_meters:inst_rate_meters|RM_rate_SPE[20] at LC3_14_N1
--operation mode is normal

H1_RM_rate_SPE[20]_lut_out = P03_q[20];
H1_RM_rate_SPE[20] = DFFE(H1_RM_rate_SPE[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[4] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[4] at LC10_8_Y1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[4]_lut_out = TE1_MASTERHWDATA[20];
K1_RM_ctrl_local.rm_rate_dead[4] = DFFE(K1_RM_ctrl_local.rm_rate_dead[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L716 is slaveregister:inst_slaveregister|i4144~762 at LC8_14_N1
--operation mode is normal

K1L716 = K1_RM_ctrl_local.rm_rate_dead[4] & (H1_RM_rate_SPE[20] # !LE1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[4] & LE1L53Q & H1_RM_rate_SPE[20];


--H1_RM_rate_MPE[20] is rate_meters:inst_rate_meters|RM_rate_MPE[20] at LC6_14_N1
--operation mode is normal

H1_RM_rate_MPE[20]_lut_out = P92_q[20];
H1_RM_rate_MPE[20] = DFFE(H1_RM_rate_MPE[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L816 is slaveregister:inst_slaveregister|i4144~763 at LC2_14_N1
--operation mode is normal

K1L816 = K1_i1240 & !K1_i1427 & H1_RM_rate_MPE[20] # !K1_i1240 & K1L716;


--H1_RM_sn_data[20] is rate_meters:inst_rate_meters|RM_sn_data[20] at LC3_6_D3
--operation mode is normal

H1_RM_sn_data[20]_lut_out = H1_RM_sn_data_int[20];
H1_RM_sn_data[20] = DFFE(H1_RM_sn_data[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L916 is slaveregister:inst_slaveregister|i4144~764 at LC10_6_D3
--operation mode is normal

K1L916 = K1L003 & H1_RM_sn_data[20] & LE1L83Q & LE1L53Q;


--K1_COMM_ctrl_local.id[20] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[20] at LC10_3_D3
--operation mode is normal

K1_COMM_ctrl_local.id[20]_lut_out = TE1_MASTERHWDATA[20];
K1_COMM_ctrl_local.id[20] = DFFE(K1_COMM_ctrl_local.id[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L026 is slaveregister:inst_slaveregister|i4144~765 at LC3_3_D3
--operation mode is normal

K1L026 = K1L974 & !LE1L53Q & K1_COMM_ctrl_local.id[20];


--K1L746 is slaveregister:inst_slaveregister|i4147~749 at LC6_13_B1
--operation mode is normal

K1L746 = !K1L974 & (LE1L53Q # LE1L63Q # K1_i2775);


--K1L253 is slaveregister:inst_slaveregister|i3725~438 at LC8_6_G1
--operation mode is normal

K1L253 = !K1L413 & K1L203 & LE1L73Q & !LE1L63Q;

--K1L853 is slaveregister:inst_slaveregister|i3725~445 at LC8_6_G1
--operation mode is normal

K1L853 = !K1L413 & K1L203 & LE1L73Q & !LE1L63Q;


--K1_COMPR_ctrl_local.ATWDb3thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[4] at LC3_15_D1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb3thres[4]_lut_out = TE1_MASTERHWDATA[20];
K1_COMPR_ctrl_local.ATWDb3thres[4] = DFFE(K1_COMPR_ctrl_local.ATWDb3thres[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb1thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[4] at LC8_15_D1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb1thres[4]_lut_out = TE1_MASTERHWDATA[20];
K1_COMPR_ctrl_local.ATWDb1thres[4] = DFFE(K1_COMPR_ctrl_local.ATWDb1thres[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L126 is slaveregister:inst_slaveregister|i4144~766 at LC2_15_D1
--operation mode is normal

K1L126 = K1_COMPR_ctrl_local.ATWDb1thres[4] & (K1_COMPR_ctrl_local.ATWDb3thres[4] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb1thres[4] & LE1L53Q & K1_COMPR_ctrl_local.ATWDb3thres[4];


--K1_COMPR_ctrl_local.ATWDa3thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[4] at LC9_8_Y1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa3thres[4]_lut_out = TE1_MASTERHWDATA[20];
K1_COMPR_ctrl_local.ATWDa3thres[4] = DFFE(K1_COMPR_ctrl_local.ATWDa3thres[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa1thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[4] at LC3_14_D1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa1thres[4]_lut_out = TE1_MASTERHWDATA[20];
K1_COMPR_ctrl_local.ATWDa1thres[4] = DFFE(K1_COMPR_ctrl_local.ATWDa1thres[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L226 is slaveregister:inst_slaveregister|i4144~767 at LC10_15_D1
--operation mode is normal

K1L226 = LE1L53Q & K1_COMPR_ctrl_local.ATWDa3thres[4] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDa1thres[4];


--K1L326 is slaveregister:inst_slaveregister|i4144~768 at LC4_15_D1
--operation mode is normal

K1L326 = K1L253 & (K1L126 # K1L204 & K1L226) # !K1L253 & K1L204 & K1L226;


--K1L426 is slaveregister:inst_slaveregister|i4144~769 at LC6_3_D3
--operation mode is normal

K1L426 = K1L836 & (K1L026 # K1L746 & K1L326);


--K1L526 is slaveregister:inst_slaveregister|i4144~770 at LC8_3_D3
--operation mode is normal

K1L526 = K1L816 # K1L266 & (K1L916 # K1L426);


--K1L848 is slaveregister:inst_slaveregister|i4496~54 at LC5_3_D3
--operation mode is normal

K1L848 = K1L898 & (K1L796 # K1L526 & K1L487);


--K1L948 is slaveregister:inst_slaveregister|i4496~55 at LC9_3_D3
--operation mode is normal

K1L948 = K1_i38 & VD1_start_address[20] & K1L198 & K1_i150;


--K1_DAQ_ctrl_local.LBM_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[0] at LC8_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.LBM_mode[0]_lut_out = TE1_MASTERHWDATA[20];
K1_DAQ_ctrl_local.LBM_mode[0] = DFFE(K1_DAQ_ctrl_local.LBM_mode[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1_CS_ctrl_local.CS_time[21] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[21] at LC3_10_D3
--operation mode is normal

K1_CS_ctrl_local.CS_time[21]_lut_out = TE1_MASTERHWDATA[21];
K1_CS_ctrl_local.CS_time[21] = DFFE(K1_CS_ctrl_local.CS_time[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L596 is slaveregister:inst_slaveregister|i4303~307 at LC3_7_D3
--operation mode is normal

K1L596 = K1L696 & (P23_sload_path[21] # K1L367 & K1_CS_ctrl_local.CS_time[21]) # !K1L696 & K1L367 & K1_CS_ctrl_local.CS_time[21];


--H1_RM_rate_SPE[21] is rate_meters:inst_rate_meters|RM_rate_SPE[21] at LC4_14_N1
--operation mode is normal

H1_RM_rate_SPE[21]_lut_out = P03_q[21];
H1_RM_rate_SPE[21] = DFFE(H1_RM_rate_SPE[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[5] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[5] at LC4_8_Y1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[5]_lut_out = TE1_MASTERHWDATA[21];
K1_RM_ctrl_local.rm_rate_dead[5] = DFFE(K1_RM_ctrl_local.rm_rate_dead[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L806 is slaveregister:inst_slaveregister|i4143~762 at LC10_14_N1
--operation mode is normal

K1L806 = K1_RM_ctrl_local.rm_rate_dead[5] & (H1_RM_rate_SPE[21] # !LE1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[5] & LE1L53Q & H1_RM_rate_SPE[21];


--H1_RM_rate_MPE[21] is rate_meters:inst_rate_meters|RM_rate_MPE[21] at LC5_14_N1
--operation mode is normal

H1_RM_rate_MPE[21]_lut_out = P92_q[21];
H1_RM_rate_MPE[21] = DFFE(H1_RM_rate_MPE[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L906 is slaveregister:inst_slaveregister|i4143~763 at LC1_14_N1
--operation mode is normal

K1L906 = K1_i1240 & !K1_i1427 & H1_RM_rate_MPE[21] # !K1_i1240 & K1L806;


--H1_RM_sn_data[21] is rate_meters:inst_rate_meters|RM_sn_data[21] at LC7_6_D3
--operation mode is normal

H1_RM_sn_data[21]_lut_out = H1_RM_sn_data_int[21];
H1_RM_sn_data[21] = DFFE(H1_RM_sn_data[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L016 is slaveregister:inst_slaveregister|i4143~764 at LC5_6_D3
--operation mode is normal

K1L016 = K1L003 & LE1L53Q & LE1L83Q & H1_RM_sn_data[21];


--K1_COMM_ctrl_local.id[21] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[21] at LC10_7_D3
--operation mode is normal

K1_COMM_ctrl_local.id[21]_lut_out = TE1_MASTERHWDATA[21];
K1_COMM_ctrl_local.id[21] = DFFE(K1_COMM_ctrl_local.id[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L116 is slaveregister:inst_slaveregister|i4143~765 at LC8_7_D3
--operation mode is normal

K1L116 = !LE1L53Q & K1_COMM_ctrl_local.id[21] & K1L974;


--K1_COMPR_ctrl_local.ATWDb3thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[5] at LC7_15_D1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb3thres[5]_lut_out = TE1_MASTERHWDATA[21];
K1_COMPR_ctrl_local.ATWDb3thres[5] = DFFE(K1_COMPR_ctrl_local.ATWDb3thres[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb1thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[5] at LC6_15_D1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb1thres[5]_lut_out = TE1_MASTERHWDATA[21];
K1_COMPR_ctrl_local.ATWDb1thres[5] = DFFE(K1_COMPR_ctrl_local.ATWDb1thres[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L216 is slaveregister:inst_slaveregister|i4143~766 at LC9_15_D1
--operation mode is normal

K1L216 = K1_COMPR_ctrl_local.ATWDb1thres[5] & (K1_COMPR_ctrl_local.ATWDb3thres[5] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb1thres[5] & LE1L53Q & K1_COMPR_ctrl_local.ATWDb3thres[5];


--K1_COMPR_ctrl_local.ATWDa3thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[5] at LC8_8_Y1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa3thres[5]_lut_out = TE1_MASTERHWDATA[21];
K1_COMPR_ctrl_local.ATWDa3thres[5] = DFFE(K1_COMPR_ctrl_local.ATWDa3thres[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa1thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[5] at LC3_11_D1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa1thres[5]_lut_out = TE1_MASTERHWDATA[21];
K1_COMPR_ctrl_local.ATWDa1thres[5] = DFFE(K1_COMPR_ctrl_local.ATWDa1thres[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L316 is slaveregister:inst_slaveregister|i4143~767 at LC5_15_D1
--operation mode is normal

K1L316 = K1_COMPR_ctrl_local.ATWDa3thres[5] & (LE1L53Q # K1_COMPR_ctrl_local.ATWDa1thres[5]) # !K1_COMPR_ctrl_local.ATWDa3thres[5] & !LE1L53Q & K1_COMPR_ctrl_local.ATWDa1thres[5];


--K1L416 is slaveregister:inst_slaveregister|i4143~768 at LC1_15_D1
--operation mode is normal

K1L416 = K1L253 & (K1L216 # K1L204 & K1L316) # !K1L253 & K1L204 & K1L316;


--K1L516 is slaveregister:inst_slaveregister|i4143~769 at LC6_7_D3
--operation mode is normal

K1L516 = K1L836 & (K1L116 # K1L416 & K1L746);


--K1L616 is slaveregister:inst_slaveregister|i4143~770 at LC5_7_D3
--operation mode is normal

K1L616 = K1L906 # K1L266 & (K1L516 # K1L016);


--K1L648 is slaveregister:inst_slaveregister|i4495~54 at LC9_7_D3
--operation mode is normal

K1L648 = K1L898 & (K1L596 # K1L616 & K1L487);


--K1L748 is slaveregister:inst_slaveregister|i4495~55 at LC10_3_I2
--operation mode is normal

K1L748 = VD1_start_address[21] & K1_i150 & K1_i38 & K1L198;


--K1_DAQ_ctrl_local.LBM_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[1] at LC3_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.LBM_mode[1]_lut_out = TE1_MASTERHWDATA[21];
K1_DAQ_ctrl_local.LBM_mode[1] = DFFE(K1_DAQ_ctrl_local.LBM_mode[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1L348 is slaveregister:inst_slaveregister|i4494~680 at LC2_7_A2
--operation mode is normal

K1L348 = VD1_start_address[22] & K1L198 & K1L228;


--K1L428 is slaveregister:inst_slaveregister|i4488~606 at LC3_10_I3
--operation mode is normal

K1L428 = K1L228 & !K1L198 & (!K1L813 # !K1L282);

--K1L238 is slaveregister:inst_slaveregister|i4488~621 at LC3_10_I3
--operation mode is normal

K1L238 = K1L228 & !K1L198 & (!K1L813 # !K1L282);


--H1_RM_rate_SPE[22] is rate_meters:inst_rate_meters|RM_rate_SPE[22] at LC5_10_T1
--operation mode is normal

H1_RM_rate_SPE[22]_lut_out = P03_q[22];
H1_RM_rate_SPE[22] = DFFE(H1_RM_rate_SPE[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[6] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[6] at LC10_13_Y1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[6]_lut_out = TE1_MASTERHWDATA[22];
K1_RM_ctrl_local.rm_rate_dead[6] = DFFE(K1_RM_ctrl_local.rm_rate_dead[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L306 is slaveregister:inst_slaveregister|i4142~568 at LC3_13_Y1
--operation mode is normal

K1L306 = LE1L53Q & H1_RM_rate_SPE[22] # !LE1L53Q & K1_RM_ctrl_local.rm_rate_dead[6];


--H1_RM_rate_MPE[22] is rate_meters:inst_rate_meters|RM_rate_MPE[22] at LC9_13_Y1
--operation mode is normal

H1_RM_rate_MPE[22]_lut_out = P92_q[22];
H1_RM_rate_MPE[22] = DFFE(H1_RM_rate_MPE[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L406 is slaveregister:inst_slaveregister|i4142~569 at LC8_13_Y1
--operation mode is normal

K1L406 = K1_i1240 & H1_RM_rate_MPE[22] & !K1_i1427 # !K1_i1240 & K1L306;


--H1_RM_sn_data[22] is rate_meters:inst_rate_meters|RM_sn_data[22] at LC3_8_D3
--operation mode is normal

H1_RM_sn_data[22]_lut_out = H1_RM_sn_data_int[22];
H1_RM_sn_data[22] = DFFE(H1_RM_sn_data[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L506 is slaveregister:inst_slaveregister|i4142~570 at LC9_8_D3
--operation mode is normal

K1L506 = LE1L83Q & H1_RM_sn_data[22] & LE1L53Q & K1L003;


--K1L084 is slaveregister:inst_slaveregister|i3978~25 at LC4_9_I3
--operation mode is normal

K1L084 = LE1L73Q & LE1L83Q & !LE1L63Q;


--K1L353 is slaveregister:inst_slaveregister|i3725~439 at LC5_14_H1
--operation mode is normal

K1L353 = !LE1L93Q & K1L203 & !LE1L53Q & K1L084;


--K1_COMM_ctrl_local.id[22] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[22] at LC3_16_D1
--operation mode is normal

K1_COMM_ctrl_local.id[22]_lut_out = TE1_MASTERHWDATA[22];
K1_COMM_ctrl_local.id[22] = DFFE(K1_COMM_ctrl_local.id[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L606 is slaveregister:inst_slaveregister|i4142~571 at LC6_8_D3
--operation mode is normal

K1L606 = K1L506 # K1_COMM_ctrl_local.id[22] & K1L836 & K1L353;


--K1_COMPR_ctrl_local.ATWDa3thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[6] at LC3_9_G3
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa3thres[6]_lut_out = TE1_MASTERHWDATA[22];
K1_COMPR_ctrl_local.ATWDa3thres[6] = DFFE(K1_COMPR_ctrl_local.ATWDa3thres[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa1thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[6] at LC7_15_G4
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa1thres[6]_lut_out = TE1_MASTERHWDATA[22];
K1_COMPR_ctrl_local.ATWDa1thres[6] = DFFE(K1_COMPR_ctrl_local.ATWDa1thres[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L433 is slaveregister:inst_slaveregister|i3620~446 at LC9_9_G3
--operation mode is normal

K1L433 = K1L204 & (LE1L53Q & K1_COMPR_ctrl_local.ATWDa3thres[6] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDa1thres[6]);


--K1_COMPR_ctrl_local.ATWDb3thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[6] at LC3_9_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb3thres[6]_lut_out = TE1_MASTERHWDATA[22];
K1_COMPR_ctrl_local.ATWDb3thres[6] = DFFE(K1_COMPR_ctrl_local.ATWDb3thres[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb1thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[6] at LC5_9_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb1thres[6]_lut_out = TE1_MASTERHWDATA[22];
K1_COMPR_ctrl_local.ATWDb1thres[6] = DFFE(K1_COMPR_ctrl_local.ATWDb1thres[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L533 is slaveregister:inst_slaveregister|i3620~447 at LC9_9_G1
--operation mode is normal

K1L533 = K1_COMPR_ctrl_local.ATWDb3thres[6] & (K1_COMPR_ctrl_local.ATWDb1thres[6] # LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb3thres[6] & K1_COMPR_ctrl_local.ATWDb1thres[6] & !LE1L53Q;


--K1L633 is slaveregister:inst_slaveregister|i3620~448 at LC3_10_G1
--operation mode is normal

K1L633 = K1L713 & !K1L413 & K1L533 & K1L203;


--K1L733 is slaveregister:inst_slaveregister|i3620~449 at LC9_10_G1
--operation mode is normal

K1L733 = K1L633 & (K1_i2775 # !LE1L63Q) # !K1L633 & K1L623 & (K1_i2775 # !LE1L63Q);


--K1L706 is slaveregister:inst_slaveregister|i4142~572 at LC5_9_G3
--operation mode is normal

K1L706 = K1L606 # K1L146 & (K1L733 # K1L433);


--K1L448 is slaveregister:inst_slaveregister|i4494~681 at LC10_9_G3
--operation mode is normal

K1L448 = K1L487 & (K1L406 # K1L266 & K1L706);


--K1_CS_ctrl_local.CS_time[22] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[22] at LC7_16_D1
--operation mode is normal

K1_CS_ctrl_local.CS_time[22]_lut_out = TE1_MASTERHWDATA[22];
K1_CS_ctrl_local.CS_time[22] = DFFE(K1_CS_ctrl_local.CS_time[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L548 is slaveregister:inst_slaveregister|i4494~682 at LC8_9_G3
--operation mode is normal

K1L548 = K1L696 & (P23_sload_path[22] # K1_CS_ctrl_local.CS_time[22] & K1L367) # !K1L696 & K1_CS_ctrl_local.CS_time[22] & K1L367;


--K1L048 is slaveregister:inst_slaveregister|i4493~631 at LC3_7_A2
--operation mode is normal

K1L048 = K1L198 & VD1_start_address[23] & K1L228;


--K1_CS_ctrl_local.CS_time[23] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[23] at LC5_16_G3
--operation mode is normal

K1_CS_ctrl_local.CS_time[23]_lut_out = TE1_MASTERHWDATA[23];
K1_CS_ctrl_local.CS_time[23] = DFFE(K1_CS_ctrl_local.CS_time[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L148 is slaveregister:inst_slaveregister|i4493~632 at LC3_4_G3
--operation mode is normal

K1L148 = K1L696 & (P23_sload_path[23] # K1L367 & K1_CS_ctrl_local.CS_time[23]) # !K1L696 & K1L367 & K1_CS_ctrl_local.CS_time[23];


--K1_DAQ_ctrl_local.COMPR_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.COMPR_mode[0] at LC5_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.COMPR_mode[0]_lut_out = TE1_MASTERHWDATA[24];
K1_DAQ_ctrl_local.COMPR_mode[0] = DFFE(K1_DAQ_ctrl_local.COMPR_mode[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--VD1_start_address[24] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[24] at LC5_10_G2
--operation mode is normal

VD1_start_address[24]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L91 # !VD1L544 & VD1L314);
VD1_start_address[24] = DFFE(VD1_start_address[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L938 is slaveregister:inst_slaveregister|i4492~55 at LC10_2_C2
--operation mode is normal

K1L938 = K1L109 & (K1_DAQ_ctrl_local.COMPR_mode[0] # VD1_start_address[24] & K1L458) # !K1L109 & VD1_start_address[24] & K1L458;


--K1_CS_ctrl_local.CS_time[24] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[24] at LC9_3_C3
--operation mode is normal

K1_CS_ctrl_local.CS_time[24]_lut_out = TE1_MASTERHWDATA[24];
K1_CS_ctrl_local.CS_time[24] = DFFE(K1_CS_ctrl_local.CS_time[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_rate[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[0] at LC10_7_C3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[0]_lut_out = TE1_MASTERHWDATA[24];
K1_CS_ctrl_local.CS_rate[0] = DFFE(K1_CS_ctrl_local.CS_rate[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L296 is slaveregister:inst_slaveregister|i4300~495 at LC3_3_C3
--operation mode is normal

K1L296 = K1_CS_ctrl_local.CS_rate[0] & (K1_CS_ctrl_local.CS_time[24] # !LE1L53Q) # !K1_CS_ctrl_local.CS_rate[0] & K1_CS_ctrl_local.CS_time[24] & LE1L53Q;


--K1L396 is slaveregister:inst_slaveregister|i4300~496 at LC10_3_C3
--operation mode is normal

K1L396 = K1L557 & (K1L296 # K1L696 & P23_sload_path[24]) # !K1L557 & K1L696 & P23_sload_path[24];


--VD1_start_address[25] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[25] at LC5_11_G2
--operation mode is normal

VD1_start_address[25]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L81 # VD1L514 & !VD1L544);
VD1_start_address[25] = DFFE(VD1_start_address[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L738 is slaveregister:inst_slaveregister|i4491~55 at LC9_7_G3
--operation mode is normal

K1L738 = VD1_start_address[25] & K1_i150 & K1_i38 & K1L198;


--K1_DAQ_ctrl_local.COMPR_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.COMPR_mode[1] at LC9_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.COMPR_mode[1]_lut_out = TE1_MASTERHWDATA[25];
K1_DAQ_ctrl_local.COMPR_mode[1] = DFFE(K1_DAQ_ctrl_local.COMPR_mode[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1L286 is slaveregister:inst_slaveregister|i4298~644 at LC3_12_D3
--operation mode is normal

K1L286 = !K1_i763 & !LE1L53Q & P23_sload_path[26];


--K1_CS_ctrl_local.CS_time[26] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[26] at LC6_12_G3
--operation mode is normal

K1_CS_ctrl_local.CS_time[26]_lut_out = TE1_MASTERHWDATA[26];
K1_CS_ctrl_local.CS_time[26] = DFFE(K1_CS_ctrl_local.CS_time[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_rate[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[2] at LC4_2_V3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[2]_lut_out = TE1_MASTERHWDATA[26];
K1_CS_ctrl_local.CS_rate[2] = DFFE(K1_CS_ctrl_local.CS_rate[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L386 is slaveregister:inst_slaveregister|i4298~645 at LC10_12_G3
--operation mode is normal

K1L386 = LE1L53Q & K1_CS_ctrl_local.CS_time[26] # !LE1L53Q & K1_CS_ctrl_local.CS_rate[2];


--K1L486 is slaveregister:inst_slaveregister|i4298~646 at LC4_12_G3
--operation mode is normal

K1L486 = !LE1L63Q & !K1_i910 & !K1L982 & K1L386;


--H1_RM_rate_SPE[26] is rate_meters:inst_rate_meters|RM_rate_SPE[26] at LC1_10_T1
--operation mode is normal

H1_RM_rate_SPE[26]_lut_out = P03_q[26];
H1_RM_rate_SPE[26] = DFFE(H1_RM_rate_SPE[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L586 is slaveregister:inst_slaveregister|i4298~647 at LC9_12_D3
--operation mode is normal

K1L586 = !LE1L83Q & K1L003 & LE1L53Q & H1_RM_rate_SPE[26];


--H1_RM_sn_data[26] is rate_meters:inst_rate_meters|RM_sn_data[26] at LC5_8_D3
--operation mode is normal

H1_RM_sn_data[26]_lut_out = H1_RM_sn_data_int[26];
H1_RM_sn_data[26] = DFFE(H1_RM_sn_data[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L686 is slaveregister:inst_slaveregister|i4298~648 at LC6_12_D3
--operation mode is normal

K1L686 = LE1L83Q & K1L003 & LE1L53Q & H1_RM_sn_data[26];


--K1_COMM_ctrl_local.id[26] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[26] at LC10_13_D1
--operation mode is normal

K1_COMM_ctrl_local.id[26]_lut_out = TE1_MASTERHWDATA[26];
K1_COMM_ctrl_local.id[26] = DFFE(K1_COMM_ctrl_local.id[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L786 is slaveregister:inst_slaveregister|i4298~649 at LC4_12_D3
--operation mode is normal

K1L786 = K1L686 # K1_COMM_ctrl_local.id[26] & K1_i1504 & K1L353;


--H1_RM_rate_MPE[26] is rate_meters:inst_rate_meters|RM_rate_MPE[26] at LC4_12_N1
--operation mode is normal

H1_RM_rate_MPE[26]_lut_out = P92_q[26];
H1_RM_rate_MPE[26] = DFFE(H1_RM_rate_MPE[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L886 is slaveregister:inst_slaveregister|i4298~650 at LC10_12_D3
--operation mode is normal

K1L886 = K1_i1240 & (K1_i1427 & K1L786 # !K1_i1427 & H1_RM_rate_MPE[26]);


--K1L986 is slaveregister:inst_slaveregister|i4298~651 at LC8_12_D3
--operation mode is normal

K1L986 = K1L486 # K1L218 & (K1L886 # K1L586);


--K1L638 is slaveregister:inst_slaveregister|i4490~362 at LC5_12_D3
--operation mode is normal

K1L638 = K1L328 & (K1L286 # K1L986 & K1_i763);


--VD1_start_address[26] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[26] at LC5_13_G2
--operation mode is normal

VD1_start_address[26]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L71 # VD1L714 & !VD1L544);
VD1_start_address[26] = DFFE(VD1_start_address[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L476 is slaveregister:inst_slaveregister|i4297~644 at LC3_9_D3
--operation mode is normal

K1L476 = !LE1L53Q & !K1_i763 & P23_sload_path[27];


--K1_CS_ctrl_local.CS_time[27] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[27] at LC7_4_D3
--operation mode is normal

K1_CS_ctrl_local.CS_time[27]_lut_out = TE1_MASTERHWDATA[27];
K1_CS_ctrl_local.CS_time[27] = DFFE(K1_CS_ctrl_local.CS_time[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_rate[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[3] at LC7_2_V3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[3]_lut_out = TE1_MASTERHWDATA[27];
K1_CS_ctrl_local.CS_rate[3] = DFFE(K1_CS_ctrl_local.CS_rate[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L576 is slaveregister:inst_slaveregister|i4297~645 at LC2_4_D3
--operation mode is normal

K1L576 = K1_CS_ctrl_local.CS_time[27] & (K1_CS_ctrl_local.CS_rate[3] # LE1L53Q) # !K1_CS_ctrl_local.CS_time[27] & K1_CS_ctrl_local.CS_rate[3] & !LE1L53Q;


--K1L676 is slaveregister:inst_slaveregister|i4297~646 at LC9_4_D3
--operation mode is normal

K1L676 = !K1_i910 & K1L576 & !LE1L63Q & !K1L982;


--H1_RM_rate_SPE[27] is rate_meters:inst_rate_meters|RM_rate_SPE[27] at LC6_10_T1
--operation mode is normal

H1_RM_rate_SPE[27]_lut_out = P03_q[27];
H1_RM_rate_SPE[27] = DFFE(H1_RM_rate_SPE[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L776 is slaveregister:inst_slaveregister|i4297~647 at LC5_9_D3
--operation mode is normal

K1L776 = H1_RM_rate_SPE[27] & !LE1L83Q & LE1L53Q & K1L003;


--H1_RM_sn_data[27] is rate_meters:inst_rate_meters|RM_sn_data[27] at LC4_8_D3
--operation mode is normal

H1_RM_sn_data[27]_lut_out = H1_RM_sn_data_int[27];
H1_RM_sn_data[27] = DFFE(H1_RM_sn_data[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L876 is slaveregister:inst_slaveregister|i4297~648 at LC4_9_D3
--operation mode is normal

K1L876 = LE1L53Q & K1L003 & H1_RM_sn_data[27] & LE1L83Q;


--K1_COMM_ctrl_local.id[27] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[27] at LC8_1_D3
--operation mode is normal

K1_COMM_ctrl_local.id[27]_lut_out = TE1_MASTERHWDATA[27];
K1_COMM_ctrl_local.id[27] = DFFE(K1_COMM_ctrl_local.id[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L976 is slaveregister:inst_slaveregister|i4297~649 at LC10_9_D3
--operation mode is normal

K1L976 = K1L876 # K1_COMM_ctrl_local.id[27] & K1_i1504 & K1L353;


--H1_RM_rate_MPE[27] is rate_meters:inst_rate_meters|RM_rate_MPE[27] at LC8_12_N1
--operation mode is normal

H1_RM_rate_MPE[27]_lut_out = P92_q[27];
H1_RM_rate_MPE[27] = DFFE(H1_RM_rate_MPE[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L086 is slaveregister:inst_slaveregister|i4297~650 at LC7_9_D3
--operation mode is normal

K1L086 = K1_i1240 & (K1_i1427 & K1L976 # !K1_i1427 & H1_RM_rate_MPE[27]);


--K1L186 is slaveregister:inst_slaveregister|i4297~651 at LC9_9_D3
--operation mode is normal

K1L186 = K1L676 # K1L218 & (K1L086 # K1L776);


--K1L538 is slaveregister:inst_slaveregister|i4489~362 at LC8_9_D3
--operation mode is normal

K1L538 = K1L328 & (K1L476 # K1L186 & K1_i763);


--VD1_start_address[27] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[27] at LC5_9_W2
--operation mode is normal

VD1_start_address[27]_lut_out = !K1_DAQ_ctrl_local.LBM_ptr_RST & (VD1L61 # VD1L914 & !VD1L544);
VD1_start_address[27] = DFFE(VD1_start_address[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L528 is slaveregister:inst_slaveregister|i4488~607 at LC2_9_I3
--operation mode is normal

K1L528 = K1L138 # !LE1L53Q & !K1_i763 & P23_sload_path[28];


--H1_RM_rate_MPE[28] is rate_meters:inst_rate_meters|RM_rate_MPE[28] at LC3_12_N1
--operation mode is normal

H1_RM_rate_MPE[28]_lut_out = P92_q[28];
H1_RM_rate_MPE[28] = DFFE(H1_RM_rate_MPE[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L628 is slaveregister:inst_slaveregister|i4488~608 at LC7_12_N1
--operation mode is normal

K1L628 = K1L792 & H1_RM_rate_MPE[28] & !LE1L83Q & K1L545;


--H1_RM_sn_data[28] is rate_meters:inst_rate_meters|RM_sn_data[28] at LC5_5_K3
--operation mode is normal

H1_RM_sn_data[28]_lut_out = H1_RM_sn_data_int[28];
H1_RM_sn_data[28] = DFFE(H1_RM_sn_data[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L728 is slaveregister:inst_slaveregister|i4488~609 at LC10_9_I3
--operation mode is normal

K1L728 = K1L628 # H1_RM_sn_data[28] & !K1_i1504 & LE1L53Q;


--K1L895 is slaveregister:inst_slaveregister|i4141~541 at LC4_3_G3
--operation mode is normal

K1L895 = K1L836 & (LE1L83Q # !K1L545 # !K1L792);


--K1_COMM_ctrl_local.id[28] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[28] at LC5_15_H1
--operation mode is normal

K1_COMM_ctrl_local.id[28]_lut_out = TE1_MASTERHWDATA[28];
K1_COMM_ctrl_local.id[28] = DFFE(K1_COMM_ctrl_local.id[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L828 is slaveregister:inst_slaveregister|i4488~610 at LC4_15_H1
--operation mode is normal

K1L828 = K1L974 & !LE1L53Q & K1_COMM_ctrl_local.id[28];


--K1L928 is slaveregister:inst_slaveregister|i4488~611 at LC6_9_I3
--operation mode is normal

K1L928 = K1L728 # K1L895 & (K1L828 # K1L063);


--H1_RM_rate_SPE[28] is rate_meters:inst_rate_meters|RM_rate_SPE[28] at LC3_10_T1
--operation mode is normal

H1_RM_rate_SPE[28]_lut_out = P03_q[28];
H1_RM_rate_SPE[28] = DFFE(H1_RM_rate_SPE[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L038 is slaveregister:inst_slaveregister|i4488~612 at LC7_9_I3
--operation mode is normal

K1L038 = K1_i1240 & K1L928 # !K1_i1240 & H1_RM_rate_SPE[28] & LE1L53Q;


--K1_CS_ctrl_local.CS_time[30] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[30] at LC3_10_J3
--operation mode is normal

K1_CS_ctrl_local.CS_time[30]_lut_out = TE1_MASTERHWDATA[30];
K1_CS_ctrl_local.CS_time[30] = DFFE(K1_CS_ctrl_local.CS_time[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L018 is slaveregister:inst_slaveregister|i4486~291 at LC1_3_G3
--operation mode is normal

K1L018 = K1_CS_ctrl_local.CS_time[30] & (K1L367 # K1L696 & P23_sload_path[30]) # !K1_CS_ctrl_local.CS_time[30] & K1L696 & P23_sload_path[30];


--H1_RM_rate_SPE[30] is rate_meters:inst_rate_meters|RM_rate_SPE[30] at LC3_2_T3
--operation mode is normal

H1_RM_rate_SPE[30]_lut_out = P03_q[30];
H1_RM_rate_SPE[30] = DFFE(H1_RM_rate_SPE[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L666 is slaveregister:inst_slaveregister|i4166~226 at LC6_3_G3
--operation mode is normal

K1L666 = LE1L53Q & !LE1L83Q & K1L003 & H1_RM_rate_SPE[30];


--K1L118 is slaveregister:inst_slaveregister|i4486~292 at LC8_3_G3
--operation mode is normal

K1L118 = K1L018 # K1L487 & (K1L176 # K1L666);


--LE1L43Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhresp[0]~reg0 at LC2_6_I1
--operation mode is normal

LE1L43Q_lut_out = LE1L25Q # LE1L52 & (LE1L62 # !LE1L1);
LE1L43Q = DFFE(LE1L43Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--Z1L2Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg at LC10_14_A4
--operation mode is normal

Z1L2Q_lut_out = PB1_dffs[0];
Z1L2Q = DFFE(Z1L2Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , Z1L5);


--Z1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg at LC3_15_H4
--operation mode is normal

Z1L01Q_lut_out = VCC;
Z1L01Q = DFFE(Z1L01Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , Z1L9);


--Z1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg at LC3_14_A4
--operation mode is normal

Z1L4Q_lut_out = PB1_dffs[2];
Z1L4Q = DFFE(Z1L4Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , Z1L5);


--Z1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg at LC8_14_A4
--operation mode is normal

Z1L6Q_lut_out = PB1_dffs[3];
Z1L6Q = DFFE(Z1L6Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , Z1L5);


--Z1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~15 at LC1_6_I4
--operation mode is normal

Z1L91 = Z1L6Q & Z1L01Q & CB1_CTRL_OK & Z1L4Q;

--Z1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~18 at LC1_6_I4
--operation mode is normal

Z1L12 = Z1L6Q & Z1L01Q & CB1_CTRL_OK & Z1L4Q;


--Z1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg at LC2_14_A4
--operation mode is normal

Z1L3Q_lut_out = PB1_dffs[1];
Z1L3Q = DFFE(Z1L3Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , Z1L5);


--R1_REC_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_PULSE at LC2_15_J4
--operation mode is normal

R1_REC_PULSE_lut_out = !U1L81Q & (R1L13 # U1L31Q & R1_REC_WT);
R1_REC_PULSE = DFFE(R1_REC_PULSE_lut_out, GLOBAL(KE1_outclock0), , , );


--R1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~147 at LC10_5_I4
--operation mode is normal

R1L11 = R1_REC_PULSE & KB1L92Q;


--FD1L36Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg at LC2_6_B4
--operation mode is normal

FD1L36Q_lut_out = !LD1L7Q & FD1_EOF_WAIT;
FD1L36Q = DFFE(FD1L36Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--R1_SND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_IDLE at LC10_6_B4
--operation mode is normal

R1_SND_IDLE_lut_out = !U1L81Q & (R1L44 # R1_CLR_BUF);
R1_SND_IDLE = DFFE(R1_SND_IDLE_lut_out, GLOBAL(KE1_outclock0), , , );


--R1_SND_MRNB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_MRNB at LC3_12_K4
--operation mode is normal

R1_SND_MRNB_lut_out = R1L4 # R1L74 & (X1L121 # X1L221);
R1_SND_MRNB = DFFE(R1_SND_MRNB_lut_out, GLOBAL(KE1_outclock0), , , );


--R1_SND_MRWB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_MRWB at LC7_12_K4
--operation mode is normal

R1_SND_MRWB_lut_out = R1L6 # !X1L121 & R1L74 & !X1L221;
R1_SND_MRWB = DFFE(R1_SND_MRWB_lut_out, GLOBAL(KE1_outclock0), , , );


--R1_SND_DRAND is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_DRAND at LC5_8_G4
--operation mode is normal

R1_SND_DRAND_lut_out = R1L1 # !VB6L1 & R1L8 & !K1_COMM_ctrl_local.reboot_req;
R1_SND_DRAND = DFFE(R1_SND_DRAND_lut_out, GLOBAL(KE1_outclock0), , , );


--R1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|send_ctrl~26 at LC5_12_K4
--operation mode is normal

R1L53 = !R1_SND_DRAND & !R1_SND_MRNB & !R1_SND_IDLE & !R1_SND_MRWB;


--R1_SND_ID is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_ID at LC7_5_I4
--operation mode is normal

R1_SND_ID_lut_out = R1L3 # !U1L81Q & !FD1L36Q & R1_SND_ID;
R1_SND_ID = DFFE(R1_SND_ID_lut_out, GLOBAL(KE1_outclock0), , , );


--R1_SND_TC_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_TC_DAT at LC2_13_B4
--operation mode is normal

R1_SND_TC_DAT_lut_out = R1L7 # !U1L81Q & Z1L81Q & R1_DRREQ_WT;
R1_SND_TC_DAT = DFFE(R1_SND_TC_DAT_lut_out, GLOBAL(KE1_outclock0), , , );


--R1_SND_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_DAT at LC8_8_G4
--operation mode is normal

R1_SND_DAT_lut_out = R1L8 & (VB6L1 # !R1L5 & R1_SND_DAT) # !R1L8 & !R1L5 & R1_SND_DAT;
R1_SND_DAT = DFFE(R1_SND_DAT_lut_out, GLOBAL(KE1_outclock0), , , );


--FD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1868 at LC4_13_B4
--operation mode is normal

FD1L2 = !R1_SND_ID & !R1_SND_TC_DAT & !R1_SND_DAT;


--R1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~148 at LC6_5_I4
--operation mode is normal

R1L21 = R1L11 # FD1L36Q & (!FD1L2 # !R1L53);


--KB1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg at LC5_4_A4
--operation mode is normal

KB1L11Q_lut_out = KB1L1 & KB1L2 & KB1L5 & !PB1_dffs[6];
KB1L11Q = DFFE(KB1L11Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--CB1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT at LC2_7_H4
--operation mode is normal

CB1_EOF_WAIT_lut_out = !KB1L92Q & (CB1L1 # CB1_EOF_WAIT & !KB1L11Q);
CB1_EOF_WAIT = DFFE(CB1_EOF_WAIT_lut_out, GLOBAL(KE1_outclock0), , , );


--ZB1_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27] at LC3_11_H4
--operation mode is normal

ZB1_SRG[27]_lut_out = EB1_crc32_en & ZB1_SRG[26] # !EB1_crc32_en & ZB1_SRG[27] # !CB1L61;
ZB1_SRG[27] = DFFE(ZB1_SRG[27]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28] at LC7_11_H4
--operation mode is normal

ZB1_SRG[28]_lut_out = EB1_crc32_en & ZB1_SRG[27] # !EB1_crc32_en & ZB1_SRG[28] # !CB1L61;
ZB1_SRG[28] = DFFE(ZB1_SRG[28]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29] at LC10_11_H4
--operation mode is normal

ZB1_SRG[29]_lut_out = EB1_crc32_en & ZB1_SRG[28] # !EB1_crc32_en & ZB1_SRG[29] # !CB1L61;
ZB1_SRG[29] = DFFE(ZB1_SRG[29]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30] at LC9_11_H4
--operation mode is normal

ZB1_SRG[30]_lut_out = EB1_crc32_en & ZB1_SRG[29] # !EB1_crc32_en & ZB1_SRG[30] # !CB1L61;
ZB1_SRG[30] = DFFE(ZB1_SRG[30]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--EB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~705 at LC8_11_H4
--operation mode is normal

EB1L8 = ZB1_SRG[28] # ZB1_SRG[29] # ZB1_SRG[30] # ZB1_SRG[27];


--ZB1_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23] at LC3_10_H4
--operation mode is normal

ZB1_SRG[23]_lut_out = EB1_crc32_en & ZB1_i16 # !EB1_crc32_en & ZB1_SRG[23] # !CB1L61;
ZB1_SRG[23] = DFFE(ZB1_SRG[23]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24] at LC1_11_H4
--operation mode is normal

ZB1_SRG[24]_lut_out = EB1_crc32_en & ZB1_SRG[23] # !EB1_crc32_en & ZB1_SRG[24] # !CB1L61;
ZB1_SRG[24] = DFFE(ZB1_SRG[24]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25] at LC4_11_H4
--operation mode is normal

ZB1_SRG[25]_lut_out = EB1_crc32_en & ZB1_SRG[24] # !EB1_crc32_en & ZB1_SRG[25] # !CB1L61;
ZB1_SRG[25] = DFFE(ZB1_SRG[25]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26] at LC5_11_H4
--operation mode is normal

ZB1_SRG[26]_lut_out = EB1_crc32_en & ZB1_i17 # !EB1_crc32_en & ZB1_SRG[26] # !CB1L61;
ZB1_SRG[26] = DFFE(ZB1_SRG[26]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--EB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~706 at LC6_11_H4
--operation mode is normal

EB1L9 = ZB1_SRG[25] # ZB1_SRG[26] # ZB1_SRG[23] # ZB1_SRG[24];


--ZB1_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19] at LC3_12_H4
--operation mode is normal

ZB1_SRG[19]_lut_out = EB1_crc32_en & ZB1_SRG[18] # !EB1_crc32_en & ZB1_SRG[19] # !CB1L61;
ZB1_SRG[19] = DFFE(ZB1_SRG[19]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20] at LC9_12_H4
--operation mode is normal

ZB1_SRG[20]_lut_out = EB1_crc32_en & ZB1_SRG[19] # !EB1_crc32_en & ZB1_SRG[20] # !CB1L61;
ZB1_SRG[20] = DFFE(ZB1_SRG[20]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21] at LC7_12_H4
--operation mode is normal

ZB1_SRG[21]_lut_out = EB1_crc32_en & ZB1_SRG[20] # !EB1_crc32_en & ZB1_SRG[21] # !CB1L61;
ZB1_SRG[21] = DFFE(ZB1_SRG[21]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22] at LC2_12_H4
--operation mode is normal

ZB1_SRG[22]_lut_out = EB1_crc32_en & ZB1_i15 # !EB1_crc32_en & ZB1_SRG[22] # !CB1L61;
ZB1_SRG[22] = DFFE(ZB1_SRG[22]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--EB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~707 at LC6_12_H4
--operation mode is normal

EB1L01 = ZB1_SRG[20] # ZB1_SRG[22] # ZB1_SRG[21] # ZB1_SRG[19];


--ZB1_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15] at LC5_13_H4
--operation mode is normal

ZB1_SRG[15]_lut_out = EB1_crc32_en & ZB1_SRG[14] # !EB1_crc32_en & ZB1_SRG[15] # !CB1L61;
ZB1_SRG[15] = DFFE(ZB1_SRG[15]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16] at LC9_7_K4
--operation mode is normal

ZB1_SRG[16]_lut_out = EB1_crc32_en & ZB1_i14 # !EB1_crc32_en & ZB1_SRG[16] # !CB1L61;
ZB1_SRG[16] = DFFE(ZB1_SRG[16]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17] at LC10_12_H4
--operation mode is normal

ZB1_SRG[17]_lut_out = EB1_crc32_en & ZB1_SRG[16] # !EB1_crc32_en & ZB1_SRG[17] # !CB1L61;
ZB1_SRG[17] = DFFE(ZB1_SRG[17]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18] at LC8_12_H4
--operation mode is normal

ZB1_SRG[18]_lut_out = EB1_crc32_en & ZB1_SRG[17] # !EB1_crc32_en & ZB1_SRG[18] # !CB1L61;
ZB1_SRG[18] = DFFE(ZB1_SRG[18]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--EB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~708 at LC5_12_H4
--operation mode is normal

EB1L11 = ZB1_SRG[18] # ZB1_SRG[15] # ZB1_SRG[16] # ZB1_SRG[17];


--EB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~709 at LC5_6_H4
--operation mode is normal

EB1L21 = EB1L9 # EB1L01 # EB1L11 # EB1L8;


--ZB1_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11] at LC3_13_H4
--operation mode is normal

ZB1_SRG[11]_lut_out = EB1_crc32_en & ZB1_i12 # !EB1_crc32_en & ZB1_SRG[11] # !CB1L61;
ZB1_SRG[11] = DFFE(ZB1_SRG[11]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12] at LC7_13_H4
--operation mode is normal

ZB1_SRG[12]_lut_out = EB1_crc32_en & ZB1_i13 # !EB1_crc32_en & ZB1_SRG[12] # !CB1L61;
ZB1_SRG[12] = DFFE(ZB1_SRG[12]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13] at LC10_13_H4
--operation mode is normal

ZB1_SRG[13]_lut_out = EB1_crc32_en & ZB1_SRG[12] # !EB1_crc32_en & ZB1_SRG[13] # !CB1L61;
ZB1_SRG[13] = DFFE(ZB1_SRG[13]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14] at LC6_13_H4
--operation mode is normal

ZB1_SRG[14]_lut_out = EB1_crc32_en & ZB1_SRG[13] # !EB1_crc32_en & ZB1_SRG[14] # !CB1L61;
ZB1_SRG[14] = DFFE(ZB1_SRG[14]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--EB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~710 at LC2_13_H4
--operation mode is normal

EB1L31 = ZB1_SRG[12] # ZB1_SRG[13] # ZB1_SRG[14] # ZB1_SRG[11];


--ZB1_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7] at LC7_14_H4
--operation mode is normal

ZB1_SRG[7]_lut_out = EB1_crc32_en & ZB1_i9 # !EB1_crc32_en & ZB1_SRG[7] # !CB1L61;
ZB1_SRG[7] = DFFE(ZB1_SRG[7]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8] at LC4_14_H4
--operation mode is normal

ZB1_SRG[8]_lut_out = EB1_crc32_en & ZB1_i10 # !EB1_crc32_en & ZB1_SRG[8] # !CB1L61;
ZB1_SRG[8] = DFFE(ZB1_SRG[8]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9] at LC3_14_H4
--operation mode is normal

ZB1_SRG[9]_lut_out = EB1_crc32_en & ZB1_SRG[8] # !EB1_crc32_en & ZB1_SRG[9] # !CB1L61;
ZB1_SRG[9] = DFFE(ZB1_SRG[9]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10] at LC1_13_H4
--operation mode is normal

ZB1_SRG[10]_lut_out = EB1_crc32_en & ZB1_i11 # !EB1_crc32_en & ZB1_SRG[10] # !CB1L61;
ZB1_SRG[10] = DFFE(ZB1_SRG[10]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--EB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~711 at LC9_14_H4
--operation mode is normal

EB1L41 = ZB1_SRG[7] # ZB1_SRG[8] # ZB1_SRG[10] # ZB1_SRG[9];


--ZB1_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3] at LC9_2_H4
--operation mode is normal

ZB1_SRG[3]_lut_out = EB1_crc32_en & ZB1_SRG[2] # !EB1_crc32_en & ZB1_SRG[3] # !CB1L61;
ZB1_SRG[3] = DFFE(ZB1_SRG[3]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4] at LC5_3_H4
--operation mode is normal

ZB1_SRG[4]_lut_out = EB1_crc32_en & ZB1_i7 # !EB1_crc32_en & ZB1_SRG[4] # !CB1L61;
ZB1_SRG[4] = DFFE(ZB1_SRG[4]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5] at LC1_14_H4
--operation mode is normal

ZB1_SRG[5]_lut_out = EB1_crc32_en & ZB1_i8 # !EB1_crc32_en & ZB1_SRG[5] # !CB1L61;
ZB1_SRG[5] = DFFE(ZB1_SRG[5]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6] at LC6_14_H4
--operation mode is normal

ZB1_SRG[6]_lut_out = EB1_crc32_en & ZB1_SRG[5] # !EB1_crc32_en & ZB1_SRG[6] # !CB1L61;
ZB1_SRG[6] = DFFE(ZB1_SRG[6]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--EB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~712 at LC10_14_H4
--operation mode is normal

EB1L51 = ZB1_SRG[4] # ZB1_SRG[6] # ZB1_SRG[3] # ZB1_SRG[5];


--ZB1_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31] at LC6_3_H4
--operation mode is normal

ZB1_SRG[31]_lut_out = EB1_crc32_en & ZB1_SRG[30] # !EB1_crc32_en & ZB1_SRG[31] # !CB1L61;
ZB1_SRG[31] = DFFE(ZB1_SRG[31]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0] at LC3_2_H4
--operation mode is normal

ZB1_SRG[0]_lut_out = EB1_crc32_en & ZB1_i4 # !EB1_crc32_en & ZB1_SRG[0] # !CB1L61;
ZB1_SRG[0] = DFFE(ZB1_SRG[0]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1] at LC5_2_H4
--operation mode is normal

ZB1_SRG[1]_lut_out = EB1_crc32_en & ZB1_i5 # !EB1_crc32_en & ZB1_SRG[1] # !CB1L61;
ZB1_SRG[1] = DFFE(ZB1_SRG[1]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2] at LC6_2_H4
--operation mode is normal

ZB1_SRG[2]_lut_out = EB1_crc32_en & ZB1_i6 # !EB1_crc32_en & ZB1_SRG[2] # !CB1L61;
ZB1_SRG[2] = DFFE(ZB1_SRG[2]_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--EB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~713 at LC2_2_H4
--operation mode is normal

EB1L61 = ZB1_SRG[1] # ZB1_SRG[31] # ZB1_SRG[2] # ZB1_SRG[0];


--EB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~714 at LC6_6_H4
--operation mode is normal

EB1L71 = EB1L31 # EB1L41 # EB1L51 # EB1L61;


--EB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~17 at LC1_6_H4
--operation mode is normal

EB1L7 = EB1L71 # EB1L21;


--CB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|_~165 at LC9_8_H4
--operation mode is normal

CB1L1 = CB1_DCMD_SEQ1 & KB1L01Q & Z1L01Q;


--R1_CRES_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CRES_WAIT at LC9_16_J4
--operation mode is normal

R1_CRES_WAIT_lut_out = !U1L81Q & (R1L22 # R1_PON & P23_sload_path[5]);
R1_CRES_WAIT = DFFE(R1_CRES_WAIT_lut_out, GLOBAL(KE1_outclock0), , , );


--LD1_TXCNT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT at LC6_14_L4
--operation mode is normal

LD1_TXCNT_lut_out = LD1L9Q # LD1L2 # !P71L11 & LD1_TXSHFT;
LD1_TXCNT = DFFE(LD1_TXCNT_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--LD1_TXSHFT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT at LC1_14_L4
--operation mode is normal

LD1_TXSHFT_lut_out = !P61_sload_path[0] & UB31L3 & P61_sload_path[4] & LD1_TXCNT;
LD1_TXSHFT = DFFE(LD1_TXSHFT_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--LD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81 at LC10_14_L4
--operation mode is normal

LD1L3 = LD1_TXCNT # LD1L9Q # !P71L11 & LD1_TXSHFT;


--FD1L04Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg at LC10_7_B4
--operation mode is normal

FD1L04Q_lut_out = FD1L3 # !LD1L9Q & FD1_STF # !FD1L4;
FD1L04Q = DFFE(FD1L04Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L05Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg at LC5_4_B4
--operation mode is normal

FD1L05Q_lut_out = FD1L24 # FD1L94 # !FD1L87 # !FD1L56;
FD1L05Q = DFFE(FD1L05Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--LD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33 at LC4_15_L4
--operation mode is normal

LD1L5 = !FD1L05Q & !FD1L04Q;


--UB51_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC9_9_L4
--operation mode is normal

UB51_aeb_out = UB41_aeb_out & UB31_aeb_out;


--FD1L69Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg at LC8_12_F4
--operation mode is normal

FD1L69Q_lut_out = FD1L59 # FD1L01 # FD1L49 # FD1L11;
FD1L69Q = DFFE(FD1L69Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--ZC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~826 at LC6_12_F4
--operation mode is normal

ZC1L41 = FD1L69Q & HC72L2 # !FD1L69Q & HC62L2;


--PB4_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC1_13_F4
--operation mode is normal

PB4_dffs[2]_lut_out = PB4_dffs[3] & (ZC1L51 # !LD1L9Q) # !PB4_dffs[3] & LD1L9Q & ZC1L51;
PB4_dffs[2] = DFFE(PB4_dffs[2]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--UB31L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23 at LC10_10_L4
--operation mode is normal

UB31L3 = !P61_sload_path[2] & !P61_sload_path[3] & P61_sload_path[1];


--LD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25 at LC7_14_L4
--operation mode is normal

LD1L1 = !P61_sload_path[0] & UB31L3 & P61_sload_path[4] & LD1_TXCNT;


--LD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35 at LC9_14_L4
--operation mode is normal

LD1L6 = P71L11 & LD1_TXSHFT # !LD1L7Q;


--U1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|pulse_sent~reg at LC3_13_B4
--operation mode is normal

U1L61Q_lut_out = R1_SND_PULSE & U1L5;
U1L61Q = DFFE(U1L61Q_lut_out, GLOBAL(KE1_outclock0), !R1L25, , );


--R1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_PULSE~11 at LC5_13_B4
--operation mode is normal

R1L94 = R1_SND_PULSE & !U1L61Q;


--U1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~reg at LC5_5_L4
--operation mode is normal

U1L31Q_lut_out = P42_sload_path[2] & !P42_sload_path[4] & U1L01 & !P42_sload_path[1];
U1L31Q = DFFE(U1L31Q_lut_out, GLOBAL(KE1_outclock0), !R1L25, , );


--PC1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg at LC4_15_J4
--operation mode is normal

PC1L5Q_lut_out = !UB01_agb_out & PC1L9Q;
PC1L5Q = DFFE(PC1L5Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--R1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SEND_WT~12 at LC8_15_J4
--operation mode is normal

R1L83 = R1_REC_PULSE & PC1L5Q & !KB1L92Q;


--Z1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg at LC2_6_I4
--operation mode is normal

Z1L52Q_lut_out = (Z1L3Q & !Z1L2Q) & CASCADE(Z1L12);
Z1L52Q = DFFE(Z1L52Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , );


--R1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_WT~11 at LC2_16_J4
--operation mode is normal

R1L33 = R1_CMD_WAIT & Z1L52Q;


--BE1L76Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22 at LC8_11_P2
--operation mode is normal

BE1L76Q_lut_out = BE1L96Q & (AE1L921 # AE1_rd_ptr[0] $ AE1_wr_ptr[0]);
BE1L76Q = DFFE(BE1L76Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--B1L5Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[2]~reg0 at LC9_10_V2
--operation mode is normal

B1L5Q_lut_out = K1_CS_ctrl_local.CS_enable[2] & K1_CS_ctrl_local.CS_enable[0] & B1_now_action;
B1L5Q = DFFE(B1L5Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--B1L8Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[5]~reg0 at LC4_10_V2
--operation mode is normal

B1L8Q_lut_out = K1_CS_ctrl_local.CS_enable[5] & B1_now_action & K1_CS_ctrl_local.CS_enable[0];
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--WD1L52 is daq:inst_daq|trigger:inst_trigger|i~45 at LC2_9_V2
--operation mode is normal

WD1L52 = B1L8Q & (K1_DAQ_ctrl_local.trigger_enable[7] # B1L5Q & K1_DAQ_ctrl_local.trigger_enable[4]) # !B1L8Q & B1L5Q & K1_DAQ_ctrl_local.trigger_enable[4];


--B1L4Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[1]~reg0 at LC6_10_V2
--operation mode is normal

B1L4Q_lut_out = B1_now_action & K1_CS_ctrl_local.CS_enable[0] & K1_CS_ctrl_local.CS_enable[1];
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--B1L3Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[0]~reg0 at LC5_10_V2
--operation mode is normal

B1L3Q_lut_out = K1_CS_ctrl_local.CS_enable[0] & B1_now_action;
B1L3Q = DFFE(B1L3Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--WD1L62 is daq:inst_daq|trigger:inst_trigger|i~46 at LC1_9_V2
--operation mode is normal

WD1L62 = B1L3Q & (K1_DAQ_ctrl_local.trigger_enable[2] # B1L4Q & K1_DAQ_ctrl_local.trigger_enable[3]) # !B1L3Q & B1L4Q & K1_DAQ_ctrl_local.trigger_enable[3];


--B1L6Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[3]~reg0 at LC7_10_V2
--operation mode is normal

B1L6Q_lut_out = K1_CS_ctrl_local.CS_enable[3] & K1_CS_ctrl_local.CS_enable[0] & B1_now_action;
B1L6Q = DFFE(B1L6Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--B1L7Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[4]~reg0 at LC10_10_V2
--operation mode is normal

B1L7Q_lut_out = B1_now_action & K1_CS_ctrl_local.CS_enable[0] & K1_CS_ctrl_local.CS_enable[4];
B1L7Q = DFFE(B1L7Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--WD1L72 is daq:inst_daq|trigger:inst_trigger|i~47 at LC6_9_V2
--operation mode is normal

WD1L72 = B1L6Q & (K1_DAQ_ctrl_local.trigger_enable[5] # B1L7Q & K1_DAQ_ctrl_local.trigger_enable[6]) # !B1L6Q & B1L7Q & K1_DAQ_ctrl_local.trigger_enable[6];


--WD1L12 is daq:inst_daq|trigger:inst_trigger|i118~16 at LC3_9_V2
--operation mode is normal

WD1L12 = !K1_DAQ_ctrl_local.trigger_enable[0] & !WD1L62 & !WD1L72 & !WD1L52;


--WD1L22 is daq:inst_daq|trigger:inst_trigger|i119~47 at LC7_9_V2
--operation mode is normal

WD1L22 = !K1_DAQ_ctrl_local.trigger_enable[0] & K1_DAQ_ctrl_local.trigger_enable[1];


--WD1L32 is daq:inst_daq|trigger:inst_trigger|i131~43 at LC8_9_V2
--operation mode is normal

WD1L32 = WD1L72 # WD1L62 # WD1L22 # WD1L52;


--WD1_discMPE_pulse is daq:inst_daq|trigger:inst_trigger|discMPE_pulse at LC9_16_Y1
--operation mode is normal

WD1_discMPE_pulse_lut_out = !WD1_discMPE_latch;
WD1_discMPE_pulse = DFFE(WD1_discMPE_pulse_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1_discMPE_latch is daq:inst_daq|trigger:inst_trigger|discMPE_latch at LC10_16_Y1
--operation mode is normal

WD1_discMPE_latch_lut_out = !WD1_discMPE;
WD1_discMPE_latch = DFFE(WD1_discMPE_latch_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1_i78 is daq:inst_daq|trigger:inst_trigger|i78 at LC8_16_Y1
--operation mode is normal

WD1_i78 = !WD1_discMPE_latch & !WD1_discMPE_pulse;


--WD1_discSPE_pulse is daq:inst_daq|trigger:inst_trigger|discSPE_pulse at LC9_9_Y1
--operation mode is normal

WD1_discSPE_pulse_lut_out = !WD1_discSPE_latch;
WD1_discSPE_pulse = DFFE(WD1_discSPE_pulse_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1_discSPE_latch is daq:inst_daq|trigger:inst_trigger|discSPE_latch at LC3_9_Y1
--operation mode is normal

WD1_discSPE_latch_lut_out = !WD1_discSPE;
WD1_discSPE_latch = DFFE(WD1_discSPE_latch_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1_i66 is daq:inst_daq|trigger:inst_trigger|i66 at LC1_9_Y1
--operation mode is normal

WD1_i66 = !WD1_discSPE_pulse & !WD1_discSPE_latch;


--J1L3Q is ROC:inst_ROC|RST_state~12 at LC5_7_O2
--operation mode is normal

J1L3Q_lut_out = J1L3Q # J1L2Q;
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(KE1_outclock0), , , );


--EE1_digitize_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28] at LC10_11_Y4
--operation mode is normal

EE1_digitize_cnt[28]_lut_out = EE1_digitize_cnt[28] & (EE1L66 # EE1L331 & EE1L813Q) # !EE1_digitize_cnt[28] & EE1L331 & EE1L813Q;
EE1_digitize_cnt[28] = DFFE(EE1_digitize_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29] at LC5_13_Y4
--operation mode is normal

EE1_digitize_cnt[29]_lut_out = EE1L813Q & (EE1L531 # EE1L66 & EE1_digitize_cnt[29]) # !EE1L813Q & EE1L66 & EE1_digitize_cnt[29];
EE1_digitize_cnt[29] = DFFE(EE1_digitize_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30] at LC9_11_Y4
--operation mode is normal

EE1_digitize_cnt[30]_lut_out = EE1L731 & (EE1L813Q # EE1_digitize_cnt[30] & EE1L66) # !EE1L731 & EE1_digitize_cnt[30] & EE1L66;
EE1_digitize_cnt[30] = DFFE(EE1_digitize_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31] at LC7_11_Y4
--operation mode is normal

EE1_digitize_cnt[31]_lut_out = EE1L66 & (EE1_digitize_cnt[31] # EE1L813Q & EE1L931) # !EE1L66 & EE1L813Q & EE1L931;
EE1_digitize_cnt[31] = DFFE(EE1_digitize_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L532 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7343 at LC8_11_Y4
--operation mode is normal

EE1L532 = EE1_digitize_cnt[29] # EE1_digitize_cnt[30] # EE1_digitize_cnt[28] # EE1_digitize_cnt[31];


--EE1_digitize_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24] at LC7_8_Y4
--operation mode is normal

EE1_digitize_cnt[24]_lut_out = EE1_digitize_cnt[24] & (EE1L66 # EE1L813Q & EE1L521) # !EE1_digitize_cnt[24] & EE1L813Q & EE1L521;
EE1_digitize_cnt[24] = DFFE(EE1_digitize_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25] at LC4_8_Y4
--operation mode is normal

EE1_digitize_cnt[25]_lut_out = EE1L66 & (EE1_digitize_cnt[25] # EE1L813Q & EE1L721) # !EE1L66 & EE1L813Q & EE1L721;
EE1_digitize_cnt[25] = DFFE(EE1_digitize_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26] at LC6_8_Y4
--operation mode is normal

EE1_digitize_cnt[26]_lut_out = EE1L813Q & (EE1L921 # EE1L66 & EE1_digitize_cnt[26]) # !EE1L813Q & EE1L66 & EE1_digitize_cnt[26];
EE1_digitize_cnt[26] = DFFE(EE1_digitize_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27] at LC2_8_Y4
--operation mode is normal

EE1_digitize_cnt[27]_lut_out = EE1L131 & (EE1L813Q # EE1_digitize_cnt[27] & EE1L66) # !EE1L131 & EE1_digitize_cnt[27] & EE1L66;
EE1_digitize_cnt[27] = DFFE(EE1_digitize_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L632 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7344 at LC9_8_Y4
--operation mode is normal

EE1L632 = EE1_digitize_cnt[27] # EE1_digitize_cnt[25] # EE1_digitize_cnt[24] # EE1_digitize_cnt[26];


--EE1_digitize_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20] at LC3_10_Y4
--operation mode is normal

EE1_digitize_cnt[20]_lut_out = EE1_digitize_cnt[20] & (EE1L66 # EE1L813Q & EE1L711) # !EE1_digitize_cnt[20] & EE1L813Q & EE1L711;
EE1_digitize_cnt[20] = DFFE(EE1_digitize_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21] at LC2_10_Y4
--operation mode is normal

EE1_digitize_cnt[21]_lut_out = EE1_digitize_cnt[21] & (EE1L66 # EE1L813Q & EE1L911) # !EE1_digitize_cnt[21] & EE1L813Q & EE1L911;
EE1_digitize_cnt[21] = DFFE(EE1_digitize_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22] at LC6_10_Y4
--operation mode is normal

EE1_digitize_cnt[22]_lut_out = EE1_digitize_cnt[22] & (EE1L66 # EE1L813Q & EE1L121) # !EE1_digitize_cnt[22] & EE1L813Q & EE1L121;
EE1_digitize_cnt[22] = DFFE(EE1_digitize_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23] at LC3_13_Y4
--operation mode is normal

EE1_digitize_cnt[23]_lut_out = EE1L813Q & (EE1L321 # EE1L66 & EE1_digitize_cnt[23]) # !EE1L813Q & EE1L66 & EE1_digitize_cnt[23];
EE1_digitize_cnt[23] = DFFE(EE1_digitize_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L732 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7345 at LC9_10_Y4
--operation mode is normal

EE1L732 = EE1_digitize_cnt[23] # EE1_digitize_cnt[21] # EE1_digitize_cnt[22] # EE1_digitize_cnt[20];


--EE1_digitize_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16] at LC4_10_Y4
--operation mode is normal

EE1_digitize_cnt[16]_lut_out = EE1_digitize_cnt[16] & (EE1L66 # EE1L813Q & EE1L901) # !EE1_digitize_cnt[16] & EE1L813Q & EE1L901;
EE1_digitize_cnt[16] = DFFE(EE1_digitize_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17] at LC1_10_Y4
--operation mode is normal

EE1_digitize_cnt[17]_lut_out = EE1_digitize_cnt[17] & (EE1L66 # EE1L813Q & EE1L111) # !EE1_digitize_cnt[17] & EE1L813Q & EE1L111;
EE1_digitize_cnt[17] = DFFE(EE1_digitize_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18] at LC10_10_Y4
--operation mode is normal

EE1_digitize_cnt[18]_lut_out = EE1_digitize_cnt[18] & (EE1L66 # EE1L813Q & EE1L311) # !EE1_digitize_cnt[18] & EE1L813Q & EE1L311;
EE1_digitize_cnt[18] = DFFE(EE1_digitize_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19] at LC8_10_Y4
--operation mode is normal

EE1_digitize_cnt[19]_lut_out = EE1_digitize_cnt[19] & (EE1L66 # EE1L813Q & EE1L511) # !EE1_digitize_cnt[19] & EE1L813Q & EE1L511;
EE1_digitize_cnt[19] = DFFE(EE1_digitize_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L832 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7346 at LC7_10_Y4
--operation mode is normal

EE1L832 = EE1_digitize_cnt[18] # EE1_digitize_cnt[17] # EE1_digitize_cnt[19] # EE1_digitize_cnt[16];


--EE1L932 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7347 at LC5_10_Y4
--operation mode is normal

EE1L932 = EE1L732 # EE1L832 # EE1L632 # EE1L532;


--EE1_digitize_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12] at LC1_6_Y4
--operation mode is normal

EE1_digitize_cnt[12]_lut_out = EE1_digitize_cnt[12] & (EE1L66 # EE1L813Q & EE1L101) # !EE1_digitize_cnt[12] & EE1L813Q & EE1L101;
EE1_digitize_cnt[12] = DFFE(EE1_digitize_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13] at LC3_6_Y4
--operation mode is normal

EE1_digitize_cnt[13]_lut_out = EE1L813Q & (EE1L301 # EE1_digitize_cnt[13] & EE1L66) # !EE1L813Q & EE1_digitize_cnt[13] & EE1L66;
EE1_digitize_cnt[13] = DFFE(EE1_digitize_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14] at LC4_6_Y4
--operation mode is normal

EE1_digitize_cnt[14]_lut_out = EE1L813Q & (EE1L501 # EE1_digitize_cnt[14] & EE1L66) # !EE1L813Q & EE1_digitize_cnt[14] & EE1L66;
EE1_digitize_cnt[14] = DFFE(EE1_digitize_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15] at LC6_6_Y4
--operation mode is normal

EE1_digitize_cnt[15]_lut_out = EE1L813Q & (EE1L701 # EE1_digitize_cnt[15] & EE1L66) # !EE1L813Q & EE1_digitize_cnt[15] & EE1L66;
EE1_digitize_cnt[15] = DFFE(EE1_digitize_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L042 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7348 at LC9_6_Y4
--operation mode is normal

EE1L042 = EE1_digitize_cnt[12] # EE1_digitize_cnt[15] # EE1_digitize_cnt[13] # EE1_digitize_cnt[14];


--EE1_digitize_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8] at LC3_8_Y4
--operation mode is normal

EE1_digitize_cnt[8]_lut_out = EE1_digitize_cnt[8] & (EE1L66 # EE1L813Q & EE1L39) # !EE1_digitize_cnt[8] & EE1L813Q & EE1L39;
EE1_digitize_cnt[8] = DFFE(EE1_digitize_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10] at LC5_8_Y4
--operation mode is normal

EE1_digitize_cnt[10]_lut_out = EE1_digitize_cnt[10] & (EE1L66 # EE1L813Q & EE1L79) # !EE1_digitize_cnt[10] & EE1L813Q & EE1L79;
EE1_digitize_cnt[10] = DFFE(EE1_digitize_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11] at LC1_8_Y4
--operation mode is normal

EE1_digitize_cnt[11]_lut_out = EE1_digitize_cnt[11] & (EE1L66 # EE1L813Q & EE1L99) # !EE1_digitize_cnt[11] & EE1L813Q & EE1L99;
EE1_digitize_cnt[11] = DFFE(EE1_digitize_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9] at LC8_8_Y4
--operation mode is normal

EE1_digitize_cnt[9]_lut_out = EE1_digitize_cnt[9] & (EE1L66 # EE1L813Q & EE1L59) # !EE1_digitize_cnt[9] & EE1L813Q & EE1L59;
EE1_digitize_cnt[9] = DFFE(EE1_digitize_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L142 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7349 at LC10_8_Y4
--operation mode is normal

EE1L142 = EE1_digitize_cnt[8] # EE1_digitize_cnt[11] # EE1_digitize_cnt[10] # !EE1_digitize_cnt[9];


--EE1_digitize_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4] at LC7_6_Y4
--operation mode is normal

EE1_digitize_cnt[4]_lut_out = EE1_digitize_cnt[4] & (EE1L66 # EE1L813Q & EE1L58) # !EE1_digitize_cnt[4] & EE1L813Q & EE1L58;
EE1_digitize_cnt[4] = DFFE(EE1_digitize_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5] at LC2_6_Y4
--operation mode is normal

EE1_digitize_cnt[5]_lut_out = EE1_digitize_cnt[5] & (EE1L66 # EE1L813Q & EE1L78) # !EE1_digitize_cnt[5] & EE1L813Q & EE1L78;
EE1_digitize_cnt[5] = DFFE(EE1_digitize_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6] at LC5_6_Y4
--operation mode is normal

EE1_digitize_cnt[6]_lut_out = EE1L813Q & (EE1L98 # EE1L66 & EE1_digitize_cnt[6]) # !EE1L813Q & EE1L66 & EE1_digitize_cnt[6];
EE1_digitize_cnt[6] = DFFE(EE1_digitize_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7] at LC8_6_Y4
--operation mode is normal

EE1_digitize_cnt[7]_lut_out = EE1L813Q & (EE1L19 # EE1_digitize_cnt[7] & EE1L66) # !EE1L813Q & EE1_digitize_cnt[7] & EE1L66;
EE1_digitize_cnt[7] = DFFE(EE1_digitize_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L242 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7350 at LC10_6_Y4
--operation mode is normal

EE1L242 = EE1_digitize_cnt[5] # EE1_digitize_cnt[7] # EE1_digitize_cnt[4] # EE1_digitize_cnt[6];


--EE1_digitize_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0] at LC7_14_O4
--operation mode is normal

EE1_digitize_cnt[0]_lut_out = EE1L613Q # EE1L812 # EE1_digitize_cnt[0] & EE1L66;
EE1_digitize_cnt[0] = DFFE(EE1_digitize_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1] at LC3_5_Y4
--operation mode is normal

EE1_digitize_cnt[1]_lut_out = EE1_digitize_cnt[1] & (EE1L66 # EE1L813Q & EE1L97) # !EE1_digitize_cnt[1] & EE1L813Q & EE1L97;
EE1_digitize_cnt[1] = DFFE(EE1_digitize_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2] at LC2_5_Y4
--operation mode is normal

EE1_digitize_cnt[2]_lut_out = EE1_digitize_cnt[2] & (EE1L66 # EE1L813Q & EE1L18) # !EE1_digitize_cnt[2] & EE1L813Q & EE1L18;
EE1_digitize_cnt[2] = DFFE(EE1_digitize_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_digitize_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3] at LC4_5_Y4
--operation mode is normal

EE1_digitize_cnt[3]_lut_out = EE1L813Q & (EE1L38 # EE1_digitize_cnt[3] & EE1L66) # !EE1L813Q & EE1_digitize_cnt[3] & EE1L66;
EE1_digitize_cnt[3] = DFFE(EE1_digitize_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L342 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7351 at LC1_5_Y4
--operation mode is normal

EE1L342 = EE1_digitize_cnt[2] # EE1_digitize_cnt[0] # EE1_digitize_cnt[1] # EE1_digitize_cnt[3];


--EE1L442 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7352 at LC3_3_O4
--operation mode is normal

EE1L442 = EE1L242 # EE1L342 # EE1L142 # EE1L042;


--EE1L26 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~3 at LC2_3_O4
--operation mode is normal

EE1L26 = EE1L932 # EE1L442;


--EE1_settle_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28] at LC8_14_R4
--operation mode is normal

EE1_settle_cnt[28]_lut_out = EE1L262 & (EE1_settle_cnt[28] # EE1L523Q & EE1L691) # !EE1L262 & EE1L523Q & EE1L691;
EE1_settle_cnt[28] = DFFE(EE1_settle_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29] at LC10_13_R4
--operation mode is normal

EE1_settle_cnt[29]_lut_out = EE1L262 & (EE1_settle_cnt[29] # EE1L523Q & EE1L891) # !EE1L262 & EE1L523Q & EE1L891;
EE1_settle_cnt[29] = DFFE(EE1_settle_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30] at LC7_14_R4
--operation mode is normal

EE1_settle_cnt[30]_lut_out = EE1_settle_cnt[30] & (EE1L262 # EE1L523Q & EE1L002) # !EE1_settle_cnt[30] & EE1L523Q & EE1L002;
EE1_settle_cnt[30] = DFFE(EE1_settle_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31] at LC9_14_R4
--operation mode is normal

EE1_settle_cnt[31]_lut_out = EE1L262 & (EE1_settle_cnt[31] # EE1L523Q & EE1L202) # !EE1L262 & EE1L523Q & EE1L202;
EE1_settle_cnt[31] = DFFE(EE1_settle_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L542 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7353 at LC10_14_R4
--operation mode is normal

EE1L542 = EE1_settle_cnt[30] # EE1_settle_cnt[31] # EE1_settle_cnt[29] # EE1_settle_cnt[28];


--EE1_settle_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24] at LC3_13_R4
--operation mode is normal

EE1_settle_cnt[24]_lut_out = EE1_settle_cnt[24] & (EE1L262 # EE1L523Q & EE1L881) # !EE1_settle_cnt[24] & EE1L523Q & EE1L881;
EE1_settle_cnt[24] = DFFE(EE1_settle_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25] at LC9_13_R4
--operation mode is normal

EE1_settle_cnt[25]_lut_out = EE1_settle_cnt[25] & (EE1L262 # EE1L523Q & EE1L091) # !EE1_settle_cnt[25] & EE1L523Q & EE1L091;
EE1_settle_cnt[25] = DFFE(EE1_settle_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26] at LC4_13_R4
--operation mode is normal

EE1_settle_cnt[26]_lut_out = EE1L523Q & (EE1L291 # EE1L262 & EE1_settle_cnt[26]) # !EE1L523Q & EE1L262 & EE1_settle_cnt[26];
EE1_settle_cnt[26] = DFFE(EE1_settle_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27] at LC8_13_R4
--operation mode is normal

EE1_settle_cnt[27]_lut_out = EE1L523Q & (EE1L491 # EE1L262 & EE1_settle_cnt[27]) # !EE1L523Q & EE1L262 & EE1_settle_cnt[27];
EE1_settle_cnt[27] = DFFE(EE1_settle_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L642 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7354 at LC1_13_R4
--operation mode is normal

EE1L642 = EE1_settle_cnt[26] # EE1_settle_cnt[25] # EE1_settle_cnt[27] # EE1_settle_cnt[24];


--EE1_settle_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20] at LC3_11_R4
--operation mode is normal

EE1_settle_cnt[20]_lut_out = EE1L262 & (EE1_settle_cnt[20] # EE1L081 & EE1L523Q) # !EE1L262 & EE1L081 & EE1L523Q;
EE1_settle_cnt[20] = DFFE(EE1_settle_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21] at LC7_11_R4
--operation mode is normal

EE1_settle_cnt[21]_lut_out = EE1L262 & (EE1_settle_cnt[21] # EE1L281 & EE1L523Q) # !EE1L262 & EE1L281 & EE1L523Q;
EE1_settle_cnt[21] = DFFE(EE1_settle_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22] at LC2_13_R4
--operation mode is normal

EE1_settle_cnt[22]_lut_out = EE1_settle_cnt[22] & (EE1L262 # EE1L523Q & EE1L481) # !EE1_settle_cnt[22] & EE1L523Q & EE1L481;
EE1_settle_cnt[22] = DFFE(EE1_settle_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23] at LC2_11_R4
--operation mode is normal

EE1_settle_cnt[23]_lut_out = EE1_settle_cnt[23] & (EE1L262 # EE1L523Q & EE1L681) # !EE1_settle_cnt[23] & EE1L523Q & EE1L681;
EE1_settle_cnt[23] = DFFE(EE1_settle_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L742 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7355 at LC6_11_R4
--operation mode is normal

EE1L742 = EE1_settle_cnt[23] # EE1_settle_cnt[21] # EE1_settle_cnt[22] # EE1_settle_cnt[20];


--EE1_settle_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16] at LC6_13_R4
--operation mode is normal

EE1_settle_cnt[16]_lut_out = EE1_settle_cnt[16] & (EE1L262 # EE1L523Q & EE1L271) # !EE1_settle_cnt[16] & EE1L523Q & EE1L271;
EE1_settle_cnt[16] = DFFE(EE1_settle_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17] at LC10_11_R4
--operation mode is normal

EE1_settle_cnt[17]_lut_out = EE1L262 & (EE1_settle_cnt[17] # EE1L471 & EE1L523Q) # !EE1L262 & EE1L471 & EE1L523Q;
EE1_settle_cnt[17] = DFFE(EE1_settle_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18] at LC9_11_R4
--operation mode is normal

EE1_settle_cnt[18]_lut_out = EE1L262 & (EE1_settle_cnt[18] # EE1L671 & EE1L523Q) # !EE1L262 & EE1L671 & EE1L523Q;
EE1_settle_cnt[18] = DFFE(EE1_settle_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19] at LC1_11_R4
--operation mode is normal

EE1_settle_cnt[19]_lut_out = EE1L523Q & (EE1L871 # EE1_settle_cnt[19] & EE1L262) # !EE1L523Q & EE1_settle_cnt[19] & EE1L262;
EE1_settle_cnt[19] = DFFE(EE1_settle_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L842 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7356 at LC4_11_R4
--operation mode is normal

EE1L842 = EE1_settle_cnt[19] # EE1_settle_cnt[18] # EE1_settle_cnt[16] # EE1_settle_cnt[17];


--EE1L942 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7357 at LC5_11_R4
--operation mode is normal

EE1L942 = EE1L842 # EE1L642 # EE1L742 # EE1L542;


--EE1_settle_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12] at LC7_13_R4
--operation mode is normal

EE1_settle_cnt[12]_lut_out = EE1L461 & (EE1L523Q # EE1_settle_cnt[12] & EE1L262) # !EE1L461 & EE1_settle_cnt[12] & EE1L262;
EE1_settle_cnt[12] = DFFE(EE1_settle_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13] at LC10_9_R4
--operation mode is normal

EE1_settle_cnt[13]_lut_out = EE1L523Q & (EE1L661 # EE1_settle_cnt[13] & EE1L262) # !EE1L523Q & EE1_settle_cnt[13] & EE1L262;
EE1_settle_cnt[13] = DFFE(EE1_settle_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14] at LC5_13_R4
--operation mode is normal

EE1_settle_cnt[14]_lut_out = EE1L861 & (EE1L523Q # EE1_settle_cnt[14] & EE1L262) # !EE1L861 & EE1_settle_cnt[14] & EE1L262;
EE1_settle_cnt[14] = DFFE(EE1_settle_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15] at LC1_4_R4
--operation mode is normal

EE1_settle_cnt[15]_lut_out = EE1L262 & (EE1_settle_cnt[15] # EE1L523Q & EE1L071) # !EE1L262 & EE1L523Q & EE1L071;
EE1_settle_cnt[15] = DFFE(EE1_settle_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L052 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7358 at LC3_4_R4
--operation mode is normal

EE1L052 = EE1_settle_cnt[15] # EE1_settle_cnt[14] # EE1_settle_cnt[12] # EE1_settle_cnt[13];


--EE1_settle_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8] at LC1_9_R4
--operation mode is normal

EE1_settle_cnt[8]_lut_out = EE1L523Q & (EE1L651 # EE1_settle_cnt[8] & EE1L262) # !EE1L523Q & EE1_settle_cnt[8] & EE1L262;
EE1_settle_cnt[8] = DFFE(EE1_settle_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9] at LC2_9_R4
--operation mode is normal

EE1_settle_cnt[9]_lut_out = EE1L523Q & (EE1L851 # EE1_settle_cnt[9] & EE1L262) # !EE1L523Q & EE1_settle_cnt[9] & EE1L262;
EE1_settle_cnt[9] = DFFE(EE1_settle_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10] at LC7_9_R4
--operation mode is normal

EE1_settle_cnt[10]_lut_out = EE1L523Q & (EE1L061 # EE1_settle_cnt[10] & EE1L262) # !EE1L523Q & EE1_settle_cnt[10] & EE1L262;
EE1_settle_cnt[10] = DFFE(EE1_settle_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11] at LC9_9_R4
--operation mode is normal

EE1_settle_cnt[11]_lut_out = EE1L523Q & (EE1L261 # EE1_settle_cnt[11] & EE1L262) # !EE1L523Q & EE1_settle_cnt[11] & EE1L262;
EE1_settle_cnt[11] = DFFE(EE1_settle_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L152 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7359 at LC5_9_R4
--operation mode is normal

EE1L152 = EE1_settle_cnt[10] # EE1_settle_cnt[9] # EE1_settle_cnt[11] # EE1_settle_cnt[8];


--EE1_settle_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4] at LC8_11_R4
--operation mode is normal

EE1_settle_cnt[4]_lut_out = EE1L523Q & (EE1L841 # EE1_settle_cnt[4] & EE1L262) # !EE1L523Q & EE1_settle_cnt[4] & EE1L262;
EE1_settle_cnt[4] = DFFE(EE1_settle_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5] at LC9_4_R4
--operation mode is normal

EE1_settle_cnt[5]_lut_out = EE1_settle_cnt[5] & (EE1L262 # EE1L523Q & EE1L051) # !EE1_settle_cnt[5] & EE1L523Q & EE1L051;
EE1_settle_cnt[5] = DFFE(EE1_settle_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6] at LC10_4_R4
--operation mode is normal

EE1_settle_cnt[6]_lut_out = EE1L251 & (EE1L523Q # EE1L262 & EE1_settle_cnt[6]) # !EE1L251 & EE1L262 & EE1_settle_cnt[6];
EE1_settle_cnt[6] = DFFE(EE1_settle_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7] at LC7_4_R4
--operation mode is normal

EE1_settle_cnt[7]_lut_out = EE1L262 & (EE1_settle_cnt[7] # EE1L523Q & EE1L451) # !EE1L262 & EE1L523Q & EE1L451;
EE1_settle_cnt[7] = DFFE(EE1_settle_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L252 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7360 at LC5_4_R4
--operation mode is normal

EE1L252 = EE1_settle_cnt[5] # EE1_settle_cnt[6] # EE1_settle_cnt[4] # !EE1_settle_cnt[7];


--EE1_settle_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0] at LC3_8_R4
--operation mode is normal

EE1_settle_cnt[0]_lut_out = EE1L523Q & (EE1L041 # EE1_settle_cnt[0] & EE1L262) # !EE1L523Q & EE1_settle_cnt[0] & EE1L262;
EE1_settle_cnt[0] = DFFE(EE1_settle_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1] at LC4_8_R4
--operation mode is normal

EE1_settle_cnt[1]_lut_out = EE1_settle_cnt[1] & (EE1L262 # EE1L523Q & EE1L241) # !EE1_settle_cnt[1] & EE1L523Q & EE1L241;
EE1_settle_cnt[1] = DFFE(EE1_settle_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2] at LC6_9_R4
--operation mode is normal

EE1_settle_cnt[2]_lut_out = EE1_settle_cnt[2] & (EE1L262 # EE1L523Q & EE1L441) # !EE1_settle_cnt[2] & EE1L523Q & EE1L441;
EE1_settle_cnt[2] = DFFE(EE1_settle_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_settle_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3] at LC1_8_R4
--operation mode is normal

EE1_settle_cnt[3]_lut_out = EE1L523Q & (EE1L641 # EE1_settle_cnt[3] & EE1L262) # !EE1L523Q & EE1_settle_cnt[3] & EE1L262;
EE1_settle_cnt[3] = DFFE(EE1_settle_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L352 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7361 at LC2_8_R4
--operation mode is normal

EE1L352 = EE1_settle_cnt[3] # EE1_settle_cnt[2] # EE1_settle_cnt[1] # EE1_settle_cnt[0];


--EE1L452 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7362 at LC4_4_R4
--operation mode is normal

EE1L452 = EE1L252 # EE1L152 # EE1L352 # EE1L052;


--EE1L16 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~0 at LC8_4_R4
--operation mode is normal

EE1L16 = EE1L942 # EE1L452;


--K1_DAQ_ctrl_local.ATWD_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[1] at LC4_12_V2
--operation mode is normal

K1_DAQ_ctrl_local.ATWD_mode[1]_lut_out = TE1_MASTERHWDATA[13];
K1_DAQ_ctrl_local.ATWD_mode[1] = DFFE(K1_DAQ_ctrl_local.ATWD_mode[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--K1_DAQ_ctrl_local.ATWD_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[0] at LC3_15_V4
--operation mode is normal

K1_DAQ_ctrl_local.ATWD_mode[0]_lut_out = TE1_MASTERHWDATA[12];
K1_DAQ_ctrl_local.ATWD_mode[0] = DFFE(K1_DAQ_ctrl_local.ATWD_mode[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L642);


--EE1_overflow is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow at LC8_15_V4
--operation mode is normal

EE1_overflow_lut_out = !EE1L813Q & (EE1_overflow # EE1L31Q & EE1L06);
EE1_overflow = DFFE(EE1_overflow_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L95 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~133 at LC6_15_V4
--operation mode is normal

EE1L95 = K1_DAQ_ctrl_local.ATWD_mode[0] & EE1_channel[0] & EE1_channel[1] # !K1_DAQ_ctrl_local.ATWD_mode[0] & (!EE1_channel[0] & EE1_channel[1] # !EE1_overflow);


--EE1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598 at LC10_15_V4
--operation mode is normal

EE1L67 = !K1_DAQ_ctrl_local.ATWD_mode[1] & EE1L423Q & EE1L95;


--BE1_enable is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable at LC1_11_P2
--operation mode is normal

BE1_enable_lut_out = BE1_enable & (BE1L76Q # BE1L96Q) # !BE1L56Q;
BE1_enable = DFFE(BE1_enable_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L552 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7363 at LC3_4_P2
--operation mode is normal

EE1L552 = !K1_DAQ_ctrl_local.DAQ_mode[0] & BE1_enable & WD1_ATWDTrigger_A_sig & !K1_DAQ_ctrl_local.DAQ_mode[1];


--EE1_readout_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7] at LC10_16_O4
--operation mode is normal

EE1_readout_cnt[7]_lut_out = EE1L36 # EE1L07 # EE1L223Q & EE1L712;
EE1_readout_cnt[7] = DFFE(EE1_readout_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_readout_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4] at LC2_16_O4
--operation mode is normal

EE1_readout_cnt[4]_lut_out = EE1L36 # EE1L37 # EE1L223Q & EE1L112;
EE1_readout_cnt[4] = DFFE(EE1_readout_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_readout_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5] at LC7_16_O4
--operation mode is normal

EE1_readout_cnt[5]_lut_out = EE1L36 # EE1L27 # EE1L223Q & EE1L312;
EE1_readout_cnt[5] = DFFE(EE1_readout_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_readout_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6] at LC6_16_O4
--operation mode is normal

EE1_readout_cnt[6]_lut_out = EE1L36 # EE1L17 # EE1L223Q & EE1L512;
EE1_readout_cnt[6] = DFFE(EE1_readout_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L652 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7365 at LC5_3_O4
--operation mode is normal

EE1L652 = EE1_readout_cnt[7] # !EE1_readout_cnt[6] # !EE1_readout_cnt[5] # !EE1_readout_cnt[4];


--EE1_readout_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0] at LC6_14_O4
--operation mode is normal

EE1_readout_cnt[0]_lut_out = EE1L022 # EE1L36 # EE1_readout_cnt[0] & EE1L46;
EE1_readout_cnt[0] = DFFE(EE1_readout_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_readout_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1] at LC2_15_O4
--operation mode is normal

EE1_readout_cnt[1]_lut_out = EE1L36 # EE1L912 # EE1_readout_cnt[1] & EE1L46;
EE1_readout_cnt[1] = DFFE(EE1_readout_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_readout_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2] at LC5_14_O4
--operation mode is normal

EE1_readout_cnt[2]_lut_out = EE1L36 # EE1L57 # EE1L223Q & EE1L702;
EE1_readout_cnt[2] = DFFE(EE1_readout_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1_readout_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3] at LC1_16_O4
--operation mode is normal

EE1_readout_cnt[3]_lut_out = EE1L36 # EE1L47 # EE1L223Q & EE1L902;
EE1_readout_cnt[3] = DFFE(EE1_readout_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE1L752 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7366 at LC6_3_O4
--operation mode is normal

EE1L752 = !EE1_readout_cnt[2] # !EE1_readout_cnt[1] # !EE1_readout_cnt[0] # !EE1_readout_cnt[3];


--EE1L86 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539 at LC1_3_O4
--operation mode is normal

EE1L86 = EE1L323Q & (EE1L652 # EE1L752);


--EE1L96 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~560 at LC8_3_O4
--operation mode is normal

EE1L96 = EE1_counterclk_high & (EE1L913Q # EE1L713Q # !EE1L222);


--EE1L852 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7367 at LC6_12_O4
--operation mode is normal

EE1L852 = EE1L613Q # EE1L423Q # EE1L513Q # !EE1L413Q;


--EE1L952 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7368 at LC10_6_O4
--operation mode is normal

EE1L952 = !EE1L623Q & !EE1L523Q;


--EE1L062 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7369 at LC7_5_O4
--operation mode is normal

EE1L062 = !EE1L913Q & !EE1L123Q & !EE1L223Q & EE1L952;


--BE2L86Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22 at LC7_7_V2
--operation mode is normal

BE2L86Q_lut_out = BE2L07Q & (AE2L921 # AE2_wr_ptr[0] $ AE2_rd_ptr[0]);
BE2L86Q = DFFE(BE2L86Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2_digitize_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28] at LC10_8_W4
--operation mode is normal

EE2_digitize_cnt[28]_lut_out = EE2_digitize_cnt[28] & (EE2L852 # EE2L913Q & EE2L231) # !EE2_digitize_cnt[28] & EE2L913Q & EE2L231;
EE2_digitize_cnt[28] = DFFE(EE2_digitize_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29] at LC5_1_W4
--operation mode is normal

EE2_digitize_cnt[29]_lut_out = EE2L913Q & (EE2L431 # EE2_digitize_cnt[29] & EE2L852) # !EE2L913Q & EE2_digitize_cnt[29] & EE2L852;
EE2_digitize_cnt[29] = DFFE(EE2_digitize_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30] at LC9_8_W4
--operation mode is normal

EE2_digitize_cnt[30]_lut_out = EE2L631 & (EE2L913Q # EE2_digitize_cnt[30] & EE2L852) # !EE2L631 & EE2_digitize_cnt[30] & EE2L852;
EE2_digitize_cnt[30] = DFFE(EE2_digitize_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31] at LC8_8_W4
--operation mode is normal

EE2_digitize_cnt[31]_lut_out = EE2_digitize_cnt[31] & (EE2L852 # EE2L913Q & EE2L831) # !EE2_digitize_cnt[31] & EE2L913Q & EE2L831;
EE2_digitize_cnt[31] = DFFE(EE2_digitize_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L232 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7395 at LC7_8_W4
--operation mode is normal

EE2L232 = EE2_digitize_cnt[28] # EE2_digitize_cnt[29] # EE2_digitize_cnt[31] # EE2_digitize_cnt[30];


--EE2_digitize_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24] at LC5_3_W4
--operation mode is normal

EE2_digitize_cnt[24]_lut_out = EE2L852 & (EE2_digitize_cnt[24] # EE2L913Q & EE2L421) # !EE2L852 & EE2L913Q & EE2L421;
EE2_digitize_cnt[24] = DFFE(EE2_digitize_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25] at LC7_3_W4
--operation mode is normal

EE2_digitize_cnt[25]_lut_out = EE2L852 & (EE2_digitize_cnt[25] # EE2L913Q & EE2L621) # !EE2L852 & EE2L913Q & EE2L621;
EE2_digitize_cnt[25] = DFFE(EE2_digitize_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26] at LC4_3_W4
--operation mode is normal

EE2_digitize_cnt[26]_lut_out = EE2_digitize_cnt[26] & (EE2L852 # EE2L913Q & EE2L821) # !EE2_digitize_cnt[26] & EE2L913Q & EE2L821;
EE2_digitize_cnt[26] = DFFE(EE2_digitize_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27] at LC3_3_W4
--operation mode is normal

EE2_digitize_cnt[27]_lut_out = EE2L852 & (EE2_digitize_cnt[27] # EE2L913Q & EE2L031) # !EE2L852 & EE2L913Q & EE2L031;
EE2_digitize_cnt[27] = DFFE(EE2_digitize_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L332 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7396 at LC9_3_W4
--operation mode is normal

EE2L332 = EE2_digitize_cnt[26] # EE2_digitize_cnt[24] # EE2_digitize_cnt[25] # EE2_digitize_cnt[27];


--EE2_digitize_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20] at LC7_1_W4
--operation mode is normal

EE2_digitize_cnt[20]_lut_out = EE2L852 & (EE2_digitize_cnt[20] # EE2L913Q & EE2L611) # !EE2L852 & EE2L913Q & EE2L611;
EE2_digitize_cnt[20] = DFFE(EE2_digitize_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21] at LC5_7_W4
--operation mode is normal

EE2_digitize_cnt[21]_lut_out = EE2_digitize_cnt[21] & (EE2L852 # EE2L913Q & EE2L811) # !EE2_digitize_cnt[21] & EE2L913Q & EE2L811;
EE2_digitize_cnt[21] = DFFE(EE2_digitize_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22] at LC10_7_W4
--operation mode is normal

EE2_digitize_cnt[22]_lut_out = EE2_digitize_cnt[22] & (EE2L852 # EE2L913Q & EE2L021) # !EE2_digitize_cnt[22] & EE2L913Q & EE2L021;
EE2_digitize_cnt[22] = DFFE(EE2_digitize_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23] at LC8_7_W4
--operation mode is normal

EE2_digitize_cnt[23]_lut_out = EE2L221 & (EE2L913Q # EE2L852 & EE2_digitize_cnt[23]) # !EE2L221 & EE2L852 & EE2_digitize_cnt[23];
EE2_digitize_cnt[23] = DFFE(EE2_digitize_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L432 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7397 at LC1_7_W4
--operation mode is normal

EE2L432 = EE2_digitize_cnt[22] # EE2_digitize_cnt[23] # EE2_digitize_cnt[21] # EE2_digitize_cnt[20];


--EE2_digitize_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16] at LC4_7_W4
--operation mode is normal

EE2_digitize_cnt[16]_lut_out = EE2_digitize_cnt[16] & (EE2L852 # EE2L913Q & EE2L801) # !EE2_digitize_cnt[16] & EE2L913Q & EE2L801;
EE2_digitize_cnt[16] = DFFE(EE2_digitize_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17] at LC2_7_W4
--operation mode is normal

EE2_digitize_cnt[17]_lut_out = EE2_digitize_cnt[17] & (EE2L852 # EE2L913Q & EE2L011) # !EE2_digitize_cnt[17] & EE2L913Q & EE2L011;
EE2_digitize_cnt[17] = DFFE(EE2_digitize_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18] at LC9_7_W4
--operation mode is normal

EE2_digitize_cnt[18]_lut_out = EE2_digitize_cnt[18] & (EE2L852 # EE2L913Q & EE2L211) # !EE2_digitize_cnt[18] & EE2L913Q & EE2L211;
EE2_digitize_cnt[18] = DFFE(EE2_digitize_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19] at LC3_7_W4
--operation mode is normal

EE2_digitize_cnt[19]_lut_out = EE2_digitize_cnt[19] & (EE2L852 # EE2L913Q & EE2L411) # !EE2_digitize_cnt[19] & EE2L913Q & EE2L411;
EE2_digitize_cnt[19] = DFFE(EE2_digitize_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L532 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7398 at LC6_7_W4
--operation mode is normal

EE2L532 = EE2_digitize_cnt[18] # EE2_digitize_cnt[17] # EE2_digitize_cnt[16] # EE2_digitize_cnt[19];


--EE2L632 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7399 at LC7_7_W4
--operation mode is normal

EE2L632 = EE2L432 # EE2L532 # EE2L332 # EE2L232;


--EE2_digitize_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12] at LC3_5_W4
--operation mode is normal

EE2_digitize_cnt[12]_lut_out = EE2L001 & (EE2L913Q # EE2L852 & EE2_digitize_cnt[12]) # !EE2L001 & EE2L852 & EE2_digitize_cnt[12];
EE2_digitize_cnt[12] = DFFE(EE2_digitize_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13] at LC10_5_W4
--operation mode is normal

EE2_digitize_cnt[13]_lut_out = EE2_digitize_cnt[13] & (EE2L852 # EE2L201 & EE2L913Q) # !EE2_digitize_cnt[13] & EE2L201 & EE2L913Q;
EE2_digitize_cnt[13] = DFFE(EE2_digitize_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14] at LC7_5_W4
--operation mode is normal

EE2_digitize_cnt[14]_lut_out = EE2L401 & (EE2L913Q # EE2_digitize_cnt[14] & EE2L852) # !EE2L401 & EE2_digitize_cnt[14] & EE2L852;
EE2_digitize_cnt[14] = DFFE(EE2_digitize_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15] at LC6_5_W4
--operation mode is normal

EE2_digitize_cnt[15]_lut_out = EE2_digitize_cnt[15] & (EE2L852 # EE2L601 & EE2L913Q) # !EE2_digitize_cnt[15] & EE2L601 & EE2L913Q;
EE2_digitize_cnt[15] = DFFE(EE2_digitize_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L732 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7400 at LC9_5_W4
--operation mode is normal

EE2L732 = EE2_digitize_cnt[14] # EE2_digitize_cnt[13] # EE2_digitize_cnt[12] # EE2_digitize_cnt[15];


--EE2_digitize_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8] at LC2_5_W4
--operation mode is normal

EE2_digitize_cnt[8]_lut_out = EE2L29 & (EE2L913Q # EE2L852 & EE2_digitize_cnt[8]) # !EE2L29 & EE2L852 & EE2_digitize_cnt[8];
EE2_digitize_cnt[8] = DFFE(EE2_digitize_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10] at LC5_5_W4
--operation mode is normal

EE2_digitize_cnt[10]_lut_out = EE2L69 & (EE2L913Q # EE2L852 & EE2_digitize_cnt[10]) # !EE2L69 & EE2L852 & EE2_digitize_cnt[10];
EE2_digitize_cnt[10] = DFFE(EE2_digitize_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11] at LC1_5_W4
--operation mode is normal

EE2_digitize_cnt[11]_lut_out = EE2_digitize_cnt[11] & (EE2L852 # EE2L89 & EE2L913Q) # !EE2_digitize_cnt[11] & EE2L89 & EE2L913Q;
EE2_digitize_cnt[11] = DFFE(EE2_digitize_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9] at LC8_5_W4
--operation mode is normal

EE2_digitize_cnt[9]_lut_out = EE2_digitize_cnt[9] & (EE2L852 # EE2L913Q & EE2L49) # !EE2_digitize_cnt[9] & EE2L913Q & EE2L49;
EE2_digitize_cnt[9] = DFFE(EE2_digitize_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L832 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7401 at LC4_5_W4
--operation mode is normal

EE2L832 = EE2_digitize_cnt[10] # EE2_digitize_cnt[8] # EE2_digitize_cnt[11] # !EE2_digitize_cnt[9];


--EE2_digitize_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4] at LC2_3_W4
--operation mode is normal

EE2_digitize_cnt[4]_lut_out = EE2_digitize_cnt[4] & (EE2L852 # EE2L913Q & EE2L48) # !EE2_digitize_cnt[4] & EE2L913Q & EE2L48;
EE2_digitize_cnt[4] = DFFE(EE2_digitize_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5] at LC1_3_W4
--operation mode is normal

EE2_digitize_cnt[5]_lut_out = EE2_digitize_cnt[5] & (EE2L852 # EE2L913Q & EE2L68) # !EE2_digitize_cnt[5] & EE2L913Q & EE2L68;
EE2_digitize_cnt[5] = DFFE(EE2_digitize_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6] at LC6_3_W4
--operation mode is normal

EE2_digitize_cnt[6]_lut_out = EE2L852 & (EE2_digitize_cnt[6] # EE2L913Q & EE2L88) # !EE2L852 & EE2L913Q & EE2L88;
EE2_digitize_cnt[6] = DFFE(EE2_digitize_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7] at LC8_3_W4
--operation mode is normal

EE2_digitize_cnt[7]_lut_out = EE2L852 & (EE2_digitize_cnt[7] # EE2L913Q & EE2L09) # !EE2L852 & EE2L913Q & EE2L09;
EE2_digitize_cnt[7] = DFFE(EE2_digitize_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L932 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7402 at LC10_3_W4
--operation mode is normal

EE2L932 = EE2_digitize_cnt[5] # EE2_digitize_cnt[7] # EE2_digitize_cnt[4] # EE2_digitize_cnt[6];


--EE2_digitize_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0] at LC10_1_W4
--operation mode is normal

EE2_digitize_cnt[0]_lut_out = EE2L713Q # EE2L712 # EE2L852 & EE2_digitize_cnt[0];
EE2_digitize_cnt[0] = DFFE(EE2_digitize_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1] at LC3_2_W4
--operation mode is normal

EE2_digitize_cnt[1]_lut_out = EE2L913Q & (EE2L87 # EE2L852 & EE2_digitize_cnt[1]) # !EE2L913Q & EE2L852 & EE2_digitize_cnt[1];
EE2_digitize_cnt[1] = DFFE(EE2_digitize_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2] at LC4_2_W4
--operation mode is normal

EE2_digitize_cnt[2]_lut_out = EE2_digitize_cnt[2] & (EE2L852 # EE2L913Q & EE2L08) # !EE2_digitize_cnt[2] & EE2L913Q & EE2L08;
EE2_digitize_cnt[2] = DFFE(EE2_digitize_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_digitize_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3] at LC2_2_W4
--operation mode is normal

EE2_digitize_cnt[3]_lut_out = EE2_digitize_cnt[3] & (EE2L852 # EE2L913Q & EE2L28) # !EE2_digitize_cnt[3] & EE2L913Q & EE2L28;
EE2_digitize_cnt[3] = DFFE(EE2_digitize_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L042 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7403 at LC1_2_W4
--operation mode is normal

EE2L042 = EE2_digitize_cnt[3] # EE2_digitize_cnt[1] # EE2_digitize_cnt[2] # EE2_digitize_cnt[0];


--EE2L142 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7404 at LC3_10_W4
--operation mode is normal

EE2L142 = EE2L932 # EE2L732 # EE2L042 # EE2L832;


--EE2L26 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~3 at LC7_10_W4
--operation mode is normal

EE2L26 = EE2L632 # EE2L142;


--EE2_settle_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28] at LC9_10_X4
--operation mode is normal

EE2_settle_cnt[28]_lut_out = EE2L523Q & (EE2L591 # EE2_settle_cnt[28] & EE2L062) # !EE2L523Q & EE2_settle_cnt[28] & EE2L062;
EE2_settle_cnt[28] = DFFE(EE2_settle_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29] at LC1_11_X4
--operation mode is normal

EE2_settle_cnt[29]_lut_out = EE2_settle_cnt[29] & (EE2L062 # EE2L523Q & EE2L791) # !EE2_settle_cnt[29] & EE2L523Q & EE2L791;
EE2_settle_cnt[29] = DFFE(EE2_settle_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30] at LC8_10_X4
--operation mode is normal

EE2_settle_cnt[30]_lut_out = EE2L062 & (EE2_settle_cnt[30] # EE2L523Q & EE2L991) # !EE2L062 & EE2L523Q & EE2L991;
EE2_settle_cnt[30] = DFFE(EE2_settle_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31] at LC10_10_X4
--operation mode is normal

EE2_settle_cnt[31]_lut_out = EE2_settle_cnt[31] & (EE2L062 # EE2L523Q & EE2L102) # !EE2_settle_cnt[31] & EE2L523Q & EE2L102;
EE2_settle_cnt[31] = DFFE(EE2_settle_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L242 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7405 at LC7_10_X4
--operation mode is normal

EE2L242 = EE2_settle_cnt[31] # EE2_settle_cnt[28] # EE2_settle_cnt[30] # EE2_settle_cnt[29];


--EE2_settle_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24] at LC4_9_X4
--operation mode is normal

EE2_settle_cnt[24]_lut_out = EE2L523Q & (EE2L781 # EE2_settle_cnt[24] & EE2L062) # !EE2L523Q & EE2_settle_cnt[24] & EE2L062;
EE2_settle_cnt[24] = DFFE(EE2_settle_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25] at LC8_9_X4
--operation mode is normal

EE2_settle_cnt[25]_lut_out = EE2_settle_cnt[25] & (EE2L062 # EE2L523Q & EE2L981) # !EE2_settle_cnt[25] & EE2L523Q & EE2L981;
EE2_settle_cnt[25] = DFFE(EE2_settle_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26] at LC6_5_X4
--operation mode is normal

EE2_settle_cnt[26]_lut_out = EE2L062 & (EE2_settle_cnt[26] # EE2L523Q & EE2L191) # !EE2L062 & EE2L523Q & EE2L191;
EE2_settle_cnt[26] = DFFE(EE2_settle_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27] at LC9_9_X4
--operation mode is normal

EE2_settle_cnt[27]_lut_out = EE2L062 & (EE2_settle_cnt[27] # EE2L523Q & EE2L391) # !EE2L062 & EE2L523Q & EE2L391;
EE2_settle_cnt[27] = DFFE(EE2_settle_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L342 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7406 at LC5_9_X4
--operation mode is normal

EE2L342 = EE2_settle_cnt[25] # EE2_settle_cnt[27] # EE2_settle_cnt[26] # EE2_settle_cnt[24];


--EE2_settle_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20] at LC3_7_X4
--operation mode is normal

EE2_settle_cnt[20]_lut_out = EE2L062 & (EE2_settle_cnt[20] # EE2L523Q & EE2L971) # !EE2L062 & EE2L523Q & EE2L971;
EE2_settle_cnt[20] = DFFE(EE2_settle_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21] at LC10_7_X4
--operation mode is normal

EE2_settle_cnt[21]_lut_out = EE2L062 & (EE2_settle_cnt[21] # EE2L523Q & EE2L181) # !EE2L062 & EE2L523Q & EE2L181;
EE2_settle_cnt[21] = DFFE(EE2_settle_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22] at LC9_7_X4
--operation mode is normal

EE2_settle_cnt[22]_lut_out = EE2L062 & (EE2_settle_cnt[22] # EE2L523Q & EE2L381) # !EE2L062 & EE2L523Q & EE2L381;
EE2_settle_cnt[22] = DFFE(EE2_settle_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23] at LC5_7_X4
--operation mode is normal

EE2_settle_cnt[23]_lut_out = EE2L062 & (EE2_settle_cnt[23] # EE2L523Q & EE2L581) # !EE2L062 & EE2L523Q & EE2L581;
EE2_settle_cnt[23] = DFFE(EE2_settle_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L442 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7407 at LC7_7_X4
--operation mode is normal

EE2L442 = EE2_settle_cnt[20] # EE2_settle_cnt[21] # EE2_settle_cnt[23] # EE2_settle_cnt[22];


--EE2_settle_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16] at LC6_9_X4
--operation mode is normal

EE2_settle_cnt[16]_lut_out = EE2L171 & (EE2L523Q # EE2L062 & EE2_settle_cnt[16]) # !EE2L171 & EE2L062 & EE2_settle_cnt[16];
EE2_settle_cnt[16] = DFFE(EE2_settle_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17] at LC2_9_X4
--operation mode is normal

EE2_settle_cnt[17]_lut_out = EE2_settle_cnt[17] & (EE2L062 # EE2L523Q & EE2L371) # !EE2_settle_cnt[17] & EE2L523Q & EE2L371;
EE2_settle_cnt[17] = DFFE(EE2_settle_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18] at LC7_9_X4
--operation mode is normal

EE2_settle_cnt[18]_lut_out = EE2_settle_cnt[18] & (EE2L062 # EE2L523Q & EE2L571) # !EE2_settle_cnt[18] & EE2L523Q & EE2L571;
EE2_settle_cnt[18] = DFFE(EE2_settle_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19] at LC1_9_X4
--operation mode is normal

EE2_settle_cnt[19]_lut_out = EE2L523Q & (EE2L771 # EE2_settle_cnt[19] & EE2L062) # !EE2L523Q & EE2_settle_cnt[19] & EE2L062;
EE2_settle_cnt[19] = DFFE(EE2_settle_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L542 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7408 at LC3_9_X4
--operation mode is normal

EE2L542 = EE2_settle_cnt[17] # EE2_settle_cnt[18] # EE2_settle_cnt[16] # EE2_settle_cnt[19];


--EE2L642 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7409 at LC10_9_X4
--operation mode is normal

EE2L642 = EE2L342 # EE2L242 # EE2L442 # EE2L542;


--EE2_settle_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12] at LC2_7_X4
--operation mode is normal

EE2_settle_cnt[12]_lut_out = EE2L062 & (EE2_settle_cnt[12] # EE2L523Q & EE2L361) # !EE2L062 & EE2L523Q & EE2L361;
EE2_settle_cnt[12] = DFFE(EE2_settle_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13] at LC4_7_X4
--operation mode is normal

EE2_settle_cnt[13]_lut_out = EE2L523Q & (EE2L561 # EE2L062 & EE2_settle_cnt[13]) # !EE2L523Q & EE2L062 & EE2_settle_cnt[13];
EE2_settle_cnt[13] = DFFE(EE2_settle_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14] at LC1_7_X4
--operation mode is normal

EE2_settle_cnt[14]_lut_out = EE2L523Q & (EE2L761 # EE2_settle_cnt[14] & EE2L062) # !EE2L523Q & EE2_settle_cnt[14] & EE2L062;
EE2_settle_cnt[14] = DFFE(EE2_settle_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15] at LC6_7_X4
--operation mode is normal

EE2_settle_cnt[15]_lut_out = EE2L523Q & (EE2L961 # EE2_settle_cnt[15] & EE2L062) # !EE2L523Q & EE2_settle_cnt[15] & EE2L062;
EE2_settle_cnt[15] = DFFE(EE2_settle_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L742 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7410 at LC8_7_X4
--operation mode is normal

EE2L742 = EE2_settle_cnt[13] # EE2_settle_cnt[12] # EE2_settle_cnt[15] # EE2_settle_cnt[14];


--EE2_settle_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8] at LC10_5_X4
--operation mode is normal

EE2_settle_cnt[8]_lut_out = EE2L062 & (EE2_settle_cnt[8] # EE2L523Q & EE2L551) # !EE2L062 & EE2L523Q & EE2L551;
EE2_settle_cnt[8] = DFFE(EE2_settle_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9] at LC1_5_X4
--operation mode is normal

EE2_settle_cnt[9]_lut_out = EE2L523Q & (EE2L751 # EE2_settle_cnt[9] & EE2L062) # !EE2L523Q & EE2_settle_cnt[9] & EE2L062;
EE2_settle_cnt[9] = DFFE(EE2_settle_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10] at LC2_5_X4
--operation mode is normal

EE2_settle_cnt[10]_lut_out = EE2L062 & (EE2_settle_cnt[10] # EE2L523Q & EE2L951) # !EE2L062 & EE2L523Q & EE2L951;
EE2_settle_cnt[10] = DFFE(EE2_settle_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11] at LC8_5_X4
--operation mode is normal

EE2_settle_cnt[11]_lut_out = EE2L523Q & (EE2L161 # EE2_settle_cnt[11] & EE2L062) # !EE2L523Q & EE2_settle_cnt[11] & EE2L062;
EE2_settle_cnt[11] = DFFE(EE2_settle_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L842 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7411 at LC4_5_X4
--operation mode is normal

EE2L842 = EE2_settle_cnt[8] # EE2_settle_cnt[9] # EE2_settle_cnt[10] # EE2_settle_cnt[11];


--EE2_settle_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4] at LC6_3_X4
--operation mode is normal

EE2_settle_cnt[4]_lut_out = EE2L523Q & (EE2L741 # EE2_settle_cnt[4] & EE2L062) # !EE2L523Q & EE2_settle_cnt[4] & EE2L062;
EE2_settle_cnt[4] = DFFE(EE2_settle_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5] at LC2_3_X4
--operation mode is normal

EE2_settle_cnt[5]_lut_out = EE2L941 & (EE2L523Q # EE2L062 & EE2_settle_cnt[5]) # !EE2L941 & EE2L062 & EE2_settle_cnt[5];
EE2_settle_cnt[5] = DFFE(EE2_settle_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6] at LC7_3_X4
--operation mode is normal

EE2_settle_cnt[6]_lut_out = EE2_settle_cnt[6] & (EE2L062 # EE2L523Q & EE2L151) # !EE2_settle_cnt[6] & EE2L523Q & EE2L151;
EE2_settle_cnt[6] = DFFE(EE2_settle_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7] at LC1_3_X4
--operation mode is normal

EE2_settle_cnt[7]_lut_out = EE2L062 & (EE2_settle_cnt[7] # EE2L523Q & EE2L351) # !EE2L062 & EE2L523Q & EE2L351;
EE2_settle_cnt[7] = DFFE(EE2_settle_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L942 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7412 at LC5_3_X4
--operation mode is normal

EE2L942 = EE2_settle_cnt[6] # EE2_settle_cnt[4] # EE2_settle_cnt[5] # !EE2_settle_cnt[7];


--EE2_settle_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0] at LC3_4_X4
--operation mode is normal

EE2_settle_cnt[0]_lut_out = EE2L931 & (EE2L523Q # EE2_settle_cnt[0] & EE2L062) # !EE2L931 & EE2_settle_cnt[0] & EE2L062;
EE2_settle_cnt[0] = DFFE(EE2_settle_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1] at LC4_4_X4
--operation mode is normal

EE2_settle_cnt[1]_lut_out = EE2_settle_cnt[1] & (EE2L062 # EE2L141 & EE2L523Q) # !EE2_settle_cnt[1] & EE2L141 & EE2L523Q;
EE2_settle_cnt[1] = DFFE(EE2_settle_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2] at LC5_5_X4
--operation mode is normal

EE2_settle_cnt[2]_lut_out = EE2_settle_cnt[2] & (EE2L062 # EE2L523Q & EE2L341) # !EE2_settle_cnt[2] & EE2L523Q & EE2L341;
EE2_settle_cnt[2] = DFFE(EE2_settle_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_settle_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3] at LC2_4_X4
--operation mode is normal

EE2_settle_cnt[3]_lut_out = EE2L541 & (EE2L523Q # EE2_settle_cnt[3] & EE2L062) # !EE2L541 & EE2_settle_cnt[3] & EE2L062;
EE2_settle_cnt[3] = DFFE(EE2_settle_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L052 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7413 at LC1_4_X4
--operation mode is normal

EE2L052 = EE2_settle_cnt[0] # EE2_settle_cnt[2] # EE2_settle_cnt[1] # EE2_settle_cnt[3];


--EE2L152 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7414 at LC9_5_X4
--operation mode is normal

EE2L152 = EE2L842 # EE2L742 # EE2L052 # EE2L942;


--EE2L16 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~0 at LC3_5_X4
--operation mode is normal

EE2L16 = EE2L152 # EE2L642;


--BE2_enable is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable at LC9_7_V2
--operation mode is normal

BE2_enable_lut_out = BE2_enable & (BE2L86Q # BE2L07Q) # !BE2L66Q;
BE2_enable = DFFE(BE2_enable_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L252 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7415 at LC2_9_R2
--operation mode is normal

EE2L252 = BE2_enable & !K1_DAQ_ctrl_local.DAQ_mode[1] & WD1_ATWDTrigger_B_sig & !K1_DAQ_ctrl_local.DAQ_mode[0];


--EE2_overflow is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow at LC5_15_V4
--operation mode is normal

EE2_overflow_lut_out = !EE2L913Q & (EE2_overflow # EE2L31Q & EE2L06);
EE2_overflow = DFFE(EE2_overflow_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L95 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~133 at LC4_15_V4
--operation mode is normal

EE2L95 = K1_DAQ_ctrl_local.ATWD_mode[0] & EE2_channel[1] & EE2_channel[0] # !K1_DAQ_ctrl_local.ATWD_mode[0] & (EE2_channel[1] & !EE2_channel[0] # !EE2_overflow);


--EE2L57 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598 at LC1_14_V4
--operation mode is normal

EE2L57 = EE2L423Q & !K1_DAQ_ctrl_local.ATWD_mode[1] & EE2L95;


--EE2_readout_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7] at LC10_15_U4
--operation mode is normal

EE2_readout_cnt[7]_lut_out = EE2L96 # EE2L223Q & EE2L612 # !EE2L752;
EE2_readout_cnt[7] = DFFE(EE2_readout_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_readout_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4] at LC5_16_U4
--operation mode is normal

EE2_readout_cnt[4]_lut_out = EE2L27 # EE2L223Q & EE2L012 # !EE2L752;
EE2_readout_cnt[4] = DFFE(EE2_readout_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_readout_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5] at LC1_16_U4
--operation mode is normal

EE2_readout_cnt[5]_lut_out = EE2L17 # EE2L212 & EE2L223Q # !EE2L752;
EE2_readout_cnt[5] = DFFE(EE2_readout_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_readout_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6] at LC2_16_U4
--operation mode is normal

EE2_readout_cnt[6]_lut_out = EE2L07 # EE2L223Q & EE2L412 # !EE2L752;
EE2_readout_cnt[6] = DFFE(EE2_readout_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L352 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7417 at LC3_13_W4
--operation mode is normal

EE2L352 = EE2_readout_cnt[7] # !EE2_readout_cnt[5] # !EE2_readout_cnt[6] # !EE2_readout_cnt[4];


--EE2_readout_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0] at LC5_1_V2
--operation mode is normal

EE2_readout_cnt[0]_lut_out = EE2L162 # EE2_readout_cnt[0] & (EE2L623Q # !EE2L762);
EE2_readout_cnt[0] = DFFE(EE2_readout_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_readout_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1] at LC9_1_V2
--operation mode is normal

EE2_readout_cnt[1]_lut_out = EE2L262 # EE2_readout_cnt[1] & (EE2L623Q # !EE2L762);
EE2_readout_cnt[1] = DFFE(EE2_readout_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_readout_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2] at LC6_16_U4
--operation mode is normal

EE2_readout_cnt[2]_lut_out = EE2L47 # EE2L223Q & EE2L602 # !EE2L752;
EE2_readout_cnt[2] = DFFE(EE2_readout_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2_readout_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3] at LC4_16_U4
--operation mode is normal

EE2_readout_cnt[3]_lut_out = EE2L37 # EE2L223Q & EE2L802 # !EE2L752;
EE2_readout_cnt[3] = DFFE(EE2_readout_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L452 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7418 at LC5_10_W4
--operation mode is normal

EE2L452 = !EE2_readout_cnt[0] # !EE2_readout_cnt[1] # !EE2_readout_cnt[2] # !EE2_readout_cnt[3];


--EE2L76 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539 at LC4_10_W4
--operation mode is normal

EE2L76 = EE2L323Q & (EE2L352 # EE2L452);


--EE2L86 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~560 at LC10_10_W4
--operation mode is normal

EE2L86 = EE2_counterclk_high & (EE2L813Q # !EE2L222 # !EE2L122);


--EE2L552 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7419 at LC3_14_V4
--operation mode is normal

EE2L552 = EE2L713Q # EE2L613Q # EE2L423Q # !EE1L413Q;


--EE2L652 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7420 at LC2_11_V4
--operation mode is normal

EE2L652 = EE2L222 & !EE2L623Q & !EE2L223Q & !EE2L123Q;


--LE1L74Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_enable~reg0 at LC9_8_I1
--operation mode is normal

LE1L74Q_lut_out = LE1L72 # LE1L6 & (LE1L82 # LE1L92);
LE1L74Q = DFFE(LE1L74Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--LE1L84Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_write~reg0 at LC4_9_I1
--operation mode is normal

LE1L84Q_lut_out = LE1L03 # LE1L84Q & (LE1L35Q # !LE1L42);
LE1L84Q = DFFE(LE1L84Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L742 is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ~13 at LC6_5_I3
--operation mode is normal

K1L742 = LE1L74Q & LE1L84Q & (LE1L34Q # !K1L372);

--K1L842 is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ~16 at LC6_5_I3
--operation mode is normal

K1L842 = LE1L74Q & LE1L84Q & (LE1L34Q # !K1L372);


--K1L769 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~52 at LC1_16_G1
--operation mode is normal

K1L769 = K1L742 & K1_i433 & !K1L696 & K1_i150;

--K1L969 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~59 at LC1_16_G1
--operation mode is normal

K1L969 = K1L742 & K1_i433 & !K1L696 & K1_i150;


--K1_i938 is slaveregister:inst_slaveregister|i938 at LC7_12_G3
--operation mode is normal

K1_i938 = LE1L63Q # LE1L53Q # K1L982 # K1_i910;


--K1L581 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~0 at LC5_16_G1
--operation mode is normal

K1L581 = !K1_i938 & K1L16 & K1L769;


--B1L74 is calibration_sources:inst_calibration_sources|i322~54 at LC10_3_V3
--operation mode is normal

B1L74 = !P3_sload_path[4] & !P3_sload_path[3];


--B1L84 is calibration_sources:inst_calibration_sources|i322~55 at LC9_3_V3
--operation mode is normal

B1L84 = P3_sload_path[4] & P3_sload_path[2] & P3_sload_path[3] & P3_sload_path[1];


--B1L94 is calibration_sources:inst_calibration_sources|i322~56 at LC8_3_V3
--operation mode is normal

B1L94 = !B1L84 & (P3_sload_path[2] # !B1L64 # !B1L74);


--B1L05 is calibration_sources:inst_calibration_sources|i329~138 at LC3_2_V3
--operation mode is normal

B1L05 = K1_CS_ctrl_local.CS_enable[3] # K1_CS_ctrl_local.CS_enable[2];


--B1L15 is calibration_sources:inst_calibration_sources|i329~139 at LC1_2_V3
--operation mode is normal

B1L15 = !B1L94 & (!K1_CS_ctrl_local.CS_enable[1] & !B1L05 # !B1_now_action);


--XC21_q[7] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[7] at EC5_1_Z3
XC21_q[7]_data_in = TE1_MASTERHWDATA[7];
XC21_q[7]_write_enable = K1L909;
XC21_q[7]_clock_0 = GLOBAL(KE1_outclock0);
XC21_q[7]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q);
XC21_q[7]_read_address = RD_ADDR(P1_q[0], P1_q[1], P1_q[2], P1_q[3], P1_q[4], P1_q[5], P1_q[6], P1_q[7]);
XC21_q[7] = MEMORY_SEGMENT(XC21_q[7]_data_in, XC21_q[7]_write_enable, XC21_q[7]_clock_0, , , , , , VCC, XC21_q[7]_write_address, XC21_q[7]_read_address);


--B1L45 is calibration_sources:inst_calibration_sources|i365~112 at LC2_2_Z4
--operation mode is normal

B1L45 = B1L91Q # !B1_i474;


--B1L77 is calibration_sources:inst_calibration_sources|i~528 at LC1_15_Z3
--operation mode is normal

B1L77 = !P1_q[6] # !P1_q[7];


--B1L87 is calibration_sources:inst_calibration_sources|i~529 at LC10_15_Z3
--operation mode is normal

B1L87 = !P1_q[0] # !P1_q[2] # !P1_q[1] # !P1_q[3];


--B1L47 is calibration_sources:inst_calibration_sources|i~94 at LC2_14_Z3
--operation mode is normal

B1L47 = B1L77 # B1L87 # !P1_q[5] # !P1_q[4];

--B1L48 is calibration_sources:inst_calibration_sources|i~546 at LC2_14_Z3
--operation mode is normal

B1L48 = B1L77 # B1L87 # !P1_q[5] # !P1_q[4];


--B1_fe_R2R is calibration_sources:inst_calibration_sources|fe_R2R at LC6_14_Z3
--operation mode is normal

B1_fe_R2R_lut_out = B1L47 & (B1_fe_R2R # B1_now_action & K1_CS_ctrl_local.CS_enable[4]);
B1_fe_R2R = DFFE(B1_fe_R2R_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--B1L35 is calibration_sources:inst_calibration_sources|i360~50 at LC5_14_Z3
--operation mode is normal

B1L35 = B1_fe_R2R # B1_now_action & K1_CS_ctrl_local.CS_enable[4];


--XC21_q[6] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[6] at EC7_1_Z3
XC21_q[6]_data_in = TE1_MASTERHWDATA[6];
XC21_q[6]_write_enable = K1L909;
XC21_q[6]_clock_0 = GLOBAL(KE1_outclock0);
XC21_q[6]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q);
XC21_q[6]_read_address = RD_ADDR(P1_q[0], P1_q[1], P1_q[2], P1_q[3], P1_q[4], P1_q[5], P1_q[6], P1_q[7]);
XC21_q[6] = MEMORY_SEGMENT(XC21_q[6]_data_in, XC21_q[6]_write_enable, XC21_q[6]_clock_0, , , , , , VCC, XC21_q[6]_write_address, XC21_q[6]_read_address);


--B1L55 is calibration_sources:inst_calibration_sources|i367~112 at LC6_2_Z4
--operation mode is normal

B1L55 = B1L81Q # !B1_i474;


--XC21_q[5] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[5] at EC1_1_Z3
XC21_q[5]_data_in = TE1_MASTERHWDATA[5];
XC21_q[5]_write_enable = K1L909;
XC21_q[5]_clock_0 = GLOBAL(KE1_outclock0);
XC21_q[5]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q);
XC21_q[5]_read_address = RD_ADDR(P1_q[0], P1_q[1], P1_q[2], P1_q[3], P1_q[4], P1_q[5], P1_q[6], P1_q[7]);
XC21_q[5] = MEMORY_SEGMENT(XC21_q[5]_data_in, XC21_q[5]_write_enable, XC21_q[5]_clock_0, , , , , , VCC, XC21_q[5]_write_address, XC21_q[5]_read_address);


--B1L65 is calibration_sources:inst_calibration_sources|i369~112 at LC9_2_Z4
--operation mode is normal

B1L65 = B1L71Q # !B1_i474;


--XC21_q[4] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[4] at EC3_1_Z3
XC21_q[4]_data_in = TE1_MASTERHWDATA[4];
XC21_q[4]_write_enable = K1L909;
XC21_q[4]_clock_0 = GLOBAL(KE1_outclock0);
XC21_q[4]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q);
XC21_q[4]_read_address = RD_ADDR(P1_q[0], P1_q[1], P1_q[2], P1_q[3], P1_q[4], P1_q[5], P1_q[6], P1_q[7]);
XC21_q[4] = MEMORY_SEGMENT(XC21_q[4]_data_in, XC21_q[4]_write_enable, XC21_q[4]_clock_0, , , , , , VCC, XC21_q[4]_write_address, XC21_q[4]_read_address);


--B1L75 is calibration_sources:inst_calibration_sources|i371~112 at LC3_2_Z4
--operation mode is normal

B1L75 = B1L61Q # !B1_i474;


--XC21_q[3] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[3] at EC4_1_Z3
XC21_q[3]_data_in = TE1_MASTERHWDATA[3];
XC21_q[3]_write_enable = K1L909;
XC21_q[3]_clock_0 = GLOBAL(KE1_outclock0);
XC21_q[3]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q);
XC21_q[3]_read_address = RD_ADDR(P1_q[0], P1_q[1], P1_q[2], P1_q[3], P1_q[4], P1_q[5], P1_q[6], P1_q[7]);
XC21_q[3] = MEMORY_SEGMENT(XC21_q[3]_data_in, XC21_q[3]_write_enable, XC21_q[3]_clock_0, , , , , , VCC, XC21_q[3]_write_address, XC21_q[3]_read_address);


--B1L85 is calibration_sources:inst_calibration_sources|i377~112 at LC3_16_Z4
--operation mode is normal

B1L85 = B1L51Q # !B1_i474;


--XC21_q[2] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[2] at EC8_1_Z3
XC21_q[2]_data_in = TE1_MASTERHWDATA[2];
XC21_q[2]_write_enable = K1L909;
XC21_q[2]_clock_0 = GLOBAL(KE1_outclock0);
XC21_q[2]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q);
XC21_q[2]_read_address = RD_ADDR(P1_q[0], P1_q[1], P1_q[2], P1_q[3], P1_q[4], P1_q[5], P1_q[6], P1_q[7]);
XC21_q[2] = MEMORY_SEGMENT(XC21_q[2]_data_in, XC21_q[2]_write_enable, XC21_q[2]_clock_0, , , , , , VCC, XC21_q[2]_write_address, XC21_q[2]_read_address);


--B1L95 is calibration_sources:inst_calibration_sources|i379~112 at LC10_16_Z4
--operation mode is normal

B1L95 = B1L41Q # !B1_i474;


--XC21_q[1] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[1] at EC2_1_Z3
XC21_q[1]_data_in = TE1_MASTERHWDATA[1];
XC21_q[1]_write_enable = K1L909;
XC21_q[1]_clock_0 = GLOBAL(KE1_outclock0);
XC21_q[1]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q);
XC21_q[1]_read_address = RD_ADDR(P1_q[0], P1_q[1], P1_q[2], P1_q[3], P1_q[4], P1_q[5], P1_q[6], P1_q[7]);
XC21_q[1] = MEMORY_SEGMENT(XC21_q[1]_data_in, XC21_q[1]_write_enable, XC21_q[1]_clock_0, , , , , , VCC, XC21_q[1]_write_address, XC21_q[1]_read_address);


--B1L06 is calibration_sources:inst_calibration_sources|i381~112 at LC7_16_Z4
--operation mode is normal

B1L06 = B1L31Q # !B1_i474;


--XC21_q[0] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[0] at EC6_1_Z3
XC21_q[0]_data_in = TE1_MASTERHWDATA[0];
XC21_q[0]_write_enable = K1L909;
XC21_q[0]_clock_0 = GLOBAL(KE1_outclock0);
XC21_q[0]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q);
XC21_q[0]_read_address = RD_ADDR(P1_q[0], P1_q[1], P1_q[2], P1_q[3], P1_q[4], P1_q[5], P1_q[6], P1_q[7]);
XC21_q[0] = MEMORY_SEGMENT(XC21_q[0]_data_in, XC21_q[0]_write_enable, XC21_q[0]_clock_0, , , , , , VCC, XC21_q[0]_write_address, XC21_q[0]_read_address);


--B1L16 is calibration_sources:inst_calibration_sources|i383~112 at LC6_1_Z4
--operation mode is normal

B1L16 = B1L21Q # !B1_i474;


--KB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39 at LC9_10_T4
--operation mode is normal

KB1L31 = !P4_sload_path[1] & P4_sload_path[0];


--KB1_rxcteq5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5 at LC10_9_T4
--operation mode is normal

KB1_rxcteq5 = !P4_sload_path[4] & !P4_sload_path[3] & P4_sload_path[2] & KB1L31;


--KB1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31 at LC4_9_T4
--operation mode is normal

KB1L12Q_lut_out = !KB1_rxcteq5 & (KB1L12Q # XB1L62Q & KB1L52Q);
KB1L12Q = DFFE(KB1L12Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L62Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|one~reg at LC6_7_K4
--operation mode is normal

XB1L62Q_lut_out = XB1L3 & !P6_sload_path[2] & XB1L03Q;
XB1L62Q = DFFE(XB1L62Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--KB1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37 at LC5_10_T4
--operation mode is normal

KB1L52Q_lut_out = KB1L81 # P5_sload_path[3] & KB1_rxcteq9 & KB1L82Q;
KB1L52Q = DFFE(KB1L52Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--R1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|rec_ena~64 at LC8_16_J4
--operation mode is normal

R1L82 = !R1_CMD_WAIT & !R1_CRES_WAIT;


--R1_DRREQ_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|DRREQ_WT at LC6_13_B4
--operation mode is normal

R1_DRREQ_WT_lut_out = !U1L81Q & (R1L52 # R1_SND_PULSE & U1L61Q);
R1_DRREQ_WT = DFFE(R1_DRREQ_WT_lut_out, GLOBAL(KE1_outclock0), , , );


--R1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|rec_ena~0 at LC7_16_J4
--operation mode is normal

R1L72 = !R1_DRREQ_WT & !R1_REC_WT & !R1_REC_PULSE & R1L82;


--Z1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11 at LC9_14_A4
--operation mode is normal

Z1L5 = CB1_DCMD_SEQ1 & KB1L01Q;


--CB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|_~166 at LC5_7_H4
--operation mode is normal

CB1L2 = !KB1L92Q & !KB1L11Q;


--Z1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg at LC2_8_H4
--operation mode is normal

Z1L21Q_lut_out = VCC;
Z1L21Q = DFFE(Z1L21Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , Z1L11);


--CB1_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE at LC1_7_H4
--operation mode is normal

CB1_IDLE_lut_out = !CB1L82 & (EB1L7 # !KB1L11Q # !CB1L92);
CB1_IDLE = DFFE(CB1_IDLE_lut_out, GLOBAL(KE1_outclock0), !U1L81Q, , );


--CB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|_~167 at LC3_8_H4
--operation mode is normal

CB1L3 = !CB1_IDLE & Z1L21Q;


--CB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176 at LC3_5_H4
--operation mode is normal

CB1L5 = !KB1L11Q & CB1_BYTE0 & (!CB1_DAT_MSG # !KB1L01Q);


--CB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177 at LC6_8_H4
--operation mode is normal

CB1L6 = CB1_BYTE3 # CB1_DCMD_SEQ1 & Z1L21Q;


--KB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40 at LC8_11_T4
--operation mode is normal

KB1L41 = !P4_sload_path[3] & !P4_sload_path[1] & !P4_sload_path[4] & P4_sload_path[0];


--KB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878 at LC7_9_T4
--operation mode is normal

KB1L1 = !XB1L62Q & KB1L52Q & P4_sload_path[2] & KB1L41;


--KB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879 at LC9_4_A4
--operation mode is normal

KB1L2 = PB1_dffs[0] & !PB1_dffs[2] & PB1_dffs[7];


--KB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880 at LC1_3_A4
--operation mode is normal

KB1L3 = PB1_dffs[1] & PB1_dffs[6] & PB1_dffs[5] & !PB1_dffs[4];


--CB1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|LEN0 at LC4_13_A4
--operation mode is normal

CB1_LEN0_lut_out = !KB1L92Q & (CB1_START # CB1_LEN0 & !KB1L01Q);
CB1_LEN0 = DFFE(CB1_LEN0_lut_out, GLOBAL(KE1_outclock0), , , );


--CB1_STF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT at LC4_6_H4
--operation mode is normal

CB1_STF_WAIT_lut_out = !KB1L92Q & CB1L83;
CB1_STF_WAIT = DFFE(CB1_STF_WAIT_lut_out, GLOBAL(KE1_outclock0), , , );


--CB1_START is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|START at LC7_13_A4
--operation mode is normal

CB1_START_lut_out = KB1L92Q;
CB1_START = DFFE(CB1_START_lut_out, GLOBAL(KE1_outclock0), , , );


--CB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12 at LC10_13_A4
--operation mode is normal

CB1L01 = CB1_LEN0 # CB1_BYTE0 # CB1_STF_WAIT # CB1_START;


--KB1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg at LC6_4_A4
--operation mode is normal

KB1L9Q_lut_out = CB1L2 & !KB1L8 & (XB1L62Q # KB1L9Q);
KB1L9Q = DFFE(KB1L9Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--KB1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg at LC1_9_T4
--operation mode is normal

KB1L02Q_lut_out = KB1_rxcteq5 & (KB1L72Q # KB1L32Q);
KB1L02Q = DFFE(KB1L02Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--KB1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg at LC5_9_T4
--operation mode is normal

KB1L91Q_lut_out = KB1_rxcteq5 & (KB1L72Q # XB1L62Q & KB1L32Q);
KB1L91Q = DFFE(KB1L91Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--CB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50 at LC8_6_H4
--operation mode is normal

CB1L51 = EB1L71 # EB1L21 # !CB1_BYTE0;


--FD1_BYT3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT3 at LC4_11_B4
--operation mode is normal

FD1_BYT3_lut_out = FD1_BYT2;
FD1_BYT3 = DFFE(FD1_BYT3_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , LD1L9Q);


--FD1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~2 at LC3_3_B3
--operation mode is normal

FD1L55 = LD1L9Q & FD1_BYT3;


--VD1L015Q is daq:inst_daq|mem_interface:inst_mem_interface|state~27 at LC4_13_R2
--operation mode is normal

VD1L015Q_lut_out = VD1L254 # VD1L015Q & (VD1L283 # !VD1L5);
VD1L015Q = DFFE(VD1L015Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L834 is daq:inst_daq|mem_interface:inst_mem_interface|i~5381 at LC4_8_R2
--operation mode is normal

VD1L834 = !VD1L43 & VD1L015Q & !VD1L33;


--VD1_rdaddr[2] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[2] at LC10_5_Y2
--operation mode is normal

VD1_rdaddr[2]_lut_out = VD1_rdaddr[2] & (VD1L554 # VD1L854 & VD1L424) # !VD1_rdaddr[2] & VD1L854 & VD1L424;
VD1_rdaddr[2] = DFFE(VD1_rdaddr[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1_rdaddr[8] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[8] at LC3_5_Y2
--operation mode is normal

VD1_rdaddr[8]_lut_out = VD1_rdaddr[8] & (VD1L554 # VD1L854 & VD1L634) # !VD1_rdaddr[8] & VD1L854 & VD1L634;
VD1_rdaddr[8] = DFFE(VD1_rdaddr[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1_rdaddr[7] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[7] at LC7_5_Y2
--operation mode is normal

VD1_rdaddr[7]_lut_out = VD1_rdaddr[7] & (VD1L554 # VD1L854 & VD1L434) # !VD1_rdaddr[7] & VD1L854 & VD1L434;
VD1_rdaddr[7] = DFFE(VD1_rdaddr[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L934 is daq:inst_daq|mem_interface:inst_mem_interface|i~5382 at LC8_5_Y2
--operation mode is normal

VD1L934 = VD1_rdaddr[2] # !VD1_rdaddr[7] # !VD1_rdaddr[8];


--VD1_rdaddr[1] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[1] at LC6_5_Y2
--operation mode is normal

VD1_rdaddr[1]_lut_out = VD1_rdaddr[1] & (VD1L554 # VD1L854 & VD1L224) # !VD1_rdaddr[1] & VD1L854 & VD1L224;
VD1_rdaddr[1] = DFFE(VD1_rdaddr[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1_rdaddr[3] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[3] at LC1_5_Y2
--operation mode is normal

VD1_rdaddr[3]_lut_out = VD1_rdaddr[3] & (VD1L554 # VD1L854 & VD1L624) # !VD1_rdaddr[3] & VD1L854 & VD1L624;
VD1_rdaddr[3] = DFFE(VD1_rdaddr[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1_rdaddr[4] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[4] at LC4_5_Y2
--operation mode is normal

VD1_rdaddr[4]_lut_out = VD1_rdaddr[4] & (VD1L554 # VD1L854 & VD1L824) # !VD1_rdaddr[4] & VD1L854 & VD1L824;
VD1_rdaddr[4] = DFFE(VD1_rdaddr[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1_rdaddr[5] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[5] at LC7_6_Y2
--operation mode is normal

VD1_rdaddr[5]_lut_out = VD1_rdaddr[5] & (VD1L554 # VD1L034 & VD1L854) # !VD1_rdaddr[5] & VD1L034 & VD1L854;
VD1_rdaddr[5] = DFFE(VD1_rdaddr[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L7 is daq:inst_daq|mem_interface:inst_mem_interface|i298~171 at LC5_5_Y2
--operation mode is normal

VD1L7 = VD1_rdaddr[5] & VD1_rdaddr[3] & VD1_rdaddr[4] & VD1_rdaddr[1];


--VD1_rdaddr[0] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[0] at LC1_6_Y2
--operation mode is normal

VD1_rdaddr[0]_lut_out = VD1_rdaddr[0] & (VD1L554 # VD1L024 & VD1L854) # !VD1_rdaddr[0] & VD1L024 & VD1L854;
VD1_rdaddr[0] = DFFE(VD1_rdaddr[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1_rdaddr[6] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[6] at LC6_6_Y2
--operation mode is normal

VD1_rdaddr[6]_lut_out = VD1_rdaddr[6] & (VD1L554 # VD1L234 & VD1L854) # !VD1_rdaddr[6] & VD1L234 & VD1L854;
VD1_rdaddr[6] = DFFE(VD1_rdaddr[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L383 is daq:inst_daq|mem_interface:inst_mem_interface|i~9 at LC9_5_Y2
--operation mode is normal

VD1L383 = VD1L934 # !VD1_rdaddr[0] # !VD1_rdaddr[6] # !VD1L7;


--VD1L283 is daq:inst_daq|mem_interface:inst_mem_interface|i~1 at LC9_13_R2
--operation mode is normal

VD1L283 = !VD1_rdaddr[6] # !VD1_rdaddr[0] # !VD1L7 # !VD1_rdaddr[2];


--VD1L044 is daq:inst_daq|mem_interface:inst_mem_interface|i~5383 at LC8_13_R2
--operation mode is normal

VD1L044 = VD1L415Q & (!VD1L283 & VD1L834 # !VD1L383) # !VD1L415Q & !VD1L283 & VD1L834;


--VD1L905Q is daq:inst_daq|mem_interface:inst_mem_interface|state~26 at LC3_9_W2
--operation mode is normal

VD1L905Q_lut_out = VD1L905Q & (VD1L805Q # !TE1_SLAVEHREADYO) # !VD1L905Q & VD1L805Q & TE1_SLAVEHREADYO;
VD1L905Q = DFFE(VD1L905Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L144 is daq:inst_daq|mem_interface:inst_mem_interface|i~5384 at LC2_14_R2
--operation mode is normal

VD1L144 = !VD1L63 & VD1L905Q & !VD1L73 & TE1_SLAVEHREADYO;


--VD1L615Q is daq:inst_daq|mem_interface:inst_mem_interface|state~34 at LC4_3_Z2
--operation mode is normal

VD1L615Q_lut_out = VD1L515Q # VD1L683 # VD1L315Q & !VD1L954;
VD1L615Q = DFFE(VD1L615Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L805Q is daq:inst_daq|mem_interface:inst_mem_interface|state~25 at LC5_7_W2
--operation mode is normal

VD1L805Q_lut_out = VD1L705Q & (VD1L805Q # TE1_SLAVEHREADYO) # !VD1L705Q & VD1L805Q & !TE1_SLAVEHREADYO;
VD1L805Q = DFFE(VD1L805Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L705Q is daq:inst_daq|mem_interface:inst_mem_interface|state~24 at LC3_7_W2
--operation mode is normal

VD1L705Q_lut_out = VD1L705Q & (VD1L605Q # !TE1_SLAVEHREADYO) # !VD1L705Q & VD1L605Q & TE1_SLAVEHREADYO;
VD1L705Q = DFFE(VD1L705Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L405Q is daq:inst_daq|mem_interface:inst_mem_interface|state~21 at LC9_3_Z2
--operation mode is normal

VD1L405Q_lut_out = !VD1L305Q & (!VD1L4 # !VD1L54);
VD1L405Q = DFFE(VD1L405Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L605Q is daq:inst_daq|mem_interface:inst_mem_interface|state~23 at LC9_9_W2
--operation mode is normal

VD1L605Q_lut_out = VD1L164 & (VD1L505Q # VD1L605Q & !TE1_SLAVEHREADYO) # !VD1L164 & VD1L605Q & !TE1_SLAVEHREADYO;
VD1L605Q = DFFE(VD1L605Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L315Q is daq:inst_daq|mem_interface:inst_mem_interface|state~30 at LC1_4_Z2
--operation mode is normal

VD1L315Q_lut_out = VD1L215Q # VD1L315Q & VD1L954 & !VD1L41;
VD1L315Q = DFFE(VD1L315Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L244 is daq:inst_daq|mem_interface:inst_mem_interface|i~5385 at LC5_3_Z2
--operation mode is normal

VD1L244 = !VD1L405Q & !VD1L705Q & !VD1L605Q & !VD1L315Q;


--VD1L115Q is daq:inst_daq|mem_interface:inst_mem_interface|state~28 at LC2_13_R2
--operation mode is normal

VD1L115Q_lut_out = VD1L583 # VD1L115Q & (TD1L281Q # !VD1L9);
VD1L115Q = DFFE(VD1L115Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L344 is daq:inst_daq|mem_interface:inst_mem_interface|i~5386 at LC4_9_W2
--operation mode is normal

VD1L344 = !VD1L905Q & !VD1L115Q;


--VD1L444 is daq:inst_daq|mem_interface:inst_mem_interface|i~5387 at LC10_3_Z2
--operation mode is normal

VD1L444 = VD1L1Q & (VD1L805Q # !VD1L344 # !VD1L244);


--VD1L515Q is daq:inst_daq|mem_interface:inst_mem_interface|state~33 at LC3_7_Z2
--operation mode is normal

VD1L515Q_lut_out = !VD1L383 & VD1L415Q & !TD1L281Q;
VD1L515Q = DFFE(VD1L515Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L215Q is daq:inst_daq|mem_interface:inst_mem_interface|state~29 at LC10_13_R2
--operation mode is normal

VD1L215Q_lut_out = VD1L264 # VD1L115Q & !TD1L281Q & VD1L9;
VD1L215Q = DFFE(VD1L215Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L544 is daq:inst_daq|mem_interface:inst_mem_interface|i~5388 at LC5_7_Z2
--operation mode is normal

VD1L544 = !VD1L515Q & !VD1L215Q;


--VD1L644 is daq:inst_daq|mem_interface:inst_mem_interface|i~5389 at LC1_13_R2
--operation mode is normal

VD1L644 = VD1L615Q # VD1L444 # VD1L144 # !VD1L544;


--VD1L8 is daq:inst_daq|mem_interface:inst_mem_interface|i298~172 at LC1_7_R2
--operation mode is normal

VD1L8 = VD1_rdaddr[2] & (VD1_rdaddr[7] $ (!VD1L04 & !VD1L93));


--VD1L34 is daq:inst_daq|mem_interface:inst_mem_interface|i846~205 at LC5_11_R2
--operation mode is normal

VD1L34 = AE2_header_1.ATWDsize[0] & (AE2_header_0.ATWDsize[0] # AE2_rd_ptr[0]) # !AE2_header_1.ATWDsize[0] & AE2_header_0.ATWDsize[0] & !AE2_rd_ptr[0];


--VD1L44 is daq:inst_daq|mem_interface:inst_mem_interface|i846~206 at LC2_10_R2
--operation mode is normal

VD1L44 = AE1_header_0.ATWDsize[0] & (AE1_header_1.ATWDsize[0] # !AE1_rd_ptr[0]) # !AE1_header_0.ATWDsize[0] & AE1_header_1.ATWDsize[0] & AE1_rd_ptr[0];


--VD1_i295 is daq:inst_daq|mem_interface:inst_mem_interface|i295 at LC9_10_R2
--operation mode is normal

VD1_i295 = VD1_rdaddr[6] $ (VD1_AnB & VD1L44 # !VD1_AnB & VD1L34);


--VD1L9 is daq:inst_daq|mem_interface:inst_mem_interface|i298~173 at LC6_13_R2
--operation mode is normal

VD1L9 = VD1_rdaddr[0] & VD1L7 & VD1L8 & !VD1_i295;


--VD1L505Q is daq:inst_daq|mem_interface:inst_mem_interface|state~22 at LC6_9_W2
--operation mode is normal

VD1L505Q_lut_out = VD1L405Q;
VD1L505Q = DFFE(VD1L505Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L744 is daq:inst_daq|mem_interface:inst_mem_interface|i~5391 at LC7_3_Z2
--operation mode is normal

VD1L744 = VD1L605Q # VD1L694Q & (VD1L405Q # VD1L315Q);


--AE2_wr_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1] at LC3_8_Z2
--operation mode is normal

AE2_wr_ptr[1]_lut_out = !AE2_wr_ptr[1];
AE2_wr_ptr[1] = DFFE(AE2_wr_ptr[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , AE2L731);


--AE2_wr_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[0] at LC8_8_Z2
--operation mode is normal

AE2_wr_ptr[0]_lut_out = !AE2_wr_ptr[0];
AE2_wr_ptr[0] = DFFE(AE2_wr_ptr[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , BE2L86Q);


--AE2_rd_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1] at LC6_12_R2
--operation mode is normal

AE2_rd_ptr[1]_lut_out = !AE2_rd_ptr[1];
AE2_rd_ptr[1] = DFFE(AE2_rd_ptr[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , AE2L331);


--VD1L4 is daq:inst_daq|mem_interface:inst_mem_interface|i86~140 at LC5_8_Z2
--operation mode is normal

VD1L4 = AE2_rd_ptr[0] & AE2_wr_ptr[0] & (AE2_wr_ptr[1] $ !AE2_rd_ptr[1]) # !AE2_rd_ptr[0] & !AE2_wr_ptr[0] & (AE2_wr_ptr[1] $ !AE2_rd_ptr[1]);


--AE1_wr_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1] at LC3_10_Z2
--operation mode is normal

AE1_wr_ptr[1]_lut_out = !AE1_wr_ptr[1];
AE1_wr_ptr[1] = DFFE(AE1_wr_ptr[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , AE1L731);


--AE1_wr_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[0] at LC9_11_Z2
--operation mode is normal

AE1_wr_ptr[0]_lut_out = !AE1_wr_ptr[0];
AE1_wr_ptr[0] = DFFE(AE1_wr_ptr[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , BE1L76Q);


--AE1_rd_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1] at LC6_10_Z2
--operation mode is normal

AE1_rd_ptr[1]_lut_out = !AE1_rd_ptr[1];
AE1_rd_ptr[1] = DFFE(AE1_rd_ptr[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , AE1L331);


--VD1L54 is daq:inst_daq|mem_interface:inst_mem_interface|i1146~175 at LC10_10_Z2
--operation mode is normal

VD1L54 = AE1_wr_ptr[1] & AE1_rd_ptr[1] & (AE1_wr_ptr[0] $ !AE1_rd_ptr[0]) # !AE1_wr_ptr[1] & !AE1_rd_ptr[1] & (AE1_wr_ptr[0] $ !AE1_rd_ptr[0]);


--VD1L64 is daq:inst_daq|mem_interface:inst_mem_interface|i1146~176 at LC2_4_Z2
--operation mode is normal

VD1L64 = VD1L54 & !VD1_AnB & !VD1L4 # !VD1L54 & (VD1_AnB # !VD1L4);

--VD1L74 is daq:inst_daq|mem_interface:inst_mem_interface|i1146~178 at LC2_4_Z2
--operation mode is normal

VD1L74 = VD1L54 & !VD1_AnB & !VD1L4 # !VD1L54 & (VD1_AnB # !VD1L4);


--TD1L771 is daq:inst_daq|ahb_master:inst_ahb_master|i~9664 at LC7_8_A2
--operation mode is normal

TD1L771 = TD1L381Q & VD1L1Q & (TE1_SLAVEHRESP[1] # !TE1_SLAVEHRESP[0]);


--LE1L4 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~7 at LC6_6_I1
--operation mode is normal

LE1L4 = !TE1_MASTERHBURST[2] & !TE1_MASTERHBURST[1] & TE1_MASTERHBURST[0];


--LE1L11 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6586 at LC4_8_I1
--operation mode is normal

LE1L11 = TE1_MASTERHTRANS[1] & (LE1L15Q # LE1L05Q & LE1L4);


--LE1L7 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~186 at LC7_6_I1
--operation mode is normal

LE1L7 = !TE1_MASTERHTRANS[0] & TE1_MASTERHTRANS[1];

--LE1L23 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6633 at LC7_6_I1
--operation mode is normal

LE1L23 = !TE1_MASTERHTRANS[0] & TE1_MASTERHTRANS[1];


--LE1L1 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i293~37 at LC2_7_I1
--operation mode is normal

LE1L1 = !TE1_MASTERHSIZE[0] & !TE1_MASTERHBURST[1] & !TE1_MASTERHBURST[2] & TE1_MASTERHSIZE[1];

--LE1L2 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i293~39 at LC2_7_I1
--operation mode is normal

LE1L2 = !TE1_MASTERHSIZE[0] & !TE1_MASTERHBURST[1] & !TE1_MASTERHBURST[2] & TE1_MASTERHSIZE[1];


--LE1L21 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6587 at LC6_8_I1
--operation mode is normal

LE1L21 = !LE1L94Q & LE1L1 & (TE1_MASTERHTRANS[1] # TE1_MASTERHTRANS[0]);


--LE1L31 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6589 at LC6_9_I1
--operation mode is normal

LE1L31 = !TE1_MASTERHTRANS[1] & TE1_MASTERHTRANS[0];


--LE1L41 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6590 at LC3_9_I1
--operation mode is normal

LE1L41 = LE1L35Q # LE1L31 & (LE1L15Q # LE1L05Q);


--LE1L5 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~179 at LC7_9_I1
--operation mode is normal

LE1L5 = TE1_MASTERHTRANS[1] & LE1L15Q;


--LE1L51 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6591 at LC8_9_I1
--operation mode is normal

LE1L51 = LE1L05Q & LE1L4 & (TE1_MASTERHTRANS[1] # TE1_MASTERHTRANS[0]);


--LE1L6 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~185 at LC5_8_I1
--operation mode is normal

LE1L6 = TE1_MASTERHTRANS[1] # TE1_MASTERHTRANS[0];


--LE1L61 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6598 at LC3_8_I1
--operation mode is normal

LE1L61 = !LE1L6 & (LE1L05Q # LE1L15Q # !LE1L94Q);


--LE1L71 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6599 at LC10_6_I1
--operation mode is normal

LE1L71 = LE1L05Q & (TE1_MASTERHBURST[2] # TE1_MASTERHBURST[1] # !TE1_MASTERHBURST[0]);


--LE1L81 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6600 at LC9_6_I1
--operation mode is normal

LE1L81 = LE1L94Q & LE1L71 & !LE1L31 # !LE1L94Q & (LE1L1 # LE1L71 & !LE1L31);


--VD1L844 is daq:inst_daq|mem_interface:inst_mem_interface|i~5393 at LC2_9_W2
--operation mode is normal

VD1L844 = VD1L115Q # VD1L905Q # VD1L415Q # VD1L505Q;


--VD1L305Q is daq:inst_daq|mem_interface:inst_mem_interface|state~20 at LC1_3_Z2
--operation mode is normal

VD1L305Q_lut_out = VD1L305Q & (!VD1L41 # !VD1L615Q) # !VD1L305Q & !VD1L364 & (!VD1L41 # !VD1L615Q);
VD1L305Q = DFFE(VD1L305Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L944 is daq:inst_daq|mem_interface:inst_mem_interface|i~5394 at LC3_3_Z2
--operation mode is normal

VD1L944 = VD1L305Q & !VD1L615Q;


--VD1L054 is daq:inst_daq|mem_interface:inst_mem_interface|i~5395 at LC6_3_Z2
--operation mode is normal

VD1L054 = VD1L844 # VD1L805Q # !VD1L944 # !VD1L244;


--VD1L23 is daq:inst_daq|mem_interface:inst_mem_interface|i646~159 at LC10_7_G2
--operation mode is normal

VD1L23 = VD1_start_address[11] & (VD1L054 # VD1L015Q);


--K1_DAQ_ctrl_local.LBM_ptr_RST is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_ptr_RST at LC10_8_G3
--operation mode is normal

K1_DAQ_ctrl_local.LBM_ptr_RST_lut_out = K1L742 & TE1_MASTERHWDATA[0] & K1_i150 & !K1_i433;
K1_DAQ_ctrl_local.LBM_ptr_RST = DFFE(K1_DAQ_ctrl_local.LBM_ptr_RST_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--VD1L13 is daq:inst_daq|mem_interface:inst_mem_interface|i645~159 at LC8_9_G2
--operation mode is normal

VD1L13 = VD1_start_address[12] & (VD1L015Q # VD1L054);


--VD1L03 is daq:inst_daq|mem_interface:inst_mem_interface|i644~159 at LC3_5_G2
--operation mode is normal

VD1L03 = VD1_start_address[13] & (VD1L015Q # VD1L054);


--VD1L92 is daq:inst_daq|mem_interface:inst_mem_interface|i643~159 at LC3_7_G2
--operation mode is normal

VD1L92 = VD1_start_address[14] & (VD1L054 # VD1L015Q);


--VD1L82 is daq:inst_daq|mem_interface:inst_mem_interface|i642~159 at LC9_9_G2
--operation mode is normal

VD1L82 = VD1_start_address[15] & (VD1L054 # VD1L015Q);


--VD1L72 is daq:inst_daq|mem_interface:inst_mem_interface|i641~159 at LC3_12_G2
--operation mode is normal

VD1L72 = VD1_start_address[16] & (VD1L015Q # VD1L054);


--VD1L62 is daq:inst_daq|mem_interface:inst_mem_interface|i640~159 at LC6_7_G2
--operation mode is normal

VD1L62 = VD1_start_address[17] & (VD1L054 # VD1L015Q);


--VD1L52 is daq:inst_daq|mem_interface:inst_mem_interface|i639~159 at LC6_9_G2
--operation mode is normal

VD1L52 = VD1_start_address[18] & (VD1L015Q # VD1L054);


--VD1L42 is daq:inst_daq|mem_interface:inst_mem_interface|i638~159 at LC7_7_G2
--operation mode is normal

VD1L42 = VD1_start_address[19] & (VD1L015Q # VD1L054);


--VD1L32 is daq:inst_daq|mem_interface:inst_mem_interface|i637~159 at LC4_7_G2
--operation mode is normal

VD1L32 = VD1_start_address[20] & (VD1L015Q # VD1L054);


--VD1L22 is daq:inst_daq|mem_interface:inst_mem_interface|i636~159 at LC1_9_G2
--operation mode is normal

VD1L22 = VD1_start_address[21] & (VD1L054 # VD1L015Q);


--VD1L12 is daq:inst_daq|mem_interface:inst_mem_interface|i635~159 at LC3_9_G2
--operation mode is normal

VD1L12 = VD1_start_address[22] & (VD1L054 # VD1L015Q);


--VD1L02 is daq:inst_daq|mem_interface:inst_mem_interface|i634~159 at LC10_9_G2
--operation mode is normal

VD1L02 = VD1_start_address[23] & (VD1L054 # VD1L015Q);


--BE2_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0 at LC5_16_P2
--operation mode is normal

BE2_HEADER_data.trigger_word[0]~reg0_lut_out = WD1_discSPE;
BE2_HEADER_data.trigger_word[0]~reg0 = DFFE(BE2_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--AE2L58 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[16]~0 at LC9_8_Z2
--operation mode is normal

AE2L58 = AE2_wr_ptr[0] & BE2L86Q & !J1L4Q;


--AE2L32 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[16]~0 at LC7_8_Z2
--operation mode is normal

AE2L32 = !AE2_wr_ptr[0] & BE2L86Q & !J1L4Q;


--VD1_read_done is daq:inst_daq|mem_interface:inst_mem_interface|read_done at LC5_2_Z2
--operation mode is normal

VD1_read_done_lut_out = VD1L615Q & !VD1_done_pulse_done_last;
VD1_read_done = DFFE(VD1_read_done_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--VD1L94 is daq:inst_daq|mem_interface:inst_mem_interface|i1169~0 at LC3_12_R2
--operation mode is normal

VD1L94 = !VD1_AnB & VD1_read_done;


--BE1_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0 at LC3_13_R3
--operation mode is normal

BE1_HEADER_data.timestamp[16]~reg0_lut_out = P23_sload_path[16];
BE1_HEADER_data.timestamp[16]~reg0 = DFFE(BE1_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--AE1L58 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[16]~0 at LC8_10_Z2
--operation mode is normal

AE1L58 = AE1_wr_ptr[0] & !J1L4Q & BE1L76Q;


--AE1L32 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[16]~0 at LC4_10_Z2
--operation mode is normal

AE1L32 = !AE1_wr_ptr[0] & !J1L4Q & BE1L76Q;


--VD1L84 is daq:inst_daq|mem_interface:inst_mem_interface|i1166~0 at LC3_9_U2
--operation mode is normal

VD1L84 = VD1_AnB & VD1_read_done;


--BE2_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0 at LC3_8_Q3
--operation mode is normal

BE2_HEADER_data.timestamp[16]~reg0_lut_out = P23_sload_path[16];
BE2_HEADER_data.timestamp[16]~reg0 = DFFE(BE2_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L1Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[0]~reg0 at LC3_5_V2
--operation mode is normal

UD1L1Q_lut_out = FLASH_AD_D[2];
UD1L1Q = DFFE(UD1L1Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--DE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0 at LC5_12_P2
--operation mode is normal

DE1L1Q_lut_out = DE1L7;
DE1L1Q = DFFE(DE1L1Q_lut_out, !GLOBAL(KE1_outclock1), , , !J1L4Q);


--AE1_i951 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i951 at LC6_12_P2
--operation mode is normal

AE1_i951 = !P52_sload_path[0] & DE1L1Q;


--DE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0 at LC4_1_V2
--operation mode is normal

DE2L1Q_lut_out = DE2L7;
DE2L1Q = DFFE(DE2L1Q_lut_out, !GLOBAL(KE1_outclock1), , , !J1L4Q);


--AE2_i951 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i951 at LC7_1_V2
--operation mode is normal

AE2_i951 = !P62_sload_path[0] & DE2L1Q;


--ZD2L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|i~103 at LC9_4_Q2
--operation mode is normal

ZD2L11 = VD1_rdaddr[5] # VD1_rdaddr[2] # VD1_rdaddr[7] # VD1_rdaddr[6];


--ZD2L21 is daq:inst_daq|pingpong:pong|compression:inst_compression|i~104 at LC3_4_Q2
--operation mode is normal

ZD2L21 = VD1_rdaddr[3] # VD1_rdaddr[4] # VD1_rdaddr[0] # VD1_rdaddr[1];


--EE1L41Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0 at LC3_13_O4
--operation mode is normal

EE1L41Q_lut_out = EE1L323Q # EE1L41Q & (EE1L813Q # !EE1L322);
EE1L41Q = DFFE(EE1L41Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--AE1_i930 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i930 at LC5_13_O4
--operation mode is normal

AE1_i930 = EE1L41Q & !EE1_readout_cnt[0];


--EE2L41Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0 at LC7_6_R4
--operation mode is normal

EE2L41Q_lut_out = EE2L323Q # EE2L41Q & !EE2L562;
EE2L41Q = DFFE(EE2L41Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--AE2_i930 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i930 at LC5_16_X4
--operation mode is normal

AE2_i930 = !EE2_readout_cnt[0] & EE2L41Q;


--BE1_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0 at LC3_16_P2
--operation mode is normal

BE1_HEADER_data.trigger_word[0]~reg0_lut_out = WD1_discSPE;
BE1_HEADER_data.trigger_word[0]~reg0 = DFFE(BE1_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE1_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0 at LC3_2_Q3
--operation mode is normal

BE1_HEADER_data.timestamp[17]~reg0_lut_out = P23_sload_path[17];
BE1_HEADER_data.timestamp[17]~reg0 = DFFE(BE1_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0 at LC3_1_Q3
--operation mode is normal

BE2_HEADER_data.timestamp[17]~reg0_lut_out = P23_sload_path[17];
BE2_HEADER_data.timestamp[17]~reg0 = DFFE(BE2_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L2Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[1]~reg0 at LC3_6_T2
--operation mode is normal

UD1L2Q_lut_out = FLASH_AD_D[3];
UD1L2Q = DFFE(UD1L2Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0 at LC5_14_Q2
--operation mode is normal

BE1_HEADER_data.trigger_word[1]~reg0_lut_out = WD1_discMPE;
BE1_HEADER_data.trigger_word[1]~reg0 = DFFE(BE1_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0 at LC4_14_Q2
--operation mode is normal

BE2_HEADER_data.trigger_word[1]~reg0_lut_out = WD1_discMPE;
BE2_HEADER_data.trigger_word[1]~reg0 = DFFE(BE2_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0 at LC3_3_Q3
--operation mode is normal

BE1_HEADER_data.timestamp[18]~reg0_lut_out = P23_sload_path[18];
BE1_HEADER_data.timestamp[18]~reg0 = DFFE(BE1_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0 at LC3_9_Q3
--operation mode is normal

BE2_HEADER_data.timestamp[18]~reg0_lut_out = P23_sload_path[18];
BE2_HEADER_data.timestamp[18]~reg0 = DFFE(BE2_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L3Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[2]~reg0 at LC3_15_N2
--operation mode is normal

UD1L3Q_lut_out = FLASH_AD_D[4];
UD1L3Q = DFFE(UD1L3Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0 at LC3_16_Q2
--operation mode is normal

BE1_HEADER_data.trigger_word[2]~reg0_lut_out = B1L3Q;
BE1_HEADER_data.trigger_word[2]~reg0 = DFFE(BE1_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0 at LC5_16_Q2
--operation mode is normal

BE2_HEADER_data.trigger_word[2]~reg0_lut_out = B1L3Q;
BE2_HEADER_data.trigger_word[2]~reg0 = DFFE(BE2_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0 at LC3_4_Q3
--operation mode is normal

BE1_HEADER_data.timestamp[19]~reg0_lut_out = P23_sload_path[19];
BE1_HEADER_data.timestamp[19]~reg0 = DFFE(BE1_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0 at LC3_5_Q3
--operation mode is normal

BE2_HEADER_data.timestamp[19]~reg0_lut_out = P23_sload_path[19];
BE2_HEADER_data.timestamp[19]~reg0 = DFFE(BE2_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L4Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[3]~reg0 at LC3_13_T2
--operation mode is normal

UD1L4Q_lut_out = FLASH_AD_D[5];
UD1L4Q = DFFE(UD1L4Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0 at LC3_15_Q2
--operation mode is normal

BE1_HEADER_data.trigger_word[3]~reg0_lut_out = B1L4Q;
BE1_HEADER_data.trigger_word[3]~reg0 = DFFE(BE1_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0 at LC5_15_Q2
--operation mode is normal

BE2_HEADER_data.trigger_word[3]~reg0_lut_out = B1L4Q;
BE2_HEADER_data.trigger_word[3]~reg0 = DFFE(BE2_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0 at LC9_10_Y2
--operation mode is normal

BE1_HEADER_data.trigger_word[4]~reg0_lut_out = B1L5Q;
BE1_HEADER_data.trigger_word[4]~reg0 = DFFE(BE1_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0 at LC5_10_Y2
--operation mode is normal

BE2_HEADER_data.trigger_word[4]~reg0_lut_out = B1L5Q;
BE2_HEADER_data.trigger_word[4]~reg0 = DFFE(BE2_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0 at LC3_7_W3
--operation mode is normal

BE1_HEADER_data.timestamp[20]~reg0_lut_out = P23_sload_path[20];
BE1_HEADER_data.timestamp[20]~reg0 = DFFE(BE1_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0 at LC3_12_Y3
--operation mode is normal

BE2_HEADER_data.timestamp[20]~reg0_lut_out = P23_sload_path[20];
BE2_HEADER_data.timestamp[20]~reg0 = DFFE(BE2_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L5Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[4]~reg0 at LC1_11_N2
--operation mode is normal

UD1L5Q_lut_out = FLASH_AD_D[6];
UD1L5Q = DFFE(UD1L5Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0 at LC3_15_W3
--operation mode is normal

BE1_HEADER_data.timestamp[21]~reg0_lut_out = P23_sload_path[21];
BE1_HEADER_data.timestamp[21]~reg0 = DFFE(BE1_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0 at LC3_14_P3
--operation mode is normal

BE2_HEADER_data.timestamp[21]~reg0_lut_out = P23_sload_path[21];
BE2_HEADER_data.timestamp[21]~reg0 = DFFE(BE2_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L6Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[5]~reg0 at LC3_16_O2
--operation mode is normal

UD1L6Q_lut_out = FLASH_AD_D[7];
UD1L6Q = DFFE(UD1L6Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0 at LC5_15_P2
--operation mode is normal

BE1_HEADER_data.trigger_word[5]~reg0_lut_out = B1L6Q;
BE1_HEADER_data.trigger_word[5]~reg0 = DFFE(BE1_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0 at LC3_15_P2
--operation mode is normal

BE2_HEADER_data.trigger_word[5]~reg0_lut_out = B1L6Q;
BE2_HEADER_data.trigger_word[5]~reg0 = DFFE(BE2_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0 at LC3_4_N3
--operation mode is normal

BE1_HEADER_data.timestamp[22]~reg0_lut_out = P23_sload_path[22];
BE1_HEADER_data.timestamp[22]~reg0 = DFFE(BE1_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0 at LC3_1_N3
--operation mode is normal

BE2_HEADER_data.timestamp[22]~reg0_lut_out = P23_sload_path[22];
BE2_HEADER_data.timestamp[22]~reg0 = DFFE(BE2_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L7Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[6]~reg0 at LC3_16_T2
--operation mode is normal

UD1L7Q_lut_out = FLASH_AD_D[8];
UD1L7Q = DFFE(UD1L7Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0 at LC3_6_N2
--operation mode is normal

BE1_HEADER_data.trigger_word[6]~reg0_lut_out = B1L7Q;
BE1_HEADER_data.trigger_word[6]~reg0 = DFFE(BE1_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0 at LC5_6_N2
--operation mode is normal

BE2_HEADER_data.trigger_word[6]~reg0_lut_out = B1L7Q;
BE2_HEADER_data.trigger_word[6]~reg0 = DFFE(BE2_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0 at LC2_16_G3
--operation mode is normal

BE1_HEADER_data.timestamp[23]~reg0_lut_out = P23_sload_path[23];
BE1_HEADER_data.timestamp[23]~reg0 = DFFE(BE1_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0 at LC3_7_N3
--operation mode is normal

BE2_HEADER_data.timestamp[23]~reg0_lut_out = P23_sload_path[23];
BE2_HEADER_data.timestamp[23]~reg0 = DFFE(BE2_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L8Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[7]~reg0 at LC3_15_T2
--operation mode is normal

UD1L8Q_lut_out = FLASH_AD_D[9];
UD1L8Q = DFFE(UD1L8Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0 at LC5_13_N2
--operation mode is normal

BE1_HEADER_data.trigger_word[7]~reg0_lut_out = B1L8Q;
BE1_HEADER_data.trigger_word[7]~reg0 = DFFE(BE1_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0 at LC3_13_N2
--operation mode is normal

BE2_HEADER_data.trigger_word[7]~reg0_lut_out = B1L8Q;
BE2_HEADER_data.trigger_word[7]~reg0 = DFFE(BE2_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE2L26 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i566~24 at LC8_9_R2
--operation mode is normal

BE2L26 = !K1_DAQ_ctrl_local.DAQ_mode[1] & !K1_DAQ_ctrl_local.DAQ_mode[0];


--BE1_eventtype[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0] at LC9_11_P2
--operation mode is normal

BE1_eventtype[0]_lut_out = !BE1L66Q & (BE1_eventtype[0] # !BE1L96Q);
BE1_eventtype[0] = DFFE(BE1_eventtype[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE2_eventtype[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0] at LC8_7_V2
--operation mode is normal

BE2_eventtype[0]_lut_out = !BE2L76Q & (BE2_eventtype[0] # !BE2L07Q);
BE2_eventtype[0] = DFFE(BE2_eventtype[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L51Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0 at LC2_11_O4
--operation mode is normal

EE1L51Q_lut_out = EE1L423Q & (EE1_channel[0] # EE1L51Q & EE1L56) # !EE1L423Q & EE1L51Q & EE1L56;
EE1L51Q = DFFE(EE1L51Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L51Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0 at LC1_6_R4
--operation mode is normal

EE2L51Q_lut_out = EE2L56 # EE2L51Q & (!EE2L562 # !EE2L522);
EE2L51Q = DFFE(EE2L51Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--BE1_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0 at LC3_3_P3
--operation mode is normal

BE1_HEADER_data.timestamp[24]~reg0_lut_out = P23_sload_path[24];
BE1_HEADER_data.timestamp[24]~reg0 = DFFE(BE1_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0 at LC5_9_U3
--operation mode is normal

BE2_HEADER_data.timestamp[24]~reg0_lut_out = P23_sload_path[24];
BE2_HEADER_data.timestamp[24]~reg0 = DFFE(BE2_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L9Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[8]~reg0 at LC3_14_N2
--operation mode is normal

UD1L9Q_lut_out = FLASH_AD_D[10];
UD1L9Q = DFFE(UD1L9Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L61Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0 at LC4_11_O4
--operation mode is normal

EE1L61Q_lut_out = EE1L423Q & (EE1_channel[1] # EE1L61Q & EE1L56) # !EE1L423Q & EE1L61Q & EE1L56;
EE1L61Q = DFFE(EE1L61Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--EE2L61Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0 at LC4_6_R4
--operation mode is normal

EE2L61Q_lut_out = EE2L66 # EE2L61Q & (!EE2L562 # !EE2L522);
EE2L61Q = DFFE(EE2L61Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--BE1_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0 at LC3_14_Q3
--operation mode is normal

BE1_HEADER_data.timestamp[25]~reg0_lut_out = P23_sload_path[25];
BE1_HEADER_data.timestamp[25]~reg0 = DFFE(BE1_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0 at LC3_11_U3
--operation mode is normal

BE2_HEADER_data.timestamp[25]~reg0_lut_out = P23_sload_path[25];
BE2_HEADER_data.timestamp[25]~reg0 = DFFE(BE2_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L01Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[9]~reg0 at LC3_12_S2
--operation mode is normal

UD1L01Q_lut_out = FLASH_AD_D[11];
UD1L01Q = DFFE(UD1L01Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0 at LC3_7_Q3
--operation mode is normal

BE1_HEADER_data.timestamp[26]~reg0_lut_out = P23_sload_path[26];
BE1_HEADER_data.timestamp[26]~reg0 = DFFE(BE1_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0 at LC3_10_S3
--operation mode is normal

BE2_HEADER_data.timestamp[26]~reg0_lut_out = P23_sload_path[26];
BE2_HEADER_data.timestamp[26]~reg0 = DFFE(BE2_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--UD1L11Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_NCO~reg0 at LC3_5_P2
--operation mode is normal

UD1L11Q_lut_out = FLASH_NCO;
UD1L11Q = DFFE(UD1L11Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0 at LC5_14_U2
--operation mode is normal

BE1_HEADER_data.timestamp[27]~reg0_lut_out = P23_sload_path[27];
BE1_HEADER_data.timestamp[27]~reg0 = DFFE(BE1_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0 at LC3_7_S2
--operation mode is normal

BE2_HEADER_data.timestamp[27]~reg0_lut_out = P23_sload_path[27];
BE2_HEADER_data.timestamp[27]~reg0 = DFFE(BE2_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0 at LC1_9_S2
--operation mode is normal

BE1_HEADER_data.timestamp[28]~reg0_lut_out = P23_sload_path[28];
BE1_HEADER_data.timestamp[28]~reg0 = DFFE(BE1_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0 at LC3_10_O2
--operation mode is normal

BE2_HEADER_data.timestamp[28]~reg0_lut_out = P23_sload_path[28];
BE2_HEADER_data.timestamp[28]~reg0 = DFFE(BE2_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0 at LC5_9_S2
--operation mode is normal

BE1_HEADER_data.timestamp[29]~reg0_lut_out = P23_sload_path[29];
BE1_HEADER_data.timestamp[29]~reg0 = DFFE(BE1_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0 at LC3_13_O2
--operation mode is normal

BE2_HEADER_data.timestamp[29]~reg0_lut_out = P23_sload_path[29];
BE2_HEADER_data.timestamp[29]~reg0 = DFFE(BE2_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0 at LC8_9_S2
--operation mode is normal

BE1_HEADER_data.timestamp[30]~reg0_lut_out = P23_sload_path[30];
BE1_HEADER_data.timestamp[30]~reg0 = DFFE(BE1_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0 at LC3_16_S2
--operation mode is normal

BE2_HEADER_data.timestamp[30]~reg0_lut_out = P23_sload_path[30];
BE2_HEADER_data.timestamp[30]~reg0 = DFFE(BE2_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0 at LC6_9_S2
--operation mode is normal

BE1_HEADER_data.timestamp[31]~reg0_lut_out = P23_sload_path[31];
BE1_HEADER_data.timestamp[31]~reg0 = DFFE(BE1_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0 at LC3_6_S2
--operation mode is normal

BE2_HEADER_data.timestamp[31]~reg0_lut_out = P23_sload_path[31];
BE2_HEADER_data.timestamp[31]~reg0 = DFFE(BE2_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0 at LC3_14_W3
--operation mode is normal

BE1_HEADER_data.timestamp[0]~reg0_lut_out = P23_sload_path[0];
BE1_HEADER_data.timestamp[0]~reg0 = DFFE(BE1_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0 at LC3_2_R3
--operation mode is normal

BE2_HEADER_data.timestamp[0]~reg0_lut_out = P23_sload_path[0];
BE2_HEADER_data.timestamp[0]~reg0 = DFFE(BE2_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0 at LC3_13_W3
--operation mode is normal

BE1_HEADER_data.timestamp[32]~reg0_lut_out = P23_sload_path[32];
BE1_HEADER_data.timestamp[32]~reg0 = DFFE(BE1_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0 at LC3_1_W3
--operation mode is normal

BE2_HEADER_data.timestamp[32]~reg0_lut_out = P23_sload_path[32];
BE2_HEADER_data.timestamp[32]~reg0 = DFFE(BE2_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--AE1L821 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i953~8 at LC4_12_P2
--operation mode is normal

AE1L821 = P52_sload_path[0] & DE1L1Q;


--AE2L821 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i953~8 at LC10_1_V2
--operation mode is normal

AE2L821 = P62_sload_path[0] & DE2L1Q;


--AE1_i932 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i932 at LC9_13_O4
--operation mode is normal

AE1_i932 = EE1L41Q & EE1_readout_cnt[0];


--AE2_i932 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i932 at LC3_16_X4
--operation mode is normal

AE2_i932 = EE2_readout_cnt[0] & EE2L41Q;


--BE1_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0 at LC7_14_W2
--operation mode is normal

BE1_HEADER_data.timestamp[33]~reg0_lut_out = P23_sload_path[33];
BE1_HEADER_data.timestamp[33]~reg0 = DFFE(BE1_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0 at LC3_3_O2
--operation mode is normal

BE2_HEADER_data.timestamp[33]~reg0_lut_out = P23_sload_path[33];
BE2_HEADER_data.timestamp[33]~reg0 = DFFE(BE2_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0 at LC3_9_W3
--operation mode is normal

BE1_HEADER_data.timestamp[1]~reg0_lut_out = P23_sload_path[1];
BE1_HEADER_data.timestamp[1]~reg0 = DFFE(BE1_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0 at LC10_3_W3
--operation mode is normal

BE2_HEADER_data.timestamp[1]~reg0_lut_out = P23_sload_path[1];
BE2_HEADER_data.timestamp[1]~reg0 = DFFE(BE2_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0 at LC9_14_W2
--operation mode is normal

BE1_HEADER_data.timestamp[34]~reg0_lut_out = P23_sload_path[34];
BE1_HEADER_data.timestamp[34]~reg0 = DFFE(BE1_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0 at LC3_15_W2
--operation mode is normal

BE2_HEADER_data.timestamp[34]~reg0_lut_out = P23_sload_path[34];
BE2_HEADER_data.timestamp[34]~reg0 = DFFE(BE2_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0 at LC1_16_G3
--operation mode is normal

BE1_HEADER_data.timestamp[2]~reg0_lut_out = P23_sload_path[2];
BE1_HEADER_data.timestamp[2]~reg0 = DFFE(BE1_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0 at LC4_4_W3
--operation mode is normal

BE2_HEADER_data.timestamp[2]~reg0_lut_out = P23_sload_path[2];
BE2_HEADER_data.timestamp[2]~reg0 = DFFE(BE2_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0 at LC5_16_W2
--operation mode is normal

BE1_HEADER_data.timestamp[35]~reg0_lut_out = P23_sload_path[35];
BE1_HEADER_data.timestamp[35]~reg0 = DFFE(BE1_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0 at LC3_2_O2
--operation mode is normal

BE2_HEADER_data.timestamp[35]~reg0_lut_out = P23_sload_path[35];
BE2_HEADER_data.timestamp[35]~reg0 = DFFE(BE2_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0 at LC9_6_W3
--operation mode is normal

BE1_HEADER_data.timestamp[3]~reg0_lut_out = P23_sload_path[3];
BE1_HEADER_data.timestamp[3]~reg0 = DFFE(BE1_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0 at LC5_5_W3
--operation mode is normal

BE2_HEADER_data.timestamp[3]~reg0_lut_out = P23_sload_path[3];
BE2_HEADER_data.timestamp[3]~reg0 = DFFE(BE2_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0 at LC7_14_U2
--operation mode is normal

BE1_HEADER_data.timestamp[36]~reg0_lut_out = P23_sload_path[36];
BE1_HEADER_data.timestamp[36]~reg0 = DFFE(BE1_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0 at LC3_8_T2
--operation mode is normal

BE2_HEADER_data.timestamp[36]~reg0_lut_out = P23_sload_path[36];
BE2_HEADER_data.timestamp[36]~reg0 = DFFE(BE2_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0 at LC3_4_U3
--operation mode is normal

BE1_HEADER_data.timestamp[4]~reg0_lut_out = P23_sload_path[4];
BE1_HEADER_data.timestamp[4]~reg0 = DFFE(BE1_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0 at LC10_5_U3
--operation mode is normal

BE2_HEADER_data.timestamp[4]~reg0_lut_out = P23_sload_path[4];
BE2_HEADER_data.timestamp[4]~reg0 = DFFE(BE2_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0 at LC3_9_S2
--operation mode is normal

BE1_HEADER_data.timestamp[37]~reg0_lut_out = P23_sload_path[37];
BE1_HEADER_data.timestamp[37]~reg0 = DFFE(BE1_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0 at LC3_15_O2
--operation mode is normal

BE2_HEADER_data.timestamp[37]~reg0_lut_out = P23_sload_path[37];
BE2_HEADER_data.timestamp[37]~reg0 = DFFE(BE2_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0 at LC3_10_U3
--operation mode is normal

BE1_HEADER_data.timestamp[5]~reg0_lut_out = P23_sload_path[5];
BE1_HEADER_data.timestamp[5]~reg0 = DFFE(BE1_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0 at LC6_13_U3
--operation mode is normal

BE2_HEADER_data.timestamp[5]~reg0_lut_out = P23_sload_path[5];
BE2_HEADER_data.timestamp[5]~reg0 = DFFE(BE2_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0 at LC10_3_T2
--operation mode is normal

BE1_HEADER_data.timestamp[38]~reg0_lut_out = P23_sload_path[38];
BE1_HEADER_data.timestamp[38]~reg0 = DFFE(BE1_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0 at LC3_14_T2
--operation mode is normal

BE2_HEADER_data.timestamp[38]~reg0_lut_out = P23_sload_path[38];
BE2_HEADER_data.timestamp[38]~reg0 = DFFE(BE2_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0 at LC2_1_U3
--operation mode is normal

BE1_HEADER_data.timestamp[6]~reg0_lut_out = P23_sload_path[6];
BE1_HEADER_data.timestamp[6]~reg0 = DFFE(BE1_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0 at LC3_7_U3
--operation mode is normal

BE2_HEADER_data.timestamp[6]~reg0_lut_out = P23_sload_path[6];
BE2_HEADER_data.timestamp[6]~reg0 = DFFE(BE2_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0 at LC7_3_T2
--operation mode is normal

BE1_HEADER_data.timestamp[39]~reg0_lut_out = P23_sload_path[39];
BE1_HEADER_data.timestamp[39]~reg0 = DFFE(BE1_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0 at LC3_2_Y2
--operation mode is normal

BE2_HEADER_data.timestamp[39]~reg0_lut_out = P23_sload_path[39];
BE2_HEADER_data.timestamp[39]~reg0 = DFFE(BE2_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0 at LC7_9_C3
--operation mode is normal

BE1_HEADER_data.timestamp[7]~reg0_lut_out = P23_sload_path[7];
BE1_HEADER_data.timestamp[7]~reg0 = DFFE(BE1_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0 at LC5_9_C3
--operation mode is normal

BE2_HEADER_data.timestamp[7]~reg0_lut_out = P23_sload_path[7];
BE2_HEADER_data.timestamp[7]~reg0 = DFFE(BE2_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0 at LC3_8_U3
--operation mode is normal

BE1_HEADER_data.timestamp[40]~reg0_lut_out = P23_sload_path[40];
BE1_HEADER_data.timestamp[40]~reg0 = DFFE(BE1_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0 at LC3_1_P3
--operation mode is normal

BE2_HEADER_data.timestamp[40]~reg0_lut_out = P23_sload_path[40];
BE2_HEADER_data.timestamp[40]~reg0 = DFFE(BE2_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0 at LC1_9_C3
--operation mode is normal

BE1_HEADER_data.timestamp[8]~reg0_lut_out = P23_sload_path[8];
BE1_HEADER_data.timestamp[8]~reg0 = DFFE(BE1_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0 at LC10_9_C3
--operation mode is normal

BE2_HEADER_data.timestamp[8]~reg0_lut_out = P23_sload_path[8];
BE2_HEADER_data.timestamp[8]~reg0 = DFFE(BE2_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0 at LC10_14_W2
--operation mode is normal

BE1_HEADER_data.timestamp[41]~reg0_lut_out = P23_sload_path[41];
BE1_HEADER_data.timestamp[41]~reg0 = DFFE(BE1_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0 at LC3_1_N2
--operation mode is normal

BE2_HEADER_data.timestamp[41]~reg0_lut_out = P23_sload_path[41];
BE2_HEADER_data.timestamp[41]~reg0 = DFFE(BE2_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0 at LC8_3_U3
--operation mode is normal

BE1_HEADER_data.timestamp[9]~reg0_lut_out = P23_sload_path[9];
BE1_HEADER_data.timestamp[9]~reg0 = DFFE(BE1_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0 at LC3_11_X3
--operation mode is normal

BE2_HEADER_data.timestamp[9]~reg0_lut_out = P23_sload_path[9];
BE2_HEADER_data.timestamp[9]~reg0 = DFFE(BE2_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0 at LC6_3_T2
--operation mode is normal

BE1_HEADER_data.timestamp[42]~reg0_lut_out = P23_sload_path[42];
BE1_HEADER_data.timestamp[42]~reg0 = DFFE(BE1_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0 at LC3_12_N2
--operation mode is normal

BE2_HEADER_data.timestamp[42]~reg0_lut_out = P23_sload_path[42];
BE2_HEADER_data.timestamp[42]~reg0 = DFFE(BE2_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0 at LC3_13_X3
--operation mode is normal

BE1_HEADER_data.timestamp[10]~reg0_lut_out = P23_sload_path[10];
BE1_HEADER_data.timestamp[10]~reg0 = DFFE(BE1_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0 at LC3_1_X3
--operation mode is normal

BE2_HEADER_data.timestamp[10]~reg0_lut_out = P23_sload_path[10];
BE2_HEADER_data.timestamp[10]~reg0 = DFFE(BE2_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0 at LC7_5_X2
--operation mode is normal

BE1_HEADER_data.timestamp[43]~reg0_lut_out = P23_sload_path[43];
BE1_HEADER_data.timestamp[43]~reg0 = DFFE(BE1_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0 at LC3_11_X2
--operation mode is normal

BE2_HEADER_data.timestamp[43]~reg0_lut_out = P23_sload_path[43];
BE2_HEADER_data.timestamp[43]~reg0 = DFFE(BE2_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0 at LC6_7_X3
--operation mode is normal

BE1_HEADER_data.timestamp[11]~reg0_lut_out = P23_sload_path[11];
BE1_HEADER_data.timestamp[11]~reg0 = DFFE(BE1_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0 at LC3_8_X3
--operation mode is normal

BE2_HEADER_data.timestamp[11]~reg0_lut_out = P23_sload_path[11];
BE2_HEADER_data.timestamp[11]~reg0 = DFFE(BE2_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0 at LC6_5_X2
--operation mode is normal

BE1_HEADER_data.timestamp[44]~reg0_lut_out = P23_sload_path[44];
BE1_HEADER_data.timestamp[44]~reg0 = DFFE(BE1_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0 at LC3_4_X2
--operation mode is normal

BE2_HEADER_data.timestamp[44]~reg0_lut_out = P23_sload_path[44];
BE2_HEADER_data.timestamp[44]~reg0 = DFFE(BE2_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0 at LC3_12_X3
--operation mode is normal

BE1_HEADER_data.timestamp[12]~reg0_lut_out = P23_sload_path[12];
BE1_HEADER_data.timestamp[12]~reg0 = DFFE(BE1_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0 at LC3_2_X3
--operation mode is normal

BE2_HEADER_data.timestamp[12]~reg0_lut_out = P23_sload_path[12];
BE2_HEADER_data.timestamp[12]~reg0 = DFFE(BE2_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0 at LC5_15_U2
--operation mode is normal

BE1_HEADER_data.timestamp[45]~reg0_lut_out = P23_sload_path[45];
BE1_HEADER_data.timestamp[45]~reg0 = DFFE(BE1_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0 at LC9_12_U3
--operation mode is normal

BE2_HEADER_data.timestamp[45]~reg0_lut_out = P23_sload_path[45];
BE2_HEADER_data.timestamp[45]~reg0 = DFFE(BE2_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0 at LC6_16_G3
--operation mode is normal

BE1_HEADER_data.timestamp[13]~reg0_lut_out = P23_sload_path[13];
BE1_HEADER_data.timestamp[13]~reg0 = DFFE(BE1_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0 at LC3_10_R3
--operation mode is normal

BE2_HEADER_data.timestamp[13]~reg0_lut_out = P23_sload_path[13];
BE2_HEADER_data.timestamp[13]~reg0 = DFFE(BE2_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0 at LC8_12_B3
--operation mode is normal

BE1_HEADER_data.timestamp[46]~reg0_lut_out = P23_sload_path[46];
BE1_HEADER_data.timestamp[46]~reg0 = DFFE(BE1_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0 at LC3_4_S3
--operation mode is normal

BE2_HEADER_data.timestamp[46]~reg0_lut_out = P23_sload_path[46];
BE2_HEADER_data.timestamp[46]~reg0 = DFFE(BE2_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0 at LC3_6_P3
--operation mode is normal

BE1_HEADER_data.timestamp[14]~reg0_lut_out = P23_sload_path[14];
BE1_HEADER_data.timestamp[14]~reg0 = DFFE(BE1_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0 at LC3_2_P3
--operation mode is normal

BE2_HEADER_data.timestamp[14]~reg0_lut_out = P23_sload_path[14];
BE2_HEADER_data.timestamp[14]~reg0 = DFFE(BE2_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--K1L652 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~17 at LC9_11_I1
--operation mode is normal

K1L652 = LE1L74Q & LE1L84Q;


--K1L552 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~0 at LC7_8_I2
--operation mode is normal

K1L552 = !K1_i150 & K1L652 & (LE1L34Q # !K1L372);


--LE1L91 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6602 at LC10_8_I1
--operation mode is normal

LE1L91 = !LE1L94Q & TE1_MASTERHTRANS[1] & LE1L1 & !TE1_MASTERHTRANS[0];


--LE1L02 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6603 at LC2_9_I1
--operation mode is normal

LE1L02 = LE1L05Q & TE1_MASTERHTRANS[1] & LE1L4;


--LE1L12 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6604 at LC10_9_I1
--operation mode is normal

LE1L12 = LE1L91 # LE1L5 # LE1L35Q # LE1L02;


--LE1L22 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6605 at LC9_7_I1
--operation mode is normal

LE1L22 = !LE1L25Q & (TE1_MASTERHTRANS[1] # !LE1L15Q);


--LE1L32 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6606 at LC4_7_I1
--operation mode is normal

LE1L32 = !LE1L94Q & (TE1_MASTERHTRANS[0] # !TE1_MASTERHTRANS[1] # !LE1L1);


--LE1L42 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6607 at LC6_7_I1
--operation mode is normal

LE1L42 = !LE1L32 & LE1L22 & (!LE1L05Q # !LE1L3);


--K1L642 is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ~0 at LC4_8_G3
--operation mode is normal

K1L642 = K1L742 & K1L813 & !K1_i306 & K1L082;


--K1_i250 is slaveregister:inst_slaveregister|i250 at LC3_5_I3
--operation mode is normal

K1_i250 = K1_i306 # LE1L73Q # !LE1L53Q # !K1L082;


--K1L318 is slaveregister:inst_slaveregister|i4487~766 at LC9_12_G3
--operation mode is normal

K1L318 = !LE1L63Q & LE1L53Q & !K1L982 & !K1_i910;


--K1L302 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~0 at LC4_5_I3
--operation mode is normal

K1L302 = K1L318 & K1L502 & !K1L198 & K1_i250;


--H1_RM_sn_data_int[0] is rate_meters:inst_rate_meters|RM_sn_data_int[0] at LC3_11_K3
--operation mode is normal

H1_RM_sn_data_int[0]_lut_out = P13_q[0];
H1_RM_sn_data_int[0] = DFFE(H1_RM_sn_data_int[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1_delay_bit is rate_meters:inst_rate_meters|delay_bit at LC3_16_K3
--operation mode is normal

H1_delay_bit_lut_out = P23_sload_path[15];
H1_delay_bit = DFFE(H1_delay_bit_lut_out, GLOBAL(KE1_outclock0), , , !J1L4Q);


--H1_sn_t_cnt[0] is rate_meters:inst_rate_meters|sn_t_cnt[0] at LC3_15_K3
--operation mode is normal

H1_sn_t_cnt[0]_lut_out = !H1_sn_t_cnt[0];
H1_sn_t_cnt[0] = DFFE(H1_sn_t_cnt[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1_i598);


--H1_sn_t_cnt[1] is rate_meters:inst_rate_meters|sn_t_cnt[1] at LC4_6_K3
--operation mode is normal

H1_sn_t_cnt[1]_lut_out = !H1_sn_t_cnt[1];
H1_sn_t_cnt[1] = DFFE(H1_sn_t_cnt[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L692);


--H1L652 is rate_meters:inst_rate_meters|RM_sn_data[0]~31 at LC7_6_K3
--operation mode is normal

H1L652 = H1_sn_t_cnt[1] & H1_sn_t_cnt[0] & H1_delay_bit & !P23_sload_path[15];


--K1_i1511 is slaveregister:inst_slaveregister|i1511 at LC10_15_H1
--operation mode is normal

K1_i1511 = LE1L53Q # LE1L63Q # !K1L792 # !LE1L83Q;


--K1L669 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~0 at LC9_16_G1
--operation mode is normal

K1L669 = K1L376 & K1_i938 & !K1_i1511 & K1L769;


--H1L222 is rate_meters:inst_rate_meters|RM_rate_SPE[0]~31 at LC6_8_T1
--operation mode is normal

H1L222 = H1_second_cnt[26] & K1_RM_ctrl_local.rm_rate_enable[0];


--K1L069 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~0 at LC7_16_G1
--operation mode is normal

K1L069 = K1L16 & K1_i938 & !K1L376 & K1L769;


--H1L881 is rate_meters:inst_rate_meters|RM_rate_MPE[0]~31 at LC7_7_N1
--operation mode is normal

H1L881 = H1_second_cnt[26] & K1_RM_ctrl_local.rm_rate_enable[1];


--H1_RM_sn_data_int[1] is rate_meters:inst_rate_meters|RM_sn_data_int[1] at LC3_14_K3
--operation mode is normal

H1_RM_sn_data_int[1]_lut_out = P13_q[1];
H1_RM_sn_data_int[1] = DFFE(H1_RM_sn_data_int[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--VB6L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15 at LC10_13_I4
--operation mode is normal

VB6L1 = P22_pre_out[15] # P22_pre_out[14] # VB6L81;


--T1_inst50 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst50 at LC7_8_G4
--operation mode is normal

T1_inst50 = R1_SND_DAT & FD1L36Q & VB6L1;


--H1_RM_sn_data_int[3] is rate_meters:inst_rate_meters|RM_sn_data_int[3] at LC3_10_K3
--operation mode is normal

H1_RM_sn_data_int[3]_lut_out = P13_q[3];
H1_RM_sn_data_int[3] = DFFE(H1_RM_sn_data_int[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--CB1_DATA_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK at LC6_7_H4
--operation mode is normal

CB1_DATA_OK_lut_out = CB1_BYTE0 & KB1L11Q & !EB1L7 & !KB1L92Q;
CB1_DATA_OK = DFFE(CB1_DATA_OK_lut_out, GLOBAL(KE1_outclock0), , , );


--S1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst36~29 at LC9_10_B1
--operation mode is normal

S1L3 = CB1_DATA_OK & (!YB1_and_node[0][6] # !P9_pre_out[15] # !P9_pre_out[14]);


--S1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst44 at LC3_1_B1
--operation mode is normal

S1_inst44_lut_out = K1_COMM_ctrl_local.rx_dpr_raddr_stb;
S1_inst44 = DFFE(S1_inst44_lut_out, GLOBAL(KE1_outclock0), , , );


--K1_COMM_ctrl_local.rx_dpr_raddr_stb is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_dpr_raddr_stb at LC6_12_G1
--operation mode is normal

K1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out = K1_i1684 & K1L06 & K1L16 & K1L609;
K1_COMM_ctrl_local.rx_dpr_raddr_stb = DFFE(K1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--S1_inst22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst22 at LC5_1_B1
--operation mode is normal

S1_inst22 = S1L3 $ (K1_COMM_ctrl_local.rx_dpr_raddr_stb & VB1L1 & !S1_inst44);


--K1L672 is slaveregister:inst_slaveregister|i250~16 at LC9_5_I3
--operation mode is normal

K1L672 = !LE1L83Q & !LE1L73Q & !LE1L63Q & !K1_i306;


--K1L402 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~39 at LC5_5_I3
--operation mode is normal

K1L402 = !K1L198 & K1L502 & (!K1L672 # !LE1L53Q);


--K1L83 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~0 at LC8_15_H1
--operation mode is normal

K1L83 = LE1L53Q & K1L974 & K1L14 & K1L402;


--K1_i1684 is slaveregister:inst_slaveregister|i1684 at LC2_10_H1
--operation mode is normal

K1_i1684 = LE1L63Q # LE1L73Q # LE1L53Q # K1_i1663;


--K1L3 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~25 at LC6_16_G1
--operation mode is normal

K1L3 = K1_i1684 & K1L16 & K1_i1511 & K1L869;


--K1L4 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~26 at LC9_13_G1
--operation mode is normal

K1L4 = LE1L53Q # K1_i1663 # !LE1L73Q & !LE1L63Q;

--K1L5 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~29 at LC9_13_G1
--operation mode is normal

K1L5 = LE1L53Q # K1_i1663 # !LE1L73Q & !LE1L63Q;


--K1L2 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~0 at LC3_13_G1
--operation mode is normal

K1L2 = K1L3 & K1L4 & !LE1L53Q & K1L974;


--S1_inst39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst39 at LC9_7_B1
--operation mode is normal

S1_inst39 = CB1_CRC_ERR & !P7L43;


--K1_i2508 is slaveregister:inst_slaveregister|i2508 at LC3_14_H1
--operation mode is normal

K1_i2508 = LE1L93Q # !K1L084 # !LE1L53Q # !K1L203;


--K1_i2768 is slaveregister:inst_slaveregister|i2768 at LC1_10_G1
--operation mode is normal

K1_i2768 = LE1L83Q # !K1L203 # !LE1L93Q;


--K1L161 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]~23 at LC5_10_G1
--operation mode is normal

K1L161 = LE1L53Q & !K1L204 & K1L713 & !K1_i2768;


--K1L061 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]~0 at LC1_14_H1
--operation mode is normal

K1L061 = K1L402 & K1L14 & K1L161 & K1_i2508;


--K1L831 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~0 at LC5_13_G1
--operation mode is normal

K1L831 = K1L3 & K1L041 & K1L4;


--K1_i2893 is slaveregister:inst_slaveregister|i2893 at LC10_10_G1
--operation mode is normal

K1_i2893 = K1_i2768 # LE1L73Q # !LE1L63Q # !LE1L53Q;


--K1L811 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0]~0 at LC10_14_H1
--operation mode is normal

K1L811 = K1L402 & K1L14 & !K1_i2893 & K1_i2508;


--K1L06 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~34 at LC8_16_G1
--operation mode is normal

K1L06 = K1L376 & K1_i938 & K1_i1511 & K1L769;


--K1L309 is slaveregister:inst_slaveregister|i10795~30 at LC3_11_I3
--operation mode is normal

K1L309 = K1_i1427 & (K1_i910 # K1L982 # !K1L545);


--K1L79 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~0 at LC2_12_G1
--operation mode is normal

K1L79 = K1L309 & K1L06 & K1_i1684 & K1L89;


--K1L409 is slaveregister:inst_slaveregister|i10795~31 at LC5_12_G1
--operation mode is normal

K1L409 = !K1_i1663 & LE1L63Q & !LE1L73Q & !LE1L53Q;


--K1_i2132 is slaveregister:inst_slaveregister|i2132 at LC10_12_G1
--operation mode is normal

K1_i2132 = LE1L93Q # LE1L83Q # !K1L203 # !K1L713;


--K1L809 is slaveregister:inst_slaveregister|i10828~0 at LC8_12_G1
--operation mode is normal

K1L809 = !K1_i2132 & !LE1L53Q & !K1L409 & K1L3;


--K1L709 is slaveregister:inst_slaveregister|i10812~0 at LC1_12_G1
--operation mode is normal

K1L709 = K1L309 & K1_i1684 & K1L409 & K1L06;


--H1_RM_sn_data_int[4] is rate_meters:inst_rate_meters|RM_sn_data_int[4] at LC5_6_K3
--operation mode is normal

H1_RM_sn_data_int[4]_lut_out = P13_q[0];
H1_RM_sn_data_int[4] = DFFE(H1_RM_sn_data_int[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L592);


--Z1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~32 at LC8_8_H4
--operation mode is normal

Z1L61 = CB1_CTRL_OK & Z1L01Q;


--Z1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~16 at LC9_6_I4
--operation mode is normal

Z1L02 = Z1L3Q & Z1L2Q;


--R1_DOM_REBOOT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|DOM_REBOOT at LC8_16_G4
--operation mode is normal

R1_DOM_REBOOT_lut_out = !U1L81Q & (R1_DOM_REBOOT # FD1L36Q & R1_SND_DRBT);
R1_DOM_REBOOT = DFFE(R1_DOM_REBOOT_lut_out, GLOBAL(KE1_outclock0), , , );


--R1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_ON~13 at LC1_16_G4
--operation mode is normal

R1L91 = R1_COM_ON & !R1_DOM_REBOOT & !R1_SYS_RESET;


--R1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_ON~14 at LC6_16_G4
--operation mode is normal

R1L02 = FD1L36Q & R1_SND_IDLE;


--R1_COM_OFF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_OFF at LC10_16_G4
--operation mode is normal

R1_COM_OFF_lut_out = R1L71 # R1_COM_ON & (R1_DOM_REBOOT # R1_SYS_RESET);
R1_COM_OFF = DFFE(R1_COM_OFF_lut_out, GLOBAL(KE1_outclock0), , , );


--H1_RM_sn_data_int[6] is rate_meters:inst_rate_meters|RM_sn_data_int[6] at LC3_7_K3
--operation mode is normal

H1_RM_sn_data_int[6]_lut_out = P13_q[2];
H1_RM_sn_data_int[6] = DFFE(H1_RM_sn_data_int[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L592);


--H1_RM_sn_data_int[8] is rate_meters:inst_rate_meters|RM_sn_data_int[8] at LC2_2_K3
--operation mode is normal

H1_RM_sn_data_int[8]_lut_out = P13_q[0];
H1_RM_sn_data_int[8] = DFFE(H1_RM_sn_data_int[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L103);


--H1_RM_sn_data_int[9] is rate_meters:inst_rate_meters|RM_sn_data_int[9] at LC10_2_K3
--operation mode is normal

H1_RM_sn_data_int[9]_lut_out = P13_q[1];
H1_RM_sn_data_int[9] = DFFE(H1_RM_sn_data_int[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L103);


--H1_RM_sn_data_int[10] is rate_meters:inst_rate_meters|RM_sn_data_int[10] at LC8_2_K3
--operation mode is normal

H1_RM_sn_data_int[10]_lut_out = P13_q[2];
H1_RM_sn_data_int[10] = DFFE(H1_RM_sn_data_int[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L103);


--H1_RM_sn_data_int[11] is rate_meters:inst_rate_meters|RM_sn_data_int[11] at LC5_2_K3
--operation mode is normal

H1_RM_sn_data_int[11]_lut_out = P13_q[3];
H1_RM_sn_data_int[11] = DFFE(H1_RM_sn_data_int[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L103);


--S1_inst40[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[14] at LC7_7_A4
--operation mode is normal

S1_inst40[14]_lut_out = P01_q[14];
S1_inst40[14] = DFFE(S1_inst40[14]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--H1_RM_sn_data_int[16] is rate_meters:inst_rate_meters|RM_sn_data_int[16] at LC3_4_K3
--operation mode is normal

H1_RM_sn_data_int[16]_lut_out = P23_sload_path[16];
H1_RM_sn_data_int[16] = DFFE(H1_RM_sn_data_int[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1_RM_sn_data_int[17] is rate_meters:inst_rate_meters|RM_sn_data_int[17] at LC7_11_G3
--operation mode is normal

H1_RM_sn_data_int[17]_lut_out = P23_sload_path[17];
H1_RM_sn_data_int[17] = DFFE(H1_RM_sn_data_int[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1_RM_sn_data_int[18] is rate_meters:inst_rate_meters|RM_sn_data_int[18] at LC3_8_K3
--operation mode is normal

H1_RM_sn_data_int[18]_lut_out = P23_sload_path[18];
H1_RM_sn_data_int[18] = DFFE(H1_RM_sn_data_int[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1_RM_sn_data_int[20] is rate_meters:inst_rate_meters|RM_sn_data_int[20] at LC6_6_D3
--operation mode is normal

H1_RM_sn_data_int[20]_lut_out = P23_sload_path[20];
H1_RM_sn_data_int[20] = DFFE(H1_RM_sn_data_int[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1_RM_sn_data_int[21] is rate_meters:inst_rate_meters|RM_sn_data_int[21] at LC9_6_D3
--operation mode is normal

H1_RM_sn_data_int[21]_lut_out = P23_sload_path[21];
H1_RM_sn_data_int[21] = DFFE(H1_RM_sn_data_int[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1_RM_sn_data_int[22] is rate_meters:inst_rate_meters|RM_sn_data_int[22] at LC7_8_D3
--operation mode is normal

H1_RM_sn_data_int[22]_lut_out = P23_sload_path[22];
H1_RM_sn_data_int[22] = DFFE(H1_RM_sn_data_int[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--VD1L91 is daq:inst_daq|mem_interface:inst_mem_interface|i633~159 at LC3_10_G2
--operation mode is normal

VD1L91 = VD1_start_address[24] & (VD1L015Q # VD1L054);


--VD1L81 is daq:inst_daq|mem_interface:inst_mem_interface|i632~159 at LC3_11_G2
--operation mode is normal

VD1L81 = VD1_start_address[25] & (VD1L015Q # VD1L054);


--H1_RM_sn_data_int[26] is rate_meters:inst_rate_meters|RM_sn_data_int[26] at LC10_8_D3
--operation mode is normal

H1_RM_sn_data_int[26]_lut_out = P23_sload_path[26];
H1_RM_sn_data_int[26] = DFFE(H1_RM_sn_data_int[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--VD1L71 is daq:inst_daq|mem_interface:inst_mem_interface|i631~159 at LC3_13_G2
--operation mode is normal

VD1L71 = VD1_start_address[26] & (VD1L015Q # VD1L054);


--H1_RM_sn_data_int[27] is rate_meters:inst_rate_meters|RM_sn_data_int[27] at LC8_8_D3
--operation mode is normal

H1_RM_sn_data_int[27]_lut_out = P23_sload_path[27];
H1_RM_sn_data_int[27] = DFFE(H1_RM_sn_data_int[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--VD1L154 is daq:inst_daq|mem_interface:inst_mem_interface|i~5397 at LC8_3_Z2
--operation mode is normal

VD1L154 = VD1L305Q & !VD1L615Q & VD1L244 & !VD1L805Q;


--VD1L61 is daq:inst_daq|mem_interface:inst_mem_interface|i630~159 at LC10_9_W2
--operation mode is normal

VD1L61 = VD1_start_address[27] & (VD1L844 # VD1L015Q # !VD1L154);


--H1_RM_sn_data_int[28] is rate_meters:inst_rate_meters|RM_sn_data_int[28] at LC3_5_K3
--operation mode is normal

H1_RM_sn_data_int[28]_lut_out = P23_sload_path[28];
H1_RM_sn_data_int[28] = DFFE(H1_RM_sn_data_int[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--K1L308 is slaveregister:inst_slaveregister|i4485~762 at LC10_10_I3
--operation mode is normal

K1L308 = !LE1L53Q & !K1_i763 & P23_sload_path[31];


--K1_CS_ctrl_local.CS_time[31] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[31] at LC8_16_D1
--operation mode is normal

K1_CS_ctrl_local.CS_time[31]_lut_out = TE1_MASTERHWDATA[31];
K1_CS_ctrl_local.CS_time[31] = DFFE(K1_CS_ctrl_local.CS_time[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L408 is slaveregister:inst_slaveregister|i4485~763 at LC7_8_I3
--operation mode is normal

K1L408 = K1_CS_ctrl_local.CS_time[31] & !K1_i924 & !LE1L63Q & LE1L53Q;


--LE1L52 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6620 at LC3_6_I1
--operation mode is normal

LE1L52 = !LE1L94Q & (TE1_MASTERHTRANS[0] # TE1_MASTERHTRANS[1]);


--LE1L62 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6621 at LC5_6_I1
--operation mode is normal

LE1L62 = LE1L43Q & (TE1_MASTERHTRANS[0] # !TE1_MASTERHTRANS[1]);


--Z1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3 at LC8_15_D4
--operation mode is normal

Z1L8 = CB1_MTYPE_LEN1 & KB1L01Q;


--KB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881 at LC5_3_A4
--operation mode is normal

KB1L4 = PB1_dffs[5] & PB1_dffs[6] & !PB1_dffs[4];


--Z1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41 at LC5_15_D4
--operation mode is normal

Z1L9 = KB1L4 & Z1L8 & (A_nB $ !PB1_dffs[7]);


--R1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_PULSE~11 at LC9_15_J4
--operation mode is normal

R1L13 = R1_REC_PULSE & !PC1L5Q & !KB1L92Q;


--FD1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT at LC3_6_B4
--operation mode is normal

FD1_EOF_WAIT_lut_out = LD1L7Q & (FD1_EOF_WAIT # FD1_EOF & LD1L9Q) # !LD1L7Q & FD1_EOF & LD1L9Q;
FD1_EOF_WAIT = DFFE(FD1_EOF_WAIT_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--Z1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg at LC8_6_I4
--operation mode is normal

Z1L22Q_lut_out = Z1L2Q & Z1L3Q & Z1L91;
Z1L22Q = DFFE(Z1L22Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , );


--R1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_IDLE~60 at LC4_6_B4
--operation mode is normal

R1L44 = Z1L22Q & (R1_CMD_WAIT # !FD1L36Q & R1_SND_IDLE) # !Z1L22Q & !FD1L36Q & R1_SND_IDLE;


--R1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~108 at LC4_12_K4
--operation mode is normal

R1L4 = R1_SND_MRNB & !FD1L36Q & !U1L81Q;


--Z1L1Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg at LC10_6_I4
--operation mode is normal

Z1L1Q_lut_out = !Z1L2Q & !Z1L3Q & Z1L91;
Z1L1Q = DFFE(Z1L1Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , );


--R1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_MRWB~28 at LC9_5_I4
--operation mode is normal

R1L74 = R1_CMD_WAIT & !U1L81Q & (CB1_DATA_OK # Z1L1Q);


--R1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~117 at LC2_12_K4
--operation mode is normal

R1L6 = R1_SND_MRWB & !FD1L36Q & !U1L81Q;


--R1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~82 at LC3_8_G4
--operation mode is normal

R1L1 = R1_SND_DRAND & !FD1L36Q & !U1L81Q;


--Z1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg at LC5_6_I4
--operation mode is normal

Z1L81Q_lut_out = (!Z1L6Q & !Z1L3Q) & CASCADE(Z1L71);
Z1L81Q = DFFE(Z1L81Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , );


--R1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~257 at LC9_8_G4
--operation mode is normal

R1L8 = Z1L81Q & R1_CMD_WAIT & !U1L81Q;


--K1_COMM_ctrl_local.reboot_req is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req at LC4_8_G4
--operation mode is normal

K1_COMM_ctrl_local.reboot_req_lut_out = TE1_MASTERHWDATA[0];
K1_COMM_ctrl_local.reboot_req = DFFE(K1_COMM_ctrl_local.reboot_req_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L85);


--Z1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg at LC6_6_I4
--operation mode is normal

Z1L32Q_lut_out = Z1L61 & !Z1L4Q & !Z1L6Q & Z1L02;
Z1L32Q = DFFE(Z1L32Q_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , );


--T1_inst9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst9 at LC5_2_H1
--operation mode is normal

T1_inst9_lut_out = K1_id_set[1] & K1_id_set[0];
T1_inst9 = DFFE(T1_inst9_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--R1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~91 at LC5_5_I4
--operation mode is normal

R1L3 = !U1L81Q & R1_CMD_WAIT & T1_inst9 & Z1L32Q;


--R1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~125 at LC9_13_B4
--operation mode is normal

R1L7 = !U1L81Q & !FD1L36Q & R1_SND_TC_DAT;


--R1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~116 at LC6_8_G4
--operation mode is normal

R1L5 = FD1L36Q # U1L81Q;


--U1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|RES~78 at LC7_13_Z2
--operation mode is normal

U1L71 = P32_sload_path[5] & P32_sload_path[7] & P32_sload_path[6] & P32_sload_path[4];


--KB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882 at LC9_3_A4
--operation mode is normal

KB1L5 = !PB1_dffs[5] & PB1_dffs[3] & !PB1_dffs[1] & PB1_dffs[4];


--EB1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32_en at LC2_13_A4
--operation mode is normal

EB1_crc32_en_lut_out = !CB1_STF_WAIT & EB1L34Q & !CB1_START;
EB1_crc32_en = DFFE(EB1_crc32_en_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--CB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233 at LC8_13_A4
--operation mode is normal

CB1L61 = !CB1_STF_WAIT & !CB1_START;


--ZB1_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16 at LC1_12_H4
--operation mode is normal

ZB1_i16 = ZB1_SRG[31] $ ZB1_SRG[22];


--ZB1_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17 at LC2_11_H4
--operation mode is normal

ZB1_i17 = ZB1_SRG[31] $ ZB1_SRG[25];


--ZB1_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15 at LC4_12_H4
--operation mode is normal

ZB1_i15 = ZB1_SRG[21] $ ZB1_SRG[31];


--ZB1_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14 at LC8_7_K4
--operation mode is normal

ZB1_i14 = ZB1_SRG[15] $ ZB1_SRG[31];


--ZB1_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12 at LC9_13_H4
--operation mode is normal

ZB1_i12 = ZB1_SRG[31] $ ZB1_SRG[10];


--ZB1_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13 at LC8_13_H4
--operation mode is normal

ZB1_i13 = ZB1_SRG[31] $ ZB1_SRG[11];


--ZB1_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9 at LC5_14_H4
--operation mode is normal

ZB1_i9 = ZB1_SRG[31] $ ZB1_SRG[6];


--ZB1_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10 at LC8_14_H4
--operation mode is normal

ZB1_i10 = ZB1_SRG[7] $ ZB1_SRG[31];


--ZB1_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11 at LC4_13_H4
--operation mode is normal

ZB1_i11 = ZB1_SRG[31] $ ZB1_SRG[9];


--ZB1_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7 at LC3_3_H4
--operation mode is normal

ZB1_i7 = ZB1_SRG[31] $ ZB1_SRG[3];


--ZB1_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8 at LC2_14_H4
--operation mode is normal

ZB1_i8 = ZB1_SRG[4] $ ZB1_SRG[31];


--EB1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32_data at LC4_2_H4
--operation mode is normal

EB1_crc32_data_lut_out = EB1_srg[7];
EB1_crc32_data = DFFE(EB1_crc32_data_lut_out, GLOBAL(KE1_outclock0), , , !R1L72);


--ZB1_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4 at LC8_2_H4
--operation mode is normal

ZB1_i4 = ZB1_SRG[31] $ EB1_crc32_data;


--ZB1_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5 at LC10_2_H4
--operation mode is normal

ZB1_i5 = ZB1_SRG[31] $ ZB1_SRG[0];


--ZB1_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6 at LC7_2_H4
--operation mode is normal

ZB1_i6 = ZB1_SRG[31] $ ZB1_SRG[1];


--BD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~208 at LC9_4_K4
--operation mode is normal

BD1L1 = !P51_pre_out[6] & !P51_pre_out[5] & !P51_pre_out[4] & !P51_pre_out[7];


--BD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~210 at LC10_4_K4
--operation mode is normal

BD1L2 = (!P51_pre_out[3] & !P51_lsb & !P51_pre_out[1] & !P51_pre_out[2]) & CASCADE(BD1L1);


--R1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CRES_WAIT~16 at LC3_16_J4
--operation mode is normal

R1L22 = !Z1L7Q & R1_CRES_WAIT;


--R1_PON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|PON at LC10_16_J4
--operation mode is normal

R1_PON_lut_out = U1L81Q # R1_PON & !P23_sload_path[5];
R1_PON = DFFE(R1_PON_lut_out, GLOBAL(KE1_outclock0), , , );


--BD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~78 at LC10_5_K4
--operation mode is normal

BD1L71 = !P51_pre_out[1] # !P51_pre_out[2] # !P51_pre_out[3] # !P51_pre_out[4];


--BD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~79 at LC5_5_K4
--operation mode is normal

BD1L81 = !P51_pre_out[5] & (BD1L71 # !P51_lsb) # !P51_pre_out[6];


--Z1_domlev_dn_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_ at LC4_5_K4
--operation mode is normal

Z1_domlev_dn_rq__lut_out = PB1_dffs[6];
Z1_domlev_dn_rq_ = DFFE(Z1_domlev_dn_rq__lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , CB1L1);


--BD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj~82 at LC6_5_K4
--operation mode is normal

BD1L51 = (CB1_CTRL_OK & !P51_pre_out[7] & Z1_domlev_dn_rq_) & CASCADE(BD1L81);


--LD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178 at LC3_14_L4
--operation mode is normal

LD1L2 = LD1_TXCNT & (P61_sload_path[0] # !P61_sload_path[4] # !UB31L3);


--R1_SND_DRBT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_DRBT at LC2_8_G4
--operation mode is normal

R1_SND_DRBT_lut_out = R1L2 # R1L8 & !VB6L1 & K1_COMM_ctrl_local.reboot_req;
R1_SND_DRBT = DFFE(R1_SND_DRBT_lut_out, GLOBAL(KE1_outclock0), , , );


--FD1_SEND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE at LC9_8_B4
--operation mode is normal

FD1_SEND_IDLE_lut_out = !FD1L36Q & (R1L43 # FD1_SEND_IDLE # !FD1L2);
FD1_SEND_IDLE = DFFE(FD1_SEND_IDLE_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1869 at LC7_8_B4
--operation mode is normal

FD1L3 = !FD1_SEND_IDLE & (R1_SND_DRBT # !FD1L2 # !R1L53);


--FD1_STF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|STF at LC2_8_B4
--operation mode is normal

FD1_STF_lut_out = LD1L9Q & !FD1L21 & !FD1_SEND_IDLE # !LD1L9Q & (FD1_STF # !FD1L21 & !FD1_SEND_IDLE);
FD1_STF = DFFE(FD1_STF_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1_EOF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|EOF at LC9_6_B4
--operation mode is normal

FD1_EOF_lut_out = FD1_EOF & (FD1_CRC0 # !LD1L9Q) # !FD1_EOF & LD1L9Q & FD1_CRC0;
FD1_EOF = DFFE(FD1_EOF_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1_CRC0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC0 at LC4_7_B4
--operation mode is normal

FD1_CRC0_lut_out = FD1_CRC0 & (FD1_CRC1 # !LD1L9Q) # !FD1_CRC0 & LD1L9Q & FD1_CRC1;
FD1_CRC0 = DFFE(FD1_CRC0_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1870 at LC1_6_B4
--operation mode is normal

FD1L4 = FD1_EOF & LD1L9Q & !FD1_CRC0 # !FD1_EOF & (!FD1_CRC0 # !LD1L9Q);


--FD1_RXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8 at LC2_14_B4
--operation mode is normal

FD1_RXSHR8_lut_out = FD1L31 # !P12L9 & !P02L8 & FD1_RXSHR8;
FD1_RXSHR8 = DFFE(FD1_RXSHR8_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1871 at LC4_12_B3
--operation mode is normal

FD1L5 = FD1_RXSHR8 & !P12L9 & P02L8;


--FD1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1 at LC10_9_B4
--operation mode is normal

FD1_DCMD_SEQ1_lut_out = LD1L9Q & (FD1_PTYPE_SEQ0 # FD1_DCMD_SEQ1 & FD1L8) # !LD1L9Q & FD1_DCMD_SEQ1;
FD1_DCMD_SEQ1 = DFFE(FD1_DCMD_SEQ1_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~390 at LC10_13_B4
--operation mode is normal

FD1L1 = R1_SND_TC_DAT & LD1L9Q & FD1_DCMD_SEQ1;


--FD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1872 at LC2_4_B3
--operation mode is normal

FD1L6 = FD1_STF & LD1L9Q;


--FD1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41 at LC9_12_B3
--operation mode is normal

FD1L89 = R1_SND_DAT & (UE1_portadataout[0] # UE1_portadataout[1]);


--FD1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~185 at LC10_12_B3
--operation mode is normal

FD1L24 = FD1L5 # FD1L1 # FD1L6 & !FD1L89;


--FD1_TXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8 at LC7_4_B4
--operation mode is normal

FD1_TXSHR8_lut_out = FD1L41 # FD1_TXSHR8 & !P02L8 & !P12L9;
FD1_TXSHR8 = DFFE(FD1_TXSHR8_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~186 at LC3_4_B4
--operation mode is normal

FD1L34 = FD1_TXSHR8 & (P02L8 # P12L9) # !FD1_TXSHR8 & FD1_RXSHR8 & P12L9;


--FD1_TC_RX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME at LC10_12_B4
--operation mode is normal

FD1_TC_RX_TIME_lut_out = FD1L1 # FD1L5 # !LD1L9Q & FD1_TC_RX_TIME;
FD1_TC_RX_TIME = DFFE(FD1_TC_RX_TIME_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1_TC_TX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME at LC9_4_B4
--operation mode is normal

FD1_TC_TX_TIME_lut_out = FD1L61 # FD1L51 # FD1_TC_TX_TIME & !LD1L9Q;
FD1_TC_TX_TIME = DFFE(FD1_TC_TX_TIME_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1_TCWFM_H is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H at LC7_11_B4
--operation mode is normal

FD1_TCWFM_H_lut_out = FD1_TCWFM_L;
FD1_TCWFM_H = DFFE(FD1_TCWFM_H_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , LD1L9Q);


--FD1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~187 at LC8_4_B4
--operation mode is normal

FD1L44 = FD1_BYT3 # FD1_TC_TX_TIME # FD1_TC_RX_TIME # FD1_TCWFM_H;


--FD1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~188 at LC6_4_B4
--operation mode is normal

FD1L54 = FD1L34 # !LD1L9Q & (FD1L44 # FD1_CRC0);


--FD1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1 at LC5_11_B4
--operation mode is normal

FD1_MTYPE_LEN1_lut_out = FD1_LEN0;
FD1_MTYPE_LEN1 = DFFE(FD1_MTYPE_LEN1_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , LD1L9Q);


--FD1_CRC1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC1 at LC9_11_B4
--operation mode is normal

FD1_CRC1_lut_out = FD1_CRC2;
FD1_CRC1 = DFFE(FD1_CRC1_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , LD1L9Q);


--FD1_TCWF_CHK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK at LC6_3_B4
--operation mode is normal

FD1_TCWF_CHK_lut_out = FD1_TCWFM_WT;
FD1_TCWF_CHK = DFFE(FD1_TCWF_CHK_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~189 at LC1_4_B4
--operation mode is normal

FD1L64 = FD1_CRC1 # FD1_MTYPE_LEN1 # !P11L41 & FD1_TCWF_CHK;


--FD1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|LEN0 at LC10_12_I4
--operation mode is normal

FD1_LEN0_lut_out = LD1L9Q & FD1_STF & !R1_SND_DAT # !LD1L9Q & FD1_LEN0;
FD1_LEN0 = DFFE(FD1_LEN0_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1_TCWFM_L is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L at LC4_12_F4
--operation mode is normal

FD1_TCWFM_L_lut_out = FD1L71 # FD1L01 # FD1_TXSHR8 & P12L9;
FD1_TCWFM_L = DFFE(FD1_TCWFM_L_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1_CRC2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC2 at LC3_10_B4
--operation mode is normal

FD1_CRC2_lut_out = FD1_CRC3;
FD1_CRC2 = DFFE(FD1_CRC2_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , LD1L9Q);


--FD1_BYT1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT1 at LC5_12_B4
--operation mode is normal

FD1_BYT1_lut_out = LD1L9Q & FD1_BYT0 # !LD1L9Q & FD1_BYT1;
FD1_BYT1 = DFFE(FD1_BYT1_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~190 at LC2_11_B4
--operation mode is normal

FD1L74 = FD1_TCWFM_L # FD1_LEN0 # FD1_CRC2 # FD1_BYT1;


--FD1_PL_INC is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC at LC6_4_B3
--operation mode is normal

FD1_PL_INC_lut_out = R1_SND_DAT & LD1L9Q & !FD1L81 & FD1_STF;
FD1_PL_INC = DFFE(FD1_PL_INC_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1_BYT0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT0 at LC4_4_B3
--operation mode is normal

FD1_BYT0_lut_out = FD1L92 # R1_SND_DAT & FD1L6 & FD1L81;
FD1_BYT0 = DFFE(FD1_BYT0_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~191 at LC5_4_B3
--operation mode is normal

FD1L84 = FD1_BYT0 # FD1_PL_INC # FD1L65Q & !P81L43;


--FD1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~192 at LC10_4_B4
--operation mode is normal

FD1L94 = FD1L64 # FD1L74 # FD1L84 # FD1L54;


--R1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|send_ctrl~27 at LC9_12_K4
--operation mode is normal

R1L63 = !R1_SND_MRWB & !R1_SND_IDLE & !R1_SND_MRNB;


--FD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1873 at LC1_13_B4
--operation mode is normal

FD1L7 = !R1_SND_ID & !R1_SND_TC_DAT;


--FD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1874 at LC1_8_B4
--operation mode is normal

FD1L8 = FD1L7 & R1L63 & !R1_SND_DRBT & !R1_SND_DRAND;


--ZC1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|done~reg0 at LC4_9_B4
--operation mode is normal

ZC1L3Q_lut_out = !FD1_STF & ZC1L75Q;
ZC1L3Q = DFFE(ZC1L3Q_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--FD1L83Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg at LC2_9_B4
--operation mode is normal

FD1L83Q_lut_out = FD1L22 # FD1L93 # FD1_ID_SHR8 & P12L9;
FD1L83Q = DFFE(FD1L83Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1875 at LC6_9_B4
--operation mode is normal

FD1L9 = FD1L83Q & ZC1L3Q;


--FD1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~424 at LC1_9_B4
--operation mode is normal

FD1L56 = !FD1L9 & (LD1L9Q & !FD1L8 # !FD1_DCMD_SEQ1);


--UB31_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC8_10_L4
--operation mode is normal

UB31_aeb_out = !P61_sload_path[3] & !P61_sload_path[2] & P61_sload_path[0] & P61_sload_path[1];


--FD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1876 at LC3_12_F4
--operation mode is normal

FD1L01 = !P11L41 & FD1_TCWF_CHK;


--FD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1877 at LC7_12_F4
--operation mode is normal

FD1L11 = FD1_TXSHR8 & P12L9;


--FD1_ID_BYTE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE at LC7_14_B4
--operation mode is normal

FD1_ID_BYTE_lut_out = FD1_ID_LOAD # FD1L32 # !LD1L9Q & FD1_ID_BYTE;
FD1_ID_BYTE = DFFE(FD1_ID_BYTE_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1_ID_LOAD is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD at LC7_13_B4
--operation mode is normal

FD1_ID_LOAD_lut_out = R1_SND_ID & FD1_DCMD_SEQ1 & LD1L9Q;
FD1_ID_LOAD = DFFE(FD1_ID_LOAD_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1_ID_SHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8 at LC5_14_B4
--operation mode is normal

FD1_ID_SHR8_lut_out = FD1L42 # FD1_ID_SHR8 & !P02L8 & !P12L9;
FD1_ID_SHR8 = DFFE(FD1_ID_SHR8_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~78 at LC10_14_B4
--operation mode is normal

FD1L49 = FD1_ID_BYTE # FD1_ID_LOAD # FD1_ID_SHR8 & !P12L9;


--FD1_TCWFM_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT at LC3_3_B4
--operation mode is normal

FD1_TCWFM_WT_lut_out = FD1L111Q;
FD1_TCWFM_WT = DFFE(FD1_TCWFM_WT_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L111Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg at LC7_3_B4
--operation mode is normal

FD1L111Q_lut_out = FD1_TCWFM_H & LD1L9Q;
FD1L111Q = DFFE(FD1L111Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~79 at LC5_3_B4
--operation mode is normal

FD1L59 = FD1_TCWFM_H # FD1L111Q # FD1_TCWFM_L # FD1_TCWFM_WT;


--ZC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~827 at LC9_14_F4
--operation mode is normal

ZC1L51 = HC53L2 & (HC63L2 # !FD1L69Q) # !HC53L2 & HC63L2 & FD1L69Q;


--PB4_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC6_13_F4
--operation mode is normal

PB4_dffs[3]_lut_out = PB4_dffs[4] & (ZC1L61 # !LD1L9Q) # !PB4_dffs[4] & LD1L9Q & ZC1L61;
PB4_dffs[3] = DFFE(PB4_dffs[3]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--UB32_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_6_L4
--operation mode is normal

UB32_aeb_out = UB02_aeb_out & UB12_aeb_out & UB91_aeb_out & UB22_aeb_out;


--U1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~105 at LC4_5_L4
--operation mode is normal

U1L3 = !P42_sload_path[2] & !P42_sload_path[4] & P42_sload_path[6] & P42_sload_path[1];


--U1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~109 at LC2_5_L4
--operation mode is normal

U1L5 = (U1L3 & U1L8 & !P42_sload_path[0] & U1L7) & CASCADE(U1L4);


--U1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~107 at LC1_5_L4
--operation mode is normal

U1L4 = !P42_sload_path[5] & !P42_sload_path[3];


--PC1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34 at LC1_4_J4
--operation mode is normal

PC1L9Q_lut_out = PC1L8Q & (AB1L51Q # UB01_agb_out & PC1L9Q) # !PC1L8Q & UB01_agb_out & PC1L9Q;
PC1L9Q = DFFE(PC1L9Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--U1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~110 at LC8_5_L4
--operation mode is normal

U1L6 = (P42_sload_path[1] & R1_SND_PULSE) & CASCADE(U1L11);


--BE1L96Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~28 at LC3_11_P2
--operation mode is normal

BE1L96Q_lut_out = BE1L66Q & (BE1L26 # BE1L96Q & BE1L36) # !BE1L66Q & BE1L96Q & BE1L36;
BE1L96Q = DFFE(BE1L96Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--AE1L921 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i~105 at LC5_10_Z2
--operation mode is normal

AE1L921 = AE1_rd_ptr[1] $ AE1_wr_ptr[1] $ (AE1_wr_ptr[0] # !AE1_rd_ptr[0]);


--J1L2Q is ROC:inst_ROC|RST_state~11 at LC7_7_O2
--operation mode is normal

J1L2Q_lut_out = !J1L1Q;
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(KE1_outclock0), , , );


--EE1L66 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~110 at LC8_12_O4
--operation mode is normal

EE1L66 = EE1L913Q # !EE1L222 # !EE1L432 # !EE1L122;


--EE1L812 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~780 at LC10_14_O4
--operation mode is normal

EE1L812 = EE1L813Q & EE1L77;


--EE1L162 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7370 at LC8_5_O4
--operation mode is normal

EE1L162 = !EE1L223Q & !EE1L123Q;


--EE1L262 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7371 at LC9_12_O4
--operation mode is normal

EE1L262 = EE1L623Q # !EE1L522 # !EE1L432 # !EE1L162;


--EE1L31Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0 at LC2_12_Z4
--operation mode is normal

EE1L31Q_lut_out = ATWD0_D[9];
EE1L31Q = DFFE(EE1L31Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--EE1L11Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0 at LC3_12_Z4
--operation mode is normal

EE1L11Q_lut_out = ATWD0_D[8];
EE1L11Q = DFFE(EE1L11Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--EE1L01Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0 at LC9_12_Z4
--operation mode is normal

EE1L01Q_lut_out = ATWD0_D[7];
EE1L01Q = DFFE(EE1L01Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--EE1L06 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48 at LC5_12_Z4
--operation mode is normal

EE1L06 = !EE1L01Q & EE1L323Q & (EE1L31Q $ EE1L11Q);


--BE1L56Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20 at LC6_11_P2
--operation mode is normal

BE1L56Q_lut_out = BE1L56Q & (!TriggerComplete_0 # !BE1L86Q) # !BE1L56Q & WD1_ATWDTrigger_A_sig & (!TriggerComplete_0 # !BE1L86Q);
BE1L56Q = DFFE(BE1L56Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L07 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567 at LC3_16_O4
--operation mode is normal

EE1L07 = EE1_readout_cnt[7] & (EE1L623Q # EE1L523Q # !EE1L562);


--EE1L37 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579 at LC5_16_O4
--operation mode is normal

EE1L37 = EE1_readout_cnt[4] & (EE1L623Q # EE1L523Q # !EE1L562);


--EE1L27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575 at LC4_16_O4
--operation mode is normal

EE1L27 = EE1_readout_cnt[5] & (EE1L623Q # EE1L523Q # !EE1L562);


--EE1L17 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571 at LC9_16_O4
--operation mode is normal

EE1L17 = EE1_readout_cnt[6] & (EE1L623Q # EE1L523Q # !EE1L562);


--EE1L022 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~820 at LC9_14_O4
--operation mode is normal

EE1L022 = EE1L302 & EE1L223Q;


--EE1L46 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~66 at LC2_5_O4
--operation mode is normal

EE1L46 = EE1L123Q # !EE1L952 # !EE1L132 # !EE1L032;


--EE1L912 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~819 at LC1_15_O4
--operation mode is normal

EE1L912 = EE1L223Q & EE1L502;


--EE1L57 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587 at LC4_14_O4
--operation mode is normal

EE1L57 = EE1_readout_cnt[2] & (EE1L623Q # EE1L523Q # !EE1L562);


--EE1L47 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583 at LC8_16_O4
--operation mode is normal

EE1L47 = EE1_readout_cnt[3] & (EE1L623Q # EE1L523Q # !EE1L562);


--BE2L07Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~28 at LC2_7_V2
--operation mode is normal

BE2L07Q_lut_out = BE2L76Q & (BE2L46 # BE2L07Q & BE2L36) # !BE2L76Q & BE2L07Q & BE2L36;
BE2L07Q = DFFE(BE2L07Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--AE2L921 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i~108 at LC6_8_Z2
--operation mode is normal

AE2L921 = AE2_wr_ptr[1] $ AE2_rd_ptr[1] $ (AE2_wr_ptr[0] # !AE2_rd_ptr[0]);


--EE2L752 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7424 at LC4_14_V4
--operation mode is normal

EE2L752 = !EE2L813Q & !EE2L613Q & EE1L413Q;


--EE2L852 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7425 at LC2_9_W4
--operation mode is normal

EE2L852 = !EE2L122 # !EE2L222 # !EE2L622 # !EE2L752;


--EE2L712 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~780 at LC3_1_W4
--operation mode is normal

EE2L712 = EE2L913Q & EE2L67;


--EE2L952 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7426 at LC8_3_X4
--operation mode is normal

EE2L952 = EE2L813Q # EE2L613Q # EE1L913Q # !EE1L413Q;


--EE2L062 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7427 at LC9_3_X4
--operation mode is normal

EE2L062 = EE2L913Q # EE2L952 # !EE2L122 # !EE2L622;


--BE2L66Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20 at LC10_7_V2
--operation mode is normal

BE2L66Q_lut_out = BE2L66Q & (!TriggerComplete_1 # !BE2L96Q) # !BE2L66Q & WD1_ATWDTrigger_B_sig & (!TriggerComplete_1 # !BE2L96Q);
BE2L66Q = DFFE(BE2L66Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L31Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0 at LC2_12_W4
--operation mode is normal

EE2L31Q_lut_out = ATWD1_D[9];
EE2L31Q = DFFE(EE2L31Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--EE2L11Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0 at LC8_12_W4
--operation mode is normal

EE2L11Q_lut_out = ATWD1_D[8];
EE2L11Q = DFFE(EE2L11Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--EE2L01Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0 at LC4_12_W4
--operation mode is normal

EE2L01Q_lut_out = ATWD1_D[7];
EE2L01Q = DFFE(EE2L01Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--EE2L06 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48 at LC7_15_V4
--operation mode is normal

EE2L06 = EE2L323Q & !EE2L01Q & (EE2L31Q $ EE2L11Q);


--EE2L96 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567 at LC9_15_U4
--operation mode is normal

EE2L96 = EE2_readout_cnt[7] & (EE2L623Q # !EE2L762);


--EE2L27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579 at LC7_16_U4
--operation mode is normal

EE2L27 = EE2_readout_cnt[4] & (EE2L623Q # !EE2L762);


--EE2L17 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575 at LC9_16_U4
--operation mode is normal

EE2L17 = EE2_readout_cnt[5] & (EE2L623Q # !EE2L762);


--EE2L07 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571 at LC10_16_U4
--operation mode is normal

EE2L07 = EE2_readout_cnt[6] & (EE2L623Q # !EE2L762);


--EE2L162 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7428 at LC6_1_V2
--operation mode is normal

EE2L162 = EE2L223Q & EE2L202 # !EE1L413Q # !EE2L322;


--EE2L262 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7429 at LC2_1_V2
--operation mode is normal

EE2L262 = EE2L223Q & EE2L402 # !EE1L413Q # !EE2L322;


--EE2L47 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587 at LC3_16_U4
--operation mode is normal

EE2L47 = EE2_readout_cnt[2] & (EE2L623Q # !EE2L762);


--EE2L37 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583 at LC8_16_U4
--operation mode is normal

EE2L37 = EE2_readout_cnt[3] & (EE2L623Q # !EE2L762);


--EE2L362 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7430 at LC8_11_V4
--operation mode is normal

EE2L362 = !EE2L023Q & !EE2L913Q & !EE2L713Q & !EE2L323Q;


--EE2L662 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7438 at LC9_11_V4
--operation mode is normal

EE2L662 = (!EE1L913Q & !EE2L123Q) & CASCADE(EE2L362);

--EE2L862 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7441 at LC9_11_V4
--operation mode is normal

EE2L862 = (!EE1L913Q & !EE2L123Q) & CASCADE(EE2L362);


--LE1L72 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6623 at LC8_8_I1
--operation mode is normal

LE1L72 = LE1L35Q # LE1L15Q & TE1_MASTERHTRANS[1];


--LE1L82 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6624 at LC2_8_I1
--operation mode is normal

LE1L82 = !LE1L94Q & LE1L1 & (LE1L74Q # LE1L7);


--LE1L92 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6625 at LC7_8_I1
--operation mode is normal

LE1L92 = LE1L05Q & (LE1L4 # !TE1_MASTERHTRANS[1] & TE1_MASTERHTRANS[0]);


--LE1L03 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6627 at LC9_9_I1
--operation mode is normal

LE1L03 = TE1_MASTERHWRITE & (LE1L5 # LE1L91 # LE1L02);


--B1L44 is calibration_sources:inst_calibration_sources|i67~131 at LC8_11_V2
--operation mode is normal

B1L44 = !P2_sload_path[1] # !P2_sload_path[3] # !P2_sload_path[0] # !P2_sload_path[2];


--B1_now is calibration_sources:inst_calibration_sources|now at LC8_6_C3
--operation mode is normal

B1_now_lut_out = !K1_CS_ctrl_local.CS_mode[2] & (B1L38 # K1_CS_ctrl_local.CS_mode[1] & B1L18);
B1_now = DFFE(B1_now_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--B1L97 is calibration_sources:inst_calibration_sources|i~530 at LC6_11_V2
--operation mode is normal

B1L97 = !P2_sload_path[1] & !P2_sload_path[2] & !P2_sload_path[0];


--B1L54 is calibration_sources:inst_calibration_sources|i67~132 at LC7_11_V2
--operation mode is normal

B1L54 = !B1_now & B1L97 & !P2_sload_path[3] # !B1L44;


--B1L08 is calibration_sources:inst_calibration_sources|i~531 at LC7_15_Z3
--operation mode is normal

B1L08 = !P1_q[5] # !P1_q[4];


--B1L66 is calibration_sources:inst_calibration_sources|i441~0 at LC10_16_Z3
--operation mode is normal

B1L66 = P1_q[6] & (B1L08 # B1L87 # !P1_q[7]);


--B1_ATWD_R2R is calibration_sources:inst_calibration_sources|ATWD_R2R at LC8_14_Z3
--operation mode is normal

B1_ATWD_R2R_lut_out = B1L26;
B1_ATWD_R2R = DFFE(B1_ATWD_R2R_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--B1L36 is calibration_sources:inst_calibration_sources|i429~38 at LC9_14_Z3
--operation mode is normal

B1L36 = B1_now_action & (K1_CS_ctrl_local.CS_enable[5] # K1_CS_ctrl_local.CS_enable[4]);


--B1L46 is calibration_sources:inst_calibration_sources|i429~39 at LC10_14_Z3
--operation mode is normal

B1L46 = !B1_ATWD_R2R & !B1_fe_R2R & !B1L36 # !B1L47;


--B1L56 is calibration_sources:inst_calibration_sources|i440~0 at LC9_16_Z3
--operation mode is normal

B1L56 = P1_q[7] & (B1L08 # B1L87 # !P1_q[6]);


--B1L27 is calibration_sources:inst_calibration_sources|i447~0 at LC8_15_Z3
--operation mode is normal

B1L27 = P1_q[0] & (B1L08 # B1L87 # B1L77);


--B1L17 is calibration_sources:inst_calibration_sources|i446~0 at LC6_15_Z3
--operation mode is normal

B1L17 = P1_q[1] & (B1L08 # B1L77 # B1L87);


--B1L07 is calibration_sources:inst_calibration_sources|i445~0 at LC5_15_Z3
--operation mode is normal

B1L07 = P1_q[2] & (B1L08 # B1L87 # B1L77);


--B1L96 is calibration_sources:inst_calibration_sources|i444~0 at LC4_15_Z3
--operation mode is normal

B1L96 = P1_q[3] & (B1L08 # B1L87 # B1L77);


--B1L86 is calibration_sources:inst_calibration_sources|i443~0 at LC3_15_Z3
--operation mode is normal

B1L86 = P1_q[4] & (B1L77 # B1L87 # !P1_q[5]);


--B1L76 is calibration_sources:inst_calibration_sources|i442~0 at LC2_15_Z3
--operation mode is normal

B1L76 = P1_q[5] & (B1L77 # B1L87 # !P1_q[4]);


--XB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~623 at LC7_7_K4
--operation mode is normal

XB1L3 = !P6_sload_path[1] & !P6_sload_path[0] & P6_sload_path[3];


--XB1L03Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~34 at LC10_7_K4
--operation mode is normal

XB1L03Q_lut_out = XB1L92Q # XB1L03Q & (P6_sload_path[2] # !XB1L3);
XB1L03Q = DFFE(XB1L03Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--KB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234 at LC3_9_T4
--operation mode is normal

KB1L81 = !XB1L62Q & KB1L52Q & (!P4_sload_path[2] # !KB1L41);


--KB1_rxcteq9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9 at LC6_10_T4
--operation mode is normal

KB1_rxcteq9 = KB1L31 & !P4_sload_path[4] & P4_sload_path[3] & !P4_sload_path[2];

--KB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21 at LC6_10_T4
--operation mode is normal

KB1L61 = KB1L31 & !P4_sload_path[4] & P4_sload_path[3] & !P4_sload_path[2];


--KB1L82Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42 at LC10_10_T4
--operation mode is normal

KB1L82Q_lut_out = KB1L91Q # KB1L62Q # KB1L82Q & !KB1_rxcteq9;
KB1L82Q = DFFE(KB1L82Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--R1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|DRREQ_WT~11 at LC8_13_B4
--operation mode is normal

R1L52 = R1_DRREQ_WT & !Z1L81Q;


--Z1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48 at LC4_15_D4
--operation mode is normal

Z1L11 = !KB1L4 & Z1L8 & (A_nB $ !PB1_dffs[7]);


--CB1_CTR_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR at LC3_7_H4
--operation mode is normal

CB1_CTR_ERR_lut_out = CB1_CTR_MSG & (KB1L92Q # CB1L81 & KB1L11Q);
CB1_CTR_ERR = DFFE(CB1_CTR_ERR_lut_out, GLOBAL(KE1_outclock0), !U1L81Q, , );


--CB1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88 at LC5_8_H4
--operation mode is normal

CB1L72 = !Z1L01Q & !Z1L21Q # !KB1L01Q # !CB1_DCMD_SEQ1;


--CB1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89 at LC8_7_H4
--operation mode is normal

CB1L82 = CB1_CRC_ERR # CB1_CTR_ERR # CB1L72 & !CB1_IDLE;


--CB1_CTR_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG at LC7_7_H4
--operation mode is normal

CB1_CTR_MSG_lut_out = CB1_CTR_MSG & (CB1L2 # CB1L1 & !CB1_IDLE) # !CB1_CTR_MSG & CB1L1 & !CB1_IDLE;
CB1_CTR_MSG = DFFE(CB1_CTR_MSG_lut_out, GLOBAL(KE1_outclock0), !U1L81Q, , );


--CB1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90 at LC10_7_H4
--operation mode is normal

CB1L92 = CB1_CTR_MSG & (CB1_EOF_WAIT # CB1_DAT_MSG & CB1_BYTE0) # !CB1_CTR_MSG & CB1_DAT_MSG & CB1_BYTE0;


--CB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73 at LC4_8_H4
--operation mode is normal

CB1L53 = CB1_DATA_OK # CB1_CTRL_OK # CB1_STF_WAIT;


--CB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74 at LC7_8_H4
--operation mode is normal

CB1L63 = CB1L53 # !Z1L01Q & Z1L5 & !Z1L21Q;


--CB1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75 at LC4_7_H4
--operation mode is normal

CB1L73 = KB1L11Q & (CB1_BYTE0 # CB1_EOF_WAIT);


--CB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76 at LC3_6_H4
--operation mode is normal

CB1L83 = CB1L63 # CB1L73 & (EB1L21 # EB1L71);


--KB1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34 at LC8_4_A4
--operation mode is normal

KB1L22Q_lut_out = KB1L1 & (KB1L6 # KB1L7 # !KB1L2);
KB1L22Q = DFFE(KB1L22Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--KB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~16 at LC10_4_A4
--operation mode is normal

KB1L8 = KB1L01Q # KB1L22Q;


--KB1L72Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40 at LC9_9_T4
--operation mode is normal

KB1L72Q_lut_out = !KB1_rxcteq5 & (KB1L72Q # XB1L62Q & KB1L32Q);
KB1L72Q = DFFE(KB1L72Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--KB1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35 at LC6_9_T4
--operation mode is normal

KB1L32Q_lut_out = KB1L71 # !KB1_rxcteq5 & KB1L32Q & !XB1L62Q;
KB1L32Q = DFFE(KB1L32Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--FD1_BYT2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT2 at LC6_6_B4
--operation mode is normal

FD1_BYT2_lut_out = FD1_BYT1;
FD1_BYT2 = DFFE(FD1_BYT2_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , LD1L9Q);


--VD1L254 is daq:inst_daq|mem_interface:inst_mem_interface|i~5398 at LC7_14_R2
--operation mode is normal

VD1L254 = VD1L905Q & TE1_SLAVEHREADYO & (VD1L63 # VD1L73);


--VD1L5 is daq:inst_daq|mem_interface:inst_mem_interface|i271~270 at LC9_8_R2
--operation mode is normal

VD1L5 = VD1L33 & TE1_SLAVEHREADYO # !VD1L33 & (VD1L43 & TE1_SLAVEHREADYO # !VD1L43 & !TD1L281Q);


--VD1L354 is daq:inst_daq|mem_interface:inst_mem_interface|i~5399 at LC2_6_Y2
--operation mode is normal

VD1L354 = VD1L015Q & (!VD1L283 & !VD1L53 # !TE1_SLAVEHREADYO);


--VD1L454 is daq:inst_daq|mem_interface:inst_mem_interface|i~5400 at LC5_6_Y2
--operation mode is normal

VD1L454 = VD1L415Q & (!TE1_SLAVEHREADYO # !VD1L383) # !VD1L154;


--VD1L01 is daq:inst_daq|mem_interface:inst_mem_interface|i298~174 at LC3_11_Y2
--operation mode is normal

VD1L01 = VD1_rdaddr[5] & VD1_rdaddr[4];


--VD1L11 is daq:inst_daq|mem_interface:inst_mem_interface|i298~175 at LC5_11_Y2
--operation mode is normal

VD1L11 = VD1_rdaddr[3] & VD1_rdaddr[1] & VD1_rdaddr[0] & VD1L01;


--VD1L21 is daq:inst_daq|mem_interface:inst_mem_interface|i343~0 at LC3_6_Y2
--operation mode is normal

VD1L21 = TE1_SLAVEHREADYO & (VD1_i295 # !VD1L8 # !VD1L11);


--VD1L554 is daq:inst_daq|mem_interface:inst_mem_interface|i~5401 at LC10_6_Y2
--operation mode is normal

VD1L554 = VD1L454 # VD1L354 # VD1L115Q & !VD1L21;


--VD1L654 is daq:inst_daq|mem_interface:inst_mem_interface|i~5402 at LC9_6_Y2
--operation mode is normal

VD1L654 = VD1L283 & VD1L015Q & TE1_SLAVEHREADYO;


--VD1L754 is daq:inst_daq|mem_interface:inst_mem_interface|i~5403 at LC4_6_Y2
--operation mode is normal

VD1L754 = VD1L415Q & VD1L383 & TE1_SLAVEHREADYO;


--VD1L854 is daq:inst_daq|mem_interface:inst_mem_interface|i~5404 at LC8_6_Y2
--operation mode is normal

VD1L854 = VD1L654 # VD1L754 # VD1L115Q & VD1L21;


--VD1L41 is daq:inst_daq|mem_interface:inst_mem_interface|i488~34 at LC8_4_Z2
--operation mode is normal

VD1L41 = !TD1L281Q & (K1_DAQ_ctrl_local.LBM_mode[1] # !VD1_start_address[24] # !K1_DAQ_ctrl_local.LBM_mode[0]);

--VD1L51 is daq:inst_daq|mem_interface:inst_mem_interface|i488~36 at LC8_4_Z2
--operation mode is normal

VD1L51 = !TD1L281Q & (K1_DAQ_ctrl_local.LBM_mode[1] # !VD1_start_address[24] # !K1_DAQ_ctrl_local.LBM_mode[0]);


--VD1L683 is daq:inst_daq|mem_interface:inst_mem_interface|i~355 at LC2_3_Z2
--operation mode is normal

VD1L683 = VD1L615Q & !VD1L41;


--VD1L31 is daq:inst_daq|mem_interface:inst_mem_interface|i355~1 at LC4_4_Z2
--operation mode is normal

VD1L31 = K1_DAQ_ctrl_local.COMPR_mode[0] $ K1_DAQ_ctrl_local.COMPR_mode[1];


--VD1L954 is daq:inst_daq|mem_interface:inst_mem_interface|i~5414 at LC5_4_Z2
--operation mode is normal

VD1L954 = VD1L31 & (VD1_AnB & !VD1L54 # !VD1_AnB & !VD1L4);


--VD1L064 is daq:inst_daq|mem_interface:inst_mem_interface|i~5417 at LC7_9_W2
--operation mode is normal

VD1L064 = K1_DAQ_ctrl_local.COMPR_mode[0] & !K1_DAQ_ctrl_local.COMPR_mode[1];


--VD1L164 is daq:inst_daq|mem_interface:inst_mem_interface|i~5418 at LC8_9_W2
--operation mode is normal

VD1L164 = VD1_AnB & VD1L54 # !VD1_AnB & VD1L4 # !VD1L064;


--VD1L583 is daq:inst_daq|mem_interface:inst_mem_interface|i~324 at LC5_13_R2
--operation mode is normal

VD1L583 = VD1L015Q & VD1L53 & !VD1L283 & VD1L5;


--VD1L264 is daq:inst_daq|mem_interface:inst_mem_interface|i~5422 at LC3_13_R2
--operation mode is normal

VD1L264 = VD1L144 # !VD1L283 & VD1L834 & VD1L5;


--AE2L731 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1]~16 at LC4_8_Z2
--operation mode is normal

AE2L731 = AE2_wr_ptr[0] & BE2L86Q;


--AE2L331 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1]~0 at LC7_12_R2
--operation mode is normal

AE2L331 = !VD1_AnB & AE2_rd_ptr[0] & VD1_read_done;


--AE1L731 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1]~16 at LC2_10_Z2
--operation mode is normal

AE1L731 = AE1_wr_ptr[0] & BE1L76Q;


--AE1L331 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1]~0 at LC7_10_Z2
--operation mode is normal

AE1L331 = VD1_read_done & AE1_rd_ptr[0] & VD1_AnB;


--LE1L13 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6632 at LC3_7_I1
--operation mode is normal

LE1L13 = (TE1_MASTERHTRANS[0] & !LE1L33Q # !TE1_MASTERHTRANS[0] & (TE1_MASTERHTRANS[1] & TE1_MASTERHWRITE # !TE1_MASTERHTRANS[1] & !LE1L33Q)) & CASCADE(LE1L2);


--TD1L081 is daq:inst_daq|ahb_master:inst_ahb_master|i~9703 at LC10_4_G2
--operation mode is normal

TD1L081 = (TE1_SLAVEHREADYO & (VD1L1Q & TD1_haddr[3] # !VD1L1Q & TD1L17) # !TE1_SLAVEHREADYO & TD1_haddr[3]) & CASCADE(TD1L181);


--VD1L364 is daq:inst_daq|mem_interface:inst_mem_interface|i~5425 at LC10_8_Z2
--operation mode is normal

VD1L364 = VD1L54 & AE2L921 & (AE2_wr_ptr[0] $ !AE2_rd_ptr[0]);


--TD1L871 is daq:inst_daq|ahb_master:inst_ahb_master|i~9671 at LC5_1_A2
--operation mode is normal

TD1L871 = TD1L17 # TD1L96 # TD1L37 # TD1L57;


--TD1L971 is daq:inst_daq|ahb_master:inst_ahb_master|i~9672 at LC4_2_A2
--operation mode is normal

TD1L971 = TD1L77 # TD1L97;


--TD1L53 is daq:inst_daq|ahb_master:inst_ahb_master|i247~236 at LC6_10_A2
--operation mode is normal

TD1L53 = (TD1L971 # TD1L38 # TD1L18 # TD1L871) & CASCADE(TD1L33);


--BE2L22 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0~0 at LC6_7_V2
--operation mode is normal

BE2L22 = !BE2L66Q & !J1L4Q;


--VD1_done_pulse_done_last is daq:inst_daq|mem_interface:inst_mem_interface|done_pulse_done_last at LC3_2_Z2
--operation mode is normal

VD1_done_pulse_done_last_lut_out = VD1L615Q;
VD1_done_pulse_done_last = DFFE(VD1_done_pulse_done_last_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE1L22 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0~0 at LC7_11_P2
--operation mode is normal

BE1L22 = !BE1L56Q & !J1L4Q;


--DE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49 at LC10_12_P2
--operation mode is normal

DE1L2 = !DE1L1Q # !P52_sload_path[0] # !P52_sload_path[2] # !P52_sload_path[1];


--DE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50 at LC10_9_P2
--operation mode is normal

DE1L3 = !P52_sload_path[3] # !P52_sload_path[4];


--DE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51 at LC9_9_P2
--operation mode is normal

DE1L4 = DE1L3 # !P52_sload_path[6] # !P52_sload_path[7] # !P52_sload_path[5];


--DE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~132 at LC9_10_P2
--operation mode is normal

DE1L6 = DE1L1Q # BE1_enable & WD1_ATWDTrigger_A_sig & !K1_DAQ_ctrl_local.DAQ_mode[1];

--DE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~134 at LC9_10_P2
--operation mode is normal

DE1L8 = DE1L1Q # BE1_enable & WD1_ATWDTrigger_A_sig & !K1_DAQ_ctrl_local.DAQ_mode[1];


--P52_sset_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[0] at LC7_10_P2
--operation mode is normal

P52_sset_path[0] = P52_sload_path[0] # !DE1L2 & !DE1L4 # !DE1L6;


--P52_sset_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[1] at LC8_10_P2
--operation mode is normal

P52_sset_path[1] = P52_sload_path[1] # !DE1L2 & !DE1L4 # !DE1L6;


--P52_sset_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[2] at LC1_10_P2
--operation mode is normal

P52_sset_path[2] = P52_sload_path[2] # !DE1L2 & !DE1L4 # !DE1L6;


--P52_sset_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[3] at LC4_10_P2
--operation mode is normal

P52_sset_path[3] = P52_sload_path[3] # !DE1L2 & !DE1L4 # !DE1L6;


--P52_sset_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[4] at LC6_10_P2
--operation mode is normal

P52_sset_path[4] = P52_sload_path[4] # !DE1L2 & !DE1L4 # !DE1L6;


--P52_sset_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[5] at LC5_10_P2
--operation mode is normal

P52_sset_path[5] = P52_sload_path[5] # !DE1L2 & !DE1L4 # !DE1L6;


--P52_sset_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[6] at LC2_10_P2
--operation mode is normal

P52_sset_path[6] = P52_sload_path[6] # !DE1L2 & !DE1L4 # !DE1L6;


--P52_sset_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[7] at LC3_10_P2
--operation mode is normal

P52_sset_path[7] = P52_sload_path[7] # !DE1L2 & !DE1L4 # !DE1L6;


--DE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49 at LC3_2_V2
--operation mode is normal

DE2L2 = !P62_sload_path[1] # !DE2L1Q # !P62_sload_path[0] # !P62_sload_path[2];


--DE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50 at LC10_15_V2
--operation mode is normal

DE2L3 = !P62_sload_path[3] # !P62_sload_path[4];


--DE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51 at LC9_15_V2
--operation mode is normal

DE2L4 = DE2L3 # !P62_sload_path[6] # !P62_sload_path[7] # !P62_sload_path[5];


--DE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~132 at LC9_16_V2
--operation mode is normal

DE2L6 = DE2L1Q # !K1_DAQ_ctrl_local.DAQ_mode[1] & WD1_ATWDTrigger_B_sig & BE2_enable;

--DE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~134 at LC9_16_V2
--operation mode is normal

DE2L8 = DE2L1Q # !K1_DAQ_ctrl_local.DAQ_mode[1] & WD1_ATWDTrigger_B_sig & BE2_enable;


--P62_sset_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[0] at LC7_16_V2
--operation mode is normal

P62_sset_path[0] = P62_sload_path[0] # !DE2L2 & !DE2L4 # !DE2L6;


--P62_sset_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[1] at LC6_16_V2
--operation mode is normal

P62_sset_path[1] = P62_sload_path[1] # !DE2L2 & !DE2L4 # !DE2L6;


--P62_sset_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[2] at LC4_16_V2
--operation mode is normal

P62_sset_path[2] = P62_sload_path[2] # !DE2L2 & !DE2L4 # !DE2L6;


--P62_sset_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[3] at LC5_16_V2
--operation mode is normal

P62_sset_path[3] = P62_sload_path[3] # !DE2L2 & !DE2L4 # !DE2L6;


--P62_sset_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[4] at LC1_16_V2
--operation mode is normal

P62_sset_path[4] = P62_sload_path[4] # !DE2L2 & !DE2L4 # !DE2L6;


--P62_sset_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[5] at LC2_16_V2
--operation mode is normal

P62_sset_path[5] = P62_sload_path[5] # !DE2L2 & !DE2L4 # !DE2L6;


--P62_sset_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[6] at LC8_16_V2
--operation mode is normal

P62_sset_path[6] = P62_sload_path[6] # !DE2L2 & !DE2L4 # !DE2L6;


--P62_sset_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[7] at LC3_16_V2
--operation mode is normal

P62_sset_path[7] = P62_sload_path[7] # !DE2L2 & !DE2L4 # !DE2L6;


--XC01_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[0] at EC3_1_O4
XC01_q[0]_data_in = TE1_MASTERHWDATA[0];
XC01_q[0]_write_enable = K1_i11919;
XC01_q[0]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[0]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[0]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[0] = MEMORY_SEGMENT(XC01_q[0]_data_in, XC01_q[0]_write_enable, XC01_q[0]_clock_0, , , , , , VCC, XC01_q[0]_write_address, XC01_q[0]_read_address);


--EE1L5Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0 at LC4_13_Z4
--operation mode is normal

EE1L5Q_lut_out = ATWD0_D[2];
EE1L5Q = DFFE(EE1L5Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--EE1L4Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0 at LC10_13_Z4
--operation mode is normal

EE1L4Q_lut_out = ATWD0_D[1];
EE1L4Q = DFFE(EE1L4Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--EE1L3Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0 at LC3_13_Z4
--operation mode is normal

EE1L3Q_lut_out = ATWD0_D[0];
EE1L3Q = DFFE(EE1L3Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--EE1L8Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0 at LC1_12_Z4
--operation mode is normal

EE1L8Q_lut_out = ATWD0_D[5];
EE1L8Q = DFFE(EE1L8Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--EE1L7Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0 at LC5_13_Z4
--operation mode is normal

EE1L7Q_lut_out = ATWD0_D[4];
EE1L7Q = DFFE(EE1L7Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--EE1L6Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0 at LC9_13_Z4
--operation mode is normal

EE1L6Q_lut_out = ATWD0_D[3];
EE1L6Q = DFFE(EE1L6Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--EE1L9Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0 at LC3_9_Z4
--operation mode is normal

EE1L9Q_lut_out = ATWD0_D[6];
EE1L9Q = DFFE(EE1L9Q_lut_out, GLOBAL(KE1_outclock1), , , EE1L21);


--FE1_i6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6 at LC7_12_Z4
--operation mode is normal

FE1_i6 = EE1L9Q $ EE1L01Q $ EE1L31Q $ EE1L11Q;


--FE1_i9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9 at LC2_13_Z4
--operation mode is normal

FE1_i9 = EE1L8Q $ EE1L6Q $ FE1_i6 $ EE1L7Q;


--FE1_i12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12 at LC6_13_Z4
--operation mode is normal

FE1_i12 = FE1_i9 $ EE1L5Q $ EE1L4Q $ EE1L3Q;


--XC11_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[0] at EC3_1_V4
XC11_q[0]_data_in = TE1_MASTERHWDATA[0];
XC11_q[0]_write_enable = K1_i11980;
XC11_q[0]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[0]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[0]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[0] = MEMORY_SEGMENT(XC11_q[0]_data_in, XC11_q[0]_write_enable, XC11_q[0]_clock_0, , , , , , VCC, XC11_q[0]_write_address, XC11_q[0]_read_address);


--EE2L5Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0 at LC8_14_W4
--operation mode is normal

EE2L5Q_lut_out = ATWD1_D[2];
EE2L5Q = DFFE(EE2L5Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--EE2L4Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0 at LC6_14_W4
--operation mode is normal

EE2L4Q_lut_out = ATWD1_D[1];
EE2L4Q = DFFE(EE2L4Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--EE2L3Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0 at LC3_14_W4
--operation mode is normal

EE2L3Q_lut_out = ATWD1_D[0];
EE2L3Q = DFFE(EE2L3Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--EE2L8Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0 at LC6_12_W4
--operation mode is normal

EE2L8Q_lut_out = ATWD1_D[5];
EE2L8Q = DFFE(EE2L8Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--EE2L7Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0 at LC9_14_W4
--operation mode is normal

EE2L7Q_lut_out = ATWD1_D[4];
EE2L7Q = DFFE(EE2L7Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--EE2L6Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0 at LC4_14_W4
--operation mode is normal

EE2L6Q_lut_out = ATWD1_D[3];
EE2L6Q = DFFE(EE2L6Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--EE2L9Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0 at LC3_12_W4
--operation mode is normal

EE2L9Q_lut_out = ATWD1_D[6];
EE2L9Q = DFFE(EE2L9Q_lut_out, GLOBAL(KE1_outclock1), , , EE2L21);


--FE2_i6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6 at LC5_12_W4
--operation mode is normal

FE2_i6 = EE2L31Q $ EE2L01Q $ EE2L11Q $ EE2L9Q;


--FE2_i9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9 at LC5_14_W4
--operation mode is normal

FE2_i9 = EE2L8Q $ EE2L7Q $ FE2_i6 $ EE2L6Q;


--FE2_i12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12 at LC7_14_W4
--operation mode is normal

FE2_i12 = EE2L5Q $ EE2L4Q $ FE2_i9 $ EE2L3Q;


--EE2L462 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7432 at LC3_6_R4
--operation mode is normal

EE2L462 = !EE2L613Q & !EE2L813Q & !EE2L713Q;


--EE2L562 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7433 at LC9_6_R4
--operation mode is normal

EE2L562 = EE2L122 & !EE2L913Q & EE2L222 & EE2L462;


--XC01_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[1] at EC2_1_X4
XC01_q[1]_data_in = TE1_MASTERHWDATA[1];
XC01_q[1]_write_enable = K1_i11919;
XC01_q[1]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[1]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[1]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[1] = MEMORY_SEGMENT(XC01_q[1]_data_in, XC01_q[1]_write_enable, XC01_q[1]_clock_0, , , , , , VCC, XC01_q[1]_write_address, XC01_q[1]_read_address);


--FE1_i5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5 at LC10_12_Z4
--operation mode is normal

FE1_i5 = EE1L01Q $ EE1L31Q $ EE1L11Q;


--FE1_i8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8 at LC4_12_Z4
--operation mode is normal

FE1_i8 = FE1_i5 $ EE1L8Q $ EE1L9Q $ EE1L7Q;


--FE1_i11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11 at LC8_13_Z4
--operation mode is normal

FE1_i11 = EE1L4Q $ EE1L6Q $ FE1_i8 $ EE1L5Q;


--XC11_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[1] at EC2_1_U4
XC11_q[1]_data_in = TE1_MASTERHWDATA[1];
XC11_q[1]_write_enable = K1_i11980;
XC11_q[1]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[1]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[1]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[1] = MEMORY_SEGMENT(XC11_q[1]_data_in, XC11_q[1]_write_enable, XC11_q[1]_clock_0, , , , , , VCC, XC11_q[1]_write_address, XC11_q[1]_read_address);


--FE2_i5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5 at LC7_12_W4
--operation mode is normal

FE2_i5 = EE2L31Q $ EE2L01Q $ EE2L11Q;


--FE2_i8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8 at LC9_12_W4
--operation mode is normal

FE2_i8 = EE2L7Q $ EE2L9Q $ EE2L8Q $ FE2_i5;


--FE2_i11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11 at LC10_14_W4
--operation mode is normal

FE2_i11 = EE2L5Q $ EE2L4Q $ FE2_i8 $ EE2L6Q;


--XC01_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[2] at EC3_1_X4
XC01_q[2]_data_in = TE1_MASTERHWDATA[2];
XC01_q[2]_write_enable = K1_i11919;
XC01_q[2]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[2]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[2]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[2] = MEMORY_SEGMENT(XC01_q[2]_data_in, XC01_q[2]_write_enable, XC01_q[2]_clock_0, , , , , , VCC, XC01_q[2]_write_address, XC01_q[2]_read_address);


--FE1_i4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4 at LC8_12_Z4
--operation mode is normal

FE1_i4 = EE1L31Q $ EE1L11Q;


--FE1_i7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7 at LC6_12_Z4
--operation mode is normal

FE1_i7 = FE1_i4 $ EE1L01Q $ EE1L9Q $ EE1L8Q;


--FE1_i10 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10 at LC7_13_Z4
--operation mode is normal

FE1_i10 = FE1_i7 $ EE1L6Q $ EE1L7Q $ EE1L5Q;


--XC11_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[2] at EC3_1_U4
XC11_q[2]_data_in = TE1_MASTERHWDATA[2];
XC11_q[2]_write_enable = K1_i11980;
XC11_q[2]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[2]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[2]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[2] = MEMORY_SEGMENT(XC11_q[2]_data_in, XC11_q[2]_write_enable, XC11_q[2]_clock_0, , , , , , VCC, XC11_q[2]_write_address, XC11_q[2]_read_address);


--FE2_i4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4 at LC10_12_W4
--operation mode is normal

FE2_i4 = EE2L31Q $ EE2L11Q;


--FE2_i7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7 at LC1_12_W4
--operation mode is normal

FE2_i7 = EE2L8Q $ EE2L01Q $ FE2_i4 $ EE2L9Q;


--FE2_i10 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10 at LC1_14_W4
--operation mode is normal

FE2_i10 = EE2L5Q $ EE2L6Q $ FE2_i7 $ EE2L7Q;


--XC01_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[3] at EC3_1_Z4
XC01_q[3]_data_in = TE1_MASTERHWDATA[3];
XC01_q[3]_write_enable = K1_i11919;
XC01_q[3]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[3]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[3]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[3] = MEMORY_SEGMENT(XC01_q[3]_data_in, XC01_q[3]_write_enable, XC01_q[3]_clock_0, , , , , , VCC, XC01_q[3]_write_address, XC01_q[3]_read_address);


--XC11_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[3] at EC1_1_W4
XC11_q[3]_data_in = TE1_MASTERHWDATA[3];
XC11_q[3]_write_enable = K1_i11980;
XC11_q[3]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[3]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[3]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[3] = MEMORY_SEGMENT(XC11_q[3]_data_in, XC11_q[3]_write_enable, XC11_q[3]_clock_0, , , , , , VCC, XC11_q[3]_write_address, XC11_q[3]_read_address);


--XC01_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[4] at EC4_1_Z4
XC01_q[4]_data_in = TE1_MASTERHWDATA[4];
XC01_q[4]_write_enable = K1_i11919;
XC01_q[4]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[4]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[4]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[4] = MEMORY_SEGMENT(XC01_q[4]_data_in, XC01_q[4]_write_enable, XC01_q[4]_clock_0, , , , , , VCC, XC01_q[4]_write_address, XC01_q[4]_read_address);


--XC11_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[4] at EC3_1_W4
XC11_q[4]_data_in = TE1_MASTERHWDATA[4];
XC11_q[4]_write_enable = K1_i11980;
XC11_q[4]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[4]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[4]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[4] = MEMORY_SEGMENT(XC11_q[4]_data_in, XC11_q[4]_write_enable, XC11_q[4]_clock_0, , , , , , VCC, XC11_q[4]_write_address, XC11_q[4]_read_address);


--XC01_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[5] at EC2_1_Z4
XC01_q[5]_data_in = TE1_MASTERHWDATA[5];
XC01_q[5]_write_enable = K1_i11919;
XC01_q[5]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[5]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[5]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[5] = MEMORY_SEGMENT(XC01_q[5]_data_in, XC01_q[5]_write_enable, XC01_q[5]_clock_0, , , , , , VCC, XC01_q[5]_write_address, XC01_q[5]_read_address);


--XC11_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[5] at EC2_1_W4
XC11_q[5]_data_in = TE1_MASTERHWDATA[5];
XC11_q[5]_write_enable = K1_i11980;
XC11_q[5]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[5]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[5]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[5] = MEMORY_SEGMENT(XC11_q[5]_data_in, XC11_q[5]_write_enable, XC11_q[5]_clock_0, , , , , , VCC, XC11_q[5]_write_address, XC11_q[5]_read_address);


--XC01_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[6] at EC1_1_Z4
XC01_q[6]_data_in = TE1_MASTERHWDATA[6];
XC01_q[6]_write_enable = K1_i11919;
XC01_q[6]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[6]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[6]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[6] = MEMORY_SEGMENT(XC01_q[6]_data_in, XC01_q[6]_write_enable, XC01_q[6]_clock_0, , , , , , VCC, XC01_q[6]_write_address, XC01_q[6]_read_address);


--XC11_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[6] at EC4_1_W4
XC11_q[6]_data_in = TE1_MASTERHWDATA[6];
XC11_q[6]_write_enable = K1_i11980;
XC11_q[6]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[6]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[6]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[6] = MEMORY_SEGMENT(XC11_q[6]_data_in, XC11_q[6]_write_enable, XC11_q[6]_clock_0, , , , , , VCC, XC11_q[6]_write_address, XC11_q[6]_read_address);


--XC01_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[7] at EC2_1_O4
XC01_q[7]_data_in = TE1_MASTERHWDATA[7];
XC01_q[7]_write_enable = K1_i11919;
XC01_q[7]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[7]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[7]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[7] = MEMORY_SEGMENT(XC01_q[7]_data_in, XC01_q[7]_write_enable, XC01_q[7]_clock_0, , , , , , VCC, XC01_q[7]_write_address, XC01_q[7]_read_address);


--XC11_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[7] at EC2_1_V4
XC11_q[7]_data_in = TE1_MASTERHWDATA[7];
XC11_q[7]_write_enable = K1_i11980;
XC11_q[7]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[7]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[7]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[7] = MEMORY_SEGMENT(XC11_q[7]_data_in, XC11_q[7]_write_enable, XC11_q[7]_clock_0, , , , , , VCC, XC11_q[7]_write_address, XC11_q[7]_read_address);


--BE1L66Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21 at LC5_11_P2
--operation mode is normal

BE1L66Q_lut_out = BE1L56Q & BE1L66Q & !BE1L26 # !BE1L56Q & (WD1_ATWDTrigger_A_sig # BE1L66Q & !BE1L26);
BE1L66Q = DFFE(BE1L66Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE2L76Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21 at LC5_7_V2
--operation mode is normal

BE2L76Q_lut_out = BE2L76Q & (WD1_ATWDTrigger_B_sig & !BE2L66Q # !BE2L46) # !BE2L76Q & WD1_ATWDTrigger_B_sig & !BE2L66Q;
BE2L76Q = DFFE(BE2L76Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE1L56 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~74 at LC8_11_O4
--operation mode is normal

EE1L56 = EE1L813Q # EE1L323Q # EE1L023Q # !EE1L322;


--EE2L56 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~461 at LC6_6_R4
--operation mode is normal

EE2L56 = EE2L423Q & EE2_channel[0];


--XC01_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[8] at EC4_1_O4
XC01_q[8]_data_in = TE1_MASTERHWDATA[8];
XC01_q[8]_write_enable = K1_i11919;
XC01_q[8]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[8]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[8]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[8] = MEMORY_SEGMENT(XC01_q[8]_data_in, XC01_q[8]_write_enable, XC01_q[8]_clock_0, , , , , , VCC, XC01_q[8]_write_address, XC01_q[8]_read_address);


--XC11_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[8] at EC4_1_V4
XC11_q[8]_data_in = TE1_MASTERHWDATA[8];
XC11_q[8]_write_enable = K1_i11980;
XC11_q[8]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[8]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[8]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[8] = MEMORY_SEGMENT(XC11_q[8]_data_in, XC11_q[8]_write_enable, XC11_q[8]_clock_0, , , , , , VCC, XC11_q[8]_write_address, XC11_q[8]_read_address);


--EE2L66 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~464 at LC2_6_R4
--operation mode is normal

EE2L66 = EE2L423Q & EE2_channel[1];


--XC01_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[9] at EC1_1_O4
XC01_q[9]_data_in = TE1_MASTERHWDATA[9];
XC01_q[9]_write_enable = K1_i11919;
XC01_q[9]_clock_0 = GLOBAL(KE1_outclock0);
XC01_q[9]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC01_q[9]_read_address = RD_ADDR(EE1_readout_cnt[0], EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1]);
XC01_q[9] = MEMORY_SEGMENT(XC01_q[9]_data_in, XC01_q[9]_write_enable, XC01_q[9]_clock_0, , , , , , VCC, XC01_q[9]_write_address, XC01_q[9]_read_address);


--XC11_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[9] at EC1_1_V4
XC11_q[9]_data_in = TE1_MASTERHWDATA[9];
XC11_q[9]_write_enable = K1_i11980;
XC11_q[9]_clock_0 = GLOBAL(KE1_outclock0);
XC11_q[9]_write_address = WR_ADDR(LE1L53Q, LE1L63Q, LE1L73Q, LE1L83Q, LE1L93Q, LE1L04Q, LE1L14Q, LE1L24Q, LE1L34Q);
XC11_q[9]_read_address = RD_ADDR(EE2_readout_cnt[0], EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1]);
XC11_q[9] = MEMORY_SEGMENT(XC11_q[9]_data_in, XC11_q[9]_write_enable, XC11_q[9]_clock_0, , , , , , VCC, XC11_q[9]_write_address, XC11_q[9]_read_address);


--VD1L643 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1390 at LC3_7_R2
--operation mode is normal

VD1L643 = (VD1L04 # VD1L14 # VD1L24 # VD1L93) & CASCADE(VD1L403);


--AE1_header_1.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[47] at LC9_3_N2
--operation mode is normal

AE1_header_1.timestamp[47]_lut_out = BE1_HEADER_data.timestamp[47]~reg0;
AE1_header_1.timestamp[47] = DFFE(AE1_header_1.timestamp[47]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[47] at LC4_3_N2
--operation mode is normal

AE1_header_0.timestamp[47]_lut_out = BE1_HEADER_data.timestamp[47]~reg0;
AE1_header_0.timestamp[47] = DFFE(AE1_header_0.timestamp[47]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L15 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~1064 at LC5_3_N2
--operation mode is normal

VD1L15 = AE1_header_1.timestamp[47] & (AE1_header_0.timestamp[47] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[47] & AE1_header_0.timestamp[47] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[47] at LC7_15_R2
--operation mode is normal

AE2_header_1.timestamp[47]_lut_out = BE2_HEADER_data.timestamp[47]~reg0;
AE2_header_1.timestamp[47] = DFFE(AE2_header_1.timestamp[47]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[47] at LC3_15_R2
--operation mode is normal

AE2_header_0.timestamp[47]_lut_out = BE2_HEADER_data.timestamp[47]~reg0;
AE2_header_0.timestamp[47] = DFFE(AE2_header_0.timestamp[47]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L25 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~1065 at LC8_15_R2
--operation mode is normal

VD1L25 = AE2_rd_ptr[0] & AE2_header_1.timestamp[47] # !AE2_rd_ptr[0] & AE2_header_0.timestamp[47];


--VD1L35 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~1066 at LC10_5_R2
--operation mode is normal

VD1L35 = VD1_AnB & VD1L15 # !VD1_AnB & VD1L25;


--XC5_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15] at EC1_1_P2
XC5_q[15]_data_in = ~GND;
XC5_q[15]_write_enable = AE1L821;
XC5_q[15]_clock_0 = GLOBAL(KE1_outclock1);
XC5_q[15]_write_address = WR_ADDR(P52_sload_path[1], P52_sload_path[2], P52_sload_path[3], P52_sload_path[4], P52_sload_path[5], P52_sload_path[6], P52_sload_path[7], AE1_wr_ptr[0]);
XC5_q[15]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE1_rd_ptr[0]);
XC5_q[15] = MEMORY_SEGMENT(XC5_q[15]_data_in, XC5_q[15]_write_enable, XC5_q[15]_clock_0, , , , , , VCC, XC5_q[15]_write_address, XC5_q[15]_read_address);


--XC9_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15] at EC6_1_V2
XC9_q[15]_data_in = ~GND;
XC9_q[15]_write_enable = AE2L821;
XC9_q[15]_clock_0 = GLOBAL(KE1_outclock1);
XC9_q[15]_write_address = WR_ADDR(P62_sload_path[1], P62_sload_path[2], P62_sload_path[3], P62_sload_path[4], P62_sload_path[5], P62_sload_path[6], P62_sload_path[7], AE2_wr_ptr[0]);
XC9_q[15]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], AE2_rd_ptr[0]);
XC9_q[15] = MEMORY_SEGMENT(XC9_q[15]_data_in, XC9_q[15]_write_enable, XC9_q[15]_clock_0, , , , , , VCC, XC9_q[15]_write_address, XC9_q[15]_read_address);


--VD1L45 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~1067 at LC9_5_R2
--operation mode is normal

VD1L45 = VD1_AnB & XC5_q[15] # !VD1_AnB & XC9_q[15];


--XC3_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15] at EC2_1_U2
XC3_q[15]_data_in = ~GND;
XC3_q[15]_write_enable = AE1_i932;
XC3_q[15]_clock_0 = GLOBAL(KE1_outclock1);
XC3_q[15]_write_address = WR_ADDR(EE1_readout_cnt[1], EE1_readout_cnt[2], EE1_readout_cnt[3], EE1_readout_cnt[4], EE1_readout_cnt[5], EE1_readout_cnt[6], EE1_channel[0], EE1_channel[1], AE1_wr_ptr[0]);
XC3_q[15]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE1_rd_ptr[0]);
XC3_q[15] = MEMORY_SEGMENT(XC3_q[15]_data_in, XC3_q[15]_write_enable, XC3_q[15]_clock_0, , , , , , VCC, XC3_q[15]_write_address, XC3_q[15]_read_address);


--XC7_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15] at EC3_1_Z2
XC7_q[15]_data_in = ~GND;
XC7_q[15]_write_enable = AE2_i932;
XC7_q[15]_clock_0 = GLOBAL(KE1_outclock1);
XC7_q[15]_write_address = WR_ADDR(EE2_readout_cnt[1], EE2_readout_cnt[2], EE2_readout_cnt[3], EE2_readout_cnt[4], EE2_readout_cnt[5], EE2_readout_cnt[6], EE2_channel[0], EE2_channel[1], AE2_wr_ptr[0]);
XC7_q[15]_read_address = RD_ADDR(VD1_rdaddr[0], VD1_rdaddr[1], VD1_rdaddr[2], VD1_rdaddr[3], VD1_rdaddr[4], VD1_rdaddr[5], VD1_rdaddr[6], VD1_rdaddr[7], AE2_rd_ptr[0]);
XC7_q[15] = MEMORY_SEGMENT(XC7_q[15]_data_in, XC7_q[15]_write_enable, XC7_q[15]_clock_0, , , , , , VCC, XC7_q[15]_write_address, XC7_q[15]_read_address);


--VD1L55 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~1068 at LC1_5_R2
--operation mode is normal

VD1L55 = VD1L205Q & (VD1_AnB & XC3_q[15] # !VD1_AnB & XC7_q[15]);


--VD1L65 is daq:inst_daq|mem_interface:inst_mem_interface|i1445~1069 at LC7_5_R2
--operation mode is normal

VD1L65 = VD1L105Q & VD1L45 # !VD1L105Q & (VD1L05 # VD1L55);


--VD1L382 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1522 at LC3_5_R2
--operation mode is normal

VD1L382 = !VD1L994Q & (VD1L005Q & VD1L35 # !VD1L005Q & VD1L65);


--AE1_header_1.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[15] at LC6_7_P2
--operation mode is normal

AE1_header_1.timestamp[15]_lut_out = BE1_HEADER_data.timestamp[15]~reg0;
AE1_header_1.timestamp[15] = DFFE(AE1_header_1.timestamp[15]_lut_out, GLOBAL(KE1_outclock1), , , AE1L58);


--AE1_header_0.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[15] at LC5_7_P2
--operation mode is normal

AE1_header_0.timestamp[15]_lut_out = BE1_HEADER_data.timestamp[15]~reg0;
AE1_header_0.timestamp[15] = DFFE(AE1_header_0.timestamp[15]_lut_out, GLOBAL(KE1_outclock1), , , AE1L32);


--VD1L482 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1523 at LC3_7_P2
--operation mode is normal

VD1L482 = AE1_header_1.timestamp[15] & (AE1_header_0.timestamp[15] # AE1_rd_ptr[0]) # !AE1_header_1.timestamp[15] & AE1_header_0.timestamp[15] & !AE1_rd_ptr[0];


--AE2_header_1.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[15] at LC8_8_P2
--operation mode is normal

AE2_header_1.timestamp[15]_lut_out = BE2_HEADER_data.timestamp[15]~reg0;
AE2_header_1.timestamp[15] = DFFE(AE2_header_1.timestamp[15]_lut_out, GLOBAL(KE1_outclock1), , , AE2L58);


--AE2_header_0.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[15] at LC10_8_P2
--operation mode is normal

AE2_header_0.timestamp[15]_lut_out = BE2_HEADER_data.timestamp[15]~reg0;
AE2_header_0.timestamp[15] = DFFE(AE2_header_0.timestamp[15]_lut_out, GLOBAL(KE1_outclock1), , , AE2L32);


--VD1L582 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1524 at LC9_8_P2
--operation mode is normal

VD1L582 = AE2_header_0.timestamp[15] & (AE2_header_1.timestamp[15] # !AE2_rd_ptr[0]) # !AE2_header_0.timestamp[15] & AE2_header_1.timestamp[15] & AE2_rd_ptr[0];


--VD1L682 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1525 at LC8_7_P2
--operation mode is normal

VD1L682 = VD1L994Q & (VD1_AnB & VD1L482 # !VD1_AnB & VD1L582);


--TD1L73 is daq:inst_daq|ahb_master:inst_ahb_master|i283~491 at LC5_5_R2
--operation mode is normal

TD1L73 = (VD1L792 # !VD1L894Q & (VD1L682 # VD1L382)) & CASCADE(TD1L83);


--K1_COMM_ctrl_local.tx_head[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[0] at LC3_15_G3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[0]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[0] # !K1L709 & K1_COMM_ctrl_local.tx_head[0]);
K1_COMM_ctrl_local.tx_head[0] = DFFE(K1_COMM_ctrl_local.tx_head[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L384 is slaveregister:inst_slaveregister|i4004~965 at LC8_15_G3
--operation mode is normal

K1L384 = !K1L945 & (LE1L63Q & K1_COMM_ctrl_local.tx_head[0] # !LE1L63Q & K1_COMM_ctrl_local.reboot_req);


--K1L484 is slaveregister:inst_slaveregister|i4004~966 at LC7_14_G1
--operation mode is normal

K1L484 = !LE1L53Q & (K1L884 # K1L384);


--T1_inst16[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[0] at LC4_16_G4
--operation mode is normal

T1_inst16[0]_lut_out = P91_q[0];
T1_inst16[0] = DFFE(T1_inst16[0]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1L584 is slaveregister:inst_slaveregister|i4004~967 at LC3_16_G4
--operation mode is normal

K1L584 = !K1L945 & (LE1L63Q & T1_inst16[0] # !LE1L63Q & R1_DOM_REBOOT);


--K1L684 is slaveregister:inst_slaveregister|i4004~968 at LC3_12_G1
--operation mode is normal

K1L684 = K1_i2132 & P7_sload_path[0] & !K1_i2300 # !K1_i2132 & P01_q[0];


--K1L784 is slaveregister:inst_slaveregister|i4004~969 at LC7_16_G4
--operation mode is normal

K1L784 = LE1L53Q & (K1L584 # K1L945 & K1L684);


--K1_COMPR_ctrl_local.ATWDa0thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0] at LC3_15_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[0]_lut_out = TE1_MASTERHWDATA[0];
K1_COMPR_ctrl_local.ATWDa0thres[0] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1_COMPR_ctrl_local.LASTonly is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly at LC10_16_G1
--operation mode is normal

K1_COMPR_ctrl_local.LASTonly_lut_out = TE1_MASTERHWDATA[1];
K1_COMPR_ctrl_local.LASTonly = DFFE(K1_COMPR_ctrl_local.LASTonly_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L181);


--K1L053 is slaveregister:inst_slaveregister|i3688~169 at LC2_15_G1
--operation mode is normal

K1L053 = K1_COMPR_ctrl_local.LASTonly & (K1_COMPR_ctrl_local.ATWDa0thres[0] # !LE1L63Q) # !K1_COMPR_ctrl_local.LASTonly & LE1L63Q & K1_COMPR_ctrl_local.ATWDa0thres[0];


--K1_COMPR_ctrl_local.ATWDa2thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0] at LC1_14_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[0]_lut_out = TE1_MASTERHWDATA[0];
K1_COMPR_ctrl_local.ATWDa2thres[0] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDb2thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0] at LC7_13_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[0]_lut_out = TE1_MASTERHWDATA[0];
K1_COMPR_ctrl_local.ATWDb2thres[0] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0] at LC8_13_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[0]_lut_out = TE1_MASTERHWDATA[0];
K1_COMPR_ctrl_local.ATWDb0thres[0] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L033 is slaveregister:inst_slaveregister|i3614~328 at LC4_13_G1
--operation mode is normal

K1L033 = K1_COMPR_ctrl_local.ATWDb0thres[0] & (K1_COMPR_ctrl_local.ATWDb2thres[0] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb0thres[0] & K1_COMPR_ctrl_local.ATWDb2thres[0] & LE1L53Q;


--K1L133 is slaveregister:inst_slaveregister|i3614~329 at LC6_13_G1
--operation mode is normal

K1L133 = K1L713 & !K1L413 & K1L203 & K1L033;


--K1L233 is slaveregister:inst_slaveregister|i3614~330 at LC4_14_G1
--operation mode is normal

K1L233 = K1L204 & !LE1L53Q & (K1L133 # K1L623) # !K1L204 & (K1L133 # K1L623);


--K1L153 is slaveregister:inst_slaveregister|i3688~170 at LC6_14_G1
--operation mode is normal

K1L153 = K1L053 & (K1L233 # !K1_i2775) # !K1L053 & K1_i2775 & K1L233;


--K1_COMM_ctrl_local.id[32] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32] at LC5_12_H1
--operation mode is normal

K1_COMM_ctrl_local.id[32]_lut_out = TE1_MASTERHWDATA[0];
K1_COMM_ctrl_local.id[32] = DFFE(K1_COMM_ctrl_local.id[32]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0] at LC2_14_G1
--operation mode is normal

K1_COMM_ctrl_local.id[0]_lut_out = TE1_MASTERHWDATA[0];
K1_COMM_ctrl_local.id[0] = DFFE(K1_COMM_ctrl_local.id[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L263 is slaveregister:inst_slaveregister|i3748~53 at LC5_14_G1
--operation mode is normal

K1L263 = LE1L53Q & (K1_COMM_ctrl_local.id[32] # !K1L974) # !LE1L53Q & K1_COMM_ctrl_local.id[0] & K1L974;


--K1L333 is slaveregister:inst_slaveregister|i3614~331 at LC3_14_G1
--operation mode is normal

K1L333 = K1L233 # K1_COMPR_ctrl_local.ATWDa2thres[0] & LE1L53Q & K1L204;


--K1L363 is slaveregister:inst_slaveregister|i3748~54 at LC8_14_G1
--operation mode is normal

K1L363 = K1L263 & (K1L974 # K1L333) # !K1L263 & K1L153 & !K1L974;


--K1L466 is slaveregister:inst_slaveregister|i4164~588 at LC10_14_G1
--operation mode is normal

K1L466 = (K1L784 # K1L484 # K1L363 & K1_i1663) & CASCADE(K1L366);


--K1L366 is slaveregister:inst_slaveregister|i4164~586 at LC9_14_G1
--operation mode is normal

K1L366 = !K1L003 & (LE1L83Q # !K1L545 # !K1L792);


--H1L092 is rate_meters:inst_rate_meters|RM_sn_data_int[0]~27 at LC10_6_K3
--operation mode is normal

H1L092 = !H1_sn_t_cnt[1] & !H1_sn_t_cnt[0] & H1_delay_bit & !P23_sload_path[15];


--H1_i598 is rate_meters:inst_rate_meters|i598 at LC9_6_K3
--operation mode is normal

H1_i598 = H1_delay_bit & !P23_sload_path[15];


--H1L692 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~57 at LC3_6_K3
--operation mode is normal

H1L692 = H1_sn_t_cnt[0] & H1_delay_bit & !P23_sload_path[15];


--H1_RM_daq_disc_old[0] is rate_meters:inst_rate_meters|RM_daq_disc_old[0] at LC10_9_Y1
--operation mode is normal

H1_RM_daq_disc_old[0]_lut_out = !WD1_discSPE_pulse & !WD1_discSPE_latch;
H1_RM_daq_disc_old[0] = DFFE(H1_RM_daq_disc_old[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--H1_i354 is rate_meters:inst_rate_meters|i354 at LC2_9_Y1
--operation mode is normal

H1_i354 = H1L68 & K1_RM_ctrl_local.rm_rate_enable[0] & (H1_RM_daq_disc_old[0] # WD1_i66);


--H1L76 is rate_meters:inst_rate_meters|i286~0 at LC10_16_T1
--operation mode is normal

H1L76 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[0];


--H1L001 is rate_meters:inst_rate_meters|i418~16 at LC10_9_U1
--operation mode is normal

H1L001 = H1_second_cnt[26] # !K1_RM_ctrl_local.rm_rate_enable[1] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1_RM_daq_disc_old[1] is rate_meters:inst_rate_meters|RM_daq_disc_old[1] at LC3_16_Y1
--operation mode is normal

H1_RM_daq_disc_old[1]_lut_out = !WD1_discMPE_latch & !WD1_discMPE_pulse;
H1_RM_daq_disc_old[1] = DFFE(H1_RM_daq_disc_old[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--H1_i289 is rate_meters:inst_rate_meters|i289 at LC6_16_Y1
--operation mode is normal

H1_i289 = H1L07 & K1_RM_ctrl_local.rm_rate_enable[1] & (H1_RM_daq_disc_old[1] # WD1_i78);


--H1L53 is rate_meters:inst_rate_meters|i222~0 at LC2_4_I3
--operation mode is normal

H1L53 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[0];


--H1L43 is rate_meters:inst_rate_meters|i221~0 at LC7_10_N1
--operation mode is normal

H1L43 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[1];


--K1L355 is slaveregister:inst_slaveregister|i4099~318 at LC1_13_I4
--operation mode is normal

K1L355 = LE1L83Q & !K1L003 # !LE1L83Q & (!K1L545 # !K1L792);


--K1_COMM_ctrl_local.tx_head[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[1] at LC6_10_I1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[1]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[1] # !K1L709 & K1_COMM_ctrl_local.tx_head[1]);
K1_COMM_ctrl_local.tx_head[1] = DFFE(K1_COMM_ctrl_local.tx_head[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L455 is slaveregister:inst_slaveregister|i4099~319 at LC3_13_I4
--operation mode is normal

K1L455 = LE1L63Q & !LE1L53Q & K1_COMM_ctrl_local.tx_head[1];


--T1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst50~34 at LC9_13_I4
--operation mode is normal

T1L62 = FD1L36Q & (P22_pre_out[15] # P22_pre_out[14] # VB6L81);


--K1L555 is slaveregister:inst_slaveregister|i4099~321 at LC2_13_I4
--operation mode is normal

K1L555 = (K1L455 # T1L62 & K1L304 & R1_SND_DAT) & CASCADE(K1L355);


--K1_COMPR_ctrl_local.ATWDa2thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[1] at LC3_8_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[1]_lut_out = TE1_MASTERHWDATA[1];
K1_COMPR_ctrl_local.ATWDa2thres[1] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa0thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[1] at LC9_15_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[1]_lut_out = TE1_MASTERHWDATA[1];
K1_COMPR_ctrl_local.ATWDa0thres[1] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L404 is slaveregister:inst_slaveregister|i3811~522 at LC1_15_G1
--operation mode is normal

K1L404 = K1_COMPR_ctrl_local.ATWDa2thres[1] & (LE1L53Q # K1_COMPR_ctrl_local.ATWDa0thres[1]) # !K1_COMPR_ctrl_local.ATWDa2thres[1] & !LE1L53Q & K1_COMPR_ctrl_local.ATWDa0thres[1];


--K1L504 is slaveregister:inst_slaveregister|i3811~523 at LC3_11_G1
--operation mode is normal

K1L504 = P9_pre_out[1] & (P7_sload_path[1] # !LE1L53Q) # !P9_pre_out[1] & LE1L53Q & P7_sload_path[1];


--K1L604 is slaveregister:inst_slaveregister|i3811~524 at LC2_11_G1
--operation mode is normal

K1L604 = K1_i2300 & K1L404 & K1L204 # !K1_i2300 & K1L504;


--K1_COMM_ctrl_local.id[33] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[33] at LC4_4_H1
--operation mode is normal

K1_COMM_ctrl_local.id[33]_lut_out = TE1_MASTERHWDATA[1];
K1_COMM_ctrl_local.id[33] = DFFE(K1_COMM_ctrl_local.id[33]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[1] at LC3_3_H1
--operation mode is normal

K1_COMM_ctrl_local.id[1]_lut_out = TE1_MASTERHWDATA[1];
K1_COMM_ctrl_local.id[1] = DFFE(K1_COMM_ctrl_local.id[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L704 is slaveregister:inst_slaveregister|i3811~525 at LC5_3_H1
--operation mode is normal

K1L704 = K1_COMM_ctrl_local.id[1] & (K1_COMM_ctrl_local.id[33] # !LE1L53Q) # !K1_COMM_ctrl_local.id[1] & LE1L53Q & K1_COMM_ctrl_local.id[33];


--K1L804 is slaveregister:inst_slaveregister|i3811~526 at LC4_11_G1
--operation mode is normal

K1L804 = K1L704 & K1L974 & (K1_i1663 # K1L903);


--K1L904 is slaveregister:inst_slaveregister|i3811~527 at LC9_11_G1
--operation mode is normal

K1L904 = K1_i2300 & !K1L974 & (K1L304 # K1_i2775);

--K1L014 is slaveregister:inst_slaveregister|i3811~531 at LC9_11_G1
--operation mode is normal

K1L014 = K1_i2300 & !K1L974 & (K1L304 # K1_i2775);


--K1_COMPR_ctrl_local.ATWDb2thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[1] at LC10_9_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[1]_lut_out = TE1_MASTERHWDATA[1];
K1_COMPR_ctrl_local.ATWDb2thres[1] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[1] at LC6_9_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[1]_lut_out = TE1_MASTERHWDATA[1];
K1_COMPR_ctrl_local.ATWDb0thres[1] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L423 is slaveregister:inst_slaveregister|i3588~157 at LC5_11_G1
--operation mode is normal

K1L423 = K1_COMPR_ctrl_local.ATWDb0thres[1] & (K1_COMPR_ctrl_local.ATWDb2thres[1] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb0thres[1] & LE1L53Q & K1_COMPR_ctrl_local.ATWDb2thres[1];


--K1L523 is slaveregister:inst_slaveregister|i3588~158 at LC6_11_G1
--operation mode is normal

K1L523 = K1L623 # !K1_i2768 & K1L713 & K1L423;


--K1L514 is slaveregister:inst_slaveregister|i3907~543 at LC8_11_G1
--operation mode is normal

K1L514 = (K1L604 # K1L804 # K1L904 & K1L523) & CASCADE(K1L314);


--K1L314 is slaveregister:inst_slaveregister|i3907~540 at LC7_11_G1
--operation mode is normal

K1L314 = K1_i1663 # LE1L63Q & (LE1L73Q # !LE1L53Q) # !LE1L63Q & !LE1L73Q;


--K1L614 is slaveregister:inst_slaveregister|i3907~544 at LC5_7_A1
--operation mode is normal

K1L614 = (!LE1L63Q & LE1L73Q & !K1_i1663) & CASCADE(K1L414);


--K1_COMM_ctrl_local.rx_tail[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[1] at LC10_7_A1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[1]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[1] # !K1L809 & K1_COMM_ctrl_local.rx_tail[1]);
K1_COMM_ctrl_local.rx_tail[1] = DFFE(K1_COMM_ctrl_local.rx_tail[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L414 is slaveregister:inst_slaveregister|i3907~542 at LC4_7_A1
--operation mode is normal

K1L414 = K1_COMM_ctrl_local.rx_tail[1] & (P01_q[1] # !LE1L53Q) # !K1_COMM_ctrl_local.rx_tail[1] & P01_q[1] & LE1L53Q;


--K1_COMM_ctrl_local.tx_packet_ready is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_packet_ready at LC3_8_I2
--operation mode is normal

K1_COMM_ctrl_local.tx_packet_ready_lut_out = K1L652 & K1L509 & (LE1L34Q # !K1L372);
K1_COMM_ctrl_local.tx_packet_ready = DFFE(K1_COMM_ctrl_local.tx_packet_ready_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--T1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst44 at LC5_8_I2
--operation mode is normal

T1_inst44_lut_out = K1_COMM_ctrl_local.tx_packet_ready;
T1_inst44 = DFFE(T1_inst44_lut_out, GLOBAL(KE1_outclock0), , , );


--T1_inst46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst46 at LC10_8_I2
--operation mode is normal

T1_inst46 = !T1_inst44 & K1_COMM_ctrl_local.tx_packet_ready;


--T1_inst48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst48 at LC7_12_I4
--operation mode is normal

T1_inst48 = T1_inst46 $ (R1_SND_DAT & FD1L36Q & VB6L1);


--H1L66 is rate_meters:inst_rate_meters|i285~0 at LC5_13_T1
--operation mode is normal

H1L66 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[1];


--H1_RM_sn_data[2] is rate_meters:inst_rate_meters|RM_sn_data[2] at LC9_15_A3
--operation mode is normal

H1_RM_sn_data[2]_lut_out = H1_RM_sn_data_int[2];
H1_RM_sn_data[2] = DFFE(H1_RM_sn_data[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L294 is slaveregister:inst_slaveregister|i4066~362 at LC10_15_A3
--operation mode is normal

K1L294 = H1_RM_sn_data[2] & LE1L53Q & LE1L83Q & K1L003;


--K1L394 is slaveregister:inst_slaveregister|i4066~363 at LC6_16_A1
--operation mode is normal

K1L394 = !LE1L53Q & K1_i1504 & (LE1L63Q # K1L945);


--K1_COMM_ctrl_local.rx_tail[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[2] at LC3_12_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[2]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[2] # !K1L809 & K1_COMM_ctrl_local.rx_tail[2]);
K1_COMM_ctrl_local.rx_tail[2] = DFFE(K1_COMM_ctrl_local.rx_tail[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L494 is slaveregister:inst_slaveregister|i4066~364 at LC5_12_M1
--operation mode is normal

K1L494 = !LE1L63Q & LE1L73Q & K1_COMM_ctrl_local.rx_tail[2] & !K1_i1663;


--K1_COMM_ctrl_local.tx_head[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[2] at LC7_16_A1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[2]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[2] # !K1L709 & K1_COMM_ctrl_local.tx_head[2]);
K1_COMM_ctrl_local.tx_head[2] = DFFE(K1_COMM_ctrl_local.tx_head[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L594 is slaveregister:inst_slaveregister|i4066~365 at LC10_16_A1
--operation mode is normal

K1L594 = K1L394 & (K1L494 # K1_COMM_ctrl_local.tx_head[2] & !K1_i1947);


--K1L097 is slaveregister:inst_slaveregister|i4322~428 at LC3_15_A3
--operation mode is normal

K1L097 = (K1L105 # K1L594 # K1L294 # K1L205) & CASCADE(K1L987);


--K1L987 is slaveregister:inst_slaveregister|i4322~427 at LC2_15_A3
--operation mode is normal

K1L987 = K1_i1240 & K1_i1427 & K1_i763 & K1L218;


--H1L33 is rate_meters:inst_rate_meters|i220~0 at LC9_10_N1
--operation mode is normal

H1L33 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[2];


--H1L56 is rate_meters:inst_rate_meters|i284~0 at LC8_16_T1
--operation mode is normal

H1L56 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[2];


--H1L46 is rate_meters:inst_rate_meters|i283~0 at LC1_4_T1
--operation mode is normal

H1L46 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[3];


--H1L23 is rate_meters:inst_rate_meters|i219~0 at LC6_10_N1
--operation mode is normal

H1L23 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[3];


--K1L609 is slaveregister:inst_slaveregister|i10796~13 at LC5_10_H1
--operation mode is normal

K1L609 = !LE1L53Q & LE1L73Q & !LE1L63Q & !K1_i1663;


--H1L36 is rate_meters:inst_rate_meters|i282~0 at LC8_4_T1
--operation mode is normal

H1L36 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[4];


--H1L13 is rate_meters:inst_rate_meters|i218~0 at LC6_3_N3
--operation mode is normal

H1L13 = P92_q[4] & !K1_RM_ctrl_local.rm_rate_enable[1];


--H1L592 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~23 at LC6_6_K3
--operation mode is normal

H1L592 = !H1_sn_t_cnt[1] & H1_sn_t_cnt[0] & H1_delay_bit & !P23_sload_path[15];


--K1L187 is slaveregister:inst_slaveregister|i4321~605 at LC8_5_M3
--operation mode is normal

K1L187 = K1_i763 & K1L218 & (LE1L83Q # !K1L003);


--K1_COMM_ctrl_local.rx_tail[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[5] at LC9_8_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[5]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[5] # !K1L809 & K1_COMM_ctrl_local.rx_tail[5]);
K1_COMM_ctrl_local.rx_tail[5] = DFFE(K1_COMM_ctrl_local.rx_tail[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L615 is slaveregister:inst_slaveregister|i4095~952 at LC4_8_M1
--operation mode is normal

K1L615 = P01_q[5] & (LE1L53Q # K1_COMM_ctrl_local.rx_tail[5]) # !P01_q[5] & !LE1L53Q & K1_COMM_ctrl_local.rx_tail[5];


--K1L715 is slaveregister:inst_slaveregister|i4095~953 at LC5_8_M1
--operation mode is normal

K1L715 = !K1_i1663 & LE1L73Q & !LE1L63Q & K1L615;


--T1_inst16[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[5] at LC9_14_A3
--operation mode is normal

T1_inst16[5]_lut_out = P91_q[5];
T1_inst16[5] = DFFE(T1_inst16[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[5] at LC5_15_G3
--operation mode is normal

K1_COMM_ctrl_local.tx_head[5]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[5] # !K1L709 & K1_COMM_ctrl_local.tx_head[5]);
K1_COMM_ctrl_local.tx_head[5] = DFFE(K1_COMM_ctrl_local.tx_head[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L815 is slaveregister:inst_slaveregister|i4095~954 at LC7_15_G3
--operation mode is normal

K1L815 = K1_COMM_ctrl_local.tx_head[5] & (T1_inst16[5] # !LE1L53Q) # !K1_COMM_ctrl_local.tx_head[5] & T1_inst16[5] & LE1L53Q;


--K1L915 is slaveregister:inst_slaveregister|i4095~955 at LC4_5_M3
--operation mode is normal

K1L915 = K1L715 # !K1L945 & LE1L63Q & K1L815;


--K1_COMM_ctrl_local.id[37] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[37] at LC7_4_H1
--operation mode is normal

K1_COMM_ctrl_local.id[37]_lut_out = TE1_MASTERHWDATA[5];
K1_COMM_ctrl_local.id[37] = DFFE(K1_COMM_ctrl_local.id[37]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[5] at LC5_9_M2
--operation mode is normal

K1_COMM_ctrl_local.id[5]_lut_out = TE1_MASTERHWDATA[5];
K1_COMM_ctrl_local.id[5] = DFFE(K1_COMM_ctrl_local.id[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L673 is slaveregister:inst_slaveregister|i3807~667 at LC7_14_B1
--operation mode is normal

K1L673 = LE1L53Q & K1_COMM_ctrl_local.id[37] # !LE1L53Q & K1_COMM_ctrl_local.id[5];


--K1L773 is slaveregister:inst_slaveregister|i3807~668 at LC5_14_B1
--operation mode is normal

K1L773 = LE1L53Q & P7_sload_path[5] # !LE1L53Q & P9_pre_out[5];


--K1L873 is slaveregister:inst_slaveregister|i3807~669 at LC6_14_B1
--operation mode is normal

K1L873 = K1_i2300 & K1L974 & K1L673 # !K1_i2300 & K1L773;


--K1_COMPR_ctrl_local.ATWDa2thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[5] at LC10_14_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[5]_lut_out = TE1_MASTERHWDATA[5];
K1_COMPR_ctrl_local.ATWDa2thres[5] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa0thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[5] at LC3_16_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[5]_lut_out = TE1_MASTERHWDATA[5];
K1_COMPR_ctrl_local.ATWDa0thres[5] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L973 is slaveregister:inst_slaveregister|i3807~670 at LC8_14_B1
--operation mode is normal

K1L973 = K1L204 & (LE1L53Q & K1_COMPR_ctrl_local.ATWDa2thres[5] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDa0thres[5]);


--K1L083 is slaveregister:inst_slaveregister|i3807~671 at LC2_14_B1
--operation mode is normal

K1L083 = K1L873 # K1L693 & (K1L183 # K1L973);


--K1L025 is slaveregister:inst_slaveregister|i4095~956 at LC2_5_M3
--operation mode is normal

K1L025 = K1L405 & (K1L915 # K1L083 & K1L184);


--H1_RM_rate_MPE[5] is rate_meters:inst_rate_meters|RM_rate_MPE[5] at LC7_5_M3
--operation mode is normal

H1_RM_rate_MPE[5]_lut_out = P92_q[5];
H1_RM_rate_MPE[5] = DFFE(H1_RM_rate_MPE[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L125 is slaveregister:inst_slaveregister|i4095~957 at LC5_5_M3
--operation mode is normal

K1L125 = H1_RM_rate_MPE[5] & K1L792 & !LE1L83Q & K1L545;


--H1_RM_sn_data[5] is rate_meters:inst_rate_meters|RM_sn_data[5] at LC5_9_K3
--operation mode is normal

H1_RM_sn_data[5]_lut_out = H1_RM_sn_data_int[5];
H1_RM_sn_data[5] = DFFE(H1_RM_sn_data[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L225 is slaveregister:inst_slaveregister|i4095~958 at LC6_5_M3
--operation mode is normal

K1L225 = !LE1L63Q & H1_RM_sn_data[5] & LE1L83Q & K1L792;


--K1L445 is slaveregister:inst_slaveregister|i4097~1028 at LC10_5_M3
--operation mode is normal

K1L445 = !K1L945 & !LE1L63Q & (!LE1L83Q # !K1L792);


--K1L325 is slaveregister:inst_slaveregister|i4095~959 at LC3_5_M3
--operation mode is normal

K1L325 = K1L225 # K1L445 & (X1L221 # X1L121);


--K1L077 is slaveregister:inst_slaveregister|i4319~601 at LC9_5_M3
--operation mode is normal

K1L077 = (K1L025 # K1L125 # LE1L53Q & K1L325) & CASCADE(K1L187);


--H1L26 is rate_meters:inst_rate_meters|i281~0 at LC3_6_T1
--operation mode is normal

H1L26 = P03_q[5] & !K1_RM_ctrl_local.rm_rate_enable[0];


--K1L766 is slaveregister:inst_slaveregister|i4166~230 at LC8_7_I3
--operation mode is normal

K1L766 = !LE1L83Q & K1L792 & LE1L53Q & !LE1L63Q;

--K1L276 is slaveregister:inst_slaveregister|i4166~236 at LC8_7_I3
--operation mode is normal

K1L276 = !LE1L83Q & K1L792 & LE1L53Q & !LE1L63Q;


--H1_RM_rate_SPE[6] is rate_meters:inst_rate_meters|RM_rate_SPE[6] at LC2_8_T1
--operation mode is normal

H1_RM_rate_SPE[6]_lut_out = P03_q[6];
H1_RM_rate_SPE[6] = DFFE(H1_RM_rate_SPE[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L467 is slaveregister:inst_slaveregister|i4318~199 at LC9_7_I3
--operation mode is normal

K1L467 = (H1_RM_rate_SPE[6] & (K1_i910 # LE1L73Q # !K1L082)) & CASCADE(K1L276);


--R1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_OFF~29 at LC2_16_G4
--operation mode is normal

R1L71 = U1L81Q # R1_COM_OFF & (!R1_SND_IDLE # !FD1L36Q);


--H1L92 is rate_meters:inst_rate_meters|i216~0 at LC3_8_U1
--operation mode is normal

H1L92 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[6];


--K1L823 is slaveregister:inst_slaveregister|i3589~182 at LC3_11_I1
--operation mode is normal

K1L823 = (!LE1L54Q & !LE1L44Q & LE1L83Q & !LE1L64Q) & CASCADE(K1L923);


--K1_CS_ctrl_local.CS_time[7] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[7] at LC2_1_H3
--operation mode is normal

K1_CS_ctrl_local.CS_time[7]_lut_out = TE1_MASTERHWDATA[7];
K1_CS_ctrl_local.CS_time[7] = DFFE(K1_CS_ctrl_local.CS_time[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L357 is slaveregister:inst_slaveregister|i4317~517 at LC5_1_H3
--operation mode is normal

K1L357 = K1_i763 & K1L092 & K1_CS_ctrl_local.CS_time[7] # !K1_i763 & P23_sload_path[39];


--K1L457 is slaveregister:inst_slaveregister|i4317~518 at LC7_1_H3
--operation mode is normal

K1L457 = LE1L53Q & K1L357 # !LE1L53Q & !K1_i763 & P23_sload_path[7];


--K1_COMM_ctrl_local.rx_tail[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[7] at LC3_13_A1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[7]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[7] # !K1L809 & K1_COMM_ctrl_local.rx_tail[7]);
K1_COMM_ctrl_local.rx_tail[7] = DFFE(K1_COMM_ctrl_local.rx_tail[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L964 is slaveregister:inst_slaveregister|i3933~1038 at LC6_13_A1
--operation mode is normal

K1L964 = LE1L53Q & P01_q[7] # !LE1L53Q & K1_COMM_ctrl_local.rx_tail[7];


--K1L074 is slaveregister:inst_slaveregister|i3933~1039 at LC6_10_H1
--operation mode is normal

K1L074 = K1L964 & !K1_i1663 & !LE1L63Q & LE1L73Q;


--T1_inst16[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[7] at LC8_9_A3
--operation mode is normal

T1_inst16[7]_lut_out = P91_q[7];
T1_inst16[7] = DFFE(T1_inst16[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[7] at LC8_13_A1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[7]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[7] # !K1L709 & K1_COMM_ctrl_local.tx_head[7]);
K1_COMM_ctrl_local.tx_head[7] = DFFE(K1_COMM_ctrl_local.tx_head[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L174 is slaveregister:inst_slaveregister|i3933~1040 at LC9_9_A3
--operation mode is normal

K1L174 = T1_inst16[7] & (LE1L53Q # K1_COMM_ctrl_local.tx_head[7]) # !T1_inst16[7] & !LE1L53Q & K1_COMM_ctrl_local.tx_head[7];


--K1L274 is slaveregister:inst_slaveregister|i3933~1041 at LC1_10_H1
--operation mode is normal

K1L274 = K1L074 # LE1L63Q & K1L174 & !K1L945;


--K1L374 is slaveregister:inst_slaveregister|i3933~1042 at LC10_10_H1
--operation mode is normal

K1L374 = P9_pre_out[7] & (P7_sload_path[7] # !LE1L53Q) # !P9_pre_out[7] & LE1L53Q & P7_sload_path[7];


--K1_COMM_ctrl_local.id[39] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[39] at LC3_4_H1
--operation mode is normal

K1_COMM_ctrl_local.id[39]_lut_out = TE1_MASTERHWDATA[7];
K1_COMM_ctrl_local.id[39] = DFFE(K1_COMM_ctrl_local.id[39]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[7] at LC8_10_I2
--operation mode is normal

K1_COMM_ctrl_local.id[7]_lut_out = TE1_MASTERHWDATA[7];
K1_COMM_ctrl_local.id[7] = DFFE(K1_COMM_ctrl_local.id[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L474 is slaveregister:inst_slaveregister|i3933~1043 at LC9_10_H1
--operation mode is normal

K1L474 = K1_COMM_ctrl_local.id[7] & (K1_COMM_ctrl_local.id[39] # !LE1L53Q) # !K1_COMM_ctrl_local.id[7] & LE1L53Q & K1_COMM_ctrl_local.id[39];


--K1_COMPR_ctrl_local.ATWDb2thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[7] at LC8_7_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[7]_lut_out = TE1_MASTERHWDATA[7];
K1_COMPR_ctrl_local.ATWDb2thres[7] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[7] at LC3_7_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[7]_lut_out = TE1_MASTERHWDATA[7];
K1_COMPR_ctrl_local.ATWDb0thres[7] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L574 is slaveregister:inst_slaveregister|i3933~1044 at LC2_7_H1
--operation mode is normal

K1L574 = LE1L53Q & K1_COMPR_ctrl_local.ATWDb2thres[7] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDb0thres[7];


--K1L674 is slaveregister:inst_slaveregister|i3933~1045 at LC7_10_H1
--operation mode is normal

K1L674 = K1L974 & K1L474 # !K1L974 & K1L574 & K1L883;


--K1_COMPR_ctrl_local.ATWDa2thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[7] at LC3_1_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[7]_lut_out = TE1_MASTERHWDATA[7];
K1_COMPR_ctrl_local.ATWDa2thres[7] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa0thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[7] at LC8_4_H1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[7]_lut_out = TE1_MASTERHWDATA[7];
K1_COMPR_ctrl_local.ATWDa0thres[7] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L774 is slaveregister:inst_slaveregister|i3933~1046 at LC8_10_H1
--operation mode is normal

K1L774 = K1L204 & (LE1L53Q & K1_COMPR_ctrl_local.ATWDa2thres[7] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDa0thres[7]);


--K1L874 is slaveregister:inst_slaveregister|i3933~1047 at LC3_10_H1
--operation mode is normal

K1L874 = K1_i2300 & (K1L674 # K1L774) # !K1_i2300 & K1L374;


--K1L775 is slaveregister:inst_slaveregister|i4125~446 at LC4_10_H1
--operation mode is normal

K1L775 = K1L575 & (K1L274 # K1L184 & K1L874);


--H1_RM_rate_SPE[7] is rate_meters:inst_rate_meters|RM_rate_SPE[7] at LC2_1_K3
--operation mode is normal

H1_RM_rate_SPE[7]_lut_out = P03_q[7];
H1_RM_rate_SPE[7] = DFFE(H1_RM_rate_SPE[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L875 is slaveregister:inst_slaveregister|i4125~447 at LC6_1_K3
--operation mode is normal

K1L875 = K1L003 & H1_RM_rate_SPE[7] & LE1L53Q & !LE1L83Q;


--H1_RM_sn_data[7] is rate_meters:inst_rate_meters|RM_sn_data[7] at LC5_1_K3
--operation mode is normal

H1_RM_sn_data[7]_lut_out = H1_RM_sn_data_int[7];
H1_RM_sn_data[7] = DFFE(H1_RM_sn_data[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L975 is slaveregister:inst_slaveregister|i4125~448 at LC8_1_K3
--operation mode is normal

K1L975 = K1L003 & H1_RM_sn_data[7] & LE1L53Q & LE1L83Q;


--H1_RM_rate_MPE[7] is rate_meters:inst_rate_meters|RM_rate_MPE[7] at LC3_8_N1
--operation mode is normal

H1_RM_rate_MPE[7]_lut_out = P92_q[7];
H1_RM_rate_MPE[7] = DFFE(H1_RM_rate_MPE[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L085 is slaveregister:inst_slaveregister|i4125~449 at LC4_1_K3
--operation mode is normal

K1L085 = K1L975 # K1L875 # K1L675 & H1_RM_rate_MPE[7];


--K1L978 is slaveregister:inst_slaveregister|i4509~69 at LC4_1_H3
--operation mode is normal

K1L978 = (K1L457 # K1L847 & (K1L775 # K1L085)) & CASCADE(K1L988);


--H1L95 is rate_meters:inst_rate_meters|i278~0 at LC3_3_T1
--operation mode is normal

H1L95 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[8];


--H1L103 is rate_meters:inst_rate_meters|RM_sn_data_int[8]~19 at LC2_6_K3
--operation mode is normal

H1L103 = H1_sn_t_cnt[1] & !H1_sn_t_cnt[0] & H1_delay_bit & !P23_sload_path[15];


--H1L72 is rate_meters:inst_rate_meters|i214~0 at LC5_12_Y1
--operation mode is normal

H1L72 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[8];


--K1_COMM_ctrl_local.rx_tail[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[9] at LC7_13_A1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[9]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[9] # !K1L809 & K1_COMM_ctrl_local.rx_tail[9]);
K1_COMM_ctrl_local.rx_tail[9] = DFFE(K1_COMM_ctrl_local.rx_tail[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L554 is slaveregister:inst_slaveregister|i3931~611 at LC5_10_A3
--operation mode is normal

K1L554 = P01_q[9] & (LE1L53Q # K1_COMM_ctrl_local.rx_tail[9]) # !P01_q[9] & !LE1L53Q & K1_COMM_ctrl_local.rx_tail[9];


--K1L654 is slaveregister:inst_slaveregister|i3931~612 at LC4_10_A3
--operation mode is normal

K1L654 = LE1L73Q & !K1_i1663 & !LE1L63Q & K1L554;


--T1_inst16[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[9] at LC3_9_A3
--operation mode is normal

T1_inst16[9]_lut_out = P91_q[9];
T1_inst16[9] = DFFE(T1_inst16[9]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[9] at LC9_13_A1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[9]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[9] # !K1L709 & K1_COMM_ctrl_local.tx_head[9]);
K1_COMM_ctrl_local.tx_head[9] = DFFE(K1_COMM_ctrl_local.tx_head[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L754 is slaveregister:inst_slaveregister|i3931~613 at LC1_9_A3
--operation mode is normal

K1L754 = K1_COMM_ctrl_local.tx_head[9] & (T1_inst16[9] # !LE1L53Q) # !K1_COMM_ctrl_local.tx_head[9] & LE1L53Q & T1_inst16[9];


--K1L854 is slaveregister:inst_slaveregister|i3931~614 at LC2_10_A3
--operation mode is normal

K1L854 = K1L654 # LE1L63Q & !K1L945 & K1L754;


--K1_COMPR_ctrl_local.ATWDa2thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[9] at LC4_6_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[9]_lut_out = TE1_MASTERHWDATA[9];
K1_COMPR_ctrl_local.ATWDa2thres[9] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa0thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[9] at LC10_6_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[9]_lut_out = TE1_MASTERHWDATA[9];
K1_COMPR_ctrl_local.ATWDa0thres[9] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L463 is slaveregister:inst_slaveregister|i3803~517 at LC5_6_B1
--operation mode is normal

K1L463 = K1_COMPR_ctrl_local.ATWDa0thres[9] & (K1_COMPR_ctrl_local.ATWDa2thres[9] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDa0thres[9] & LE1L53Q & K1_COMPR_ctrl_local.ATWDa2thres[9];


--K1L563 is slaveregister:inst_slaveregister|i3803~518 at LC9_6_B1
--operation mode is normal

K1L563 = LE1L53Q & P7_sload_path[9] # !LE1L53Q & P9_pre_out[9];


--K1L663 is slaveregister:inst_slaveregister|i3803~519 at LC8_6_B1
--operation mode is normal

K1L663 = K1_i2300 & K1L204 & K1L463 # !K1_i2300 & K1L563;


--K1_COMM_ctrl_local.id[41] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[41] at LC8_12_H1
--operation mode is normal

K1_COMM_ctrl_local.id[41]_lut_out = TE1_MASTERHWDATA[9];
K1_COMM_ctrl_local.id[41] = DFFE(K1_COMM_ctrl_local.id[41]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[9] at LC6_12_A1
--operation mode is normal

K1_COMM_ctrl_local.id[9]_lut_out = TE1_MASTERHWDATA[9];
K1_COMM_ctrl_local.id[9] = DFFE(K1_COMM_ctrl_local.id[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L763 is slaveregister:inst_slaveregister|i3803~520 at LC1_6_B1
--operation mode is normal

K1L763 = LE1L53Q & K1_COMM_ctrl_local.id[41] # !LE1L53Q & K1_COMM_ctrl_local.id[9];


--K1L863 is slaveregister:inst_slaveregister|i3803~521 at LC6_6_B1
--operation mode is normal

K1L863 = K1L663 # K1_i2300 & K1L974 & K1L763;


--K1L075 is slaveregister:inst_slaveregister|i4123~488 at LC7_10_A3
--operation mode is normal

K1L075 = (K1L854 # K1L184 & (K1L963 # K1L863)) & CASCADE(K1L185);


--H1L85 is rate_meters:inst_rate_meters|i277~0 at LC3_4_T1
--operation mode is normal

H1L85 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[9];


--H1L62 is rate_meters:inst_rate_meters|i213~0 at LC10_12_Y1
--operation mode is normal

H1L62 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[9];


--H1L75 is rate_meters:inst_rate_meters|i276~0 at LC5_12_T1
--operation mode is normal

H1L75 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[10];


--H1L52 is rate_meters:inst_rate_meters|i212~0 at LC4_12_Y1
--operation mode is normal

H1L52 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[10];


--H1L65 is rate_meters:inst_rate_meters|i275~0 at LC3_2_T1
--operation mode is normal

H1L65 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[11];


--H1L42 is rate_meters:inst_rate_meters|i211~0 at LC3_6_N1
--operation mode is normal

H1L42 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[11];


--K1L568 is slaveregister:inst_slaveregister|i4504~757 at LC8_14_I3
--operation mode is normal

K1L568 = VD1_start_address[12] & K1L282 & LE1L53Q & !LE1L73Q;


--H1_RM_rate_MPE[12] is rate_meters:inst_rate_meters|RM_rate_MPE[12] at LC5_12_N1
--operation mode is normal

H1_RM_rate_MPE[12]_lut_out = P92_q[12];
H1_RM_rate_MPE[12] = DFFE(H1_RM_rate_MPE[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--H1_RM_sn_data[12] is rate_meters:inst_rate_meters|RM_sn_data[12] at LC4_3_A3
--operation mode is normal

H1_RM_sn_data[12]_lut_out = P13_q[0];
H1_RM_sn_data[12] = DFFE(H1_RM_sn_data[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--H1_RM_rate_SPE[12] is rate_meters:inst_rate_meters|RM_rate_SPE[12] at LC9_3_A3
--operation mode is normal

H1_RM_rate_SPE[12]_lut_out = P03_q[12];
H1_RM_rate_SPE[12] = DFFE(H1_RM_rate_SPE[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L337 is slaveregister:inst_slaveregister|i4312~930 at LC6_3_A3
--operation mode is normal

K1L337 = K1L003 & (LE1L83Q & H1_RM_sn_data[12] # !LE1L83Q & H1_RM_rate_SPE[12]);


--K1L437 is slaveregister:inst_slaveregister|i4312~931 at LC1_3_A3
--operation mode is normal

K1L437 = K1L337 & (LE1L53Q # H1_RM_rate_MPE[12] & K1L066) # !K1L337 & H1_RM_rate_MPE[12] & K1L066;


--K1_COMM_ctrl_local.rx_tail[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[12] at LC8_12_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[12]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[12] # !K1L809 & K1_COMM_ctrl_local.rx_tail[12]);
K1_COMM_ctrl_local.rx_tail[12] = DFFE(K1_COMM_ctrl_local.rx_tail[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L134 is slaveregister:inst_slaveregister|i3928~744 at LC10_3_A3
--operation mode is normal

K1L134 = K1_COMM_ctrl_local.rx_tail[12] & (P01_q[12] # !LE1L53Q) # !K1_COMM_ctrl_local.rx_tail[12] & P01_q[12] & LE1L53Q;


--K1L234 is slaveregister:inst_slaveregister|i3928~745 at LC2_3_A3
--operation mode is normal

K1L234 = LE1L73Q & !K1_i1663 & !LE1L63Q & K1L134;


--T1_inst16[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[12] at LC7_9_A3
--operation mode is normal

T1_inst16[12]_lut_out = P91_q[12];
T1_inst16[12] = DFFE(T1_inst16[12]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[12] at LC6_15_A1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[12]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[12] # !K1L709 & K1_COMM_ctrl_local.tx_head[12]);
K1_COMM_ctrl_local.tx_head[12] = DFFE(K1_COMM_ctrl_local.tx_head[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L334 is slaveregister:inst_slaveregister|i3928~746 at LC5_3_A3
--operation mode is normal

K1L334 = K1_COMM_ctrl_local.tx_head[12] & (T1_inst16[12] # !LE1L53Q) # !K1_COMM_ctrl_local.tx_head[12] & LE1L53Q & T1_inst16[12];


--K1L434 is slaveregister:inst_slaveregister|i3928~747 at LC7_3_A3
--operation mode is normal

K1L434 = !LE1L73Q & !K1_i1663 & LE1L63Q & K1L334;


--K1_COMM_ctrl_local.id[44] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[44] at LC10_12_H1
--operation mode is normal

K1_COMM_ctrl_local.id[44]_lut_out = TE1_MASTERHWDATA[12];
K1_COMM_ctrl_local.id[44] = DFFE(K1_COMM_ctrl_local.id[44]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[12] at LC8_9_M2
--operation mode is normal

K1_COMM_ctrl_local.id[12]_lut_out = TE1_MASTERHWDATA[12];
K1_COMM_ctrl_local.id[12] = DFFE(K1_COMM_ctrl_local.id[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L534 is slaveregister:inst_slaveregister|i3928~748 at LC4_9_H1
--operation mode is normal

K1L534 = K1_COMM_ctrl_local.id[12] & (K1_COMM_ctrl_local.id[44] # !LE1L53Q) # !K1_COMM_ctrl_local.id[12] & LE1L53Q & K1_COMM_ctrl_local.id[44];


--K1L634 is slaveregister:inst_slaveregister|i3928~749 at LC10_7_B1
--operation mode is normal

K1L634 = P9_pre_out[12] & (P7_sload_path[12] # !LE1L53Q) # !P9_pre_out[12] & LE1L53Q & P7_sload_path[12];


--K1L734 is slaveregister:inst_slaveregister|i3928~750 at LC7_9_H1
--operation mode is normal

K1L734 = K1_i2300 & K1L974 & K1L534 # !K1_i2300 & K1L634;


--K1L834 is slaveregister:inst_slaveregister|i3928~751 at LC3_3_A3
--operation mode is normal

K1L834 = K1L434 # K1L234 # K1L734 & K1L184;


--K1L537 is slaveregister:inst_slaveregister|i4312~932 at LC8_3_A3
--operation mode is normal

K1L537 = K1L487 & (K1L437 # K1L834 & K1L237);


--K1_CS_ctrl_local.CS_time[12] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[12] at LC3_16_C3
--operation mode is normal

K1_CS_ctrl_local.CS_time[12]_lut_out = TE1_MASTERHWDATA[12];
K1_CS_ctrl_local.CS_time[12] = DFFE(K1_CS_ctrl_local.CS_time[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_mode[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[0] at LC1_10_G3
--operation mode is normal

K1_CS_ctrl_local.CS_mode[0]_lut_out = TE1_MASTERHWDATA[12];
K1_CS_ctrl_local.CS_mode[0] = DFFE(K1_CS_ctrl_local.CS_mode[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L637 is slaveregister:inst_slaveregister|i4312~933 at LC7_14_I3
--operation mode is normal

K1L637 = K1_CS_ctrl_local.CS_mode[0] & (K1_CS_ctrl_local.CS_time[12] # !LE1L53Q) # !K1_CS_ctrl_local.CS_mode[0] & LE1L53Q & K1_CS_ctrl_local.CS_time[12];


--K1L737 is slaveregister:inst_slaveregister|i4312~934 at LC4_14_I3
--operation mode is normal

K1L737 = LE1L53Q & P23_sload_path[44] # !LE1L53Q & P23_sload_path[12];


--K1L837 is slaveregister:inst_slaveregister|i4312~935 at LC9_14_I3
--operation mode is normal

K1L837 = K1_i763 & K1L637 & K1L092 # !K1_i763 & K1L737;


--K1L668 is slaveregister:inst_slaveregister|i4504~759 at LC6_14_I3
--operation mode is normal

K1L668 = (K1L568 # K1L368 & (K1L537 # K1L837)) & CASCADE(K1L338);


--K1_CS_ctrl_local.CS_time[13] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[13] at LC9_16_G3
--operation mode is normal

K1_CS_ctrl_local.CS_time[13]_lut_out = TE1_MASTERHWDATA[13];
K1_CS_ctrl_local.CS_time[13] = DFFE(K1_CS_ctrl_local.CS_time[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_mode[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[1] at LC9_10_G3
--operation mode is normal

K1_CS_ctrl_local.CS_mode[1]_lut_out = TE1_MASTERHWDATA[13];
K1_CS_ctrl_local.CS_mode[1] = DFFE(K1_CS_ctrl_local.CS_mode[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L627 is slaveregister:inst_slaveregister|i4311~935 at LC8_13_G3
--operation mode is normal

K1L627 = K1_CS_ctrl_local.CS_time[13] & (LE1L53Q # K1_CS_ctrl_local.CS_mode[1]) # !K1_CS_ctrl_local.CS_time[13] & !LE1L53Q & K1_CS_ctrl_local.CS_mode[1];


--K1L727 is slaveregister:inst_slaveregister|i4311~936 at LC4_13_G3
--operation mode is normal

K1L727 = LE1L53Q & P23_sload_path[45] # !LE1L53Q & P23_sload_path[13];


--K1L827 is slaveregister:inst_slaveregister|i4311~937 at LC10_13_G3
--operation mode is normal

K1L827 = K1L557 & (K1L627 # !K1_i763 & K1L727) # !K1L557 & !K1_i763 & K1L727;


--H1_RM_rate_MPE[13] is rate_meters:inst_rate_meters|RM_rate_MPE[13] at LC6_7_N1
--operation mode is normal

H1_RM_rate_MPE[13]_lut_out = P92_q[13];
H1_RM_rate_MPE[13] = DFFE(H1_RM_rate_MPE[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--H1_RM_sn_data[13] is rate_meters:inst_rate_meters|RM_sn_data[13] at LC10_14_K1
--operation mode is normal

H1_RM_sn_data[13]_lut_out = P13_q[1];
H1_RM_sn_data[13] = DFFE(H1_RM_sn_data[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--H1_RM_rate_SPE[13] is rate_meters:inst_rate_meters|RM_rate_SPE[13] at LC4_14_K1
--operation mode is normal

H1_RM_rate_SPE[13]_lut_out = P03_q[13];
H1_RM_rate_SPE[13] = DFFE(H1_RM_rate_SPE[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L927 is slaveregister:inst_slaveregister|i4311~938 at LC6_14_K1
--operation mode is normal

K1L927 = K1L003 & (LE1L83Q & H1_RM_sn_data[13] # !LE1L83Q & H1_RM_rate_SPE[13]);


--K1L037 is slaveregister:inst_slaveregister|i4311~939 at LC7_13_G3
--operation mode is normal

K1L037 = H1_RM_rate_MPE[13] & (K1L066 # LE1L53Q & K1L927) # !H1_RM_rate_MPE[13] & LE1L53Q & K1L927;


--K1L268 is slaveregister:inst_slaveregister|i4503~749 at LC6_13_G3
--operation mode is normal

K1L268 = (K1L827 # K1L487 & (K1L037 # K1L137)) & CASCADE(K1L768);


--H1L12 is rate_meters:inst_rate_meters|i208~0 at LC3_1_N1
--operation mode is normal

H1L12 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[14];


--H1L321 is rate_meters:inst_rate_meters|i737~0 at LC7_13_K1
--operation mode is normal

H1L321 = P13_q[2] & (K1_RM_ctrl_local.rm_sn_enable[1] # K1_RM_ctrl_local.rm_sn_enable[0]);


--H1L611 is rate_meters:inst_rate_meters|i733~184 at LC3_14_K1
--operation mode is normal

H1L611 = !H1_lockout_sn[3] & !H1_lockout_sn[2] & !H1_lockout_sn[0] & !H1_lockout_sn[1];


--H1L711 is rate_meters:inst_rate_meters|i733~185 at LC4_16_K1
--operation mode is normal

H1L711 = !H1_lockout_sn[5] & !H1_lockout_sn[6] & !H1_lockout_sn[7];


--H1L161 is rate_meters:inst_rate_meters|i~790 at LC9_14_K1
--operation mode is normal

H1L161 = !P13_q[2] # !P13_q[3] # !P13_q[0] # !P13_q[1];


--H1L811 is rate_meters:inst_rate_meters|i733~186 at LC7_14_K1
--operation mode is normal

H1L811 = H1L161 & H1L611 & H1L711 & !H1_lockout_sn[4];


--H1_i127 is rate_meters:inst_rate_meters|i127 at LC1_16_Y1
--operation mode is normal

H1_i127 = H1_RM_daq_disc_old[1] # !WD1_discMPE_latch & !WD1_discMPE_pulse;


--H1_i126 is rate_meters:inst_rate_meters|i126 at LC7_9_Y1
--operation mode is normal

H1_i126 = H1_RM_daq_disc_old[0] # !WD1_discSPE_pulse & !WD1_discSPE_latch;


--H1L511 is rate_meters:inst_rate_meters|i729~28 at LC6_13_K1
--operation mode is normal

H1L511 = K1_RM_ctrl_local.rm_sn_enable[0] & (K1_RM_ctrl_local.rm_sn_enable[1] # !H1_i126) # !K1_RM_ctrl_local.rm_sn_enable[0] & (!H1_i127 # !K1_RM_ctrl_local.rm_sn_enable[1]);


--H1L911 is rate_meters:inst_rate_meters|i733~187 at LC10_13_K1
--operation mode is normal

H1L911 = H1_lockout_sn[8] # H1L511 # !H1L811;


--H1L35 is rate_meters:inst_rate_meters|i272~0 at LC5_16_T1
--operation mode is normal

H1L35 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[14];


--S1_inst40[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[13] at LC1_7_A4
--operation mode is normal

S1_inst40[13]_lut_out = P01_q[13];
S1_inst40[13] = DFFE(S1_inst40[13]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--H1_RM_rate_SPE[15] is rate_meters:inst_rate_meters|RM_rate_SPE[15] at LC7_8_T1
--operation mode is normal

H1_RM_rate_SPE[15]_lut_out = P03_q[15];
H1_RM_rate_SPE[15] = DFFE(H1_RM_rate_SPE[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_COMM_ctrl_local.rx_tail[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[15] at LC4_12_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[15]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[15] # !K1L809 & K1_COMM_ctrl_local.rx_tail[15]);
K1_COMM_ctrl_local.rx_tail[15] = DFFE(K1_COMM_ctrl_local.rx_tail[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L714 is slaveregister:inst_slaveregister|i3925~745 at LC10_10_A1
--operation mode is normal

K1L714 = K1_COMM_ctrl_local.rx_tail[15] & (P01_q[15] # !LE1L53Q) # !K1_COMM_ctrl_local.rx_tail[15] & LE1L53Q & P01_q[15];


--K1L814 is slaveregister:inst_slaveregister|i3925~746 at LC1_10_A1
--operation mode is normal

K1L814 = LE1L73Q & !K1_i1663 & K1L714 & !LE1L63Q;


--T1_inst16[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[15] at LC6_10_A1
--operation mode is normal

T1_inst16[15]_lut_out = P91_q[15];
T1_inst16[15] = DFFE(T1_inst16[15]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[15] at LC10_12_M1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[15]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[15] # !K1L709 & K1_COMM_ctrl_local.tx_head[15]);
K1_COMM_ctrl_local.tx_head[15] = DFFE(K1_COMM_ctrl_local.tx_head[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L914 is slaveregister:inst_slaveregister|i3925~747 at LC8_10_A1
--operation mode is normal

K1L914 = T1_inst16[15] & (K1_COMM_ctrl_local.tx_head[15] # LE1L53Q) # !T1_inst16[15] & K1_COMM_ctrl_local.tx_head[15] & !LE1L53Q;


--K1L024 is slaveregister:inst_slaveregister|i3925~748 at LC7_10_A1
--operation mode is normal

K1L024 = !LE1L73Q & !K1_i1663 & K1L914 & LE1L63Q;


--K1L655 is slaveregister:inst_slaveregister|i4117~605 at LC2_10_A1
--operation mode is normal

K1L655 = K1L405 & (K1L324 # K1L024 # K1L814);


--H1_RM_rate_MPE[15] is rate_meters:inst_rate_meters|RM_rate_MPE[15] at LC5_10_N1
--operation mode is normal

H1_RM_rate_MPE[15]_lut_out = P92_q[15];
H1_RM_rate_MPE[15] = DFFE(H1_RM_rate_MPE[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L755 is slaveregister:inst_slaveregister|i4117~606 at LC10_10_N1
--operation mode is normal

K1L755 = K1L545 & K1L792 & !LE1L83Q & H1_RM_rate_MPE[15];


--H1_RM_sn_data[15] is rate_meters:inst_rate_meters|RM_sn_data[15] at LC1_8_I3
--operation mode is normal

H1_RM_sn_data[15]_lut_out = P13_q[3];
H1_RM_sn_data[15] = DFFE(H1_RM_sn_data[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L855 is slaveregister:inst_slaveregister|i4117~607 at LC6_8_I3
--operation mode is normal

K1L855 = K1L755 # H1_RM_sn_data[15] & LE1L53Q & !K1_i1504;


--K1L907 is slaveregister:inst_slaveregister|i4309~726 at LC4_8_I3
--operation mode is normal

K1L907 = (K1L766 & H1_RM_rate_SPE[15] # !K1L766 & (K1L655 # K1L855)) & CASCADE(K1L257);


--H1L15 is rate_meters:inst_rate_meters|i270~0 at LC10_4_T1
--operation mode is normal

H1L15 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[16];


--H1L91 is rate_meters:inst_rate_meters|i206~0 at LC7_6_N1
--operation mode is normal

H1L91 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[16];


--K1L063 is slaveregister:inst_slaveregister|i3732~56 at LC7_14_H1
--operation mode is normal

K1L063 = (LE1L93Q # !K1L084 # !K1L203) & CASCADE(K1L163);


--H1L05 is rate_meters:inst_rate_meters|i269~0 at LC3_8_P1
--operation mode is normal

H1L05 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[17];


--H1L81 is rate_meters:inst_rate_meters|i205~0 at LC7_16_N1
--operation mode is normal

H1L81 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[17];


--H1L94 is rate_meters:inst_rate_meters|i268~0 at LC3_7_X1
--operation mode is normal

H1L94 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[18];


--H1L71 is rate_meters:inst_rate_meters|i204~0 at LC1_16_N1
--operation mode is normal

H1L71 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[18];


--K1_CS_ctrl_local.CS_time[19] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[19] at LC3_14_G3
--operation mode is normal

K1_CS_ctrl_local.CS_time[19]_lut_out = TE1_MASTERHWDATA[19];
K1_CS_ctrl_local.CS_time[19] = DFFE(K1_CS_ctrl_local.CS_time[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_offset[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[3] at LC5_2_G3
--operation mode is normal

K1_CS_ctrl_local.CS_offset[3]_lut_out = TE1_MASTERHWDATA[19];
K1_CS_ctrl_local.CS_offset[3] = DFFE(K1_CS_ctrl_local.CS_offset[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L896 is slaveregister:inst_slaveregister|i4305~570 at LC1_2_G3
--operation mode is normal

K1L896 = K1_CS_ctrl_local.CS_offset[3] & (K1_CS_ctrl_local.CS_time[19] # !LE1L53Q) # !K1_CS_ctrl_local.CS_offset[3] & K1_CS_ctrl_local.CS_time[19] & LE1L53Q;


--K1L996 is slaveregister:inst_slaveregister|i4305~571 at LC4_2_G3
--operation mode is normal

K1L996 = K1L557 & (K1L896 # K1L696 & P23_sload_path[19]) # !K1L557 & K1L696 & P23_sload_path[19];


--H1_RM_sn_data[19] is rate_meters:inst_rate_meters|RM_sn_data[19] at LC8_14_H1
--operation mode is normal

H1_RM_sn_data[19]_lut_out = H1_RM_sn_data_int[19];
H1_RM_sn_data[19] = DFFE(H1_RM_sn_data[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L626 is slaveregister:inst_slaveregister|i4145~570 at LC4_14_H1
--operation mode is normal

K1L626 = H1_RM_sn_data[19] & LE1L83Q & LE1L53Q & K1L003;


--K1_COMM_ctrl_local.id[19] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[19] at LC5_1_D1
--operation mode is normal

K1_COMM_ctrl_local.id[19]_lut_out = TE1_MASTERHWDATA[19];
K1_COMM_ctrl_local.id[19] = DFFE(K1_COMM_ctrl_local.id[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L726 is slaveregister:inst_slaveregister|i4145~571 at LC2_14_H1
--operation mode is normal

K1L726 = K1L626 # K1L836 & K1L353 & K1_COMM_ctrl_local.id[19];


--K1_COMPR_ctrl_local.ATWDa3thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[3] at LC5_4_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa3thres[3]_lut_out = TE1_MASTERHWDATA[19];
K1_COMPR_ctrl_local.ATWDa3thres[3] = DFFE(K1_COMPR_ctrl_local.ATWDa3thres[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa1thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[3] at LC6_4_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa1thres[3]_lut_out = TE1_MASTERHWDATA[19];
K1_COMPR_ctrl_local.ATWDa1thres[3] = DFFE(K1_COMPR_ctrl_local.ATWDa1thres[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L833 is slaveregister:inst_slaveregister|i3623~446 at LC1_4_G1
--operation mode is normal

K1L833 = K1_COMPR_ctrl_local.ATWDa3thres[3] & (K1_COMPR_ctrl_local.ATWDa1thres[3] # LE1L53Q) # !K1_COMPR_ctrl_local.ATWDa3thres[3] & K1_COMPR_ctrl_local.ATWDa1thres[3] & !LE1L53Q;


--K1_COMPR_ctrl_local.ATWDb3thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[3] at LC7_5_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb3thres[3]_lut_out = TE1_MASTERHWDATA[19];
K1_COMPR_ctrl_local.ATWDb3thres[3] = DFFE(K1_COMPR_ctrl_local.ATWDb3thres[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb1thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[3] at LC8_5_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb1thres[3]_lut_out = TE1_MASTERHWDATA[19];
K1_COMPR_ctrl_local.ATWDb1thres[3] = DFFE(K1_COMPR_ctrl_local.ATWDb1thres[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L933 is slaveregister:inst_slaveregister|i3623~447 at LC5_5_G1
--operation mode is normal

K1L933 = K1_COMPR_ctrl_local.ATWDb1thres[3] & (K1_COMPR_ctrl_local.ATWDb3thres[3] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb1thres[3] & K1_COMPR_ctrl_local.ATWDb3thres[3] & LE1L53Q;


--K1L043 is slaveregister:inst_slaveregister|i3623~448 at LC4_5_G1
--operation mode is normal

K1L043 = K1L933 & !K1L413 & K1L713 & K1L203;


--K1L143 is slaveregister:inst_slaveregister|i3623~449 at LC2_5_G1
--operation mode is normal

K1L143 = K1L204 & K1L833 # !K1L204 & (K1L623 # K1L043);


--K1L826 is slaveregister:inst_slaveregister|i4145~572 at LC9_5_G1
--operation mode is normal

K1L826 = K1L266 & (K1L726 # K1L146 & K1L143);


--H1_RM_rate_SPE[19] is rate_meters:inst_rate_meters|RM_rate_SPE[19] at LC8_8_T1
--operation mode is normal

H1_RM_rate_SPE[19]_lut_out = P03_q[19];
H1_RM_rate_SPE[19] = DFFE(H1_RM_rate_SPE[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[3] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[3] at LC2_13_Y1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[3]_lut_out = TE1_MASTERHWDATA[19];
K1_RM_ctrl_local.rm_rate_dead[3] = DFFE(K1_RM_ctrl_local.rm_rate_dead[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L926 is slaveregister:inst_slaveregister|i4145~573 at LC7_13_Y1
--operation mode is normal

K1L926 = LE1L53Q & H1_RM_rate_SPE[19] # !LE1L53Q & K1_RM_ctrl_local.rm_rate_dead[3];


--H1_RM_rate_MPE[19] is rate_meters:inst_rate_meters|RM_rate_MPE[19] at LC3_7_N1
--operation mode is normal

H1_RM_rate_MPE[19]_lut_out = P92_q[19];
H1_RM_rate_MPE[19] = DFFE(H1_RM_rate_MPE[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L036 is slaveregister:inst_slaveregister|i4145~574 at LC10_7_N1
--operation mode is normal

K1L036 = K1_i1240 & H1_RM_rate_MPE[19] & !K1_i1427 # !K1_i1240 & K1L926;


--K1L058 is slaveregister:inst_slaveregister|i4497~767 at LC8_2_G3
--operation mode is normal

K1L058 = (K1L996 # K1L297 & (K1L826 # K1L036)) & CASCADE(K1L438);


--H1L74 is rate_meters:inst_rate_meters|i266~0 at LC3_6_X1
--operation mode is normal

H1L74 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[20];


--H1L51 is rate_meters:inst_rate_meters|i202~0 at LC7_14_N1
--operation mode is normal

H1L51 = P92_q[20] & !K1_RM_ctrl_local.rm_rate_enable[1];


--H1L64 is rate_meters:inst_rate_meters|i265~0 at LC3_11_P1
--operation mode is normal

H1L64 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[21];


--H1L41 is rate_meters:inst_rate_meters|i201~0 at LC9_14_N1
--operation mode is normal

H1L41 = P92_q[21] & !K1_RM_ctrl_local.rm_rate_enable[1];


--H1L54 is rate_meters:inst_rate_meters|i264~0 at LC7_10_T1
--operation mode is normal

H1L54 = P03_q[22] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L31 is rate_meters:inst_rate_meters|i200~0 at LC3_4_N1
--operation mode is normal

H1L31 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[22];


--H1_RM_rate_SPE[23] is rate_meters:inst_rate_meters|RM_rate_SPE[23] at LC8_10_T1
--operation mode is normal

H1_RM_rate_SPE[23]_lut_out = P03_q[23];
H1_RM_rate_SPE[23] = DFFE(H1_RM_rate_SPE[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[7] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[7] at LC7_15_G1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[7]_lut_out = TE1_MASTERHWDATA[23];
K1_RM_ctrl_local.rm_rate_dead[7] = DFFE(K1_RM_ctrl_local.rm_rate_dead[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L995 is slaveregister:inst_slaveregister|i4141~543 at LC8_15_G1
--operation mode is normal

K1L995 = K1_RM_ctrl_local.rm_rate_dead[7] & (H1_RM_rate_SPE[23] # !LE1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[7] & LE1L53Q & H1_RM_rate_SPE[23];


--K1_COMM_ctrl_local.id[23] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[23] at LC4_4_G3
--operation mode is normal

K1_COMM_ctrl_local.id[23]_lut_out = TE1_MASTERHWDATA[23];
K1_COMM_ctrl_local.id[23] = DFFE(K1_COMM_ctrl_local.id[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L453 is slaveregister:inst_slaveregister|i3725~440 at LC8_4_G3
--operation mode is normal

K1L453 = !LE1L53Q & K1L974 & K1_COMM_ctrl_local.id[23];


--K1_COMPR_ctrl_local.ATWDb3thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[7] at LC2_9_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb3thres[7]_lut_out = TE1_MASTERHWDATA[23];
K1_COMPR_ctrl_local.ATWDb3thres[7] = DFFE(K1_COMPR_ctrl_local.ATWDb3thres[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb1thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[7] at LC8_9_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb1thres[7]_lut_out = TE1_MASTERHWDATA[23];
K1_COMPR_ctrl_local.ATWDb1thres[7] = DFFE(K1_COMPR_ctrl_local.ATWDb1thres[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L553 is slaveregister:inst_slaveregister|i3725~441 at LC7_9_G1
--operation mode is normal

K1L553 = K1_COMPR_ctrl_local.ATWDb1thres[7] & (K1_COMPR_ctrl_local.ATWDb3thres[7] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb1thres[7] & LE1L53Q & K1_COMPR_ctrl_local.ATWDb3thres[7];


--K1_COMPR_ctrl_local.ATWDa3thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[7] at LC3_1_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa3thres[7]_lut_out = TE1_MASTERHWDATA[23];
K1_COMPR_ctrl_local.ATWDa3thres[7] = DFFE(K1_COMPR_ctrl_local.ATWDa3thres[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa1thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[7] at LC4_15_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa1thres[7]_lut_out = TE1_MASTERHWDATA[23];
K1_COMPR_ctrl_local.ATWDa1thres[7] = DFFE(K1_COMPR_ctrl_local.ATWDa1thres[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L653 is slaveregister:inst_slaveregister|i3725~442 at LC6_15_G1
--operation mode is normal

K1L653 = K1_COMPR_ctrl_local.ATWDa3thres[7] & (K1_COMPR_ctrl_local.ATWDa1thres[7] # LE1L53Q) # !K1_COMPR_ctrl_local.ATWDa3thres[7] & K1_COMPR_ctrl_local.ATWDa1thres[7] & !LE1L53Q;


--K1L753 is slaveregister:inst_slaveregister|i3725~443 at LC4_9_G1
--operation mode is normal

K1L753 = K1L204 & (K1L653 # K1L253 & K1L553) # !K1L204 & K1L253 & K1L553;


--K1L006 is slaveregister:inst_slaveregister|i4141~544 at LC10_4_G3
--operation mode is normal

K1L006 = K1L895 & (K1L453 # K1L753 & K1L746);


--H1_RM_rate_MPE[23] is rate_meters:inst_rate_meters|RM_rate_MPE[23] at LC1_5_G3
--operation mode is normal

H1_RM_rate_MPE[23]_lut_out = P92_q[23];
H1_RM_rate_MPE[23] = DFFE(H1_RM_rate_MPE[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L106 is slaveregister:inst_slaveregister|i4141~545 at LC10_5_G3
--operation mode is normal

K1L106 = K1L545 & K1L792 & H1_RM_rate_MPE[23] & !LE1L83Q;


--H1_RM_sn_data[23] is rate_meters:inst_rate_meters|RM_sn_data[23] at LC8_5_G3
--operation mode is normal

H1_RM_sn_data[23]_lut_out = H1_RM_sn_data_int[23];
H1_RM_sn_data[23] = DFFE(H1_RM_sn_data[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L206 is slaveregister:inst_slaveregister|i4141~546 at LC2_5_G3
--operation mode is normal

K1L206 = K1L106 # !K1_i1504 & H1_RM_sn_data[23] & LE1L53Q;


--K1L248 is slaveregister:inst_slaveregister|i4493~635 at LC6_4_G3
--operation mode is normal

K1L248 = (K1_i1240 & (K1L206 # K1L006) # !K1_i1240 & K1L995) & CASCADE(K1L197);


--H1_RM_rate_SPE[24] is rate_meters:inst_rate_meters|RM_rate_SPE[24] at LC10_8_T1
--operation mode is normal

H1_RM_rate_SPE[24]_lut_out = P03_q[24];
H1_RM_rate_SPE[24] = DFFE(H1_RM_rate_SPE[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[8] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[8] at LC5_13_Y1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[8]_lut_out = TE1_MASTERHWDATA[24];
K1_RM_ctrl_local.rm_rate_dead[8] = DFFE(K1_RM_ctrl_local.rm_rate_dead[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L095 is slaveregister:inst_slaveregister|i4140~766 at LC6_13_Y1
--operation mode is normal

K1L095 = LE1L53Q & H1_RM_rate_SPE[24] # !LE1L53Q & K1_RM_ctrl_local.rm_rate_dead[8];


--H1_RM_rate_MPE[24] is rate_meters:inst_rate_meters|RM_rate_MPE[24] at LC4_13_Y1
--operation mode is normal

H1_RM_rate_MPE[24]_lut_out = P92_q[24];
H1_RM_rate_MPE[24] = DFFE(H1_RM_rate_MPE[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L195 is slaveregister:inst_slaveregister|i4140~767 at LC1_13_Y1
--operation mode is normal

K1L195 = K1_i1240 & H1_RM_rate_MPE[24] & !K1_i1427 # !K1_i1240 & K1L095;


--H1_RM_sn_data[24] is rate_meters:inst_rate_meters|RM_sn_data[24] at LC5_2_C3
--operation mode is normal

H1_RM_sn_data[24]_lut_out = H1_RM_sn_data_int[24];
H1_RM_sn_data[24] = DFFE(H1_RM_sn_data[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L295 is slaveregister:inst_slaveregister|i4140~768 at LC5_3_C3
--operation mode is normal

K1L295 = K1L003 & LE1L53Q & H1_RM_sn_data[24] & LE1L83Q;


--K1L496 is slaveregister:inst_slaveregister|i4300~498 at LC8_3_C3
--operation mode is normal

K1L496 = (K1L195 # K1L266 & (K1L795 # K1L295)) & CASCADE(K1L797);


--K1_CS_ctrl_local.CS_time[25] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[25] at LC1_5_C3
--operation mode is normal

K1_CS_ctrl_local.CS_time[25]_lut_out = TE1_MASTERHWDATA[25];
K1_CS_ctrl_local.CS_time[25] = DFFE(K1_CS_ctrl_local.CS_time[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_rate[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[1] at LC5_7_C3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[1]_lut_out = TE1_MASTERHWDATA[25];
K1_CS_ctrl_local.CS_rate[1] = DFFE(K1_CS_ctrl_local.CS_rate[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L096 is slaveregister:inst_slaveregister|i4299~486 at LC7_5_C3
--operation mode is normal

K1L096 = K1_CS_ctrl_local.CS_rate[1] & (K1_CS_ctrl_local.CS_time[25] # !LE1L53Q) # !K1_CS_ctrl_local.CS_rate[1] & LE1L53Q & K1_CS_ctrl_local.CS_time[25];


--K1L196 is slaveregister:inst_slaveregister|i4299~487 at LC10_5_C3
--operation mode is normal

K1L196 = K1L557 & (K1L096 # K1L696 & P23_sload_path[25]) # !K1L557 & K1L696 & P23_sload_path[25];


--H1_RM_rate_SPE[25] is rate_meters:inst_rate_meters|RM_rate_SPE[25] at LC3_14_Y1
--operation mode is normal

H1_RM_rate_SPE[25]_lut_out = P03_q[25];
H1_RM_rate_SPE[25] = DFFE(H1_RM_rate_SPE[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1_RM_ctrl_local.rm_rate_dead[9] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[9] at LC6_8_Y1
--operation mode is normal

K1_RM_ctrl_local.rm_rate_dead[9]_lut_out = TE1_MASTERHWDATA[25];
K1_RM_ctrl_local.rm_rate_dead[9] = DFFE(K1_RM_ctrl_local.rm_rate_dead[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L069);


--K1L285 is slaveregister:inst_slaveregister|i4139~767 at LC5_14_Y1
--operation mode is normal

K1L285 = K1_RM_ctrl_local.rm_rate_dead[9] & (H1_RM_rate_SPE[25] # !LE1L53Q) # !K1_RM_ctrl_local.rm_rate_dead[9] & LE1L53Q & H1_RM_rate_SPE[25];


--H1_RM_rate_MPE[25] is rate_meters:inst_rate_meters|RM_rate_MPE[25] at LC7_7_G3
--operation mode is normal

H1_RM_rate_MPE[25]_lut_out = P92_q[25];
H1_RM_rate_MPE[25] = DFFE(H1_RM_rate_MPE[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L385 is slaveregister:inst_slaveregister|i4139~768 at LC10_7_G3
--operation mode is normal

K1L385 = K1_i1240 & H1_RM_rate_MPE[25] & !K1_i1427 # !K1_i1240 & K1L285;


--K1L838 is slaveregister:inst_slaveregister|i4491~58 at LC3_7_G3
--operation mode is normal

K1L838 = (K1L196 # K1L297 & (K1L385 # K1L785)) & CASCADE(K1L998);


--H1L14 is rate_meters:inst_rate_meters|i260~0 at LC4_10_T1
--operation mode is normal

H1L14 = P03_q[26] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L9 is rate_meters:inst_rate_meters|i196~0 at LC6_12_N1
--operation mode is normal

H1L9 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[26];


--H1L04 is rate_meters:inst_rate_meters|i259~0 at LC2_10_T1
--operation mode is normal

H1L04 = P03_q[27] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L8 is rate_meters:inst_rate_meters|i195~0 at LC9_12_N1
--operation mode is normal

H1L8 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[27];


--K1_CS_ctrl_local.CS_time[28] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[28] at LC3_5_D3
--operation mode is normal

K1_CS_ctrl_local.CS_time[28]_lut_out = TE1_MASTERHWDATA[28];
K1_CS_ctrl_local.CS_time[28] = DFFE(K1_CS_ctrl_local.CS_time[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1_CS_ctrl_local.CS_rate[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[4] at LC4_10_G3
--operation mode is normal

K1_CS_ctrl_local.CS_rate[4]_lut_out = TE1_MASTERHWDATA[28];
K1_CS_ctrl_local.CS_rate[4] = DFFE(K1_CS_ctrl_local.CS_rate[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L581);


--K1L138 is slaveregister:inst_slaveregister|i4488~620 at LC9_9_I3
--operation mode is normal

K1L138 = (K1_CS_ctrl_local.CS_time[28] & (LE1L53Q # K1_CS_ctrl_local.CS_rate[4]) # !K1_CS_ctrl_local.CS_time[28] & !LE1L53Q & K1_CS_ctrl_local.CS_rate[4]) & CASCADE(K1L567);


--H1L7 is rate_meters:inst_rate_meters|i194~0 at LC2_12_N1
--operation mode is normal

H1L7 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[28];


--H1L93 is rate_meters:inst_rate_meters|i258~0 at LC10_10_T1
--operation mode is normal

H1L93 = P03_q[28] & !K1_RM_ctrl_local.rm_rate_enable[0];


--K1_CS_ctrl_local.CS_time[29] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[29] at LC5_13_I3
--operation mode is normal

K1_CS_ctrl_local.CS_time[29]_lut_out = TE1_MASTERHWDATA[29];
K1_CS_ctrl_local.CS_time[29] = DFFE(K1_CS_ctrl_local.CS_time[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L302);


--K1L418 is slaveregister:inst_slaveregister|i4487~769 at LC5_6_I3
--operation mode is normal

K1L418 = K1_CS_ctrl_local.CS_time[29] & LE1L53Q & !LE1L63Q & !K1_i924;


--H1_RM_rate_SPE[29] is rate_meters:inst_rate_meters|RM_rate_SPE[29] at LC3_6_I3
--operation mode is normal

H1_RM_rate_SPE[29]_lut_out = P03_q[29];
H1_RM_rate_SPE[29] = DFFE(H1_RM_rate_SPE[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L518 is slaveregister:inst_slaveregister|i4487~770 at LC2_6_I3
--operation mode is normal

K1L518 = LE1L53Q & !LE1L83Q & K1L003 & H1_RM_rate_SPE[29];


--H1_RM_sn_data[29] is rate_meters:inst_rate_meters|RM_sn_data[29] at LC5_3_K3
--operation mode is normal

H1_RM_sn_data[29]_lut_out = H1_RM_sn_data_int[29];
H1_RM_sn_data[29] = DFFE(H1_RM_sn_data[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L618 is slaveregister:inst_slaveregister|i4487~771 at LC10_6_I3
--operation mode is normal

K1L618 = K1L003 & LE1L83Q & LE1L53Q & H1_RM_sn_data[29];


--K1_COMM_ctrl_local.id[29] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[29] at LC7_13_I3
--operation mode is normal

K1_COMM_ctrl_local.id[29]_lut_out = TE1_MASTERHWDATA[29];
K1_COMM_ctrl_local.id[29] = DFFE(K1_COMM_ctrl_local.id[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L718 is slaveregister:inst_slaveregister|i4487~772 at LC4_6_I3
--operation mode is normal

K1L718 = K1L618 # K1L353 & K1_i1504 & K1_COMM_ctrl_local.id[29];


--H1_RM_rate_MPE[29] is rate_meters:inst_rate_meters|RM_rate_MPE[29] at LC6_6_I3
--operation mode is normal

H1_RM_rate_MPE[29]_lut_out = P92_q[29];
H1_RM_rate_MPE[29] = DFFE(H1_RM_rate_MPE[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L818 is slaveregister:inst_slaveregister|i4487~773 at LC9_6_I3
--operation mode is normal

K1L818 = K1_i1240 & (K1_i1427 & K1L718 # !K1_i1427 & H1_RM_rate_MPE[29]);


--K1L918 is slaveregister:inst_slaveregister|i4487~776 at LC8_6_I3
--operation mode is normal

K1L918 = (K1L418 # K1L218 & (K1L518 # K1L818)) & CASCADE(K1L582);


--H1L73 is rate_meters:inst_rate_meters|i256~0 at LC9_11_T1
--operation mode is normal

H1L73 = P03_q[30] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1_RM_rate_MPE[30] is rate_meters:inst_rate_meters|RM_rate_MPE[30] at LC3_6_N3
--operation mode is normal

H1_RM_rate_MPE[30]_lut_out = P92_q[30];
H1_RM_rate_MPE[30] = DFFE(H1_RM_rate_MPE[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L866 is slaveregister:inst_slaveregister|i4166~231 at LC9_3_G3
--operation mode is normal

K1L866 = K1L545 & K1L792 & H1_RM_rate_MPE[30] & !LE1L83Q;


--H1_RM_sn_data[30] is rate_meters:inst_rate_meters|RM_sn_data[30] at LC2_11_G3
--operation mode is normal

H1_RM_sn_data[30]_lut_out = H1_RM_sn_data_int[30];
H1_RM_sn_data[30] = DFFE(H1_RM_sn_data[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L966 is slaveregister:inst_slaveregister|i4166~232 at LC10_3_G3
--operation mode is normal

K1L966 = K1L866 # H1_RM_sn_data[30] & LE1L53Q & !K1_i1504;


--K1_COMM_ctrl_local.id[30] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[30] at LC6_5_H1
--operation mode is normal

K1_COMM_ctrl_local.id[30]_lut_out = TE1_MASTERHWDATA[30];
K1_COMM_ctrl_local.id[30] = DFFE(K1_COMM_ctrl_local.id[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L076 is slaveregister:inst_slaveregister|i4166~233 at LC10_5_H1
--operation mode is normal

K1L076 = K1L974 & !LE1L53Q & K1_COMM_ctrl_local.id[30];


--K1L176 is slaveregister:inst_slaveregister|i4166~235 at LC3_3_G3
--operation mode is normal

K1L176 = (K1L966 # K1L895 & (K1L076 # K1L063)) & CASCADE(K1L392);


--K1L85 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~0 at LC4_16_G1
--operation mode is normal

K1L85 = !K1_i1684 & K1L16 & K1_i1511 & K1L869;


--K1_id_set[0] is slaveregister:inst_slaveregister|id_set[0] at LC3_2_H1
--operation mode is normal

K1_id_set[0]_lut_out = VCC;
K1_id_set[0] = DFFE(K1_id_set[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1_id_set[1] is slaveregister:inst_slaveregister|id_set[1] at LC2_12_H1
--operation mode is normal

K1_id_set[1]_lut_out = VCC;
K1_id_set[1] = DFFE(K1_id_set[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--R1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~159 at LC3_5_I4
--operation mode is normal

R1L41 = (!Z1L1Q & !CB1_DATA_OK & (!Z1L32Q # !T1_inst9)) & CASCADE(R1L51);


--EB1L34Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|state~22 at LC2_1_A4
--operation mode is normal

EB1L34Q_lut_out = CB1L61 & (EB1L6 # EB1L34Q & !EB1L3);
EB1L34Q = DFFE(EB1L34Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--EB1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[7] at LC4_16_A4
--operation mode is normal

EB1_srg[7]_lut_out = EB1L81 # EB1L24Q & PB1_dffs[7];
EB1_srg[7] = DFFE(EB1_srg[7]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--UB61_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC10_9_L4
--operation mode is normal

UB61_aeb_out = P71_sload_path[0] & !P71_sload_path[2] & P71_sload_path[3] & !P71_sload_path[1];


--R1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~88 at LC10_8_G4
--operation mode is normal

R1L2 = R1_SND_DRBT & !FD1L36Q & !U1L81Q;


--R1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|send_ctrl~0 at LC5_8_B4
--operation mode is normal

R1L43 = R1_SND_DRAND # R1_SND_DRBT # !R1L63;


--FD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1878 at LC8_8_B4
--operation mode is normal

FD1L21 = !R1_SND_DRAND & R1L63 & !R1_SND_DRBT & FD1L2;


--FD1L601Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg at LC10_15_B4
--operation mode is normal

FD1L601Q_lut_out = FD1L501 # FD1L401 # FD1_TXSHR8 & FD1L52;
FD1L601Q = DFFE(FD1L601Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1879 at LC3_1_B4
--operation mode is normal

FD1L31 = LD1L9Q & FD1_TC_RX_TIME;


--FD1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0 at LC10_11_B4
--operation mode is normal

FD1_PTYPE_SEQ0_lut_out = FD1_MTYPE_LEN1;
FD1_PTYPE_SEQ0 = DFFE(FD1_PTYPE_SEQ0_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , LD1L9Q);


--FD1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1880 at LC4_4_B4
--operation mode is normal

FD1L41 = LD1L9Q & FD1_TC_TX_TIME;


--FD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1881 at LC2_4_B4
--operation mode is normal

FD1L51 = FD1_TXSHR8 & P02L8 & !P12L9;


--FD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1882 at LC6_12_B3
--operation mode is normal

FD1L61 = P12L9 & FD1_RXSHR8;


--PC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg at LC2_14_J4
--operation mode is normal

PC1L91Q_lut_out = PC1L3 # PC1L81 # PC1L9Q & !UB01_agb_out;
PC1L91Q = DFFE(PC1L91Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--PC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg at LC6_15_J4
--operation mode is normal

PC1L02Q_lut_out = UB01_agb_out & !PC1L41Q & R1_REC_PULSE # !UB01_agb_out & (PC1L9Q # !PC1L41Q & R1_REC_PULSE);
PC1L02Q = DFFE(PC1L02Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--FD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1883 at LC5_12_F4
--operation mode is normal

FD1L71 = FD1_TCWFM_L & !LD1L9Q;


--FD1_CRC3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC3 at LC7_9_B4
--operation mode is normal

FD1_CRC3_lut_out = LD1L9Q & FD1L83Q & ZC1L3Q # !LD1L9Q & (FD1_CRC3 # FD1L83Q & ZC1L3Q);
FD1_CRC3 = DFFE(FD1_CRC3_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT1~24 at LC9_12_B4
--operation mode is normal

FD1L13 = LD1L9Q & FD1_BYT0 # !LD1L9Q & FD1_BYT1;


--FD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1884 at LC8_3_B3
--operation mode is normal

FD1L81 = !UE1_portadataout[1] & !UE1_portadataout[0];


--FD1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42 at LC5_3_B3
--operation mode is normal

FD1L99 = R1_SND_DAT & LD1L9Q & FD1_STF & !FD1L81;


--FD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1885 at LC3_4_B3
--operation mode is normal

FD1L91 = !LD1L9Q & FD1_BYT0;


--FD1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19 at LC8_4_B3
--operation mode is normal

FD1L92 = FD1L91 # FD1_PL_INC # FD1L65Q & !P81L43;


--FD1L001Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg at LC4_3_B3
--operation mode is normal

FD1L001Q_lut_out = FD1L55 # FD1L62 # FD1L3 # FD1L99;
FD1L001Q = DFFE(FD1L001Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--ZC1L75Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~24 at LC10_9_F4
--operation mode is normal

ZC1L75Q_lut_out = !FD1_STF & (ZC1L75Q # ZC1L65Q & !ZC1L9);
ZC1L75Q = DFFE(ZC1L75Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1886 at LC7_4_B3
--operation mode is normal

FD1L02 = P11L41 & FD1_TCWF_CHK;


--FD1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1887 at LC5_7_B4
--operation mode is normal

FD1L12 = FD1_DCMD_SEQ1 & LD1L9Q & (R1_SND_DRBT # !R1L53);


--FD1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~45 at LC10_4_B3
--operation mode is normal

FD1L93 = FD1L02 # FD1L12 # FD1L65Q & P81L43;


--FD1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1888 at LC8_9_B4
--operation mode is normal

FD1L22 = FD1L83Q & !ZC1L3Q;


--FD1L97Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg at LC5_9_B4
--operation mode is normal

FD1L97Q_lut_out = FD1L67 # FD1L61 # !FD1L77 # !FD1L88;
FD1L97Q = DFFE(FD1L97Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--XC1_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8] at EC12_1_F1
XC1_q[8]_data_in = COM_AD_D[10];
XC1_q[8]_write_enable = VC1_valid_wreq;
XC1_q[8]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[8]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[8]_clear_0 = !PC1L41Q;
XC1_q[8]_clock_enable_1 = VC1_valid_rreq;
XC1_q[8]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[8]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[8] = MEMORY_SEGMENT(XC1_q[8]_data_in, XC1_q[8]_write_enable, XC1_q[8]_clock_0, XC1_q[8]_clock_1, XC1_q[8]_clear_0, , , XC1_q[8]_clock_enable_1, VCC, XC1_q[8]_write_address, XC1_q[8]_read_address);


--XC1_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0] at EC11_1_F1
XC1_q[0]_data_in = COM_AD_D[2];
XC1_q[0]_write_enable = VC1_valid_wreq;
XC1_q[0]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[0]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[0]_clear_0 = !PC1L41Q;
XC1_q[0]_clock_enable_1 = VC1_valid_rreq;
XC1_q[0]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[0]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[0] = MEMORY_SEGMENT(XC1_q[0]_data_in, XC1_q[0]_write_enable, XC1_q[0]_clock_0, XC1_q[0]_clock_1, XC1_q[0]_clear_0, , , XC1_q[0]_clock_enable_1, VCC, XC1_q[0]_write_address, XC1_q[0]_read_address);


--FD1L37Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg at LC8_12_B4
--operation mode is normal

FD1L37Q_lut_out = FD1L76 # FD1L07 # !FD1L17 # !FD1L56;
FD1L37Q = DFFE(FD1L37Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--HC72L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0 at LC9_12_F4
--operation mode is normal

HC72L1 = FD1L97Q # FD1L37Q & XC1_q[8] # !FD1L37Q & XC1_q[0];


--PB3_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC9_14_F1
--operation mode is normal

PB3_dffs[0]_lut_out = K1_COMM_ctrl_local.id[0] & (FD1_ID_LOAD # PB3_dffs[1]) # !K1_COMM_ctrl_local.id[0] & !FD1_ID_LOAD & PB3_dffs[1];
PB3_dffs[0] = DFFE(PB3_dffs[0]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--HC72L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16 at LC10_12_F4
--operation mode is normal

HC72L2 = (!FD1L37Q & PB3_dffs[0] # !FD1L97Q) & CASCADE(HC72L1);


--FD1L39Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg at LC4_8_B4
--operation mode is normal

FD1L39Q_lut_out = FD1L61 # FD1L19 # FD1L35 # !FD1L88;
FD1L39Q = DFFE(FD1L39Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--FD1L78Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg at LC7_7_B4
--operation mode is normal

FD1L78Q_lut_out = FD1L38 # FD1L68 # FD1_CRC2 # FD1L18;
FD1L78Q = DFFE(FD1L78Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--HC62L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0 at LC8_1_F3
--operation mode is normal

HC62L1 = FD1L39Q # FD1L78Q & HC32L2 # !FD1L78Q & HC22L2;


--HC42L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111 at LC6_12_K4
--operation mode is normal

HC42L2 = R1_SND_IDLE # R1_SND_MRNB # R1_SND_ID # R1_SND_DRBT;


--HC42_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node at LC8_12_K4
--operation mode is normal

HC42_result_node = FD1L97Q & (FD1L37Q & HC42L2 # !FD1L37Q & !P51_lsb);


--HC62L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24 at LC9_1_F3
--operation mode is normal

HC62L2 = (FD1L78Q & HC52L1 # !FD1L78Q & HC42_result_node # !FD1L39Q) & CASCADE(HC62L1);


--FD1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1889 at LC3_14_B4
--operation mode is normal

FD1L32 = P02L8 & FD1_ID_SHR8 & !P12L9;


--FD1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1890 at LC6_14_B4
--operation mode is normal

FD1L42 = LD1L9Q & FD1_ID_BYTE;


--ZC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~828 at LC10_14_F4
--operation mode is normal

ZC1L61 = HC54L2 & (FD1L69Q # HC44L2) # !HC54L2 & !FD1L69Q & HC44L2;


--PB4_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC8_13_F4
--operation mode is normal

PB4_dffs[4]_lut_out = PB4_dffs[5] & (ZC1L81 # !LD1L9Q) # !PB4_dffs[5] & LD1L9Q & ZC1L81;
PB4_dffs[4] = DFFE(PB4_dffs[4]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--UB22_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC7_6_L4
--operation mode is normal

UB22_aeb_out = P42_sload_path[14] & !P42_sload_path[13] & !P42_sload_path[12];


--UB12_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC6_6_L4
--operation mode is normal

UB12_aeb_out = P42_sload_path[11] & P42_sload_path[9] & !P42_sload_path[8] & P42_sload_path[10];


--UB91_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC10_5_L4
--operation mode is normal

UB91_aeb_out = P42_sload_path[2] & P42_sload_path[3] & P42_sload_path[0] & P42_sload_path[1];


--UB02_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC3_5_L4
--operation mode is normal

UB02_aeb_out = !P42_sload_path[6] & P42_sload_path[4] & !P42_sload_path[5] & !P42_sload_path[7];


--PC1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33 at LC3_4_J4
--operation mode is normal

PC1L8Q_lut_out = PC1L01Q & (P11L41 # !AB1L51Q & PC1L8Q) # !PC1L01Q & !AB1L51Q & PC1L8Q;
PC1L8Q = DFFE(PC1L8Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--AB1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|hl_edge~reg at LC6_4_J4
--operation mode is normal

AB1L51Q_lut_out = XB1L22Q;
AB1L51Q = DFFE(AB1L51Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--JB1_inst10[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9] at LC3_3_J1
--operation mode is normal

JB1_inst10[9]_lut_out = COM_AD_D[11];
JB1_inst10[9] = DFFE(JB1_inst10[9]_lut_out, GLOBAL(KE1_outclock0), , , );


--UB01_agb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out at LC10_12_J1
--operation mode is normal

UB01_agb_out = COM_AD_D[11] & UB01_lcarry[8] & JB1_inst10[9] # !COM_AD_D[11] & (UB01_lcarry[8] # JB1_inst10[9]);


--U1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~102 at LC7_5_L4
--operation mode is normal

U1L11 = (P42_sload_path[2] & !P42_sload_path[4]) & CASCADE(U1L21);


--EE1L2Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0 at LC9_12_P2
--operation mode is normal

EE1L2Q_lut_out = EE1L362 # EE1L2Q & (EE1L462 # !EE1L232);
EE1L2Q = DFFE(EE1L2Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--BE1L26 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~276 at LC1_12_P2
--operation mode is normal

BE1L26 = !K1_DAQ_ctrl_local.LC_mode[0] & !EE1L2Q & !K1_DAQ_ctrl_local.LC_mode[1] & !DE1L1Q;


--BE1L36 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~277 at LC9_10_Z2
--operation mode is normal

BE1L36 = AE1_rd_ptr[1] & !AE1_wr_ptr[1] & (AE1_rd_ptr[0] $ !AE1_wr_ptr[0]) # !AE1_rd_ptr[1] & AE1_wr_ptr[1] & (AE1_rd_ptr[0] $ !AE1_wr_ptr[0]);


--BE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0 at LC4_11_P2
--operation mode is normal

BE1L1Q_lut_out = BE1L86Q # BE1L66Q # BE1L46 & BE1L1Q;
BE1L1Q = DFFE(BE1L1Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1L31 is daq:inst_daq|trigger:inst_trigger|i35~31 at LC1_8_V2
--operation mode is normal

WD1L31 = !WD1_ATWDTrigger_A_sig & !BE1L1Q;


--WD1_last_A is daq:inst_daq|trigger:inst_trigger|last_A at LC3_8_V2
--operation mode is normal

WD1_last_A_lut_out = WD1_i179 # WD1_last_A & (WD1_ATWDTrigger_B_shift[0] # !WD1_ATWDTrigger_B_sig);
WD1_last_A = DFFE(WD1_last_A_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0 at LC1_7_V2
--operation mode is normal

BE2L1Q_lut_out = BE2L76Q # BE2L96Q # BE2L1Q & BE2L56;
BE2L1Q = DFFE(BE2L1Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1L61 is daq:inst_daq|trigger:inst_trigger|i54~31 at LC10_8_V2
--operation mode is normal

WD1L61 = !BE2L1Q & !WD1_ATWDTrigger_B_sig;


--WD1L51 is daq:inst_daq|trigger:inst_trigger|i38~39 at LC5_8_V2
--operation mode is normal

WD1L51 = (WD1L31 & (!WD1_last_A # !WD1L61) # !K1_DAQ_ctrl_local.enable_AB[1]) & CASCADE(WD1L41);


--WD1L41 is daq:inst_daq|trigger:inst_trigger|i38~38 at LC4_8_V2
--operation mode is normal

WD1L41 = !DE2L1Q & !DE1L1Q & K1_DAQ_ctrl_local.enable_DAQ & K1_DAQ_ctrl_local.enable_AB[0];


--J1L1Q is ROC:inst_ROC|RST_state~10 at LC3_7_O2
--operation mode is normal

J1L1Q_lut_out = VCC;
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(KE1_outclock0), , , );


--EE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10 at LC8_14_O4
--operation mode is normal

EE1L21 = EE1L223Q & !J1L4Q;


--BE1L86Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23 at LC10_11_P2
--operation mode is normal

BE1L86Q_lut_out = BE1L76Q # !TriggerComplete_0 & BE1L86Q;
BE1L86Q = DFFE(BE1L86Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1L81 is daq:inst_daq|trigger:inst_trigger|i57~24 at LC9_8_V2
--operation mode is normal

WD1L81 = (WD1L61 & (WD1_last_A # !WD1L31) # !K1_DAQ_ctrl_local.enable_AB[0]) & CASCADE(WD1L71);


--WD1L71 is daq:inst_daq|trigger:inst_trigger|i57~23 at LC8_8_V2
--operation mode is normal

WD1L71 = !DE2L1Q & !DE1L1Q & K1_DAQ_ctrl_local.enable_DAQ & K1_DAQ_ctrl_local.enable_AB[1];


--BE2L36 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~281 at LC2_8_Z2
--operation mode is normal

BE2L36 = AE2_rd_ptr[0] & AE2_wr_ptr[0] & (AE2_wr_ptr[1] $ AE2_rd_ptr[1]) # !AE2_rd_ptr[0] & !AE2_wr_ptr[0] & (AE2_wr_ptr[1] $ AE2_rd_ptr[1]);


--EE2L2Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0 at LC8_1_V2
--operation mode is normal

EE2L2Q_lut_out = EE2L623Q # EE2L2Q & EE2L022 # !EE1L413Q;
EE2L2Q = DFFE(EE2L2Q_lut_out, GLOBAL(KE1_outclock1), , , !J1L4Q);


--BE2L46 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~282 at LC1_1_V2
--operation mode is normal

BE2L46 = !EE2L2Q & !K1_DAQ_ctrl_local.LC_mode[0] & !K1_DAQ_ctrl_local.LC_mode[1] & !DE2L1Q;


--BE2L96Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23 at LC3_7_V2
--operation mode is normal

BE2L96Q_lut_out = BE2L86Q # BE2L96Q & !TriggerComplete_1;
BE2L96Q = DFFE(BE2L96Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--EE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10 at LC2_14_W4
--operation mode is normal

EE2L21 = EE2L223Q & !J1L4Q;


--K1L16 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~38 at LC2_8_G3
--operation mode is normal

K1L16 = (LE1L63Q # LE1L83Q # K1_i910 # !K1L813) & CASCADE(K1L95);


--B1_cs_time_start is calibration_sources:inst_calibration_sources|cs_time_start at LC6_10_G3
--operation mode is normal

B1_cs_time_start_lut_out = (B1_cs_time_start # B1L32 & B1L42 & B1L52) & CASCADE(B1L28);
B1_cs_time_start = DFFE(B1_cs_time_start_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--B1_CPU_forced_start is calibration_sources:inst_calibration_sources|CPU_forced_start at LC3_10_G3
--operation mode is normal

B1_CPU_forced_start_lut_out = K1_CS_ctrl_local.CS_mode[0] & !K1_CS_ctrl_local.CS_mode[2] & K1_CS_ctrl_local.CS_mode[1];
B1_CPU_forced_start = DFFE(B1_CPU_forced_start_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--B1L18 is calibration_sources:inst_calibration_sources|i~533 at LC10_10_G3
--operation mode is normal

B1L18 = K1_CS_ctrl_local.CS_mode[0] & !B1_CPU_forced_start # !K1_CS_ctrl_local.CS_mode[0] & !B1_cs_time_start & B1L43;


--K1L219 is slaveregister:inst_slaveregister|i11980~13 at LC4_11_I1
--operation mode is normal

K1L219 = !LE1L64Q & LE1L84Q & LE1L74Q & LE1L44Q;


--K1L909 is slaveregister:inst_slaveregister|i11858~21 at LC5_11_I1
--operation mode is normal

K1L909 = (LE1L34Q & !LE1L54Q) & CASCADE(K1L219);


--B1L26 is calibration_sources:inst_calibration_sources|i399~54 at LC3_14_Z3
--operation mode is normal

B1L26 = (B1_ATWD_R2R # B1_now_action & K1_CS_ctrl_local.CS_enable[5]) & CASCADE(B1L48);


--UB5_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_11_T4
--operation mode is normal

UB5_aeb_out = UB4_aeb_out & UB3_aeb_out;


--XB1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~reg at LC9_8_K4
--operation mode is normal

XB1L91Q_lut_out = !XB1L9 & !XB1L01 & (!XB1L23Q # !XB1L4);
XB1L91Q = DFFE(XB1L91Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L92Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~33 at LC3_8_K4
--operation mode is normal

XB1L92Q_lut_out = XB1L82Q & (XB1L11 # XB1L8 & AB1_lrg_lev);
XB1L92Q = DFFE(XB1L92Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--KB1L62Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38 at LC8_9_T4
--operation mode is normal

KB1L62Q_lut_out = !XB1L62Q & KB1L41 & P4_sload_path[2] & KB1L32Q;
KB1L62Q = DFFE(KB1L62Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--CB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43 at LC9_6_H4
--operation mode is normal

CB1L81 = EB1L21 # EB1L71 # !CB1_EOF_WAIT;


--KB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883 at LC7_3_A4
--operation mode is normal

KB1L6 = PB1_dffs[5] & (PB1_dffs[3] # PB1_dffs[6] & !PB1_dffs[1]) # !PB1_dffs[5] & (PB1_dffs[6] # PB1_dffs[1]);


--KB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884 at LC3_4_A4
--operation mode is normal

KB1L7 = PB1_dffs[6] & PB1_dffs[4] & !PB1_dffs[3] # !PB1_dffs[6] & (!PB1_dffs[3] # !PB1_dffs[4]);


--VD1L564 is daq:inst_daq|mem_interface:inst_mem_interface|i~5431 at LC9_4_Z2
--operation mode is normal

VD1L564 = (VD1L315Q & (K1_DAQ_ctrl_local.COMPR_mode[0] $ K1_DAQ_ctrl_local.COMPR_mode[1])) & CASCADE(VD1L51);


--DE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~52 at LC3_13_P2
--operation mode is normal

DE1L5 = !P52_sload_path[1] # !P52_sload_path[2];


--DE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~133 at LC10_10_P2
--operation mode is normal

DE1L7 = (DE1L4 # DE1L5 # !P52_sload_path[0] # !DE1L1Q) & CASCADE(DE1L8);


--DE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~52 at LC3_14_V2
--operation mode is normal

DE2L5 = !P62_sload_path[2] # !P62_sload_path[1];


--DE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~133 at LC10_16_V2
--operation mode is normal

DE2L7 = (DE2L4 # DE2L5 # !P62_sload_path[0] # !DE2L1Q) & CASCADE(DE2L8);


--VD1L464 is daq:inst_daq|mem_interface:inst_mem_interface|i~5429 at LC10_4_Z2
--operation mode is normal

VD1L464 = K1_DAQ_ctrl_local.COMPR_mode[0] & VD1L505Q & !K1_DAQ_ctrl_local.COMPR_mode[1];


--VD1L664 is daq:inst_daq|mem_interface:inst_mem_interface|i~5432 at LC3_4_Z2
--operation mode is normal

VD1L664 = (VD1L464 # VD1L31 & VD1L315Q & VD1L41) & CASCADE(VD1L74);


--K1_i11919 is slaveregister:inst_slaveregister|i11919 at LC7_11_I1
--operation mode is normal

K1_i11919 = LE1L54Q & !LE1L64Q & K1L652 & !LE1L44Q;


--K1_i11980 is slaveregister:inst_slaveregister|i11980 at LC10_11_I1
--operation mode is normal

K1_i11980 = LE1L54Q & !LE1L64Q & K1L652 & LE1L44Q;


--BE1_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0 at LC1_12_B3
--operation mode is normal

BE1_HEADER_data.timestamp[47]~reg0_lut_out = P23_sload_path[47];
BE1_HEADER_data.timestamp[47]~reg0 = DFFE(BE1_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0 at LC3_5_P3
--operation mode is normal

BE2_HEADER_data.timestamp[47]~reg0_lut_out = P23_sload_path[47];
BE2_HEADER_data.timestamp[47]~reg0 = DFFE(BE2_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--BE1_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0 at LC10_16_G3
--operation mode is normal

BE1_HEADER_data.timestamp[15]~reg0_lut_out = P23_sload_path[15];
BE1_HEADER_data.timestamp[15]~reg0 = DFFE(BE1_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE1L22);


--BE2_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0 at LC3_4_P3
--operation mode is normal

BE2_HEADER_data.timestamp[15]~reg0_lut_out = P23_sload_path[15];
BE2_HEADER_data.timestamp[15]~reg0 = DFFE(BE2_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(KE1_outclock1), , , BE2L22);


--K1L502 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~42 at LC7_5_I3
--operation mode is normal

K1L502 = (LE1L73Q # K1_i910 # !LE1L53Q # !K1L082) & CASCADE(K1L842);


--K1L281 is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly~23 at LC2_6_G1
--operation mode is normal

K1L281 = !K1_i2695 & (LE1L53Q # K1_i2132 & !K1L974);


--K1L181 is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly~0 at LC3_16_G1
--operation mode is normal

K1L181 = K1_i1684 & K1L281 & K1_i1511 & K1L869;


--H1L521 is rate_meters:inst_rate_meters|i739~0 at LC8_13_K1
--operation mode is normal

H1L521 = P13_q[0] & (K1_RM_ctrl_local.rm_sn_enable[1] # K1_RM_ctrl_local.rm_sn_enable[0]);


--H1L421 is rate_meters:inst_rate_meters|i738~0 at LC5_13_K1
--operation mode is normal

H1L421 = P13_q[1] & (K1_RM_ctrl_local.rm_sn_enable[1] # K1_RM_ctrl_local.rm_sn_enable[0]);


--K1L509 is slaveregister:inst_slaveregister|i10795~32 at LC1_11_I3
--operation mode is normal

K1L509 = !LE1L53Q & LE1L63Q & K1L309 & !K1L945;


--H1_RM_sn_data_int[2] is rate_meters:inst_rate_meters|RM_sn_data_int[2] at LC4_15_A3
--operation mode is normal

H1_RM_sn_data_int[2]_lut_out = P13_q[2];
H1_RM_sn_data_int[2] = DFFE(H1_RM_sn_data_int[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1L221 is rate_meters:inst_rate_meters|i736~0 at LC9_13_K1
--operation mode is normal

H1L221 = P13_q[3] & (K1_RM_ctrl_local.rm_sn_enable[1] # K1_RM_ctrl_local.rm_sn_enable[0]);


--K1L93 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~58 at LC6_15_H1
--operation mode is normal

K1L93 = K1_i1663 # LE1L73Q & LE1L63Q # !LE1L53Q;


--K1L04 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~59 at LC3_15_H1
--operation mode is normal

K1L04 = LE1L63Q # !K1L792 # !LE1L53Q;


--K1L14 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~62 at LC7_15_H1
--operation mode is normal

K1L14 = (!K1L318 & K1L04 & (K1_i2300 # !LE1L53Q)) & CASCADE(K1L93);


--K1L869 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~58 at LC2_16_G1
--operation mode is normal

K1L869 = (K1_i938 & (LE1L83Q # LE1L53Q # !K1L003)) & CASCADE(K1L969);


--K1L041 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~44 at LC2_13_G1
--operation mode is normal

K1L041 = (LE1L53Q # K1_i2775 & !K1L974) & CASCADE(K1L931);


--K1L931 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~42 at LC1_13_G1
--operation mode is normal

K1L931 = K1L203 & K1L713 & !LE1L53Q & !K1L413;


--K1L89 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~28 at LC10_13_G1
--operation mode is normal

K1L89 = (!LE1L53Q & !K1_i2775 & LE1L63Q & !K1L974) & CASCADE(K1L5);


--H1_RM_sn_data_int[5] is rate_meters:inst_rate_meters|RM_sn_data_int[5] at LC3_9_K3
--operation mode is normal

H1_RM_sn_data_int[5]_lut_out = P13_q[1];
H1_RM_sn_data_int[5] = DFFE(H1_RM_sn_data_int[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L592);


--H1L03 is rate_meters:inst_rate_meters|i217~0 at LC3_10_N3
--operation mode is normal

H1L03 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[5];


--K1L723 is slaveregister:inst_slaveregister|i3589~180 at LC1_11_I1
--operation mode is normal

K1L723 = LE1L14Q & LE1L73Q & !LE1L53Q & LE1L93Q;


--K1L923 is slaveregister:inst_slaveregister|i3589~183 at LC2_11_I1
--operation mode is normal

K1L923 = (LE1L24Q & LE1L34Q & LE1L63Q & LE1L04Q) & CASCADE(K1L723);


--H1_RM_sn_data_int[7] is rate_meters:inst_rate_meters|RM_sn_data_int[7] at LC8_6_K3
--operation mode is normal

H1_RM_sn_data_int[7]_lut_out = P13_q[3];
H1_RM_sn_data_int[7] = DFFE(H1_RM_sn_data_int[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L592);


--H1L06 is rate_meters:inst_rate_meters|i279~0 at LC3_14_T1
--operation mode is normal

H1L06 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[7];


--H1L82 is rate_meters:inst_rate_meters|i215~0 at LC4_8_N1
--operation mode is normal

H1L82 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[7];


--H1L22 is rate_meters:inst_rate_meters|i209~0 at LC2_7_N1
--operation mode is normal

H1L22 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[13];


--H1L601 is rate_meters:inst_rate_meters|i704~60 at LC3_16_K1
--operation mode is normal

H1L601 = H1_lockout_sn[8] # !K1_RM_ctrl_local.rm_sn_enable[0] # !K1_RM_ctrl_local.rm_sn_enable[1];


--H1L261 is rate_meters:inst_rate_meters|i~791 at LC2_15_K1
--operation mode is normal

H1L261 = K1_RM_ctrl_local.rm_sn_dead[1] & (!H1_lockout_sn[5] & K1_RM_ctrl_local.rm_sn_dead[0] # !H1_lockout_sn[6]) # !K1_RM_ctrl_local.rm_sn_dead[1] & !H1_lockout_sn[5] & !H1_lockout_sn[6] & K1_RM_ctrl_local.rm_sn_dead[0];


--H1_i704 is rate_meters:inst_rate_meters|i704 at LC5_16_K1
--operation mode is normal

H1_i704 = H1L601 # K1_RM_ctrl_local.rm_sn_dead[2] & H1_lockout_sn[7] & !H1L261 # !K1_RM_ctrl_local.rm_sn_dead[2] & (H1_lockout_sn[7] # !H1L261);


--H1L111 is rate_meters:inst_rate_meters|i710~0 at LC7_11_K1
--operation mode is normal

H1L111 = H1_lockout_sn[3] & !H1_i704;


--H1L201 is rate_meters:inst_rate_meters|i698~208 at LC2_16_K1
--operation mode is normal

H1L201 = !H1_lockout_sn[8] & (K1_RM_ctrl_local.rm_sn_dead[2] # !H1_lockout_sn[7]);


--H1L021 is rate_meters:inst_rate_meters|i733~188 at LC8_14_K1
--operation mode is normal

H1L021 = !H1_lockout_sn[0] & !H1_lockout_sn[1];


--H1L121 is rate_meters:inst_rate_meters|i733~189 at LC2_14_K1
--operation mode is normal

H1L121 = H1L021 & !H1_lockout_sn[2] & !H1_lockout_sn[3] & !H1_lockout_sn[4];


--H1L301 is rate_meters:inst_rate_meters|i698~209 at LC5_14_K1
--operation mode is normal

H1L301 = H1L711 & !H1L121 & (K1_RM_ctrl_local.rm_sn_enable[0] $ K1_RM_ctrl_local.rm_sn_enable[1]) # !H1L711 & (K1_RM_ctrl_local.rm_sn_enable[0] $ K1_RM_ctrl_local.rm_sn_enable[1]);


--H1L361 is rate_meters:inst_rate_meters|i~792 at LC9_15_K1
--operation mode is normal

H1L361 = K1_RM_ctrl_local.rm_sn_dead[0] & H1_lockout_sn[5] & (H1_lockout_sn[4] # !H1L611) # !K1_RM_ctrl_local.rm_sn_dead[0] & (H1_lockout_sn[4] # H1_lockout_sn[5] # !H1L611);


--H1L621 is rate_meters:inst_rate_meters|i~253 at LC1_16_K1
--operation mode is normal

H1L621 = K1_RM_ctrl_local.rm_sn_dead[2] $ H1_lockout_sn[7];


--H1L461 is rate_meters:inst_rate_meters|i~793 at LC10_15_K1
--operation mode is normal

H1L461 = !H1L621 & (H1L361 & (H1_lockout_sn[6] # !K1_RM_ctrl_local.rm_sn_dead[1]) # !H1L361 & !K1_RM_ctrl_local.rm_sn_dead[1] & H1_lockout_sn[6]);


--H1L401 is rate_meters:inst_rate_meters|i698~210 at LC1_12_K1
--operation mode is normal

H1L401 = H1L461 # !H1L301 & H1L511 # !H1L201;


--H1L211 is rate_meters:inst_rate_meters|i711~0 at LC5_11_K1
--operation mode is normal

H1L211 = H1_lockout_sn[2] & !H1_i704;


--H1L311 is rate_meters:inst_rate_meters|i712~0 at LC8_11_K1
--operation mode is normal

H1L311 = H1_lockout_sn[1] & !H1_i704;


--H1L411 is rate_meters:inst_rate_meters|i713~0 at LC9_11_K1
--operation mode is normal

H1L411 = H1_lockout_sn[0] & !H1_i704;


--H1L701 is rate_meters:inst_rate_meters|i706~0 at LC6_16_K1
--operation mode is normal

H1L701 = K1_RM_ctrl_local.rm_sn_dead[2] & H1_lockout_sn[7] & H1L261 & !H1L601;


--H1L801 is rate_meters:inst_rate_meters|i707~0 at LC6_11_K1
--operation mode is normal

H1L801 = H1_lockout_sn[6] & !H1_i704;


--H1L901 is rate_meters:inst_rate_meters|i708~0 at LC10_11_K1
--operation mode is normal

H1L901 = H1_lockout_sn[5] & !H1_i704;


--H1L011 is rate_meters:inst_rate_meters|i709~0 at LC3_11_K1
--operation mode is normal

H1L011 = H1_lockout_sn[4] & !H1_i704;


--H1L45 is rate_meters:inst_rate_meters|i273~0 at LC3_10_U1
--operation mode is normal

H1L45 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[13];


--S1_inst40[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[15] at LC10_12_A4
--operation mode is normal

S1_inst40[15]_lut_out = P01_q[15];
S1_inst40[15] = DFFE(S1_inst40[15]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , CB1_DCMD_SEQ1);


--H1L25 is rate_meters:inst_rate_meters|i271~0 at LC5_8_T1
--operation mode is normal

H1L25 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[15];


--H1L02 is rate_meters:inst_rate_meters|i207~0 at LC1_10_N1
--operation mode is normal

H1L02 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[15];


--H1_RM_sn_data_int[19] is rate_meters:inst_rate_meters|RM_sn_data_int[19] at LC9_14_H1
--operation mode is normal

H1_RM_sn_data_int[19]_lut_out = P23_sload_path[19];
H1_RM_sn_data_int[19] = DFFE(H1_RM_sn_data_int[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1L84 is rate_meters:inst_rate_meters|i267~0 at LC3_8_T1
--operation mode is normal

H1L84 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[19];


--H1L61 is rate_meters:inst_rate_meters|i203~0 at LC9_7_N1
--operation mode is normal

H1L61 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[19];


--H1_RM_sn_data_int[23] is rate_meters:inst_rate_meters|RM_sn_data_int[23] at LC3_13_K3
--operation mode is normal

H1_RM_sn_data_int[23]_lut_out = P23_sload_path[23];
H1_RM_sn_data_int[23] = DFFE(H1_RM_sn_data_int[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1_RM_sn_data_int[24] is rate_meters:inst_rate_meters|RM_sn_data_int[24] at LC3_2_C3
--operation mode is normal

H1_RM_sn_data_int[24]_lut_out = P23_sload_path[24];
H1_RM_sn_data_int[24] = DFFE(H1_RM_sn_data_int[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1L24 is rate_meters:inst_rate_meters|i261~0 at LC3_4_Y1
--operation mode is normal

H1L24 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[25];


--H1L01 is rate_meters:inst_rate_meters|i197~0 at LC8_3_N1
--operation mode is normal

H1L01 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[25];


--H1_RM_sn_data_int[29] is rate_meters:inst_rate_meters|RM_sn_data_int[29] at LC3_3_K3
--operation mode is normal

H1_RM_sn_data_int[29]_lut_out = P23_sload_path[29];
H1_RM_sn_data_int[29] = DFFE(H1_RM_sn_data_int[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1L83 is rate_meters:inst_rate_meters|i257~0 at LC3_15_T1
--operation mode is normal

H1L83 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[29];


--H1_RM_sn_data_int[30] is rate_meters:inst_rate_meters|RM_sn_data_int[30] at LC6_11_G3
--operation mode is normal

H1_RM_sn_data_int[30]_lut_out = P23_sload_path[30];
H1_RM_sn_data_int[30] = DFFE(H1_RM_sn_data_int[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1_RM_rate_SPE[31] is rate_meters:inst_rate_meters|RM_rate_SPE[31] at LC3_5_T3
--operation mode is normal

H1_RM_rate_SPE[31]_lut_out = P03_q[31];
H1_RM_rate_SPE[31] = DFFE(H1_RM_rate_SPE[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L222);


--K1L508 is slaveregister:inst_slaveregister|i4485~767 at LC8_10_I3
--operation mode is normal

K1L508 = K1L003 & H1_RM_rate_SPE[31] & !LE1L83Q & LE1L53Q;


--H1_RM_rate_MPE[31] is rate_meters:inst_rate_meters|RM_rate_MPE[31] at LC3_15_N3
--operation mode is normal

H1_RM_rate_MPE[31]_lut_out = P92_q[31];
H1_RM_rate_MPE[31] = DFFE(H1_RM_rate_MPE[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L881);


--K1L608 is slaveregister:inst_slaveregister|i4485~768 at LC7_10_I3
--operation mode is normal

K1L608 = K1L792 & H1_RM_rate_MPE[31] & !LE1L83Q & K1L545;


--K1L808 is slaveregister:inst_slaveregister|i4485~775 at LC6_10_I3
--operation mode is normal

K1L808 = (K1L508 # K1_i1240 & (K1L608 # K1L908)) & CASCADE(K1L028);


--X1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~338 at LC8_5_M1
--operation mode is normal

X1L711 = !X1L38 & !X1L58;


--X1_dpr_radr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14] at LC10_11_A1
--operation mode is normal

X1_dpr_radr[14]_lut_out = K1_COMM_ctrl_local.rx_tail[14];
X1_dpr_radr[14] = DFFE(X1_dpr_radr[14]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_radr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13] at LC10_6_M1
--operation mode is normal

X1_dpr_radr[13]_lut_out = K1_COMM_ctrl_local.rx_tail[13];
X1_dpr_radr[13] = DFFE(X1_dpr_radr[13]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13] at LC8_6_M1
--operation mode is normal

X1_dpr_wadr[13]_lut_out = P01_q[13];
X1_dpr_wadr[13] = DFFE(X1_dpr_wadr[13]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_wadr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14] at LC5_11_A1
--operation mode is normal

X1_dpr_wadr[14]_lut_out = P01_q[14];
X1_dpr_wadr[14] = DFFE(X1_dpr_wadr[14]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~189 at LC9_6_M1
--operation mode is normal

X1L53 = X1_dpr_radr[14] & (!X1_dpr_wadr[13] & X1_dpr_radr[13] # !X1_dpr_wadr[14]) # !X1_dpr_radr[14] & !X1_dpr_wadr[13] & X1_dpr_radr[13] & !X1_dpr_wadr[14];


--X1_dpr_radr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15] at LC1_12_M1
--operation mode is normal

X1_dpr_radr[15]_lut_out = K1_COMM_ctrl_local.rx_tail[15];
X1_dpr_radr[15] = DFFE(X1_dpr_radr[15]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15] at LC4_12_A4
--operation mode is normal

X1_dpr_wadr[15]_lut_out = P01_q[15];
X1_dpr_wadr[15] = DFFE(X1_dpr_wadr[15]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~190 at LC8_13_M1
--operation mode is normal

X1L63 = X1_dpr_wadr[15] & X1_dpr_radr[15] & X1L53 # !X1_dpr_wadr[15] & (X1_dpr_radr[15] # X1L53);

--X1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~192 at LC8_13_M1
--operation mode is normal

X1L73 = X1_dpr_wadr[15] & X1_dpr_radr[15] & X1L53 # !X1_dpr_wadr[15] & (X1_dpr_radr[15] # X1L53);


--X1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~355 at LC10_5_M1
--operation mode is normal

X1L121 = (!X1L78 & X1L711 & !X1L98 & !X1L63) & CASCADE(X1L811);


--X1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~340 at LC9_5_M1
--operation mode is normal

X1L811 = !X1L19 & (X1L421 # !X1L18);


--X1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~356 at LC10_13_M1
--operation mode is normal

X1L221 = (X1L521 # !X1L801) & CASCADE(X1L321);


--Z1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~35 at LC4_6_I4
--operation mode is normal

Z1L71 = Z1L01Q & Z1L2Q & CB1_CTRL_OK & Z1L4Q;


--R1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~157 at LC1_5_I4
--operation mode is normal

R1L31 = !Z1L7Q & R1_CMD_WAIT & !Z1L42Q & !Z1L52Q;


--R1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~160 at LC2_5_I4
--operation mode is normal

R1L51 = (!Z1L81Q & !Z1L22Q) & CASCADE(R1L31);


--EB1L24Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|state~21 at LC4_1_A4
--operation mode is normal

EB1L24Q_lut_out = CB1L61 & (EB1L4 # EB1L34Q & EB1L3);
EB1L24Q = DFFE(EB1L24Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--EB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i37~57 at LC6_10_A4
--operation mode is normal

EB1L6 = KB1L01Q & EB1L24Q;


--EB1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0] at LC7_1_A4
--operation mode is normal

EB1_loopcnt[0]_lut_out = EB1L14Q & EB1L34Q & !EB1_loopcnt[0] # !EB1L14Q & (EB1L34Q # EB1_loopcnt[0]);
EB1_loopcnt[0] = DFFE(EB1_loopcnt[0]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1] at LC1_1_A4
--operation mode is normal

EB1_loopcnt[1]_lut_out = EB1_loopcnt[1] & (EB1L34Q & !EB1_loopcnt[0] # !EB1L14Q) # !EB1_loopcnt[1] & EB1L34Q & EB1_loopcnt[0];
EB1_loopcnt[1] = DFFE(EB1_loopcnt[1]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2] at LC10_1_A4
--operation mode is normal

EB1_loopcnt[2]_lut_out = EB1_loopcnt[2] & (!EB1L91 & EB1L34Q # !EB1L14Q) # !EB1_loopcnt[2] & EB1L91 & EB1L34Q;
EB1_loopcnt[2] = DFFE(EB1_loopcnt[2]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3] at LC8_1_A4
--operation mode is normal

EB1_loopcnt[3]_lut_out = EB1_loopcnt[3] & (EB1L34Q & !EB1L5 # !EB1L14Q) # !EB1_loopcnt[3] & EB1L34Q & EB1L5;
EB1_loopcnt[3] = DFFE(EB1_loopcnt[3]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i36~44 at LC6_1_A4
--operation mode is normal

EB1L3 = EB1_loopcnt[1] & EB1_loopcnt[0] & !EB1_loopcnt[3] & EB1_loopcnt[2];


--EB1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[6] at LC6_16_A4
--operation mode is normal

EB1_srg[6]_lut_out = EB1L02 # EB1L24Q & PB1_dffs[6];
EB1_srg[6] = DFFE(EB1_srg[6]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1L14Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|state~20 at LC9_13_A4
--operation mode is normal

EB1L14Q_lut_out = !CB1_STF_WAIT & !CB1_START;
EB1L14Q = DFFE(EB1L14Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--EB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~715 at LC10_16_A4
--operation mode is normal

EB1L81 = EB1L14Q & EB1L34Q & EB1_srg[6] # !EB1L14Q & (EB1_srg[7] # EB1L34Q & EB1_srg[6]);


--R1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|rec_ena~65 at LC4_16_J4
--operation mode is normal

R1L92 = !R1_REC_PULSE & !R1_REC_WT;


--EB1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1]~2 at LC4_15_V1
--operation mode is normal

EB1L92 = CB1L61 & (R1_DRREQ_WT # !R1L92 # !R1L82);


--FD1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64 at LC1_14_B4
--operation mode is normal

FD1L401 = LD1L9Q & (FD1_TC_RX_TIME # FD1_TC_TX_TIME # FD1_ID_BYTE);


--FD1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65 at LC4_14_B4
--operation mode is normal

FD1L501 = !P02L8 & !P12L9 & (FD1_ID_SHR8 # FD1_RXSHR8);


--FD1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1891 at LC1_16_B4
--operation mode is normal

FD1L52 = !P02L8 & !P12L9;


--PC1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg at LC6_14_J4
--operation mode is normal

PC1L41Q_lut_out = R1_REC_PULSE & (!PC1L31Q # !FD1L36Q) # !R1_REC_PULSE & PC1L41Q & (!PC1L31Q # !FD1L36Q);
PC1L41Q = DFFE(PC1L41Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--PC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21 at LC4_14_J4
--operation mode is normal

PC1L3 = R1_REC_PULSE & !PC1L41Q;


--PC1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32 at LC8_14_J4
--operation mode is normal

PC1L7Q_lut_out = PC1L2 # PC1L5Q # !P11L41 & PC1L6Q;
PC1L7Q = DFFE(PC1L7Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--PC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13 at LC7_14_J4
--operation mode is normal

PC1L1 = PC1L7Q & FD1L111Q;


--PC1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36 at LC1_15_J4
--operation mode is normal

PC1L11Q_lut_out = !PC1L41Q & R1_REC_PULSE;
PC1L11Q = DFFE(PC1L11Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--PC1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35 at LC9_4_J4
--operation mode is normal

PC1L01Q_lut_out = PC1L11Q # !P11L41 & PC1L01Q;
PC1L01Q = DFFE(PC1L01Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--PC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25 at LC1_14_J4
--operation mode is normal

PC1L81 = PC1L11Q # PC1L1 # PC1L01Q & !P11L41;


--FD1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1892 at LC10_3_B3
--operation mode is normal

FD1L62 = FD1_STF & !LD1L9Q;


--ZC1L65Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~23 at LC2_9_F4
--operation mode is normal

ZC1L65Q_lut_out = !FD1_STF & (ZC1L7 # ZC1L45Q & ZC1_last_byte);
ZC1L65Q = DFFE(ZC1L65Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--ZC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~829 at LC10_10_F4
--operation mode is normal

ZC1L71 = ZC1_loopcnt[1] & ZC1_loopcnt[2] & !ZC1_loopcnt[5] & ZC1_loopcnt[0];


--ZC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~2 at LC1_9_F4
--operation mode is normal

ZC1L9 = !ZC1_loopcnt[4] # !ZC1L71 # !ZC1_loopcnt[3];


--FD1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~836 at LC9_14_B4
--operation mode is normal

FD1L87 = (!FD1_ID_LOAD & (P12L9 # !FD1_ID_SHR8)) & CASCADE(FD1L47);


--FD1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~831 at LC8_14_B4
--operation mode is normal

FD1L47 = !FD1_BYT2 & !FD1_PTYPE_SEQ0 & !FD1_CRC3 & !FD1_ID_BYTE;


--FD1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~832 at LC8_11_B4
--operation mode is normal

FD1L57 = FD1_CRC2 # FD1_BYT3;


--FD1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~833 at LC9_9_B4
--operation mode is normal

FD1L67 = LD1L9Q & (FD1_MTYPE_LEN1 # FD1_BYT1) # !LD1L9Q & FD1L57;


--FD1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1893 at LC6_12_B4
--operation mode is normal

FD1L72 = !P12L9 & P02L8;


--FD1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~297 at LC7_12_B4
--operation mode is normal

FD1L88 = !FD1L1 & FD1L29 & (!FD1_RXSHR8 # !FD1L72);


--FD1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~82 at LC6_8_B4
--operation mode is normal

FD1L25 = R1L53 & !R1_SND_DRBT & FD1L7 # !LD1L9Q;


--FD1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~834 at LC3_9_B4
--operation mode is normal

FD1L77 = FD1L87 & !FD1L9 & (!FD1L25 # !FD1_DCMD_SEQ1);


--PC1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg at LC7_4_J4
--operation mode is normal

PC1L61Q_lut_out = PC1L8Q # PC1L51 # PC1L9Q & UB01_agb_out;
PC1L61Q = DFFE(PC1L61Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--WC1_b_non_empty is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty at LC4_7_F1
--operation mode is normal

WC1_b_non_empty_lut_out = WC1_b_full # PC1L71Q # WC1_b_non_empty & WC1L6;
WC1_b_non_empty = DFFE(WC1_b_non_empty_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );


--VC1_valid_rreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq at LC8_7_F1
--operation mode is normal

VC1_valid_rreq = PC1L61Q & WC1_b_non_empty;


--PC1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg at LC10_4_J4
--operation mode is normal

PC1L71Q_lut_out = PC1L8Q # PC1L11Q # PC1L01Q # PC1L4;
PC1L71Q = DFFE(PC1L71Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--WC1_b_full is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full at LC3_7_F1
--operation mode is normal

WC1_b_full_lut_out = !PC1L61Q & (WC1_b_full # PC1L71Q & WC1L3);
WC1_b_full = DFFE(WC1_b_full_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , );


--VC1_valid_wreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq at LC5_7_F1
--operation mode is normal

VC1_valid_wreq = !WC1_b_full & PC1L71Q;


--VC1_rd_ptr_lsb is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb at LC9_7_F1
--operation mode is normal

VC1_rd_ptr_lsb_lut_out = !VC1_rd_ptr_lsb;
VC1_rd_ptr_lsb = DFFE(VC1_rd_ptr_lsb_lut_out, GLOBAL(KE1_outclock0), PC1L41Q, , VC1_valid_rreq);


--FD1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~425 at LC3_11_B4
--operation mode is normal

FD1L66 = FD1_TCWFM_L # FD1_LEN0 # FD1_CRC2 # FD1_CRC0;


--FD1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~426 at LC6_11_B4
--operation mode is normal

FD1L76 = LD1L9Q & (FD1_BYT2 # FD1_PTYPE_SEQ0 # FD1L66);


--FD1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~427 at LC1_11_B4
--operation mode is normal

FD1L86 = FD1_CRC1 # FD1_MTYPE_LEN1 # FD1_TCWFM_H # FD1_BYT3;


--FD1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~428 at LC4_12_B4
--operation mode is normal

FD1L96 = !LD1L9Q & (FD1_EOF # FD1L86 # FD1_CRC3);


--FD1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~429 at LC3_12_B4
--operation mode is normal

FD1L07 = FD1L96 # FD1L13 # FD1_RXSHR8 & P12L9;


--FD1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~430 at LC1_12_B4
--operation mode is normal

FD1L17 = !FD1_TC_TX_TIME & (P12L9 # !FD1_TXSHR8);

--FD1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~433 at LC1_12_B4
--operation mode is normal

FD1L27 = !FD1_TC_TX_TIME & (P12L9 # !FD1_TXSHR8);


--PB3_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC8_14_F1
--operation mode is normal

PB3_dffs[1]_lut_out = K1_COMM_ctrl_local.id[1] & (FD1_ID_LOAD # PB3_dffs[2]) # !K1_COMM_ctrl_local.id[1] & !FD1_ID_LOAD & PB3_dffs[2];
PB3_dffs[1] = DFFE(PB3_dffs[1]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--T1_inst37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst37 at LC8_13_H1
--operation mode is normal

T1_inst37 = FD1_ID_SHR8 # FD1_ID_LOAD;


--FD1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~83 at LC3_8_B4
--operation mode is normal

FD1L35 = FD1_DCMD_SEQ1 & (FD1L7 & !R1L43 # !LD1L9Q);


--FD1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~298 at LC9_12_I4
--operation mode is normal

FD1L98 = FD1_LEN0 # FD1_STF & (!LD1L9Q # !R1_SND_DAT);


--FD1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~299 at LC3_5_B4
--operation mode is normal

FD1L09 = FD1L98 # FD1_PTYPE_SEQ0 # FD1_MTYPE_LEN1 # !FD1L4;


--FD1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~300 at LC10_8_B4
--operation mode is normal

FD1L19 = FD1L09 # !FD1_SEND_IDLE & (R1L43 # !FD1L2);


--FD1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~358 at LC3_7_B4
--operation mode is normal

FD1L08 = FD1_CRC0 # FD1_DCMD_SEQ1 & (R1_SND_DRBT # !R1L53);


--FD1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~359 at LC6_7_B4
--operation mode is normal

FD1L18 = FD1L3 # LD1L9Q & FD1L08 # !FD1L88;


--FD1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~360 at LC8_6_B4
--operation mode is normal

FD1L28 = !LD1L9Q & (FD1_CRC1 # FD1_STF # FD1_EOF);


--FD1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~361 at LC9_4_B3
--operation mode is normal

FD1L38 = FD1L02 # FD1L28 # FD1L65Q & P81L43;


--FD1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~362 at LC2_7_B4
--operation mode is normal

FD1L48 = FD1_CRC3 # LD1L9Q & FD1_CRC1 # !LD1L9Q & FD1_CRC0;


--FD1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~363 at LC8_7_B4
--operation mode is normal

FD1L58 = FD1_RXSHR8 # FD1_ID_SHR8;


--FD1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~364 at LC9_7_B4
--operation mode is normal

FD1L68 = FD1L48 # FD1L83Q # FD1L58 & P12L9;


--XC1_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9] at EC6_1_F1
XC1_q[9]_data_in = COM_AD_D[11];
XC1_q[9]_write_enable = VC1_valid_wreq;
XC1_q[9]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[9]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[9]_clear_0 = !PC1L41Q;
XC1_q[9]_clock_enable_1 = VC1_valid_rreq;
XC1_q[9]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[9]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[9] = MEMORY_SEGMENT(XC1_q[9]_data_in, XC1_q[9]_write_enable, XC1_q[9]_clock_0, XC1_q[9]_clock_1, XC1_q[9]_clear_0, , , XC1_q[9]_clock_enable_1, VCC, XC1_q[9]_write_address, XC1_q[9]_read_address);


--XC1_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1] at EC10_1_F1
XC1_q[1]_data_in = COM_AD_D[3];
XC1_q[1]_write_enable = VC1_valid_wreq;
XC1_q[1]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[1]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[1]_clear_0 = !PC1L41Q;
XC1_q[1]_clock_enable_1 = VC1_valid_rreq;
XC1_q[1]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[1]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[1] = MEMORY_SEGMENT(XC1_q[1]_data_in, XC1_q[1]_write_enable, XC1_q[1]_clock_0, XC1_q[1]_clock_1, XC1_q[1]_clear_0, , , XC1_q[1]_clock_enable_1, VCC, XC1_q[1]_write_address, XC1_q[1]_read_address);


--HC63L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_14_F4
--operation mode is normal

HC63L1 = FD1L97Q # FD1L37Q & XC1_q[9] # !FD1L37Q & XC1_q[1];


--HC63L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18 at LC2_14_F4
--operation mode is normal

HC63L2 = (!FD1L37Q & PB3_dffs[1] # !FD1L97Q) & CASCADE(HC63L1);


--HC53L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_1_F3
--operation mode is normal

HC53L1 = FD1L39Q # FD1L78Q & HC23L2 # !FD1L78Q & HC13L2;


--HC33L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~81 at LC10_12_K4
--operation mode is normal

HC33L2 = R1_SND_IDLE # R1_SND_DRBT # R1_SND_DRAND;


--HC33_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node at LC3_11_K4
--operation mode is normal

HC33_result_node = FD1L97Q & (FD1L37Q & HC33L2 # !FD1L37Q & !P51_pre_out[1]);


--HC53L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26 at LC4_1_F3
--operation mode is normal

HC53L2 = (FD1L78Q & HC43L2 # !FD1L78Q & HC33_result_node # !FD1L39Q) & CASCADE(HC53L1);


--ZC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~830 at LC1_15_F4
--operation mode is normal

ZC1L81 = FD1L69Q & HC45L2 # !FD1L69Q & HC35L2;


--PB4_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC9_13_F4
--operation mode is normal

PB4_dffs[5]_lut_out = PB4_dffs[6] & (ZC1L91 # !LD1L9Q) # !PB4_dffs[6] & LD1L9Q & ZC1L91;
PB4_dffs[5] = DFFE(PB4_dffs[5]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--XB1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~reg at LC4_4_J4
--operation mode is normal

XB1L22Q_lut_out = XB1L91Q & XB1L82Q & XB1L12 # !XB1L91Q & (XB1L2 # XB1L82Q & XB1L12);
XB1L22Q = DFFE(XB1L22Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--JB1_inst10[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8] at LC3_9_J1
--operation mode is normal

JB1_inst10[8]_lut_out = COM_AD_D[10];
JB1_inst10[8] = DFFE(JB1_inst10[8]_lut_out, GLOBAL(KE1_outclock0), , , );


--EE1L362 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7375 at LC7_12_P2
--operation mode is normal

EE1L362 = EE1L623Q # !EE1L413Q;


--EE1L462 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7376 at LC2_12_P2
--operation mode is normal

EE1L462 = EE1L523Q # EE1L713Q;


--BE1L46 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~279 at LC2_11_P2
--operation mode is normal

BE1L46 = BE1L76Q # BE1L96Q;


--WD1_ATWDTrigger_A_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_shift[0] at LC3_3_V2
--operation mode is normal

WD1_ATWDTrigger_A_shift[0]_lut_out = WD1_ATWDTrigger_A_sig;
WD1_ATWDTrigger_A_shift[0] = DFFE(WD1_ATWDTrigger_A_shift[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--WD1_i179 is daq:inst_daq|trigger:inst_trigger|i179 at LC5_3_V2
--operation mode is normal

WD1_i179 = !WD1_ATWDTrigger_A_shift[0] & WD1_ATWDTrigger_A_sig;


--WD1_ATWDTrigger_B_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_shift[0] at LC5_9_V2
--operation mode is normal

WD1_ATWDTrigger_B_shift[0]_lut_out = WD1_ATWDTrigger_B_sig;
WD1_ATWDTrigger_B_shift[0] = DFFE(WD1_ATWDTrigger_B_shift[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(J1L4Q), , );


--BE2L56 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~284 at LC4_7_V2
--operation mode is normal

BE2L56 = BE2L86Q # BE2L07Q;


--EE1L562 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7378 at LC5_5_O4
--operation mode is normal

EE1L562 = (!EE1L123Q & !EE1L813Q & !EE1L913Q) & CASCADE(EE1L662);


--EE2L762 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7439 at LC10_11_V4
--operation mode is normal

EE2L762 = (!EE2L523Q & !EE2L423Q) & CASCADE(EE2L862);


--UB3_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC9_11_T4
--operation mode is normal

UB3_aeb_out = !P4_sload_path[3] & P4_sload_path[1] & !P4_sload_path[2] & P4_sload_path[0];


--XB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~625 at LC8_6_K4
--operation mode is normal

XB1L4 = P6_sload_path[1] & P6_sload_path[2] & P6_sload_path[3] & P6_sload_path[0];


--XB1L23Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~36 at LC1_8_K4
--operation mode is normal

XB1L23Q_lut_out = XB1L02 & (XB1L13Q # !XB1L4 & XB1L23Q) # !XB1L02 & !XB1L4 & XB1L23Q;
XB1L23Q = DFFE(XB1L23Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L82Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~31 at LC5_4_J4
--operation mode is normal

XB1L82Q_lut_out = XB1L91Q & XB1L82Q & XB1L71 # !XB1L91Q & (XB1L2 # XB1L82Q & XB1L71);
XB1L82Q = DFFE(XB1L82Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~626 at LC5_6_K4
--operation mode is normal

XB1L5 = !P6_sload_path[1] & P6_sload_path[2] & !P6_sload_path[3] & P6_sload_path[0];


--XB1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lowsig~reg at LC9_10_K4
--operation mode is normal

XB1L32Q_lut_out = XB1L41 & (KB1L9Q # !XB1L72Q) # !XB1L41 & XB1_SV4 & (KB1L9Q # !XB1L72Q);
XB1L32Q = DFFE(XB1L32Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--AB1_low_lev is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_lev at LC3_16_D4
--operation mode is normal

AB1_low_lev_lut_out = AB1L861 & !AB1L941;
AB1_low_lev = DFFE(AB1_low_lev_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~627 at LC5_9_K4
--operation mode is normal

XB1L6 = !XB1L32Q & XB1L5 & !AB1_low_lev;


--XB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~628 at LC3_6_K4
--operation mode is normal

XB1L7 = P6_sload_path[1] & !P6_sload_path[3];


--XB1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lrgsig~reg at LC6_10_K4
--operation mode is normal

XB1L42Q_lut_out = XB1L51 # XB1_SV3 # !XB1_SV4 & XB1L41;
XB1L42Q = DFFE(XB1L42Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~629 at LC1_6_K4
--operation mode is normal

XB1L8 = XB1L42Q & !P6_sload_path[2] & XB1L7 & P6_sload_path[0];


--AB1_lrg_lev is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_lev at LC6_8_K4
--operation mode is normal

AB1_lrg_lev_lut_out = AB1L802 & !AB1L981;
AB1_lrg_lev = DFFE(AB1_lrg_lev_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~630 at LC7_8_K4
--operation mode is normal

XB1L9 = XB1L82Q & (XB1L6 # XB1L8 & !AB1_lrg_lev);


--AB1_lrg_hl is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_hl at LC7_5_D4
--operation mode is normal

AB1_lrg_hl_lut_out = AB1L031 & !AB1L111;
AB1_lrg_hl = DFFE(AB1_lrg_hl_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--AB1_low_hl is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_hl at LC8_5_D4
--operation mode is normal

AB1_low_hl_lut_out = AB1L09 & !AB1L17;
AB1_low_hl = DFFE(AB1_low_hl_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~34 at LC9_5_D4
--operation mode is normal

XB1L2 = AB1_low_hl & (XB1L42Q & AB1_lrg_hl # !XB1L32Q) # !AB1_low_hl & XB1L42Q & AB1_lrg_hl;


--XB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~631 at LC8_8_K4
--operation mode is normal

XB1L01 = !XB1L91Q & !XB1L2;


--XB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~632 at LC6_9_K4
--operation mode is normal

XB1L11 = !XB1L32Q & XB1L5 & AB1_low_lev;


--K1_COMM_ctrl_local.rx_tail[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[0] at LC3_10_M1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[0]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[0] # !K1L809 & K1_COMM_ctrl_local.rx_tail[0]);
K1_COMM_ctrl_local.rx_tail[0] = DFFE(K1_COMM_ctrl_local.rx_tail[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L884 is slaveregister:inst_slaveregister|i4004~976 at LC6_10_M1
--operation mode is normal

K1L884 = (K1_i2132 & P9_sload_path[0] & !K1_i2300 # !K1_i2132 & K1_COMM_ctrl_local.rx_tail[0]) & CASCADE(K1L984);


--H1L68 is rate_meters:inst_rate_meters|i354~102 at LC8_5_Y1
--operation mode is normal

H1L68 = (!P82_q[7] & !P82_q[9] & !P82_q[8] & !P82_q[6]) & CASCADE(H1L78);


--H1L07 is rate_meters:inst_rate_meters|i289~102 at LC9_10_Y1
--operation mode is normal

H1L07 = (!P72_q[9] & !P72_q[6] & !P72_q[8] & !P72_q[7]) & CASCADE(H1L17);


--K1_COMM_ctrl_local.id[34] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[34] at LC5_4_H1
--operation mode is normal

K1_COMM_ctrl_local.id[34]_lut_out = TE1_MASTERHWDATA[2];
K1_COMM_ctrl_local.id[34] = DFFE(K1_COMM_ctrl_local.id[34]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[2] at LC4_10_I2
--operation mode is normal

K1_COMM_ctrl_local.id[2]_lut_out = TE1_MASTERHWDATA[2];
K1_COMM_ctrl_local.id[2] = DFFE(K1_COMM_ctrl_local.id[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L793 is slaveregister:inst_slaveregister|i3810~804 at LC10_13_B1
--operation mode is normal

K1L793 = LE1L53Q & K1_COMM_ctrl_local.id[34] # !LE1L53Q & K1_COMM_ctrl_local.id[2];


--K1L893 is slaveregister:inst_slaveregister|i3810~805 at LC1_13_B1
--operation mode is normal

K1L893 = LE1L53Q & P7_sload_path[2] # !LE1L53Q & P9_pre_out[2];


--K1L993 is slaveregister:inst_slaveregister|i3810~806 at LC9_13_B1
--operation mode is normal

K1L993 = K1_i2300 & K1L793 & K1L974 # !K1_i2300 & K1L893;


--K1_COMPR_ctrl_local.ATWDb2thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[2] at LC6_5_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[2]_lut_out = TE1_MASTERHWDATA[2];
K1_COMPR_ctrl_local.ATWDb2thres[2] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[2] at LC3_5_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[2]_lut_out = TE1_MASTERHWDATA[2];
K1_COMPR_ctrl_local.ATWDb0thres[2] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L223 is slaveregister:inst_slaveregister|i3587~157 at LC10_5_G1
--operation mode is normal

K1L223 = K1_COMPR_ctrl_local.ATWDb2thres[2] & (LE1L53Q # K1_COMPR_ctrl_local.ATWDb0thres[2]) # !K1_COMPR_ctrl_local.ATWDb2thres[2] & !LE1L53Q & K1_COMPR_ctrl_local.ATWDb0thres[2];


--K1L323 is slaveregister:inst_slaveregister|i3587~158 at LC1_5_G1
--operation mode is normal

K1L323 = K1L223 & !K1L413 & K1L713 & K1L203;


--K1L004 is slaveregister:inst_slaveregister|i3810~807 at LC7_13_B1
--operation mode is normal

K1L004 = K1_i2775 & (K1L323 # K1L623) # !K1_i2775 & K1L304 & (K1L323 # K1L623);


--K1_COMPR_ctrl_local.ATWDa2thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[2] at LC5_13_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa2thres[2]_lut_out = TE1_MASTERHWDATA[2];
K1_COMPR_ctrl_local.ATWDa2thres[2] = DFFE(K1_COMPR_ctrl_local.ATWDa2thres[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa0thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[2] at LC4_13_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa0thres[2]_lut_out = TE1_MASTERHWDATA[2];
K1_COMPR_ctrl_local.ATWDa0thres[2] = DFFE(K1_COMPR_ctrl_local.ATWDa0thres[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L104 is slaveregister:inst_slaveregister|i3810~808 at LC8_13_B1
--operation mode is normal

K1L104 = K1L204 & (LE1L53Q & K1_COMPR_ctrl_local.ATWDa2thres[2] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDa0thres[2]);


--K1L105 is slaveregister:inst_slaveregister|i4066~379 at LC3_13_B1
--operation mode is normal

K1L105 = (K1L993 # K1L693 & (K1L004 # K1L104)) & CASCADE(K1L694);


--K1L694 is slaveregister:inst_slaveregister|i4066~372 at LC2_13_B1
--operation mode is normal

K1L694 = K1_i1504 & (K1_i1663 # LE1L73Q & LE1L63Q);


--K1L794 is slaveregister:inst_slaveregister|i4066~373 at LC1_15_A3
--operation mode is normal

K1L794 = !LE1L63Q & P01_q[2] & LE1L73Q & !K1_i1663;


--T1_inst16[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[2] at LC6_9_A3
--operation mode is normal

T1_inst16[2]_lut_out = P91_q[2];
T1_inst16[2] = DFFE(T1_inst16[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1L894 is slaveregister:inst_slaveregister|i4066~374 at LC8_15_A3
--operation mode is normal

K1L894 = !LE1L73Q & T1_inst16[2] & LE1L63Q & !K1_i1663;


--ED1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~342 at LC3_5_A3
--operation mode is normal

ED1L68 = ED1L73 # ED1L53 # ED1L33 # ED1L93;


--ED1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343 at LC1_5_A3
--operation mode is normal

ED1L78 = ED1L34 # ED1L54;


--ED1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344 at LC2_5_A3
--operation mode is normal

ED1L88 = ED1L74 & (ED1L78 # ED1L14 # ED1L68);


--ED1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345 at LC10_7_A3
--operation mode is normal

ED1L98 = ED1L15 # ED1L94;


--ED1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~346 at LC8_7_A3
--operation mode is normal

ED1L09 = ED1L55 # ED1L98 # ED1L35 # ED1L88;


--ED1_tx_dpr_waddr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13] at LC8_8_A3
--operation mode is normal

ED1_tx_dpr_waddr[13]_lut_out = K1_COMM_ctrl_local.tx_head[13];
ED1_tx_dpr_waddr[13] = DFFE(ED1_tx_dpr_waddr[13]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14] at LC10_8_A3
--operation mode is normal

ED1_tx_dpr_waddr[14]_lut_out = K1_COMM_ctrl_local.tx_head[14];
ED1_tx_dpr_waddr[14] = DFFE(ED1_tx_dpr_waddr[14]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~189 at LC9_8_A3
--operation mode is normal

ED1L1 = P91_q[14] & (P91_q[13] & !ED1_tx_dpr_waddr[13] # !ED1_tx_dpr_waddr[14]) # !P91_q[14] & !ED1_tx_dpr_waddr[14] & P91_q[13] & !ED1_tx_dpr_waddr[13];


--ED1_tx_dpr_waddr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15] at LC6_4_A1
--operation mode is normal

ED1_tx_dpr_waddr[15]_lut_out = K1_COMM_ctrl_local.tx_head[15];
ED1_tx_dpr_waddr[15] = DFFE(ED1_tx_dpr_waddr[15]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~190 at LC9_13_A3
--operation mode is normal

ED1L2 = P91_q[15] & (ED1L1 # !ED1_tx_dpr_waddr[15]) # !P91_q[15] & ED1L1 & !ED1_tx_dpr_waddr[15];

--ED1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~192 at LC9_13_A3
--operation mode is normal

ED1L3 = P91_q[15] & (ED1L1 # !ED1_tx_dpr_waddr[15]) # !P91_q[15] & ED1L1 & !ED1_tx_dpr_waddr[15];


--K1L994 is slaveregister:inst_slaveregister|i4066~375 at LC9_7_A3
--operation mode is normal

K1L994 = K1L305 # !ED1L2 & (ED1L09 # ED1L75);


--K1_i1677 is slaveregister:inst_slaveregister|i1677 at LC5_15_A3
--operation mode is normal

K1_i1677 = LE1L73Q # LE1L63Q # K1_i1663;


--K1L205 is slaveregister:inst_slaveregister|i4066~380 at LC7_15_A3
--operation mode is normal

K1L205 = (K1L794 # K1L894 # K1L994 & !K1_i1677) & CASCADE(K1L005);


--K1L005 is slaveregister:inst_slaveregister|i4066~377 at LC6_15_A3
--operation mode is normal

K1L005 = LE1L53Q & (LE1L63Q # !K1L792 # !LE1L83Q);


--K1_COMPR_ctrl_local.ATWDb2thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[5] at LC3_15_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[5]_lut_out = TE1_MASTERHWDATA[5];
K1_COMPR_ctrl_local.ATWDb2thres[5] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[5] at LC1_14_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[5]_lut_out = TE1_MASTERHWDATA[5];
K1_COMPR_ctrl_local.ATWDb0thres[5] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L183 is slaveregister:inst_slaveregister|i3807~675 at LC4_14_B1
--operation mode is normal

K1L183 = (LE1L53Q & K1_COMPR_ctrl_local.ATWDb2thres[5] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDb0thres[5]) & CASCADE(K1L593);


--H1L16 is rate_meters:inst_rate_meters|i280~0 at LC9_8_T1
--operation mode is normal

H1L16 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[6];


--K1_COMPR_ctrl_local.ATWDb2thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[9] at LC3_7_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb2thres[9]_lut_out = TE1_MASTERHWDATA[9];
K1_COMPR_ctrl_local.ATWDb2thres[9] = DFFE(K1_COMPR_ctrl_local.ATWDb2thres[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb0thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[9] at LC2_7_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb0thres[9]_lut_out = TE1_MASTERHWDATA[9];
K1_COMPR_ctrl_local.ATWDb0thres[9] = DFFE(K1_COMPR_ctrl_local.ATWDb0thres[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L913 is slaveregister:inst_slaveregister|i3580~159 at LC9_7_G1
--operation mode is normal

K1L913 = LE1L53Q & K1_COMPR_ctrl_local.ATWDb2thres[9] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDb0thres[9];


--K1L963 is slaveregister:inst_slaveregister|i3803~523 at LC10_11_G1
--operation mode is normal

K1L963 = (K1L623 # K1L713 & !K1_i2768 & K1L913) & CASCADE(K1L014);


--H1L32 is rate_meters:inst_rate_meters|i210~0 at LC10_12_N1
--operation mode is normal

H1L32 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[12];


--H1L55 is rate_meters:inst_rate_meters|i274~0 at LC3_1_T1
--operation mode is normal

H1L55 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[12];


--K1_COMM_ctrl_local.rx_tail[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[13] at LC4_13_A1
--operation mode is normal

K1_COMM_ctrl_local.rx_tail[13]_lut_out = !Z1L7Q & (K1L809 & TE1_MASTERHWDATA[13] # !K1L809 & K1_COMM_ctrl_local.rx_tail[13]);
K1_COMM_ctrl_local.rx_tail[13] = DFFE(K1_COMM_ctrl_local.rx_tail[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L424 is slaveregister:inst_slaveregister|i3927~746 at LC5_16_H1
--operation mode is normal

K1L424 = K1_COMM_ctrl_local.rx_tail[13] & (P01_q[13] # !LE1L53Q) # !K1_COMM_ctrl_local.rx_tail[13] & LE1L53Q & P01_q[13];


--K1L524 is slaveregister:inst_slaveregister|i3927~747 at LC1_16_H1
--operation mode is normal

K1L524 = LE1L73Q & !LE1L63Q & !K1_i1663 & K1L424;


--T1_inst16[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[13] at LC7_14_A3
--operation mode is normal

T1_inst16[13]_lut_out = P91_q[13];
T1_inst16[13] = DFFE(T1_inst16[13]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst50);


--K1_COMM_ctrl_local.tx_head[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[13] at LC2_13_A1
--operation mode is normal

K1_COMM_ctrl_local.tx_head[13]_lut_out = !Z1L7Q & (K1L709 & TE1_MASTERHWDATA[13] # !K1L709 & K1_COMM_ctrl_local.tx_head[13]);
K1_COMM_ctrl_local.tx_head[13] = DFFE(K1_COMM_ctrl_local.tx_head[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , );


--K1L624 is slaveregister:inst_slaveregister|i3927~748 at LC5_13_A1
--operation mode is normal

K1L624 = LE1L53Q & T1_inst16[13] # !LE1L53Q & K1_COMM_ctrl_local.tx_head[13];


--K1L724 is slaveregister:inst_slaveregister|i3927~749 at LC6_16_H1
--operation mode is normal

K1L724 = !LE1L73Q & LE1L63Q & !K1_i1663 & K1L624;


--K1_COMM_ctrl_local.id[45] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[45] at LC1_12_H1
--operation mode is normal

K1_COMM_ctrl_local.id[45]_lut_out = TE1_MASTERHWDATA[13];
K1_COMM_ctrl_local.id[45] = DFFE(K1_COMM_ctrl_local.id[45]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[13] at LC4_4_I2
--operation mode is normal

K1_COMM_ctrl_local.id[13]_lut_out = TE1_MASTERHWDATA[13];
K1_COMM_ctrl_local.id[13] = DFFE(K1_COMM_ctrl_local.id[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L824 is slaveregister:inst_slaveregister|i3927~750 at LC10_16_H1
--operation mode is normal

K1L824 = K1_COMM_ctrl_local.id[13] & (K1_COMM_ctrl_local.id[45] # !LE1L53Q) # !K1_COMM_ctrl_local.id[13] & LE1L53Q & K1_COMM_ctrl_local.id[45];


--K1L924 is slaveregister:inst_slaveregister|i3927~751 at LC8_7_B1
--operation mode is normal

K1L924 = LE1L53Q & P7_sload_path[13] # !LE1L53Q & P9_pre_out[13];


--K1L034 is slaveregister:inst_slaveregister|i3927~752 at LC2_16_H1
--operation mode is normal

K1L034 = K1_i2300 & K1L974 & K1L824 # !K1_i2300 & K1L924;


--K1L137 is slaveregister:inst_slaveregister|i4311~942 at LC9_16_H1
--operation mode is normal

K1L137 = (K1L724 # K1L524 # K1L184 & K1L034) & CASCADE(K1L937);


--K1_COMM_ctrl_local.id[47] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[47] at LC4_12_H1
--operation mode is normal

K1_COMM_ctrl_local.id[47]_lut_out = TE1_MASTERHWDATA[15];
K1_COMM_ctrl_local.id[47] = DFFE(K1_COMM_ctrl_local.id[47]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L83);


--K1_COMM_ctrl_local.id[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[15] at LC6_14_C1
--operation mode is normal

K1_COMM_ctrl_local.id[15]_lut_out = TE1_MASTERHWDATA[15];
K1_COMM_ctrl_local.id[15] = DFFE(K1_COMM_ctrl_local.id[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L124 is slaveregister:inst_slaveregister|i3925~751 at LC5_10_A1
--operation mode is normal

K1L124 = K1_COMM_ctrl_local.id[15] & (K1_COMM_ctrl_local.id[47] # !LE1L53Q) # !K1_COMM_ctrl_local.id[15] & K1_COMM_ctrl_local.id[47] & LE1L53Q;


--K1L224 is slaveregister:inst_slaveregister|i3925~752 at LC9_10_A1
--operation mode is normal

K1L224 = P9_pre_out[15] & (P7_sload_path[15] # !LE1L53Q) # !P9_pre_out[15] & LE1L53Q & P7_sload_path[15];


--K1L324 is slaveregister:inst_slaveregister|i3925~754 at LC4_10_A1
--operation mode is normal

K1L324 = (K1_i2300 & K1L974 & K1L124 # !K1_i2300 & K1L224) & CASCADE(K1L094);


--H1L44 is rate_meters:inst_rate_meters|i263~0 at LC9_10_T1
--operation mode is normal

H1L44 = P03_q[23] & !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L21 is rate_meters:inst_rate_meters|i199~0 at LC3_2_N1
--operation mode is normal

H1L21 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[23];


--H1L34 is rate_meters:inst_rate_meters|i262~0 at LC4_8_T1
--operation mode is normal

H1L34 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[24];


--H1L11 is rate_meters:inst_rate_meters|i198~0 at LC3_2_Y1
--operation mode is normal

H1L11 = P92_q[24] & !K1_RM_ctrl_local.rm_rate_enable[1];


--K1_COMM_ctrl_local.id[24] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[24] at LC5_12_B1
--operation mode is normal

K1_COMM_ctrl_local.id[24]_lut_out = TE1_MASTERHWDATA[24];
K1_COMM_ctrl_local.id[24] = DFFE(K1_COMM_ctrl_local.id[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L395 is slaveregister:inst_slaveregister|i4140~772 at LC3_12_B1
--operation mode is normal

K1L395 = K1L974 & !LE1L53Q & K1_COMM_ctrl_local.id[24];


--K1_COMPR_ctrl_local.ATWDb3thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[8] at LC6_10_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb3thres[8]_lut_out = TE1_MASTERHWDATA[24];
K1_COMPR_ctrl_local.ATWDb3thres[8] = DFFE(K1_COMPR_ctrl_local.ATWDb3thres[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb1thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[8] at LC7_10_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb1thres[8]_lut_out = TE1_MASTERHWDATA[24];
K1_COMPR_ctrl_local.ATWDb1thres[8] = DFFE(K1_COMPR_ctrl_local.ATWDb1thres[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L495 is slaveregister:inst_slaveregister|i4140~773 at LC4_10_G1
--operation mode is normal

K1L495 = K1_COMPR_ctrl_local.ATWDb3thres[8] & (LE1L53Q # K1_COMPR_ctrl_local.ATWDb1thres[8]) # !K1_COMPR_ctrl_local.ATWDb3thres[8] & !LE1L53Q & K1_COMPR_ctrl_local.ATWDb1thres[8];


--K1L595 is slaveregister:inst_slaveregister|i4140~774 at LC2_10_G1
--operation mode is normal

K1L595 = K1L495 & !K1_i2768 & K1L713 & !K1L204;


--K1_COMPR_ctrl_local.ATWDa3thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[8] at LC2_3_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa3thres[8]_lut_out = TE1_MASTERHWDATA[24];
K1_COMPR_ctrl_local.ATWDa3thres[8] = DFFE(K1_COMPR_ctrl_local.ATWDa3thres[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa1thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[8] at LC6_3_B1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa1thres[8]_lut_out = TE1_MASTERHWDATA[24];
K1_COMPR_ctrl_local.ATWDa1thres[8] = DFFE(K1_COMPR_ctrl_local.ATWDa1thres[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L695 is slaveregister:inst_slaveregister|i4140~775 at LC8_3_B1
--operation mode is normal

K1L695 = K1L204 & (LE1L53Q & K1_COMPR_ctrl_local.ATWDa3thres[8] # !LE1L53Q & K1_COMPR_ctrl_local.ATWDa1thres[8]);


--K1L795 is slaveregister:inst_slaveregister|i4140~777 at LC7_12_B1
--operation mode is normal

K1L795 = (K1L395 # K1L746 & (K1L595 # K1L695)) & CASCADE(K1L846);


--H1_RM_sn_data[25] is rate_meters:inst_rate_meters|RM_sn_data[25] at LC5_5_G3
--operation mode is normal

H1_RM_sn_data[25]_lut_out = H1_RM_sn_data_int[25];
H1_RM_sn_data[25] = DFFE(H1_RM_sn_data[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L485 is slaveregister:inst_slaveregister|i4139~771 at LC3_5_G3
--operation mode is normal

K1L485 = LE1L53Q & H1_RM_sn_data[25] & K1L003 & LE1L83Q;


--K1_COMM_ctrl_local.id[25] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[25] at LC1_2_D1
--operation mode is normal

K1_COMM_ctrl_local.id[25]_lut_out = TE1_MASTERHWDATA[25];
K1_COMM_ctrl_local.id[25] = DFFE(K1_COMM_ctrl_local.id[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L585 is slaveregister:inst_slaveregister|i4139~772 at LC4_5_G3
--operation mode is normal

K1L585 = K1_COMM_ctrl_local.id[25] & !LE1L53Q & K1L974;


--K1L685 is slaveregister:inst_slaveregister|i4139~773 at LC4_6_G1
--operation mode is normal

K1L685 = !K1L974 & K1_i2695 & (K1L885 # K1L985);


--K1L785 is slaveregister:inst_slaveregister|i4139~781 at LC7_5_G3
--operation mode is normal

K1L785 = (K1L485 # K1L836 & (K1L685 # K1L585)) & CASCADE(K1L566);


--H1L6 is rate_meters:inst_rate_meters|i193~0 at LC3_5_N1
--operation mode is normal

H1L6 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[29];


--H1L5 is rate_meters:inst_rate_meters|i192~0 at LC7_15_N1
--operation mode is normal

H1L5 = P92_q[30] & !K1_RM_ctrl_local.rm_rate_enable[1];


--X1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~357 at LC9_13_M1
--operation mode is normal

X1L321 = (!X1L211 & !X1L411 & !X1L611 & !X1L011) & CASCADE(X1L73);


--X1_dpr_wadr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8] at LC6_7_M1
--operation mode is normal

X1_dpr_wadr[8]_lut_out = P01_q[8];
X1_dpr_wadr[8] = DFFE(X1_dpr_wadr[8]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8] at LC2_7_M1
--operation mode is normal

X1_dpr_radr[8]_lut_out = K1_COMM_ctrl_local.rx_tail[8];
X1_dpr_radr[8] = DFFE(X1_dpr_radr[8]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--EB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i36~45 at LC9_1_A4
--operation mode is normal

EB1L4 = !KB1L01Q & EB1L24Q # !EB1L14Q;


--EB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~717 at LC3_1_A4
--operation mode is normal

EB1L91 = EB1_loopcnt[1] & EB1_loopcnt[0];


--EB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i36~47 at LC5_1_A4
--operation mode is normal

EB1L5 = EB1_loopcnt[0] & EB1_loopcnt[1] & EB1_loopcnt[2];


--EB1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[5] at LC5_16_A4
--operation mode is normal

EB1_srg[5]_lut_out = EB1L12 # EB1L24Q & PB1_dffs[5];
EB1_srg[5] = DFFE(EB1_srg[5]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~718 at LC9_16_A4
--operation mode is normal

EB1L02 = EB1L14Q & EB1L34Q & EB1_srg[5] # !EB1L14Q & (EB1_srg[6] # EB1L34Q & EB1_srg[5]);


--PC1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39 at LC5_14_J4
--operation mode is normal

PC1L31Q_lut_out = P11L41 & (PC1L6Q # PC1L31Q & !FD1L36Q) # !P11L41 & PC1L31Q & !FD1L36Q;
PC1L31Q = DFFE(PC1L31Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--PC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14 at LC9_14_J4
--operation mode is normal

PC1L2 = PC1L7Q & !FD1L111Q;


--PC1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31 at LC10_14_J4
--operation mode is normal

PC1L6Q_lut_out = PC1L21Q;
PC1L6Q = DFFE(PC1L6Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--ZC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i93~93 at LC5_9_F4
--operation mode is normal

ZC1L7 = ZC1L65Q & (!ZC1_loopcnt[4] # !ZC1_loopcnt[3] # !ZC1L71);


--ZC1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~21 at LC4_9_F4
--operation mode is normal

ZC1L45Q_lut_out = !FD1_STF & (ZC1L5 # ZC1L4 # !ZC1L35Q);
ZC1L45Q = DFFE(ZC1L45Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--ZC1_last_byte is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|last_byte at LC3_8_F4
--operation mode is normal

ZC1_last_byte_lut_out = !FD1_STF & (FD1L83Q # ZC1_last_byte);
ZC1_last_byte = DFFE(ZC1_last_byte_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--ZC1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~22 at LC7_9_F4
--operation mode is normal

ZC1L55Q_lut_out = !FD1_STF & (ZC1L6 # ZC1L55Q & ZC1L8);
ZC1L55Q = DFFE(ZC1L55Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--ZC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~42 at LC2_10_F4
--operation mode is normal

ZC1L01 = !ZC1L65Q & !ZC1L55Q;


--PC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25 at LC2_4_J4
--operation mode is normal

PC1L51 = FD1L111Q & (PC1L7Q # P11L41 & PC1L01Q) # !FD1L111Q & P11L41 & PC1L01Q;


--PC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258 at LC8_4_J4
--operation mode is normal

PC1L4 = PC1L9Q & UB01_agb_out;


--VC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0 at LC7_7_F1
--operation mode is normal

VC1L1 = PC1L61Q & !VC1_rd_ptr_lsb & WC1_b_non_empty;


--PB3_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC10_14_F1
--operation mode is normal

PB3_dffs[2]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[2] # !FD1_ID_LOAD & PB3_dffs[3];
PB3_dffs[2] = DFFE(PB3_dffs[2]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZB2_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8] at LC2_10_C4
--operation mode is normal

ZB2_SRG[8]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i10 # !ZC1_crc32_en & ZB2_SRG[8];
ZB2_SRG[8] = DFFE(ZB2_SRG[8]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0] at LC9_10_C4
--operation mode is normal

ZB2_SRG[0]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i4 # !ZC1_crc32_en & ZB2_SRG[0];
ZB2_SRG[0] = DFFE(ZB2_SRG[0]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--HC32L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_10_C4
--operation mode is normal

HC32L1 = FD1L97Q # FD1L37Q & ZB2_SRG[8] # !FD1L37Q & ZB2_SRG[0];


--ZB2_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24] at LC6_10_C4
--operation mode is normal

ZB2_SRG[24]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[23] # !ZC1_crc32_en & ZB2_SRG[24];
ZB2_SRG[24] = DFFE(ZB2_SRG[24]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16] at LC6_9_C4
--operation mode is normal

ZB2_SRG[16]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i14 # !ZC1_crc32_en & ZB2_SRG[16];
ZB2_SRG[16] = DFFE(ZB2_SRG[16]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--HC32L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_10_C4
--operation mode is normal

HC32L2 = (FD1L37Q & ZB2_SRG[24] # !FD1L37Q & ZB2_SRG[16] # !FD1L97Q) & CASCADE(HC32L1);


--HC22L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0 at LC6_3_B3
--operation mode is normal

HC22L1 = FD1L97Q # FD1L37Q & UE1_portadataout[8] # !FD1L37Q & UE1_portadataout[0];


--HC22L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26 at LC7_3_B3
--operation mode is normal

HC22L2 = (FD1L37Q & UE1_portadataout[24] # !FD1L37Q & UE1_portadataout[16] # !FD1L97Q) & CASCADE(HC22L1);


--PB2_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC10_1_F3
--operation mode is normal

PB2_dffs[0]_lut_out = U1L91Q & P23_sload_path[0] # !U1L91Q & PB2_dffs[1];
PB2_dffs[0] = DFFE(PB2_dffs[0]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC5_1_F3
--operation mode is normal

PB5_dffs[0]_lut_out = PB5_dffs[1] & (P23_sload_path[0] # !PC1L9Q) # !PB5_dffs[1] & PC1L9Q & P23_sload_path[0];
PB5_dffs[0] = DFFE(PB5_dffs[0]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--HC52L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27 at LC1_1_F3
--operation mode is normal

HC52L1 = FD1L37Q & PB2_dffs[0] # !FD1L37Q & PB5_dffs[0] # !FD1L97Q;


--XC1_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2] at EC14_1_F1
XC1_q[2]_data_in = COM_AD_D[4];
XC1_q[2]_write_enable = VC1_valid_wreq;
XC1_q[2]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[2]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[2]_clear_0 = !PC1L41Q;
XC1_q[2]_clock_enable_1 = VC1_valid_rreq;
XC1_q[2]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[2]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[2] = MEMORY_SEGMENT(XC1_q[2]_data_in, XC1_q[2]_write_enable, XC1_q[2]_clock_0, XC1_q[2]_clock_1, XC1_q[2]_clear_0, , , XC1_q[2]_clock_enable_1, VCC, XC1_q[2]_write_address, XC1_q[2]_read_address);


--HC54L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0 at LC2_14_F1
--operation mode is normal

HC54L1 = FD1L97Q # !FD1L37Q & XC1_q[2];


--HC54L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18 at LC3_14_F1
--operation mode is normal

HC54L2 = (!FD1L37Q & PB3_dffs[2] # !FD1L97Q) & CASCADE(HC54L1);


--HC44L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_2_F3
--operation mode is normal

HC44L1 = FD1L39Q # FD1L78Q & HC14L2 # !FD1L78Q & HC04L2;


--PB2_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC8_2_F3
--operation mode is normal

PB2_dffs[2]_lut_out = PB2_dffs[3] & (P23_sload_path[2] # !U1L91Q) # !PB2_dffs[3] & U1L91Q & P23_sload_path[2];
PB2_dffs[2] = DFFE(PB2_dffs[2]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_2_F3
--operation mode is normal

PB5_dffs[2]_lut_out = PB5_dffs[3] & (P23_sload_path[2] # !PC1L9Q) # !PB5_dffs[3] & PC1L9Q & P23_sload_path[2];
PB5_dffs[2] = DFFE(PB5_dffs[2]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--HC34_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node at LC9_2_F3
--operation mode is normal

HC34_result_node = FD1L97Q & (FD1L37Q & PB2_dffs[2] # !FD1L37Q & PB5_dffs[2]);


--HC44L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26 at LC2_2_F3
--operation mode is normal

HC44L2 = (FD1L78Q & HC34_result_node # !FD1L78Q & HC24L2 # !FD1L39Q) & CASCADE(HC44L1);


--ZC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~831 at LC1_14_F1
--operation mode is normal

ZC1L91 = FD1L69Q & HC36L2 # !FD1L69Q & HC26L2;


--PB4_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC5_13_F4
--operation mode is normal

PB4_dffs[6]_lut_out = PB4_dffs[7] & (ZC1L02 # !LD1L9Q) # !PB4_dffs[7] & LD1L9Q & ZC1L02;
PB4_dffs[6] = DFFE(PB4_dffs[6]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--XB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~633 at LC10_6_K4
--operation mode is normal

XB1L21 = P6_sload_path[1] & !P6_sload_path[2] & !P6_sload_path[3] & P6_sload_path[0];


--XB1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~107 at LC3_9_K4
--operation mode is normal

XB1L12 = XB1L5 & XB1L32Q & (!XB1L21 # !XB1L42Q) # !XB1L5 & (!XB1L21 # !XB1L42Q);


--JB1_inst10[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7] at LC3_7_J1
--operation mode is normal

JB1_inst10[7]_lut_out = COM_AD_D[9];
JB1_inst10[7] = DFFE(JB1_inst10[7]_lut_out, GLOBAL(KE1_outclock0), , , );


--B1L201 is calibration_sources:inst_calibration_sources|rate_bit~44 at LC4_7_C3
--operation mode is normal

B1L201 = K1_CS_ctrl_local.CS_rate[0] & (K1_CS_ctrl_local.CS_rate[1] # P23_sload_path[16]) # !K1_CS_ctrl_local.CS_rate[0] & !K1_CS_ctrl_local.CS_rate[1] & P23_sload_path[17];


--B1L301 is calibration_sources:inst_calibration_sources|rate_bit~45 at LC3_7_C3
--operation mode is normal

B1L301 = B1L201 & (P23_sload_path[14] # !K1_CS_ctrl_local.CS_rate[1]) # !B1L201 & P23_sload_path[15] & K1_CS_ctrl_local.CS_rate[1];


--B1L001 is calibration_sources:inst_calibration_sources|rate_bit~42 at LC6_7_C3
--operation mode is normal

B1L001 = K1_CS_ctrl_local.CS_rate[1] & (K1_CS_ctrl_local.CS_rate[0] # P23_sload_path[19]) # !K1_CS_ctrl_local.CS_rate[1] & P23_sload_path[21] & !K1_CS_ctrl_local.CS_rate[0];


--B1L101 is calibration_sources:inst_calibration_sources|rate_bit~43 at LC2_7_C3
--operation mode is normal

B1L101 = B1L001 & (P23_sload_path[18] # !K1_CS_ctrl_local.CS_rate[0]) # !B1L001 & P23_sload_path[20] & K1_CS_ctrl_local.CS_rate[0];


--B1L89 is calibration_sources:inst_calibration_sources|rate_bit~40 at LC1_7_C3
--operation mode is normal

B1L89 = K1_CS_ctrl_local.CS_rate[0] & (K1_CS_ctrl_local.CS_rate[1] # P23_sload_path[24]) # !K1_CS_ctrl_local.CS_rate[0] & !K1_CS_ctrl_local.CS_rate[1] & P23_sload_path[25];


--B1L99 is calibration_sources:inst_calibration_sources|rate_bit~41 at LC8_7_C3
--operation mode is normal

B1L99 = B1L89 & (P23_sload_path[22] # !K1_CS_ctrl_local.CS_rate[1]) # !B1L89 & P23_sload_path[23] & K1_CS_ctrl_local.CS_rate[1];


--B1L69 is calibration_sources:inst_calibration_sources|rate_bit~38 at LC9_6_C3
--operation mode is normal

B1L69 = K1_CS_ctrl_local.CS_rate[2] & (K1_CS_ctrl_local.CS_rate[3] # B1L101) # !K1_CS_ctrl_local.CS_rate[2] & B1L99 & !K1_CS_ctrl_local.CS_rate[3];


--B1L401 is calibration_sources:inst_calibration_sources|rate_bit~46 at LC3_9_C3
--operation mode is normal

B1L401 = K1_CS_ctrl_local.CS_rate[1] & (K1_CS_ctrl_local.CS_rate[0] # P23_sload_path[11]) # !K1_CS_ctrl_local.CS_rate[1] & P23_sload_path[13] & !K1_CS_ctrl_local.CS_rate[0];


--B1L501 is calibration_sources:inst_calibration_sources|rate_bit~47 at LC2_9_C3
--operation mode is normal

B1L501 = B1L401 & (P23_sload_path[10] # !K1_CS_ctrl_local.CS_rate[0]) # !B1L401 & K1_CS_ctrl_local.CS_rate[0] & P23_sload_path[12];


--B1L79 is calibration_sources:inst_calibration_sources|rate_bit~39 at LC6_6_C3
--operation mode is normal

B1L79 = B1L69 & (B1L501 # !K1_CS_ctrl_local.CS_rate[3]) # !B1L69 & K1_CS_ctrl_local.CS_rate[3] & B1L301;


--B1L801 is calibration_sources:inst_calibration_sources|rate_bit~50 at LC9_7_C3
--operation mode is normal

B1L801 = K1_CS_ctrl_local.CS_rate[1] & (K1_CS_ctrl_local.CS_rate[0] # P23_sload_path[3]) # !K1_CS_ctrl_local.CS_rate[1] & !K1_CS_ctrl_local.CS_rate[0] & P23_sload_path[5];


--B1L901 is calibration_sources:inst_calibration_sources|rate_bit~51 at LC7_7_C3
--operation mode is normal

B1L901 = B1L801 & (P23_sload_path[2] # !K1_CS_ctrl_local.CS_rate[0]) # !B1L801 & P23_sload_path[4] & K1_CS_ctrl_local.CS_rate[0];


--B1L011 is calibration_sources:inst_calibration_sources|rate_bit~430 at LC10_6_C3
--operation mode is normal

B1L011 = K1_CS_ctrl_local.CS_rate[2] & !K1_CS_ctrl_local.CS_rate[3] & B1L901;


--B1L111 is calibration_sources:inst_calibration_sources|rate_bit~431 at LC4_6_C3
--operation mode is normal

B1L111 = !K1_CS_ctrl_local.CS_rate[1] & (K1_CS_ctrl_local.CS_rate[0] & P23_sload_path[0] # !K1_CS_ctrl_local.CS_rate[0] & P23_sload_path[1]);


--B1L601 is calibration_sources:inst_calibration_sources|rate_bit~48 at LC4_9_C3
--operation mode is normal

B1L601 = K1_CS_ctrl_local.CS_rate[0] & (K1_CS_ctrl_local.CS_rate[1] # P23_sload_path[8]) # !K1_CS_ctrl_local.CS_rate[0] & P23_sload_path[9] & !K1_CS_ctrl_local.CS_rate[1];


--B1L701 is calibration_sources:inst_calibration_sources|rate_bit~49 at LC6_9_C3
--operation mode is normal

B1L701 = B1L601 & (P23_sload_path[6] # !K1_CS_ctrl_local.CS_rate[1]) # !B1L601 & K1_CS_ctrl_local.CS_rate[1] & P23_sload_path[7];


--B1L211 is calibration_sources:inst_calibration_sources|rate_bit~432 at LC3_6_C3
--operation mode is normal

B1L211 = !K1_CS_ctrl_local.CS_rate[2] & (K1_CS_ctrl_local.CS_rate[3] & B1L111 # !K1_CS_ctrl_local.CS_rate[3] & B1L701);


--B1_delay_bit is calibration_sources:inst_calibration_sources|delay_bit at LC1_6_C3
--operation mode is normal

B1_delay_bit = DFFE(B1L311, GLOBAL(KE1_outclock1), , , B1L11);

--B1L311 is calibration_sources:inst_calibration_sources|rate_bit~433 at LC1_6_C3
--operation mode is normal

B1L311 = K1_CS_ctrl_local.CS_rate[4] & (B1L011 # B1L211) # !K1_CS_ctrl_local.CS_rate[4] & B1L79;


--B1L38 is calibration_sources:inst_calibration_sources|i~544 at LC2_6_C3
--operation mode is normal

B1L38 = (!B1_delay_bit & !K1_CS_ctrl_local.CS_mode[1] & K1_CS_ctrl_local.CS_mode[0]) & CASCADE(B1L311);


--B1L32 is calibration_sources:inst_calibration_sources|i54~452 at LC9_11_G3
--operation mode is normal

B1L32 = B1L63 & B1L53 & B1L73 & B1L83;

--B1L34 is calibration_sources:inst_calibration_sources|i54~505 at LC9_11_G3
--operation mode is normal

B1L34 = B1L63 & B1L53 & B1L73 & B1L83;


--B1L43 is calibration_sources:inst_calibration_sources|i54~496 at LC10_11_G3
--operation mode is normal

B1L43 = (B1L04 & B1L14 & B1L93 & B1L24) & CASCADE(B1L34);


--B1L42 is calibration_sources:inst_calibration_sources|i54~454 at LC1_11_G3
--operation mode is normal

B1L42 = B1L93 & B1L04;


--B1L52 is calibration_sources:inst_calibration_sources|i54~455 at LC5_11_G3
--operation mode is normal

B1L52 = B1L24 & B1L14;


--B1L28 is calibration_sources:inst_calibration_sources|i~542 at LC5_10_G3
--operation mode is normal

B1L28 = !K1_CS_ctrl_local.CS_mode[0] & !K1_CS_ctrl_local.CS_mode[2] & K1_CS_ctrl_local.CS_mode[1];


--XB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|cteq12~9 at LC9_6_K4
--operation mode is normal

XB1L02 = !P6_sload_path[1] & P6_sload_path[2] & P6_sload_path[3] & !P6_sload_path[0];


--XB1L13Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~35 at LC5_7_K4
--operation mode is normal

XB1L13Q_lut_out = XB1L62Q # XB1L13Q & (!P6_sload_path[2] # !XB1L3);
XB1L13Q = DFFE(XB1L13Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|WT3~29 at LC4_8_K4
--operation mode is normal

XB1L53 = XB1L02 & !XB1L13Q & (XB1L4 # !XB1L23Q) # !XB1L02 & (XB1L4 # !XB1L23Q);


--XB1L72Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg1~30 at LC7_10_K4
--operation mode is normal

XB1L72Q_lut_out = XB1L02 & (XB1_SV3 # XB1L72Q & KB1L9Q) # !XB1L02 & XB1L72Q & KB1L9Q;
XB1L72Q = DFFE(XB1L72Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~634 at LC6_6_K4
--operation mode is normal

XB1L31 = P6_sload_path[1] & !P6_sload_path[2] & !P6_sload_path[3];


--XB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~635 at LC7_6_K4
--operation mode is normal

XB1L41 = AB1_lrg_lev & XB1L31 & !KB1L9Q & !P6_sload_path[0];


--XB1_SV4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV4 at LC5_10_K4
--operation mode is normal

XB1_SV4_lut_out = XB1L72Q & KB1L9Q # !XB1L72Q & (XB1L41 # XB1_SV4);
XB1_SV4 = DFFE(XB1_SV4_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--XB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~636 at LC4_10_K4
--operation mode is normal

XB1L51 = KB1L9Q & XB1L72Q;


--XB1_SV3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV3 at LC3_10_K4
--operation mode is normal

XB1_SV3_lut_out = XB1L02 & !XB1_SV4 & XB1L41 # !XB1L02 & (XB1_SV3 # !XB1_SV4 & XB1L41);
XB1_SV3 = DFFE(XB1_SV3_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--KB1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36 at LC8_10_T4
--operation mode is normal

KB1L42Q_lut_out = KB1L9Q & KB1L42Q & !KB1_rxcteq9 # !KB1L9Q & (XB1L62Q # KB1L42Q & !KB1_rxcteq9);
KB1L42Q = DFFE(KB1L42Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--KB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195 at LC7_10_T4
--operation mode is normal

KB1L71 = (KB1L42Q # KB1L82Q & !P5_sload_path[3]) & CASCADE(KB1L61);


--H1L39 is rate_meters:inst_rate_meters|i400~0 at LC7_14_Y1
--operation mode is normal

H1L39 = P82_q[6] & K1_RM_ctrl_local.rm_rate_enable[0] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L341);


--H1_i389 is rate_meters:inst_rate_meters|i389 at LC5_9_Y1
--operation mode is normal

H1_i389 = H1_RM_daq_disc_old[0] # !WD1_discSPE_pulse & !WD1_discSPE_latch # !H1L68;


--H1L98 is rate_meters:inst_rate_meters|i392~14 at LC6_9_Y1
--operation mode is normal

H1L98 = !K1_RM_ctrl_local.rm_rate_dead[9] & !H1L341 # !H1_i389 # !K1_RM_ctrl_local.rm_rate_enable[0];


--H1L29 is rate_meters:inst_rate_meters|i399~0 at LC5_5_Y1
--operation mode is normal

H1L29 = P82_q[7] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L19 is rate_meters:inst_rate_meters|i398~0 at LC8_9_Y1
--operation mode is normal

H1L19 = P82_q[8] & K1_RM_ctrl_local.rm_rate_enable[0] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L341);


--H1L09 is rate_meters:inst_rate_meters|i397~0 at LC3_5_Y1
--operation mode is normal

H1L09 = P82_q[9] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L58 is rate_meters:inst_rate_meters|i354~100 at LC6_5_Y1
--operation mode is normal

H1L58 = !P82_q[3] & !P82_q[4] & !P82_q[5] & !P82_q[2];


--H1L78 is rate_meters:inst_rate_meters|i354~103 at LC7_5_Y1
--operation mode is normal

H1L78 = (!P82_q[0] & !P82_q[1]) & CASCADE(H1L58);


--H1L77 is rate_meters:inst_rate_meters|i335~0 at LC8_14_Y1
--operation mode is normal

H1L77 = K1_RM_ctrl_local.rm_rate_enable[1] & P72_q[6] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1_i324 is rate_meters:inst_rate_meters|i324 at LC5_16_Y1
--operation mode is normal

H1_i324 = H1_RM_daq_disc_old[1] # !WD1_discMPE_latch & !WD1_discMPE_pulse # !H1L07;


--H1L37 is rate_meters:inst_rate_meters|i327~14 at LC2_16_Y1
--operation mode is normal

H1L37 = !H1L061 & !K1_RM_ctrl_local.rm_rate_dead[9] # !H1_i324 # !K1_RM_ctrl_local.rm_rate_enable[1];


--H1L67 is rate_meters:inst_rate_meters|i334~0 at LC10_14_Y1
--operation mode is normal

H1L67 = P72_q[7] & K1_RM_ctrl_local.rm_rate_enable[1] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L57 is rate_meters:inst_rate_meters|i333~0 at LC3_12_Y1
--operation mode is normal

H1L57 = K1_RM_ctrl_local.rm_rate_enable[1] & P72_q[8] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L061);


--H1L47 is rate_meters:inst_rate_meters|i332~0 at LC9_14_Y1
--operation mode is normal

H1L47 = P72_q[9] & K1_RM_ctrl_local.rm_rate_enable[1] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L96 is rate_meters:inst_rate_meters|i289~100 at LC7_10_Y1
--operation mode is normal

H1L96 = !P72_q[4] & !P72_q[3] & !P72_q[2] & !P72_q[5];


--H1L17 is rate_meters:inst_rate_meters|i289~103 at LC8_10_Y1
--operation mode is normal

H1L17 = (!P72_q[0] & !P72_q[1]) & CASCADE(H1L96);


--H1_RM_sn_data_int[25] is rate_meters:inst_rate_meters|RM_sn_data_int[25] at LC3_3_L3
--operation mode is normal

H1_RM_sn_data_int[25]_lut_out = P23_sload_path[25];
H1_RM_sn_data_int[25] = DFFE(H1_RM_sn_data_int[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--H1L63 is rate_meters:inst_rate_meters|i255~0 at LC6_11_T1
--operation mode is normal

H1L63 = !K1_RM_ctrl_local.rm_rate_enable[0] & P03_q[31];


--H1L4 is rate_meters:inst_rate_meters|i191~0 at LC6_15_N1
--operation mode is normal

H1L4 = !K1_RM_ctrl_local.rm_rate_enable[1] & P92_q[31];


--H1_RM_sn_data[31] is rate_meters:inst_rate_meters|RM_sn_data[31] at LC5_12_K3
--operation mode is normal

H1_RM_sn_data[31]_lut_out = H1_RM_sn_data_int[31];
H1_RM_sn_data[31] = DFFE(H1_RM_sn_data[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L652);


--K1L708 is slaveregister:inst_slaveregister|i4485~772 at LC2_16_I1
--operation mode is normal

K1L708 = LE1L83Q & K1L003 & LE1L53Q & H1_RM_sn_data[31];


--K1_COMM_ctrl_local.id[31] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[31] at LC10_16_D1
--operation mode is normal

K1_COMM_ctrl_local.id[31]_lut_out = TE1_MASTERHWDATA[31];
K1_COMM_ctrl_local.id[31] = DFFE(K1_COMM_ctrl_local.id[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L2);


--K1L908 is slaveregister:inst_slaveregister|i4485~776 at LC7_16_I1
--operation mode is normal

K1L908 = (K1L708 # K1_i1504 & K1L353 & K1_COMM_ctrl_local.id[31]) & CASCADE(K1L892);


--X1_dpr_wadr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9] at LC3_4_M4
--operation mode is normal

X1_dpr_wadr[9]_lut_out = P01_q[9];
X1_dpr_wadr[9] = DFFE(X1_dpr_wadr[9]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9] at LC10_13_A1
--operation mode is normal

X1_dpr_radr[9]_lut_out = K1_COMM_ctrl_local.rx_tail[9];
X1_dpr_radr[9] = DFFE(X1_dpr_radr[9]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10] at LC5_3_A1
--operation mode is normal

X1_dpr_wadr[10]_lut_out = P01_q[10];
X1_dpr_wadr[10] = DFFE(X1_dpr_wadr[10]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10] at LC1_8_M1
--operation mode is normal

X1_dpr_radr[10]_lut_out = K1_COMM_ctrl_local.rx_tail[10];
X1_dpr_radr[10] = DFFE(X1_dpr_radr[10]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11] at LC7_8_A1
--operation mode is normal

X1_dpr_wadr[11]_lut_out = P01_q[11];
X1_dpr_wadr[11] = DFFE(X1_dpr_wadr[11]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11] at LC4_8_A1
--operation mode is normal

X1_dpr_radr[11]_lut_out = K1_COMM_ctrl_local.rx_tail[11];
X1_dpr_radr[11] = DFFE(X1_dpr_radr[11]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12] at LC5_1_A1
--operation mode is normal

X1_dpr_wadr[12]_lut_out = P01_q[12];
X1_dpr_wadr[12] = DFFE(X1_dpr_wadr[12]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12] at LC9_12_M1
--operation mode is normal

X1_dpr_radr[12]_lut_out = K1_COMM_ctrl_local.rx_tail[12];
X1_dpr_radr[12] = DFFE(X1_dpr_radr[12]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~351 at LC1_3_M1
--operation mode is normal

X1L911 = !X1L17 & !X1L56 & !X1L96 & !X1L76;


--X1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~358 at LC2_3_M1
--operation mode is normal

X1L421 = (!X1L57 & !X1L97 & !X1L37 & !X1L77) & CASCADE(X1L911);


--X1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~353 at LC1_11_M1
--operation mode is normal

X1L021 = !X1L29 & !X1L89 & !X1L49 & !X1L69;


--X1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~359 at LC2_11_M1
--operation mode is normal

X1L521 = (!X1L401 & !X1L601 & !X1L201 & !X1L001) & CASCADE(X1L021);


--X1_dpr_wadr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7] at LC3_14_M1
--operation mode is normal

X1_dpr_wadr[7]_lut_out = P01_q[7];
X1_dpr_wadr[7] = DFFE(X1_dpr_wadr[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7] at LC1_13_A1
--operation mode is normal

X1_dpr_radr[7]_lut_out = K1_COMM_ctrl_local.rx_tail[7];
X1_dpr_radr[7] = DFFE(X1_dpr_radr[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--EB1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[4] at LC7_16_A4
--operation mode is normal

EB1_srg[4]_lut_out = EB1L22 # EB1L24Q & PB1_dffs[4];
EB1_srg[4] = DFFE(EB1_srg[4]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~719 at LC2_16_A4
--operation mode is normal

EB1L12 = EB1L14Q & EB1L34Q & EB1_srg[4] # !EB1L14Q & (EB1_srg[5] # EB1L34Q & EB1_srg[4]);


--PC1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37 at LC3_14_J4
--operation mode is normal

PC1L21Q_lut_out = PC1L7Q & FD1L111Q;
PC1L21Q = DFFE(PC1L21Q_lut_out, GLOBAL(KE1_outclock0), !Z1L52Q, , );


--ZC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i91~89 at LC6_9_F4
--operation mode is normal

ZC1L4 = ZC1L71 & !ZC1_loopcnt[3] & ZC1L55Q & !ZC1_loopcnt[4];


--ZC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i91~90 at LC9_9_F4
--operation mode is normal

ZC1L5 = ZC1L45Q & !ZC1_last_byte & (!FD1L05Q # !LD1L9Q);


--ZC1L35Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~20 at LC3_5_F4
--operation mode is normal

ZC1L35Q_lut_out = !FD1_STF;
ZC1L35Q = DFFE(ZC1L35Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--ZC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i92~96 at LC8_9_F4
--operation mode is normal

ZC1L6 = ZC1L45Q & LD1L9Q & !ZC1_last_byte & FD1L05Q;


--ZC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~1 at LC3_9_F4
--operation mode is normal

ZC1L8 = ZC1_loopcnt[3] # ZC1_loopcnt[4] # !ZC1L71;


--FD1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~305 at LC2_12_B4
--operation mode is normal

FD1L29 = (!FD1_TC_RX_TIME & (P02L8 # P12L9 # !FD1_RXSHR8)) & CASCADE(FD1L27);


--WC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14 at LC10_7_F1
--operation mode is normal

WC1L1 = PC1L61Q & (WC1_b_non_empty $ (WC1_b_full # !PC1L71Q)) # !PC1L61Q & (WC1_b_full # !PC1L71Q);


--PB3_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC6_14_F1
--operation mode is normal

PB3_dffs[3]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[3] # !FD1_ID_LOAD & PB3_dffs[4];
PB3_dffs[3] = DFFE(PB3_dffs[3]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZB2_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7] at LC7_9_C4
--operation mode is normal

ZB2_SRG[7]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i9 # !ZC1_crc32_en & ZB2_SRG[7];
ZB2_SRG[7] = DFFE(ZB2_SRG[7]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31] at LC6_11_C4
--operation mode is normal

ZB2_SRG[31]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[30] # !ZC1_crc32_en & ZB2_SRG[31];
ZB2_SRG[31] = DFFE(ZB2_SRG[31]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10 at LC10_10_C4
--operation mode is normal

ZB2_i10 = ZB2_SRG[31] $ ZB2_SRG[7];


--ZC1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32_en at LC5_10_C4
--operation mode is normal

ZC1_crc32_en_lut_out = !FD1_STF & (ZC1L55Q # ZC1L65Q);
ZC1_crc32_en = DFFE(ZC1_crc32_en_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZC1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32_data at LC5_6_F4
--operation mode is normal

ZC1_crc32_data_lut_out = ZC1_srg[7] & (FD1_STF # !ZC1L65Q);
ZC1_crc32_data = DFFE(ZC1_crc32_data_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4 at LC8_10_C4
--operation mode is normal

ZB2_i4 = ZB2_SRG[31] $ ZC1_crc32_data;


--ZB2_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23] at LC10_9_C4
--operation mode is normal

ZB2_SRG[23]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i16 # !ZC1_crc32_en & ZB2_SRG[23];
ZB2_SRG[23] = DFFE(ZB2_SRG[23]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15] at LC9_9_C4
--operation mode is normal

ZB2_SRG[15]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[14] # !ZC1_crc32_en & ZB2_SRG[15];
ZB2_SRG[15] = DFFE(ZB2_SRG[15]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14 at LC1_9_C4
--operation mode is normal

ZB2_i14 = ZB2_SRG[31] $ ZB2_SRG[15];


--PB2_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC2_1_F3
--operation mode is normal

PB2_dffs[1]_lut_out = U1L91Q & P23_sload_path[1] # !U1L91Q & PB2_dffs[2];
PB2_dffs[1] = DFFE(PB2_dffs[1]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--U1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|tx_time_lat~reg at LC6_11_L4
--operation mode is normal

U1L91Q_lut_out = U1L6;
U1L91Q = DFFE(U1L91Q_lut_out, GLOBAL(KE1_outclock0), !R1L25, , );


--T1_inst36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst36 at LC3_13_B3
--operation mode is normal

T1_inst36 = FD1_TXSHR8 # U1L91Q;


--PB5_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC10_2_F3
--operation mode is normal

PB5_dffs[1]_lut_out = PC1L9Q & P23_sload_path[1] # !PC1L9Q & PB5_dffs[2];
PB5_dffs[1] = DFFE(PB5_dffs[1]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--T1_inst38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst38 at LC2_12_B3
--operation mode is normal

T1_inst38 = FD1_RXSHR8 # PC1L9Q;


--ZB2_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9] at LC7_10_C4
--operation mode is normal

ZB2_SRG[9]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[8] # !ZC1_crc32_en & ZB2_SRG[9];
ZB2_SRG[9] = DFFE(ZB2_SRG[9]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1] at LC9_11_C4
--operation mode is normal

ZB2_SRG[1]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i5 # !ZC1_crc32_en & ZB2_SRG[1];
ZB2_SRG[1] = DFFE(ZB2_SRG[1]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--HC23L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_11_C4
--operation mode is normal

HC23L1 = FD1L97Q # FD1L37Q & ZB2_SRG[9] # !FD1L37Q & ZB2_SRG[1];


--ZB2_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25] at LC1_10_C4
--operation mode is normal

ZB2_SRG[25]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[24] # !ZC1_crc32_en & ZB2_SRG[25];
ZB2_SRG[25] = DFFE(ZB2_SRG[25]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17] at LC2_11_C4
--operation mode is normal

ZB2_SRG[17]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[16] # !ZC1_crc32_en & ZB2_SRG[17];
ZB2_SRG[17] = DFFE(ZB2_SRG[17]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--HC23L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_11_C4
--operation mode is normal

HC23L2 = (FD1L37Q & ZB2_SRG[25] # !FD1L37Q & ZB2_SRG[17] # !FD1L97Q) & CASCADE(HC23L1);


--HC13L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0 at LC1_3_B3
--operation mode is normal

HC13L1 = FD1L97Q # FD1L37Q & UE1_portadataout[9] # !FD1L37Q & UE1_portadataout[1];


--HC13L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26 at LC2_3_B3
--operation mode is normal

HC13L2 = (FD1L37Q & UE1_portadataout[25] # !FD1L37Q & UE1_portadataout[17] # !FD1L97Q) & CASCADE(HC13L1);


--HC43L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0 at LC6_1_F3
--operation mode is normal

HC43L1 = FD1L97Q # !FD1L37Q;


--HC43L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28 at LC7_1_F3
--operation mode is normal

HC43L2 = (FD1L37Q & PB2_dffs[1] # !FD1L37Q & PB5_dffs[1] # !FD1L97Q) & CASCADE(HC43L1);


--PB2_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC10_5_F3
--operation mode is normal

PB2_dffs[3]_lut_out = U1L91Q & P23_sload_path[3] # !U1L91Q & PB2_dffs[4];
PB2_dffs[3] = DFFE(PB2_dffs[3]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC1_3_F3
--operation mode is normal

PB5_dffs[3]_lut_out = PB5_dffs[4] & (P23_sload_path[3] # !PC1L9Q) # !PB5_dffs[4] & PC1L9Q & P23_sload_path[3];
PB5_dffs[3] = DFFE(PB5_dffs[3]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--XC1_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3] at EC9_1_F1
XC1_q[3]_data_in = COM_AD_D[5];
XC1_q[3]_write_enable = VC1_valid_wreq;
XC1_q[3]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[3]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[3]_clear_0 = !PC1L41Q;
XC1_q[3]_clock_enable_1 = VC1_valid_rreq;
XC1_q[3]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[3]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[3] = MEMORY_SEGMENT(XC1_q[3]_data_in, XC1_q[3]_write_enable, XC1_q[3]_clock_0, XC1_q[3]_clock_1, XC1_q[3]_clear_0, , , XC1_q[3]_clock_enable_1, VCC, XC1_q[3]_write_address, XC1_q[3]_read_address);


--HC45L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0 at LC4_13_F1
--operation mode is normal

HC45L1 = FD1L97Q # !FD1L37Q & XC1_q[3];


--HC45L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18 at LC5_13_F1
--operation mode is normal

HC45L2 = (!FD1L37Q & PB3_dffs[3] # !FD1L97Q) & CASCADE(HC45L1);


--HC35L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_15_F4
--operation mode is normal

HC35L1 = FD1L39Q # FD1L78Q & HC05L2 # !FD1L78Q & HC94L2;


--HC35L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29 at LC10_15_F4
--operation mode is normal

HC35L2 = (FD1L78Q & HC25L2 # !FD1L78Q & HC15L2 # !FD1L39Q) & CASCADE(HC35L1);


--ZC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~832 at LC10_3_F3
--operation mode is normal

ZC1L02 = HC27L2 & (FD1L69Q # HC17L2) # !HC27L2 & !FD1L69Q & HC17L2;


--PB4_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC4_13_F4
--operation mode is normal

PB4_dffs[7]_lut_out = PB4_dffs[8] & (ZC1L12 # !LD1L9Q) # !PB4_dffs[8] & LD1L9Q & ZC1L12;
PB4_dffs[7] = DFFE(PB4_dffs[7]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--JB1_inst10[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6] at LC3_15_J1
--operation mode is normal

JB1_inst10[6]_lut_out = COM_AD_D[8];
JB1_inst10[6] = DFFE(JB1_inst10[6]_lut_out, GLOBAL(KE1_outclock0), , , );


--B1L11 is calibration_sources:inst_calibration_sources|delay_bit~19 at LC7_6_C3
--operation mode is normal

B1L11 = !J1L4Q & !K1_CS_ctrl_local.CS_mode[2] & !K1_CS_ctrl_local.CS_mode[1] & K1_CS_ctrl_local.CS_mode[0];


--AB1_max_val[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[9] at LC3_7_D4
--operation mode is normal

AB1_max_val[9]_lut_out = AB1_ina[9];
AB1_max_val[9] = DFFE(AB1_max_val[9]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[9] at LC3_1_F4
--operation mode is normal

AB1_inb[9]_lut_out = AB1_ina[9];
AB1_inb[9] = DFFE(AB1_inb[9]_lut_out, GLOBAL(KE1_outclock0), , , );


--H1L49 is rate_meters:inst_rate_meters|i401~0 at LC1_5_Y1
--operation mode is normal

H1L49 = K1_RM_ctrl_local.rm_rate_enable[0] & P82_q[5] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L79 is rate_meters:inst_rate_meters|i404~0 at LC6_14_Y1
--operation mode is normal

H1L79 = K1_RM_ctrl_local.rm_rate_enable[0] & P82_q[2] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L341);


--H1L69 is rate_meters:inst_rate_meters|i403~0 at LC2_5_Y1
--operation mode is normal

H1L69 = P82_q[3] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L59 is rate_meters:inst_rate_meters|i402~0 at LC10_5_Y1
--operation mode is normal

H1L59 = P82_q[4] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L99 is rate_meters:inst_rate_meters|i406~0 at LC4_5_Y1
--operation mode is normal

H1L99 = P82_q[0] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L89 is rate_meters:inst_rate_meters|i405~0 at LC9_5_Y1
--operation mode is normal

H1L89 = P82_q[1] & K1_RM_ctrl_local.rm_rate_enable[0] & (H1L341 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L87 is rate_meters:inst_rate_meters|i336~0 at LC2_14_Y1
--operation mode is normal

H1L87 = K1_RM_ctrl_local.rm_rate_enable[1] & P72_q[5] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L18 is rate_meters:inst_rate_meters|i339~0 at LC7_16_Y1
--operation mode is normal

H1L18 = K1_RM_ctrl_local.rm_rate_enable[1] & P72_q[2] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L08 is rate_meters:inst_rate_meters|i338~0 at LC4_14_Y1
--operation mode is normal

H1L08 = P72_q[3] & K1_RM_ctrl_local.rm_rate_enable[1] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--H1L97 is rate_meters:inst_rate_meters|i337~0 at LC6_12_Y1
--operation mode is normal

H1L97 = K1_RM_ctrl_local.rm_rate_enable[1] & P72_q[4] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L061);


--H1L38 is rate_meters:inst_rate_meters|i341~0 at LC8_12_Y1
--operation mode is normal

H1L38 = K1_RM_ctrl_local.rm_rate_enable[1] & P72_q[0] & (K1_RM_ctrl_local.rm_rate_dead[9] # H1L061);


--H1L28 is rate_meters:inst_rate_meters|i340~0 at LC1_14_Y1
--operation mode is normal

H1L28 = P72_q[1] & K1_RM_ctrl_local.rm_rate_enable[1] & (H1L061 # K1_RM_ctrl_local.rm_rate_dead[9]);


--ED1_tx_dpr_waddr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8] at LC9_2_A3
--operation mode is normal

ED1_tx_dpr_waddr[8]_lut_out = K1_COMM_ctrl_local.tx_head[8];
ED1_tx_dpr_waddr[8] = DFFE(ED1_tx_dpr_waddr[8]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1] at LC2_6_A3
--operation mode is normal

ED1_tx_dpr_waddr[1]_lut_out = K1_COMM_ctrl_local.tx_head[1];
ED1_tx_dpr_waddr[1] = DFFE(ED1_tx_dpr_waddr[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2] at LC9_16_A1
--operation mode is normal

ED1_tx_dpr_waddr[2]_lut_out = K1_COMM_ctrl_local.tx_head[2];
ED1_tx_dpr_waddr[2] = DFFE(ED1_tx_dpr_waddr[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3] at LC3_6_A3
--operation mode is normal

ED1_tx_dpr_waddr[3]_lut_out = K1_COMM_ctrl_local.tx_head[3];
ED1_tx_dpr_waddr[3] = DFFE(ED1_tx_dpr_waddr[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4] at LC8_2_A3
--operation mode is normal

ED1_tx_dpr_waddr[4]_lut_out = K1_COMM_ctrl_local.tx_head[4];
ED1_tx_dpr_waddr[4] = DFFE(ED1_tx_dpr_waddr[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5] at LC10_15_G3
--operation mode is normal

ED1_tx_dpr_waddr[5]_lut_out = K1_COMM_ctrl_local.tx_head[5];
ED1_tx_dpr_waddr[5] = DFFE(ED1_tx_dpr_waddr[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6] at LC1_6_A3
--operation mode is normal

ED1_tx_dpr_waddr[6]_lut_out = K1_COMM_ctrl_local.tx_head[6];
ED1_tx_dpr_waddr[6] = DFFE(ED1_tx_dpr_waddr[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7] at LC2_9_A3
--operation mode is normal

ED1_tx_dpr_waddr[7]_lut_out = K1_COMM_ctrl_local.tx_head[7];
ED1_tx_dpr_waddr[7] = DFFE(ED1_tx_dpr_waddr[7]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9] at LC10_9_A3
--operation mode is normal

ED1_tx_dpr_waddr[9]_lut_out = K1_COMM_ctrl_local.tx_head[9];
ED1_tx_dpr_waddr[9] = DFFE(ED1_tx_dpr_waddr[9]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10] at LC7_2_A3
--operation mode is normal

ED1_tx_dpr_waddr[10]_lut_out = K1_COMM_ctrl_local.tx_head[10];
ED1_tx_dpr_waddr[10] = DFFE(ED1_tx_dpr_waddr[10]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11] at LC3_9_A1
--operation mode is normal

ED1_tx_dpr_waddr[11]_lut_out = K1_COMM_ctrl_local.tx_head[11];
ED1_tx_dpr_waddr[11] = DFFE(ED1_tx_dpr_waddr[11]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--ED1_tx_dpr_waddr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12] at LC7_15_A1
--operation mode is normal

ED1_tx_dpr_waddr[12]_lut_out = K1_COMM_ctrl_local.tx_head[12];
ED1_tx_dpr_waddr[12] = DFFE(ED1_tx_dpr_waddr[12]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--K1_COMPR_ctrl_local.ATWDb3thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[9] at LC8_7_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb3thres[9]_lut_out = TE1_MASTERHWDATA[25];
K1_COMPR_ctrl_local.ATWDb3thres[9] = DFFE(K1_COMPR_ctrl_local.ATWDb3thres[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L061);


--K1_COMPR_ctrl_local.ATWDb1thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[9] at LC6_7_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDb1thres[9]_lut_out = TE1_MASTERHWDATA[25];
K1_COMPR_ctrl_local.ATWDb1thres[9] = DFFE(K1_COMPR_ctrl_local.ATWDb1thres[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L831);


--K1L885 is slaveregister:inst_slaveregister|i4139~782 at LC9_6_G1
--operation mode is normal

K1L885 = (K1_COMPR_ctrl_local.ATWDb1thres[9] & (K1_COMPR_ctrl_local.ATWDb3thres[9] # !LE1L53Q) # !K1_COMPR_ctrl_local.ATWDb1thres[9] & LE1L53Q & K1_COMPR_ctrl_local.ATWDb3thres[9]) & CASCADE(K1L853);


--K1_COMPR_ctrl_local.ATWDa3thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[9] at LC3_9_D1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa3thres[9]_lut_out = TE1_MASTERHWDATA[25];
K1_COMPR_ctrl_local.ATWDa3thres[9] = DFFE(K1_COMPR_ctrl_local.ATWDa3thres[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L811);


--K1_COMPR_ctrl_local.ATWDa1thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[9] at LC3_6_G1
--operation mode is normal

K1_COMPR_ctrl_local.ATWDa1thres[9]_lut_out = TE1_MASTERHWDATA[25];
K1_COMPR_ctrl_local.ATWDa1thres[9] = DFFE(K1_COMPR_ctrl_local.ATWDa1thres[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , K1L79);


--K1L985 is slaveregister:inst_slaveregister|i4139~783 at LC7_6_G1
--operation mode is normal

K1L985 = (K1_COMPR_ctrl_local.ATWDa3thres[9] & (LE1L53Q # K1_COMPR_ctrl_local.ATWDa1thres[9]) # !K1_COMPR_ctrl_local.ATWDa3thres[9] & !LE1L53Q & K1_COMPR_ctrl_local.ATWDa1thres[9]) & CASCADE(K1L114);


--H1_RM_sn_data_int[31] is rate_meters:inst_rate_meters|RM_sn_data_int[31] at LC3_12_K3
--operation mode is normal

H1_RM_sn_data_int[31]_lut_out = P23_sload_path[31];
H1_RM_sn_data_int[31] = DFFE(H1_RM_sn_data_int[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(J1L4Q), , H1L092);


--X1_dpr_wadr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0] at LC1_4_M1
--operation mode is normal

X1_dpr_wadr[0]_lut_out = P01_q[0];
X1_dpr_wadr[0] = DFFE(X1_dpr_wadr[0]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0] at LC7_10_M1
--operation mode is normal

X1_dpr_radr[0]_lut_out = K1_COMM_ctrl_local.rx_tail[0];
X1_dpr_radr[0] = DFFE(X1_dpr_radr[0]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1] at LC4_11_M1
--operation mode is normal

X1_dpr_wadr[1]_lut_out = P01_q[1];
X1_dpr_wadr[1] = DFFE(X1_dpr_wadr[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1] at LC8_7_A1
--operation mode is normal

X1_dpr_radr[1]_lut_out = K1_COMM_ctrl_local.rx_tail[1];
X1_dpr_radr[1] = DFFE(X1_dpr_radr[1]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2] at LC3_11_M1
--operation mode is normal

X1_dpr_wadr[2]_lut_out = P01_q[2];
X1_dpr_wadr[2] = DFFE(X1_dpr_wadr[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2] at LC6_12_M1
--operation mode is normal

X1_dpr_radr[2]_lut_out = K1_COMM_ctrl_local.rx_tail[2];
X1_dpr_radr[2] = DFFE(X1_dpr_radr[2]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3] at LC2_4_M1
--operation mode is normal

X1_dpr_wadr[3]_lut_out = P01_q[3];
X1_dpr_wadr[3] = DFFE(X1_dpr_wadr[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3] at LC4_7_M1
--operation mode is normal

X1_dpr_radr[3]_lut_out = K1_COMM_ctrl_local.rx_tail[3];
X1_dpr_radr[3] = DFFE(X1_dpr_radr[3]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4] at LC3_4_M1
--operation mode is normal

X1_dpr_wadr[4]_lut_out = P01_q[4];
X1_dpr_wadr[4] = DFFE(X1_dpr_wadr[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4] at LC7_12_M1
--operation mode is normal

X1_dpr_radr[4]_lut_out = K1_COMM_ctrl_local.rx_tail[4];
X1_dpr_radr[4] = DFFE(X1_dpr_radr[4]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5] at LC6_8_M1
--operation mode is normal

X1_dpr_wadr[5]_lut_out = P01_q[5];
X1_dpr_wadr[5] = DFFE(X1_dpr_wadr[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5] at LC10_8_M1
--operation mode is normal

X1_dpr_radr[5]_lut_out = K1_COMM_ctrl_local.rx_tail[5];
X1_dpr_radr[5] = DFFE(X1_dpr_radr[5]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--X1_dpr_wadr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6] at LC3_6_M4
--operation mode is normal

X1_dpr_wadr[6]_lut_out = P01_q[6];
X1_dpr_wadr[6] = DFFE(X1_dpr_wadr[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--X1_dpr_radr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6] at LC8_8_M1
--operation mode is normal

X1_dpr_radr[6]_lut_out = K1_COMM_ctrl_local.rx_tail[6];
X1_dpr_radr[6] = DFFE(X1_dpr_radr[6]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , K1_COMM_ctrl_local.rx_dpr_raddr_stb);


--EB1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[3] at LC8_16_A4
--operation mode is normal

EB1_srg[3]_lut_out = EB1L32 # EB1L24Q & PB1_dffs[3];
EB1_srg[3] = DFFE(EB1_srg[3]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~720 at LC1_16_A4
--operation mode is normal

EB1L22 = EB1L14Q & EB1L34Q & EB1_srg[3] # !EB1L14Q & (EB1_srg[4] # EB1L34Q & EB1_srg[3]);


--PB3_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC7_14_F1
--operation mode is normal

PB3_dffs[4]_lut_out = K1_COMM_ctrl_local.id[4] & (FD1_ID_LOAD # PB3_dffs[5]) # !K1_COMM_ctrl_local.id[4] & !FD1_ID_LOAD & PB3_dffs[5];
PB3_dffs[4] = DFFE(PB3_dffs[4]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZB2_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6] at LC10_8_C4
--operation mode is normal

ZB2_SRG[6]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[5] # !ZC1_crc32_en & ZB2_SRG[6];
ZB2_SRG[6] = DFFE(ZB2_SRG[6]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9 at LC8_9_C4
--operation mode is normal

ZB2_i9 = ZB2_SRG[6] $ ZB2_SRG[31];


--ZB2_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30] at LC4_8_C4
--operation mode is normal

ZB2_SRG[30]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[29] # !ZC1_crc32_en & ZB2_SRG[30];
ZB2_SRG[30] = DFFE(ZB2_SRG[30]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZC1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[7] at LC9_6_F4
--operation mode is normal

ZC1_srg[7]_lut_out = ZC1L22 # ZC1L45Q & ZC1L32;
ZC1_srg[7] = DFFE(ZC1_srg[7]_lut_out, GLOBAL(KE1_outclock0), , , ZC1L05);


--ZB2_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22] at LC2_9_C4
--operation mode is normal

ZB2_SRG[22]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i15 # !ZC1_crc32_en & ZB2_SRG[22];
ZB2_SRG[22] = DFFE(ZB2_SRG[22]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16 at LC5_9_C4
--operation mode is normal

ZB2_i16 = ZB2_SRG[22] $ ZB2_SRG[31];


--ZB2_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14] at LC1_8_C4
--operation mode is normal

ZB2_SRG[14]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[13] # !ZC1_crc32_en & ZB2_SRG[14];
ZB2_SRG[14] = DFFE(ZB2_SRG[14]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5 at LC10_11_C4
--operation mode is normal

ZB2_i5 = ZB2_SRG[0] $ ZB2_SRG[31];


--ZB2_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10] at LC5_7_C4
--operation mode is normal

ZB2_SRG[10]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i11 # !ZC1_crc32_en & ZB2_SRG[10];
ZB2_SRG[10] = DFFE(ZB2_SRG[10]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2] at LC5_11_C4
--operation mode is normal

ZB2_SRG[2]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i6 # !ZC1_crc32_en & ZB2_SRG[2];
ZB2_SRG[2] = DFFE(ZB2_SRG[2]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--HC14L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0 at LC1_7_C4
--operation mode is normal

HC14L1 = FD1L97Q # FD1L37Q & ZB2_SRG[10] # !FD1L37Q & ZB2_SRG[2];


--ZB2_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26] at LC10_7_C4
--operation mode is normal

ZB2_SRG[26]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i17 # !ZC1_crc32_en & ZB2_SRG[26];
ZB2_SRG[26] = DFFE(ZB2_SRG[26]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18] at LC8_11_C4
--operation mode is normal

ZB2_SRG[18]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[17] # !ZC1_crc32_en & ZB2_SRG[18];
ZB2_SRG[18] = DFFE(ZB2_SRG[18]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--HC14L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26 at LC2_7_C4
--operation mode is normal

HC14L2 = (FD1L37Q & ZB2_SRG[26] # !FD1L37Q & ZB2_SRG[18] # !FD1L97Q) & CASCADE(HC14L1);


--HC04L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_2_F3
--operation mode is normal

HC04L1 = FD1L97Q # FD1L37Q & UE1_portadataout[10] # !FD1L37Q & UE1_portadataout[2];


--HC04L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_2_F3
--operation mode is normal

HC04L2 = (FD1L37Q & UE1_portadataout[26] # !FD1L37Q & UE1_portadataout[18] # !FD1L97Q) & CASCADE(HC04L1);


--PB2_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC5_5_F3
--operation mode is normal

PB2_dffs[4]_lut_out = U1L91Q & P23_sload_path[4] # !U1L91Q & PB2_dffs[5];
PB2_dffs[4] = DFFE(PB2_dffs[4]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC9_3_F3
--operation mode is normal

PB5_dffs[4]_lut_out = PB5_dffs[5] & (P23_sload_path[4] # !PC1L9Q) # !PB5_dffs[5] & PC1L9Q & P23_sload_path[4];
PB5_dffs[4] = DFFE(PB5_dffs[4]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--HC24L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69 at LC3_15_K4
--operation mode is normal

HC24L2 = (FD1L37Q & HC33L2 # !FD1L37Q & !P51_pre_out[2] # !FD1L97Q) & CASCADE(HC24L1);


--XC1_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4] at EC7_1_F1
XC1_q[4]_data_in = COM_AD_D[6];
XC1_q[4]_write_enable = VC1_valid_wreq;
XC1_q[4]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[4]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[4]_clear_0 = !PC1L41Q;
XC1_q[4]_clock_enable_1 = VC1_valid_rreq;
XC1_q[4]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[4]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[4] = MEMORY_SEGMENT(XC1_q[4]_data_in, XC1_q[4]_write_enable, XC1_q[4]_clock_0, XC1_q[4]_clock_1, XC1_q[4]_clear_0, , , XC1_q[4]_clock_enable_1, VCC, XC1_q[4]_write_address, XC1_q[4]_read_address);


--HC36L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0 at LC4_14_F1
--operation mode is normal

HC36L1 = FD1L97Q # !FD1L37Q & XC1_q[4];


--HC36L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18 at LC5_14_F1
--operation mode is normal

HC36L2 = (PB3_dffs[4] & !FD1L37Q # !FD1L97Q) & CASCADE(HC36L1);


--HC26L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0 at LC7_10_C3
--operation mode is normal

HC26L1 = FD1L39Q # FD1L78Q & HC95L2 # !FD1L78Q & HC85L2;


--HC26L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28 at LC8_10_C3
--operation mode is normal

HC26L2 = (FD1L78Q & HC16L2 # !FD1L78Q & HC06L2 # !FD1L39Q) & CASCADE(HC26L1);


--ZC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~833 at LC4_15_F1
--operation mode is normal

ZC1L12 = HC18L2 & (FD1L69Q # HC08L2) # !HC18L2 & !FD1L69Q & HC08L2;


--PB4_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC2_13_F4
--operation mode is normal

PB4_dffs[8]_lut_out = PB4_dffs[9] & (ZC1L32 # !LD1L9Q) # !PB4_dffs[9] & LD1L9Q & ZC1L32;
PB4_dffs[8] = DFFE(PB4_dffs[8]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--JB1_inst10[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5] at LC3_4_J1
--operation mode is normal

JB1_inst10[5]_lut_out = COM_AD_D[7];
JB1_inst10[5] = DFFE(JB1_inst10[5]_lut_out, GLOBAL(KE1_outclock0), , , );


--B1L62 is calibration_sources:inst_calibration_sources|i54~480 at LC7_16_G3
--operation mode is normal

B1L62 = P23_sload_path[15] & K1_CS_ctrl_local.CS_time[15] & (P23_sload_path[13] $ !K1_CS_ctrl_local.CS_time[13]) # !P23_sload_path[15] & !K1_CS_ctrl_local.CS_time[15] & (P23_sload_path[13] $ !K1_CS_ctrl_local.CS_time[13]);


--B1L53 is calibration_sources:inst_calibration_sources|i54~497 at LC8_16_G3
--operation mode is normal

B1L53 = (P23_sload_path[2] & K1_CS_ctrl_local.CS_time[2] & (P23_sload_path[23] $ !K1_CS_ctrl_local.CS_time[23]) # !P23_sload_path[2] & !K1_CS_ctrl_local.CS_time[2] & (P23_sload_path[23] $ !K1_CS_ctrl_local.CS_time[23])) & CASCADE(B1L62);


--B1L72 is calibration_sources:inst_calibration_sources|i54~482 at LC1_6_D3
--operation mode is normal

B1L72 = P23_sload_path[31] & K1_CS_ctrl_local.CS_time[31] & (P23_sload_path[28] $ !K1_CS_ctrl_local.CS_time[28]) # !P23_sload_path[31] & !K1_CS_ctrl_local.CS_time[31] & (P23_sload_path[28] $ !K1_CS_ctrl_local.CS_time[28]);


--B1L63 is calibration_sources:inst_calibration_sources|i54~498 at LC2_6_D3
--operation mode is normal

B1L63 = (K1_CS_ctrl_local.CS_time[6] & P23_sload_path[6] & (P23_sload_path[21] $ !K1_CS_ctrl_local.CS_time[21]) # !K1_CS_ctrl_local.CS_time[6] & !P23_sload_path[6] & (P23_sload_path[21] $ !K1_CS_ctrl_local.CS_time[21])) & CASCADE(B1L72);


--B1L82 is calibration_sources:inst_calibration_sources|i54~484 at LC3_5_C3
--operation mode is normal

B1L82 = K1_CS_ctrl_local.CS_time[24] & P23_sload_path[24] & (P23_sload_path[1] $ !K1_CS_ctrl_local.CS_time[1]) # !K1_CS_ctrl_local.CS_time[24] & !P23_sload_path[24] & (P23_sload_path[1] $ !K1_CS_ctrl_local.CS_time[1]);


--B1L73 is calibration_sources:inst_calibration_sources|i54~499 at LC4_5_C3
--operation mode is normal

B1L73 = (K1_CS_ctrl_local.CS_time[16] & P23_sload_path[16] & (K1_CS_ctrl_local.CS_time[25] $ !P23_sload_path[25]) # !K1_CS_ctrl_local.CS_time[16] & !P23_sload_path[16] & (K1_CS_ctrl_local.CS_time[25] $ !P23_sload_path[25])) & CASCADE(B1L82);


--B1L92 is calibration_sources:inst_calibration_sources|i54~486 at LC8_9_C3
--operation mode is normal

B1L92 = P23_sload_path[7] & K1_CS_ctrl_local.CS_time[7] & (K1_CS_ctrl_local.CS_time[8] $ !P23_sload_path[8]) # !P23_sload_path[7] & !K1_CS_ctrl_local.CS_time[7] & (K1_CS_ctrl_local.CS_time[8] $ !P23_sload_path[8]);


--B1L83 is calibration_sources:inst_calibration_sources|i54~500 at LC9_9_C3
--operation mode is normal

B1L83 = (P23_sload_path[14] & K1_CS_ctrl_local.CS_time[14] & (P23_sload_path[12] $ !K1_CS_ctrl_local.CS_time[12]) # !P23_sload_path[14] & !K1_CS_ctrl_local.CS_time[14] & (P23_sload_path[12] $ !K1_CS_ctrl_local.CS_time[12])) & CASCADE(B1L92);


--B1L03 is calibration_sources:inst_calibration_sources|i54~488 at LC2_13_I3
--operation mode is normal

B1L03 = P23_sload_path[29] & K1_CS_ctrl_local.CS_time[29] & (P23_sload_path[0] $ !K1_CS_ctrl_local.CS_time[0]) # !P23_sload_path[29] & !K1_CS_ctrl_local.CS_time[29] & (P23_sload_path[0] $ !K1_CS_ctrl_local.CS_time[0]);


--B1L93 is calibration_sources:inst_calibration_sources|i54~501 at LC3_13_I3
--operation mode is normal

B1L93 = (P23_sload_path[4] & K1_CS_ctrl_local.CS_time[4] & (P23_sload_path[3] $ !K1_CS_ctrl_local.CS_time[3]) # !P23_sload_path[4] & !K1_CS_ctrl_local.CS_time[4] & (P23_sload_path[3] $ !K1_CS_ctrl_local.CS_time[3])) & CASCADE(B1L03);


--B1L13 is calibration_sources:inst_calibration_sources|i54~490 at LC3_11_G3
--operation mode is normal

B1L13 = P23_sload_path[11] & K1_CS_ctrl_local.CS_time[11] & (K1_CS_ctrl_local.CS_time[19] $ !P23_sload_path[19]) # !P23_sload_path[11] & !K1_CS_ctrl_local.CS_time[11] & (K1_CS_ctrl_local.CS_time[19] $ !P23_sload_path[19]);


--B1L04 is calibration_sources:inst_calibration_sources|i54~502 at LC4_11_G3
--operation mode is normal

B1L04 = (K1_CS_ctrl_local.CS_time[17] & P23_sload_path[17] & (P23_sload_path[30] $ !K1_CS_ctrl_local.CS_time[30]) # !K1_CS_ctrl_local.CS_time[17] & !P23_sload_path[17] & (P23_sload_path[30] $ !K1_CS_ctrl_local.CS_time[30])) & CASCADE(B1L13);


--B1L23 is calibration_sources:inst_calibration_sources|i54~492 at LC2_12_G3
--operation mode is normal

B1L23 = P23_sload_path[5] & K1_CS_ctrl_local.CS_time[5] & (P23_sload_path[22] $ !K1_CS_ctrl_local.CS_time[22]) # !P23_sload_path[5] & !K1_CS_ctrl_local.CS_time[5] & (P23_sload_path[22] $ !K1_CS_ctrl_local.CS_time[22]);


--B1L14 is calibration_sources:inst_calibration_sources|i54~503 at LC3_12_G3
--operation mode is normal

B1L14 = (K1_CS_ctrl_local.CS_time[18] & P23_sload_path[18] & (P23_sload_path[26] $ !K1_CS_ctrl_local.CS_time[26]) # !K1_CS_ctrl_local.CS_time[18] & !P23_sload_path[18] & (P23_sload_path[26] $ !K1_CS_ctrl_local.CS_time[26])) & CASCADE(B1L23);


--B1L33 is calibration_sources:inst_calibration_sources|i54~494 at LC4_4_D3
--operation mode is normal

B1L33 = K1_CS_ctrl_local.CS_time[10] & P23_sload_path[10] & (P23_sload_path[9] $ !K1_CS_ctrl_local.CS_time[9]) # !K1_CS_ctrl_local.CS_time[10] & !P23_sload_path[10] & (P23_sload_path[9] $ !K1_CS_ctrl_local.CS_time[9]);


--B1L24 is calibration_sources:inst_calibration_sources|i54~504 at LC5_4_D3
--operation mode is normal

B1L24 = (K1_CS_ctrl_local.CS_time[27] & P23_sload_path[27] & (P23_sload_path[20] $ !K1_CS_ctrl_local.CS_time[20]) # !K1_CS_ctrl_local.CS_time[27] & !P23_sload_path[27] & (P23_sload_path[20] $ !K1_CS_ctrl_local.CS_time[20])) & CASCADE(B1L33);


--AB1_ina[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[9] at LC6_7_V1
--operation mode is normal

AB1_ina[9]_lut_out = SB21_points[0][9];
AB1_ina[9] = DFFE(AB1_ina[9]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|maxen~reg at LC5_8_K4
--operation mode is normal

XB1L52Q_lut_out = XB1L53 & XB1L81 & (!XB1L1 # !XB1L82Q);
XB1L52Q = DFFE(XB1L52Q_lut_out, GLOBAL(KE1_outclock0), !R1L72, , );


--AB1_max_val[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[8] at LC3_6_D4
--operation mode is normal

AB1_max_val[8]_lut_out = AB1_ina[8];
AB1_max_val[8] = DFFE(AB1_max_val[8]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[8] at LC3_11_F4
--operation mode is normal

AB1_inb[8]_lut_out = AB1_ina[8];
AB1_inb[8] = DFFE(AB1_inb[8]_lut_out, GLOBAL(KE1_outclock0), , , );


--ED1_tx_dpr_waddr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0] at LC9_15_G3
--operation mode is normal

ED1_tx_dpr_waddr[0]_lut_out = K1_COMM_ctrl_local.tx_head[0];
ED1_tx_dpr_waddr[0] = DFFE(ED1_tx_dpr_waddr[0]_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , T1_inst46);


--EB1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[2] at LC10_10_A4
--operation mode is normal

EB1_srg[2]_lut_out = EB1L42 # EB1L24Q & PB1_dffs[2];
EB1_srg[2] = DFFE(EB1_srg[2]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~721 at LC3_16_A4
--operation mode is normal

EB1L32 = EB1L14Q & EB1_srg[2] & EB1L34Q # !EB1L14Q & (EB1_srg[3] # EB1_srg[2] & EB1L34Q);


--PB3_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC7_15_F1
--operation mode is normal

PB3_dffs[5]_lut_out = PB3_dffs[6] & (K1_COMM_ctrl_local.id[5] # !FD1_ID_LOAD) # !PB3_dffs[6] & K1_COMM_ctrl_local.id[5] & FD1_ID_LOAD;
PB3_dffs[5] = DFFE(PB3_dffs[5]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZB2_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5] at LC7_8_C4
--operation mode is normal

ZB2_SRG[5]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i8 # !ZC1_crc32_en & ZB2_SRG[5];
ZB2_SRG[5] = DFFE(ZB2_SRG[5]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29] at LC9_8_C4
--operation mode is normal

ZB2_SRG[29]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[28] # !ZC1_crc32_en & ZB2_SRG[29];
ZB2_SRG[29] = DFFE(ZB2_SRG[29]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZC1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[6] at LC7_6_F4
--operation mode is normal

ZC1_srg[6]_lut_out = ZC1L42 # ZC1L45Q & ZC1L12;
ZC1_srg[6] = DFFE(ZC1_srg[6]_lut_out, GLOBAL(KE1_outclock0), , , ZC1L05);


--ZC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~834 at LC2_6_F4
--operation mode is normal

ZC1L22 = ZC1L35Q & ZC1_srg[6] & ZC1L55Q # !ZC1L35Q & (ZC1_srg[7] # ZC1_srg[6] & ZC1L55Q);


--ZC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~835 at LC4_16_F4
--operation mode is normal

ZC1L32 = HC09L2 & (FD1L69Q # HC98L2) # !HC09L2 & !FD1L69Q & HC98L2;


--ZC1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[5]~2 at LC6_6_F4
--operation mode is normal

ZC1L05 = !FD1_STF & !R1_CLR_BUF;


--ZB2_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21] at LC9_7_C4
--operation mode is normal

ZB2_SRG[21]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[20] # !ZC1_crc32_en & ZB2_SRG[21];
ZB2_SRG[21] = DFFE(ZB2_SRG[21]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15 at LC8_7_C4
--operation mode is normal

ZB2_i15 = ZB2_SRG[31] $ ZB2_SRG[21];


--ZB2_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13] at LC8_8_C4
--operation mode is normal

ZB2_SRG[13]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[12] # !ZC1_crc32_en & ZB2_SRG[13];
ZB2_SRG[13] = DFFE(ZB2_SRG[13]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11 at LC3_7_C4
--operation mode is normal

ZB2_i11 = ZB2_SRG[9] $ ZB2_SRG[31];


--ZB2_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6 at LC7_11_C4
--operation mode is normal

ZB2_i6 = ZB2_SRG[31] $ ZB2_SRG[1];


--ZB2_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17 at LC7_7_C4
--operation mode is normal

ZB2_i17 = ZB2_SRG[31] $ ZB2_SRG[25];


--PB2_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC10_4_F3
--operation mode is normal

PB2_dffs[5]_lut_out = PB2_dffs[6] & (P23_sload_path[5] # !U1L91Q) # !PB2_dffs[6] & U1L91Q & P23_sload_path[5];
PB2_dffs[5] = DFFE(PB2_dffs[5]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC2_3_F3
--operation mode is normal

PB5_dffs[5]_lut_out = PB5_dffs[6] & (P23_sload_path[5] # !PC1L9Q) # !PB5_dffs[6] & PC1L9Q & P23_sload_path[5];
PB5_dffs[5] = DFFE(PB5_dffs[5]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--ZB2_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11] at LC10_6_C4
--operation mode is normal

ZB2_SRG[11]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i12 # !ZC1_crc32_en & ZB2_SRG[11];
ZB2_SRG[11] = DFFE(ZB2_SRG[11]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3] at LC3_6_C4
--operation mode is normal

ZB2_SRG[3]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[2] # !ZC1_crc32_en & ZB2_SRG[3];
ZB2_SRG[3] = DFFE(ZB2_SRG[3]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--HC05L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0 at LC6_6_C4
--operation mode is normal

HC05L1 = FD1L97Q # FD1L37Q & ZB2_SRG[11] # !FD1L37Q & ZB2_SRG[3];


--ZB2_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27] at LC2_6_C4
--operation mode is normal

ZB2_SRG[27]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[26] # !ZC1_crc32_en & ZB2_SRG[27];
ZB2_SRG[27] = DFFE(ZB2_SRG[27]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19] at LC6_7_C4
--operation mode is normal

ZB2_SRG[19]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[18] # !ZC1_crc32_en & ZB2_SRG[19];
ZB2_SRG[19] = DFFE(ZB2_SRG[19]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--HC05L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26 at LC7_6_C4
--operation mode is normal

HC05L2 = (FD1L37Q & ZB2_SRG[27] # !FD1L37Q & ZB2_SRG[19] # !FD1L97Q) & CASCADE(HC05L1);


--HC94L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_15_F4
--operation mode is normal

HC94L1 = FD1L97Q # FD1L37Q & UE1_portadataout[11] # !FD1L37Q & UE1_portadataout[3];


--HC94L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_15_F4
--operation mode is normal

HC94L2 = (FD1L37Q & UE1_portadataout[27] # !FD1L37Q & UE1_portadataout[19] # !FD1L97Q) & CASCADE(HC94L1);


--HC25L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3 at LC6_2_F3
--operation mode is normal

HC25L1 = FD1L97Q # FD1L37Q;


--HC25L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28 at LC7_2_F3
--operation mode is normal

HC25L2 = (FD1L37Q & PB2_dffs[3] # !FD1L37Q & PB5_dffs[3] # !FD1L97Q) & CASCADE(HC25L1);


--HC15L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0 at LC2_13_K4
--operation mode is normal

HC15L1 = FD1L97Q # !FD1L37Q & R1_SND_ID;


--HC15L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99 at LC3_13_K4
--operation mode is normal

HC15L2 = (FD1L37Q & !R1L63 # !FD1L37Q & !P51_pre_out[3] # !FD1L97Q) & CASCADE(HC15L1);


--XC1_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5] at EC3_1_F1
XC1_q[5]_data_in = COM_AD_D[7];
XC1_q[5]_write_enable = VC1_valid_wreq;
XC1_q[5]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[5]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[5]_clear_0 = !PC1L41Q;
XC1_q[5]_clock_enable_1 = VC1_valid_rreq;
XC1_q[5]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[5]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[5] = MEMORY_SEGMENT(XC1_q[5]_data_in, XC1_q[5]_write_enable, XC1_q[5]_clock_0, XC1_q[5]_clock_1, XC1_q[5]_clear_0, , , XC1_q[5]_clock_enable_1, VCC, XC1_q[5]_write_address, XC1_q[5]_read_address);


--HC27L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0 at LC9_12_F1
--operation mode is normal

HC27L1 = FD1L97Q # !FD1L37Q & XC1_q[5];


--HC27L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18 at LC10_12_F1
--operation mode is normal

HC27L2 = (PB3_dffs[5] & !FD1L37Q # !FD1L97Q) & CASCADE(HC27L1);


--HC17L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_3_F3
--operation mode is normal

HC17L1 = FD1L39Q # FD1L78Q & HC86L2 # !FD1L78Q & HC76L2;


--HC17L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28 at LC4_3_F3
--operation mode is normal

HC17L2 = (FD1L78Q & HC07L2 # !FD1L78Q & HC96L2 # !FD1L39Q) & CASCADE(HC17L1);


--PB4_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC7_13_F4
--operation mode is normal

PB4_dffs[9]_lut_out = !FD1L04Q # !LD1L9Q;
PB4_dffs[9] = DFFE(PB4_dffs[9]_lut_out, GLOBAL(KE1_outclock0), LD1L7Q, , LD1L8Q);


--JB1_inst10[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4] at LC3_16_J1
--operation mode is normal

JB1_inst10[4]_lut_out = COM_AD_D[6];
JB1_inst10[4] = DFFE(JB1_inst10[4]_lut_out, GLOBAL(KE1_outclock0), , , );


--SB21_points[0][9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9] at LC5_7_V1
--operation mode is normal

SB21_points[0][9]_lut_out = (P8_sload_path[0] & MC33L7 # !P8_sload_path[0] & MC42L7 # !P8_sload_path[1]) & CASCADE(HC01L1);
SB21_points[0][9] = DFFE(SB21_points[0][9]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--AB1_ina[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[8] at LC1_7_V1
--operation mode is normal

AB1_ina[8]_lut_out = SB21_points[0][8];
AB1_ina[8] = DFFE(AB1_ina[8]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~24 at LC10_8_K4
--operation mode is normal

XB1L1 = XB1L6 # XB1L21 & XB1L42Q & !AB1_lrg_lev;


--XB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~51 at LC2_8_K4
--operation mode is normal

XB1L81 = XB1L4 & !XB1L23Q & (XB1L2 # XB1L91Q) # !XB1L4 & (XB1L2 # XB1L91Q);


--AB1_max_val[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[7] at LC6_14_D4
--operation mode is normal

AB1_max_val[7]_lut_out = AB1_ina[7];
AB1_max_val[7] = DFFE(AB1_max_val[7]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[7] at LC3_4_C4
--operation mode is normal

AB1_inb[7]_lut_out = AB1_ina[7];
AB1_inb[7] = DFFE(AB1_inb[7]_lut_out, GLOBAL(KE1_outclock0), , , );


--EB1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[1] at LC3_10_A4
--operation mode is normal

EB1_srg[1]_lut_out = EB1L52 # EB1L24Q & PB1_dffs[1];
EB1_srg[1] = DFFE(EB1_srg[1]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~722 at LC8_10_A4
--operation mode is normal

EB1L42 = EB1L34Q & (EB1_srg[1] # !EB1L14Q & EB1_srg[2]) # !EB1L34Q & !EB1L14Q & EB1_srg[2];


--PB3_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC6_15_F1
--operation mode is normal

PB3_dffs[6]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[6] # !FD1_ID_LOAD & PB3_dffs[7];
PB3_dffs[6] = DFFE(PB3_dffs[6]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZB2_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4] at LC3_5_C4
--operation mode is normal

ZB2_SRG[4]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i7 # !ZC1_crc32_en & ZB2_SRG[4];
ZB2_SRG[4] = DFFE(ZB2_SRG[4]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8 at LC5_5_C4
--operation mode is normal

ZB2_i8 = ZB2_SRG[31] $ ZB2_SRG[4];


--ZB2_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28] at LC5_6_C4
--operation mode is normal

ZB2_SRG[28]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[27] # !ZC1_crc32_en & ZB2_SRG[28];
ZB2_SRG[28] = DFFE(ZB2_SRG[28]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZC1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[5] at LC10_6_F4
--operation mode is normal

ZC1_srg[5]_lut_out = ZC1L52 # ZC1L45Q & ZC1L02;
ZC1_srg[5] = DFFE(ZC1_srg[5]_lut_out, GLOBAL(KE1_outclock0), , , ZC1L05);


--ZC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~837 at LC3_6_F4
--operation mode is normal

ZC1L42 = ZC1L35Q & ZC1_srg[5] & ZC1L55Q # !ZC1L35Q & (ZC1_srg[6] # ZC1_srg[5] & ZC1L55Q);


--ZB2_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20] at LC4_7_C4
--operation mode is normal

ZB2_SRG[20]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_SRG[19] # !ZC1_crc32_en & ZB2_SRG[20];
ZB2_SRG[20] = DFFE(ZB2_SRG[20]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--ZB2_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12] at LC9_6_C4
--operation mode is normal

ZB2_SRG[12]_lut_out = FD1_STF # ZC1_crc32_en & ZB2_i13 # !ZC1_crc32_en & ZB2_SRG[12];
ZB2_SRG[12] = DFFE(ZB2_SRG[12]_lut_out, GLOBAL(KE1_outclock0), , , !R1_CLR_BUF);


--PB2_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC3_4_F3
--operation mode is normal

PB2_dffs[6]_lut_out = PB2_dffs[7] & (P23_sload_path[6] # !U1L91Q) # !PB2_dffs[7] & U1L91Q & P23_sload_path[6];
PB2_dffs[6] = DFFE(PB2_dffs[6]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC6_3_H3
--operation mode is normal

PB5_dffs[6]_lut_out = PC1L9Q & P23_sload_path[6] # !PC1L9Q & PB5_dffs[7];
PB5_dffs[6] = DFFE(PB5_dffs[6]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--ZB2_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12 at LC1_6_C4
--operation mode is normal

ZB2_i12 = ZB2_SRG[31] $ ZB2_SRG[10];


--HC95L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0 at LC5_10_C3
--operation mode is normal

HC95L1 = FD1L97Q # FD1L37Q & ZB2_SRG[12] # !FD1L37Q & ZB2_SRG[4];


--HC95L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26 at LC6_10_C3
--operation mode is normal

HC95L2 = (FD1L37Q & ZB2_SRG[28] # !FD1L37Q & ZB2_SRG[20] # !FD1L97Q) & CASCADE(HC95L1);


--HC85L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0 at LC1_10_C3
--operation mode is normal

HC85L1 = FD1L97Q # FD1L37Q & UE1_portadataout[12] # !FD1L37Q & UE1_portadataout[4];


--HC85L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26 at LC2_10_C3
--operation mode is normal

HC85L2 = (FD1L37Q & UE1_portadataout[28] # !FD1L37Q & UE1_portadataout[20] # !FD1L97Q) & CASCADE(HC85L1);


--HC16L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3 at LC9_10_C3
--operation mode is normal

HC16L1 = FD1L97Q # FD1L37Q;


--HC16L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28 at LC10_10_C3
--operation mode is normal

HC16L2 = (FD1L37Q & PB2_dffs[4] # !FD1L37Q & PB5_dffs[4] # !FD1L97Q) & CASCADE(HC16L1);


--HC06L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0 at LC3_10_C3
--operation mode is normal

HC06L1 = FD1L97Q # R1_SND_TC_DAT & !FD1L37Q;


--HC06L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18 at LC4_10_C3
--operation mode is normal

HC06L2 = (!FD1L37Q & !P51_pre_out[4] # !FD1L97Q) & CASCADE(HC06L1);


--XC1_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6] at EC13_1_F1
XC1_q[6]_data_in = COM_AD_D[8];
XC1_q[6]_write_enable = VC1_valid_wreq;
XC1_q[6]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[6]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[6]_clear_0 = !PC1L41Q;
XC1_q[6]_clock_enable_1 = VC1_valid_rreq;
XC1_q[6]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[6]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[6] = MEMORY_SEGMENT(XC1_q[6]_data_in, XC1_q[6]_write_enable, XC1_q[6]_clock_0, XC1_q[6]_clock_1, XC1_q[6]_clear_0, , , XC1_q[6]_clock_enable_1, VCC, XC1_q[6]_write_address, XC1_q[6]_read_address);


--HC18L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_15_F1
--operation mode is normal

HC18L1 = FD1L97Q # !FD1L37Q & XC1_q[6];


--HC18L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18 at LC2_15_F1
--operation mode is normal

HC18L2 = (PB3_dffs[6] & !FD1L37Q # !FD1L97Q) & CASCADE(HC18L1);


--HC08L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_4_F3
--operation mode is normal

HC08L1 = FD1L39Q # FD1L78Q & HC77L2 # !FD1L78Q & HC67L2;


--HC08L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28 at LC2_4_F3
--operation mode is normal

HC08L2 = (FD1L78Q & HC97L2 # !FD1L78Q & HC87L2 # !FD1L39Q) & CASCADE(HC08L1);


--JB1_inst10[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3] at LC3_11_J1
--operation mode is normal

JB1_inst10[3]_lut_out = COM_AD_D[5];
JB1_inst10[3] = DFFE(JB1_inst10[3]_lut_out, GLOBAL(KE1_outclock0), , , );


--FB1_inst5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst5 at LC1_10_N2
--operation mode is normal

FB1_inst5_lut_out = VCC;
FB1_inst5 = DFFE(FB1_inst5_lut_out, GLOBAL(P8L6), !R1L72, , );


--SB21_points[0][8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8] at LC3_7_V1
--operation mode is normal

SB21_points[0][8]_lut_out = (HC9L3 # !P8_sload_path[0] & (MC72_sout_node[3] $ MC42L5)) & CASCADE(HC9L1);
SB21_points[0][8] = DFFE(SB21_points[0][8]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--AB1_ina[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[7] at LC7_9_V1
--operation mode is normal

AB1_ina[7]_lut_out = SB21_points[0][7];
AB1_ina[7] = DFFE(AB1_ina[7]_lut_out, GLOBAL(KE1_outclock0), , , );


--AB1_max_val[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[6] at LC8_14_D4
--operation mode is normal

AB1_max_val[6]_lut_out = AB1_ina[6];
AB1_max_val[6] = DFFE(AB1_max_val[6]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[6] at LC3_1_H4
--operation mode is normal

AB1_inb[6]_lut_out = AB1_ina[6];
AB1_inb[6] = DFFE(AB1_inb[6]_lut_out, GLOBAL(KE1_outclock0), , , );


--EB1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[0] at LC5_10_A4
--operation mode is normal

EB1_srg[0]_lut_out = EB1_srg[0] & (EB1L24Q & PB1_dffs[0] # !EB1L14Q) # !EB1_srg[0] & EB1L24Q & PB1_dffs[0];
EB1_srg[0] = DFFE(EB1_srg[0]_lut_out, GLOBAL(KE1_outclock0), , , EB1L92);


--EB1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~723 at LC9_10_A4
--operation mode is normal

EB1L52 = EB1_srg[0] & (EB1L34Q # !EB1L14Q & EB1_srg[1]) # !EB1_srg[0] & !EB1L14Q & EB1_srg[1];


--PB3_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC5_15_F1
--operation mode is normal

PB3_dffs[7]_lut_out = PB3_dffs[8] & (K1_COMM_ctrl_local.id[7] # !FD1_ID_LOAD) # !PB3_dffs[8] & K1_COMM_ctrl_local.id[7] & FD1_ID_LOAD;
PB3_dffs[7] = DFFE(PB3_dffs[7]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZB2_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7 at LC8_6_C4
--operation mode is normal

ZB2_i7 = ZB2_SRG[31] $ ZB2_SRG[3];


--ZC1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[4] at LC8_15_F4
--operation mode is normal

ZC1_srg[4]_lut_out = ZC1L62 # ZC1L45Q & ZC1L91;
ZC1_srg[4] = DFFE(ZC1_srg[4]_lut_out, GLOBAL(KE1_outclock0), , , ZC1L05);


--ZC1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~839 at LC8_6_F4
--operation mode is normal

ZC1L52 = ZC1L35Q & ZC1_srg[4] & ZC1L55Q # !ZC1L35Q & (ZC1_srg[5] # ZC1_srg[4] & ZC1L55Q);


--XC1_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7] at EC5_1_F1
XC1_q[7]_data_in = COM_AD_D[9];
XC1_q[7]_write_enable = VC1_valid_wreq;
XC1_q[7]_clock_0 = GLOBAL(KE1_outclock0);
XC1_q[7]_clock_1 = GLOBAL(KE1_outclock0);
XC1_q[7]_clear_0 = !PC1L41Q;
XC1_q[7]_clock_enable_1 = VC1_valid_rreq;
XC1_q[7]_write_address = WR_ADDR(P41_sload_path[0], P41_sload_path[1], P41_sload_path[2], P41_sload_path[3], P41_sload_path[4], P41_sload_path[5], P41_sload_path[5]);
XC1_q[7]_read_address = RD_ADDR(XC1L231, P31_sload_path[0], P31_sload_path[1], P31_sload_path[2], P31_sload_path[3], P31_sload_path[4], P31_sload_path[4]);
XC1_q[7] = MEMORY_SEGMENT(XC1_q[7]_data_in, XC1_q[7]_write_enable, XC1_q[7]_clock_0, XC1_q[7]_clock_1, XC1_q[7]_clear_0, , , XC1_q[7]_clock_enable_1, VCC, XC1_q[7]_write_address, XC1_q[7]_read_address);


--HC09L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0 at LC9_16_F4
--operation mode is normal

HC09L1 = FD1L97Q # !FD1L37Q & XC1_q[7];


--HC09L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18 at LC10_16_F4
--operation mode is normal

HC09L2 = (!FD1L37Q & PB3_dffs[7] # !FD1L97Q) & CASCADE(HC09L1);


--HC98L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0 at LC2_16_F4
--operation mode is normal

HC98L1 = FD1L39Q # FD1L78Q & HC68L2 # !FD1L78Q & HC58L3;


--HC98L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28 at LC3_16_F4
--operation mode is normal

HC98L2 = (FD1L78Q & HC88L1 # !FD1L78Q & HC78L2 # !FD1L39Q) & CASCADE(HC98L1);


--ZB2_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13 at LC4_6_C4
--operation mode is normal

ZB2_i13 = ZB2_SRG[31] $ ZB2_SRG[11];


--PB2_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC5_4_H3
--operation mode is normal

PB2_dffs[7]_lut_out = PB2_dffs[8] & (P23_sload_path[7] # !U1L91Q) # !PB2_dffs[8] & U1L91Q & P23_sload_path[7];
PB2_dffs[7] = DFFE(PB2_dffs[7]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC5_3_H3
--operation mode is normal

PB5_dffs[7]_lut_out = PC1L9Q & P23_sload_path[7] # !PC1L9Q & PB5_dffs[8];
PB5_dffs[7] = DFFE(PB5_dffs[7]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--HC86L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0 at LC5_8_C4
--operation mode is normal

HC86L1 = FD1L97Q # FD1L37Q & ZB2_SRG[13] # !FD1L37Q & ZB2_SRG[5];


--HC86L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26 at LC6_8_C4
--operation mode is normal

HC86L2 = (FD1L37Q & ZB2_SRG[29] # !FD1L37Q & ZB2_SRG[21] # !FD1L97Q) & CASCADE(HC86L1);


--HC76L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0 at LC7_3_F3
--operation mode is normal

HC76L1 = FD1L97Q # FD1L37Q & UE1_portadataout[13] # !FD1L37Q & UE1_portadataout[5];


--HC76L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26 at LC8_3_F3
--operation mode is normal

HC76L2 = (FD1L37Q & UE1_portadataout[29] # !FD1L37Q & UE1_portadataout[21] # !FD1L97Q) & CASCADE(HC76L1);


--HC07L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0 at LC5_3_F3
--operation mode is normal

HC07L1 = FD1L97Q # !FD1L37Q;


--HC07L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28 at LC6_3_F3
--operation mode is normal

HC07L2 = (FD1L37Q & PB2_dffs[5] # !FD1L37Q & PB5_dffs[5] # !FD1L97Q) & CASCADE(HC07L1);


--HC96L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0 at LC6_6_F3
--operation mode is normal

HC96L1 = FD1L97Q # FD1L37Q & R1L43 # !FD1L37Q & R1_SND_TC_DAT;


--HC96L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18 at LC7_6_F3
--operation mode is normal

HC96L2 = (!P51_pre_out[5] & !FD1L37Q # !FD1L97Q) & CASCADE(HC96L1);


--JB1_inst10[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2] at LC3_13_J1
--operation mode is normal

JB1_inst10[2]_lut_out = COM_AD_D[4];
JB1_inst10[2] = DFFE(JB1_inst10[2]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC51L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC6_8_V1
--operation mode is normal

MC51L5 = MC81_sout_node[1] & MC81_sout_node[2] & MC21_sout_node[5] & MC81_sout_node[0];


--MC51L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC8_7_V1
--operation mode is normal

MC51L7 = MC81_sout_node[4] $ (MC81_sout_node[3] & MC51L5);


--MC6L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC10_10_V1
--operation mode is normal

MC6L5 = MC9_sout_node[1] & MC3_sout_node[5] & MC9_sout_node[2] & MC9_sout_node[0];


--MC6L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC9_7_V1
--operation mode is normal

MC6L7 = MC9_sout_node[4] $ (MC9_sout_node[3] & MC6L5);


--HC01L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0 at LC4_7_V1
--operation mode is normal

HC01L1 = P8_sload_path[1] # P8_sload_path[0] & MC51L7 # !P8_sload_path[0] & MC6L7;


--MC33L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC1_6_V1
--operation mode is normal

MC33L5 = MC03_sout_node[5] & MC63_sout_node[0] & MC63_sout_node[1] & MC63_sout_node[2];


--MC33L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC9_5_V1
--operation mode is normal

MC33L7 = MC63_sout_node[4] $ (MC63_sout_node[3] & MC33L5);


--MC42L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC7_16_V1
--operation mode is normal

MC42L5 = MC12_sout_node[5] & MC72_sout_node[0] & MC72_sout_node[2] & MC72_sout_node[1];


--MC42L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC10_15_V1
--operation mode is normal

MC42L7 = MC72_sout_node[4] $ (MC72_sout_node[3] & MC42L5);


--SB21_points[0][7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7] at LC9_9_V1
--operation mode is normal

SB21_points[0][7]_lut_out = (P8_sload_path[0] & MC33L4 # !P8_sload_path[0] & MC42L4 # !P8_sload_path[1]) & CASCADE(HC8L1);
SB21_points[0][7] = DFFE(SB21_points[0][7]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--AB1_ina[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[6] at LC1_3_V1
--operation mode is normal

AB1_ina[6]_lut_out = SB21_points[0][6];
AB1_ina[6] = DFFE(AB1_ina[6]_lut_out, GLOBAL(KE1_outclock0), , , );


--AB1_max_val[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[5] at LC4_14_D4
--operation mode is normal

AB1_max_val[5]_lut_out = AB1_ina[5];
AB1_max_val[5] = DFFE(AB1_max_val[5]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[5] at LC3_12_G4
--operation mode is normal

AB1_inb[5]_lut_out = AB1_ina[5];
AB1_inb[5] = DFFE(AB1_inb[5]_lut_out, GLOBAL(KE1_outclock0), , , );


--PB3_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC9_15_F1
--operation mode is normal

PB3_dffs[8]_lut_out = PB3_dffs[9] & (K1_COMM_ctrl_local.id[8] # !FD1_ID_LOAD) # !PB3_dffs[9] & K1_COMM_ctrl_local.id[8] & FD1_ID_LOAD;
PB3_dffs[8] = DFFE(PB3_dffs[8]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZC1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[3] at LC6_15_F4
--operation mode is normal

ZC1_srg[3]_lut_out = ZC1L11 # ZC1L72 # ZC1L55Q & ZC1_srg[2];
ZC1_srg[3] = DFFE(ZC1_srg[3]_lut_out, GLOBAL(KE1_outclock0), , , ZC1L05);


--ZC1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~841 at LC2_15_F4
--operation mode is normal

ZC1L62 = ZC1L55Q & (ZC1_srg[3] # ZC1_srg[4] & !ZC1L35Q) # !ZC1L55Q & ZC1_srg[4] & !ZC1L35Q;


--PB2_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC6_4_H3
--operation mode is normal

PB2_dffs[8]_lut_out = PB2_dffs[9] & (P23_sload_path[8] # !U1L91Q) # !PB2_dffs[9] & U1L91Q & P23_sload_path[8];
PB2_dffs[8] = DFFE(PB2_dffs[8]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC9_3_H3
--operation mode is normal

PB5_dffs[8]_lut_out = PC1L9Q & P23_sload_path[8] # !PC1L9Q & PB5_dffs[9];
PB5_dffs[8] = DFFE(PB5_dffs[8]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--HC77L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0 at LC2_8_C4
--operation mode is normal

HC77L1 = FD1L97Q # FD1L37Q & ZB2_SRG[14] # !FD1L37Q & ZB2_SRG[6];


--HC77L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26 at LC3_8_C4
--operation mode is normal

HC77L2 = (FD1L37Q & ZB2_SRG[30] # !FD1L37Q & ZB2_SRG[22] # !FD1L97Q) & CASCADE(HC77L1);


--HC67L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_4_F3
--operation mode is normal

HC67L1 = FD1L97Q # FD1L37Q & UE1_portadataout[14] # !FD1L37Q & UE1_portadataout[6];


--HC67L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_4_F3
--operation mode is normal

HC67L2 = (FD1L37Q & UE1_portadataout[30] # !FD1L37Q & UE1_portadataout[22] # !FD1L97Q) & CASCADE(HC67L1);


--HC97L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0 at LC6_4_F3
--operation mode is normal

HC97L1 = FD1L97Q # !FD1L37Q;


--HC97L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28 at LC7_4_F3
--operation mode is normal

HC97L2 = (FD1L37Q & PB2_dffs[6] # !FD1L37Q & PB5_dffs[6] # !FD1L97Q) & CASCADE(HC97L1);


--HC87L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0 at LC8_4_F3
--operation mode is normal

HC87L1 = FD1L97Q # FD1L37Q & R1L43 # !FD1L37Q & R1_SND_TC_DAT;


--AB1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~reg at LC10_15_D4
--operation mode is normal

AB1L31Q_lut_out = AB1L822 & (AB1L922 # AB1_adcmax[5] # AB1_adcmax[4]);
AB1L31Q = DFFE(AB1L31Q_lut_out, GLOBAL(KE1_outclock0), , , AB1L21);


--HC87L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~32 at LC9_4_F3
--operation mode is normal

HC87L2 = (FD1L37Q & AB1L31Q # !FD1L37Q & !P51_pre_out[6] # !FD1L97Q) & CASCADE(HC87L1);


--JB1_inst10[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1] at LC3_10_J1
--operation mode is normal

JB1_inst10[1]_lut_out = COM_AD_D[3];
JB1_inst10[1] = DFFE(JB1_inst10[1]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC51L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC8_8_V1
--operation mode is normal

MC51L2 = MC81_sout_node[0] & MC21_sout_node[5];


--MC51L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC9_8_V1
--operation mode is normal

MC51L6 = MC81_sout_node[1] & MC81_sout_node[3] & MC51L2 & MC81_sout_node[2];


--FB1_inst is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst at LC1_9_V1
--operation mode is normal

FB1_inst_lut_out = UB7_aeb_out;
FB1_inst = DFFE(FB1_inst_lut_out, !GLOBAL(KE1_outclock0), !VB3L1, , );


--FB1_inst8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst8 at LC7_5_V1
--operation mode is normal

FB1_inst8 = FB1_inst # R1L92 & R1L82 & !R1_DRREQ_WT;


--MC6L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC3_10_V1
--operation mode is normal

MC6L2 = MC9_sout_node[0] & MC3_sout_node[5];


--MC6L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC4_10_V1
--operation mode is normal

MC6L6 = MC9_sout_node[1] & MC9_sout_node[3] & MC9_sout_node[2] & MC6L2;


--FB1_inst4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst4 at LC8_3_V1
--operation mode is normal

FB1_inst4_lut_out = UB6_aeb_out;
FB1_inst4 = DFFE(FB1_inst4_lut_out, !GLOBAL(KE1_outclock0), !VB2L1, , );


--FB1_inst7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst7 at LC10_5_V1
--operation mode is normal

FB1_inst7 = FB1_inst4 # R1L92 & R1L82 & !R1_DRREQ_WT;


--MC33L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC3_6_V1
--operation mode is normal

MC33L2 = MC03_sout_node[5] & MC63_sout_node[0];


--MC33L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC2_6_V1
--operation mode is normal

MC33L6 = MC63_sout_node[1] & MC63_sout_node[3] & MC33L2 & MC63_sout_node[2];


--FB1_inst2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst2 at LC8_5_V1
--operation mode is normal

FB1_inst2_lut_out = UB9_aeb_out;
FB1_inst2 = DFFE(FB1_inst2_lut_out, !GLOBAL(KE1_outclock0), !VB5L1, , );


--FB1_inst9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst9 at LC1_5_V1
--operation mode is normal

FB1_inst9 = FB1_inst2 # R1L92 & R1L82 & !R1_DRREQ_WT;


--MC42L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC10_16_V1
--operation mode is normal

MC42L2 = MC12_sout_node[5] & MC72_sout_node[0];


--MC42L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC9_16_V1
--operation mode is normal

MC42L6 = MC72_sout_node[3] & MC42L2 & MC72_sout_node[2] & MC72_sout_node[1];


--FB1_inst3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst3 at LC3_15_V1
--operation mode is normal

FB1_inst3_lut_out = UB8_aeb_out;
FB1_inst3 = DFFE(FB1_inst3_lut_out, !GLOBAL(KE1_outclock0), !VB4L1, , );


--FB1_inst6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst6 at LC2_15_V1
--operation mode is normal

FB1_inst6 = FB1_inst3 # R1L92 & !R1_DRREQ_WT & R1L82;


--HC9L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|_~4 at LC7_7_V1
--operation mode is normal

HC9L2 = P8_sload_path[1] # P8_sload_path[0] & (MC81_sout_node[3] $ MC51L5);


--HC9L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0 at LC2_7_V1
--operation mode is normal

HC9L1 = HC9L2 # !P8_sload_path[0] & (MC6L5 $ MC9_sout_node[3]);


--HC9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~72 at LC10_7_V1
--operation mode is normal

HC9L3 = P8_sload_path[0] & (MC63_sout_node[3] $ MC33L5) # !P8_sload_path[1];


--SB21_points[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6] at LC10_3_V1
--operation mode is normal

SB21_points[0][6]_lut_out = (P8_sload_path[0] & MC33L3 # !P8_sload_path[0] & MC42L3 # !P8_sload_path[1]) & CASCADE(HC7L1);
SB21_points[0][6] = DFFE(SB21_points[0][6]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--AB1_ina[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[5] at LC4_12_V1
--operation mode is normal

AB1_ina[5]_lut_out = SB21_points[0][5];
AB1_ina[5] = DFFE(AB1_ina[5]_lut_out, GLOBAL(KE1_outclock0), , , );


--AB1_max_val[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[4] at LC1_8_D4
--operation mode is normal

AB1_max_val[4]_lut_out = AB1_ina[4];
AB1_max_val[4] = DFFE(AB1_max_val[4]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[4] at LC3_6_E4
--operation mode is normal

AB1_inb[4]_lut_out = AB1_ina[4];
AB1_inb[4] = DFFE(AB1_inb[4]_lut_out, GLOBAL(KE1_outclock0), , , );


--PB3_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC10_15_F1
--operation mode is normal

PB3_dffs[9]_lut_out = K1_COMM_ctrl_local.id[9] & (FD1_ID_LOAD # PB3_dffs[10]) # !K1_COMM_ctrl_local.id[9] & !FD1_ID_LOAD & PB3_dffs[10];
PB3_dffs[9] = DFFE(PB3_dffs[9]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZC1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~843 at LC5_15_F4
--operation mode is normal

ZC1L72 = ZC1L45Q & (FD1L69Q & HC45L2 # !FD1L69Q & HC35L2);


--ZC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~103 at LC7_15_F4
--operation mode is normal

ZC1L11 = !ZC1L35Q & ZC1_srg[3];


--ZC1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[2] at LC7_14_F4
--operation mode is normal

ZC1_srg[2]_lut_out = ZC1L21 # ZC1L82 # ZC1L55Q & ZC1_srg[1];
ZC1_srg[2] = DFFE(ZC1_srg[2]_lut_out, GLOBAL(KE1_outclock0), , , ZC1L05);


--HC68L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_9_C4
--operation mode is normal

HC68L1 = FD1L97Q # FD1L37Q & ZB2_SRG[15] # !FD1L37Q & ZB2_SRG[7];


--HC68L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_9_C4
--operation mode is normal

HC68L2 = (FD1L37Q & ZB2_SRG[31] # !FD1L37Q & ZB2_SRG[23] # !FD1L97Q) & CASCADE(HC68L1);


--FD1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg at LC5_6_B4
--operation mode is normal

FD1L45Q_lut_out = FD1_DATA_BODY & !FD1L36Q & (FD1L45Q # FD1_BYT2) # !FD1_DATA_BODY & (FD1L45Q # FD1_BYT2);
FD1L45Q = DFFE(FD1L45Q_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--HC58L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133 at LC5_16_F4
--operation mode is normal

HC58L2 = A_nB & (UE1_portadataout[15] # !FD1L45Q) # !A_nB & UE1_portadataout[15] & FD1L45Q;


--HC58L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0 at LC7_16_F4
--operation mode is normal

HC58L1 = FD1L97Q # FD1L37Q & HC58L2 # !FD1L37Q & UE1_portadataout[7];


--HC58L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26 at LC8_16_F4
--operation mode is normal

HC58L3 = (FD1L37Q & UE1_portadataout[31] # !FD1L37Q & UE1_portadataout[23] # !FD1L97Q) & CASCADE(HC58L1);


--HC88L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27 at LC2_3_H3
--operation mode is normal

HC88L1 = FD1L37Q & PB2_dffs[7] # !FD1L37Q & PB5_dffs[7] # !FD1L97Q;


--HC78L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4 at LC1_15_D4
--operation mode is normal

HC78L1 = FD1L97Q # A_nB & FD1L37Q;


--AB1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_up_rq~reg at LC7_15_D4
--operation mode is normal

AB1L41Q_lut_out = !AB1_adcmax[8] # !AB1_adcmax[9] # !AB1_adcmax[6] # !AB1_adcmax[7];
AB1L41Q = DFFE(AB1L41Q_lut_out, GLOBAL(KE1_outclock0), , , AB1L21);


--HC78L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~32 at LC2_15_D4
--operation mode is normal

HC78L2 = (FD1L37Q & AB1L41Q # !FD1L37Q & !P51_pre_out[7] # !FD1L97Q) & CASCADE(HC78L1);


--PB2_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC9_4_H3
--operation mode is normal

PB2_dffs[9]_lut_out = PB2_dffs[10] & (P23_sload_path[9] # !U1L91Q) # !PB2_dffs[10] & U1L91Q & P23_sload_path[9];
PB2_dffs[9] = DFFE(PB2_dffs[9]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC1_3_H3
--operation mode is normal

PB5_dffs[9]_lut_out = PC1L9Q & P23_sload_path[9] # !PC1L9Q & PB5_dffs[10];
PB5_dffs[9] = DFFE(PB5_dffs[9]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--AB1_adcmax[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[6] at LC2_14_D4
--operation mode is normal

AB1_adcmax[6]_lut_out = AB1_ina[6];
AB1_adcmax[6] = DFFE(AB1_adcmax[6]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1_adcmax[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[7] at LC9_14_D4
--operation mode is normal

AB1_adcmax[7]_lut_out = AB1_ina[7];
AB1_adcmax[7] = DFFE(AB1_adcmax[7]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1_adcmax[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[8] at LC1_14_D4
--operation mode is normal

AB1_adcmax[8]_lut_out = AB1_ina[8];
AB1_adcmax[8] = DFFE(AB1_adcmax[8]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1_adcmax[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[9] at LC5_14_D4
--operation mode is normal

AB1_adcmax[9]_lut_out = AB1_ina[9];
AB1_adcmax[9] = DFFE(AB1_adcmax[9]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1L822 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~92 at LC9_15_D4
--operation mode is normal

AB1L822 = AB1_adcmax[7] & AB1_adcmax[6] & AB1_adcmax[9] & AB1_adcmax[8];


--AB1_adcmax[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[4] at LC7_14_D4
--operation mode is normal

AB1_adcmax[4]_lut_out = AB1_ina[4];
AB1_adcmax[4] = DFFE(AB1_adcmax[4]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1_adcmax[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[5] at LC3_14_D4
--operation mode is normal

AB1_adcmax[5]_lut_out = AB1_ina[5];
AB1_adcmax[5] = DFFE(AB1_adcmax[5]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1_adcmax[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[3] at LC3_3_D4
--operation mode is normal

AB1_adcmax[3]_lut_out = AB1_ina[3];
AB1_adcmax[3] = DFFE(AB1_adcmax[3]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1_adcmax[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[2] at LC10_14_D4
--operation mode is normal

AB1_adcmax[2]_lut_out = AB1_ina[2];
AB1_adcmax[2] = DFFE(AB1_adcmax[2]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1_adcmax[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[0] at LC4_3_D4
--operation mode is normal

AB1_adcmax[0]_lut_out = AB1_ina[0];
AB1_adcmax[0] = DFFE(AB1_adcmax[0]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1_adcmax[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[1] at LC1_3_D4
--operation mode is normal

AB1_adcmax[1]_lut_out = AB1_ina[1];
AB1_adcmax[1] = DFFE(AB1_adcmax[1]_lut_out, GLOBAL(KE1_outclock0), KB1L9Q, , AB1L722);


--AB1L922 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~93 at LC5_3_D4
--operation mode is normal

AB1L922 = AB1_adcmax[3] & (AB1_adcmax[2] # AB1_adcmax[0] & AB1_adcmax[1]);


--Z1_dom_rcvd is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd at LC6_15_D4
--operation mode is normal

Z1_dom_rcvd_lut_out = PB1_dffs[7];
Z1_dom_rcvd = DFFE(Z1_dom_rcvd_lut_out, GLOBAL(KE1_outclock0), !KB1L92Q, , Z1L8);


--AB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~1 at LC3_15_D4
--operation mode is normal

AB1L21 = KB1L01Q & CB1_PTYPE_SEQ0 & (Z1_dom_rcvd $ !A_nB);


--JB1_inst10[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0] at LC3_14_J1
--operation mode is normal

JB1_inst10[0]_lut_out = COM_AD_D[2];
JB1_inst10[0] = DFFE(JB1_inst10[0]_lut_out, GLOBAL(KE1_outclock0), , , );


--VB3L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~47 at LC6_9_V1
--operation mode is normal

VB3L1 = VB3_or_node[0][3] & (MC81_sout_node[3] & MC81_sout_node[4] & MC51L5 # !MC81_sout_node[3] & !MC81_sout_node[4] & !MC51L5);


--MC51L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC7_8_V1
--operation mode is normal

MC51L4 = MC81_sout_node[2] $ (MC81_sout_node[1] & MC81_sout_node[0] & MC21_sout_node[5]);


--MC51L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC10_8_V1
--operation mode is normal

MC51L3 = MC81_sout_node[1] $ (MC81_sout_node[0] & MC21_sout_node[5]);


--MC51L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC6_12_V1
--operation mode is normal

MC51L1 = MC21_sout_node[5] $ MC81_sout_node[0];


--VB2L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~47 at LC6_3_V1
--operation mode is normal

VB2L1 = VB2_or_node[0][3] & (MC9_sout_node[4] & MC9_sout_node[3] & MC6L5 # !MC9_sout_node[4] & !MC9_sout_node[3] & !MC6L5);


--MC6L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC1_10_V1
--operation mode is normal

MC6L4 = MC9_sout_node[2] $ (MC9_sout_node[1] & MC3_sout_node[5] & MC9_sout_node[0]);


--MC6L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC2_10_V1
--operation mode is normal

MC6L3 = MC9_sout_node[1] $ (MC9_sout_node[0] & MC3_sout_node[5]);


--MC6L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC9_12_V1
--operation mode is normal

MC6L1 = MC3_sout_node[5] $ MC9_sout_node[0];


--VB5L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~47 at LC6_5_V1
--operation mode is normal

VB5L1 = VB5_or_node[0][3] & (MC63_sout_node[4] & MC63_sout_node[3] & MC33L5 # !MC63_sout_node[4] & !MC63_sout_node[3] & !MC33L5);


--MC33L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC4_6_V1
--operation mode is normal

MC33L4 = MC63_sout_node[2] $ (MC03_sout_node[5] & MC63_sout_node[1] & MC63_sout_node[0]);


--MC33L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC5_6_V1
--operation mode is normal

MC33L3 = MC63_sout_node[1] $ (MC03_sout_node[5] & MC63_sout_node[0]);


--MC33L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC5_12_V1
--operation mode is normal

MC33L1 = MC03_sout_node[5] $ MC63_sout_node[0];


--VB4L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~47 at LC9_15_V1
--operation mode is normal

VB4L1 = VB4_or_node[0][3] & (MC72_sout_node[3] & MC42L5 & MC72_sout_node[4] # !MC72_sout_node[3] & !MC42L5 & !MC72_sout_node[4]);


--MC42L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC8_16_V1
--operation mode is normal

MC42L4 = MC72_sout_node[2] $ (MC12_sout_node[5] & MC72_sout_node[0] & MC72_sout_node[1]);


--MC42L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC6_16_V1
--operation mode is normal

MC42L3 = MC72_sout_node[1] $ (MC12_sout_node[5] & MC72_sout_node[0]);


--MC42L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC3_12_V1
--operation mode is normal

MC42L1 = MC12_sout_node[5] $ MC72_sout_node[0];


--HC8L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0 at LC8_9_V1
--operation mode is normal

HC8L1 = P8_sload_path[1] # P8_sload_path[0] & MC51L4 # !P8_sload_path[0] & MC6L4;


--SB21_points[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5] at LC2_12_V1
--operation mode is normal

SB21_points[0][5]_lut_out = (P8_sload_path[0] & MC33L1 # !P8_sload_path[0] & MC42L1 # !P8_sload_path[1]) & CASCADE(HC6L1);
SB21_points[0][5] = DFFE(SB21_points[0][5]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--AB1_ina[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[4] at LC10_12_V1
--operation mode is normal

AB1_ina[4]_lut_out = SB21_points[0][4];
AB1_ina[4] = DFFE(AB1_ina[4]_lut_out, GLOBAL(KE1_outclock0), , , );


--AB1_max_val[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[3] at LC3_8_D4
--operation mode is normal

AB1_max_val[3]_lut_out = AB1_ina[3];
AB1_max_val[3] = DFFE(AB1_max_val[3]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[3] at LC3_3_J4
--operation mode is normal

AB1_inb[3]_lut_out = AB1_ina[3];
AB1_inb[3] = DFFE(AB1_inb[3]_lut_out, GLOBAL(KE1_outclock0), , , );


--PB3_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC3_15_F1
--operation mode is normal

PB3_dffs[10]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[10] # !FD1_ID_LOAD & PB3_dffs[11];
PB3_dffs[10] = DFFE(PB3_dffs[10]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZC1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~845 at LC5_14_F4
--operation mode is normal

ZC1L82 = ZC1L45Q & (FD1L69Q & HC54L2 # !FD1L69Q & HC44L2);


--ZC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~107 at LC4_14_F4
--operation mode is normal

ZC1L21 = !ZC1L35Q & ZC1_srg[2];


--ZC1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[1] at LC6_14_F4
--operation mode is normal

ZC1_srg[1]_lut_out = ZC1L31 # ZC1L92 # ZC1L55Q & ZC1_srg[0];
ZC1_srg[1] = DFFE(ZC1_srg[1]_lut_out, GLOBAL(KE1_outclock0), , , ZC1L05);


--FD1_DATA_BODY is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY at LC7_6_B4
--operation mode is normal

FD1_DATA_BODY_lut_out = FD1_DATA_BODY & (!FD1L45Q & FD1_BYT2 # !FD1L36Q) # !FD1_DATA_BODY & !FD1L45Q & FD1_BYT2;
FD1_DATA_BODY = DFFE(FD1_DATA_BODY_lut_out, GLOBAL(KE1_outclock0), !R1_CLR_BUF, , );


--PB2_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC2_4_H3
--operation mode is normal

PB2_dffs[10]_lut_out = PB2_dffs[11] & (P23_sload_path[10] # !U1L91Q) # !PB2_dffs[11] & U1L91Q & P23_sload_path[10];
PB2_dffs[10] = DFFE(PB2_dffs[10]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC10_3_H3
--operation mode is normal

PB5_dffs[10]_lut_out = PC1L9Q & P23_sload_path[10] # !PC1L9Q & PB5_dffs[11];
PB5_dffs[10] = DFFE(PB5_dffs[10]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--AB1_ina[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[3] at LC8_16_N2
--operation mode is normal

AB1_ina[3]_lut_out = SB21_points[0][3];
AB1_ina[3] = DFFE(AB1_ina[3]_lut_out, GLOBAL(KE1_outclock0), , , );


--AB1_ina[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[2] at LC8_14_V1
--operation mode is normal

AB1_ina[2]_lut_out = SB21_points[0][2];
AB1_ina[2] = DFFE(AB1_ina[2]_lut_out, GLOBAL(KE1_outclock0), , , );


--AB1_ina[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[0] at LC7_11_V1
--operation mode is normal

AB1_ina[0]_lut_out = SB21_points[0][0];
AB1_ina[0] = DFFE(AB1_ina[0]_lut_out, GLOBAL(KE1_outclock0), , , );


--AB1_ina[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[1] at LC4_13_V1
--operation mode is normal

AB1_ina[1]_lut_out = SB21_points[0][1];
AB1_ina[1] = DFFE(AB1_ina[1]_lut_out, GLOBAL(KE1_outclock0), , , );


--UB7_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC10_9_V1
--operation mode is normal

UB7_aeb_out = P8_sload_path[0] & !P8_sload_path[1];


--UB6_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC7_3_V1
--operation mode is normal

UB6_aeb_out = !P8_sload_path[0] & !P8_sload_path[1];


--UB9_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC5_16_N2
--operation mode is normal

UB9_aeb_out = P8_sload_path[0] & P8_sload_path[1];


--UB8_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC1_15_V1
--operation mode is normal

UB8_aeb_out = !P8_sload_path[0] & P8_sload_path[1];


--HC7L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0 at LC9_3_V1
--operation mode is normal

HC7L1 = P8_sload_path[1] # P8_sload_path[0] & MC51L3 # !P8_sload_path[0] & MC6L3;


--SB21_points[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4] at LC8_12_V1
--operation mode is normal

SB21_points[0][4]_lut_out = (P8_sload_path[0] & MC03_sout_node[4] # !P8_sload_path[0] & MC12_sout_node[4] # !P8_sload_path[1]) & CASCADE(HC5L1);
SB21_points[0][4] = DFFE(SB21_points[0][4]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--AB1_max_val[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[2] at LC2_8_D4
--operation mode is normal

AB1_max_val[2]_lut_out = AB1_ina[2];
AB1_max_val[2] = DFFE(AB1_max_val[2]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[2] at LC3_3_F4
--operation mode is normal

AB1_inb[2]_lut_out = AB1_ina[2];
AB1_inb[2] = DFFE(AB1_inb[2]_lut_out, GLOBAL(KE1_outclock0), , , );


--PB3_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC8_15_F1
--operation mode is normal

PB3_dffs[11]_lut_out = K1_COMM_ctrl_local.id[11] & (PB3_dffs[12] # FD1_ID_LOAD) # !K1_COMM_ctrl_local.id[11] & PB3_dffs[12] & !FD1_ID_LOAD;
PB3_dffs[11] = DFFE(PB3_dffs[11]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--ZC1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~847 at LC3_14_F4
--operation mode is normal

ZC1L92 = ZC1L45Q & (FD1L69Q & HC63L2 # !FD1L69Q & HC53L2);


--ZC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~111 at LC8_14_F4
--operation mode is normal

ZC1L31 = !ZC1L35Q & ZC1_srg[1];


--ZC1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[0] at LC4_6_F4
--operation mode is normal

ZC1_srg[0]_lut_out = ZC1L35Q & ZC1L45Q & ZC1L41 # !ZC1L35Q & (ZC1_srg[0] # ZC1L45Q & ZC1L41);
ZC1_srg[0] = DFFE(ZC1_srg[0]_lut_out, GLOBAL(KE1_outclock0), , , ZC1L05);


--PB2_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC8_4_H3
--operation mode is normal

PB2_dffs[11]_lut_out = PB2_dffs[12] & (P23_sload_path[11] # !U1L91Q) # !PB2_dffs[12] & U1L91Q & P23_sload_path[11];
PB2_dffs[11] = DFFE(PB2_dffs[11]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC8_3_H3
--operation mode is normal

PB5_dffs[11]_lut_out = PC1L9Q & P23_sload_path[11] # !PC1L9Q & PB5_dffs[12];
PB5_dffs[11] = DFFE(PB5_dffs[11]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--SB21_points[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3] at LC10_16_N2
--operation mode is normal

SB21_points[0][3]_lut_out = (P8_sload_path[0] & MC03_sout_node[3] # !P8_sload_path[0] & MC12_sout_node[3] # !P8_sload_path[1]) & CASCADE(HC4L1);
SB21_points[0][3] = DFFE(SB21_points[0][3]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--SB21_points[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2] at LC10_14_V1
--operation mode is normal

SB21_points[0][2]_lut_out = (P8_sload_path[0] & MC03_sout_node[2] # !P8_sload_path[0] & MC12_sout_node[2] # !P8_sload_path[1]) & CASCADE(HC3L1);
SB21_points[0][2] = DFFE(SB21_points[0][2]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--SB21_points[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0] at LC10_11_V1
--operation mode is normal

SB21_points[0][0]_lut_out = (P8_sload_path[0] & MC03_sout_node[0] # !P8_sload_path[0] & MC12_sout_node[0] # !P8_sload_path[1]) & CASCADE(HC1L1);
SB21_points[0][0] = DFFE(SB21_points[0][0]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--SB21_points[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1] at LC3_13_V1
--operation mode is normal

SB21_points[0][1]_lut_out = (P8_sload_path[0] & MC03_sout_node[1] # !P8_sload_path[0] & MC12_sout_node[1] # !P8_sload_path[1]) & CASCADE(HC2L1);
SB21_points[0][1] = DFFE(SB21_points[0][1]_lut_out, !GLOBAL(KE1_outclock0), FB1_inst5, , );


--HC6L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0 at LC1_12_V1
--operation mode is normal

HC6L1 = P8_sload_path[1] # P8_sload_path[0] & MC51L1 # !P8_sload_path[0] & MC6L1;


--AB1_max_val[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[1] at LC5_8_D4
--operation mode is normal

AB1_max_val[1]_lut_out = AB1_ina[1];
AB1_max_val[1] = DFFE(AB1_max_val[1]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[1] at LC2_3_D4
--operation mode is normal

AB1_inb[1]_lut_out = AB1_ina[1];
AB1_inb[1] = DFFE(AB1_inb[1]_lut_out, GLOBAL(KE1_outclock0), , , );


--PB3_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC6_10_K1
--operation mode is normal

PB3_dffs[12]_lut_out = K1_COMM_ctrl_local.id[12] & (FD1_ID_LOAD # PB3_dffs[13]) # !K1_COMM_ctrl_local.id[12] & !FD1_ID_LOAD & PB3_dffs[13];
PB3_dffs[12] = DFFE(PB3_dffs[12]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC10_4_H3
--operation mode is normal

PB2_dffs[12]_lut_out = PB2_dffs[13] & (P23_sload_path[12] # !U1L91Q) # !PB2_dffs[13] & U1L91Q & P23_sload_path[12];
PB2_dffs[12] = DFFE(PB2_dffs[12]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC7_3_H3
--operation mode is normal

PB5_dffs[12]_lut_out = PC1L9Q & P23_sload_path[12] # !PC1L9Q & PB5_dffs[13];
PB5_dffs[12] = DFFE(PB5_dffs[12]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--HC5L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0 at LC7_12_V1
--operation mode is normal

HC5L1 = P8_sload_path[1] # P8_sload_path[0] & MC21_sout_node[4] # !P8_sload_path[0] & MC3_sout_node[4];


--AB1_max_val[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[0] at LC4_8_D4
--operation mode is normal

AB1_max_val[0]_lut_out = AB1_ina[0];
AB1_max_val[0] = DFFE(AB1_max_val[0]_lut_out, GLOBAL(KE1_outclock0), , , !XB1L52Q);


--AB1_inb[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[0] at LC3_14_C4
--operation mode is normal

AB1_inb[0]_lut_out = AB1_ina[0];
AB1_inb[0] = DFFE(AB1_inb[0]_lut_out, GLOBAL(KE1_outclock0), , , );


--PB3_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC5_10_K1
--operation mode is normal

PB3_dffs[13]_lut_out = K1_COMM_ctrl_local.id[13] & (FD1_ID_LOAD # PB3_dffs[14]) # !K1_COMM_ctrl_local.id[13] & !FD1_ID_LOAD & PB3_dffs[14];
PB3_dffs[13] = DFFE(PB3_dffs[13]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC3_4_H3
--operation mode is normal

PB2_dffs[13]_lut_out = PB2_dffs[14] & (P23_sload_path[13] # !U1L91Q) # !PB2_dffs[14] & U1L91Q & P23_sload_path[13];
PB2_dffs[13] = DFFE(PB2_dffs[13]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC3_3_H3
--operation mode is normal

PB5_dffs[13]_lut_out = PB5_dffs[14] & (P23_sload_path[13] # !PC1L9Q) # !PB5_dffs[14] & PC1L9Q & P23_sload_path[13];
PB5_dffs[13] = DFFE(PB5_dffs[13]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--HC4L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0 at LC9_16_N2
--operation mode is normal

HC4L1 = P8_sload_path[1] # P8_sload_path[0] & MC21_sout_node[3] # !P8_sload_path[0] & MC3_sout_node[3];


--HC3L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0 at LC9_14_V1
--operation mode is normal

HC3L1 = P8_sload_path[1] # P8_sload_path[0] & MC21_sout_node[2] # !P8_sload_path[0] & MC3_sout_node[2];


--HC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0 at LC9_11_V1
--operation mode is normal

HC1L1 = P8_sload_path[1] # P8_sload_path[0] & MC21_sout_node[0] # !P8_sload_path[0] & MC3_sout_node[0];


--HC2L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0 at LC2_13_V1
--operation mode is normal

HC2L1 = P8_sload_path[1] # P8_sload_path[0] & MC21_sout_node[1] # !P8_sload_path[0] & MC3_sout_node[1];


--PB3_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC1_10_K1
--operation mode is normal

PB3_dffs[14]_lut_out = K1_COMM_ctrl_local.id[14] & (FD1_ID_LOAD # PB3_dffs[15]) # !K1_COMM_ctrl_local.id[14] & !FD1_ID_LOAD & PB3_dffs[15];
PB3_dffs[14] = DFFE(PB3_dffs[14]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC1_4_H3
--operation mode is normal

PB2_dffs[14]_lut_out = PB2_dffs[15] & (P23_sload_path[14] # !U1L91Q) # !PB2_dffs[15] & U1L91Q & P23_sload_path[14];
PB2_dffs[14] = DFFE(PB2_dffs[14]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC4_3_H3
--operation mode is normal

PB5_dffs[14]_lut_out = PC1L9Q & P23_sload_path[14] # !PC1L9Q & PB5_dffs[15];
PB5_dffs[14] = DFFE(PB5_dffs[14]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC10_10_K1
--operation mode is normal

PB3_dffs[15]_lut_out = K1_COMM_ctrl_local.id[15] & (FD1_ID_LOAD # PB3_dffs[16]) # !K1_COMM_ctrl_local.id[15] & !FD1_ID_LOAD & PB3_dffs[16];
PB3_dffs[15] = DFFE(PB3_dffs[15]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC4_4_H3
--operation mode is normal

PB2_dffs[15]_lut_out = PB2_dffs[16] & (P23_sload_path[15] # !U1L91Q) # !PB2_dffs[16] & U1L91Q & P23_sload_path[15];
PB2_dffs[15] = DFFE(PB2_dffs[15]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC10_6_H3
--operation mode is normal

PB5_dffs[15]_lut_out = PB5_dffs[16] & (P23_sload_path[15] # !PC1L9Q) # !PB5_dffs[16] & PC1L9Q & P23_sload_path[15];
PB5_dffs[15] = DFFE(PB5_dffs[15]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC8_10_K1
--operation mode is normal

PB3_dffs[16]_lut_out = K1_COMM_ctrl_local.id[16] & (FD1_ID_LOAD # PB3_dffs[17]) # !K1_COMM_ctrl_local.id[16] & !FD1_ID_LOAD & PB3_dffs[17];
PB3_dffs[16] = DFFE(PB3_dffs[16]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC7_4_H3
--operation mode is normal

PB2_dffs[16]_lut_out = PB2_dffs[17] & (P23_sload_path[16] # !U1L91Q) # !PB2_dffs[17] & U1L91Q & P23_sload_path[16];
PB2_dffs[16] = DFFE(PB2_dffs[16]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC2_6_H3
--operation mode is normal

PB5_dffs[16]_lut_out = PB5_dffs[17] & (P23_sload_path[16] # !PC1L9Q) # !PB5_dffs[17] & PC1L9Q & P23_sload_path[16];
PB5_dffs[16] = DFFE(PB5_dffs[16]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC4_10_K1
--operation mode is normal

PB3_dffs[17]_lut_out = K1_COMM_ctrl_local.id[17] & (FD1_ID_LOAD # PB3_dffs[18]) # !K1_COMM_ctrl_local.id[17] & !FD1_ID_LOAD & PB3_dffs[18];
PB3_dffs[17] = DFFE(PB3_dffs[17]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC4_8_H3
--operation mode is normal

PB2_dffs[17]_lut_out = PB2_dffs[18] & (P23_sload_path[17] # !U1L91Q) # !PB2_dffs[18] & U1L91Q & P23_sload_path[17];
PB2_dffs[17] = DFFE(PB2_dffs[17]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC6_6_H3
--operation mode is normal

PB5_dffs[17]_lut_out = PB5_dffs[18] & (P23_sload_path[17] # !PC1L9Q) # !PB5_dffs[18] & PC1L9Q & P23_sload_path[17];
PB5_dffs[17] = DFFE(PB5_dffs[17]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC2_10_K1
--operation mode is normal

PB3_dffs[18]_lut_out = PB3_dffs[19] & (K1_COMM_ctrl_local.id[18] # !FD1_ID_LOAD) # !PB3_dffs[19] & FD1_ID_LOAD & K1_COMM_ctrl_local.id[18];
PB3_dffs[18] = DFFE(PB3_dffs[18]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC3_8_H3
--operation mode is normal

PB2_dffs[18]_lut_out = U1L91Q & P23_sload_path[18] # !U1L91Q & PB2_dffs[19];
PB2_dffs[18] = DFFE(PB2_dffs[18]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC9_6_H3
--operation mode is normal

PB5_dffs[18]_lut_out = PB5_dffs[19] & (P23_sload_path[18] # !PC1L9Q) # !PB5_dffs[19] & PC1L9Q & P23_sload_path[18];
PB5_dffs[18] = DFFE(PB5_dffs[18]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC8_1_D1
--operation mode is normal

PB3_dffs[19]_lut_out = K1_COMM_ctrl_local.id[19] & (PB3_dffs[20] # FD1_ID_LOAD) # !K1_COMM_ctrl_local.id[19] & PB3_dffs[20] & !FD1_ID_LOAD;
PB3_dffs[19] = DFFE(PB3_dffs[19]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC9_8_H3
--operation mode is normal

PB2_dffs[19]_lut_out = U1L91Q & P23_sload_path[19] # !U1L91Q & PB2_dffs[20];
PB2_dffs[19] = DFFE(PB2_dffs[19]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC5_6_H3
--operation mode is normal

PB5_dffs[19]_lut_out = PB5_dffs[20] & (P23_sload_path[19] # !PC1L9Q) # !PB5_dffs[20] & PC1L9Q & P23_sload_path[19];
PB5_dffs[19] = DFFE(PB5_dffs[19]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC2_1_D1
--operation mode is normal

PB3_dffs[20]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[20] # !FD1_ID_LOAD & PB3_dffs[21];
PB3_dffs[20] = DFFE(PB3_dffs[20]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC6_8_H3
--operation mode is normal

PB2_dffs[20]_lut_out = PB2_dffs[21] & (P23_sload_path[20] # !U1L91Q) # !PB2_dffs[21] & U1L91Q & P23_sload_path[20];
PB2_dffs[20] = DFFE(PB2_dffs[20]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC4_6_H3
--operation mode is normal

PB5_dffs[20]_lut_out = PB5_dffs[21] & (P23_sload_path[20] # !PC1L9Q) # !PB5_dffs[21] & PC1L9Q & P23_sload_path[20];
PB5_dffs[20] = DFFE(PB5_dffs[20]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC7_1_D1
--operation mode is normal

PB3_dffs[21]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[21] # !FD1_ID_LOAD & PB3_dffs[22];
PB3_dffs[21] = DFFE(PB3_dffs[21]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC5_8_H3
--operation mode is normal

PB2_dffs[21]_lut_out = PB2_dffs[22] & (P23_sload_path[21] # !U1L91Q) # !PB2_dffs[22] & U1L91Q & P23_sload_path[21];
PB2_dffs[21] = DFFE(PB2_dffs[21]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC8_6_H3
--operation mode is normal

PB5_dffs[21]_lut_out = PB5_dffs[22] & (P23_sload_path[21] # !PC1L9Q) # !PB5_dffs[22] & PC1L9Q & P23_sload_path[21];
PB5_dffs[21] = DFFE(PB5_dffs[21]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC6_1_D1
--operation mode is normal

PB3_dffs[22]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[22] # !FD1_ID_LOAD & PB3_dffs[23];
PB3_dffs[22] = DFFE(PB3_dffs[22]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC2_8_H3
--operation mode is normal

PB2_dffs[22]_lut_out = PB2_dffs[23] & (P23_sload_path[22] # !U1L91Q) # !PB2_dffs[23] & U1L91Q & P23_sload_path[22];
PB2_dffs[22] = DFFE(PB2_dffs[22]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC1_6_H3
--operation mode is normal

PB5_dffs[22]_lut_out = PB5_dffs[23] & (P23_sload_path[22] # !PC1L9Q) # !PB5_dffs[23] & PC1L9Q & P23_sload_path[22];
PB5_dffs[22] = DFFE(PB5_dffs[22]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC4_1_D1
--operation mode is normal

PB3_dffs[23]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[23] # !FD1_ID_LOAD & PB3_dffs[24];
PB3_dffs[23] = DFFE(PB3_dffs[23]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC7_8_H3
--operation mode is normal

PB2_dffs[23]_lut_out = PB2_dffs[24] & (P23_sload_path[23] # !U1L91Q) # !PB2_dffs[24] & U1L91Q & P23_sload_path[23];
PB2_dffs[23] = DFFE(PB2_dffs[23]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC7_6_H3
--operation mode is normal

PB5_dffs[23]_lut_out = PB5_dffs[24] & (P23_sload_path[23] # !PC1L9Q) # !PB5_dffs[24] & PC1L9Q & P23_sload_path[23];
PB5_dffs[23] = DFFE(PB5_dffs[23]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC9_1_D1
--operation mode is normal

PB3_dffs[24]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[24] # !FD1_ID_LOAD & PB3_dffs[25];
PB3_dffs[24] = DFFE(PB3_dffs[24]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC10_8_H3
--operation mode is normal

PB2_dffs[24]_lut_out = PB2_dffs[25] & (P23_sload_path[24] # !U1L91Q) # !PB2_dffs[25] & U1L91Q & P23_sload_path[24];
PB2_dffs[24] = DFFE(PB2_dffs[24]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC3_6_H3
--operation mode is normal

PB5_dffs[24]_lut_out = PB5_dffs[25] & (P23_sload_path[24] # !PC1L9Q) # !PB5_dffs[25] & PC1L9Q & P23_sload_path[24];
PB5_dffs[24] = DFFE(PB5_dffs[24]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC10_1_D1
--operation mode is normal

PB3_dffs[25]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[25] # !FD1_ID_LOAD & PB3_dffs[26];
PB3_dffs[25] = DFFE(PB3_dffs[25]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC8_8_H3
--operation mode is normal

PB2_dffs[25]_lut_out = PB2_dffs[26] & (P23_sload_path[25] # !U1L91Q) # !PB2_dffs[26] & U1L91Q & P23_sload_path[25];
PB2_dffs[25] = DFFE(PB2_dffs[25]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC4_16_H3
--operation mode is normal

PB5_dffs[25]_lut_out = PB5_dffs[26] & (P23_sload_path[25] # !PC1L9Q) # !PB5_dffs[26] & PC1L9Q & P23_sload_path[25];
PB5_dffs[25] = DFFE(PB5_dffs[25]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC1_1_D1
--operation mode is normal

PB3_dffs[26]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[26] # !FD1_ID_LOAD & PB3_dffs[27];
PB3_dffs[26] = DFFE(PB3_dffs[26]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC1_8_H3
--operation mode is normal

PB2_dffs[26]_lut_out = PB2_dffs[27] & (P23_sload_path[26] # !U1L91Q) # !PB2_dffs[27] & U1L91Q & P23_sload_path[26];
PB2_dffs[26] = DFFE(PB2_dffs[26]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC10_16_H3
--operation mode is normal

PB5_dffs[26]_lut_out = PB5_dffs[27] & (P23_sload_path[26] # !PC1L9Q) # !PB5_dffs[27] & PC1L9Q & P23_sload_path[26];
PB5_dffs[26] = DFFE(PB5_dffs[26]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC3_1_D1
--operation mode is normal

PB3_dffs[27]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[27] # !FD1_ID_LOAD & PB3_dffs[28];
PB3_dffs[27] = DFFE(PB3_dffs[27]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC5_10_H3
--operation mode is normal

PB2_dffs[27]_lut_out = PB2_dffs[28] & (P23_sload_path[27] # !U1L91Q) # !PB2_dffs[28] & U1L91Q & P23_sload_path[27];
PB2_dffs[27] = DFFE(PB2_dffs[27]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC6_16_H3
--operation mode is normal

PB5_dffs[27]_lut_out = PB5_dffs[28] & (P23_sload_path[27] # !PC1L9Q) # !PB5_dffs[28] & PC1L9Q & P23_sload_path[27];
PB5_dffs[27] = DFFE(PB5_dffs[27]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC4_5_H1
--operation mode is normal

PB3_dffs[28]_lut_out = K1_COMM_ctrl_local.id[28] & (FD1_ID_LOAD # PB3_dffs[29]) # !K1_COMM_ctrl_local.id[28] & !FD1_ID_LOAD & PB3_dffs[29];
PB3_dffs[28] = DFFE(PB3_dffs[28]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC1_10_H3
--operation mode is normal

PB2_dffs[28]_lut_out = PB2_dffs[29] & (P23_sload_path[28] # !U1L91Q) # !PB2_dffs[29] & U1L91Q & P23_sload_path[28];
PB2_dffs[28] = DFFE(PB2_dffs[28]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC5_16_H3
--operation mode is normal

PB5_dffs[28]_lut_out = PB5_dffs[29] & (P23_sload_path[28] # !PC1L9Q) # !PB5_dffs[29] & PC1L9Q & P23_sload_path[28];
PB5_dffs[28] = DFFE(PB5_dffs[28]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC9_5_H1
--operation mode is normal

PB3_dffs[29]_lut_out = K1_COMM_ctrl_local.id[29] & (FD1_ID_LOAD # PB3_dffs[30]) # !K1_COMM_ctrl_local.id[29] & !FD1_ID_LOAD & PB3_dffs[30];
PB3_dffs[29] = DFFE(PB3_dffs[29]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC7_10_H3
--operation mode is normal

PB2_dffs[29]_lut_out = U1L91Q & P23_sload_path[29] # !U1L91Q & PB2_dffs[30];
PB2_dffs[29] = DFFE(PB2_dffs[29]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC7_16_H3
--operation mode is normal

PB5_dffs[29]_lut_out = PB5_dffs[30] & (P23_sload_path[29] # !PC1L9Q) # !PB5_dffs[30] & PC1L9Q & P23_sload_path[29];
PB5_dffs[29] = DFFE(PB5_dffs[29]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC2_5_H1
--operation mode is normal

PB3_dffs[30]_lut_out = K1_COMM_ctrl_local.id[30] & (FD1_ID_LOAD # PB3_dffs[31]) # !K1_COMM_ctrl_local.id[30] & !FD1_ID_LOAD & PB3_dffs[31];
PB3_dffs[30] = DFFE(PB3_dffs[30]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC6_10_H3
--operation mode is normal

PB2_dffs[30]_lut_out = PB2_dffs[31] & (P23_sload_path[30] # !U1L91Q) # !PB2_dffs[31] & U1L91Q & P23_sload_path[30];
PB2_dffs[30] = DFFE(PB2_dffs[30]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC9_16_H3
--operation mode is normal

PB5_dffs[30]_lut_out = PB5_dffs[31] & (P23_sload_path[30] # !PC1L9Q) # !PB5_dffs[31] & PC1L9Q & P23_sload_path[30];
PB5_dffs[30] = DFFE(PB5_dffs[30]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC5_5_H1
--operation mode is normal

PB3_dffs[31]_lut_out = K1_COMM_ctrl_local.id[31] & (FD1_ID_LOAD # PB3_dffs[32]) # !K1_COMM_ctrl_local.id[31] & !FD1_ID_LOAD & PB3_dffs[32];
PB3_dffs[31] = DFFE(PB3_dffs[31]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC8_10_H3
--operation mode is normal

PB2_dffs[31]_lut_out = PB2_dffs[32] & (P23_sload_path[31] # !U1L91Q) # !PB2_dffs[32] & U1L91Q & P23_sload_path[31];
PB2_dffs[31] = DFFE(PB2_dffs[31]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC8_16_H3
--operation mode is normal

PB5_dffs[31]_lut_out = PB5_dffs[32] & (P23_sload_path[31] # !PC1L9Q) # !PB5_dffs[32] & PC1L9Q & P23_sload_path[31];
PB5_dffs[31] = DFFE(PB5_dffs[31]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC8_5_H1
--operation mode is normal

PB3_dffs[32]_lut_out = K1_COMM_ctrl_local.id[32] & (FD1_ID_LOAD # PB3_dffs[33]) # !K1_COMM_ctrl_local.id[32] & !FD1_ID_LOAD & PB3_dffs[33];
PB3_dffs[32] = DFFE(PB3_dffs[32]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC9_10_H3
--operation mode is normal

PB2_dffs[32]_lut_out = PB2_dffs[33] & (P23_sload_path[32] # !U1L91Q) # !PB2_dffs[33] & U1L91Q & P23_sload_path[32];
PB2_dffs[32] = DFFE(PB2_dffs[32]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC2_16_H3
--operation mode is normal

PB5_dffs[32]_lut_out = PB5_dffs[33] & (P23_sload_path[32] # !PC1L9Q) # !PB5_dffs[33] & PC1L9Q & P23_sload_path[32];
PB5_dffs[32] = DFFE(PB5_dffs[32]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC7_5_H1
--operation mode is normal

PB3_dffs[33]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[33] # !FD1_ID_LOAD & PB3_dffs[34];
PB3_dffs[33] = DFFE(PB3_dffs[33]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC4_10_H3
--operation mode is normal

PB2_dffs[33]_lut_out = PB2_dffs[34] & (P23_sload_path[33] # !U1L91Q) # !PB2_dffs[34] & U1L91Q & P23_sload_path[33];
PB2_dffs[33] = DFFE(PB2_dffs[33]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC3_16_H3
--operation mode is normal

PB5_dffs[33]_lut_out = PB5_dffs[34] & (P23_sload_path[33] # !PC1L9Q) # !PB5_dffs[34] & PC1L9Q & P23_sload_path[33];
PB5_dffs[33] = DFFE(PB5_dffs[33]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC1_5_H1
--operation mode is normal

PB3_dffs[34]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[34] # !FD1_ID_LOAD & PB3_dffs[35];
PB3_dffs[34] = DFFE(PB3_dffs[34]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC2_10_H3
--operation mode is normal

PB2_dffs[34]_lut_out = PB2_dffs[35] & (P23_sload_path[34] # !U1L91Q) # !PB2_dffs[35] & U1L91Q & P23_sload_path[34];
PB2_dffs[34] = DFFE(PB2_dffs[34]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC1_16_H3
--operation mode is normal

PB5_dffs[34]_lut_out = PB5_dffs[35] & (P23_sload_path[34] # !PC1L9Q) # !PB5_dffs[35] & PC1L9Q & P23_sload_path[34];
PB5_dffs[34] = DFFE(PB5_dffs[34]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC3_5_H1
--operation mode is normal

PB3_dffs[35]_lut_out = K1_COMM_ctrl_local.id[35] & (FD1_ID_LOAD # PB3_dffs[36]) # !K1_COMM_ctrl_local.id[35] & !FD1_ID_LOAD & PB3_dffs[36];
PB3_dffs[35] = DFFE(PB3_dffs[35]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC3_10_H3
--operation mode is normal

PB2_dffs[35]_lut_out = PB2_dffs[36] & (P23_sload_path[35] # !U1L91Q) # !PB2_dffs[36] & U1L91Q & P23_sload_path[35];
PB2_dffs[35] = DFFE(PB2_dffs[35]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC8_14_H3
--operation mode is normal

PB5_dffs[35]_lut_out = PC1L9Q & P23_sload_path[35] # !PC1L9Q & PB5_dffs[36];
PB5_dffs[35] = DFFE(PB5_dffs[35]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC10_11_H1
--operation mode is normal

PB3_dffs[36]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[36] # !FD1_ID_LOAD & PB3_dffs[37];
PB3_dffs[36] = DFFE(PB3_dffs[36]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC10_10_H3
--operation mode is normal

PB2_dffs[36]_lut_out = PB2_dffs[37] & (P23_sload_path[36] # !U1L91Q) # !PB2_dffs[37] & U1L91Q & P23_sload_path[36];
PB2_dffs[36] = DFFE(PB2_dffs[36]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC7_14_H3
--operation mode is normal

PB5_dffs[36]_lut_out = PC1L9Q & P23_sload_path[36] # !PC1L9Q & PB5_dffs[37];
PB5_dffs[36] = DFFE(PB5_dffs[36]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC5_11_H1
--operation mode is normal

PB3_dffs[37]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[37] # !FD1_ID_LOAD & PB3_dffs[38];
PB3_dffs[37] = DFFE(PB3_dffs[37]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC5_12_H3
--operation mode is normal

PB2_dffs[37]_lut_out = PB2_dffs[38] & (P23_sload_path[37] # !U1L91Q) # !PB2_dffs[38] & U1L91Q & P23_sload_path[37];
PB2_dffs[37] = DFFE(PB2_dffs[37]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC9_14_H3
--operation mode is normal

PB5_dffs[37]_lut_out = PC1L9Q & P23_sload_path[37] # !PC1L9Q & PB5_dffs[38];
PB5_dffs[37] = DFFE(PB5_dffs[37]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC4_11_H1
--operation mode is normal

PB3_dffs[38]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[38] # !FD1_ID_LOAD & PB3_dffs[39];
PB3_dffs[38] = DFFE(PB3_dffs[38]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC4_12_H3
--operation mode is normal

PB2_dffs[38]_lut_out = PB2_dffs[39] & (P23_sload_path[38] # !U1L91Q) # !PB2_dffs[39] & U1L91Q & P23_sload_path[38];
PB2_dffs[38] = DFFE(PB2_dffs[38]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC10_14_H3
--operation mode is normal

PB5_dffs[38]_lut_out = PB5_dffs[39] & (P23_sload_path[38] # !PC1L9Q) # !PB5_dffs[39] & PC1L9Q & P23_sload_path[38];
PB5_dffs[38] = DFFE(PB5_dffs[38]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC2_11_H1
--operation mode is normal

PB3_dffs[39]_lut_out = PB3_dffs[40] & (K1_COMM_ctrl_local.id[39] # !FD1_ID_LOAD) # !PB3_dffs[40] & K1_COMM_ctrl_local.id[39] & FD1_ID_LOAD;
PB3_dffs[39] = DFFE(PB3_dffs[39]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC1_12_H3
--operation mode is normal

PB2_dffs[39]_lut_out = U1L91Q & P23_sload_path[39] # !U1L91Q & PB2_dffs[40];
PB2_dffs[39] = DFFE(PB2_dffs[39]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC5_14_H3
--operation mode is normal

PB5_dffs[39]_lut_out = PC1L9Q & P23_sload_path[39] # !PC1L9Q & PB5_dffs[40];
PB5_dffs[39] = DFFE(PB5_dffs[39]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC10_13_H1
--operation mode is normal

PB3_dffs[40]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[40] # !FD1_ID_LOAD & PB3_dffs[41];
PB3_dffs[40] = DFFE(PB3_dffs[40]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC10_12_H3
--operation mode is normal

PB2_dffs[40]_lut_out = PB2_dffs[41] & (P23_sload_path[40] # !U1L91Q) # !PB2_dffs[41] & U1L91Q & P23_sload_path[40];
PB2_dffs[40] = DFFE(PB2_dffs[40]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC6_14_H3
--operation mode is normal

PB5_dffs[40]_lut_out = PC1L9Q & P23_sload_path[40] # !PC1L9Q & PB5_dffs[41];
PB5_dffs[40] = DFFE(PB5_dffs[40]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC1_13_H1
--operation mode is normal

PB3_dffs[41]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[41] # !FD1_ID_LOAD & PB3_dffs[42];
PB3_dffs[41] = DFFE(PB3_dffs[41]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC6_12_H3
--operation mode is normal

PB2_dffs[41]_lut_out = PB2_dffs[42] & (P23_sload_path[41] # !U1L91Q) # !PB2_dffs[42] & U1L91Q & P23_sload_path[41];
PB2_dffs[41] = DFFE(PB2_dffs[41]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC2_14_H3
--operation mode is normal

PB5_dffs[41]_lut_out = PC1L9Q & P23_sload_path[41] # !PC1L9Q & PB5_dffs[42];
PB5_dffs[41] = DFFE(PB5_dffs[41]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC7_13_H1
--operation mode is normal

PB3_dffs[42]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[42] # !FD1_ID_LOAD & PB3_dffs[43];
PB3_dffs[42] = DFFE(PB3_dffs[42]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC2_12_H3
--operation mode is normal

PB2_dffs[42]_lut_out = PB2_dffs[43] & (P23_sload_path[42] # !U1L91Q) # !PB2_dffs[43] & U1L91Q & P23_sload_path[42];
PB2_dffs[42] = DFFE(PB2_dffs[42]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC1_14_H3
--operation mode is normal

PB5_dffs[42]_lut_out = PC1L9Q & P23_sload_path[42] # !PC1L9Q & PB5_dffs[43];
PB5_dffs[42] = DFFE(PB5_dffs[42]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC9_11_H1
--operation mode is normal

PB3_dffs[43]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[43] # !FD1_ID_LOAD & PB3_dffs[44];
PB3_dffs[43] = DFFE(PB3_dffs[43]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC7_12_H3
--operation mode is normal

PB2_dffs[43]_lut_out = PB2_dffs[44] & (P23_sload_path[43] # !U1L91Q) # !PB2_dffs[44] & U1L91Q & P23_sload_path[43];
PB2_dffs[43] = DFFE(PB2_dffs[43]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC4_14_H3
--operation mode is normal

PB5_dffs[43]_lut_out = PC1L9Q & P23_sload_path[43] # !PC1L9Q & PB5_dffs[44];
PB5_dffs[43] = DFFE(PB5_dffs[43]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC6_11_H1
--operation mode is normal

PB3_dffs[44]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[44] # !FD1_ID_LOAD & PB3_dffs[45];
PB3_dffs[44] = DFFE(PB3_dffs[44]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC9_12_H3
--operation mode is normal

PB2_dffs[44]_lut_out = PB2_dffs[45] & (P23_sload_path[44] # !U1L91Q) # !PB2_dffs[45] & U1L91Q & P23_sload_path[44];
PB2_dffs[44] = DFFE(PB2_dffs[44]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC3_14_H3
--operation mode is normal

PB5_dffs[44]_lut_out = PC1L9Q & P23_sload_path[44] # !PC1L9Q & PB5_dffs[45];
PB5_dffs[44] = DFFE(PB5_dffs[44]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC7_11_H1
--operation mode is normal

PB3_dffs[45]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[45] # !FD1_ID_LOAD & PB3_dffs[46];
PB3_dffs[45] = DFFE(PB3_dffs[45]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC3_12_H3
--operation mode is normal

PB2_dffs[45]_lut_out = PB2_dffs[46] & (P23_sload_path[45] # !U1L91Q) # !PB2_dffs[46] & U1L91Q & P23_sload_path[45];
PB2_dffs[45] = DFFE(PB2_dffs[45]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC5_12_B3
--operation mode is normal

PB5_dffs[45]_lut_out = PC1L9Q & P23_sload_path[45] # !PC1L9Q & PB5_dffs[46];
PB5_dffs[45] = DFFE(PB5_dffs[45]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC8_11_H1
--operation mode is normal

PB3_dffs[46]_lut_out = FD1_ID_LOAD & K1_COMM_ctrl_local.id[46] # !FD1_ID_LOAD & PB3_dffs[47];
PB3_dffs[46] = DFFE(PB3_dffs[46]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC8_12_H3
--operation mode is normal

PB2_dffs[46]_lut_out = PB2_dffs[47] & (P23_sload_path[46] # !U1L91Q) # !PB2_dffs[47] & U1L91Q & P23_sload_path[46];
PB2_dffs[46] = DFFE(PB2_dffs[46]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC7_12_B3
--operation mode is normal

PB5_dffs[46]_lut_out = PC1L9Q & P23_sload_path[46] # !PC1L9Q & PB5_dffs[47];
PB5_dffs[46] = DFFE(PB5_dffs[46]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--PB3_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC3_11_H1
--operation mode is normal

PB3_dffs[47]_lut_out = K1_COMM_ctrl_local.id[47] & FD1_ID_LOAD;
PB3_dffs[47] = DFFE(PB3_dffs[47]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst37);


--PB2_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC9_13_H3
--operation mode is normal

PB2_dffs[47]_lut_out = U1L91Q & P23_sload_path[47];
PB2_dffs[47] = DFFE(PB2_dffs[47]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst36);


--PB5_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC3_12_B3
--operation mode is normal

PB5_dffs[47]_lut_out = PC1L9Q & P23_sload_path[47];
PB5_dffs[47] = DFFE(PB5_dffs[47]_lut_out, GLOBAL(KE1_outclock0), , , T1_inst38);


--VD1L673 is daq:inst_daq|mem_interface:inst_mem_interface|i1566~1143 at LC1_1_R2
--operation mode is normal

VD1L673 = VD1L794Q & (VD1L483 $ (VD1L73 # VD1L63));


--VD1L792 is daq:inst_daq|mem_interface:inst_mem_interface|i1514~1592 at LC5_8_R2
--operation mode is normal

VD1L792 = VD1L734 & VD1L894Q & (VD1L43 # VD1L33);


--K1L218 is slaveregister:inst_slaveregister|i4487~764 at LC5_10_I3
--operation mode is normal

K1L218 = K1_i910 # K1L982 # LE1L63Q & LE1L53Q;

--K1L028 is slaveregister:inst_slaveregister|i4487~777 at LC5_10_I3
--operation mode is normal

K1L028 = K1_i910 # K1L982 # LE1L63Q & LE1L53Q;


--K1L368 is slaveregister:inst_slaveregister|i4504~751 at LC5_13_G3
--operation mode is normal

K1L368 = K1_i306 # LE1L53Q & LE1L73Q # !K1L182;

--K1L768 is slaveregister:inst_slaveregister|i4504~760 at LC5_13_G3
--operation mode is normal

K1L768 = K1_i306 # LE1L53Q & LE1L73Q # !K1L182;


--K1L184 is slaveregister:inst_slaveregister|i4004~959 at LC3_10_A1
--operation mode is normal

K1L184 = LE1L63Q & K1L945 # !LE1L63Q & (K1_i1663 # !LE1L73Q);

--K1L094 is slaveregister:inst_slaveregister|i4004~979 at LC3_10_A1
--operation mode is normal

K1L094 = LE1L63Q & K1L945 # !LE1L63Q & (K1_i1663 # !LE1L73Q);


--K1L883 is slaveregister:inst_slaveregister|i3809~693 at LC3_14_B1
--operation mode is normal

K1L883 = LE1L73Q & K1L203 & !LE1L63Q & !K1L413;

--K1L593 is slaveregister:inst_slaveregister|i3809~701 at LC3_14_B1
--operation mode is normal

K1L593 = LE1L73Q & K1L203 & !LE1L63Q & !K1L413;


--K1L284 is slaveregister:inst_slaveregister|i4004~961 at LC2_13_H1
--operation mode is normal

K1L284 = K1_i1663 # !LE1L63Q & !LE1L73Q;


--K1L95 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~33 at LC1_8_G3
--operation mode is normal

K1L95 = K1_i306 # LE1L53Q # LE1L63Q # !LE1L73Q;


--EE2L812 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7364 at LC10_6_R4
--operation mode is normal

EE2L812 = EE2L613Q # EE2L813Q # EE2L523Q # EE2L912;


--EE2L912 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7368 at LC8_6_R4
--operation mode is normal

EE2L912 = EE2L713Q # EE2L913Q # EE1L913Q # EE2L623Q;


--EE2L022 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7380 at LC3_1_V2
--operation mode is normal

EE2L022 = EE2L813Q # EE2L223Q # !EE2L762;


--WC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92 at LC8_6_F1
--operation mode is normal

WC1L6 = P21_pre_out[1] # P21_pre_out[5] # WC1L7 # P21_pre_out[2];


--WC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96 at LC10_6_F1
--operation mode is normal

WC1L7 = P21_pre_out[4] # P21_pre_out[3] # !PC1L61Q # !P21_sload_path[0];


--WC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92 at LC7_6_F1
--operation mode is normal

WC1L3 = P21_pre_out[1] & P21_pre_out[5] & WC1L4 & P21_sload_path[0];


--WC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96 at LC9_6_F1
--operation mode is normal

WC1L4 = P21_pre_out[3] & WC1_b_non_empty & P21_pre_out[4] & P21_pre_out[2];


--XB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~218 at LC2_6_K4
--operation mode is normal

XB1L61 = P6_sload_path[2] & (P6_sload_path[1] # XB1L32Q) # !P6_sload_path[2] & (!P6_sload_path[1] # !XB1L42Q);


--XB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~220 at LC4_6_K4
--operation mode is normal

XB1L71 = P6_sload_path[3] # XB1L61 # !P6_sload_path[0];


--K1L305 is slaveregister:inst_slaveregister|i4066~381 at LC10_13_A3
--operation mode is normal

K1L305 = (ED1L87 # ED1L38 # ED1L08 # ED1L67) & CASCADE(ED1L3);


--ED1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~335 at LC8_13_A3
--operation mode is normal

ED1L38 = ED1L28 # ED1L47 & (ED1L48 # ED1L06);


--ED1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~339 at LC3_11_A3
--operation mode is normal

ED1L48 = ED1L26 # ED1L46 # ED1L66 # ED1L58;


--ED1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341 at LC4_11_A3
--operation mode is normal

ED1L58 = ED1L27 # ED1L86 # ED1L07;


--UB41_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC7_9_L4
--operation mode is normal

UB41_aeb_out = P61_sload_path[4];


--UB4_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC3_14_T4
--operation mode is normal

UB4_aeb_out = P4_sload_path[4];


--K1L984 is slaveregister:inst_slaveregister|i4004~977 at LC5_10_M1
--operation mode is normal

K1L984 = K1L945;


--HC24L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0 at LC2_15_K4
--operation mode is normal

HC24L1 = FD1L97Q;


--VB6L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162 at LC9_9_I4
--operation mode is normal

VB6L81 = VB6_or_node[0][6];


--XC1L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0 at LC6_7_F1
--operation mode is normal

XC1L231 = !VC1_rd_ptr_lsb;


--P32L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_14_Z2
--operation mode is normal

P32L81 = !P32_cout;


--P02L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_15_B4
--operation mode is normal

P02L8 = P02_cout;


--P12L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC5_15_B4
--operation mode is normal

P12L9 = !P12_cout;


--P81L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0 at LC1_4_B3
--operation mode is normal

P81L43 = !P81_the_carries[10];


--P61L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_10_L4
--operation mode is normal

P61L31 = !P61_cout;


--P71L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_9_L4
--operation mode is normal

P71L11 = P71_cout;


--P7L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_7_B1
--operation mode is normal

P7L43 = !P7_cout;


--P11L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_5_J4
--operation mode is normal

P11L41 = !P11_cout;


--P8L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC3_16_N2
--operation mode is normal

P8L6 = !P8_cout;


--P4L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_11_T4
--operation mode is normal

P4L31 = !P4_cout;


--P12L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC1_15_B4
--operation mode is arithmetic

P12L3 = CARRY(P02L8);


--~GND is ~GND at LC9_10_F4
--operation mode is normal

~GND = GND;


--~VCC is ~VCC at LC3_1_K2
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p at Pin_R23
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_Y5
--operation mode is input

CLK4p = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_R5
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_R6
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1] at Pin_AA13
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0] at Pin_AA22
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FL_ATTN is FL_ATTN at Pin_M24
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO at Pin_L20
--operation mode is input

FL_TDO = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR at Pin_AE9
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_A is COINC_DOWN_A at Pin_AA10
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR at Pin_AB9
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_DOWN_B is COINC_DOWN_B at Pin_AC10
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR at Pin_AE10
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_A is COINC_UP_A at Pin_AB10
--operation mode is input

COINC_UP_A = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR at Pin_AF10
--operation mode is input

COINC_UP_BBAR = INPUT();


--COINC_UP_B is COINC_UP_B at Pin_AD10
--operation mode is input

COINC_UP_B = INPUT();


--PLD_FPGA_nOE is PLD_FPGA_nOE at Pin_Y24
--operation mode is input

PLD_FPGA_nOE = INPUT();


--PLD_FPGA_nWE is PLD_FPGA_nWE at Pin_W22
--operation mode is input

PLD_FPGA_nWE = INPUT();


--CLK2p is CLK2p at Pin_W6
--operation mode is input

CLK2p = INPUT();


--MultiSPE is MultiSPE at Pin_AF12
--operation mode is input

MultiSPE = INPUT();


--OneSPE is OneSPE at Pin_AF15
--operation mode is input

OneSPE = INPUT();


--TriggerComplete_0 is TriggerComplete_0 at Pin_AA14
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1 at Pin_AC17
--operation mode is input

TriggerComplete_1 = INPUT();


--A_nB is A_nB at Pin_E4
--operation mode is input

A_nB = INPUT();


--CLK1p is CLK1p at Pin_P20
--operation mode is input

CLK1p = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2] at Pin_AB11
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3] at Pin_AC11
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4] at Pin_AD11
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5] at Pin_AF11
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6] at Pin_AA12
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7] at Pin_AB12
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8] at Pin_AE11
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9] at Pin_AC12
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_AD_D[10] is FLASH_AD_D[10] at Pin_AD12
--operation mode is input

FLASH_AD_D[10] = INPUT();


--FLASH_AD_D[11] is FLASH_AD_D[11] at Pin_AC13
--operation mode is input

FLASH_AD_D[11] = INPUT();


--FLASH_NCO is FLASH_NCO at Pin_AB14
--operation mode is input

FLASH_NCO = INPUT();


--COM_AD_D[11] is COM_AD_D[11] at Pin_H5
--operation mode is input

COM_AD_D[11] = INPUT();


--ATWD0_D[9] is ATWD0_D[9] at Pin_AD17
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[8] is ATWD0_D[8] at Pin_AF17
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[7] is ATWD0_D[7] at Pin_W16
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD1_D[9] is ATWD1_D[9] at Pin_AE20
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[8] is ATWD1_D[8] at Pin_AD21
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[7] is ATWD1_D[7] at Pin_AA18
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD0_D[2] is ATWD0_D[2] at Pin_AC15
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1] at Pin_V15
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[0] is ATWD0_D[0] at Pin_Y15
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[5] is ATWD0_D[5] at Pin_AB16
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4] at Pin_AE16
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[3] is ATWD0_D[3] at Pin_AA15
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[6] is ATWD0_D[6] at Pin_AA16
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[2] is ATWD1_D[2] at Pin_AB18
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1] at Pin_AF18
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[0] is ATWD1_D[0] at Pin_AA17
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[5] is ATWD1_D[5] at Pin_AC19
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4] at Pin_AC20
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[3] is ATWD1_D[3] at Pin_AD18
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[6] is ATWD1_D[6] at Pin_AE22
--operation mode is input

ATWD1_D[6] = INPUT();


--COM_AD_D[10] is COM_AD_D[10] at Pin_J3
--operation mode is input

COM_AD_D[10] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L5
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_L4
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_J4
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_L3
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J5
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K5
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_K3
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_K4
--operation mode is input

COM_AD_D[6] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p at Pin_M4
--operation mode is output

CLKLK_OUT2p = OUTPUT(KE1_outclock1);


--COMM_RESET is COMM_RESET at Pin_AA24
--operation mode is output

COMM_RESET = OUTPUT(!R1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED at Pin_Y23
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(BD1L31);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(BD1L11);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(BD1L01);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(BD1L7);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(BD1L6);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(BD1L5);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(BD1L4);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(BD1L3);


--COM_DB[5] is COM_DB[5] at Pin_K2
--operation mode is output

COM_DB[5]_tri_out = TRI(GND, GND);
COM_DB[5] = OUTPUT(COM_DB[5]_tri_out);


--COM_DB[4] is COM_DB[4] at Pin_U1
--operation mode is output

COM_DB[4]_tri_out = TRI(GND, GND);
COM_DB[4] = OUTPUT(COM_DB[4]_tri_out);


--COM_DB[3] is COM_DB[3] at Pin_W20
--operation mode is output

COM_DB[3]_tri_out = TRI(GND, GND);
COM_DB[3] = OUTPUT(COM_DB[3]_tri_out);


--COM_DB[2] is COM_DB[2] at Pin_Y19
--operation mode is output

COM_DB[2]_tri_out = TRI(GND, GND);
COM_DB[2] = OUTPUT(COM_DB[2]_tri_out);


--COM_DB[1] is COM_DB[1] at Pin_AA19
--operation mode is output

COM_DB[1]_tri_out = TRI(GND, GND);
COM_DB[1] = OUTPUT(COM_DB[1]_tri_out);


--COM_DB[0] is COM_DB[0] at Pin_AB22
--operation mode is output

COM_DB[0]_tri_out = TRI(GND, GND);
COM_DB[0] = OUTPUT(COM_DB[0]_tri_out);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY at Pin_AB13
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output

ATWDTrigger_0 = OUTPUT(WD1_ATWDTrigger_A_sig);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(EE1L762Q);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(EE1L32Q);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(EE1L313Q);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(EE1L962Q);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(EE1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(EE1_channel[0]);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(EE1L972Q);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(EE1L1Q);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(EE1L42Q);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(EE1L52Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP at Pin_AC26
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output

ATWDTrigger_1 = OUTPUT(WD1_ATWDTrigger_B_sig);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(EE2L962Q);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(EE2L32Q);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(EE2L513Q);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(EE2L172Q);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(EE2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(EE2_channel[0]);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(EE2L182Q);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(EE2L1Q);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(EE2L42Q);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(EE2L52Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP at Pin_AC25
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl at Pin_AD8
--operation mode is output

MultiSPE_nl_tri_out = TRI(GND, GND);
MultiSPE_nl = OUTPUT(MultiSPE_nl_tri_out);


--OneSPE_nl is OneSPE_nl at Pin_AB19
--operation mode is output

OneSPE_nl_tri_out = TRI(GND, GND);
OneSPE_nl = OUTPUT(OneSPE_nl_tri_out);


--FE_TEST_PULSE is FE_TEST_PULSE at Pin_AC22
--operation mode is output

FE_TEST_PULSE = OUTPUT(B1L12Q);


--FE_PULSER_P[3] is FE_PULSER_P[3] at Pin_T22
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(B1L91Q, B1_i474);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2] at Pin_U22
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(B1L81Q, B1_i474);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1] at Pin_V23
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(B1L71Q, B1_i474);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0] at Pin_W24
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(B1L61Q, B1_i474);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3] at Pin_T24
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(B1L51Q, B1_i474);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2] at Pin_U23
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(B1L41Q, B1_i474);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1] at Pin_V24
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(B1L31Q, B1_i474);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0] at Pin_W23
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(B1L21Q, B1_i474);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[7] is R2BUS[7] at Pin_Y22
--operation mode is output

R2BUS[7]_tri_out = TRI(B1L59Q, B1_i474);
R2BUS[7] = OUTPUT(R2BUS[7]_tri_out);


--R2BUS[6] is R2BUS[6] at Pin_Y21
--operation mode is output

R2BUS[6]_tri_out = TRI(B1L49Q, B1_i474);
R2BUS[6] = OUTPUT(R2BUS[6]_tri_out);


--R2BUS[5] is R2BUS[5] at Pin_Y20
--operation mode is output

R2BUS[5]_tri_out = TRI(B1L39Q, B1_i474);
R2BUS[5] = OUTPUT(R2BUS[5]_tri_out);


--R2BUS[4] is R2BUS[4] at Pin_AA21
--operation mode is output

R2BUS[4]_tri_out = TRI(B1L29Q, B1_i474);
R2BUS[4] = OUTPUT(R2BUS[4]_tri_out);


--R2BUS[3] is R2BUS[3] at Pin_AA20
--operation mode is output

R2BUS[3]_tri_out = TRI(B1L19Q, B1_i474);
R2BUS[3] = OUTPUT(R2BUS[3]_tri_out);


--R2BUS[2] is R2BUS[2] at Pin_AB20
--operation mode is output

R2BUS[2]_tri_out = TRI(B1L09Q, B1_i474);
R2BUS[2] = OUTPUT(R2BUS[2]_tri_out);


--R2BUS[1] is R2BUS[1] at Pin_AB21
--operation mode is output

R2BUS[1]_tri_out = TRI(B1L98Q, B1_i474);
R2BUS[1] = OUTPUT(R2BUS[1]_tri_out);


--R2BUS[0] is R2BUS[0] at Pin_AD22
--operation mode is output

R2BUS[0]_tri_out = TRI(B1L88Q, B1_i474);
R2BUS[0] = OUTPUT(R2BUS[0]_tri_out);


--SingleLED_TRIGGER is SingleLED_TRIGGER at Pin_AA1
--operation mode is output

SingleLED_TRIGGER = OUTPUT(B1_led_out);


--FL_Trigger is FL_Trigger at Pin_M23
--operation mode is output

FL_Trigger = OUTPUT(B1_flasher_board_out);


--FL_Trigger_bar is FL_Trigger_bar at Pin_N23
--operation mode is output

FL_Trigger_bar = OUTPUT(!B1_flasher_board_out);


--FL_AUX_RESET is FL_AUX_RESET at Pin_M25
--operation mode is output

FL_AUX_RESET = OUTPUT(GND);


--FL_TMS is FL_TMS at Pin_L19
--operation mode is output

FL_TMS = OUTPUT(GND);


--FL_TCK is FL_TCK at Pin_M21
--operation mode is output

FL_TCK = OUTPUT(GND);


--FL_TDI is FL_TDI at Pin_M19
--operation mode is output

FL_TDI = OUTPUT(GND);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN at Pin_AB2
--operation mode is output

COINCIDENCE_OUT_DOWN = OUTPUT(GND);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH at Pin_AC9
--operation mode is output

COINC_DOWN_ALATCH = OUTPUT(GND);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH at Pin_AD9
--operation mode is output

COINC_DOWN_BLATCH = OUTPUT(GND);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP at Pin_AB1
--operation mode is output

COINCIDENCE_OUT_UP = OUTPUT(GND);


--COINC_UP_ALATCH is COINC_UP_ALATCH at Pin_AF9
--operation mode is output

COINC_UP_ALATCH = OUTPUT(GND);


--COINC_UP_BLATCH is COINC_UP_BLATCH at Pin_AA11
--operation mode is output

COINC_UP_BLATCH = OUTPUT(GND);


--PLD_FPGA[7] is PLD_FPGA[7] at Pin_V20
--operation mode is bidir

PLD_FPGA[7]_tri_out = TRI(GND, GND);
PLD_FPGA[7] = BIDIR(PLD_FPGA[7]_tri_out);


--PLD_FPGA[6] is PLD_FPGA[6] at Pin_V21
--operation mode is bidir

PLD_FPGA[6]_tri_out = TRI(GND, GND);
PLD_FPGA[6] = BIDIR(PLD_FPGA[6]_tri_out);


--PLD_FPGA[5] is PLD_FPGA[5] at Pin_V22
--operation mode is bidir

PLD_FPGA[5]_tri_out = TRI(GND, GND);
PLD_FPGA[5] = BIDIR(PLD_FPGA[5]_tri_out);


--PLD_FPGA[4] is PLD_FPGA[4] at Pin_U20
--operation mode is bidir

PLD_FPGA[4]_tri_out = TRI(GND, GND);
PLD_FPGA[4] = BIDIR(PLD_FPGA[4]_tri_out);


--PLD_FPGA[3] is PLD_FPGA[3] at Pin_U21
--operation mode is bidir

PLD_FPGA[3]_tri_out = TRI(GND, GND);
PLD_FPGA[3] = BIDIR(PLD_FPGA[3]_tri_out);


--PLD_FPGA[2] is PLD_FPGA[2] at Pin_T20
--operation mode is bidir

PLD_FPGA[2]_tri_out = TRI(GND, GND);
PLD_FPGA[2] = BIDIR(PLD_FPGA[2]_tri_out);


--PLD_FPGA[1] is PLD_FPGA[1] at Pin_T21
--operation mode is bidir

PLD_FPGA[1]_tri_out = TRI(GND, GND);
PLD_FPGA[1] = BIDIR(PLD_FPGA[1]_tri_out);


--PLD_FPGA[0] is PLD_FPGA[0] at Pin_R20
--operation mode is bidir

PLD_FPGA[0]_tri_out = TRI(GND, GND);
PLD_FPGA[0] = BIDIR(PLD_FPGA[0]_tri_out);


--PLD_FPGA_BUSY is PLD_FPGA_BUSY at Pin_V19
--operation mode is output

PLD_FPGA_BUSY_tri_out = TRI(GND, GND);
PLD_FPGA_BUSY = OUTPUT(PLD_FPGA_BUSY_tri_out);


--FPGA_D[7] is FPGA_D[7] at Pin_AC2
--operation mode is output

FPGA_D[7]_tri_out = TRI(GND, GND);
FPGA_D[7] = OUTPUT(FPGA_D[7]_tri_out);


--FPGA_D[6] is FPGA_D[6] at Pin_AA2
--operation mode is output

FPGA_D[6]_tri_out = TRI(GND, GND);
FPGA_D[6] = OUTPUT(FPGA_D[6]_tri_out);


--FPGA_D[5] is FPGA_D[5] at Pin_Y2
--operation mode is output

FPGA_D[5]_tri_out = TRI(GND, GND);
FPGA_D[5] = OUTPUT(FPGA_D[5]_tri_out);


--FPGA_D[4] is FPGA_D[4] at Pin_Y1
--operation mode is output

FPGA_D[4]_tri_out = TRI(GND, GND);
FPGA_D[4] = OUTPUT(FPGA_D[4]_tri_out);


--FPGA_D[3] is FPGA_D[3] at Pin_V2
--operation mode is output

FPGA_D[3]_tri_out = TRI(GND, GND);
FPGA_D[3] = OUTPUT(FPGA_D[3]_tri_out);


--FPGA_D[2] is FPGA_D[2] at Pin_V1
--operation mode is output

FPGA_D[2]_tri_out = TRI(GND, GND);
FPGA_D[2] = OUTPUT(FPGA_D[2]_tri_out);


--FPGA_D[1] is FPGA_D[1] at Pin_W2
--operation mode is output

FPGA_D[1]_tri_out = TRI(GND, GND);
FPGA_D[1] = OUTPUT(FPGA_D[1]_tri_out);


--FPGA_D[0] is FPGA_D[0] at Pin_W1
--operation mode is output

FPGA_D[0]_tri_out = TRI(GND, GND);
FPGA_D[0] = OUTPUT(FPGA_D[0]_tri_out);


--FPGA_DA is FPGA_DA at Pin_E3
--operation mode is output

FPGA_DA_tri_out = TRI(GND, GND);
FPGA_DA = OUTPUT(FPGA_DA_tri_out);


--FPGA_CE is FPGA_CE at Pin_F3
--operation mode is output

FPGA_CE_tri_out = TRI(GND, GND);
FPGA_CE = OUTPUT(FPGA_CE_tri_out);


--FPGA_RW is FPGA_RW at Pin_W21
--operation mode is output

FPGA_RW_tri_out = TRI(GND, GND);
FPGA_RW = OUTPUT(FPGA_RW_tri_out);


--PGM[15] is PGM[15] at Pin_Y3
--operation mode is output

PGM[15]_tri_out = TRI(GND, GND);
PGM[15] = OUTPUT(PGM[15]_tri_out);


--PGM[14] is PGM[14] at Pin_Y4
--operation mode is output

PGM[14]_tri_out = TRI(GND, GND);
PGM[14] = OUTPUT(PGM[14]_tri_out);


--PGM[13] is PGM[13] at Pin_V7
--operation mode is output

PGM[13]_tri_out = TRI(GND, GND);
PGM[13] = OUTPUT(PGM[13]_tri_out);


--PGM[12] is PGM[12] at Pin_M5
--operation mode is output

PGM[12]_tri_out = TRI(GND, GND);
PGM[12] = OUTPUT(PGM[12]_tri_out);


--PGM[11] is PGM[11] at Pin_P21
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10] at Pin_AB4
--operation mode is output

PGM[10]_tri_out = TRI(GND, GND);
PGM[10] = OUTPUT(PGM[10]_tri_out);


--PGM[9] is PGM[9] at Pin_R24
--operation mode is output

PGM[9]_tri_out = TRI(GND, GND);
PGM[9] = OUTPUT(PGM[9]_tri_out);


--PGM[8] is PGM[8] at Pin_AB3
--operation mode is output

PGM[8]_tri_out = TRI(GND, GND);
PGM[8] = OUTPUT(PGM[8]_tri_out);


--PGM[7] is PGM[7] at Pin_U24
--operation mode is output

PGM[7]_tri_out = TRI(GND, GND);
PGM[7] = OUTPUT(PGM[7]_tri_out);


--PGM[6] is PGM[6] at Pin_T7
--operation mode is output

PGM[6]_tri_out = TRI(GND, GND);
PGM[6] = OUTPUT(PGM[6]_tri_out);


--PGM[5] is PGM[5] at Pin_V3
--operation mode is output

PGM[5]_tri_out = TRI(GND, GND);
PGM[5] = OUTPUT(PGM[5]_tri_out);


--PGM[4] is PGM[4] at Pin_A18
--operation mode is output

PGM[4]_tri_out = TRI(GND, GND);
PGM[4] = OUTPUT(PGM[4]_tri_out);


--PGM[3] is PGM[3] at Pin_A20
--operation mode is output

PGM[3]_tri_out = TRI(GND, GND);
PGM[3] = OUTPUT(PGM[3]_tri_out);


--PGM[2] is PGM[2] at Pin_B22
--operation mode is output

PGM[2]_tri_out = TRI(GND, GND);
PGM[2] = OUTPUT(PGM[2]_tri_out);


--PGM[1] is PGM[1] at Pin_B18
--operation mode is output

PGM[1]_tri_out = TRI(GND, GND);
PGM[1] = OUTPUT(PGM[1]_tri_out);


--PGM[0] is PGM[0] at Pin_B20
--operation mode is output

PGM[0]_tri_out = TRI(GND, GND);
PGM[0] = OUTPUT(PGM[0]_tri_out);


--UARTRXD is UARTRXD at Pin_F21
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN at Pin_H22
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN at Pin_G22
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--XE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout at Pin_F12
--operation mode is bidir

XE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0] at Pin_F12
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(TE1L572, TE1L372);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--XE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout at Pin_H11
--operation mode is bidir

XE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1] at Pin_H11
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(TE1L672, TE1L372);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--XE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout at Pin_J10
--operation mode is bidir

XE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2] at Pin_J10
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(TE1L772, TE1L372);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--XE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout at Pin_K10
--operation mode is bidir

XE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3] at Pin_K10
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(TE1L872, TE1L372);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--XE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout at Pin_J13
--operation mode is bidir

XE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0] at Pin_J13
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(TE1L732, TE1L332);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--XE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout at Pin_H13
--operation mode is bidir

XE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1] at Pin_H13
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(TE1L832, TE1L332);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--XE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout at Pin_F13
--operation mode is bidir

XE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2] at Pin_F13
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(TE1L932, TE1L332);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--XE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout at Pin_G13
--operation mode is bidir

XE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3] at Pin_G13
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(TE1L042, TE1L332);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--XE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout at Pin_E13
--operation mode is bidir

XE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4] at Pin_E13
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(TE1L142, TE1L332);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--XE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout at Pin_D13
--operation mode is bidir

XE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5] at Pin_D13
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(TE1L242, TE1L332);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--XE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout at Pin_C13
--operation mode is bidir

XE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6] at Pin_C13
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(TE1L342, TE1L332);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--XE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout at Pin_B12
--operation mode is bidir

XE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7] at Pin_B12
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(TE1L442, TE1L332);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--XE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout at Pin_E12
--operation mode is bidir

XE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8] at Pin_E12
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(TE1L542, TE1L432);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--XE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout at Pin_G12
--operation mode is bidir

XE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9] at Pin_G12
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(TE1L642, TE1L432);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--XE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout at Pin_J12
--operation mode is bidir

XE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10] at Pin_J12
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(TE1L742, TE1L432);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--XE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout at Pin_A12
--operation mode is bidir

XE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11] at Pin_A12
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(TE1L842, TE1L432);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--XE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout at Pin_C12
--operation mode is bidir

XE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12] at Pin_C12
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(TE1L942, TE1L432);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--XE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout at Pin_B11
--operation mode is bidir

XE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13] at Pin_B11
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(TE1L052, TE1L432);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--XE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout at Pin_K13
--operation mode is bidir

XE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14] at Pin_K13
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(TE1L152, TE1L432);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--XE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout at Pin_A11
--operation mode is bidir

XE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15] at Pin_A11
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(TE1L252, TE1L432);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--XE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout at Pin_A9
--operation mode is bidir

XE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16] at Pin_A9
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(TE1L352, TE1L532);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--XE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout at Pin_H10
--operation mode is bidir

XE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17] at Pin_H10
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(TE1L452, TE1L532);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--XE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout at Pin_B9
--operation mode is bidir

XE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18] at Pin_B9
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(TE1L552, TE1L532);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--XE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout at Pin_C9
--operation mode is bidir

XE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19] at Pin_C9
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(TE1L652, TE1L532);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--XE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout at Pin_E9
--operation mode is bidir

XE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20] at Pin_E9
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(TE1L752, TE1L532);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--XE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout at Pin_K12
--operation mode is bidir

XE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21] at Pin_K12
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(TE1L852, TE1L532);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--XE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout at Pin_D9
--operation mode is bidir

XE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22] at Pin_D9
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(TE1L952, TE1L532);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--XE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout at Pin_G9
--operation mode is bidir

XE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23] at Pin_G9
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(TE1L062, TE1L532);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--XE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout at Pin_D8
--operation mode is bidir

XE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24] at Pin_D8
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(TE1L162, TE1L632);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--XE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout at Pin_H9
--operation mode is bidir

XE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25] at Pin_H9
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(TE1L262, TE1L632);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--XE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout at Pin_A7
--operation mode is bidir

XE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26] at Pin_A7
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(TE1L362, TE1L632);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--XE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout at Pin_B7
--operation mode is bidir

XE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27] at Pin_B7
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(TE1L462, TE1L632);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--XE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout at Pin_E8
--operation mode is bidir

XE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28] at Pin_E8
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(TE1L562, TE1L632);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--XE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout at Pin_G8
--operation mode is bidir

XE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29] at Pin_G8
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(TE1L662, TE1L632);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--XE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout at Pin_C7
--operation mode is bidir

XE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30] at Pin_C7
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(TE1L762, TE1L632);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--XE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout at Pin_D7
--operation mode is bidir

XE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31] at Pin_D7
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(TE1L862, TE1L632);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--XE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

XE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(TE1L55, TE1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--XE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

XE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(TE1L65, TE1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--XE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

XE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(TE1L75, TE1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--XE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

XE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(TE1L85, TE1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--XE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

XE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(TE1L95, TE1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--XE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

XE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(TE1L06, TE1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--XE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

XE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(TE1L16, TE1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--XE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

XE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(TE1L26, TE1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--XE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

XE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(TE1L36, TE1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--XE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

XE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(TE1L46, TE1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--XE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

XE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(TE1L56, TE1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--XE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

XE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(TE1L66, TE1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--XE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

XE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(TE1L76, TE1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--XE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

XE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(TE1L86, TE1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--XE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

XE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(TE1L96, TE1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--XE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

XE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(TE1L07, TE1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--XE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout at Pin_J21
--operation mode is bidir

XE75_combout = UARTRIN;

--UARTRIN is UARTRIN at Pin_J21
--operation mode is bidir

UARTRIN_tri_out = TRI(TE1L683, TE1L083);
UARTRIN = BIDIR(UARTRIN_tri_out);


--XE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout at Pin_J22
--operation mode is bidir

XE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN at Pin_J22
--operation mode is bidir

UARTDCDN_tri_out = TRI(TE1L873, TE1L083);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN at Pin_J20
--operation mode is output

UARTDTRN = OUTPUT(TE1L383);


--UARTRTSN is UARTRTSN at Pin_H21
--operation mode is output

UARTRTSN = OUTPUT(TE1L883);


--UARTTXD is UARTTXD at Pin_G21
--operation mode is output

UARTTXD = OUTPUT(TE1L193);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(TE1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(TE1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(TE1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(TE1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(TE1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(TE1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(TE1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(TE1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(TE1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(TE1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(TE1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(TE1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(TE1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(TE1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(TE1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(TE1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(TE1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(TE1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(TE1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(TE1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(TE1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(TE1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(TE1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(TE1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(TE1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(TE1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(TE1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(TE1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(TE1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(TE1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(TE1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(TE1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(TE1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(TE1L37);


--SDRAMADDR[0] is SDRAMADDR[0] at Pin_K9
--operation mode is output

SDRAMADDR[0] = OUTPUT(TE1L271);


--SDRAMADDR[1] is SDRAMADDR[1] at Pin_C5
--operation mode is output

SDRAMADDR[1] = OUTPUT(TE1L371);


--SDRAMADDR[2] is SDRAMADDR[2] at Pin_E6
--operation mode is output

SDRAMADDR[2] = OUTPUT(TE1L471);


--SDRAMADDR[3] is SDRAMADDR[3] at Pin_G6
--operation mode is output

SDRAMADDR[3] = OUTPUT(TE1L571);


--SDRAMADDR[4] is SDRAMADDR[4] at Pin_K8
--operation mode is output

SDRAMADDR[4] = OUTPUT(TE1L671);


--SDRAMADDR[5] is SDRAMADDR[5] at Pin_A4
--operation mode is output

SDRAMADDR[5] = OUTPUT(TE1L771);


--SDRAMADDR[6] is SDRAMADDR[6] at Pin_B4
--operation mode is output

SDRAMADDR[6] = OUTPUT(TE1L871);


--SDRAMADDR[7] is SDRAMADDR[7] at Pin_F5
--operation mode is output

SDRAMADDR[7] = OUTPUT(TE1L971);


--SDRAMADDR[8] is SDRAMADDR[8] at Pin_D5
--operation mode is output

SDRAMADDR[8] = OUTPUT(TE1L081);


--SDRAMADDR[9] is SDRAMADDR[9] at Pin_G5
--operation mode is output

SDRAMADDR[9] = OUTPUT(TE1L181);


--SDRAMADDR[10] is SDRAMADDR[10] at Pin_K11
--operation mode is output

SDRAMADDR[10] = OUTPUT(TE1L281);


--SDRAMADDR[11] is SDRAMADDR[11] at Pin_E5
--operation mode is output

SDRAMADDR[11] = OUTPUT(TE1L381);


--SDRAMADDR[12] is SDRAMADDR[12] at Pin_H8
--operation mode is output

SDRAMADDR[12] = OUTPUT(TE1L481);


--SDRAMADDR[13] is SDRAMADDR[13] at Pin_J8
--operation mode is output

SDRAMADDR[13] = OUTPUT(TE1L581);


--SDRAMADDR[14] is SDRAMADDR[14] at Pin_F6
--operation mode is output

SDRAMADDR[14] = OUTPUT(TE1L681);


--SDRAMCSN[0] is SDRAMCSN[0] at Pin_E7
--operation mode is output

SDRAMCSN[0] = OUTPUT(TE1L591);


--SDRAMCSN[1] is SDRAMCSN[1] at Pin_D6
--operation mode is output

SDRAMCSN[1] = OUTPUT(TE1L691);


--SDRAMDQM[0] is SDRAMDQM[0] at Pin_H12
--operation mode is output

SDRAMDQM[0] = OUTPUT(TE1L922);


--SDRAMDQM[1] is SDRAMDQM[1] at Pin_G11
--operation mode is output

SDRAMDQM[1] = OUTPUT(TE1L032);


--SDRAMDQM[2] is SDRAMDQM[2] at Pin_F9
--operation mode is output

SDRAMDQM[2] = OUTPUT(TE1L132);


--SDRAMDQM[3] is SDRAMDQM[3] at Pin_C6
--operation mode is output

SDRAMDQM[3] = OUTPUT(TE1L232);


--SDRAMRASN is SDRAMRASN at Pin_J9
--operation mode is output

SDRAMRASN = OUTPUT(TE1L972);


--SDRAMCASN is SDRAMCASN at Pin_F8
--operation mode is output

SDRAMCASN = OUTPUT(TE1L781);


--SDRAMWEN is SDRAMWEN at Pin_A5
--operation mode is output

SDRAMWEN = OUTPUT(TE1L182);


--SDRAMCLKE is SDRAMCLKE at Pin_F7
--operation mode is output

SDRAMCLKE = OUTPUT(TE1L191);


--SDRAMCLKN is SDRAMCLKN at Pin_G7
--operation mode is output

SDRAMCLKN = OUTPUT(TE1L391);


--SDRAMCLK is SDRAMCLK at Pin_B5
--operation mode is output

SDRAMCLK = OUTPUT(TE1L981);


--YE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

YE1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(TE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();





