{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 18:58:06 2013 " "Info: Processing started: Mon Oct 07 18:58:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off key -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key.v(14) " "Warning (10268): Verilog HDL information at key.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "key.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/key.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_module " "Info (12023): Found entity 1: key_module" {  } { { "key.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dt.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file dt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dt_module " "Info (12023): Found entity 1: dt_module" {  } { { "dt.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/dt.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beep.v(11) " "Warning (10268): Verilog HDL information at beep.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "beep.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/beep.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_module " "Info (12023): Found entity 1: beep_module" {  } { { "beep.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led.v(20) " "Warning (10268): Verilog HDL information at led.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "led.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/led.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_module " "Info (12023): Found entity 1: led_module" {  } { { "led.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info (12023): Found entity 1: top" {  } { { "top.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "keep_reg0 key.v(34) " "Error (10161): Verilog HDL error at key.v(34): object \"keep_reg0\" is not declared" {  } { { "key.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/key.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "keep_reg1 key.v(35) " "Error (10161): Verilog HDL error at key.v(35): object \"keep_reg1\" is not declared" {  } { { "key.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/key.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "keep_reg2 key.v(36) " "Error (10161): Verilog HDL error at key.v(36): object \"keep_reg2\" is not declared" {  } { { "key.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/key.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "keep_reg3 key.v(37) " "Error (10161): Verilog HDL error at key.v(37): object \"keep_reg3\" is not declared" {  } { { "key.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/key.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/top.map.smsg " "Info (144001): Generated suppressed messages file E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/example_key_1/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Error: Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 18:58:07 2013 " "Error: Processing ended: Mon Oct 07 18:58:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
