Warning (10268): Verilog HDL information at Project1_top.v(22): always construct contains both blocking and non-blocking assignments File: C:/Users/thwaitester/Documents/fpga/project1/Project1_top.v Line: 22
