// Seed: 22846761
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  string id_7 = "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_3 ? id_7 : id_2 / id_7;
  supply0 id_11;
  assign id_2 = 1'b0;
  module_0(
      id_2, id_7, id_7, id_2, id_9, id_10
  );
  assign id_10   = id_7;
  assign id_4[1] = id_11;
  always @(id_7 or negedge id_2) begin
    wait (id_11);
  end
  assign id_1 = id_11;
endmodule
