0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Wiktor/Downloads/SR_projects/lab03_fsm_ascii/lab03_fsm_ascii.srcs/sources_1/new/fsm_base.v,1678843171,verilog,,C:/Users/Wiktor/Downloads/SR_projects/lab03_fsm_ascii/lab03_fsm_ascii.srcs/sources_1/new/read_file.v,,fsm_base,,,,,,,,
C:/Users/Wiktor/Downloads/SR_projects/lab03_fsm_ascii/lab03_fsm_ascii.srcs/sources_1/new/read_file.v,1679251961,verilog,,C:/Users/Wiktor/Downloads/SR_projects/lab03_receive_fsm/lab03_receive_fsm.srcs/sources_1/new/rec_fsm.v,,read_file,,,,,,,,
C:/Users/Wiktor/Downloads/SR_projects/lab03_receive_fsm/lab03_receive_fsm.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Wiktor/Downloads/SR_projects/lab03_receive_fsm/lab03_receive_fsm.srcs/sources_1/new/rec_fsm.v,1679251278,verilog,,C:/Users/Wiktor/Downloads/SR_projects/lab03_receive_fsm/lab03_receive_fsm.srcs/sources_1/new/write_char.v,,rec_fsm,,,,,,,,
C:/Users/Wiktor/Downloads/SR_projects/lab03_receive_fsm/lab03_receive_fsm.srcs/sources_1/new/testbench_receive.v,1679250802,verilog,,,,stimulate;testbench_receive,,,,,,,,
C:/Users/Wiktor/Downloads/SR_projects/lab03_receive_fsm/lab03_receive_fsm.srcs/sources_1/new/write_char.v,1679264060,verilog,,C:/Users/Wiktor/Downloads/SR_projects/lab03_receive_fsm/lab03_receive_fsm.srcs/sources_1/new/testbench_receive.v,,write_char,,,,,,,,
