<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: uvma_isacov_pkg::cg_itype(withChksum=3332249172)</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : uvma_isacov_pkg::cg_itype(withChksum=3332249172)</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a> | <a href="hvp.CVA6 Verification Master Plan.html" ><b>hvp</b></a></div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('uvma_isacov_pkg::cg_itype(withChksum=3332249172)')">uvma_isacov_pkg::cg_itype(withChksum=3332249172)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s9 cl rt"> 98.01</td>
<td class="s9 cl rt"> 98.01</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/8/riscv/nonsecure/cva6/verif/sim//../core-v-verif/lib/uvm_agents/uvma_isacov/cov/uvma_isacov_cov_model.sv')">/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/8/riscv/nonsecure/cva6/verif/sim//../core-v-verif/lib/uvm_agents/uvma_isacov/cov/uvma_isacov_cov_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>4 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp45.html#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg"  onclick="showContent('uvma_isacov_pkg.rv32i_jalr_cg')">uvma_isacov_pkg.rv32i_jalr_cg</a></td>
<td class="s9 cl rt"> 92.03</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp45.html#inst_tag_uvma_isacov_pkg.rv32i_andi_cg"  onclick="showContent('uvma_isacov_pkg.rv32i_andi_cg')">uvma_isacov_pkg.rv32i_andi_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp45.html#inst_tag_uvma_isacov_pkg.rv32i_ori_cg"  onclick="showContent('uvma_isacov_pkg.rv32i_ori_cg')">uvma_isacov_pkg.rv32i_ori_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp45.html#inst_tag_uvma_isacov_pkg.rv32i_xori_cg"  onclick="showContent('uvma_isacov_pkg.rv32i_xori_cg')">uvma_isacov_pkg.rv32i_xori_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div name='uvma_isacov_pkg.rv32i_jalr_cg'>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_isacov_pkg.rv32i_jalr_cg" >uvma_isacov_pkg.rv32i_jalr_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s9 cl rt"> 92.03</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_isacov_pkg.rv32i_jalr_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s9">
<td><a href="#var_tbl_uvma_isacov_pkg.rv32i_jalr_cg" >Variables</a></td>
<td class="rt">255</td>
<td class="rt">20</td>
<td class="rt">235</td>
<td class="rt">91.15 </td>
</tr><tr class="s10">
<td><a href="#crs_tbl_uvma_isacov_pkg.rv32i_jalr_cg" >Crosses</a></td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_isacov_pkg.rv32i_jalr_cg">Variables for Group Instance  uvma_isacov_pkg.rv32i_jalr_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1"  onclick="checkLink(this)" target="detailFrame">cp_rs1</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd"  onclick="checkLink(this)" target="detailFrame">cp_rd</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_rs1_hazard"  onclick="checkLink(this)" target="detailFrame">cp_rd_rs1_hazard</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1_value"  onclick="checkLink(this)" target="detailFrame">cp_rs1_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_immi_value"  onclick="checkLink(this)" target="detailFrame">cp_immi_value</a></td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s5">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_value"  onclick="checkLink(this)" target="detailFrame">cp_rd_value</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rs1_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_imm1_toggle"  onclick="checkLink(this)" target="detailFrame">cp_imm1_toggle</a></td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s7">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rd_toggle</a></td>
<td class="rt">64</td>
<td class="rt">19</td>
<td class="rt">45</td>
<td class="rt">70.31 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_isacov_pkg.rv32i_jalr_cg">Crosses for Group Instance  uvma_isacov_pkg.rv32i_jalr_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="wht">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cross_rd_rs1"  onclick="checkLink(this)" target="detailFrame">cross_rd_rs1</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
<td></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cross_rs1_immi_value"  onclick="checkLink(this)" target="detailFrame">cross_rs1_immi_value</a></td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32i_andi_cg'>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_isacov_pkg.rv32i_andi_cg" >uvma_isacov_pkg.rv32i_andi_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_isacov_pkg.rv32i_andi_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_isacov_pkg.rv32i_andi_cg" >Variables</a></td>
<td class="rt">255</td>
<td class="rt">0</td>
<td class="rt">255</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td><a href="#crs_tbl_uvma_isacov_pkg.rv32i_andi_cg" >Crosses</a></td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_isacov_pkg.rv32i_andi_cg">Variables for Group Instance  uvma_isacov_pkg.rv32i_andi_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1"  onclick="checkLink(this)" target="detailFrame">cp_rs1</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd"  onclick="checkLink(this)" target="detailFrame">cp_rd</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_rs1_hazard"  onclick="checkLink(this)" target="detailFrame">cp_rd_rs1_hazard</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1_value"  onclick="checkLink(this)" target="detailFrame">cp_rs1_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_immi_value"  onclick="checkLink(this)" target="detailFrame">cp_immi_value</a></td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_value"  onclick="checkLink(this)" target="detailFrame">cp_rd_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rs1_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_imm1_toggle"  onclick="checkLink(this)" target="detailFrame">cp_imm1_toggle</a></td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rd_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_isacov_pkg.rv32i_andi_cg">Crosses for Group Instance  uvma_isacov_pkg.rv32i_andi_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="wht">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cross_rd_rs1"  onclick="checkLink(this)" target="detailFrame">cross_rd_rs1</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
<td></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cross_rs1_immi_value"  onclick="checkLink(this)" target="detailFrame">cross_rs1_immi_value</a></td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32i_ori_cg'>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_isacov_pkg.rv32i_ori_cg" >uvma_isacov_pkg.rv32i_ori_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_isacov_pkg.rv32i_ori_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_isacov_pkg.rv32i_ori_cg" >Variables</a></td>
<td class="rt">255</td>
<td class="rt">0</td>
<td class="rt">255</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td><a href="#crs_tbl_uvma_isacov_pkg.rv32i_ori_cg" >Crosses</a></td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_isacov_pkg.rv32i_ori_cg">Variables for Group Instance  uvma_isacov_pkg.rv32i_ori_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1"  onclick="checkLink(this)" target="detailFrame">cp_rs1</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd"  onclick="checkLink(this)" target="detailFrame">cp_rd</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_rs1_hazard"  onclick="checkLink(this)" target="detailFrame">cp_rd_rs1_hazard</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1_value"  onclick="checkLink(this)" target="detailFrame">cp_rs1_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_immi_value"  onclick="checkLink(this)" target="detailFrame">cp_immi_value</a></td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_value"  onclick="checkLink(this)" target="detailFrame">cp_rd_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rs1_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_imm1_toggle"  onclick="checkLink(this)" target="detailFrame">cp_imm1_toggle</a></td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rd_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_isacov_pkg.rv32i_ori_cg">Crosses for Group Instance  uvma_isacov_pkg.rv32i_ori_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="wht">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cross_rd_rs1"  onclick="checkLink(this)" target="detailFrame">cross_rd_rs1</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
<td></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cross_rs1_immi_value"  onclick="checkLink(this)" target="detailFrame">cross_rs1_immi_value</a></td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32i_xori_cg'>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_isacov_pkg.rv32i_xori_cg" >uvma_isacov_pkg.rv32i_xori_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_isacov_pkg.rv32i_xori_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_isacov_pkg.rv32i_xori_cg" >Variables</a></td>
<td class="rt">255</td>
<td class="rt">0</td>
<td class="rt">255</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td><a href="#crs_tbl_uvma_isacov_pkg.rv32i_xori_cg" >Crosses</a></td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_isacov_pkg.rv32i_xori_cg">Variables for Group Instance  uvma_isacov_pkg.rv32i_xori_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1"  onclick="checkLink(this)" target="detailFrame">cp_rs1</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd"  onclick="checkLink(this)" target="detailFrame">cp_rd</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_rs1_hazard"  onclick="checkLink(this)" target="detailFrame">cp_rd_rs1_hazard</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1_value"  onclick="checkLink(this)" target="detailFrame">cp_rs1_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_immi_value"  onclick="checkLink(this)" target="detailFrame">cp_immi_value</a></td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_value"  onclick="checkLink(this)" target="detailFrame">cp_rd_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rs1_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_imm1_toggle"  onclick="checkLink(this)" target="detailFrame">cp_imm1_toggle</a></td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rd_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_isacov_pkg.rv32i_xori_cg">Crosses for Group Instance  uvma_isacov_pkg.rv32i_xori_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="wht">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cross_rd_rs1"  onclick="checkLink(this)" target="detailFrame">cross_rd_rs1</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
<td></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cross_rs1_immi_value"  onclick="checkLink(this)" target="detailFrame">cross_rs1_immi_value</a></td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='uvma_isacov_pkg.rv32i_jalr_cg'>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1">Summary for Variable cp_rs1</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">98</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">40</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">39</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">66</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">26</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">154</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">68</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">59</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">44</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">133</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">82</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">160</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">82</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">47</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">27</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">65</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">26</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">33</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">26</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">42</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">29</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">50</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">29</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">39</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">85</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">44</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">94</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">55</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">57</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">37</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">27</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">194</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">69</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">26</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">40</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">67</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">290</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">84</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">36</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">58</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">73</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">58</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">167</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">37</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">37</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">28</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">164</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">46</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">23</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">60</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">27</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">54</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">47</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">31</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_rs1_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_rs1_hazard">Summary for Variable cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">56</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">26</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">26</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">134</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">44</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">36</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">73</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">58</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">137</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">30</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">6</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">28</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">25</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">23</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">27</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">54</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">39</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">31</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1_value">Summary for Variable cp_rs1_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">6</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">1861</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_immi_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_immi_value">Summary for Variable cp_immi_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_immi_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_NON_ZERO</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NON_ZERO_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">1079</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_POSITIVE</td>
<td class="rt">368</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NEGATIVE</td>
<td class="rt">420</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>auto_ZERO</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1_toggle">Summary for Variable cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">1848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">679</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">996</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">917</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">782</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">894</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">977</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">875</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">1049</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">914</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">793</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">1031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">1064</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">1853</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">1853</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">1853</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">1853</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">1853</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">1853</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">1853</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">1853</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">1853</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">1849</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">1848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">1188</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">871</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">950</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">1085</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">973</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">890</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">992</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">818</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">953</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">1074</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">836</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">803</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_imm1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_imm1_toggle">Summary for Variable cp_imm1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_imm1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">455</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">415</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">383</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">397</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">344</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">362</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">424</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">361</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">389</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">354</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">1447</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">1447</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">1412</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">1452</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">1484</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">1470</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">1523</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">1505</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">1443</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">1506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">1478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">1513</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s7">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">19</td>
<td class="rt">45</td>
<td class="rt">70.31 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>BIT30_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT29_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT28_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT27_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT26_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT25_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT24_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT23_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT22_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT21_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT20_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT19_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT18_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT17_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT16_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT15_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT14_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT0_1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>BIT31_0</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">714</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">957</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">868</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">1038</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">948</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">892</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">846</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">873</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">801</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">1072</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">892</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">1854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">1153</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">910</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">999</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">829</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">919</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">975</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">1021</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">994</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">1066</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">795</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">975</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">1867</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cross_rd_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cross_rd_rs1">Summary for Cross cross_rd_rs1</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs1<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cross_rs1_immi_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cross_rs1_immi_value">Summary for Cross cross_rs1_immi_value</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rs1_value cp_immi_value<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cross_rs1_immi_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_immi_value</td><td>COUNT</td><td class="alfsrt">STATUS</td><th nowrap width=80></th></tr><tr class="wht">
<td>[auto_ZERO , auto_NON_ZERO]</td>
<td>[auto_NON_ZERO]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(2 bins)</td>
</tr><tr class="wht">
<td>[auto_POSITIVE , auto_NEGATIVE]</td>
<td>[auto_ZERO , auto_NON_ZERO , auto_POSITIVE , auto_NEGATIVE]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(8 bins)</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_immi_value</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_POSITIVE</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_NEGATIVE</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">1075</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_POSITIVE</td>
<td class="rt">367</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_NEGATIVE</td>
<td class="rt">419</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32i_andi_cg'>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1">Summary for Variable cp_rs1</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">679</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">614</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">619</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">671</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">610</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">573</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">641</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">578</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">585</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">561</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">627</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">597</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">573</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">644</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">681</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">576</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">603</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">590</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">602</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">563</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">609</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">570</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">600</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">595</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">630</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">638</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">614</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">637</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">711</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2217</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">596</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">572</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">598</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">680</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">570</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">760</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">578</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">566</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">599</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">624</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">585</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">532</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">679</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">638</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">609</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">566</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">713</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">612</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">611</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">579</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">587</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">548</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">644</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">572</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">600</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">730</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">613</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">592</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">657</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">647</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">589</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_rs1_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_rs1_hazard">Summary for Variable cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">1665</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">25</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">35</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">31</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">8</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">27</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">26</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">23</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">23</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">27</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">26</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1_value">Summary for Variable cp_rs1_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">7956</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">13307</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_immi_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_immi_value">Summary for Variable cp_immi_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_immi_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_NON_ZERO</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NON_ZERO_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_POSITIVE</td>
<td class="rt">10274</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NEGATIVE</td>
<td class="rt">10984</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">9956</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">11307</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1_toggle">Summary for Variable cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">6243</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3968</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">4015</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3993</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3870</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3858</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3821</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3879</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3832</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3968</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">4015</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3930</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">4008</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">4015</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3742</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">4177</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">5168</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">4931</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">5206</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">5142</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">5521</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">5581</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">4696</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">4238</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">5319</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">4639</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">4670</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">6298</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">6340</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">6220</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">5054</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">5551</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">15020</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">17295</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">17248</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">17270</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">17393</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">17405</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">17442</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">17384</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">17431</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">17295</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">17248</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">17333</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">17255</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">17248</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">17521</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">17086</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">16095</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">16332</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">16057</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">16121</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">15742</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">15682</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">16567</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">17025</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">15944</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">16624</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">16593</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">14965</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">14923</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">15043</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">16209</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">15712</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_imm1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_imm1_toggle">Summary for Variable cp_imm1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_imm1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">10984</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">10440</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">10634</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">10433</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">10832</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">10904</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">10657</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">10845</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">10735</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">10612</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">10600</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">10848</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">10279</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">10823</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">10629</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">10830</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">10431</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">10359</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">10606</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">10418</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">10528</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">10651</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">10663</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">10415</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">3257</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">2048</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">2105</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">2082</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">1991</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">1979</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">1949</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">2011</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">1958</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">2130</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">2192</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">2084</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">2141</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">2142</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">1893</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">2171</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">2770</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">2525</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">2731</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">2779</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">2832</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">2683</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">2362</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">2054</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">2742</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">2308</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">2281</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">3324</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">3254</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">3139</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">2511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">2831</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">18006</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">19215</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">19158</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">19181</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">19272</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">19284</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">19314</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">19252</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">19305</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">19133</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">19071</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">19179</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">19122</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">19121</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">19370</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">19092</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">18493</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">18738</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">18532</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">18484</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">18431</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">18580</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">18901</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">19209</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">18521</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">18955</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">18982</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">17939</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">18009</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">18124</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">18752</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">18432</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cross_rd_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cross_rd_rs1">Summary for Cross cross_rd_rs1</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs1<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cross_rs1_immi_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cross_rs1_immi_value">Summary for Cross cross_rs1_immi_value</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rs1_value cp_immi_value<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cross_rs1_immi_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_immi_value</td><td>COUNT</td><td class="alfsrt">STATUS</td><th nowrap width=80></th></tr><tr class="wht">
<td>[auto_ZERO , auto_NON_ZERO]</td>
<td>[auto_NON_ZERO]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(2 bins)</td>
</tr><tr class="wht">
<td>[auto_POSITIVE , auto_NEGATIVE]</td>
<td>[auto_ZERO , auto_NON_ZERO , auto_POSITIVE , auto_NEGATIVE]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(8 bins)</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_immi_value</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_POSITIVE</td>
<td class="rt">3919</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_NEGATIVE</td>
<td class="rt">4033</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_POSITIVE</td>
<td class="rt">6355</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_NEGATIVE</td>
<td class="rt">6951</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32i_ori_cg'>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1">Summary for Variable cp_rs1</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1942</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">617</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">650</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">577</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">673</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">629</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">689</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">635</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">665</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">673</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">683</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">655</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">618</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">674</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">592</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">753</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">698</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">649</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">622</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">695</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">660</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">731</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">739</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">727</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">687</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">723</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">664</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">720</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">654</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">627</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">667</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">618</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1939</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">661</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">627</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">650</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">667</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">625</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">660</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">672</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">608</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">699</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">698</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">703</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">675</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">634</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">696</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">659</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">644</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">630</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">630</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">669</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">686</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">659</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">759</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">672</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">637</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">684</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">642</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">716</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">689</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">653</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">677</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">686</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_rs1_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_rs1_hazard">Summary for Variable cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">1402</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">98</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">89</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">79</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">114</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">100</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">94</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">106</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">109</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">97</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">97</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">81</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">84</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">97</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">87</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">98</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">94</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">112</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">104</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">103</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">110</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">114</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">97</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">94</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">98</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">147</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">89</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">101</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">106</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">91</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1_value">Summary for Variable cp_rs1_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">7555</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">15051</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_immi_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_immi_value">Summary for Variable cp_immi_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_immi_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_NON_ZERO</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NON_ZERO_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">2345</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_POSITIVE</td>
<td class="rt">10276</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NEGATIVE</td>
<td class="rt">9985</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">22603</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1_toggle">Summary for Variable cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">8242</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3768</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3816</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3567</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3618</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3584</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3559</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3580</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3599</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">3625</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3623</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">3630</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">3646</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3596</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3770</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">4625</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">4655</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">5010</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">5734</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">6438</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">6186</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">5689</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">5013</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">5477</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">4823</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">5204</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">6358</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">6494</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">6372</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">4568</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">5338</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">14364</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">18752</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">18838</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">18790</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">19039</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">18988</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">19022</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">19047</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">19026</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">19007</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">18981</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">18983</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">18976</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">18960</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">19010</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">18836</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">17981</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">17951</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">17596</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">16872</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">16168</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">16420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">16917</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">17593</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">17129</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">17783</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">17402</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">16248</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">16112</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">16234</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">18038</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">17268</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_imm1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_imm1_toggle">Summary for Variable cp_imm1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_imm1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">9985</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">10169</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">9971</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">10285</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">10094</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">10085</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">9938</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">10105</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">10094</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">10159</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">10021</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">10258</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">12621</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">12437</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">12635</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">12321</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">12512</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">12521</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">12668</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12501</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">12512</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12447</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">12585</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">12348</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">15379</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">11991</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">11922</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">11960</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">11816</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">11867</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">11862</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">11836</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">11849</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">11893</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">11879</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">11897</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">11894</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">11904</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">11868</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">11953</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">12390</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">12384</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">12643</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">13538</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">13886</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">13697</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">13468</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">13188</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">13111</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">12810</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">12906</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">13540</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">13639</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">13597</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">12304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">12928</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">7227</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">10615</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">10684</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">10646</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">10790</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">10739</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">10744</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">10770</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">10757</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">10713</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">10727</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">10709</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">10712</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">10702</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">10738</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">10653</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">10216</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">10222</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">9963</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">9068</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">8720</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">8909</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">9138</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">9418</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">9495</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">9796</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">9700</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">9066</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">8967</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">9009</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">10302</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">9678</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cross_rd_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cross_rd_rs1">Summary for Cross cross_rd_rs1</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs1<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cross_rs1_immi_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cross_rs1_immi_value">Summary for Cross cross_rs1_immi_value</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rs1_value cp_immi_value<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cross_rs1_immi_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_immi_value</td><td>COUNT</td><td class="alfsrt">STATUS</td><th nowrap width=80></th></tr><tr class="wht">
<td>[auto_ZERO , auto_NON_ZERO]</td>
<td>[auto_NON_ZERO]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(2 bins)</td>
</tr><tr class="wht">
<td>[auto_POSITIVE , auto_NEGATIVE]</td>
<td>[auto_ZERO , auto_NON_ZERO , auto_POSITIVE , auto_NEGATIVE]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(8 bins)</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_immi_value</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_POSITIVE</td>
<td class="rt">3793</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_NEGATIVE</td>
<td class="rt">3759</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">2342</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_POSITIVE</td>
<td class="rt">6483</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_NEGATIVE</td>
<td class="rt">6226</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32i_xori_cg'>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1">Summary for Variable cp_rs1</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2136</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">576</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">539</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">604</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">618</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">626</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">591</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">603</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">652</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">589</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">573</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">554</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">587</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">552</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">593</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">614</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">565</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">614</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">600</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">553</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">570</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">723</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">596</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">607</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">539</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">667</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">613</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">601</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">599</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">595</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">575</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">590</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2324</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">614</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">553</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">715</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">597</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">572</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">626</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">632</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">587</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">573</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">575</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">657</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">610</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">545</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">634</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">549</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">534</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">558</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">542</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">618</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">579</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">566</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">620</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">583</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">579</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">625</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">546</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">569</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">604</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">563</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">615</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">550</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_rs1_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_rs1_hazard">Summary for Variable cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">1578</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">31</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">45</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">31</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">25</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">7</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">23</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1_value">Summary for Variable cp_rs1_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">7854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">12760</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_immi_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_immi_value">Summary for Variable cp_immi_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_immi_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_NON_ZERO</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NON_ZERO_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">8</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_POSITIVE</td>
<td class="rt">10378</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NEGATIVE</td>
<td class="rt">10228</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">7</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">20607</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1_toggle">Summary for Variable cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">6036</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3831</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3774</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3785</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3657</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3682</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3634</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3567</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3641</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3650</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">3663</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3653</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">3661</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">3709</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3621</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3829</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">4763</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">4596</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4901</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">4694</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">5121</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">5211</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">4705</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">4109</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">5147</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">4429</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">4613</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">5794</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">5990</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">5938</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">4690</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">5277</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">14578</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">16783</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">16840</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">16829</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">16957</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">16932</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">16980</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">17047</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">16973</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">16964</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">16951</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">16961</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">16953</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">16905</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">16993</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">16785</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">15851</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">16018</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">15713</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">15920</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">15493</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">15403</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">15909</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">16505</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">15467</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">16185</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">16001</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">14820</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">14624</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">14676</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">15924</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">15337</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_imm1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_imm1_toggle">Summary for Variable cp_imm1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_imm1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">10228</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">10218</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">10559</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">10572</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">10313</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">10039</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">10335</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">10456</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">10475</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">10286</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">10373</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">10107</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">10386</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">10396</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">10055</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">10042</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">10301</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">10575</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">10279</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">10158</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">10139</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">10328</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">10241</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">10507</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">10420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">10349</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">10300</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">10291</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">10307</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">10332</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">10306</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">10305</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">10305</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">10272</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">10319</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">10211</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">10265</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">10213</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">10267</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">10259</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">10243</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">10330</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">10355</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">10354</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">10289</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">10333</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">10470</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">10425</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">10274</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">10318</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">10354</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">10268</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">10377</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">10336</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">10193</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">10262</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">10194</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">10265</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">10314</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">10323</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">10307</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">10282</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">10308</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">10309</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">10309</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">10342</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">10295</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">10403</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">10349</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">10401</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">10347</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">10355</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">10371</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">10284</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">10259</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">10260</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">10325</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">10281</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">10144</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">10189</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">10340</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">10296</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">10260</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">10346</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">10237</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">10278</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">10421</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">10352</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cross_rd_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cross_rd_rs1">Summary for Cross cross_rd_rs1</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs1<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cross_rs1_immi_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cross_rs1_immi_value">Summary for Cross cross_rs1_immi_value</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rs1_value cp_immi_value<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cross_rs1_immi_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_immi_value</td><td>COUNT</td><td class="alfsrt">STATUS</td><th nowrap width=80></th></tr><tr class="wht">
<td>[auto_ZERO , auto_NON_ZERO]</td>
<td>[auto_NON_ZERO]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(2 bins)</td>
</tr><tr class="wht">
<td>[auto_POSITIVE , auto_NEGATIVE]</td>
<td>[auto_ZERO , auto_NON_ZERO , auto_POSITIVE , auto_NEGATIVE]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(8 bins)</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_immi_value</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_POSITIVE</td>
<td class="rt">4017</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_NEGATIVE</td>
<td class="rt">3833</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_POSITIVE</td>
<td class="rt">6361</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_NEGATIVE</td>
<td class="rt">6395</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="uvma_isacov_pkg.rv32i_andi_cg">
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1">Variable : cp_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_rs1_hazard">Variable : cp_rd_rs1_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1_value">Variable : cp_rs1_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_immi_value">Variable : cp_immi_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rs1_toggle">Variable : cp_rs1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_imm1_toggle">Variable : cp_imm1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cross_rd_rs1">Cross : cross_rd_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_andi_cg.cross_rs1_immi_value">Cross : cross_rs1_immi_value</a>    </li>
  </ul>
  <ul name="uvma_isacov_pkg.rv32i_jalr_cg">
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1">Variable : cp_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_rs1_hazard">Variable : cp_rd_rs1_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1_value">Variable : cp_rs1_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_immi_value">Variable : cp_immi_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rs1_toggle">Variable : cp_rs1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_imm1_toggle">Variable : cp_imm1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cross_rd_rs1">Cross : cross_rd_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_jalr_cg.cross_rs1_immi_value">Cross : cross_rs1_immi_value</a>    </li>
  </ul>
  <ul name="uvma_isacov_pkg.rv32i_ori_cg">
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1">Variable : cp_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_rs1_hazard">Variable : cp_rd_rs1_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1_value">Variable : cp_rs1_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_immi_value">Variable : cp_immi_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rs1_toggle">Variable : cp_rs1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_imm1_toggle">Variable : cp_imm1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cross_rd_rs1">Cross : cross_rd_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_ori_cg.cross_rs1_immi_value">Cross : cross_rs1_immi_value</a>    </li>
  </ul>
  <ul name="uvma_isacov_pkg.rv32i_xori_cg">
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1">Variable : cp_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_rs1_hazard">Variable : cp_rd_rs1_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1_value">Variable : cp_rs1_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_immi_value">Variable : cp_immi_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rs1_toggle">Variable : cp_rs1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_imm1_toggle">Variable : cp_imm1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cross_rd_rs1">Cross : cross_rd_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32i_xori_cg.cross_rs1_immi_value">Cross : cross_rs1_immi_value</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
