# configuration file for uwfdtool 
# General configuration
# Modules:
# VME01: 1(PMT), 2, 5-13, 35
# VME02: 36, 16-25
# VME03: 14, 15, 26-34
# VME04: 37-47, 3(VETO)
# Trigger & Inhibit:
# 1 - Main source - internal to everything
# 26, 36, 37 - local sources - FP to itself and BP
# All the rest: BP to itself and FP

#	this log configuration was intended for uwfdtool
Log:
{
	File = "";	// Log file name, stdout if empty
	Mask = 0x1F;	// Log mask: 1 - Fatal, 2 - Error, 4 - Warning, 8 - Info, 16 - Debug
};

#	configuration for data collection
Sink:
{
	Port = 41782;				// Data port 0xA336
	UDPPort = 41520;			// UDP port 0xA230
	UDPHost = "dserver.danss.local";
	MyName = "dserver.danss.local";		// The server host name
	SlaveList = "vme01.danss.local vme02.danss.local vme03.danss.local vme04.danss.local";	// Crate host names list
#	MyName = "pcb305.epecur.local";
#	SlaveList = "vme0.epecur.local";
	SlaveCMD = "cd bin;./uwfdtool -c general.conf";		// Command to start slave
	TriggerMaster = "0:1";			// Trigger master module and crate (index in slave list)
	LogTermCMD = "xterm -geometry 240x50+1500+0 -title DSINK_Log -e tail -f %s";	// start log view in a separate window. Argument - log file name
	XilinxFirmware = "main.bin";		// Xilinx firmware
	CheckDiskScript = "./checkdisk.sh";	// the script is called before new file in auto mode is written
	AutoName = "danss_data_%6.6d.data";	// auto file name format
	AutoTime = 1800;			// half an hour
	AutoSize = 10240;			// in MBytes (2^20 bytes)
	MaxEvent = 4096;			// event cache size
	LogFile = "dsink.log";			// dsink log file name
	ConfSavePattern="history/general_`date +%F_%H%M`.conf";	// Pattern to copy configuration when dsink reads it
	LogSavePattern="history/log_`date +%F_%H%M`.log";	// Pattern to rename the old log file before compression
};

# Active modules
ModuleList = [1,  2,  3,  5,  6,  7,  8,  9,  10, 11, 
              12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 
              22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
              32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 
              42, 43, 44, 45, 46, 47];


#default module configuration
Def:
{
	MasterClockMux = 0;	// master clock multiplexer setting 
	MasterTrigMux = 7;	// master trigger multiplexer setting 
	MasterInhMux = 7;	// master inhibit multiplexer setting
	MasterClockDiv = 0;	// Mater clock divider (0 - 1, 1 - 2, 2 - 4, 3 - 8)
	MasterClockErc = 0;	// Mater clock edge control (0 - fast, 1 - medium, 2 - slow)
	AuxTrigOut = 0;		// Enable pulse trigger + inhibit on the auxillary FP output pair
	TokenSync = 1;		// Enable type=5 records on tokens 0, 256, 512 and 768
	SlaveClockFile = "Si5338-125MHz.h";	// Si5338 .h configuration file
	DAC = 0x3FFF;		// DAC setting 
	TrigOrTime = 2;		// Number of clocks to OR trigger sources
	TrigBlkTime = 125;	// Number of clocks to block trigger production
	TrigUserWord = 0;	// 15-bit user word to be put to trigger block
	FifoBegin = 0;		// Main FIFO start address in 8k blocks
	FifoEnd = 0xF000;	// Main FIFO end address in 8k blocks
	IODelay = 29;		// ADC data delay setting, must be error free +-5 delay taps
	ZeroSupThreshold = 7;	// Threshold for zero suppression in master trigger
	SelfTrigThreshold = 7;	// Threshold for self trigger
	SelfTriggerPrescale = 50000;	// Self trigger prescale
	WinLen = 64;		// Waveform window length
	TrigWinBegin = 110;	// Master trigger window begin delay
	SelfWinBegin = 25;	// Self trigger window begin delay
	SumWinBegin = 45;	// Trigger sum window begin delay
	ZSWinBegin = 25;	// Zero suppression window begin (from TrigWinBegin)		
	ZSWinEnd = 45;		// Zero suppression window end (from TrigWinBegin)
	SumDelay = 23;		// Delay of this X sum to be summed with other 3 X's
	MainTrigMask = [0x8000, 0x8000, 0x8000, 0x8000];	// Mask channels from master trigger
	SelfTrigMask = [0x8000, 0x8000, 0x8000, 0x8000];	// Mask channels from self trigger
	TrigSumMask =  [0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF];	// Mask channels from trigger production sum
	InvertMask = [0, 0, 0, 0];	// Mask channels for invertion
	TrigHistMask = 0;
	MasterTrigThreshold = 1000;	// Threshold for master trigger production
	TrigCoef = [1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000];
};

# Main source (PMT)
Dev001:
{
	MasterTrigMux = 3;	// master trigger multiplexer setting 
	MasterInhMux = 3;	// master inhibit multiplexer setting
	TrigGenMask = 1;	// Mask of slave xilinxes participating in trigger generation
	ZeroSupThreshold = 10;	// Threshold for zero suppression in master trigger
	SelfTrigThreshold = 100;// Threshold for self trigger
	SelfTriggerPrescale = 30000;	// Self trigger prescale
	WinLen = 100;		// Waveform window length
	TrigWinBegin = 88;	// Master trigger window begin delay
	SelfWinBegin = 45;	// Self trigger window begin delay
	SumWinBegin = 65;	// Trigger sum window begin delay
	ZSWinBegin = 25;	// Zero suppression window begin (from TrigWinBegin)		
	ZSWinEnd = 45;		// Zero suppression window end (from TrigWinBegin)
	MainTrigMask = [0x8000, 0x0000, 0x0000, 0xFFF8];	// Mask channels from master trigger
	SelfTrigMask = [0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF];	// Mask channels from self trigger
	TrigSumMask =  [0x8000, 0x0000, 0x0000, 0xFFFC];	// Mask channels from trigger production sum
	TrigHistMask = 1;
//		Coefficients were calculated in integral units, so this is keV per unit.
//		Amplitude unit is ~ 10 integral units.
//	TrigCoef = [1.324, 1.145, 1.167, 1.374, 1.371, 1.289, 1.190, 1.120, 1.309, 1.236, 1.078, 1.134, 1.128, 1.490, 1.283, 1.000,
//		    1.150, 1.064, 1.475, 1.327, 1.209, 1.084, 1.107, 1.359, 1.716, 1.408, 1.260, 1.216, 1.182, 1.184, 1.125, 1.087,
//		    1.091, 1.196, 1.111, 1.228, 1.319, 1.281, 1.276, 1.168, 1.243, 1.377, 1.175, 1.242, 1.223, 1.182, 1.293, 1.304,
//		    0.980, 1.124, 1.091, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000];
//		Coefficients were calculated in amplitude units, so this is 10 keV per unit.
	TrigCoef = [0.925, 0.815, 0.829, 0.985, 0.904, 0.878, 0.866, 0.796, 0.928, 0.890, 0.762, 0.771, 0.803, 1.074, 0.884, 1.000,
		    0.803, 0.737, 1.033, 0.887, 0.860, 0.727, 0.760, 0.916, 1.193, 0.947, 0.861, 0.872, 0.812, 0.852, 0.785, 0.779,
		    0.815, 0.823, 0.852, 0.859, 0.967, 0.908, 0.893, 0.817, 0.919, 0.990, 0.803, 0.882, 0.819, 0.839, 0.898, 0.890,
		    0.708, 0.795, 0.773, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000];
//		For the normalization taken 1 unit is 0.02 MeV
	MasterTrigThreshold = 25;	// Threshold for master trigger production 25 ==> 0.5 MeV
};

# Local sources
Dev026:
{
	IODelay = 32;		// ADC data delay setting, must be error free +-5 delay taps
	MasterTrigMux = 5;	// master trigger multiplexer setting 
	MasterInhMux = 5;	// master inhibit multiplexer setting
	TrigWinBegin = 108;	// Master trigger window begin delay
};

Dev036:
{
	MasterTrigMux = 5;	// master trigger multiplexer setting 
	MasterInhMux = 5;	// master inhibit multiplexer setting
	TrigWinBegin = 108;	// Master trigger window begin delay
	MainTrigMask = [0x8000, 0x8400, 0x8000, 0x8000];	// Mask out channel 26
	SelfTrigMask = [0x8000, 0x8400, 0x8000, 0x8000];
};

Dev037:
{
	MasterTrigMux = 5;	// master trigger multiplexer setting 
	MasterInhMux = 5;	// master inhibit multiplexer setting
	TrigWinBegin = 108;	// Master trigger window begin delay
};

# Veto counters etc
Dev003:
{
	ZeroSupThreshold = 30;	// Threshold for zero suppression in master trigger
	SelfTrigThreshold = 30;	// Threshold for self trigger
	SelfTriggerPrescale = 500;	// Self trigger prescale
	WinLen = 100;		// Waveform window length
	TrigWinBegin = 100;	// Master trigger window begin delay
	SelfWinBegin = 45;	// Self trigger window begin delay
	SumWinBegin = 65;	// Trigger sum window begin delay
	ZSWinBegin = 25;	// Zero suppression window begin (from TrigWinBegin)		
	ZSWinEnd = 45;		// Zero suppression window end (from TrigWinBegin)
	MainTrigMask = [0x0000, 0x0000, 0xFF00, 0xFFFF];	// Mask channels from master trigger
	SelfTrigMask = [0x0000, 0x0000, 0xFF00, 0xFFFF];	// Mask channels from self trigger
	TrigSumMask =  [0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF];	// Mask channels from trigger production sum
};

#	Crate 1
Dev002:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
};

Dev005:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
};

Dev006:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
	MainTrigMask = [0x8000, 0x8000, 0x8001, 0x8000];	// Mask out channel 32
	SelfTrigMask = [0x8000, 0x8000, 0x8001, 0x8000];
};

Dev007:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
};

Dev008:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
};

Dev009:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
};

Dev010:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
};

Dev011:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
};

Dev012:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
	MainTrigMask = [0x8000, 0x8000, 0x8004, 0x8000];	// Mask out channel 34
	SelfTrigMask = [0x8000, 0x8000, 0x8004, 0x8000];
};

Dev013:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
};

Dev035:
{
	TrigWinBegin = 104;	// Master trigger window begin delay
};

Dev015:
{
	TrigWinBegin = 111;	// Master trigger window begin delay
	MainTrigMask = [0x8002, 0x8000, 0x8000, 0x8000];	// Mask out channel 1
	SelfTrigMask = [0x8002, 0x8000, 0x8000, 0x8000];
};

Dev027:
{
	IODelay = 30;		// ADC data delay setting, must be error free +-5 delay taps
};

Dev042:
{
	IODelay = 28;		// ADC data delay setting, must be error free +-5 delay taps
};

