<stg><name>accelerator_Pipeline_VITIS_LOOP_40_17</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_52"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %input_ref_0_63_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_63_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_63_load_1_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %input_ref_0_62_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_62_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_62_load_1_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %input_ref_0_61_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_61_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_61_load_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %input_ref_0_60_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_60_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_60_load_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %input_ref_0_59_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_59_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_59_load_1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %input_ref_0_58_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_58_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_58_load_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %input_ref_0_57_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_57_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_57_load_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %input_ref_0_56_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_56_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_56_load_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %input_ref_0_55_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_55_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_55_load_1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %input_ref_0_54_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_54_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_54_load_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %input_ref_0_53_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_53_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_53_load_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %input_ref_0_52_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_52_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_52_load_1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %input_ref_0_51_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_51_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_51_load_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %input_ref_0_50_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_50_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_50_load_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %input_ref_0_49_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_49_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_49_load_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %input_ref_0_48_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_48_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_48_load_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %input_ref_0_47_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_47_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_47_load_1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %input_ref_0_46_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_46_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_46_load_1_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %input_ref_0_45_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_45_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_45_load_1_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %input_ref_0_44_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_44_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_44_load_1_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %input_ref_0_43_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_43_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_43_load_1_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %input_ref_0_42_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_42_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_42_load_1_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %input_ref_0_41_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_41_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_41_load_1_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %input_ref_0_40_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_40_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_40_load_1_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %input_ref_0_39_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_39_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_39_load_1_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:26 %input_ref_0_38_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_38_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_38_load_1_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %input_ref_0_37_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_37_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_37_load_1_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:28 %input_ref_0_36_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_36_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_36_load_1_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:29 %input_ref_0_35_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_35_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_35_load_1_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:30 %input_ref_0_34_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_34_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_34_load_1_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %input_ref_0_33_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_33_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_33_load_1_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:32 %input_ref_0_32_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_32_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_32_load_1_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:33 %input_ref_0_31_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_31_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_31_load_1_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %input_ref_0_30_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_30_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_30_load_1_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:35 %input_ref_0_29_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_29_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_29_load_1_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:36 %input_ref_0_28_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_28_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_28_load_1_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:37 %input_ref_0_27_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_27_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_27_load_1_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %input_ref_0_26_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_26_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_26_load_1_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:39 %input_ref_0_25_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_25_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_25_load_1_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:40 %input_ref_0_24_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_24_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_24_load_1_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:41 %input_ref_0_23_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_23_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_23_load_1_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:42 %input_ref_0_22_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_22_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_22_load_1_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:43 %input_ref_0_21_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_21_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_21_load_1_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:44 %input_ref_0_20_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_20_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_20_load_1_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:45 %input_ref_0_19_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_19_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_19_load_1_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:46 %input_ref_0_18_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_18_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_18_load_1_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:47 %input_ref_0_17_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_17_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_17_load_1_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:48 %input_ref_0_16_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_16_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_16_load_1_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:49 %input_ref_0_15_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_15_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_15_load_1_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:50 %input_ref_0_14_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_14_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_14_load_1_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:51 %input_ref_0_13_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_13_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_13_load_1_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:52 %input_ref_0_12_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_12_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_12_load_1_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:53 %input_ref_0_11_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_11_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_11_load_1_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:54 %input_ref_0_10_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_10_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_10_load_1_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:55 %input_ref_0_9_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_9_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_9_load_1_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:56 %input_ref_0_8_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_8_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_8_load_1_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:57 %input_ref_0_7_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_7_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_7_load_1_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:58 %input_ref_0_6_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_6_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_6_load_1_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:59 %input_ref_0_5_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_5_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_5_load_1_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:60 %input_ref_0_4_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_4_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_4_load_1_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:61 %input_ref_0_3_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_3_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_3_load_1_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:62 %input_ref_0_2_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_2_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_2_load_1_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:63 %input_ref_0_1_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_1_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_1_load_1_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:64 %input_ref_0_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %input_ref_0_load_1

]]></Node>
<StgValue><ssdm name="input_ref_0_load_1_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:65 %store_ln55 = store i7 0, i7 %i_52

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:66 %br_ln0 = br void %VITIS_LOOP_41_2.i.i108

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.i108:0 %i = load i7 %i_52

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_41_2.i.i108:1 %icmp_ln40 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_41_2.i.i108:2 %i_38 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.i108:3 %br_ln40 = br i1 %icmp_ln40, void %VITIS_LOOP_41_2.i.i108.split, void %_Z9transposeILm64ELm1EESt5arrayIS0_IdXT_EEXT0_EERKS0_IS0_IdXT0_EEXT_EE.exit.i109.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:0 %zext_ln40 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:1 %trunc_ln40 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:2 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:3 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:4 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="6" op_2_bw="64" op_3_bw="6" op_4_bw="64" op_5_bw="6" op_6_bw="64" op_7_bw="6" op_8_bw="64" op_9_bw="6" op_10_bw="64" op_11_bw="6" op_12_bw="64" op_13_bw="6" op_14_bw="64" op_15_bw="6" op_16_bw="64" op_17_bw="6" op_18_bw="64" op_19_bw="6" op_20_bw="64" op_21_bw="6" op_22_bw="64" op_23_bw="6" op_24_bw="64" op_25_bw="6" op_26_bw="64" op_27_bw="6" op_28_bw="64" op_29_bw="6" op_30_bw="64" op_31_bw="6" op_32_bw="64" op_33_bw="6" op_34_bw="64" op_35_bw="6" op_36_bw="64" op_37_bw="6" op_38_bw="64" op_39_bw="6" op_40_bw="64" op_41_bw="6" op_42_bw="64" op_43_bw="6" op_44_bw="64" op_45_bw="6" op_46_bw="64" op_47_bw="6" op_48_bw="64" op_49_bw="6" op_50_bw="64" op_51_bw="6" op_52_bw="64" op_53_bw="6" op_54_bw="64" op_55_bw="6" op_56_bw="64" op_57_bw="6" op_58_bw="64" op_59_bw="6" op_60_bw="64" op_61_bw="6" op_62_bw="64" op_63_bw="6" op_64_bw="64" op_65_bw="6" op_66_bw="64" op_67_bw="6" op_68_bw="64" op_69_bw="6" op_70_bw="64" op_71_bw="6" op_72_bw="64" op_73_bw="6" op_74_bw="64" op_75_bw="6" op_76_bw="64" op_77_bw="6" op_78_bw="64" op_79_bw="6" op_80_bw="64" op_81_bw="6" op_82_bw="64" op_83_bw="6" op_84_bw="64" op_85_bw="6" op_86_bw="64" op_87_bw="6" op_88_bw="64" op_89_bw="6" op_90_bw="64" op_91_bw="6" op_92_bw="64" op_93_bw="6" op_94_bw="64" op_95_bw="6" op_96_bw="64" op_97_bw="6" op_98_bw="64" op_99_bw="6" op_100_bw="64" op_101_bw="6" op_102_bw="64" op_103_bw="6" op_104_bw="64" op_105_bw="6" op_106_bw="64" op_107_bw="6" op_108_bw="64" op_109_bw="6" op_110_bw="64" op_111_bw="6" op_112_bw="64" op_113_bw="6" op_114_bw="64" op_115_bw="6" op_116_bw="64" op_117_bw="6" op_118_bw="64" op_119_bw="6" op_120_bw="64" op_121_bw="6" op_122_bw="64" op_123_bw="6" op_124_bw="64" op_125_bw="6" op_126_bw="64" op_127_bw="6" op_128_bw="64" op_129_bw="64" op_130_bw="6">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:5 %tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.64double.double.i6, i6 0, i64 %input_ref_0_load_1_read, i6 1, i64 %input_ref_0_1_load_1_read, i6 2, i64 %input_ref_0_2_load_1_read, i6 3, i64 %input_ref_0_3_load_1_read, i6 4, i64 %input_ref_0_4_load_1_read, i6 5, i64 %input_ref_0_5_load_1_read, i6 6, i64 %input_ref_0_6_load_1_read, i6 7, i64 %input_ref_0_7_load_1_read, i6 8, i64 %input_ref_0_8_load_1_read, i6 9, i64 %input_ref_0_9_load_1_read, i6 10, i64 %input_ref_0_10_load_1_read, i6 11, i64 %input_ref_0_11_load_1_read, i6 12, i64 %input_ref_0_12_load_1_read, i6 13, i64 %input_ref_0_13_load_1_read, i6 14, i64 %input_ref_0_14_load_1_read, i6 15, i64 %input_ref_0_15_load_1_read, i6 16, i64 %input_ref_0_16_load_1_read, i6 17, i64 %input_ref_0_17_load_1_read, i6 18, i64 %input_ref_0_18_load_1_read, i6 19, i64 %input_ref_0_19_load_1_read, i6 20, i64 %input_ref_0_20_load_1_read, i6 21, i64 %input_ref_0_21_load_1_read, i6 22, i64 %input_ref_0_22_load_1_read, i6 23, i64 %input_ref_0_23_load_1_read, i6 24, i64 %input_ref_0_24_load_1_read, i6 25, i64 %input_ref_0_25_load_1_read, i6 26, i64 %input_ref_0_26_load_1_read, i6 27, i64 %input_ref_0_27_load_1_read, i6 28, i64 %input_ref_0_28_load_1_read, i6 29, i64 %input_ref_0_29_load_1_read, i6 30, i64 %input_ref_0_30_load_1_read, i6 31, i64 %input_ref_0_31_load_1_read, i6 32, i64 %input_ref_0_32_load_1_read, i6 33, i64 %input_ref_0_33_load_1_read, i6 34, i64 %input_ref_0_34_load_1_read, i6 35, i64 %input_ref_0_35_load_1_read, i6 36, i64 %input_ref_0_36_load_1_read, i6 37, i64 %input_ref_0_37_load_1_read, i6 38, i64 %input_ref_0_38_load_1_read, i6 39, i64 %input_ref_0_39_load_1_read, i6 40, i64 %input_ref_0_40_load_1_read, i6 41, i64 %input_ref_0_41_load_1_read, i6 42, i64 %input_ref_0_42_load_1_read, i6 43, i64 %input_ref_0_43_load_1_read, i6 44, i64 %input_ref_0_44_load_1_read, i6 45, i64 %input_ref_0_45_load_1_read, i6 46, i64 %input_ref_0_46_load_1_read, i6 47, i64 %input_ref_0_47_load_1_read, i6 48, i64 %input_ref_0_48_load_1_read, i6 49, i64 %input_ref_0_49_load_1_read, i6 50, i64 %input_ref_0_50_load_1_read, i6 51, i64 %input_ref_0_51_load_1_read, i6 52, i64 %input_ref_0_52_load_1_read, i6 53, i64 %input_ref_0_53_load_1_read, i6 54, i64 %input_ref_0_54_load_1_read, i6 55, i64 %input_ref_0_55_load_1_read, i6 56, i64 %input_ref_0_56_load_1_read, i6 57, i64 %input_ref_0_57_load_1_read, i6 58, i64 %input_ref_0_58_load_1_read, i6 59, i64 %input_ref_0_59_load_1_read, i6 60, i64 %input_ref_0_60_load_1_read, i6 61, i64 %input_ref_0_61_load_1_read, i6 62, i64 %input_ref_0_62_load_1_read, i6 63, i64 %input_ref_0_63_load_1_read, i64 <undef>, i6 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:6 %input_T_0_addr = getelementptr i64 %input_T_0, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="input_T_0_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:7 %store_ln42 = store i64 %tmp_s, i6 %input_T_0_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:8 %store_ln55 = store i7 %i_38, i7 %i_52

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.i108.split:9 %br_ln40 = br void %VITIS_LOOP_41_2.i.i108

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0">
<![CDATA[
_Z9transposeILm64ELm1EESt5arrayIS0_IdXT_EEXT0_EERKS0_IS0_IdXT0_EEXT_EE.exit.i109.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
