git clone --depth 1 --no-tags https://github.com/Ragenot/RISCV-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724280759
git clone --depth 1 --no-tags https://github.com/AryaTripathi/CryptoProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724925222
git clone --depth 1 --no-tags https://github.com/alejandrasot23/anarquia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723954626
git clone --depth 1 --no-tags https://github.com/justinliu1118/enigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725042910
git clone --depth 1 --no-tags https://github.com/MilkMilk233/MIPS-integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725081800
git clone --depth 1 --no-tags https://github.com/dgravier/Bebedero-para-mascotas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725579150
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/ESDC-23-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725761096
git clone --depth 1 --no-tags https://github.com/SebastianGrillo/Proyecto-Electr-nica-Digital-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725364476
git clone --depth 1 --no-tags https://github.com/rpreciga/ProyectoDigital1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725311385
git clone --depth 1 --no-tags https://github.com/Nancy0192/VGA-DISPLAY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725560689
git clone --depth 1 --no-tags https://github.com/V-Pranathi/FPGA_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725679062
git clone --depth 1 --no-tags https://github.com/priyankahembram/8bit-microcontroller-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726356143
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/Conv_Accel_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727153697
git clone --depth 1 --no-tags https://github.com/PlutoPuppy/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727319453
git clone --depth 1 --no-tags https://github.com/WilliamJWen/JumpingPony.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727349767
git clone --depth 1 --no-tags https://github.com/urielcho/OQPSK_A_GFMPW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727809919
git clone --depth 1 --no-tags https://github.com/reaahuja/ECE241_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727851835
git clone --depth 1 --no-tags https://github.com/meilleur04/verilog-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727965485
git clone --depth 1 --no-tags https://github.com/DanielBarrios2190/OpenLane_in_Actions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725766385
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/SASEBO-GIII-CLKDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727983785
git clone --depth 1 --no-tags https://github.com/cigtry/code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729393084
git clone --depth 1 --no-tags https://github.com/Sibonji/sha-256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729139555
git clone --depth 1 --no-tags https://github.com/addp4/ppu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729436101
git clone --depth 1 --no-tags https://github.com/Myplestory/32bitALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728852721
git clone --depth 1 --no-tags https://github.com/LKirila/UA-ECE480.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729892149
git clone --depth 1 --no-tags https://github.com/ConstantineWang/2048_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724304562
git clone --depth 1 --no-tags https://github.com/GayatriVemuri/ECE540_FinalProject_Car_Racing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727561021
git clone --depth 1 --no-tags https://github.com/Mond45/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729934420
git clone --depth 1 --no-tags https://github.com/wallento/gfmpw-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730261452
git clone --depth 1 --no-tags https://github.com/TGWil/reconfinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730957229
git clone --depth 1 --no-tags https://github.com/ngocrc3108/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731016348
git clone --depth 1 --no-tags https://github.com/rs545837/UnUltimate-Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728432692
git clone --depth 1 --no-tags https://github.com/jaydonalexis/RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731514114
git clone --depth 1 --no-tags https://github.com/gonzafernan/cese-mys-zynq7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731088310
git clone --depth 1 --no-tags https://github.com/AhmedBaraka50/ASIC-implementation-of-8-bit-UART-communication-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731128490
git clone --depth 1 --no-tags https://github.com/bogimaneeshkumar/interiit-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727655926
git clone --depth 1 --no-tags https://github.com/PolianaTome/projsensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731747407
git clone --depth 1 --no-tags https://github.com/proppy/xls-openmpw-tapeouts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728554992
git clone --depth 1 --no-tags https://github.com/keisuke0821/el_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729749820
git clone --depth 1 --no-tags https://github.com/SamanMohseni/FCDNNAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731937167
git clone --depth 1 --no-tags https://github.com/Gmann620/ECE_287_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726298120
git clone --depth 1 --no-tags https://github.com/feltsja/ECE287-Simon-Says.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730483803
git clone --depth 1 --no-tags https://github.com/hmcdougall/missile-command.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728247422
git clone --depth 1 --no-tags https://github.com/Tincan0325/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730130264
git clone --depth 1 --no-tags https://github.com/omarkashif/RISC-V-Implementation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732511912
git clone --depth 1 --no-tags https://github.com/hibx/FROGGER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732358297
git clone --depth 1 --no-tags https://github.com/sokungz01/nguchock-projai-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728838603
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729469501
git clone --depth 1 --no-tags https://github.com/Cerulime/SUSTech_CS211_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726809148
git clone --depth 1 --no-tags https://github.com/0xkerem/digital_design_of_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732369542
git clone --depth 1 --no-tags https://github.com/ALanStewart47/Altera_EP4CE10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732350509
git clone --depth 1 --no-tags https://github.com/RMalone8/EC311_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727758260
git clone --depth 1 --no-tags https://github.com/24x7fpga/iVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724308123
git clone --depth 1 --no-tags https://github.com/GorakhiyaDrashti/RTL_Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726146549
git clone --depth 1 --no-tags https://github.com/KOMOSYS/npu_iplib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732236628
git clone --depth 1 --no-tags https://github.com/takemyt1me/ATM_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724467187
git clone --depth 1 --no-tags https://github.com/hebut-ai-lab/DC_Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723963962
git clone --depth 1 --no-tags https://github.com/ThorKn/vga_pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724280312
git clone --depth 1 --no-tags https://github.com/pavanseetha/32bitcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725023489
git clone --depth 1 --no-tags https://github.com/jjv224/ECE128-Lab11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724790163
git clone --depth 1 --no-tags https://github.com/WillArnold1/ECE-123-Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725402635
git clone --depth 1 --no-tags https://github.com/VinitJagwale/Internship_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725456555
git clone --depth 1 --no-tags https://github.com/anhnt060901/caravel_gf180mcuD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726311212
git clone --depth 1 --no-tags https://github.com/aemove/work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723969060
git clone --depth 1 --no-tags https://github.com/AIcling/FPGA-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726803080
git clone --depth 1 --no-tags https://github.com/Pruthvi-Parate/RISCV_Social_Distance_Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727164401
git clone --depth 1 --no-tags https://github.com/adityasoni9998/KGP_RISC_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726877029
git clone --depth 1 --no-tags https://github.com/suitehome/baseball_game_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724996178
git clone --depth 1 --no-tags https://github.com/rajib216/Direct-Mapped-Cache-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727088878
git clone --depth 1 --no-tags https://github.com/Shahabaz-gaucho/MOD5_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727260422
git clone --depth 1 --no-tags https://github.com/Savcab/EE354.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727488302
git clone --depth 1 --no-tags https://github.com/Zhan925/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724827771
git clone --depth 1 --no-tags https://github.com/ZAking62/USTC-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727805972
git clone --depth 1 --no-tags https://github.com/gene5487/2023-Fall-NTU-Soc-Design-Laboratory-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728201042
git clone --depth 1 --no-tags https://github.com/DvarfInkviz/GoST_Krypt_2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725503175
git clone --depth 1 --no-tags https://github.com/Sessiom/DigitalSystemDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728515878
git clone --depth 1 --no-tags https://github.com/AliMaher15/Up-Down-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730895468
git clone --depth 1 --no-tags https://github.com/d0w/logic-design-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725228983
git clone --depth 1 --no-tags https://github.com/kellthom/EC551Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724395330
git clone --depth 1 --no-tags https://github.com/mwae-bu/EC311-XYZ-Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727349261
git clone --depth 1 --no-tags https://github.com/Chaitanya-Meshram/32-bit_Micro-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731640687
git clone --depth 1 --no-tags https://github.com/LucasCurtyRM/TpISL_Loteria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731601876
git clone --depth 1 --no-tags https://github.com/mnslaboratory/bldc_esc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730249269
git clone --depth 1 --no-tags https://github.com/Aniket-Bodele/ISFFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731623518
git clone --depth 1 --no-tags https://github.com/Biabia-o/UART_RS232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728685197
git clone --depth 1 --no-tags https://github.com/BBBSnowball/74xx-bak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729304967
git clone --depth 1 --no-tags https://github.com/Abhishake567/Verilog-Implementation-of-AES-256-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729435638
git clone --depth 1 --no-tags https://github.com/mahmoudnour2/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728922030
git clone --depth 1 --no-tags https://github.com/felipe-canever-fernandes/water_dispenser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726549941
git clone --depth 1 --no-tags https://github.com/AtaraxiaZ/ethernet-book.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728148976
git clone --depth 1 --no-tags https://github.com/DavidVentura/console-mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726514608
git clone --depth 1 --no-tags https://github.com/rohangowdamr/single_port_synchronous_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726084311
git clone --depth 1 --no-tags https://github.com/8BitRobot/bomb-lab-but-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726287242
git clone --depth 1 --no-tags https://github.com/ChengruiZhou/introduction-to-fpga-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729570539
git clone --depth 1 --no-tags https://github.com/LynchrocketCourseLearning/2022Spring-CS202-Computer_Oganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729688619
