//Copyright (C)2014-2021 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: C:\Projects\hdl\gowin\probe\dumper BRAM\impl\gwsynthesis\probe.vg
  <Physical Constraints File>: C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.cst
  <Timing Constraints File>: ---
  <PnR Version>: V1.9.8.01
  <Part Number>: GW1N-LV1QN48C6/I5
  <Device>: GW1N-1
  <Created Time>:Mon Dec 19 23:10:51 2022


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.013s, Elapsed time = 0h 0m 0.012s
    Placement Phase 1: CPU time = 0h 0m 0.027s, Elapsed time = 0h 0m 0.034s
    Placement Phase 2: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.007s
    Placement Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
    Total Placement: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Routing Phase 1: CPU time = 0h 0m 0.022s, Elapsed time = 0h 0m 0.017s
    Routing Phase 2: CPU time = 0h 0m 0.079s, Elapsed time = 0h 0m 0.08s
    Total Routing: CPU time = 0h 0m 0.101s, Elapsed time = 0h 0m 0.097s
 Generate output files:
    CPU time = 0h 0m 0.454s, Elapsed time = 0h 0m 0.452s

 Total Time and Memory Usage: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 98MB


3. Resource Usage Summary

  ----------------------------------------------------------
  Resources                   | Usage
  ----------------------------------------------------------
  Logic                       | 133/1152  11%
    --LUT,ALU,ROM16           | 133(88 LUT, 45 ALU, 0 ROM16)
    --SSRAM(RAM16)            | 0
  Register                    | 87/945  9%
    --Logic Register as Latch | 0/864  0%
    --Logic Register as FF    | 86/864  9%
    --I/O Register as Latch   | 0/81  0%
    --I/O Register as FF      | 1/81  1%
  CLS                         | 79/576  13%
  I/O Port                    | 6
  I/O Buf                     | 6
    --Input Buf               | 2
    --Output Buf              | 4
    --Inout Buf               | 0
  IOLOGIC                     | 0%
  BSRAM                       | 25%
    --DPB                     | 1
  PLL                         | 0/1  0%
  DCS                         | 0/4  0%
  DQCE                        | 0/12  0%
  OSC                         | 0/1  0%
  User Flash                  | 0/1  0%
  CLKDIV                      | 0/2  0%
  DLLDLY                      | 0/2  0%
  DHCEN                       | 0/4  0%
  ==========================================================



4. I/O Bank Usage Summary

  -----------------------
  I/O Bank  | Usage       
  -----------------------
  bank 0   | 1/11(9%)    
  bank 1   | 1/9(11%)    
  bank 2   | 4/12(33%)   
  bank 3   | 0/9(0%)     
  =======================


5. Global Clock Usage Summary

  -------------------------------
  Global Clock  | Usage       
  -------------------------------
  PRIMARY       | 3/8(37%)
  SECONDARY     | 1/8(12%)
  GCLK_PIN      | 1/4(25%)
  PLL           | 0/1(0%)
  CLKDIV        | 0/2(0%)
  DLLDLY        | 0/2(0%)
  ===============================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  clk_24MHz_d    | PRIMARY        |  LEFT RIGHT
  clk_min        | PRIMARY        |  LEFT RIGHT
  sendbyte       | PRIMARY        |  LEFT RIGHT
  B_button_d     | SECONDARY      |  -
  ===========================================


7. Pinout by Port Name

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name  | Diff Pair | Loc./Bank | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | BankVccio 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B_button   |           | 14/2      | Y          | in    | IOB3[B]  | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3       
clk_24MHz  |           | 35/1      | Y          | in    | IOR5[A]  | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2       
ledG       |           | 16/2      | Y          | out   | IOB7[A]  | LVTTL33    | 8     | NONE      | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
ledR       |           | 18/2      | Y          | out   | IOB10[B] | LVTTL33    | 8     | NONE      | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
ledB       |           | 17/2      | Y          | out   | IOB10[A] | LVTTL33    | 8     | NONE      | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
TXpin      |           | 38/0      | Y          | out   | IOT17[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
==================================================================================================================================================================================================================




8. All Package Pins

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal     | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | Bank Vccio
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
48/0     | -          | in    | IOT2[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
47/0     | -          | in    | IOT3[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
46/0     | -          | in    | IOT5[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
45/0     | -          | in    | IOT7[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
44/0     | -          | in    | IOT7[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
43/0     | -          | in    | IOT10[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
42/0     | -          | in    | IOT10[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
41/0     | -          | in    | IOT14[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
40/0     | -          | in    | IOT14[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
39/0     | -          | in    | IOT17[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
38/0     | TXpin      | out   | IOT17[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
13/2     | -          | in    | IOB3[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
14/2     | B_button   | in    | IOB3[B]  | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
15/2     | -          | in    | IOB6[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
16/2     | ledG       | out   | IOB7[A]  | LVTTL33  | 8     | NONE      | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
17/2     | ledB       | out   | IOB10[A] | LVTTL33  | 8     | NONE      | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
18/2     | ledR       | out   | IOB10[B] | LVTTL33  | 8     | NONE      | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
19/2     | -          | in    | IOB11[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
20/2     | -          | in    | IOB11[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
21/2     | -          | in    | IOB14[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
22/2     | -          | in    | IOB14[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
23/2     | -          | in    | IOB16[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
24/2     | -          | in    | IOB16[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3/3      | -          | in    | IOL6[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
4/3      | -          | in    | IOL6[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
5/3      | -          | in    | IOL6[C]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
6/3      | -          | in    | IOL6[D]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
7/3      | -          | out   | IOL6[E]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | -    
8/3      | -          | in    | IOL6[F]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
9/3      | -          | in    | IOL6[G]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
10/3     | -          | in    | IOL7[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
11/3     | -          | in    | IOL7[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
35/1     | clk_24MHz  | in    | IOR5[A]  | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2  
34/1     | -          | in    | IOR6[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
33/1     | -          | in    | IOR6[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
32/1     | -          | in    | IOR6[C]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
31/1     | -          | in    | IOR6[D]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
30/1     | -          | in    | IOR6[F]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
29/1     | -          | in    | IOR6[G]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
28/1     | -          | in    | IOR6[H]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
27/1     | -          | in    | IOR7[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
=======================================================================================================================================================================================


