|CPU_WITH_MEMORY
read_command <= CPU:inst2.read_command
clk => CPU:inst2.clk
clk => inst6.IN0
int => CPU:inst2.int
command_data_bus[0] <= ROM:inst.q[0]
command_data_bus[1] <= ROM:inst.q[1]
command_data_bus[2] <= ROM:inst.q[2]
command_data_bus[3] <= ROM:inst.q[3]
command_data_bus[4] <= ROM:inst.q[4]
command_data_bus[5] <= ROM:inst.q[5]
command_data_bus[6] <= ROM:inst.q[6]
command_data_bus[7] <= ROM:inst.q[7]
command_data_bus[8] <= ROM:inst.q[8]
command_data_bus[9] <= ROM:inst.q[9]
command_data_bus[10] <= ROM:inst.q[10]
command_data_bus[11] <= ROM:inst.q[11]
command_data_bus[12] <= ROM:inst.q[12]
command_data_bus[13] <= ROM:inst.q[13]
command_data_bus[14] <= ROM:inst.q[14]
command_data_bus[15] <= ROM:inst.q[15]
is_read_data_out_test <= is_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_inclock_out_test <= ram_inclock.DB_MAX_OUTPUT_PORT_TYPE
is_write_data_out_test <= is_write_data.DB_MAX_OUTPUT_PORT_TYPE
ram_outenab_out_test <= ram_outenab.DB_MAX_OUTPUT_PORT_TYPE
ram_we_out_test <= ram_we.DB_MAX_OUTPUT_PORT_TYPE
ram_outclock_out_test <= ram_outclock.DB_MAX_OUTPUT_PORT_TYPE
fce <= CPU:inst2.fce
incs_sload <= CPU:inst2.incs_sload
incs_clock <= CPU:inst2.incs_clock
incs_clock_enable <= CPU:inst2.incs_clock_enable
INCS <= CPU:inst2.INCS
alu_result[0] <= CPU:inst2.alu_result[0]
alu_result[1] <= CPU:inst2.alu_result[1]
alu_result[2] <= CPU:inst2.alu_result[2]
alu_result[3] <= CPU:inst2.alu_result[3]
alu_result[4] <= CPU:inst2.alu_result[4]
alu_result[5] <= CPU:inst2.alu_result[5]
alu_result[6] <= CPU:inst2.alu_result[6]
alu_result[7] <= CPU:inst2.alu_result[7]
alu_result[8] <= CPU:inst2.alu_result[8]
alu_result[9] <= CPU:inst2.alu_result[9]
alu_result[10] <= CPU:inst2.alu_result[10]
alu_result[11] <= CPU:inst2.alu_result[11]
alu_result[12] <= CPU:inst2.alu_result[12]
alu_result[13] <= CPU:inst2.alu_result[13]
alu_result[14] <= CPU:inst2.alu_result[14]
alu_result[15] <= CPU:inst2.alu_result[15]
data_address_bus_out_test[0] <= data_address_bus[0].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[1] <= data_address_bus[1].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[2] <= data_address_bus[2].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[3] <= data_address_bus[3].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[4] <= data_address_bus[4].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[5] <= data_address_bus[5].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[6] <= data_address_bus[6].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[7] <= data_address_bus[7].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[8] <= data_address_bus[8].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[9] <= data_address_bus[9].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[10] <= data_address_bus[10].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[11] <= data_address_bus[11].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[12] <= data_address_bus[12].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[13] <= data_address_bus[13].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[14] <= data_address_bus[14].DB_MAX_OUTPUT_PORT_TYPE
data_address_bus_out_test[15] <= data_address_bus[15].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[0] <= data_bus_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[1] <= data_bus_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[2] <= data_bus_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[3] <= data_bus_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[4] <= data_bus_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[5] <= data_bus_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[6] <= data_bus_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[7] <= data_bus_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[8] <= data_bus_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[9] <= data_bus_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[10] <= data_bus_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[11] <= data_bus_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[12] <= data_bus_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[13] <= data_bus_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[14] <= data_bus_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_bus_in_test[15] <= data_bus_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[0] <= data_bus_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[1] <= data_bus_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[2] <= data_bus_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[3] <= data_bus_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[4] <= data_bus_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[5] <= data_bus_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[6] <= data_bus_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[7] <= data_bus_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[8] <= data_bus_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[9] <= data_bus_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[10] <= data_bus_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[11] <= data_bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[12] <= data_bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[13] <= data_bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[14] <= data_bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out_bus_test[15] <= data_bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
flag[0] <= CPU:inst2.flag[0]
flag[1] <= CPU:inst2.flag[1]
flag[2] <= CPU:inst2.flag[2]
ip[0] <= command_address_bus[0].DB_MAX_OUTPUT_PORT_TYPE
ip[1] <= command_address_bus[1].DB_MAX_OUTPUT_PORT_TYPE
ip[2] <= command_address_bus[2].DB_MAX_OUTPUT_PORT_TYPE
ip[3] <= command_address_bus[3].DB_MAX_OUTPUT_PORT_TYPE
ip[4] <= command_address_bus[4].DB_MAX_OUTPUT_PORT_TYPE
ip[5] <= command_address_bus[5].DB_MAX_OUTPUT_PORT_TYPE
ip[6] <= command_address_bus[6].DB_MAX_OUTPUT_PORT_TYPE
ip[7] <= command_address_bus[7].DB_MAX_OUTPUT_PORT_TYPE
ip[8] <= command_address_bus[8].DB_MAX_OUTPUT_PORT_TYPE
ip[9] <= command_address_bus[9].DB_MAX_OUTPUT_PORT_TYPE
ip[10] <= command_address_bus[10].DB_MAX_OUTPUT_PORT_TYPE
ip[11] <= command_address_bus[11].DB_MAX_OUTPUT_PORT_TYPE
is_read_data_test => ~NO_FANOUT~
inclock_test => ~NO_FANOUT~
outclock_test => ~NO_FANOUT~
we_test => ~NO_FANOUT~
outenab_test => ~NO_FANOUT~
is_write_data_test => ~NO_FANOUT~
data_address_bus_test[0] => ~NO_FANOUT~
data_address_bus_test[1] => ~NO_FANOUT~
data_address_bus_test[2] => ~NO_FANOUT~
data_address_bus_test[3] => ~NO_FANOUT~
data_address_bus_test[4] => ~NO_FANOUT~
data_address_bus_test[5] => ~NO_FANOUT~
data_address_bus_test[6] => ~NO_FANOUT~
data_address_bus_test[7] => ~NO_FANOUT~
data_address_bus_test[8] => ~NO_FANOUT~
data_address_bus_test[9] => ~NO_FANOUT~
data_address_bus_test[10] => ~NO_FANOUT~
data_address_bus_test[11] => ~NO_FANOUT~
data_address_bus_test[12] => ~NO_FANOUT~
data_address_bus_test[13] => ~NO_FANOUT~
data_address_bus_test[14] => ~NO_FANOUT~
data_address_bus_test[15] => ~NO_FANOUT~
data_bus_out_test[0] => ~NO_FANOUT~
data_bus_out_test[1] => ~NO_FANOUT~
data_bus_out_test[2] => ~NO_FANOUT~
data_bus_out_test[3] => ~NO_FANOUT~
data_bus_out_test[4] => ~NO_FANOUT~
data_bus_out_test[5] => ~NO_FANOUT~
data_bus_out_test[6] => ~NO_FANOUT~
data_bus_out_test[7] => ~NO_FANOUT~
data_bus_out_test[8] => ~NO_FANOUT~
data_bus_out_test[9] => ~NO_FANOUT~
data_bus_out_test[10] => ~NO_FANOUT~
data_bus_out_test[11] => ~NO_FANOUT~
data_bus_out_test[12] => ~NO_FANOUT~
data_bus_out_test[13] => ~NO_FANOUT~
data_bus_out_test[14] => ~NO_FANOUT~
data_bus_out_test[15] => ~NO_FANOUT~


|CPU_WITH_MEMORY|CPU:inst2
is_read_data <= CONTROL_DEVICE:inst.is_read_data
clk => CONTROL_DEVICE:inst.clk
clk => ALU:inst18.clk
clk => GENERAL_REGISTERS:inst1.clk
int => CONTROL_DEVICE:inst.int
command_data_bus[0] => CONTROL_DEVICE:inst.command_data_bus[0]
command_data_bus[1] => CONTROL_DEVICE:inst.command_data_bus[1]
command_data_bus[2] => CONTROL_DEVICE:inst.command_data_bus[2]
command_data_bus[3] => CONTROL_DEVICE:inst.command_data_bus[3]
command_data_bus[4] => CONTROL_DEVICE:inst.command_data_bus[4]
command_data_bus[5] => CONTROL_DEVICE:inst.command_data_bus[5]
command_data_bus[6] => CONTROL_DEVICE:inst.command_data_bus[6]
command_data_bus[7] => CONTROL_DEVICE:inst.command_data_bus[7]
command_data_bus[8] => CONTROL_DEVICE:inst.command_data_bus[8]
command_data_bus[9] => CONTROL_DEVICE:inst.command_data_bus[9]
command_data_bus[10] => CONTROL_DEVICE:inst.command_data_bus[10]
command_data_bus[11] => CONTROL_DEVICE:inst.command_data_bus[11]
command_data_bus[12] => CONTROL_DEVICE:inst.command_data_bus[12]
command_data_bus[13] => CONTROL_DEVICE:inst.command_data_bus[13]
command_data_bus[14] => CONTROL_DEVICE:inst.command_data_bus[14]
command_data_bus[15] => CONTROL_DEVICE:inst.command_data_bus[15]
alu_result[0] <= alu_result~15.DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= alu_result~14.DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= alu_result~13.DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= alu_result~12.DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= alu_result~11.DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= alu_result~10.DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= alu_result~9.DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= alu_result~8.DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= alu_result~7.DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= alu_result~6.DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= alu_result~5.DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= alu_result~4.DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= alu_result~3.DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= alu_result~2.DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= alu_result~1.DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= alu_result~0.DB_MAX_OUTPUT_PORT_TYPE
incs_sload <= CONTROL_DEVICE:inst.incs_sload
incs_clock <= CONTROL_DEVICE:inst.incs_clock
incs_clock_enable <= CONTROL_DEVICE:inst.incs_clock_enable
INCS <= CONTROL_DEVICE:inst.INCS
data_bus_in[0] => alu_result~15.IN1
data_bus_in[1] => alu_result~14.IN1
data_bus_in[2] => alu_result~13.IN1
data_bus_in[3] => alu_result~12.IN1
data_bus_in[4] => alu_result~11.IN1
data_bus_in[5] => alu_result~10.IN1
data_bus_in[6] => alu_result~9.IN1
data_bus_in[7] => alu_result~8.IN1
data_bus_in[8] => alu_result~7.IN1
data_bus_in[9] => alu_result~6.IN1
data_bus_in[10] => alu_result~5.IN1
data_bus_in[11] => alu_result~4.IN1
data_bus_in[12] => alu_result~3.IN1
data_bus_in[13] => alu_result~2.IN1
data_bus_in[14] => alu_result~1.IN1
data_bus_in[15] => alu_result~0.IN1
flag[0] <= ALU:inst18.flag[0]
flag[1] <= ALU:inst18.flag[1]
flag[2] <= ALU:inst18.flag[2]
read_command <= CONTROL_DEVICE:inst.read_command
ram_inclock <= CONTROL_DEVICE:inst.ram_inclock
ram_outclock <= CONTROL_DEVICE:inst.ram_outclock
ram_we <= CONTROL_DEVICE:inst.ram_we
ram_outenab <= CONTROL_DEVICE:inst.ram_outenab
is_write_data <= CONTROL_DEVICE:inst.is_write_data
fce <= flags_calculate_enable.DB_MAX_OUTPUT_PORT_TYPE
command_address_bus[0] <= CONTROL_DEVICE:inst.IP[0]
command_address_bus[1] <= CONTROL_DEVICE:inst.IP[1]
command_address_bus[2] <= CONTROL_DEVICE:inst.IP[2]
command_address_bus[3] <= CONTROL_DEVICE:inst.IP[3]
command_address_bus[4] <= CONTROL_DEVICE:inst.IP[4]
command_address_bus[5] <= CONTROL_DEVICE:inst.IP[5]
command_address_bus[6] <= CONTROL_DEVICE:inst.IP[6]
command_address_bus[7] <= CONTROL_DEVICE:inst.IP[7]
command_address_bus[8] <= CONTROL_DEVICE:inst.IP[8]
command_address_bus[9] <= CONTROL_DEVICE:inst.IP[9]
command_address_bus[10] <= CONTROL_DEVICE:inst.IP[10]
command_address_bus[11] <= CONTROL_DEVICE:inst.IP[11]
command_address_bus[12] <= CONTROL_DEVICE:inst.IP[12]
command_address_bus[13] <= CONTROL_DEVICE:inst.IP[13]
command_address_bus[14] <= CONTROL_DEVICE:inst.IP[14]
command_address_bus[15] <= CONTROL_DEVICE:inst.IP[15]
data_address_bus[0] <= CONTROL_DEVICE:inst.ram_address[0]
data_address_bus[1] <= CONTROL_DEVICE:inst.ram_address[1]
data_address_bus[2] <= CONTROL_DEVICE:inst.ram_address[2]
data_address_bus[3] <= CONTROL_DEVICE:inst.ram_address[3]
data_address_bus[4] <= CONTROL_DEVICE:inst.ram_address[4]
data_address_bus[5] <= CONTROL_DEVICE:inst.ram_address[5]
data_address_bus[6] <= CONTROL_DEVICE:inst.ram_address[6]
data_address_bus[7] <= CONTROL_DEVICE:inst.ram_address[7]
data_address_bus[8] <= CONTROL_DEVICE:inst.ram_address[8]
data_address_bus[9] <= CONTROL_DEVICE:inst.ram_address[9]
data_address_bus[10] <= CONTROL_DEVICE:inst.ram_address[10]
data_address_bus[11] <= CONTROL_DEVICE:inst.ram_address[11]
data_address_bus[12] <= CONTROL_DEVICE:inst.ram_address[12]
data_address_bus[13] <= CONTROL_DEVICE:inst.ram_address[13]
data_address_bus[14] <= CONTROL_DEVICE:inst.ram_address[14]
data_address_bus[15] <= CONTROL_DEVICE:inst.ram_address[15]
data_bus_out[0] <= alu_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[1] <= alu_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[2] <= alu_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[3] <= alu_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[4] <= alu_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[5] <= alu_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[6] <= alu_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[7] <= alu_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[8] <= alu_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[9] <= alu_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[10] <= alu_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[11] <= alu_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[12] <= alu_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[13] <= alu_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[14] <= alu_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_bus_out[15] <= alu_result~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst
read_command <= inst11.DB_MAX_OUTPUT_PORT_TYPE
clk => inst9.IN0
clk => CPU_CYCLE_COUNTER:inst2.clock
clk => inst13.IN0
clk => inst21.IN0
clk => inst15.IN0
clk => inst14.IN0
clk => inst36.IN1
clk => SINGLE_BUSTRI:inst66.data
clk => SINGLE_BUSTRI:inst64.data
clk => inst52.IN0
clk => inst47.IN0
clk => inst42.IN0
clk => RAM_DIRECT_ADDRESS:inst5.clock
command_data_bus[0] => COMMAND_WORD_BUFFER:inst6.data[0]
command_data_bus[1] => COMMAND_WORD_BUFFER:inst6.data[1]
command_data_bus[2] => COMMAND_WORD_BUFFER:inst6.data[2]
command_data_bus[3] => COMMAND_WORD_BUFFER:inst6.data[3]
command_data_bus[4] => COMMAND_WORD_BUFFER:inst6.data[4]
command_data_bus[5] => COMMAND_WORD_BUFFER:inst6.data[5]
command_data_bus[6] => COMMAND_WORD_BUFFER:inst6.data[6]
command_data_bus[7] => COMMAND_WORD_BUFFER:inst6.data[7]
command_data_bus[8] => COMMAND_WORD_BUFFER:inst6.data[8]
command_data_bus[9] => COMMAND_WORD_BUFFER:inst6.data[9]
command_data_bus[10] => COMMAND_WORD_BUFFER:inst6.data[10]
command_data_bus[11] => COMMAND_WORD_BUFFER:inst6.data[11]
command_data_bus[12] => COMMAND_WORD_BUFFER:inst6.data[12]
command_data_bus[13] => COMMAND_WORD_BUFFER:inst6.data[13]
command_data_bus[14] => COMMAND_WORD_BUFFER:inst6.data[14]
command_data_bus[15] => COMMAND_WORD_BUFFER:inst6.data[15]
int => lpm_ff0:inst105.aset
int => inst107.IN1
is_gen_reg_read <= inst109.DB_MAX_OUTPUT_PORT_TYPE
ram_inclock <= ram_inclock~0.DB_MAX_OUTPUT_PORT_TYPE
ram_outclock <= ram_outclock~0.DB_MAX_OUTPUT_PORT_TYPE
ram_we <= inst138.DB_MAX_OUTPUT_PORT_TYPE
ram_outenab <= inst96.DB_MAX_OUTPUT_PORT_TYPE
is_gen_reg_write <= inst92.DB_MAX_OUTPUT_PORT_TYPE
is_read_data <= inst61.DB_MAX_OUTPUT_PORT_TYPE
is_write_data <= inst141.DB_MAX_OUTPUT_PORT_TYPE
flags_calculate_enable <= inst136.DB_MAX_OUTPUT_PORT_TYPE
incs_sload <= inst119.DB_MAX_OUTPUT_PORT_TYPE
incs_clock <= inst130.DB_MAX_OUTPUT_PORT_TYPE
flag[0] => ~NO_FANOUT~
flag[1] => inst133.IN1
flag[1] => inst100.IN1
flag[2] => inst25.IN0
incs_clock_enable <= inst125.DB_MAX_OUTPUT_PORT_TYPE
INCS <= inst54.DB_MAX_OUTPUT_PORT_TYPE
general_reg_id[0] <= COMMAND[39].DB_MAX_OUTPUT_PORT_TYPE
general_reg_id[1] <= COMMAND[40].DB_MAX_OUTPUT_PORT_TYPE
general_reg_id[2] <= COMMAND[41].DB_MAX_OUTPUT_PORT_TYPE
general_reg_id[3] <= COMMAND[42].DB_MAX_OUTPUT_PORT_TYPE
IP[0] <= NEW_IP_TEST:inst39.q[0]
IP[1] <= NEW_IP_TEST:inst39.q[1]
IP[2] <= NEW_IP_TEST:inst39.q[2]
IP[3] <= NEW_IP_TEST:inst39.q[3]
IP[4] <= NEW_IP_TEST:inst39.q[4]
IP[5] <= NEW_IP_TEST:inst39.q[5]
IP[6] <= NEW_IP_TEST:inst39.q[6]
IP[7] <= NEW_IP_TEST:inst39.q[7]
IP[8] <= NEW_IP_TEST:inst39.q[8]
IP[9] <= NEW_IP_TEST:inst39.q[9]
IP[10] <= NEW_IP_TEST:inst39.q[10]
IP[11] <= NEW_IP_TEST:inst39.q[11]
IP[12] <= NEW_IP_TEST:inst39.q[12]
IP[13] <= NEW_IP_TEST:inst39.q[13]
IP[14] <= NEW_IP_TEST:inst39.q[14]
IP[15] <= NEW_IP_TEST:inst39.q[15]
ram_address[0] <= ram_address~15.DB_MAX_OUTPUT_PORT_TYPE
ram_address[1] <= ram_address~14.DB_MAX_OUTPUT_PORT_TYPE
ram_address[2] <= ram_address~13.DB_MAX_OUTPUT_PORT_TYPE
ram_address[3] <= ram_address~12.DB_MAX_OUTPUT_PORT_TYPE
ram_address[4] <= ram_address~11.DB_MAX_OUTPUT_PORT_TYPE
ram_address[5] <= ram_address~10.DB_MAX_OUTPUT_PORT_TYPE
ram_address[6] <= ram_address~9.DB_MAX_OUTPUT_PORT_TYPE
ram_address[7] <= ram_address~8.DB_MAX_OUTPUT_PORT_TYPE
ram_address[8] <= ram_address~7.DB_MAX_OUTPUT_PORT_TYPE
ram_address[9] <= ram_address~6.DB_MAX_OUTPUT_PORT_TYPE
ram_address[10] <= ram_address~5.DB_MAX_OUTPUT_PORT_TYPE
ram_address[11] <= ram_address~4.DB_MAX_OUTPUT_PORT_TYPE
ram_address[12] <= ram_address~3.DB_MAX_OUTPUT_PORT_TYPE
ram_address[13] <= ram_address~2.DB_MAX_OUTPUT_PORT_TYPE
ram_address[14] <= ram_address~1.DB_MAX_OUTPUT_PORT_TYPE
ram_address[15] <= ram_address~0.DB_MAX_OUTPUT_PORT_TYPE
data_bus[0] => RAM_DIRECT_ADDRESS:inst5.data[0]
data_bus[1] => RAM_DIRECT_ADDRESS:inst5.data[1]
data_bus[2] => RAM_DIRECT_ADDRESS:inst5.data[2]
data_bus[3] => RAM_DIRECT_ADDRESS:inst5.data[3]
data_bus[4] => RAM_DIRECT_ADDRESS:inst5.data[4]
data_bus[5] => RAM_DIRECT_ADDRESS:inst5.data[5]
data_bus[6] => RAM_DIRECT_ADDRESS:inst5.data[6]
data_bus[7] => RAM_DIRECT_ADDRESS:inst5.data[7]
data_bus[8] => RAM_DIRECT_ADDRESS:inst5.data[8]
data_bus[9] => RAM_DIRECT_ADDRESS:inst5.data[9]
data_bus[10] => RAM_DIRECT_ADDRESS:inst5.data[10]
data_bus[11] => RAM_DIRECT_ADDRESS:inst5.data[11]
data_bus[12] => RAM_DIRECT_ADDRESS:inst5.data[12]
data_bus[13] => RAM_DIRECT_ADDRESS:inst5.data[13]
data_bus[14] => RAM_DIRECT_ADDRESS:inst5.data[14]
data_bus[15] => RAM_DIRECT_ADDRESS:inst5.data[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_DECODER:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_DECODER:inst|lpm_decode:lpm_decode_component
data[0] => decode_d9f:auto_generated.data[0]
data[1] => decode_d9f:auto_generated.data[1]
data[2] => decode_d9f:auto_generated.data[2]
data[3] => decode_d9f:auto_generated.data[3]
data[4] => decode_d9f:auto_generated.data[4]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_d9f:auto_generated.eq[0]
eq[1] <= decode_d9f:auto_generated.eq[1]
eq[2] <= decode_d9f:auto_generated.eq[2]
eq[3] <= decode_d9f:auto_generated.eq[3]
eq[4] <= decode_d9f:auto_generated.eq[4]
eq[5] <= decode_d9f:auto_generated.eq[5]
eq[6] <= decode_d9f:auto_generated.eq[6]
eq[7] <= decode_d9f:auto_generated.eq[7]
eq[8] <= decode_d9f:auto_generated.eq[8]
eq[9] <= decode_d9f:auto_generated.eq[9]
eq[10] <= decode_d9f:auto_generated.eq[10]
eq[11] <= decode_d9f:auto_generated.eq[11]
eq[12] <= decode_d9f:auto_generated.eq[12]
eq[13] <= decode_d9f:auto_generated.eq[13]
eq[14] <= decode_d9f:auto_generated.eq[14]
eq[15] <= decode_d9f:auto_generated.eq[15]
eq[16] <= decode_d9f:auto_generated.eq[16]
eq[17] <= decode_d9f:auto_generated.eq[17]
eq[18] <= decode_d9f:auto_generated.eq[18]
eq[19] <= decode_d9f:auto_generated.eq[19]
eq[20] <= decode_d9f:auto_generated.eq[20]
eq[21] <= decode_d9f:auto_generated.eq[21]
eq[22] <= decode_d9f:auto_generated.eq[22]
eq[23] <= decode_d9f:auto_generated.eq[23]
eq[24] <= decode_d9f:auto_generated.eq[24]
eq[25] <= decode_d9f:auto_generated.eq[25]
eq[26] <= decode_d9f:auto_generated.eq[26]
eq[27] <= decode_d9f:auto_generated.eq[27]
eq[28] <= decode_d9f:auto_generated.eq[28]
eq[29] <= decode_d9f:auto_generated.eq[29]
eq[30] <= decode_d9f:auto_generated.eq[30]
eq[31] <= decode_d9f:auto_generated.eq[31]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_DECODER:inst|lpm_decode:lpm_decode_component|decode_d9f:auto_generated
data[0] => w_anode116w[1]~2.IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode137w[1]~1.IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1]~1.IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1]~0.IN0
data[0] => w_anode17w[1]~2.IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode208w[1]~2.IN0
data[0] => w_anode219w[1].IN1
data[0] => w_anode229w[1]~1.IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode249w[1]~1.IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1]~0.IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode300w[1]~2.IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1]~1.IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1]~1.IN0
data[0] => w_anode34w[1].IN1
data[0] => w_anode351w[1].IN1
data[0] => w_anode361w[1]~0.IN0
data[0] => w_anode371w[1].IN1
data[0] => w_anode44w[1]~1.IN0
data[0] => w_anode54w[1].IN1
data[0] => w_anode64w[1]~1.IN0
data[0] => w_anode74w[1].IN1
data[0] => w_anode84w[1]~0.IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode116w[2]~1.IN0
data[1] => w_anode127w[2]~1.IN0
data[1] => w_anode137w[2].IN1
data[1] => w_anode147w[2].IN1
data[1] => w_anode157w[2]~0.IN0
data[1] => w_anode167w[2]~0.IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode17w[2]~1.IN0
data[1] => w_anode187w[2].IN1
data[1] => w_anode208w[2]~1.IN0
data[1] => w_anode219w[2]~1.IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode239w[2].IN1
data[1] => w_anode249w[2]~0.IN0
data[1] => w_anode259w[2]~0.IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode300w[2]~1.IN0
data[1] => w_anode311w[2]~1.IN0
data[1] => w_anode321w[2].IN1
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2]~0.IN0
data[1] => w_anode34w[2]~1.IN0
data[1] => w_anode351w[2]~0.IN0
data[1] => w_anode361w[2].IN1
data[1] => w_anode371w[2].IN1
data[1] => w_anode44w[2].IN1
data[1] => w_anode54w[2].IN1
data[1] => w_anode64w[2]~0.IN0
data[1] => w_anode74w[2]~0.IN0
data[1] => w_anode84w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode116w[3]~0.IN0
data[2] => w_anode127w[3]~0.IN0
data[2] => w_anode137w[3]~0.IN0
data[2] => w_anode147w[3]~0.IN0
data[2] => w_anode157w[3].IN1
data[2] => w_anode167w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode17w[3]~0.IN0
data[2] => w_anode187w[3].IN1
data[2] => w_anode208w[3]~0.IN0
data[2] => w_anode219w[3]~0.IN0
data[2] => w_anode229w[3]~0.IN0
data[2] => w_anode239w[3]~0.IN0
data[2] => w_anode249w[3].IN1
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode300w[3]~0.IN0
data[2] => w_anode311w[3]~0.IN0
data[2] => w_anode321w[3]~0.IN0
data[2] => w_anode331w[3]~0.IN0
data[2] => w_anode341w[3].IN1
data[2] => w_anode34w[3]~0.IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode44w[3]~0.IN0
data[2] => w_anode54w[3]~0.IN0
data[2] => w_anode64w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode84w[3].IN1
data[2] => w_anode94w[3].IN1
data[3] => w_anode106w[1].IN1
data[3] => w_anode198w[1]~0.IN0
data[3] => w_anode290w[1].IN1
data[3] => w_anode3w[1]~1.IN0
data[4] => w_anode106w[2]~0.IN0
data[4] => w_anode198w[2].IN1
data[4] => w_anode290w[2].IN1
data[4] => w_anode3w[2]~0.IN0
eq[0] <= w_anode17w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode34w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode44w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode64w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode84w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2
aclr => lpm_counter:lpm_counter_component.aclr
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component
clock => cntr_t6j:auto_generated.clock
clk_en => cntr_t6j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_t6j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t6j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t6j:auto_generated.q[0]
q[1] <= cntr_t6j:auto_generated.q[1]
q[2] <= cntr_t6j:auto_generated.q[2]
q[3] <= cntr_t6j:auto_generated.q[3]
q[4] <= cntr_t6j:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clk_en => counter_reg_bit1a[4]~5.IN0
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
sclr => _~11.IN1
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_RESET_OR:inst32
data0 => LPM_OR:lpm_or_component.DATA[0][0]
data1 => LPM_OR:lpm_or_component.DATA[1][0]
data10 => LPM_OR:lpm_or_component.DATA[10][0]
data11 => LPM_OR:lpm_or_component.DATA[11][0]
data12 => LPM_OR:lpm_or_component.DATA[12][0]
data13 => LPM_OR:lpm_or_component.DATA[13][0]
data14 => LPM_OR:lpm_or_component.DATA[14][0]
data15 => LPM_OR:lpm_or_component.DATA[15][0]
data16 => LPM_OR:lpm_or_component.DATA[16][0]
data17 => LPM_OR:lpm_or_component.DATA[17][0]
data2 => LPM_OR:lpm_or_component.DATA[2][0]
data3 => LPM_OR:lpm_or_component.DATA[3][0]
data4 => LPM_OR:lpm_or_component.DATA[4][0]
data5 => LPM_OR:lpm_or_component.DATA[5][0]
data6 => LPM_OR:lpm_or_component.DATA[6][0]
data7 => LPM_OR:lpm_or_component.DATA[7][0]
data8 => LPM_OR:lpm_or_component.DATA[8][0]
data9 => LPM_OR:lpm_or_component.DATA[9][0]
result <= LPM_OR:lpm_or_component.RESULT[0]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_RESET_OR:inst32|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
data[8][0] => or_node[0][8].IN0
data[9][0] => or_node[0][9].IN0
data[10][0] => or_node[0][10].IN0
data[11][0] => or_node[0][11].IN0
data[12][0] => or_node[0][12].IN0
data[13][0] => or_node[0][13].IN0
data[14][0] => or_node[0][14].IN0
data[15][0] => or_node[0][15].IN0
data[16][0] => or_node[0][16].IN0
data[17][0] => or_node[0][17].IN0
result[0] <= or_node[0][17].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq16 <= lpm_decode:lpm_decode_component.eq[16]
eq17 <= lpm_decode:lpm_decode_component.eq[17]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component
data[0] => decode_d9f:auto_generated.data[0]
data[1] => decode_d9f:auto_generated.data[1]
data[2] => decode_d9f:auto_generated.data[2]
data[3] => decode_d9f:auto_generated.data[3]
data[4] => decode_d9f:auto_generated.data[4]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_d9f:auto_generated.eq[0]
eq[1] <= decode_d9f:auto_generated.eq[1]
eq[2] <= decode_d9f:auto_generated.eq[2]
eq[3] <= decode_d9f:auto_generated.eq[3]
eq[4] <= decode_d9f:auto_generated.eq[4]
eq[5] <= decode_d9f:auto_generated.eq[5]
eq[6] <= decode_d9f:auto_generated.eq[6]
eq[7] <= decode_d9f:auto_generated.eq[7]
eq[8] <= decode_d9f:auto_generated.eq[8]
eq[9] <= decode_d9f:auto_generated.eq[9]
eq[10] <= decode_d9f:auto_generated.eq[10]
eq[11] <= decode_d9f:auto_generated.eq[11]
eq[12] <= decode_d9f:auto_generated.eq[12]
eq[13] <= decode_d9f:auto_generated.eq[13]
eq[14] <= decode_d9f:auto_generated.eq[14]
eq[15] <= decode_d9f:auto_generated.eq[15]
eq[16] <= decode_d9f:auto_generated.eq[16]
eq[17] <= decode_d9f:auto_generated.eq[17]
eq[18] <= decode_d9f:auto_generated.eq[18]
eq[19] <= decode_d9f:auto_generated.eq[19]
eq[20] <= decode_d9f:auto_generated.eq[20]
eq[21] <= decode_d9f:auto_generated.eq[21]
eq[22] <= decode_d9f:auto_generated.eq[22]
eq[23] <= decode_d9f:auto_generated.eq[23]
eq[24] <= decode_d9f:auto_generated.eq[24]
eq[25] <= decode_d9f:auto_generated.eq[25]
eq[26] <= decode_d9f:auto_generated.eq[26]
eq[27] <= decode_d9f:auto_generated.eq[27]
eq[28] <= decode_d9f:auto_generated.eq[28]
eq[29] <= decode_d9f:auto_generated.eq[29]
eq[30] <= decode_d9f:auto_generated.eq[30]
eq[31] <= decode_d9f:auto_generated.eq[31]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated
data[0] => w_anode116w[1]~2.IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode137w[1]~1.IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1]~1.IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1]~0.IN0
data[0] => w_anode17w[1]~2.IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode208w[1]~2.IN0
data[0] => w_anode219w[1].IN1
data[0] => w_anode229w[1]~1.IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode249w[1]~1.IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1]~0.IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode300w[1]~2.IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1]~1.IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1]~1.IN0
data[0] => w_anode34w[1].IN1
data[0] => w_anode351w[1].IN1
data[0] => w_anode361w[1]~0.IN0
data[0] => w_anode371w[1].IN1
data[0] => w_anode44w[1]~1.IN0
data[0] => w_anode54w[1].IN1
data[0] => w_anode64w[1]~1.IN0
data[0] => w_anode74w[1].IN1
data[0] => w_anode84w[1]~0.IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode116w[2]~1.IN0
data[1] => w_anode127w[2]~1.IN0
data[1] => w_anode137w[2].IN1
data[1] => w_anode147w[2].IN1
data[1] => w_anode157w[2]~0.IN0
data[1] => w_anode167w[2]~0.IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode17w[2]~1.IN0
data[1] => w_anode187w[2].IN1
data[1] => w_anode208w[2]~1.IN0
data[1] => w_anode219w[2]~1.IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode239w[2].IN1
data[1] => w_anode249w[2]~0.IN0
data[1] => w_anode259w[2]~0.IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode300w[2]~1.IN0
data[1] => w_anode311w[2]~1.IN0
data[1] => w_anode321w[2].IN1
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2]~0.IN0
data[1] => w_anode34w[2]~1.IN0
data[1] => w_anode351w[2]~0.IN0
data[1] => w_anode361w[2].IN1
data[1] => w_anode371w[2].IN1
data[1] => w_anode44w[2].IN1
data[1] => w_anode54w[2].IN1
data[1] => w_anode64w[2]~0.IN0
data[1] => w_anode74w[2]~0.IN0
data[1] => w_anode84w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode116w[3]~0.IN0
data[2] => w_anode127w[3]~0.IN0
data[2] => w_anode137w[3]~0.IN0
data[2] => w_anode147w[3]~0.IN0
data[2] => w_anode157w[3].IN1
data[2] => w_anode167w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode17w[3]~0.IN0
data[2] => w_anode187w[3].IN1
data[2] => w_anode208w[3]~0.IN0
data[2] => w_anode219w[3]~0.IN0
data[2] => w_anode229w[3]~0.IN0
data[2] => w_anode239w[3]~0.IN0
data[2] => w_anode249w[3].IN1
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode300w[3]~0.IN0
data[2] => w_anode311w[3]~0.IN0
data[2] => w_anode321w[3]~0.IN0
data[2] => w_anode331w[3]~0.IN0
data[2] => w_anode341w[3].IN1
data[2] => w_anode34w[3]~0.IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode44w[3]~0.IN0
data[2] => w_anode54w[3]~0.IN0
data[2] => w_anode64w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode84w[3].IN1
data[2] => w_anode94w[3].IN1
data[3] => w_anode106w[1].IN1
data[3] => w_anode198w[1]~0.IN0
data[3] => w_anode290w[1].IN1
data[3] => w_anode3w[1]~1.IN0
data[4] => w_anode106w[2]~0.IN0
data[4] => w_anode198w[2].IN1
data[4] => w_anode290w[2].IN1
data[4] => w_anode3w[2]~0.IN0
eq[0] <= w_anode17w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode34w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode44w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode64w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode84w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|lpm_ff0:inst105
aclr => lpm_ff:lpm_ff_component.aclr
aset => lpm_ff:lpm_ff_component.aset
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|lpm_ff0:inst105|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => _~0.IN0
aclr => dffs[0]~1.IN0
aset => _~1.IN0
aset => _~3.IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|lpm_ff0:inst105|lpm_ff:lpm_ff_component|lpm_constant:ac
result[0] <= <VCC>


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst71
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst71|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst77
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst77|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst59
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst59|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst66
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst66|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst64
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst64|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
data[12] => lpm_counter:lpm_counter_component.data[12]
data[13] => lpm_counter:lpm_counter_component.data[13]
data[14] => lpm_counter:lpm_counter_component.data[14]
data[15] => lpm_counter:lpm_counter_component.data[15]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component
clock => cntr_6bj:auto_generated.clock
clk_en => cntr_6bj:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_6bj:auto_generated.sload
data[0] => cntr_6bj:auto_generated.data[0]
data[1] => cntr_6bj:auto_generated.data[1]
data[2] => cntr_6bj:auto_generated.data[2]
data[3] => cntr_6bj:auto_generated.data[3]
data[4] => cntr_6bj:auto_generated.data[4]
data[5] => cntr_6bj:auto_generated.data[5]
data[6] => cntr_6bj:auto_generated.data[6]
data[7] => cntr_6bj:auto_generated.data[7]
data[8] => cntr_6bj:auto_generated.data[8]
data[9] => cntr_6bj:auto_generated.data[9]
data[10] => cntr_6bj:auto_generated.data[10]
data[11] => cntr_6bj:auto_generated.data[11]
data[12] => cntr_6bj:auto_generated.data[12]
data[13] => cntr_6bj:auto_generated.data[13]
data[14] => cntr_6bj:auto_generated.data[14]
data[15] => cntr_6bj:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_6bj:auto_generated.q[0]
q[1] <= cntr_6bj:auto_generated.q[1]
q[2] <= cntr_6bj:auto_generated.q[2]
q[3] <= cntr_6bj:auto_generated.q[3]
q[4] <= cntr_6bj:auto_generated.q[4]
q[5] <= cntr_6bj:auto_generated.q[5]
q[6] <= cntr_6bj:auto_generated.q[6]
q[7] <= cntr_6bj:auto_generated.q[7]
q[8] <= cntr_6bj:auto_generated.q[8]
q[9] <= cntr_6bj:auto_generated.q[9]
q[10] <= cntr_6bj:auto_generated.q[10]
q[11] <= cntr_6bj:auto_generated.q[11]
q[12] <= cntr_6bj:auto_generated.q[12]
q[13] <= cntr_6bj:auto_generated.q[13]
q[14] <= cntr_6bj:auto_generated.q[14]
q[15] <= cntr_6bj:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated
clk_en => counter_reg_bit1a[15]~16.IN0
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => _~32.IN1
data[1] => _~31.IN1
data[2] => _~30.IN1
data[3] => _~29.IN1
data[4] => _~28.IN1
data[5] => _~27.IN1
data[6] => _~26.IN1
data[7] => _~25.IN1
data[8] => _~24.IN1
data[9] => _~23.IN1
data[10] => _~22.IN1
data[11] => _~21.IN1
data[12] => _~20.IN1
data[13] => _~19.IN1
data[14] => _~18.IN1
data[15] => _~17.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
sload => _~35.IN1
sload => counter_reg_bit1a[15]~17.IN1


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|RAM_INDIRECT_ADDRESS_BUSTRI:inst60
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|RAM_INDIRECT_ADDRESS_BUSTRI:inst60|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|INDIRECT_ADDRESSING_MUX:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|INDIRECT_ADDRESSING_MUX:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_o5e:auto_generated.data[0]
data[0][1] => mux_o5e:auto_generated.data[1]
data[0][2] => mux_o5e:auto_generated.data[2]
data[0][3] => mux_o5e:auto_generated.data[3]
data[0][4] => mux_o5e:auto_generated.data[4]
data[0][5] => mux_o5e:auto_generated.data[5]
data[0][6] => mux_o5e:auto_generated.data[6]
data[0][7] => mux_o5e:auto_generated.data[7]
data[0][8] => mux_o5e:auto_generated.data[8]
data[0][9] => mux_o5e:auto_generated.data[9]
data[0][10] => mux_o5e:auto_generated.data[10]
data[0][11] => mux_o5e:auto_generated.data[11]
data[0][12] => mux_o5e:auto_generated.data[12]
data[0][13] => mux_o5e:auto_generated.data[13]
data[0][14] => mux_o5e:auto_generated.data[14]
data[0][15] => mux_o5e:auto_generated.data[15]
data[1][0] => mux_o5e:auto_generated.data[16]
data[1][1] => mux_o5e:auto_generated.data[17]
data[1][2] => mux_o5e:auto_generated.data[18]
data[1][3] => mux_o5e:auto_generated.data[19]
data[1][4] => mux_o5e:auto_generated.data[20]
data[1][5] => mux_o5e:auto_generated.data[21]
data[1][6] => mux_o5e:auto_generated.data[22]
data[1][7] => mux_o5e:auto_generated.data[23]
data[1][8] => mux_o5e:auto_generated.data[24]
data[1][9] => mux_o5e:auto_generated.data[25]
data[1][10] => mux_o5e:auto_generated.data[26]
data[1][11] => mux_o5e:auto_generated.data[27]
data[1][12] => mux_o5e:auto_generated.data[28]
data[1][13] => mux_o5e:auto_generated.data[29]
data[1][14] => mux_o5e:auto_generated.data[30]
data[1][15] => mux_o5e:auto_generated.data[31]
sel[0] => mux_o5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_o5e:auto_generated.result[0]
result[1] <= mux_o5e:auto_generated.result[1]
result[2] <= mux_o5e:auto_generated.result[2]
result[3] <= mux_o5e:auto_generated.result[3]
result[4] <= mux_o5e:auto_generated.result[4]
result[5] <= mux_o5e:auto_generated.result[5]
result[6] <= mux_o5e:auto_generated.result[6]
result[7] <= mux_o5e:auto_generated.result[7]
result[8] <= mux_o5e:auto_generated.result[8]
result[9] <= mux_o5e:auto_generated.result[9]
result[10] <= mux_o5e:auto_generated.result[10]
result[11] <= mux_o5e:auto_generated.result[11]
result[12] <= mux_o5e:auto_generated.result[12]
result[13] <= mux_o5e:auto_generated.result[13]
result[14] <= mux_o5e:auto_generated.result[14]
result[15] <= mux_o5e:auto_generated.result[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|INDIRECT_ADDRESSING_MUX:inst17|LPM_MUX:lpm_mux_component|mux_o5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w0_n0_mux_dataout~0.IN1
data[17] => l1_w1_n0_mux_dataout~0.IN1
data[18] => l1_w2_n0_mux_dataout~0.IN1
data[19] => l1_w3_n0_mux_dataout~0.IN1
data[20] => l1_w4_n0_mux_dataout~0.IN1
data[21] => l1_w5_n0_mux_dataout~0.IN1
data[22] => l1_w6_n0_mux_dataout~0.IN1
data[23] => l1_w7_n0_mux_dataout~0.IN1
data[24] => l1_w8_n0_mux_dataout~0.IN1
data[25] => l1_w9_n0_mux_dataout~0.IN1
data[26] => l1_w10_n0_mux_dataout~0.IN1
data[27] => l1_w11_n0_mux_dataout~0.IN1
data[28] => l1_w12_n0_mux_dataout~0.IN1
data[29] => l1_w13_n0_mux_dataout~0.IN1
data[30] => l1_w14_n0_mux_dataout~0.IN1
data[31] => l1_w15_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18
flag[0] <= CF.DB_MAX_OUTPUT_PORT_TYPE
flag[1] <= SF.DB_MAX_OUTPUT_PORT_TYPE
flag[2] <= ZF.DB_MAX_OUTPUT_PORT_TYPE
incs_sload => INCS_COUNTER:inst.sload
incs_clock => INCS_COUNTER:inst.clock
incs_clock_enable => INCS_COUNTER:inst.clk_en
first_operand[0] => INCS_COUNTER:inst.data[0]
first_operand[1] => INCS_COUNTER:inst.data[1]
first_operand[2] => INCS_COUNTER:inst.data[2]
first_operand[3] => INCS_COUNTER:inst.data[3]
first_operand[4] => INCS_COUNTER:inst.data[4]
first_operand[5] => INCS_COUNTER:inst.data[5]
first_operand[6] => INCS_COUNTER:inst.data[6]
first_operand[7] => INCS_COUNTER:inst.data[7]
first_operand[8] => INCS_COUNTER:inst.data[8]
first_operand[9] => INCS_COUNTER:inst.data[9]
first_operand[10] => INCS_COUNTER:inst.data[10]
first_operand[11] => INCS_COUNTER:inst.data[11]
first_operand[12] => INCS_COUNTER:inst.data[12]
first_operand[13] => INCS_COUNTER:inst.data[13]
first_operand[14] => INCS_COUNTER:inst.data[14]
first_operand[15] => INCS_COUNTER:inst.data[15]
clk => S_FLAG:inst2.clock
clk => Z_FLAG:inst3.clock
flags_calculate_enable => S_FLAG:inst2.enable
flags_calculate_enable => Z_FLAG:inst3.enable
result[0] <= ALU_RESULT_BUSTRI:inst1.tridata[0]
result[1] <= ALU_RESULT_BUSTRI:inst1.tridata[1]
result[2] <= ALU_RESULT_BUSTRI:inst1.tridata[2]
result[3] <= ALU_RESULT_BUSTRI:inst1.tridata[3]
result[4] <= ALU_RESULT_BUSTRI:inst1.tridata[4]
result[5] <= ALU_RESULT_BUSTRI:inst1.tridata[5]
result[6] <= ALU_RESULT_BUSTRI:inst1.tridata[6]
result[7] <= ALU_RESULT_BUSTRI:inst1.tridata[7]
result[8] <= ALU_RESULT_BUSTRI:inst1.tridata[8]
result[9] <= ALU_RESULT_BUSTRI:inst1.tridata[9]
result[10] <= ALU_RESULT_BUSTRI:inst1.tridata[10]
result[11] <= ALU_RESULT_BUSTRI:inst1.tridata[11]
result[12] <= ALU_RESULT_BUSTRI:inst1.tridata[12]
result[13] <= ALU_RESULT_BUSTRI:inst1.tridata[13]
result[14] <= ALU_RESULT_BUSTRI:inst1.tridata[14]
result[15] <= ALU_RESULT_BUSTRI:inst1.tridata[15]
INCS => ALU_RESULT_BUSTRI:inst1.enabledt
second_operand[0] => ~NO_FANOUT~
second_operand[1] => ~NO_FANOUT~
second_operand[2] => ~NO_FANOUT~
second_operand[3] => ~NO_FANOUT~
second_operand[4] => ~NO_FANOUT~
second_operand[5] => ~NO_FANOUT~
second_operand[6] => ~NO_FANOUT~
second_operand[7] => ~NO_FANOUT~
second_operand[8] => ~NO_FANOUT~
second_operand[9] => ~NO_FANOUT~
second_operand[10] => ~NO_FANOUT~
second_operand[11] => ~NO_FANOUT~
second_operand[12] => ~NO_FANOUT~
second_operand[13] => ~NO_FANOUT~
second_operand[14] => ~NO_FANOUT~
second_operand[15] => ~NO_FANOUT~


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|C_FLAG:inst4
aclr => lpm_ff:lpm_ff_component.aclr
aset => lpm_ff:lpm_ff_component.aset
clock => lpm_ff:lpm_ff_component.clock
q <= lpm_ff:lpm_ff_component.q[0]


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|C_FLAG:inst4|lpm_ff:lpm_ff_component
data[0] => ~NO_FANOUT~
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0]~0.IN0
aset => dffs[0]~1.IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|S_FLAG:inst2
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|S_FLAG:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|INCS_COUNTER:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
data[12] => lpm_counter:lpm_counter_component.data[12]
data[13] => lpm_counter:lpm_counter_component.data[13]
data[14] => lpm_counter:lpm_counter_component.data[14]
data[15] => lpm_counter:lpm_counter_component.data[15]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|INCS_COUNTER:inst|lpm_counter:lpm_counter_component
clock => cntr_6bj:auto_generated.clock
clk_en => cntr_6bj:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_6bj:auto_generated.sload
data[0] => cntr_6bj:auto_generated.data[0]
data[1] => cntr_6bj:auto_generated.data[1]
data[2] => cntr_6bj:auto_generated.data[2]
data[3] => cntr_6bj:auto_generated.data[3]
data[4] => cntr_6bj:auto_generated.data[4]
data[5] => cntr_6bj:auto_generated.data[5]
data[6] => cntr_6bj:auto_generated.data[6]
data[7] => cntr_6bj:auto_generated.data[7]
data[8] => cntr_6bj:auto_generated.data[8]
data[9] => cntr_6bj:auto_generated.data[9]
data[10] => cntr_6bj:auto_generated.data[10]
data[11] => cntr_6bj:auto_generated.data[11]
data[12] => cntr_6bj:auto_generated.data[12]
data[13] => cntr_6bj:auto_generated.data[13]
data[14] => cntr_6bj:auto_generated.data[14]
data[15] => cntr_6bj:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_6bj:auto_generated.q[0]
q[1] <= cntr_6bj:auto_generated.q[1]
q[2] <= cntr_6bj:auto_generated.q[2]
q[3] <= cntr_6bj:auto_generated.q[3]
q[4] <= cntr_6bj:auto_generated.q[4]
q[5] <= cntr_6bj:auto_generated.q[5]
q[6] <= cntr_6bj:auto_generated.q[6]
q[7] <= cntr_6bj:auto_generated.q[7]
q[8] <= cntr_6bj:auto_generated.q[8]
q[9] <= cntr_6bj:auto_generated.q[9]
q[10] <= cntr_6bj:auto_generated.q[10]
q[11] <= cntr_6bj:auto_generated.q[11]
q[12] <= cntr_6bj:auto_generated.q[12]
q[13] <= cntr_6bj:auto_generated.q[13]
q[14] <= cntr_6bj:auto_generated.q[14]
q[15] <= cntr_6bj:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated
clk_en => counter_reg_bit1a[15]~16.IN0
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => _~32.IN1
data[1] => _~31.IN1
data[2] => _~30.IN1
data[3] => _~29.IN1
data[4] => _~28.IN1
data[5] => _~27.IN1
data[6] => _~26.IN1
data[7] => _~25.IN1
data[8] => _~24.IN1
data[9] => _~23.IN1
data[10] => _~22.IN1
data[11] => _~21.IN1
data[12] => _~20.IN1
data[13] => _~19.IN1
data[14] => _~18.IN1
data[15] => _~17.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
sload => _~35.IN1
sload => counter_reg_bit1a[15]~17.IN1


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|Z_FLAG:inst3
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|Z_FLAG:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|Z_FLAG_OR:inst15
data[0][0] => LPM_OR:lpm_or_component.DATA[0][0]
data[1][0] => LPM_OR:lpm_or_component.DATA[1][0]
data[2][0] => LPM_OR:lpm_or_component.DATA[2][0]
data[3][0] => LPM_OR:lpm_or_component.DATA[3][0]
data[4][0] => LPM_OR:lpm_or_component.DATA[4][0]
data[5][0] => LPM_OR:lpm_or_component.DATA[5][0]
data[6][0] => LPM_OR:lpm_or_component.DATA[6][0]
data[7][0] => LPM_OR:lpm_or_component.DATA[7][0]
data[8][0] => LPM_OR:lpm_or_component.DATA[8][0]
data[9][0] => LPM_OR:lpm_or_component.DATA[9][0]
data[10][0] => LPM_OR:lpm_or_component.DATA[10][0]
data[11][0] => LPM_OR:lpm_or_component.DATA[11][0]
data[12][0] => LPM_OR:lpm_or_component.DATA[12][0]
data[13][0] => LPM_OR:lpm_or_component.DATA[13][0]
data[14][0] => LPM_OR:lpm_or_component.DATA[14][0]
data[15][0] => LPM_OR:lpm_or_component.DATA[15][0]
result <= LPM_OR:lpm_or_component.RESULT[0]


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|Z_FLAG_OR:inst15|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
data[8][0] => or_node[0][8].IN0
data[9][0] => or_node[0][9].IN0
data[10][0] => or_node[0][10].IN0
data[11][0] => or_node[0][11].IN0
data[12][0] => or_node[0][12].IN0
data[13][0] => or_node[0][13].IN0
data[14][0] => or_node[0][14].IN0
data[15][0] => or_node[0][15].IN0
result[0] <= or_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|ALU_RESULT_BUSTRI:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|CPU_WITH_MEMORY|CPU:inst2|ALU:inst18|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1
reg_data[0] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[0]
reg_data[1] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[1]
reg_data[2] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[2]
reg_data[3] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[3]
reg_data[4] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[4]
reg_data[5] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[5]
reg_data[6] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[6]
reg_data[7] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[7]
reg_data[8] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[8]
reg_data[9] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[9]
reg_data[10] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[10]
reg_data[11] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[11]
reg_data[12] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[12]
reg_data[13] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[13]
reg_data[14] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[14]
reg_data[15] <= GENERAL_REGISTER_READ_BUSTRI:inst19.tridata[15]
is_read => GENERAL_REGISTER_READ_BUSTRI:inst19.enabledt
clk => GENERAL_REGISTER:al.clock
clk => GENERAL_REGISTER:fl.clock
clk => GENERAL_REGISTER:fh.clock
clk => GENERAL_REGISTER:gl.clock
clk => GENERAL_REGISTER:gh.clock
clk => GENERAL_REGISTER:hl.clock
clk => GENERAL_REGISTER:hh.clock
clk => GENERAL_REGISTER:ah.clock
clk => GENERAL_REGISTER:bl.clock
clk => GENERAL_REGISTER:bh.clock
clk => GENERAL_REGISTER:cl.clock
clk => GENERAL_REGISTER:ch.clock
clk => GENERAL_REGISTER:dl.clock
clk => GENERAL_REGISTER:dh.clock
clk => GENERAL_REGISTER:el.clock
clk => GENERAL_REGISTER:eh.clock
is_write => GENERAL_REGISTERS_DECODER:inst.enable
reg_id[0] => GENERAL_REGISTERS_DECODER:inst.data[0]
reg_id[0] => GENERAL_REGISTER_READ_MUX:inst17.sel[0]
reg_id[1] => GENERAL_REGISTERS_DECODER:inst.data[1]
reg_id[1] => GENERAL_REGISTER_READ_MUX:inst17.sel[1]
reg_id[2] => GENERAL_REGISTERS_DECODER:inst.data[2]
reg_id[2] => GENERAL_REGISTER_READ_MUX:inst17.sel[2]
reg_id[3] => GENERAL_REGISTERS_DECODER:inst.data[3]
reg_id[3] => GENERAL_REGISTER_READ_MUX:inst17.sel[3]
data_bus[0] => GENERAL_REGISTER:al.data[0]
data_bus[0] => GENERAL_REGISTER:fl.data[0]
data_bus[0] => GENERAL_REGISTER:fh.data[0]
data_bus[0] => GENERAL_REGISTER:gl.data[0]
data_bus[0] => GENERAL_REGISTER:gh.data[0]
data_bus[0] => GENERAL_REGISTER:hl.data[0]
data_bus[0] => GENERAL_REGISTER:hh.data[0]
data_bus[0] => GENERAL_REGISTER:ah.data[0]
data_bus[0] => GENERAL_REGISTER:bl.data[0]
data_bus[0] => GENERAL_REGISTER:bh.data[0]
data_bus[0] => GENERAL_REGISTER:cl.data[0]
data_bus[0] => GENERAL_REGISTER:ch.data[0]
data_bus[0] => GENERAL_REGISTER:dl.data[0]
data_bus[0] => GENERAL_REGISTER:dh.data[0]
data_bus[0] => GENERAL_REGISTER:el.data[0]
data_bus[0] => GENERAL_REGISTER:eh.data[0]
data_bus[1] => GENERAL_REGISTER:al.data[1]
data_bus[1] => GENERAL_REGISTER:fl.data[1]
data_bus[1] => GENERAL_REGISTER:fh.data[1]
data_bus[1] => GENERAL_REGISTER:gl.data[1]
data_bus[1] => GENERAL_REGISTER:gh.data[1]
data_bus[1] => GENERAL_REGISTER:hl.data[1]
data_bus[1] => GENERAL_REGISTER:hh.data[1]
data_bus[1] => GENERAL_REGISTER:ah.data[1]
data_bus[1] => GENERAL_REGISTER:bl.data[1]
data_bus[1] => GENERAL_REGISTER:bh.data[1]
data_bus[1] => GENERAL_REGISTER:cl.data[1]
data_bus[1] => GENERAL_REGISTER:ch.data[1]
data_bus[1] => GENERAL_REGISTER:dl.data[1]
data_bus[1] => GENERAL_REGISTER:dh.data[1]
data_bus[1] => GENERAL_REGISTER:el.data[1]
data_bus[1] => GENERAL_REGISTER:eh.data[1]
data_bus[2] => GENERAL_REGISTER:al.data[2]
data_bus[2] => GENERAL_REGISTER:fl.data[2]
data_bus[2] => GENERAL_REGISTER:fh.data[2]
data_bus[2] => GENERAL_REGISTER:gl.data[2]
data_bus[2] => GENERAL_REGISTER:gh.data[2]
data_bus[2] => GENERAL_REGISTER:hl.data[2]
data_bus[2] => GENERAL_REGISTER:hh.data[2]
data_bus[2] => GENERAL_REGISTER:ah.data[2]
data_bus[2] => GENERAL_REGISTER:bl.data[2]
data_bus[2] => GENERAL_REGISTER:bh.data[2]
data_bus[2] => GENERAL_REGISTER:cl.data[2]
data_bus[2] => GENERAL_REGISTER:ch.data[2]
data_bus[2] => GENERAL_REGISTER:dl.data[2]
data_bus[2] => GENERAL_REGISTER:dh.data[2]
data_bus[2] => GENERAL_REGISTER:el.data[2]
data_bus[2] => GENERAL_REGISTER:eh.data[2]
data_bus[3] => GENERAL_REGISTER:al.data[3]
data_bus[3] => GENERAL_REGISTER:fl.data[3]
data_bus[3] => GENERAL_REGISTER:fh.data[3]
data_bus[3] => GENERAL_REGISTER:gl.data[3]
data_bus[3] => GENERAL_REGISTER:gh.data[3]
data_bus[3] => GENERAL_REGISTER:hl.data[3]
data_bus[3] => GENERAL_REGISTER:hh.data[3]
data_bus[3] => GENERAL_REGISTER:ah.data[3]
data_bus[3] => GENERAL_REGISTER:bl.data[3]
data_bus[3] => GENERAL_REGISTER:bh.data[3]
data_bus[3] => GENERAL_REGISTER:cl.data[3]
data_bus[3] => GENERAL_REGISTER:ch.data[3]
data_bus[3] => GENERAL_REGISTER:dl.data[3]
data_bus[3] => GENERAL_REGISTER:dh.data[3]
data_bus[3] => GENERAL_REGISTER:el.data[3]
data_bus[3] => GENERAL_REGISTER:eh.data[3]
data_bus[4] => GENERAL_REGISTER:al.data[4]
data_bus[4] => GENERAL_REGISTER:fl.data[4]
data_bus[4] => GENERAL_REGISTER:fh.data[4]
data_bus[4] => GENERAL_REGISTER:gl.data[4]
data_bus[4] => GENERAL_REGISTER:gh.data[4]
data_bus[4] => GENERAL_REGISTER:hl.data[4]
data_bus[4] => GENERAL_REGISTER:hh.data[4]
data_bus[4] => GENERAL_REGISTER:ah.data[4]
data_bus[4] => GENERAL_REGISTER:bl.data[4]
data_bus[4] => GENERAL_REGISTER:bh.data[4]
data_bus[4] => GENERAL_REGISTER:cl.data[4]
data_bus[4] => GENERAL_REGISTER:ch.data[4]
data_bus[4] => GENERAL_REGISTER:dl.data[4]
data_bus[4] => GENERAL_REGISTER:dh.data[4]
data_bus[4] => GENERAL_REGISTER:el.data[4]
data_bus[4] => GENERAL_REGISTER:eh.data[4]
data_bus[5] => GENERAL_REGISTER:al.data[5]
data_bus[5] => GENERAL_REGISTER:fl.data[5]
data_bus[5] => GENERAL_REGISTER:fh.data[5]
data_bus[5] => GENERAL_REGISTER:gl.data[5]
data_bus[5] => GENERAL_REGISTER:gh.data[5]
data_bus[5] => GENERAL_REGISTER:hl.data[5]
data_bus[5] => GENERAL_REGISTER:hh.data[5]
data_bus[5] => GENERAL_REGISTER:ah.data[5]
data_bus[5] => GENERAL_REGISTER:bl.data[5]
data_bus[5] => GENERAL_REGISTER:bh.data[5]
data_bus[5] => GENERAL_REGISTER:cl.data[5]
data_bus[5] => GENERAL_REGISTER:ch.data[5]
data_bus[5] => GENERAL_REGISTER:dl.data[5]
data_bus[5] => GENERAL_REGISTER:dh.data[5]
data_bus[5] => GENERAL_REGISTER:el.data[5]
data_bus[5] => GENERAL_REGISTER:eh.data[5]
data_bus[6] => GENERAL_REGISTER:al.data[6]
data_bus[6] => GENERAL_REGISTER:fl.data[6]
data_bus[6] => GENERAL_REGISTER:fh.data[6]
data_bus[6] => GENERAL_REGISTER:gl.data[6]
data_bus[6] => GENERAL_REGISTER:gh.data[6]
data_bus[6] => GENERAL_REGISTER:hl.data[6]
data_bus[6] => GENERAL_REGISTER:hh.data[6]
data_bus[6] => GENERAL_REGISTER:ah.data[6]
data_bus[6] => GENERAL_REGISTER:bl.data[6]
data_bus[6] => GENERAL_REGISTER:bh.data[6]
data_bus[6] => GENERAL_REGISTER:cl.data[6]
data_bus[6] => GENERAL_REGISTER:ch.data[6]
data_bus[6] => GENERAL_REGISTER:dl.data[6]
data_bus[6] => GENERAL_REGISTER:dh.data[6]
data_bus[6] => GENERAL_REGISTER:el.data[6]
data_bus[6] => GENERAL_REGISTER:eh.data[6]
data_bus[7] => GENERAL_REGISTER:al.data[7]
data_bus[7] => GENERAL_REGISTER:fl.data[7]
data_bus[7] => GENERAL_REGISTER:fh.data[7]
data_bus[7] => GENERAL_REGISTER:gl.data[7]
data_bus[7] => GENERAL_REGISTER:gh.data[7]
data_bus[7] => GENERAL_REGISTER:hl.data[7]
data_bus[7] => GENERAL_REGISTER:hh.data[7]
data_bus[7] => GENERAL_REGISTER:ah.data[7]
data_bus[7] => GENERAL_REGISTER:bl.data[7]
data_bus[7] => GENERAL_REGISTER:bh.data[7]
data_bus[7] => GENERAL_REGISTER:cl.data[7]
data_bus[7] => GENERAL_REGISTER:ch.data[7]
data_bus[7] => GENERAL_REGISTER:dl.data[7]
data_bus[7] => GENERAL_REGISTER:dh.data[7]
data_bus[7] => GENERAL_REGISTER:el.data[7]
data_bus[7] => GENERAL_REGISTER:eh.data[7]
data_bus[8] => GENERAL_REGISTER:al.data[8]
data_bus[8] => GENERAL_REGISTER:fl.data[8]
data_bus[8] => GENERAL_REGISTER:fh.data[8]
data_bus[8] => GENERAL_REGISTER:gl.data[8]
data_bus[8] => GENERAL_REGISTER:gh.data[8]
data_bus[8] => GENERAL_REGISTER:hl.data[8]
data_bus[8] => GENERAL_REGISTER:hh.data[8]
data_bus[8] => GENERAL_REGISTER:ah.data[8]
data_bus[8] => GENERAL_REGISTER:bl.data[8]
data_bus[8] => GENERAL_REGISTER:bh.data[8]
data_bus[8] => GENERAL_REGISTER:cl.data[8]
data_bus[8] => GENERAL_REGISTER:ch.data[8]
data_bus[8] => GENERAL_REGISTER:dl.data[8]
data_bus[8] => GENERAL_REGISTER:dh.data[8]
data_bus[8] => GENERAL_REGISTER:el.data[8]
data_bus[8] => GENERAL_REGISTER:eh.data[8]
data_bus[9] => GENERAL_REGISTER:al.data[9]
data_bus[9] => GENERAL_REGISTER:fl.data[9]
data_bus[9] => GENERAL_REGISTER:fh.data[9]
data_bus[9] => GENERAL_REGISTER:gl.data[9]
data_bus[9] => GENERAL_REGISTER:gh.data[9]
data_bus[9] => GENERAL_REGISTER:hl.data[9]
data_bus[9] => GENERAL_REGISTER:hh.data[9]
data_bus[9] => GENERAL_REGISTER:ah.data[9]
data_bus[9] => GENERAL_REGISTER:bl.data[9]
data_bus[9] => GENERAL_REGISTER:bh.data[9]
data_bus[9] => GENERAL_REGISTER:cl.data[9]
data_bus[9] => GENERAL_REGISTER:ch.data[9]
data_bus[9] => GENERAL_REGISTER:dl.data[9]
data_bus[9] => GENERAL_REGISTER:dh.data[9]
data_bus[9] => GENERAL_REGISTER:el.data[9]
data_bus[9] => GENERAL_REGISTER:eh.data[9]
data_bus[10] => GENERAL_REGISTER:al.data[10]
data_bus[10] => GENERAL_REGISTER:fl.data[10]
data_bus[10] => GENERAL_REGISTER:fh.data[10]
data_bus[10] => GENERAL_REGISTER:gl.data[10]
data_bus[10] => GENERAL_REGISTER:gh.data[10]
data_bus[10] => GENERAL_REGISTER:hl.data[10]
data_bus[10] => GENERAL_REGISTER:hh.data[10]
data_bus[10] => GENERAL_REGISTER:ah.data[10]
data_bus[10] => GENERAL_REGISTER:bl.data[10]
data_bus[10] => GENERAL_REGISTER:bh.data[10]
data_bus[10] => GENERAL_REGISTER:cl.data[10]
data_bus[10] => GENERAL_REGISTER:ch.data[10]
data_bus[10] => GENERAL_REGISTER:dl.data[10]
data_bus[10] => GENERAL_REGISTER:dh.data[10]
data_bus[10] => GENERAL_REGISTER:el.data[10]
data_bus[10] => GENERAL_REGISTER:eh.data[10]
data_bus[11] => GENERAL_REGISTER:al.data[11]
data_bus[11] => GENERAL_REGISTER:fl.data[11]
data_bus[11] => GENERAL_REGISTER:fh.data[11]
data_bus[11] => GENERAL_REGISTER:gl.data[11]
data_bus[11] => GENERAL_REGISTER:gh.data[11]
data_bus[11] => GENERAL_REGISTER:hl.data[11]
data_bus[11] => GENERAL_REGISTER:hh.data[11]
data_bus[11] => GENERAL_REGISTER:ah.data[11]
data_bus[11] => GENERAL_REGISTER:bl.data[11]
data_bus[11] => GENERAL_REGISTER:bh.data[11]
data_bus[11] => GENERAL_REGISTER:cl.data[11]
data_bus[11] => GENERAL_REGISTER:ch.data[11]
data_bus[11] => GENERAL_REGISTER:dl.data[11]
data_bus[11] => GENERAL_REGISTER:dh.data[11]
data_bus[11] => GENERAL_REGISTER:el.data[11]
data_bus[11] => GENERAL_REGISTER:eh.data[11]
data_bus[12] => GENERAL_REGISTER:al.data[12]
data_bus[12] => GENERAL_REGISTER:fl.data[12]
data_bus[12] => GENERAL_REGISTER:fh.data[12]
data_bus[12] => GENERAL_REGISTER:gl.data[12]
data_bus[12] => GENERAL_REGISTER:gh.data[12]
data_bus[12] => GENERAL_REGISTER:hl.data[12]
data_bus[12] => GENERAL_REGISTER:hh.data[12]
data_bus[12] => GENERAL_REGISTER:ah.data[12]
data_bus[12] => GENERAL_REGISTER:bl.data[12]
data_bus[12] => GENERAL_REGISTER:bh.data[12]
data_bus[12] => GENERAL_REGISTER:cl.data[12]
data_bus[12] => GENERAL_REGISTER:ch.data[12]
data_bus[12] => GENERAL_REGISTER:dl.data[12]
data_bus[12] => GENERAL_REGISTER:dh.data[12]
data_bus[12] => GENERAL_REGISTER:el.data[12]
data_bus[12] => GENERAL_REGISTER:eh.data[12]
data_bus[13] => GENERAL_REGISTER:al.data[13]
data_bus[13] => GENERAL_REGISTER:fl.data[13]
data_bus[13] => GENERAL_REGISTER:fh.data[13]
data_bus[13] => GENERAL_REGISTER:gl.data[13]
data_bus[13] => GENERAL_REGISTER:gh.data[13]
data_bus[13] => GENERAL_REGISTER:hl.data[13]
data_bus[13] => GENERAL_REGISTER:hh.data[13]
data_bus[13] => GENERAL_REGISTER:ah.data[13]
data_bus[13] => GENERAL_REGISTER:bl.data[13]
data_bus[13] => GENERAL_REGISTER:bh.data[13]
data_bus[13] => GENERAL_REGISTER:cl.data[13]
data_bus[13] => GENERAL_REGISTER:ch.data[13]
data_bus[13] => GENERAL_REGISTER:dl.data[13]
data_bus[13] => GENERAL_REGISTER:dh.data[13]
data_bus[13] => GENERAL_REGISTER:el.data[13]
data_bus[13] => GENERAL_REGISTER:eh.data[13]
data_bus[14] => GENERAL_REGISTER:al.data[14]
data_bus[14] => GENERAL_REGISTER:fl.data[14]
data_bus[14] => GENERAL_REGISTER:fh.data[14]
data_bus[14] => GENERAL_REGISTER:gl.data[14]
data_bus[14] => GENERAL_REGISTER:gh.data[14]
data_bus[14] => GENERAL_REGISTER:hl.data[14]
data_bus[14] => GENERAL_REGISTER:hh.data[14]
data_bus[14] => GENERAL_REGISTER:ah.data[14]
data_bus[14] => GENERAL_REGISTER:bl.data[14]
data_bus[14] => GENERAL_REGISTER:bh.data[14]
data_bus[14] => GENERAL_REGISTER:cl.data[14]
data_bus[14] => GENERAL_REGISTER:ch.data[14]
data_bus[14] => GENERAL_REGISTER:dl.data[14]
data_bus[14] => GENERAL_REGISTER:dh.data[14]
data_bus[14] => GENERAL_REGISTER:el.data[14]
data_bus[14] => GENERAL_REGISTER:eh.data[14]
data_bus[15] => GENERAL_REGISTER:al.data[15]
data_bus[15] => GENERAL_REGISTER:fl.data[15]
data_bus[15] => GENERAL_REGISTER:fh.data[15]
data_bus[15] => GENERAL_REGISTER:gl.data[15]
data_bus[15] => GENERAL_REGISTER:gh.data[15]
data_bus[15] => GENERAL_REGISTER:hl.data[15]
data_bus[15] => GENERAL_REGISTER:hh.data[15]
data_bus[15] => GENERAL_REGISTER:ah.data[15]
data_bus[15] => GENERAL_REGISTER:bl.data[15]
data_bus[15] => GENERAL_REGISTER:bh.data[15]
data_bus[15] => GENERAL_REGISTER:cl.data[15]
data_bus[15] => GENERAL_REGISTER:ch.data[15]
data_bus[15] => GENERAL_REGISTER:dl.data[15]
data_bus[15] => GENERAL_REGISTER:dh.data[15]
data_bus[15] => GENERAL_REGISTER:el.data[15]
data_bus[15] => GENERAL_REGISTER:eh.data[15]
second_operand[0] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[0]
second_operand[1] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[1]
second_operand[2] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[2]
second_operand[3] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[3]
second_operand[4] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[4]
second_operand[5] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[5]
second_operand[6] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[6]
second_operand[7] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[7]
second_operand[8] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[8]
second_operand[9] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[9]
second_operand[10] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[10]
second_operand[11] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[11]
second_operand[12] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[12]
second_operand[13] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[13]
second_operand[14] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[14]
second_operand[15] <= GENERAL_REGISTER_READ_BUSTRI:inst20.tridata[15]
is_second_read => GENERAL_REGISTER_READ_BUSTRI:inst20.enabledt
second_operand_id[0] => GENERAL_REGISTER_READ_MUX:inst18.sel[0]
second_operand_id[1] => GENERAL_REGISTER_READ_MUX:inst18.sel[1]
second_operand_id[2] => GENERAL_REGISTER_READ_MUX:inst18.sel[2]
second_operand_id[3] => GENERAL_REGISTER_READ_MUX:inst18.sel[3]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_BUSTRI:inst19
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_BUSTRI:inst19|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_MUX:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data10x[11] => LPM_MUX:lpm_mux_component.DATA[10][11]
data10x[12] => LPM_MUX:lpm_mux_component.DATA[10][12]
data10x[13] => LPM_MUX:lpm_mux_component.DATA[10][13]
data10x[14] => LPM_MUX:lpm_mux_component.DATA[10][14]
data10x[15] => LPM_MUX:lpm_mux_component.DATA[10][15]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data11x[11] => LPM_MUX:lpm_mux_component.DATA[11][11]
data11x[12] => LPM_MUX:lpm_mux_component.DATA[11][12]
data11x[13] => LPM_MUX:lpm_mux_component.DATA[11][13]
data11x[14] => LPM_MUX:lpm_mux_component.DATA[11][14]
data11x[15] => LPM_MUX:lpm_mux_component.DATA[11][15]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data12x[11] => LPM_MUX:lpm_mux_component.DATA[12][11]
data12x[12] => LPM_MUX:lpm_mux_component.DATA[12][12]
data12x[13] => LPM_MUX:lpm_mux_component.DATA[12][13]
data12x[14] => LPM_MUX:lpm_mux_component.DATA[12][14]
data12x[15] => LPM_MUX:lpm_mux_component.DATA[12][15]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data13x[11] => LPM_MUX:lpm_mux_component.DATA[13][11]
data13x[12] => LPM_MUX:lpm_mux_component.DATA[13][12]
data13x[13] => LPM_MUX:lpm_mux_component.DATA[13][13]
data13x[14] => LPM_MUX:lpm_mux_component.DATA[13][14]
data13x[15] => LPM_MUX:lpm_mux_component.DATA[13][15]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data14x[11] => LPM_MUX:lpm_mux_component.DATA[14][11]
data14x[12] => LPM_MUX:lpm_mux_component.DATA[14][12]
data14x[13] => LPM_MUX:lpm_mux_component.DATA[14][13]
data14x[14] => LPM_MUX:lpm_mux_component.DATA[14][14]
data14x[15] => LPM_MUX:lpm_mux_component.DATA[14][15]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data15x[11] => LPM_MUX:lpm_mux_component.DATA[15][11]
data15x[12] => LPM_MUX:lpm_mux_component.DATA[15][12]
data15x[13] => LPM_MUX:lpm_mux_component.DATA[15][13]
data15x[14] => LPM_MUX:lpm_mux_component.DATA[15][14]
data15x[15] => LPM_MUX:lpm_mux_component.DATA[15][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data8x[11] => LPM_MUX:lpm_mux_component.DATA[8][11]
data8x[12] => LPM_MUX:lpm_mux_component.DATA[8][12]
data8x[13] => LPM_MUX:lpm_mux_component.DATA[8][13]
data8x[14] => LPM_MUX:lpm_mux_component.DATA[8][14]
data8x[15] => LPM_MUX:lpm_mux_component.DATA[8][15]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
data9x[11] => LPM_MUX:lpm_mux_component.DATA[9][11]
data9x[12] => LPM_MUX:lpm_mux_component.DATA[9][12]
data9x[13] => LPM_MUX:lpm_mux_component.DATA[9][13]
data9x[14] => LPM_MUX:lpm_mux_component.DATA[9][14]
data9x[15] => LPM_MUX:lpm_mux_component.DATA[9][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_MUX:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_g7e:auto_generated.data[0]
data[0][1] => mux_g7e:auto_generated.data[1]
data[0][2] => mux_g7e:auto_generated.data[2]
data[0][3] => mux_g7e:auto_generated.data[3]
data[0][4] => mux_g7e:auto_generated.data[4]
data[0][5] => mux_g7e:auto_generated.data[5]
data[0][6] => mux_g7e:auto_generated.data[6]
data[0][7] => mux_g7e:auto_generated.data[7]
data[0][8] => mux_g7e:auto_generated.data[8]
data[0][9] => mux_g7e:auto_generated.data[9]
data[0][10] => mux_g7e:auto_generated.data[10]
data[0][11] => mux_g7e:auto_generated.data[11]
data[0][12] => mux_g7e:auto_generated.data[12]
data[0][13] => mux_g7e:auto_generated.data[13]
data[0][14] => mux_g7e:auto_generated.data[14]
data[0][15] => mux_g7e:auto_generated.data[15]
data[1][0] => mux_g7e:auto_generated.data[16]
data[1][1] => mux_g7e:auto_generated.data[17]
data[1][2] => mux_g7e:auto_generated.data[18]
data[1][3] => mux_g7e:auto_generated.data[19]
data[1][4] => mux_g7e:auto_generated.data[20]
data[1][5] => mux_g7e:auto_generated.data[21]
data[1][6] => mux_g7e:auto_generated.data[22]
data[1][7] => mux_g7e:auto_generated.data[23]
data[1][8] => mux_g7e:auto_generated.data[24]
data[1][9] => mux_g7e:auto_generated.data[25]
data[1][10] => mux_g7e:auto_generated.data[26]
data[1][11] => mux_g7e:auto_generated.data[27]
data[1][12] => mux_g7e:auto_generated.data[28]
data[1][13] => mux_g7e:auto_generated.data[29]
data[1][14] => mux_g7e:auto_generated.data[30]
data[1][15] => mux_g7e:auto_generated.data[31]
data[2][0] => mux_g7e:auto_generated.data[32]
data[2][1] => mux_g7e:auto_generated.data[33]
data[2][2] => mux_g7e:auto_generated.data[34]
data[2][3] => mux_g7e:auto_generated.data[35]
data[2][4] => mux_g7e:auto_generated.data[36]
data[2][5] => mux_g7e:auto_generated.data[37]
data[2][6] => mux_g7e:auto_generated.data[38]
data[2][7] => mux_g7e:auto_generated.data[39]
data[2][8] => mux_g7e:auto_generated.data[40]
data[2][9] => mux_g7e:auto_generated.data[41]
data[2][10] => mux_g7e:auto_generated.data[42]
data[2][11] => mux_g7e:auto_generated.data[43]
data[2][12] => mux_g7e:auto_generated.data[44]
data[2][13] => mux_g7e:auto_generated.data[45]
data[2][14] => mux_g7e:auto_generated.data[46]
data[2][15] => mux_g7e:auto_generated.data[47]
data[3][0] => mux_g7e:auto_generated.data[48]
data[3][1] => mux_g7e:auto_generated.data[49]
data[3][2] => mux_g7e:auto_generated.data[50]
data[3][3] => mux_g7e:auto_generated.data[51]
data[3][4] => mux_g7e:auto_generated.data[52]
data[3][5] => mux_g7e:auto_generated.data[53]
data[3][6] => mux_g7e:auto_generated.data[54]
data[3][7] => mux_g7e:auto_generated.data[55]
data[3][8] => mux_g7e:auto_generated.data[56]
data[3][9] => mux_g7e:auto_generated.data[57]
data[3][10] => mux_g7e:auto_generated.data[58]
data[3][11] => mux_g7e:auto_generated.data[59]
data[3][12] => mux_g7e:auto_generated.data[60]
data[3][13] => mux_g7e:auto_generated.data[61]
data[3][14] => mux_g7e:auto_generated.data[62]
data[3][15] => mux_g7e:auto_generated.data[63]
data[4][0] => mux_g7e:auto_generated.data[64]
data[4][1] => mux_g7e:auto_generated.data[65]
data[4][2] => mux_g7e:auto_generated.data[66]
data[4][3] => mux_g7e:auto_generated.data[67]
data[4][4] => mux_g7e:auto_generated.data[68]
data[4][5] => mux_g7e:auto_generated.data[69]
data[4][6] => mux_g7e:auto_generated.data[70]
data[4][7] => mux_g7e:auto_generated.data[71]
data[4][8] => mux_g7e:auto_generated.data[72]
data[4][9] => mux_g7e:auto_generated.data[73]
data[4][10] => mux_g7e:auto_generated.data[74]
data[4][11] => mux_g7e:auto_generated.data[75]
data[4][12] => mux_g7e:auto_generated.data[76]
data[4][13] => mux_g7e:auto_generated.data[77]
data[4][14] => mux_g7e:auto_generated.data[78]
data[4][15] => mux_g7e:auto_generated.data[79]
data[5][0] => mux_g7e:auto_generated.data[80]
data[5][1] => mux_g7e:auto_generated.data[81]
data[5][2] => mux_g7e:auto_generated.data[82]
data[5][3] => mux_g7e:auto_generated.data[83]
data[5][4] => mux_g7e:auto_generated.data[84]
data[5][5] => mux_g7e:auto_generated.data[85]
data[5][6] => mux_g7e:auto_generated.data[86]
data[5][7] => mux_g7e:auto_generated.data[87]
data[5][8] => mux_g7e:auto_generated.data[88]
data[5][9] => mux_g7e:auto_generated.data[89]
data[5][10] => mux_g7e:auto_generated.data[90]
data[5][11] => mux_g7e:auto_generated.data[91]
data[5][12] => mux_g7e:auto_generated.data[92]
data[5][13] => mux_g7e:auto_generated.data[93]
data[5][14] => mux_g7e:auto_generated.data[94]
data[5][15] => mux_g7e:auto_generated.data[95]
data[6][0] => mux_g7e:auto_generated.data[96]
data[6][1] => mux_g7e:auto_generated.data[97]
data[6][2] => mux_g7e:auto_generated.data[98]
data[6][3] => mux_g7e:auto_generated.data[99]
data[6][4] => mux_g7e:auto_generated.data[100]
data[6][5] => mux_g7e:auto_generated.data[101]
data[6][6] => mux_g7e:auto_generated.data[102]
data[6][7] => mux_g7e:auto_generated.data[103]
data[6][8] => mux_g7e:auto_generated.data[104]
data[6][9] => mux_g7e:auto_generated.data[105]
data[6][10] => mux_g7e:auto_generated.data[106]
data[6][11] => mux_g7e:auto_generated.data[107]
data[6][12] => mux_g7e:auto_generated.data[108]
data[6][13] => mux_g7e:auto_generated.data[109]
data[6][14] => mux_g7e:auto_generated.data[110]
data[6][15] => mux_g7e:auto_generated.data[111]
data[7][0] => mux_g7e:auto_generated.data[112]
data[7][1] => mux_g7e:auto_generated.data[113]
data[7][2] => mux_g7e:auto_generated.data[114]
data[7][3] => mux_g7e:auto_generated.data[115]
data[7][4] => mux_g7e:auto_generated.data[116]
data[7][5] => mux_g7e:auto_generated.data[117]
data[7][6] => mux_g7e:auto_generated.data[118]
data[7][7] => mux_g7e:auto_generated.data[119]
data[7][8] => mux_g7e:auto_generated.data[120]
data[7][9] => mux_g7e:auto_generated.data[121]
data[7][10] => mux_g7e:auto_generated.data[122]
data[7][11] => mux_g7e:auto_generated.data[123]
data[7][12] => mux_g7e:auto_generated.data[124]
data[7][13] => mux_g7e:auto_generated.data[125]
data[7][14] => mux_g7e:auto_generated.data[126]
data[7][15] => mux_g7e:auto_generated.data[127]
data[8][0] => mux_g7e:auto_generated.data[128]
data[8][1] => mux_g7e:auto_generated.data[129]
data[8][2] => mux_g7e:auto_generated.data[130]
data[8][3] => mux_g7e:auto_generated.data[131]
data[8][4] => mux_g7e:auto_generated.data[132]
data[8][5] => mux_g7e:auto_generated.data[133]
data[8][6] => mux_g7e:auto_generated.data[134]
data[8][7] => mux_g7e:auto_generated.data[135]
data[8][8] => mux_g7e:auto_generated.data[136]
data[8][9] => mux_g7e:auto_generated.data[137]
data[8][10] => mux_g7e:auto_generated.data[138]
data[8][11] => mux_g7e:auto_generated.data[139]
data[8][12] => mux_g7e:auto_generated.data[140]
data[8][13] => mux_g7e:auto_generated.data[141]
data[8][14] => mux_g7e:auto_generated.data[142]
data[8][15] => mux_g7e:auto_generated.data[143]
data[9][0] => mux_g7e:auto_generated.data[144]
data[9][1] => mux_g7e:auto_generated.data[145]
data[9][2] => mux_g7e:auto_generated.data[146]
data[9][3] => mux_g7e:auto_generated.data[147]
data[9][4] => mux_g7e:auto_generated.data[148]
data[9][5] => mux_g7e:auto_generated.data[149]
data[9][6] => mux_g7e:auto_generated.data[150]
data[9][7] => mux_g7e:auto_generated.data[151]
data[9][8] => mux_g7e:auto_generated.data[152]
data[9][9] => mux_g7e:auto_generated.data[153]
data[9][10] => mux_g7e:auto_generated.data[154]
data[9][11] => mux_g7e:auto_generated.data[155]
data[9][12] => mux_g7e:auto_generated.data[156]
data[9][13] => mux_g7e:auto_generated.data[157]
data[9][14] => mux_g7e:auto_generated.data[158]
data[9][15] => mux_g7e:auto_generated.data[159]
data[10][0] => mux_g7e:auto_generated.data[160]
data[10][1] => mux_g7e:auto_generated.data[161]
data[10][2] => mux_g7e:auto_generated.data[162]
data[10][3] => mux_g7e:auto_generated.data[163]
data[10][4] => mux_g7e:auto_generated.data[164]
data[10][5] => mux_g7e:auto_generated.data[165]
data[10][6] => mux_g7e:auto_generated.data[166]
data[10][7] => mux_g7e:auto_generated.data[167]
data[10][8] => mux_g7e:auto_generated.data[168]
data[10][9] => mux_g7e:auto_generated.data[169]
data[10][10] => mux_g7e:auto_generated.data[170]
data[10][11] => mux_g7e:auto_generated.data[171]
data[10][12] => mux_g7e:auto_generated.data[172]
data[10][13] => mux_g7e:auto_generated.data[173]
data[10][14] => mux_g7e:auto_generated.data[174]
data[10][15] => mux_g7e:auto_generated.data[175]
data[11][0] => mux_g7e:auto_generated.data[176]
data[11][1] => mux_g7e:auto_generated.data[177]
data[11][2] => mux_g7e:auto_generated.data[178]
data[11][3] => mux_g7e:auto_generated.data[179]
data[11][4] => mux_g7e:auto_generated.data[180]
data[11][5] => mux_g7e:auto_generated.data[181]
data[11][6] => mux_g7e:auto_generated.data[182]
data[11][7] => mux_g7e:auto_generated.data[183]
data[11][8] => mux_g7e:auto_generated.data[184]
data[11][9] => mux_g7e:auto_generated.data[185]
data[11][10] => mux_g7e:auto_generated.data[186]
data[11][11] => mux_g7e:auto_generated.data[187]
data[11][12] => mux_g7e:auto_generated.data[188]
data[11][13] => mux_g7e:auto_generated.data[189]
data[11][14] => mux_g7e:auto_generated.data[190]
data[11][15] => mux_g7e:auto_generated.data[191]
data[12][0] => mux_g7e:auto_generated.data[192]
data[12][1] => mux_g7e:auto_generated.data[193]
data[12][2] => mux_g7e:auto_generated.data[194]
data[12][3] => mux_g7e:auto_generated.data[195]
data[12][4] => mux_g7e:auto_generated.data[196]
data[12][5] => mux_g7e:auto_generated.data[197]
data[12][6] => mux_g7e:auto_generated.data[198]
data[12][7] => mux_g7e:auto_generated.data[199]
data[12][8] => mux_g7e:auto_generated.data[200]
data[12][9] => mux_g7e:auto_generated.data[201]
data[12][10] => mux_g7e:auto_generated.data[202]
data[12][11] => mux_g7e:auto_generated.data[203]
data[12][12] => mux_g7e:auto_generated.data[204]
data[12][13] => mux_g7e:auto_generated.data[205]
data[12][14] => mux_g7e:auto_generated.data[206]
data[12][15] => mux_g7e:auto_generated.data[207]
data[13][0] => mux_g7e:auto_generated.data[208]
data[13][1] => mux_g7e:auto_generated.data[209]
data[13][2] => mux_g7e:auto_generated.data[210]
data[13][3] => mux_g7e:auto_generated.data[211]
data[13][4] => mux_g7e:auto_generated.data[212]
data[13][5] => mux_g7e:auto_generated.data[213]
data[13][6] => mux_g7e:auto_generated.data[214]
data[13][7] => mux_g7e:auto_generated.data[215]
data[13][8] => mux_g7e:auto_generated.data[216]
data[13][9] => mux_g7e:auto_generated.data[217]
data[13][10] => mux_g7e:auto_generated.data[218]
data[13][11] => mux_g7e:auto_generated.data[219]
data[13][12] => mux_g7e:auto_generated.data[220]
data[13][13] => mux_g7e:auto_generated.data[221]
data[13][14] => mux_g7e:auto_generated.data[222]
data[13][15] => mux_g7e:auto_generated.data[223]
data[14][0] => mux_g7e:auto_generated.data[224]
data[14][1] => mux_g7e:auto_generated.data[225]
data[14][2] => mux_g7e:auto_generated.data[226]
data[14][3] => mux_g7e:auto_generated.data[227]
data[14][4] => mux_g7e:auto_generated.data[228]
data[14][5] => mux_g7e:auto_generated.data[229]
data[14][6] => mux_g7e:auto_generated.data[230]
data[14][7] => mux_g7e:auto_generated.data[231]
data[14][8] => mux_g7e:auto_generated.data[232]
data[14][9] => mux_g7e:auto_generated.data[233]
data[14][10] => mux_g7e:auto_generated.data[234]
data[14][11] => mux_g7e:auto_generated.data[235]
data[14][12] => mux_g7e:auto_generated.data[236]
data[14][13] => mux_g7e:auto_generated.data[237]
data[14][14] => mux_g7e:auto_generated.data[238]
data[14][15] => mux_g7e:auto_generated.data[239]
data[15][0] => mux_g7e:auto_generated.data[240]
data[15][1] => mux_g7e:auto_generated.data[241]
data[15][2] => mux_g7e:auto_generated.data[242]
data[15][3] => mux_g7e:auto_generated.data[243]
data[15][4] => mux_g7e:auto_generated.data[244]
data[15][5] => mux_g7e:auto_generated.data[245]
data[15][6] => mux_g7e:auto_generated.data[246]
data[15][7] => mux_g7e:auto_generated.data[247]
data[15][8] => mux_g7e:auto_generated.data[248]
data[15][9] => mux_g7e:auto_generated.data[249]
data[15][10] => mux_g7e:auto_generated.data[250]
data[15][11] => mux_g7e:auto_generated.data[251]
data[15][12] => mux_g7e:auto_generated.data[252]
data[15][13] => mux_g7e:auto_generated.data[253]
data[15][14] => mux_g7e:auto_generated.data[254]
data[15][15] => mux_g7e:auto_generated.data[255]
sel[0] => mux_g7e:auto_generated.sel[0]
sel[1] => mux_g7e:auto_generated.sel[1]
sel[2] => mux_g7e:auto_generated.sel[2]
sel[3] => mux_g7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g7e:auto_generated.result[0]
result[1] <= mux_g7e:auto_generated.result[1]
result[2] <= mux_g7e:auto_generated.result[2]
result[3] <= mux_g7e:auto_generated.result[3]
result[4] <= mux_g7e:auto_generated.result[4]
result[5] <= mux_g7e:auto_generated.result[5]
result[6] <= mux_g7e:auto_generated.result[6]
result[7] <= mux_g7e:auto_generated.result[7]
result[8] <= mux_g7e:auto_generated.result[8]
result[9] <= mux_g7e:auto_generated.result[9]
result[10] <= mux_g7e:auto_generated.result[10]
result[11] <= mux_g7e:auto_generated.result[11]
result[12] <= mux_g7e:auto_generated.result[12]
result[13] <= mux_g7e:auto_generated.result[13]
result[14] <= mux_g7e:auto_generated.result[14]
result[15] <= mux_g7e:auto_generated.result[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_MUX:inst17|LPM_MUX:lpm_mux_component|mux_g7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w0_n0_mux_dataout~0.IN1
data[17] => l1_w1_n0_mux_dataout~0.IN1
data[18] => l1_w2_n0_mux_dataout~0.IN1
data[19] => l1_w3_n0_mux_dataout~0.IN1
data[20] => l1_w4_n0_mux_dataout~0.IN1
data[21] => l1_w5_n0_mux_dataout~0.IN1
data[22] => l1_w6_n0_mux_dataout~0.IN1
data[23] => l1_w7_n0_mux_dataout~0.IN1
data[24] => l1_w8_n0_mux_dataout~0.IN1
data[25] => l1_w9_n0_mux_dataout~0.IN1
data[26] => l1_w10_n0_mux_dataout~0.IN1
data[27] => l1_w11_n0_mux_dataout~0.IN1
data[28] => l1_w12_n0_mux_dataout~0.IN1
data[29] => l1_w13_n0_mux_dataout~0.IN1
data[30] => l1_w14_n0_mux_dataout~0.IN1
data[31] => l1_w15_n0_mux_dataout~0.IN1
data[32] => l1_w0_n1_mux_dataout~1.IN1
data[33] => l1_w1_n1_mux_dataout~1.IN1
data[34] => l1_w2_n1_mux_dataout~1.IN1
data[35] => l1_w3_n1_mux_dataout~1.IN1
data[36] => l1_w4_n1_mux_dataout~1.IN1
data[37] => l1_w5_n1_mux_dataout~1.IN1
data[38] => l1_w6_n1_mux_dataout~1.IN1
data[39] => l1_w7_n1_mux_dataout~1.IN1
data[40] => l1_w8_n1_mux_dataout~1.IN1
data[41] => l1_w9_n1_mux_dataout~1.IN1
data[42] => l1_w10_n1_mux_dataout~1.IN1
data[43] => l1_w11_n1_mux_dataout~1.IN1
data[44] => l1_w12_n1_mux_dataout~1.IN1
data[45] => l1_w13_n1_mux_dataout~1.IN1
data[46] => l1_w14_n1_mux_dataout~1.IN1
data[47] => l1_w15_n1_mux_dataout~1.IN1
data[48] => l1_w0_n1_mux_dataout~0.IN1
data[49] => l1_w1_n1_mux_dataout~0.IN1
data[50] => l1_w2_n1_mux_dataout~0.IN1
data[51] => l1_w3_n1_mux_dataout~0.IN1
data[52] => l1_w4_n1_mux_dataout~0.IN1
data[53] => l1_w5_n1_mux_dataout~0.IN1
data[54] => l1_w6_n1_mux_dataout~0.IN1
data[55] => l1_w7_n1_mux_dataout~0.IN1
data[56] => l1_w8_n1_mux_dataout~0.IN1
data[57] => l1_w9_n1_mux_dataout~0.IN1
data[58] => l1_w10_n1_mux_dataout~0.IN1
data[59] => l1_w11_n1_mux_dataout~0.IN1
data[60] => l1_w12_n1_mux_dataout~0.IN1
data[61] => l1_w13_n1_mux_dataout~0.IN1
data[62] => l1_w14_n1_mux_dataout~0.IN1
data[63] => l1_w15_n1_mux_dataout~0.IN1
data[64] => l1_w0_n2_mux_dataout~1.IN1
data[65] => l1_w1_n2_mux_dataout~1.IN1
data[66] => l1_w2_n2_mux_dataout~1.IN1
data[67] => l1_w3_n2_mux_dataout~1.IN1
data[68] => l1_w4_n2_mux_dataout~1.IN1
data[69] => l1_w5_n2_mux_dataout~1.IN1
data[70] => l1_w6_n2_mux_dataout~1.IN1
data[71] => l1_w7_n2_mux_dataout~1.IN1
data[72] => l1_w8_n2_mux_dataout~1.IN1
data[73] => l1_w9_n2_mux_dataout~1.IN1
data[74] => l1_w10_n2_mux_dataout~1.IN1
data[75] => l1_w11_n2_mux_dataout~1.IN1
data[76] => l1_w12_n2_mux_dataout~1.IN1
data[77] => l1_w13_n2_mux_dataout~1.IN1
data[78] => l1_w14_n2_mux_dataout~1.IN1
data[79] => l1_w15_n2_mux_dataout~1.IN1
data[80] => l1_w0_n2_mux_dataout~0.IN1
data[81] => l1_w1_n2_mux_dataout~0.IN1
data[82] => l1_w2_n2_mux_dataout~0.IN1
data[83] => l1_w3_n2_mux_dataout~0.IN1
data[84] => l1_w4_n2_mux_dataout~0.IN1
data[85] => l1_w5_n2_mux_dataout~0.IN1
data[86] => l1_w6_n2_mux_dataout~0.IN1
data[87] => l1_w7_n2_mux_dataout~0.IN1
data[88] => l1_w8_n2_mux_dataout~0.IN1
data[89] => l1_w9_n2_mux_dataout~0.IN1
data[90] => l1_w10_n2_mux_dataout~0.IN1
data[91] => l1_w11_n2_mux_dataout~0.IN1
data[92] => l1_w12_n2_mux_dataout~0.IN1
data[93] => l1_w13_n2_mux_dataout~0.IN1
data[94] => l1_w14_n2_mux_dataout~0.IN1
data[95] => l1_w15_n2_mux_dataout~0.IN1
data[96] => l1_w0_n3_mux_dataout~1.IN1
data[97] => l1_w1_n3_mux_dataout~1.IN1
data[98] => l1_w2_n3_mux_dataout~1.IN1
data[99] => l1_w3_n3_mux_dataout~1.IN1
data[100] => l1_w4_n3_mux_dataout~1.IN1
data[101] => l1_w5_n3_mux_dataout~1.IN1
data[102] => l1_w6_n3_mux_dataout~1.IN1
data[103] => l1_w7_n3_mux_dataout~1.IN1
data[104] => l1_w8_n3_mux_dataout~1.IN1
data[105] => l1_w9_n3_mux_dataout~1.IN1
data[106] => l1_w10_n3_mux_dataout~1.IN1
data[107] => l1_w11_n3_mux_dataout~1.IN1
data[108] => l1_w12_n3_mux_dataout~1.IN1
data[109] => l1_w13_n3_mux_dataout~1.IN1
data[110] => l1_w14_n3_mux_dataout~1.IN1
data[111] => l1_w15_n3_mux_dataout~1.IN1
data[112] => l1_w0_n3_mux_dataout~0.IN1
data[113] => l1_w1_n3_mux_dataout~0.IN1
data[114] => l1_w2_n3_mux_dataout~0.IN1
data[115] => l1_w3_n3_mux_dataout~0.IN1
data[116] => l1_w4_n3_mux_dataout~0.IN1
data[117] => l1_w5_n3_mux_dataout~0.IN1
data[118] => l1_w6_n3_mux_dataout~0.IN1
data[119] => l1_w7_n3_mux_dataout~0.IN1
data[120] => l1_w8_n3_mux_dataout~0.IN1
data[121] => l1_w9_n3_mux_dataout~0.IN1
data[122] => l1_w10_n3_mux_dataout~0.IN1
data[123] => l1_w11_n3_mux_dataout~0.IN1
data[124] => l1_w12_n3_mux_dataout~0.IN1
data[125] => l1_w13_n3_mux_dataout~0.IN1
data[126] => l1_w14_n3_mux_dataout~0.IN1
data[127] => l1_w15_n3_mux_dataout~0.IN1
data[128] => l1_w0_n4_mux_dataout~1.IN1
data[129] => l1_w1_n4_mux_dataout~1.IN1
data[130] => l1_w2_n4_mux_dataout~1.IN1
data[131] => l1_w3_n4_mux_dataout~1.IN1
data[132] => l1_w4_n4_mux_dataout~1.IN1
data[133] => l1_w5_n4_mux_dataout~1.IN1
data[134] => l1_w6_n4_mux_dataout~1.IN1
data[135] => l1_w7_n4_mux_dataout~1.IN1
data[136] => l1_w8_n4_mux_dataout~1.IN1
data[137] => l1_w9_n4_mux_dataout~1.IN1
data[138] => l1_w10_n4_mux_dataout~1.IN1
data[139] => l1_w11_n4_mux_dataout~1.IN1
data[140] => l1_w12_n4_mux_dataout~1.IN1
data[141] => l1_w13_n4_mux_dataout~1.IN1
data[142] => l1_w14_n4_mux_dataout~1.IN1
data[143] => l1_w15_n4_mux_dataout~1.IN1
data[144] => l1_w0_n4_mux_dataout~0.IN1
data[145] => l1_w1_n4_mux_dataout~0.IN1
data[146] => l1_w2_n4_mux_dataout~0.IN1
data[147] => l1_w3_n4_mux_dataout~0.IN1
data[148] => l1_w4_n4_mux_dataout~0.IN1
data[149] => l1_w5_n4_mux_dataout~0.IN1
data[150] => l1_w6_n4_mux_dataout~0.IN1
data[151] => l1_w7_n4_mux_dataout~0.IN1
data[152] => l1_w8_n4_mux_dataout~0.IN1
data[153] => l1_w9_n4_mux_dataout~0.IN1
data[154] => l1_w10_n4_mux_dataout~0.IN1
data[155] => l1_w11_n4_mux_dataout~0.IN1
data[156] => l1_w12_n4_mux_dataout~0.IN1
data[157] => l1_w13_n4_mux_dataout~0.IN1
data[158] => l1_w14_n4_mux_dataout~0.IN1
data[159] => l1_w15_n4_mux_dataout~0.IN1
data[160] => l1_w0_n5_mux_dataout~1.IN1
data[161] => l1_w1_n5_mux_dataout~1.IN1
data[162] => l1_w2_n5_mux_dataout~1.IN1
data[163] => l1_w3_n5_mux_dataout~1.IN1
data[164] => l1_w4_n5_mux_dataout~1.IN1
data[165] => l1_w5_n5_mux_dataout~1.IN1
data[166] => l1_w6_n5_mux_dataout~1.IN1
data[167] => l1_w7_n5_mux_dataout~1.IN1
data[168] => l1_w8_n5_mux_dataout~1.IN1
data[169] => l1_w9_n5_mux_dataout~1.IN1
data[170] => l1_w10_n5_mux_dataout~1.IN1
data[171] => l1_w11_n5_mux_dataout~1.IN1
data[172] => l1_w12_n5_mux_dataout~1.IN1
data[173] => l1_w13_n5_mux_dataout~1.IN1
data[174] => l1_w14_n5_mux_dataout~1.IN1
data[175] => l1_w15_n5_mux_dataout~1.IN1
data[176] => l1_w0_n5_mux_dataout~0.IN1
data[177] => l1_w1_n5_mux_dataout~0.IN1
data[178] => l1_w2_n5_mux_dataout~0.IN1
data[179] => l1_w3_n5_mux_dataout~0.IN1
data[180] => l1_w4_n5_mux_dataout~0.IN1
data[181] => l1_w5_n5_mux_dataout~0.IN1
data[182] => l1_w6_n5_mux_dataout~0.IN1
data[183] => l1_w7_n5_mux_dataout~0.IN1
data[184] => l1_w8_n5_mux_dataout~0.IN1
data[185] => l1_w9_n5_mux_dataout~0.IN1
data[186] => l1_w10_n5_mux_dataout~0.IN1
data[187] => l1_w11_n5_mux_dataout~0.IN1
data[188] => l1_w12_n5_mux_dataout~0.IN1
data[189] => l1_w13_n5_mux_dataout~0.IN1
data[190] => l1_w14_n5_mux_dataout~0.IN1
data[191] => l1_w15_n5_mux_dataout~0.IN1
data[192] => l1_w0_n6_mux_dataout~1.IN1
data[193] => l1_w1_n6_mux_dataout~1.IN1
data[194] => l1_w2_n6_mux_dataout~1.IN1
data[195] => l1_w3_n6_mux_dataout~1.IN1
data[196] => l1_w4_n6_mux_dataout~1.IN1
data[197] => l1_w5_n6_mux_dataout~1.IN1
data[198] => l1_w6_n6_mux_dataout~1.IN1
data[199] => l1_w7_n6_mux_dataout~1.IN1
data[200] => l1_w8_n6_mux_dataout~1.IN1
data[201] => l1_w9_n6_mux_dataout~1.IN1
data[202] => l1_w10_n6_mux_dataout~1.IN1
data[203] => l1_w11_n6_mux_dataout~1.IN1
data[204] => l1_w12_n6_mux_dataout~1.IN1
data[205] => l1_w13_n6_mux_dataout~1.IN1
data[206] => l1_w14_n6_mux_dataout~1.IN1
data[207] => l1_w15_n6_mux_dataout~1.IN1
data[208] => l1_w0_n6_mux_dataout~0.IN1
data[209] => l1_w1_n6_mux_dataout~0.IN1
data[210] => l1_w2_n6_mux_dataout~0.IN1
data[211] => l1_w3_n6_mux_dataout~0.IN1
data[212] => l1_w4_n6_mux_dataout~0.IN1
data[213] => l1_w5_n6_mux_dataout~0.IN1
data[214] => l1_w6_n6_mux_dataout~0.IN1
data[215] => l1_w7_n6_mux_dataout~0.IN1
data[216] => l1_w8_n6_mux_dataout~0.IN1
data[217] => l1_w9_n6_mux_dataout~0.IN1
data[218] => l1_w10_n6_mux_dataout~0.IN1
data[219] => l1_w11_n6_mux_dataout~0.IN1
data[220] => l1_w12_n6_mux_dataout~0.IN1
data[221] => l1_w13_n6_mux_dataout~0.IN1
data[222] => l1_w14_n6_mux_dataout~0.IN1
data[223] => l1_w15_n6_mux_dataout~0.IN1
data[224] => l1_w0_n7_mux_dataout~1.IN1
data[225] => l1_w1_n7_mux_dataout~1.IN1
data[226] => l1_w2_n7_mux_dataout~1.IN1
data[227] => l1_w3_n7_mux_dataout~1.IN1
data[228] => l1_w4_n7_mux_dataout~1.IN1
data[229] => l1_w5_n7_mux_dataout~1.IN1
data[230] => l1_w6_n7_mux_dataout~1.IN1
data[231] => l1_w7_n7_mux_dataout~1.IN1
data[232] => l1_w8_n7_mux_dataout~1.IN1
data[233] => l1_w9_n7_mux_dataout~1.IN1
data[234] => l1_w10_n7_mux_dataout~1.IN1
data[235] => l1_w11_n7_mux_dataout~1.IN1
data[236] => l1_w12_n7_mux_dataout~1.IN1
data[237] => l1_w13_n7_mux_dataout~1.IN1
data[238] => l1_w14_n7_mux_dataout~1.IN1
data[239] => l1_w15_n7_mux_dataout~1.IN1
data[240] => l1_w0_n7_mux_dataout~0.IN1
data[241] => l1_w1_n7_mux_dataout~0.IN1
data[242] => l1_w2_n7_mux_dataout~0.IN1
data[243] => l1_w3_n7_mux_dataout~0.IN1
data[244] => l1_w4_n7_mux_dataout~0.IN1
data[245] => l1_w5_n7_mux_dataout~0.IN1
data[246] => l1_w6_n7_mux_dataout~0.IN1
data[247] => l1_w7_n7_mux_dataout~0.IN1
data[248] => l1_w8_n7_mux_dataout~0.IN1
data[249] => l1_w9_n7_mux_dataout~0.IN1
data[250] => l1_w10_n7_mux_dataout~0.IN1
data[251] => l1_w11_n7_mux_dataout~0.IN1
data[252] => l1_w12_n7_mux_dataout~0.IN1
data[253] => l1_w13_n7_mux_dataout~0.IN1
data[254] => l1_w14_n7_mux_dataout~0.IN1
data[255] => l1_w15_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l4_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l4_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l4_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l4_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w11_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w11_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w11_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w11_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w11_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w11_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w11_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w12_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w12_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w12_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w12_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w12_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w12_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w12_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w13_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w13_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w13_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w13_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w13_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w13_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w13_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w14_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w14_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w14_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w14_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w14_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w14_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w14_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w15_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w15_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w15_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w15_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w15_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w15_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w15_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~88.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~89.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~90.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~91.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~92.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~93.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~94.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~95.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~96.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~97.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~98.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~99.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~100.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~101.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~102.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~103.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~104.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~105.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~106.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~107.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~108.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~109.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~110.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~111.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~112.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~113.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~114.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~115.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~116.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~117.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~118.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~119.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~120.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~121.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~122.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~123.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~124.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~125.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~126.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~127.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~132.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~133.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~134.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~135.IN0
sel[1] => l2_w11_n0_mux_dataout~0.IN0
sel[1] => _~136.IN0
sel[1] => l2_w11_n1_mux_dataout~0.IN0
sel[1] => _~137.IN0
sel[1] => l2_w11_n2_mux_dataout~0.IN0
sel[1] => _~138.IN0
sel[1] => l2_w11_n3_mux_dataout~0.IN0
sel[1] => _~139.IN0
sel[1] => l2_w12_n0_mux_dataout~0.IN0
sel[1] => _~140.IN0
sel[1] => l2_w12_n1_mux_dataout~0.IN0
sel[1] => _~141.IN0
sel[1] => l2_w12_n2_mux_dataout~0.IN0
sel[1] => _~142.IN0
sel[1] => l2_w12_n3_mux_dataout~0.IN0
sel[1] => _~143.IN0
sel[1] => l2_w13_n0_mux_dataout~0.IN0
sel[1] => _~144.IN0
sel[1] => l2_w13_n1_mux_dataout~0.IN0
sel[1] => _~145.IN0
sel[1] => l2_w13_n2_mux_dataout~0.IN0
sel[1] => _~146.IN0
sel[1] => l2_w13_n3_mux_dataout~0.IN0
sel[1] => _~147.IN0
sel[1] => l2_w14_n0_mux_dataout~0.IN0
sel[1] => _~148.IN0
sel[1] => l2_w14_n1_mux_dataout~0.IN0
sel[1] => _~149.IN0
sel[1] => l2_w14_n2_mux_dataout~0.IN0
sel[1] => _~150.IN0
sel[1] => l2_w14_n3_mux_dataout~0.IN0
sel[1] => _~151.IN0
sel[1] => l2_w15_n0_mux_dataout~0.IN0
sel[1] => _~152.IN0
sel[1] => l2_w15_n1_mux_dataout~0.IN0
sel[1] => _~153.IN0
sel[1] => l2_w15_n2_mux_dataout~0.IN0
sel[1] => _~154.IN0
sel[1] => l2_w15_n3_mux_dataout~0.IN0
sel[1] => _~155.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~156.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~157.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~158.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~159.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~160.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~161.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~162.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~163.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~164.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~165.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~166.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~167.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~168.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~169.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~170.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~171.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~172.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~173.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~174.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~175.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~176.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~177.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~178.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~179.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~180.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~181.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~182.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~183.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~184.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~185.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~186.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~187.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~188.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~189.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~190.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~191.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~192.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~193.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~194.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~195.IN0
sel[2] => l3_w11_n0_mux_dataout~0.IN0
sel[2] => _~196.IN0
sel[2] => l3_w11_n1_mux_dataout~0.IN0
sel[2] => _~197.IN0
sel[2] => l3_w12_n0_mux_dataout~0.IN0
sel[2] => _~198.IN0
sel[2] => l3_w12_n1_mux_dataout~0.IN0
sel[2] => _~199.IN0
sel[2] => l3_w13_n0_mux_dataout~0.IN0
sel[2] => _~200.IN0
sel[2] => l3_w13_n1_mux_dataout~0.IN0
sel[2] => _~201.IN0
sel[2] => l3_w14_n0_mux_dataout~0.IN0
sel[2] => _~202.IN0
sel[2] => l3_w14_n1_mux_dataout~0.IN0
sel[2] => _~203.IN0
sel[2] => l3_w15_n0_mux_dataout~0.IN0
sel[2] => _~204.IN0
sel[2] => l3_w15_n1_mux_dataout~0.IN0
sel[2] => _~205.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~206.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~207.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~208.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~209.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~210.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~211.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~212.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~213.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~214.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~215.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~216.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~217.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~218.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~219.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~220.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~221.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~222.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~223.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~224.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~225.IN0
sel[3] => l4_w11_n0_mux_dataout~0.IN0
sel[3] => _~226.IN0
sel[3] => l4_w12_n0_mux_dataout~0.IN0
sel[3] => _~227.IN0
sel[3] => l4_w13_n0_mux_dataout~0.IN0
sel[3] => _~228.IN0
sel[3] => l4_w14_n0_mux_dataout~0.IN0
sel[3] => _~229.IN0
sel[3] => l4_w15_n0_mux_dataout~0.IN0
sel[3] => _~230.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~231.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~232.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~233.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~234.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~235.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~236.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~237.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~238.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~239.IN0


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:al
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTERS_DECODER:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTERS_DECODER:inst|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTERS_DECODER:inst|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:fl
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:fl|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:fh
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:fh|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:gl
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:gl|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:gh
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:gh|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hh
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:ah
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:ah|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bh
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bh|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:cl
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:cl|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:ch
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:ch|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:dl
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:dl|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:dh
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:dh|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:el
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:el|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:eh
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_BUSTRI:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_BUSTRI:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_MUX:inst18
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data10x[11] => LPM_MUX:lpm_mux_component.DATA[10][11]
data10x[12] => LPM_MUX:lpm_mux_component.DATA[10][12]
data10x[13] => LPM_MUX:lpm_mux_component.DATA[10][13]
data10x[14] => LPM_MUX:lpm_mux_component.DATA[10][14]
data10x[15] => LPM_MUX:lpm_mux_component.DATA[10][15]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data11x[11] => LPM_MUX:lpm_mux_component.DATA[11][11]
data11x[12] => LPM_MUX:lpm_mux_component.DATA[11][12]
data11x[13] => LPM_MUX:lpm_mux_component.DATA[11][13]
data11x[14] => LPM_MUX:lpm_mux_component.DATA[11][14]
data11x[15] => LPM_MUX:lpm_mux_component.DATA[11][15]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data12x[11] => LPM_MUX:lpm_mux_component.DATA[12][11]
data12x[12] => LPM_MUX:lpm_mux_component.DATA[12][12]
data12x[13] => LPM_MUX:lpm_mux_component.DATA[12][13]
data12x[14] => LPM_MUX:lpm_mux_component.DATA[12][14]
data12x[15] => LPM_MUX:lpm_mux_component.DATA[12][15]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data13x[11] => LPM_MUX:lpm_mux_component.DATA[13][11]
data13x[12] => LPM_MUX:lpm_mux_component.DATA[13][12]
data13x[13] => LPM_MUX:lpm_mux_component.DATA[13][13]
data13x[14] => LPM_MUX:lpm_mux_component.DATA[13][14]
data13x[15] => LPM_MUX:lpm_mux_component.DATA[13][15]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data14x[11] => LPM_MUX:lpm_mux_component.DATA[14][11]
data14x[12] => LPM_MUX:lpm_mux_component.DATA[14][12]
data14x[13] => LPM_MUX:lpm_mux_component.DATA[14][13]
data14x[14] => LPM_MUX:lpm_mux_component.DATA[14][14]
data14x[15] => LPM_MUX:lpm_mux_component.DATA[14][15]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data15x[11] => LPM_MUX:lpm_mux_component.DATA[15][11]
data15x[12] => LPM_MUX:lpm_mux_component.DATA[15][12]
data15x[13] => LPM_MUX:lpm_mux_component.DATA[15][13]
data15x[14] => LPM_MUX:lpm_mux_component.DATA[15][14]
data15x[15] => LPM_MUX:lpm_mux_component.DATA[15][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data8x[11] => LPM_MUX:lpm_mux_component.DATA[8][11]
data8x[12] => LPM_MUX:lpm_mux_component.DATA[8][12]
data8x[13] => LPM_MUX:lpm_mux_component.DATA[8][13]
data8x[14] => LPM_MUX:lpm_mux_component.DATA[8][14]
data8x[15] => LPM_MUX:lpm_mux_component.DATA[8][15]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
data9x[11] => LPM_MUX:lpm_mux_component.DATA[9][11]
data9x[12] => LPM_MUX:lpm_mux_component.DATA[9][12]
data9x[13] => LPM_MUX:lpm_mux_component.DATA[9][13]
data9x[14] => LPM_MUX:lpm_mux_component.DATA[9][14]
data9x[15] => LPM_MUX:lpm_mux_component.DATA[9][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_MUX:inst18|LPM_MUX:lpm_mux_component
data[0][0] => mux_g7e:auto_generated.data[0]
data[0][1] => mux_g7e:auto_generated.data[1]
data[0][2] => mux_g7e:auto_generated.data[2]
data[0][3] => mux_g7e:auto_generated.data[3]
data[0][4] => mux_g7e:auto_generated.data[4]
data[0][5] => mux_g7e:auto_generated.data[5]
data[0][6] => mux_g7e:auto_generated.data[6]
data[0][7] => mux_g7e:auto_generated.data[7]
data[0][8] => mux_g7e:auto_generated.data[8]
data[0][9] => mux_g7e:auto_generated.data[9]
data[0][10] => mux_g7e:auto_generated.data[10]
data[0][11] => mux_g7e:auto_generated.data[11]
data[0][12] => mux_g7e:auto_generated.data[12]
data[0][13] => mux_g7e:auto_generated.data[13]
data[0][14] => mux_g7e:auto_generated.data[14]
data[0][15] => mux_g7e:auto_generated.data[15]
data[1][0] => mux_g7e:auto_generated.data[16]
data[1][1] => mux_g7e:auto_generated.data[17]
data[1][2] => mux_g7e:auto_generated.data[18]
data[1][3] => mux_g7e:auto_generated.data[19]
data[1][4] => mux_g7e:auto_generated.data[20]
data[1][5] => mux_g7e:auto_generated.data[21]
data[1][6] => mux_g7e:auto_generated.data[22]
data[1][7] => mux_g7e:auto_generated.data[23]
data[1][8] => mux_g7e:auto_generated.data[24]
data[1][9] => mux_g7e:auto_generated.data[25]
data[1][10] => mux_g7e:auto_generated.data[26]
data[1][11] => mux_g7e:auto_generated.data[27]
data[1][12] => mux_g7e:auto_generated.data[28]
data[1][13] => mux_g7e:auto_generated.data[29]
data[1][14] => mux_g7e:auto_generated.data[30]
data[1][15] => mux_g7e:auto_generated.data[31]
data[2][0] => mux_g7e:auto_generated.data[32]
data[2][1] => mux_g7e:auto_generated.data[33]
data[2][2] => mux_g7e:auto_generated.data[34]
data[2][3] => mux_g7e:auto_generated.data[35]
data[2][4] => mux_g7e:auto_generated.data[36]
data[2][5] => mux_g7e:auto_generated.data[37]
data[2][6] => mux_g7e:auto_generated.data[38]
data[2][7] => mux_g7e:auto_generated.data[39]
data[2][8] => mux_g7e:auto_generated.data[40]
data[2][9] => mux_g7e:auto_generated.data[41]
data[2][10] => mux_g7e:auto_generated.data[42]
data[2][11] => mux_g7e:auto_generated.data[43]
data[2][12] => mux_g7e:auto_generated.data[44]
data[2][13] => mux_g7e:auto_generated.data[45]
data[2][14] => mux_g7e:auto_generated.data[46]
data[2][15] => mux_g7e:auto_generated.data[47]
data[3][0] => mux_g7e:auto_generated.data[48]
data[3][1] => mux_g7e:auto_generated.data[49]
data[3][2] => mux_g7e:auto_generated.data[50]
data[3][3] => mux_g7e:auto_generated.data[51]
data[3][4] => mux_g7e:auto_generated.data[52]
data[3][5] => mux_g7e:auto_generated.data[53]
data[3][6] => mux_g7e:auto_generated.data[54]
data[3][7] => mux_g7e:auto_generated.data[55]
data[3][8] => mux_g7e:auto_generated.data[56]
data[3][9] => mux_g7e:auto_generated.data[57]
data[3][10] => mux_g7e:auto_generated.data[58]
data[3][11] => mux_g7e:auto_generated.data[59]
data[3][12] => mux_g7e:auto_generated.data[60]
data[3][13] => mux_g7e:auto_generated.data[61]
data[3][14] => mux_g7e:auto_generated.data[62]
data[3][15] => mux_g7e:auto_generated.data[63]
data[4][0] => mux_g7e:auto_generated.data[64]
data[4][1] => mux_g7e:auto_generated.data[65]
data[4][2] => mux_g7e:auto_generated.data[66]
data[4][3] => mux_g7e:auto_generated.data[67]
data[4][4] => mux_g7e:auto_generated.data[68]
data[4][5] => mux_g7e:auto_generated.data[69]
data[4][6] => mux_g7e:auto_generated.data[70]
data[4][7] => mux_g7e:auto_generated.data[71]
data[4][8] => mux_g7e:auto_generated.data[72]
data[4][9] => mux_g7e:auto_generated.data[73]
data[4][10] => mux_g7e:auto_generated.data[74]
data[4][11] => mux_g7e:auto_generated.data[75]
data[4][12] => mux_g7e:auto_generated.data[76]
data[4][13] => mux_g7e:auto_generated.data[77]
data[4][14] => mux_g7e:auto_generated.data[78]
data[4][15] => mux_g7e:auto_generated.data[79]
data[5][0] => mux_g7e:auto_generated.data[80]
data[5][1] => mux_g7e:auto_generated.data[81]
data[5][2] => mux_g7e:auto_generated.data[82]
data[5][3] => mux_g7e:auto_generated.data[83]
data[5][4] => mux_g7e:auto_generated.data[84]
data[5][5] => mux_g7e:auto_generated.data[85]
data[5][6] => mux_g7e:auto_generated.data[86]
data[5][7] => mux_g7e:auto_generated.data[87]
data[5][8] => mux_g7e:auto_generated.data[88]
data[5][9] => mux_g7e:auto_generated.data[89]
data[5][10] => mux_g7e:auto_generated.data[90]
data[5][11] => mux_g7e:auto_generated.data[91]
data[5][12] => mux_g7e:auto_generated.data[92]
data[5][13] => mux_g7e:auto_generated.data[93]
data[5][14] => mux_g7e:auto_generated.data[94]
data[5][15] => mux_g7e:auto_generated.data[95]
data[6][0] => mux_g7e:auto_generated.data[96]
data[6][1] => mux_g7e:auto_generated.data[97]
data[6][2] => mux_g7e:auto_generated.data[98]
data[6][3] => mux_g7e:auto_generated.data[99]
data[6][4] => mux_g7e:auto_generated.data[100]
data[6][5] => mux_g7e:auto_generated.data[101]
data[6][6] => mux_g7e:auto_generated.data[102]
data[6][7] => mux_g7e:auto_generated.data[103]
data[6][8] => mux_g7e:auto_generated.data[104]
data[6][9] => mux_g7e:auto_generated.data[105]
data[6][10] => mux_g7e:auto_generated.data[106]
data[6][11] => mux_g7e:auto_generated.data[107]
data[6][12] => mux_g7e:auto_generated.data[108]
data[6][13] => mux_g7e:auto_generated.data[109]
data[6][14] => mux_g7e:auto_generated.data[110]
data[6][15] => mux_g7e:auto_generated.data[111]
data[7][0] => mux_g7e:auto_generated.data[112]
data[7][1] => mux_g7e:auto_generated.data[113]
data[7][2] => mux_g7e:auto_generated.data[114]
data[7][3] => mux_g7e:auto_generated.data[115]
data[7][4] => mux_g7e:auto_generated.data[116]
data[7][5] => mux_g7e:auto_generated.data[117]
data[7][6] => mux_g7e:auto_generated.data[118]
data[7][7] => mux_g7e:auto_generated.data[119]
data[7][8] => mux_g7e:auto_generated.data[120]
data[7][9] => mux_g7e:auto_generated.data[121]
data[7][10] => mux_g7e:auto_generated.data[122]
data[7][11] => mux_g7e:auto_generated.data[123]
data[7][12] => mux_g7e:auto_generated.data[124]
data[7][13] => mux_g7e:auto_generated.data[125]
data[7][14] => mux_g7e:auto_generated.data[126]
data[7][15] => mux_g7e:auto_generated.data[127]
data[8][0] => mux_g7e:auto_generated.data[128]
data[8][1] => mux_g7e:auto_generated.data[129]
data[8][2] => mux_g7e:auto_generated.data[130]
data[8][3] => mux_g7e:auto_generated.data[131]
data[8][4] => mux_g7e:auto_generated.data[132]
data[8][5] => mux_g7e:auto_generated.data[133]
data[8][6] => mux_g7e:auto_generated.data[134]
data[8][7] => mux_g7e:auto_generated.data[135]
data[8][8] => mux_g7e:auto_generated.data[136]
data[8][9] => mux_g7e:auto_generated.data[137]
data[8][10] => mux_g7e:auto_generated.data[138]
data[8][11] => mux_g7e:auto_generated.data[139]
data[8][12] => mux_g7e:auto_generated.data[140]
data[8][13] => mux_g7e:auto_generated.data[141]
data[8][14] => mux_g7e:auto_generated.data[142]
data[8][15] => mux_g7e:auto_generated.data[143]
data[9][0] => mux_g7e:auto_generated.data[144]
data[9][1] => mux_g7e:auto_generated.data[145]
data[9][2] => mux_g7e:auto_generated.data[146]
data[9][3] => mux_g7e:auto_generated.data[147]
data[9][4] => mux_g7e:auto_generated.data[148]
data[9][5] => mux_g7e:auto_generated.data[149]
data[9][6] => mux_g7e:auto_generated.data[150]
data[9][7] => mux_g7e:auto_generated.data[151]
data[9][8] => mux_g7e:auto_generated.data[152]
data[9][9] => mux_g7e:auto_generated.data[153]
data[9][10] => mux_g7e:auto_generated.data[154]
data[9][11] => mux_g7e:auto_generated.data[155]
data[9][12] => mux_g7e:auto_generated.data[156]
data[9][13] => mux_g7e:auto_generated.data[157]
data[9][14] => mux_g7e:auto_generated.data[158]
data[9][15] => mux_g7e:auto_generated.data[159]
data[10][0] => mux_g7e:auto_generated.data[160]
data[10][1] => mux_g7e:auto_generated.data[161]
data[10][2] => mux_g7e:auto_generated.data[162]
data[10][3] => mux_g7e:auto_generated.data[163]
data[10][4] => mux_g7e:auto_generated.data[164]
data[10][5] => mux_g7e:auto_generated.data[165]
data[10][6] => mux_g7e:auto_generated.data[166]
data[10][7] => mux_g7e:auto_generated.data[167]
data[10][8] => mux_g7e:auto_generated.data[168]
data[10][9] => mux_g7e:auto_generated.data[169]
data[10][10] => mux_g7e:auto_generated.data[170]
data[10][11] => mux_g7e:auto_generated.data[171]
data[10][12] => mux_g7e:auto_generated.data[172]
data[10][13] => mux_g7e:auto_generated.data[173]
data[10][14] => mux_g7e:auto_generated.data[174]
data[10][15] => mux_g7e:auto_generated.data[175]
data[11][0] => mux_g7e:auto_generated.data[176]
data[11][1] => mux_g7e:auto_generated.data[177]
data[11][2] => mux_g7e:auto_generated.data[178]
data[11][3] => mux_g7e:auto_generated.data[179]
data[11][4] => mux_g7e:auto_generated.data[180]
data[11][5] => mux_g7e:auto_generated.data[181]
data[11][6] => mux_g7e:auto_generated.data[182]
data[11][7] => mux_g7e:auto_generated.data[183]
data[11][8] => mux_g7e:auto_generated.data[184]
data[11][9] => mux_g7e:auto_generated.data[185]
data[11][10] => mux_g7e:auto_generated.data[186]
data[11][11] => mux_g7e:auto_generated.data[187]
data[11][12] => mux_g7e:auto_generated.data[188]
data[11][13] => mux_g7e:auto_generated.data[189]
data[11][14] => mux_g7e:auto_generated.data[190]
data[11][15] => mux_g7e:auto_generated.data[191]
data[12][0] => mux_g7e:auto_generated.data[192]
data[12][1] => mux_g7e:auto_generated.data[193]
data[12][2] => mux_g7e:auto_generated.data[194]
data[12][3] => mux_g7e:auto_generated.data[195]
data[12][4] => mux_g7e:auto_generated.data[196]
data[12][5] => mux_g7e:auto_generated.data[197]
data[12][6] => mux_g7e:auto_generated.data[198]
data[12][7] => mux_g7e:auto_generated.data[199]
data[12][8] => mux_g7e:auto_generated.data[200]
data[12][9] => mux_g7e:auto_generated.data[201]
data[12][10] => mux_g7e:auto_generated.data[202]
data[12][11] => mux_g7e:auto_generated.data[203]
data[12][12] => mux_g7e:auto_generated.data[204]
data[12][13] => mux_g7e:auto_generated.data[205]
data[12][14] => mux_g7e:auto_generated.data[206]
data[12][15] => mux_g7e:auto_generated.data[207]
data[13][0] => mux_g7e:auto_generated.data[208]
data[13][1] => mux_g7e:auto_generated.data[209]
data[13][2] => mux_g7e:auto_generated.data[210]
data[13][3] => mux_g7e:auto_generated.data[211]
data[13][4] => mux_g7e:auto_generated.data[212]
data[13][5] => mux_g7e:auto_generated.data[213]
data[13][6] => mux_g7e:auto_generated.data[214]
data[13][7] => mux_g7e:auto_generated.data[215]
data[13][8] => mux_g7e:auto_generated.data[216]
data[13][9] => mux_g7e:auto_generated.data[217]
data[13][10] => mux_g7e:auto_generated.data[218]
data[13][11] => mux_g7e:auto_generated.data[219]
data[13][12] => mux_g7e:auto_generated.data[220]
data[13][13] => mux_g7e:auto_generated.data[221]
data[13][14] => mux_g7e:auto_generated.data[222]
data[13][15] => mux_g7e:auto_generated.data[223]
data[14][0] => mux_g7e:auto_generated.data[224]
data[14][1] => mux_g7e:auto_generated.data[225]
data[14][2] => mux_g7e:auto_generated.data[226]
data[14][3] => mux_g7e:auto_generated.data[227]
data[14][4] => mux_g7e:auto_generated.data[228]
data[14][5] => mux_g7e:auto_generated.data[229]
data[14][6] => mux_g7e:auto_generated.data[230]
data[14][7] => mux_g7e:auto_generated.data[231]
data[14][8] => mux_g7e:auto_generated.data[232]
data[14][9] => mux_g7e:auto_generated.data[233]
data[14][10] => mux_g7e:auto_generated.data[234]
data[14][11] => mux_g7e:auto_generated.data[235]
data[14][12] => mux_g7e:auto_generated.data[236]
data[14][13] => mux_g7e:auto_generated.data[237]
data[14][14] => mux_g7e:auto_generated.data[238]
data[14][15] => mux_g7e:auto_generated.data[239]
data[15][0] => mux_g7e:auto_generated.data[240]
data[15][1] => mux_g7e:auto_generated.data[241]
data[15][2] => mux_g7e:auto_generated.data[242]
data[15][3] => mux_g7e:auto_generated.data[243]
data[15][4] => mux_g7e:auto_generated.data[244]
data[15][5] => mux_g7e:auto_generated.data[245]
data[15][6] => mux_g7e:auto_generated.data[246]
data[15][7] => mux_g7e:auto_generated.data[247]
data[15][8] => mux_g7e:auto_generated.data[248]
data[15][9] => mux_g7e:auto_generated.data[249]
data[15][10] => mux_g7e:auto_generated.data[250]
data[15][11] => mux_g7e:auto_generated.data[251]
data[15][12] => mux_g7e:auto_generated.data[252]
data[15][13] => mux_g7e:auto_generated.data[253]
data[15][14] => mux_g7e:auto_generated.data[254]
data[15][15] => mux_g7e:auto_generated.data[255]
sel[0] => mux_g7e:auto_generated.sel[0]
sel[1] => mux_g7e:auto_generated.sel[1]
sel[2] => mux_g7e:auto_generated.sel[2]
sel[3] => mux_g7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g7e:auto_generated.result[0]
result[1] <= mux_g7e:auto_generated.result[1]
result[2] <= mux_g7e:auto_generated.result[2]
result[3] <= mux_g7e:auto_generated.result[3]
result[4] <= mux_g7e:auto_generated.result[4]
result[5] <= mux_g7e:auto_generated.result[5]
result[6] <= mux_g7e:auto_generated.result[6]
result[7] <= mux_g7e:auto_generated.result[7]
result[8] <= mux_g7e:auto_generated.result[8]
result[9] <= mux_g7e:auto_generated.result[9]
result[10] <= mux_g7e:auto_generated.result[10]
result[11] <= mux_g7e:auto_generated.result[11]
result[12] <= mux_g7e:auto_generated.result[12]
result[13] <= mux_g7e:auto_generated.result[13]
result[14] <= mux_g7e:auto_generated.result[14]
result[15] <= mux_g7e:auto_generated.result[15]


|CPU_WITH_MEMORY|CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER_READ_MUX:inst18|LPM_MUX:lpm_mux_component|mux_g7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w0_n0_mux_dataout~0.IN1
data[17] => l1_w1_n0_mux_dataout~0.IN1
data[18] => l1_w2_n0_mux_dataout~0.IN1
data[19] => l1_w3_n0_mux_dataout~0.IN1
data[20] => l1_w4_n0_mux_dataout~0.IN1
data[21] => l1_w5_n0_mux_dataout~0.IN1
data[22] => l1_w6_n0_mux_dataout~0.IN1
data[23] => l1_w7_n0_mux_dataout~0.IN1
data[24] => l1_w8_n0_mux_dataout~0.IN1
data[25] => l1_w9_n0_mux_dataout~0.IN1
data[26] => l1_w10_n0_mux_dataout~0.IN1
data[27] => l1_w11_n0_mux_dataout~0.IN1
data[28] => l1_w12_n0_mux_dataout~0.IN1
data[29] => l1_w13_n0_mux_dataout~0.IN1
data[30] => l1_w14_n0_mux_dataout~0.IN1
data[31] => l1_w15_n0_mux_dataout~0.IN1
data[32] => l1_w0_n1_mux_dataout~1.IN1
data[33] => l1_w1_n1_mux_dataout~1.IN1
data[34] => l1_w2_n1_mux_dataout~1.IN1
data[35] => l1_w3_n1_mux_dataout~1.IN1
data[36] => l1_w4_n1_mux_dataout~1.IN1
data[37] => l1_w5_n1_mux_dataout~1.IN1
data[38] => l1_w6_n1_mux_dataout~1.IN1
data[39] => l1_w7_n1_mux_dataout~1.IN1
data[40] => l1_w8_n1_mux_dataout~1.IN1
data[41] => l1_w9_n1_mux_dataout~1.IN1
data[42] => l1_w10_n1_mux_dataout~1.IN1
data[43] => l1_w11_n1_mux_dataout~1.IN1
data[44] => l1_w12_n1_mux_dataout~1.IN1
data[45] => l1_w13_n1_mux_dataout~1.IN1
data[46] => l1_w14_n1_mux_dataout~1.IN1
data[47] => l1_w15_n1_mux_dataout~1.IN1
data[48] => l1_w0_n1_mux_dataout~0.IN1
data[49] => l1_w1_n1_mux_dataout~0.IN1
data[50] => l1_w2_n1_mux_dataout~0.IN1
data[51] => l1_w3_n1_mux_dataout~0.IN1
data[52] => l1_w4_n1_mux_dataout~0.IN1
data[53] => l1_w5_n1_mux_dataout~0.IN1
data[54] => l1_w6_n1_mux_dataout~0.IN1
data[55] => l1_w7_n1_mux_dataout~0.IN1
data[56] => l1_w8_n1_mux_dataout~0.IN1
data[57] => l1_w9_n1_mux_dataout~0.IN1
data[58] => l1_w10_n1_mux_dataout~0.IN1
data[59] => l1_w11_n1_mux_dataout~0.IN1
data[60] => l1_w12_n1_mux_dataout~0.IN1
data[61] => l1_w13_n1_mux_dataout~0.IN1
data[62] => l1_w14_n1_mux_dataout~0.IN1
data[63] => l1_w15_n1_mux_dataout~0.IN1
data[64] => l1_w0_n2_mux_dataout~1.IN1
data[65] => l1_w1_n2_mux_dataout~1.IN1
data[66] => l1_w2_n2_mux_dataout~1.IN1
data[67] => l1_w3_n2_mux_dataout~1.IN1
data[68] => l1_w4_n2_mux_dataout~1.IN1
data[69] => l1_w5_n2_mux_dataout~1.IN1
data[70] => l1_w6_n2_mux_dataout~1.IN1
data[71] => l1_w7_n2_mux_dataout~1.IN1
data[72] => l1_w8_n2_mux_dataout~1.IN1
data[73] => l1_w9_n2_mux_dataout~1.IN1
data[74] => l1_w10_n2_mux_dataout~1.IN1
data[75] => l1_w11_n2_mux_dataout~1.IN1
data[76] => l1_w12_n2_mux_dataout~1.IN1
data[77] => l1_w13_n2_mux_dataout~1.IN1
data[78] => l1_w14_n2_mux_dataout~1.IN1
data[79] => l1_w15_n2_mux_dataout~1.IN1
data[80] => l1_w0_n2_mux_dataout~0.IN1
data[81] => l1_w1_n2_mux_dataout~0.IN1
data[82] => l1_w2_n2_mux_dataout~0.IN1
data[83] => l1_w3_n2_mux_dataout~0.IN1
data[84] => l1_w4_n2_mux_dataout~0.IN1
data[85] => l1_w5_n2_mux_dataout~0.IN1
data[86] => l1_w6_n2_mux_dataout~0.IN1
data[87] => l1_w7_n2_mux_dataout~0.IN1
data[88] => l1_w8_n2_mux_dataout~0.IN1
data[89] => l1_w9_n2_mux_dataout~0.IN1
data[90] => l1_w10_n2_mux_dataout~0.IN1
data[91] => l1_w11_n2_mux_dataout~0.IN1
data[92] => l1_w12_n2_mux_dataout~0.IN1
data[93] => l1_w13_n2_mux_dataout~0.IN1
data[94] => l1_w14_n2_mux_dataout~0.IN1
data[95] => l1_w15_n2_mux_dataout~0.IN1
data[96] => l1_w0_n3_mux_dataout~1.IN1
data[97] => l1_w1_n3_mux_dataout~1.IN1
data[98] => l1_w2_n3_mux_dataout~1.IN1
data[99] => l1_w3_n3_mux_dataout~1.IN1
data[100] => l1_w4_n3_mux_dataout~1.IN1
data[101] => l1_w5_n3_mux_dataout~1.IN1
data[102] => l1_w6_n3_mux_dataout~1.IN1
data[103] => l1_w7_n3_mux_dataout~1.IN1
data[104] => l1_w8_n3_mux_dataout~1.IN1
data[105] => l1_w9_n3_mux_dataout~1.IN1
data[106] => l1_w10_n3_mux_dataout~1.IN1
data[107] => l1_w11_n3_mux_dataout~1.IN1
data[108] => l1_w12_n3_mux_dataout~1.IN1
data[109] => l1_w13_n3_mux_dataout~1.IN1
data[110] => l1_w14_n3_mux_dataout~1.IN1
data[111] => l1_w15_n3_mux_dataout~1.IN1
data[112] => l1_w0_n3_mux_dataout~0.IN1
data[113] => l1_w1_n3_mux_dataout~0.IN1
data[114] => l1_w2_n3_mux_dataout~0.IN1
data[115] => l1_w3_n3_mux_dataout~0.IN1
data[116] => l1_w4_n3_mux_dataout~0.IN1
data[117] => l1_w5_n3_mux_dataout~0.IN1
data[118] => l1_w6_n3_mux_dataout~0.IN1
data[119] => l1_w7_n3_mux_dataout~0.IN1
data[120] => l1_w8_n3_mux_dataout~0.IN1
data[121] => l1_w9_n3_mux_dataout~0.IN1
data[122] => l1_w10_n3_mux_dataout~0.IN1
data[123] => l1_w11_n3_mux_dataout~0.IN1
data[124] => l1_w12_n3_mux_dataout~0.IN1
data[125] => l1_w13_n3_mux_dataout~0.IN1
data[126] => l1_w14_n3_mux_dataout~0.IN1
data[127] => l1_w15_n3_mux_dataout~0.IN1
data[128] => l1_w0_n4_mux_dataout~1.IN1
data[129] => l1_w1_n4_mux_dataout~1.IN1
data[130] => l1_w2_n4_mux_dataout~1.IN1
data[131] => l1_w3_n4_mux_dataout~1.IN1
data[132] => l1_w4_n4_mux_dataout~1.IN1
data[133] => l1_w5_n4_mux_dataout~1.IN1
data[134] => l1_w6_n4_mux_dataout~1.IN1
data[135] => l1_w7_n4_mux_dataout~1.IN1
data[136] => l1_w8_n4_mux_dataout~1.IN1
data[137] => l1_w9_n4_mux_dataout~1.IN1
data[138] => l1_w10_n4_mux_dataout~1.IN1
data[139] => l1_w11_n4_mux_dataout~1.IN1
data[140] => l1_w12_n4_mux_dataout~1.IN1
data[141] => l1_w13_n4_mux_dataout~1.IN1
data[142] => l1_w14_n4_mux_dataout~1.IN1
data[143] => l1_w15_n4_mux_dataout~1.IN1
data[144] => l1_w0_n4_mux_dataout~0.IN1
data[145] => l1_w1_n4_mux_dataout~0.IN1
data[146] => l1_w2_n4_mux_dataout~0.IN1
data[147] => l1_w3_n4_mux_dataout~0.IN1
data[148] => l1_w4_n4_mux_dataout~0.IN1
data[149] => l1_w5_n4_mux_dataout~0.IN1
data[150] => l1_w6_n4_mux_dataout~0.IN1
data[151] => l1_w7_n4_mux_dataout~0.IN1
data[152] => l1_w8_n4_mux_dataout~0.IN1
data[153] => l1_w9_n4_mux_dataout~0.IN1
data[154] => l1_w10_n4_mux_dataout~0.IN1
data[155] => l1_w11_n4_mux_dataout~0.IN1
data[156] => l1_w12_n4_mux_dataout~0.IN1
data[157] => l1_w13_n4_mux_dataout~0.IN1
data[158] => l1_w14_n4_mux_dataout~0.IN1
data[159] => l1_w15_n4_mux_dataout~0.IN1
data[160] => l1_w0_n5_mux_dataout~1.IN1
data[161] => l1_w1_n5_mux_dataout~1.IN1
data[162] => l1_w2_n5_mux_dataout~1.IN1
data[163] => l1_w3_n5_mux_dataout~1.IN1
data[164] => l1_w4_n5_mux_dataout~1.IN1
data[165] => l1_w5_n5_mux_dataout~1.IN1
data[166] => l1_w6_n5_mux_dataout~1.IN1
data[167] => l1_w7_n5_mux_dataout~1.IN1
data[168] => l1_w8_n5_mux_dataout~1.IN1
data[169] => l1_w9_n5_mux_dataout~1.IN1
data[170] => l1_w10_n5_mux_dataout~1.IN1
data[171] => l1_w11_n5_mux_dataout~1.IN1
data[172] => l1_w12_n5_mux_dataout~1.IN1
data[173] => l1_w13_n5_mux_dataout~1.IN1
data[174] => l1_w14_n5_mux_dataout~1.IN1
data[175] => l1_w15_n5_mux_dataout~1.IN1
data[176] => l1_w0_n5_mux_dataout~0.IN1
data[177] => l1_w1_n5_mux_dataout~0.IN1
data[178] => l1_w2_n5_mux_dataout~0.IN1
data[179] => l1_w3_n5_mux_dataout~0.IN1
data[180] => l1_w4_n5_mux_dataout~0.IN1
data[181] => l1_w5_n5_mux_dataout~0.IN1
data[182] => l1_w6_n5_mux_dataout~0.IN1
data[183] => l1_w7_n5_mux_dataout~0.IN1
data[184] => l1_w8_n5_mux_dataout~0.IN1
data[185] => l1_w9_n5_mux_dataout~0.IN1
data[186] => l1_w10_n5_mux_dataout~0.IN1
data[187] => l1_w11_n5_mux_dataout~0.IN1
data[188] => l1_w12_n5_mux_dataout~0.IN1
data[189] => l1_w13_n5_mux_dataout~0.IN1
data[190] => l1_w14_n5_mux_dataout~0.IN1
data[191] => l1_w15_n5_mux_dataout~0.IN1
data[192] => l1_w0_n6_mux_dataout~1.IN1
data[193] => l1_w1_n6_mux_dataout~1.IN1
data[194] => l1_w2_n6_mux_dataout~1.IN1
data[195] => l1_w3_n6_mux_dataout~1.IN1
data[196] => l1_w4_n6_mux_dataout~1.IN1
data[197] => l1_w5_n6_mux_dataout~1.IN1
data[198] => l1_w6_n6_mux_dataout~1.IN1
data[199] => l1_w7_n6_mux_dataout~1.IN1
data[200] => l1_w8_n6_mux_dataout~1.IN1
data[201] => l1_w9_n6_mux_dataout~1.IN1
data[202] => l1_w10_n6_mux_dataout~1.IN1
data[203] => l1_w11_n6_mux_dataout~1.IN1
data[204] => l1_w12_n6_mux_dataout~1.IN1
data[205] => l1_w13_n6_mux_dataout~1.IN1
data[206] => l1_w14_n6_mux_dataout~1.IN1
data[207] => l1_w15_n6_mux_dataout~1.IN1
data[208] => l1_w0_n6_mux_dataout~0.IN1
data[209] => l1_w1_n6_mux_dataout~0.IN1
data[210] => l1_w2_n6_mux_dataout~0.IN1
data[211] => l1_w3_n6_mux_dataout~0.IN1
data[212] => l1_w4_n6_mux_dataout~0.IN1
data[213] => l1_w5_n6_mux_dataout~0.IN1
data[214] => l1_w6_n6_mux_dataout~0.IN1
data[215] => l1_w7_n6_mux_dataout~0.IN1
data[216] => l1_w8_n6_mux_dataout~0.IN1
data[217] => l1_w9_n6_mux_dataout~0.IN1
data[218] => l1_w10_n6_mux_dataout~0.IN1
data[219] => l1_w11_n6_mux_dataout~0.IN1
data[220] => l1_w12_n6_mux_dataout~0.IN1
data[221] => l1_w13_n6_mux_dataout~0.IN1
data[222] => l1_w14_n6_mux_dataout~0.IN1
data[223] => l1_w15_n6_mux_dataout~0.IN1
data[224] => l1_w0_n7_mux_dataout~1.IN1
data[225] => l1_w1_n7_mux_dataout~1.IN1
data[226] => l1_w2_n7_mux_dataout~1.IN1
data[227] => l1_w3_n7_mux_dataout~1.IN1
data[228] => l1_w4_n7_mux_dataout~1.IN1
data[229] => l1_w5_n7_mux_dataout~1.IN1
data[230] => l1_w6_n7_mux_dataout~1.IN1
data[231] => l1_w7_n7_mux_dataout~1.IN1
data[232] => l1_w8_n7_mux_dataout~1.IN1
data[233] => l1_w9_n7_mux_dataout~1.IN1
data[234] => l1_w10_n7_mux_dataout~1.IN1
data[235] => l1_w11_n7_mux_dataout~1.IN1
data[236] => l1_w12_n7_mux_dataout~1.IN1
data[237] => l1_w13_n7_mux_dataout~1.IN1
data[238] => l1_w14_n7_mux_dataout~1.IN1
data[239] => l1_w15_n7_mux_dataout~1.IN1
data[240] => l1_w0_n7_mux_dataout~0.IN1
data[241] => l1_w1_n7_mux_dataout~0.IN1
data[242] => l1_w2_n7_mux_dataout~0.IN1
data[243] => l1_w3_n7_mux_dataout~0.IN1
data[244] => l1_w4_n7_mux_dataout~0.IN1
data[245] => l1_w5_n7_mux_dataout~0.IN1
data[246] => l1_w6_n7_mux_dataout~0.IN1
data[247] => l1_w7_n7_mux_dataout~0.IN1
data[248] => l1_w8_n7_mux_dataout~0.IN1
data[249] => l1_w9_n7_mux_dataout~0.IN1
data[250] => l1_w10_n7_mux_dataout~0.IN1
data[251] => l1_w11_n7_mux_dataout~0.IN1
data[252] => l1_w12_n7_mux_dataout~0.IN1
data[253] => l1_w13_n7_mux_dataout~0.IN1
data[254] => l1_w14_n7_mux_dataout~0.IN1
data[255] => l1_w15_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l4_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l4_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l4_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l4_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w11_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w11_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w11_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w11_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w11_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w11_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w11_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w12_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w12_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w12_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w12_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w12_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w12_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w12_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w13_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w13_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w13_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w13_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w13_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w13_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w13_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w14_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w14_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w14_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w14_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w14_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w14_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w14_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w15_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w15_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w15_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w15_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w15_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w15_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w15_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~88.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~89.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~90.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~91.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~92.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~93.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~94.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~95.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~96.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~97.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~98.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~99.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~100.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~101.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~102.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~103.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~104.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~105.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~106.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~107.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~108.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~109.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~110.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~111.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~112.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~113.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~114.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~115.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~116.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~117.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~118.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~119.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~120.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~121.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~122.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~123.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~124.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~125.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~126.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~127.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~132.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~133.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~134.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~135.IN0
sel[1] => l2_w11_n0_mux_dataout~0.IN0
sel[1] => _~136.IN0
sel[1] => l2_w11_n1_mux_dataout~0.IN0
sel[1] => _~137.IN0
sel[1] => l2_w11_n2_mux_dataout~0.IN0
sel[1] => _~138.IN0
sel[1] => l2_w11_n3_mux_dataout~0.IN0
sel[1] => _~139.IN0
sel[1] => l2_w12_n0_mux_dataout~0.IN0
sel[1] => _~140.IN0
sel[1] => l2_w12_n1_mux_dataout~0.IN0
sel[1] => _~141.IN0
sel[1] => l2_w12_n2_mux_dataout~0.IN0
sel[1] => _~142.IN0
sel[1] => l2_w12_n3_mux_dataout~0.IN0
sel[1] => _~143.IN0
sel[1] => l2_w13_n0_mux_dataout~0.IN0
sel[1] => _~144.IN0
sel[1] => l2_w13_n1_mux_dataout~0.IN0
sel[1] => _~145.IN0
sel[1] => l2_w13_n2_mux_dataout~0.IN0
sel[1] => _~146.IN0
sel[1] => l2_w13_n3_mux_dataout~0.IN0
sel[1] => _~147.IN0
sel[1] => l2_w14_n0_mux_dataout~0.IN0
sel[1] => _~148.IN0
sel[1] => l2_w14_n1_mux_dataout~0.IN0
sel[1] => _~149.IN0
sel[1] => l2_w14_n2_mux_dataout~0.IN0
sel[1] => _~150.IN0
sel[1] => l2_w14_n3_mux_dataout~0.IN0
sel[1] => _~151.IN0
sel[1] => l2_w15_n0_mux_dataout~0.IN0
sel[1] => _~152.IN0
sel[1] => l2_w15_n1_mux_dataout~0.IN0
sel[1] => _~153.IN0
sel[1] => l2_w15_n2_mux_dataout~0.IN0
sel[1] => _~154.IN0
sel[1] => l2_w15_n3_mux_dataout~0.IN0
sel[1] => _~155.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~156.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~157.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~158.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~159.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~160.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~161.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~162.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~163.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~164.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~165.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~166.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~167.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~168.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~169.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~170.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~171.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~172.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~173.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~174.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~175.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~176.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~177.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~178.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~179.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~180.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~181.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~182.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~183.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~184.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~185.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~186.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~187.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~188.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~189.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~190.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~191.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~192.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~193.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~194.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~195.IN0
sel[2] => l3_w11_n0_mux_dataout~0.IN0
sel[2] => _~196.IN0
sel[2] => l3_w11_n1_mux_dataout~0.IN0
sel[2] => _~197.IN0
sel[2] => l3_w12_n0_mux_dataout~0.IN0
sel[2] => _~198.IN0
sel[2] => l3_w12_n1_mux_dataout~0.IN0
sel[2] => _~199.IN0
sel[2] => l3_w13_n0_mux_dataout~0.IN0
sel[2] => _~200.IN0
sel[2] => l3_w13_n1_mux_dataout~0.IN0
sel[2] => _~201.IN0
sel[2] => l3_w14_n0_mux_dataout~0.IN0
sel[2] => _~202.IN0
sel[2] => l3_w14_n1_mux_dataout~0.IN0
sel[2] => _~203.IN0
sel[2] => l3_w15_n0_mux_dataout~0.IN0
sel[2] => _~204.IN0
sel[2] => l3_w15_n1_mux_dataout~0.IN0
sel[2] => _~205.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~206.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~207.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~208.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~209.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~210.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~211.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~212.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~213.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~214.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~215.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~216.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~217.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~218.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~219.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~220.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~221.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~222.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~223.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~224.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~225.IN0
sel[3] => l4_w11_n0_mux_dataout~0.IN0
sel[3] => _~226.IN0
sel[3] => l4_w12_n0_mux_dataout~0.IN0
sel[3] => _~227.IN0
sel[3] => l4_w13_n0_mux_dataout~0.IN0
sel[3] => _~228.IN0
sel[3] => l4_w14_n0_mux_dataout~0.IN0
sel[3] => _~229.IN0
sel[3] => l4_w15_n0_mux_dataout~0.IN0
sel[3] => _~230.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~231.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~232.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~233.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~234.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~235.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~236.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~237.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~238.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~239.IN0


|CPU_WITH_MEMORY|ROM:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|CPU_WITH_MEMORY|ROM:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cg71:auto_generated.address_a[0]
address_a[1] => altsyncram_cg71:auto_generated.address_a[1]
address_a[2] => altsyncram_cg71:auto_generated.address_a[2]
address_a[3] => altsyncram_cg71:auto_generated.address_a[3]
address_a[4] => altsyncram_cg71:auto_generated.address_a[4]
address_a[5] => altsyncram_cg71:auto_generated.address_a[5]
address_a[6] => altsyncram_cg71:auto_generated.address_a[6]
address_a[7] => altsyncram_cg71:auto_generated.address_a[7]
address_a[8] => altsyncram_cg71:auto_generated.address_a[8]
address_a[9] => altsyncram_cg71:auto_generated.address_a[9]
address_a[10] => altsyncram_cg71:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cg71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cg71:auto_generated.q_a[0]
q_a[1] <= altsyncram_cg71:auto_generated.q_a[1]
q_a[2] <= altsyncram_cg71:auto_generated.q_a[2]
q_a[3] <= altsyncram_cg71:auto_generated.q_a[3]
q_a[4] <= altsyncram_cg71:auto_generated.q_a[4]
q_a[5] <= altsyncram_cg71:auto_generated.q_a[5]
q_a[6] <= altsyncram_cg71:auto_generated.q_a[6]
q_a[7] <= altsyncram_cg71:auto_generated.q_a[7]
q_a[8] <= altsyncram_cg71:auto_generated.q_a[8]
q_a[9] <= altsyncram_cg71:auto_generated.q_a[9]
q_a[10] <= altsyncram_cg71:auto_generated.q_a[10]
q_a[11] <= altsyncram_cg71:auto_generated.q_a[11]
q_a[12] <= altsyncram_cg71:auto_generated.q_a[12]
q_a[13] <= altsyncram_cg71:auto_generated.q_a[13]
q_a[14] <= altsyncram_cg71:auto_generated.q_a[14]
q_a[15] <= altsyncram_cg71:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_WITH_MEMORY|ROM:inst|altsyncram:altsyncram_component|altsyncram_cg71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|CPU_WITH_MEMORY|RW_RAM_BUSTRI:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|CPU_WITH_MEMORY|RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_WITH_MEMORY|LPM_RAM_IO:inst1
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
dio[8] <> datatri[8]
dio[9] <> datatri[9]
dio[10] <> datatri[10]
dio[11] <> datatri[11]
dio[12] <> datatri[12]
dio[13] <> datatri[13]
dio[14] <> datatri[14]
dio[15] <> datatri[15]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
address[8] => altram:sram.address[8]
address[9] => altram:sram.address[9]
address[10] => altram:sram.address[10]
address[11] => altram:sram.address[11]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
outenab => _~0.IN0
outenab => datatri[15]~0.IN0
memenab => _~2.IN1
memenab => datatri[15]~0.IN1
we => _~1.IN0


|CPU_WITH_MEMORY|LPM_RAM_IO:inst1|altram:sram
we => _~0.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
address[8] => altsyncram:ram_block.address_a[8]
address[9] => altsyncram:ram_block.address_a[9]
address[10] => altsyncram:ram_block.address_a[10]
address[11] => altsyncram:ram_block.address_a[11]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _~0.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]


|CPU_WITH_MEMORY|LPM_RAM_IO:inst1|altram:sram|altsyncram:ram_block
wren_a => altsyncram_dv91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dv91:auto_generated.data_a[0]
data_a[1] => altsyncram_dv91:auto_generated.data_a[1]
data_a[2] => altsyncram_dv91:auto_generated.data_a[2]
data_a[3] => altsyncram_dv91:auto_generated.data_a[3]
data_a[4] => altsyncram_dv91:auto_generated.data_a[4]
data_a[5] => altsyncram_dv91:auto_generated.data_a[5]
data_a[6] => altsyncram_dv91:auto_generated.data_a[6]
data_a[7] => altsyncram_dv91:auto_generated.data_a[7]
data_a[8] => altsyncram_dv91:auto_generated.data_a[8]
data_a[9] => altsyncram_dv91:auto_generated.data_a[9]
data_a[10] => altsyncram_dv91:auto_generated.data_a[10]
data_a[11] => altsyncram_dv91:auto_generated.data_a[11]
data_a[12] => altsyncram_dv91:auto_generated.data_a[12]
data_a[13] => altsyncram_dv91:auto_generated.data_a[13]
data_a[14] => altsyncram_dv91:auto_generated.data_a[14]
data_a[15] => altsyncram_dv91:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dv91:auto_generated.address_a[0]
address_a[1] => altsyncram_dv91:auto_generated.address_a[1]
address_a[2] => altsyncram_dv91:auto_generated.address_a[2]
address_a[3] => altsyncram_dv91:auto_generated.address_a[3]
address_a[4] => altsyncram_dv91:auto_generated.address_a[4]
address_a[5] => altsyncram_dv91:auto_generated.address_a[5]
address_a[6] => altsyncram_dv91:auto_generated.address_a[6]
address_a[7] => altsyncram_dv91:auto_generated.address_a[7]
address_a[8] => altsyncram_dv91:auto_generated.address_a[8]
address_a[9] => altsyncram_dv91:auto_generated.address_a[9]
address_a[10] => altsyncram_dv91:auto_generated.address_a[10]
address_a[11] => altsyncram_dv91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dv91:auto_generated.clock0
clock1 => altsyncram_dv91:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dv91:auto_generated.q_a[0]
q_a[1] <= altsyncram_dv91:auto_generated.q_a[1]
q_a[2] <= altsyncram_dv91:auto_generated.q_a[2]
q_a[3] <= altsyncram_dv91:auto_generated.q_a[3]
q_a[4] <= altsyncram_dv91:auto_generated.q_a[4]
q_a[5] <= altsyncram_dv91:auto_generated.q_a[5]
q_a[6] <= altsyncram_dv91:auto_generated.q_a[6]
q_a[7] <= altsyncram_dv91:auto_generated.q_a[7]
q_a[8] <= altsyncram_dv91:auto_generated.q_a[8]
q_a[9] <= altsyncram_dv91:auto_generated.q_a[9]
q_a[10] <= altsyncram_dv91:auto_generated.q_a[10]
q_a[11] <= altsyncram_dv91:auto_generated.q_a[11]
q_a[12] <= altsyncram_dv91:auto_generated.q_a[12]
q_a[13] <= altsyncram_dv91:auto_generated.q_a[13]
q_a[14] <= altsyncram_dv91:auto_generated.q_a[14]
q_a[15] <= altsyncram_dv91:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_WITH_MEMORY|LPM_RAM_IO:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


