#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  1 17:51:13 2019
# Process ID: 8136
# Current directory: /media/saverio/OS/Users/Saverio/Desktop/SE/git
# Command line: vivado
# Log file: /media/saverio/OS/Users/Saverio/Desktop/SE/git/vivado.log
# Journal file: /media/saverio/OS/Users/Saverio/Desktop/SE/git/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/MyIntGPIO/MyIntGPIO.xpr
INFO: [Project 1-313] Project file moved from '/home/andrea/SE_workspace/MyIntGPIO' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-10:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/ip_repo/myIntGPIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/saverio/OS/xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_rst_ps7_0_50M_0
design_1_processing_system7_0_0

open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 6395.543 ; gain = 124.812 ; free physical = 186 ; free virtual = 12474
open_bd_design {/media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/MyIntGPIO/MyIntGPIO.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- user.org:user:myIntGPIO:1.0 - myIntGPIO_0
Adding cell -- user.org:user:myIntGPIO:1.0 - myIntGPIO_1
Adding cell -- user.org:user:myIntGPIO:1.0 - myIntGPIO_2
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file </media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/MyIntGPIO/MyIntGPIO.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name myIntGPIO_v1_0_project -directory /media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/MyIntGPIO/MyIntGPIO.tmp/myIntGPIO_v1_0_project /media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/ip_repo/myIntGPIO_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/saverio/OS/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6547.941 ; gain = 0.000 ; free physical = 173 ; free virtual = 12394
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/ip_repo/myIntGPIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
CRITICAL WARNING: [IP_Flow 19-3667] Component file '/media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/source/Detector.vhd' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file '/media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/source/Detector.vhd' does not exist. The file is ignored.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6547.941 ; gain = 0.000 ; free physical = 182 ; free virtual = 12398
update_compile_order -fileset sources_1
close_project
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/MyIntGPIO/MyIntGPIO.sdk -hwspec /media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/MyIntGPIO/MyIntGPIO.sdk -hwspec /media/saverio/OS/Users/Saverio/Desktop/SE/git/Andrea/FPGA/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  1 17:57:15 2019...
