$date
	Thu Dec 18 14:12:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4to1using2to1_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module dut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ! y $end
$var wire 1 ( w2 $end
$var wire 1 ) w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
1%
0$
1#
0"
0!
$end
#10
1!
1)
1(
1&
#20
0!
0)
0(
0&
1'
#30
1!
1)
1(
1&
#40
