
State Machine - |CPU|Control:control|st
Name st.WAIT_3 st.WAIT_2 st.WAIT1 st.REGISTER_WRITE_LOAD_INSTR st.MDR_WRITE_LOAD_INSTR st.MEMORY_ACCESS_LOAD_INSTR st.ALU_OUT_WRITE_LOAD st.REGISTER_WRITE_RTYPE st.ALU_OUT_WRITE_R_TYPE st.BREAK st.ADD st.A_AND_B_WRITE st.INSTR_DECODE st.INSTR_WRITE st.INCREMENT_PC st.MEMORY_ACCESS st.RESET 
st.RESET 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
st.MEMORY_ACCESS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
st.INCREMENT_PC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
st.INSTR_WRITE 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
st.INSTR_DECODE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
st.A_AND_B_WRITE 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
st.ADD 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
st.BREAK 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
st.ALU_OUT_WRITE_R_TYPE 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
st.REGISTER_WRITE_RTYPE 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
st.ALU_OUT_WRITE_LOAD 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
st.MEMORY_ACCESS_LOAD_INSTR 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
st.MDR_WRITE_LOAD_INSTR 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
st.REGISTER_WRITE_LOAD_INSTR 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
st.WAIT1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
st.WAIT_2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
st.WAIT_3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
