[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Thu Dec 17 19:07:26 2020
[*]
[dumpfile] "/mnt/c/Users/0tian/OneDrive - Imperial College London/Year Two/mips_proj/test/waveforms/addu_1.vcd"
[dumpfile_mtime] "Thu Dec 17 19:06:14 2020"
[dumpfile_size] 20423
[savefile] "/mnt/c/Users/0tian/OneDrive - Imperial College London/Year Two/mips_proj/test/waveforms/mips_CPU_bus_tb.gtkw"
[timestart] 0
[size] 1920 1017
[pos] -1 -1
*-6.093658 75 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] mips_CPU_bus_tb.
[treeopen] mips_CPU_bus_tb.CPU.
[treeopen] mips_CPU_bus_tb.CPU.cc.
[sst_width] 263
[signals_width] 314
[sst_expanded] 1
[sst_vpaned_height] 299
@28
mips_CPU_bus_tb.cpu_clk
mips_CPU_bus_tb.mem_clk
@22
mips_CPU_bus_tb.CPU.register_v0[31:0]
@28
mips_CPU_bus_tb.cpu_reset
@29
mips_CPU_bus_tb.CPU.cc.waitrequest
@28
mips_CPU_bus_tb.cpu_active
mips_CPU_bus_tb.CPU.cc.clk_enable
[color] 3
mips_CPU_bus_tb.CPU.cc.instr_stall
mips_CPU_bus_tb.CPU.cc.instr_stall_effective
mips_CPU_bus_tb.CPU.cc.data_stall
@24
[color] 2
mips_CPU_bus_tb.CPU.cpu.state[2:0]
@22
[color] 2
mips_CPU_bus_tb.CPU.cpu.pc[31:0]
mips_CPU_bus_tb.CPU.cpu.pc_next[31:0]
[color] 2
mips_CPU_bus_tb.CPU.cpu.instr_address[31:0]
@28
[color] 3
mips_CPU_bus_tb.CPU.cc.state[1:0]
[color] 2
mips_CPU_bus_tb.CPU.cpu.instr_read
[color] 3
mips_CPU_bus_tb.CPU.cc.instr_data_valid
@22
[color] 3
mips_CPU_bus_tb.CPU.cc.instr_address[31:0]
[color] 3
mips_CPU_bus_tb.CPU.cc.instr_readdata[31:0]
@28
mips_CPU_bus_tb.CPU.cc.data_read
mips_CPU_bus_tb.CPU.cc.data_data_valid
mips_CPU_bus_tb.CPU.cc.data_write
mips_CPU_bus_tb.CPU.cc.cache_writebuffer.write_sense
mips_CPU_bus_tb.CPU.cc.data_byteenable[3:0]
@22
mips_CPU_bus_tb.CPU.cc.data_address[31:0]
mips_CPU_bus_tb.CPU.cc.data_writedata[31:0]
[color] 5
mips_CPU_bus_tb.CPU.cc.mem_address[31:0]
[color] 5
mips_CPU_bus_tb.MEM.txn_addr[31:0]
@28
[color] 5
mips_CPU_bus_tb.CPU.cc.mem_byteenable[3:0]
[color] 5
mips_CPU_bus_tb.CPU.cc.mem_read
@22
[color] 5
mips_CPU_bus_tb.CPU.cc.mem_readdata[31:0]
@28
[color] 5
mips_CPU_bus_tb.CPU.cc.mem_write
@22
[color] 5
mips_CPU_bus_tb.CPU.cc.mem_writedata[31:0]
@420
[color] 5
mips_CPU_bus_tb.MEM.wait_ctr
[color] 5
mips_CPU_bus_tb.MEM.waiting
@28
mips_CPU_bus_tb.CPU.cc.cache_writebuffer.active
@24
mips_CPU_bus_tb.CPU.cc.cache_writebuffer.write_ptr[2:0]
mips_CPU_bus_tb.CPU.cc.cache_writebuffer.read_ptr[2:0]
@22
mips_CPU_bus_tb.CPU.cc.cache_writebuffer.addr[31:0]
@28
mips_CPU_bus_tb.CPU.cc.cache_writebuffer.byteenable[3:0]
@22
mips_CPU_bus_tb.CPU.cc.cache_writebuffer.write_addr[31:0]
mips_CPU_bus_tb.CPU.cc.cache_writebuffer.write_byteenable[3:0]
mips_CPU_bus_tb.CPU.cc.cache_writebuffer.write_data[31:0]
[pattern_trace] 1
[pattern_trace] 0
