// Seed: 816898101
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  generate
    wire id_3;
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output logic id_3,
    input supply0 id_4,
    output wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wand id_9,
    input wire id_10,
    output tri id_11,
    input supply0 id_12,
    input wor id_13,
    input wand id_14,
    output supply1 id_15,
    input tri0 id_16,
    input uwire id_17,
    input wire id_18,
    output logic id_19,
    input supply1 id_20,
    input supply1 id_21,
    input wor id_22,
    output tri id_23,
    output uwire id_24,
    output wand id_25,
    input tri id_26,
    input supply0 id_27
);
  initial begin : LABEL_0
    $clog2(82);
    ;
    id_19 <= #1 -1'b0;
    #1 begin : LABEL_1
      id_3 <= #1 id_26;
    end
    disable id_29;
  end
  module_0 modCall_1 (
      id_8,
      id_22
  );
endmodule
