{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "a9acda19-dc34-4c62-af8d-e0ede143b2e8",
   "metadata": {},
   "source": [
    "**Implementation of a DCNN for classifying CXR images of TB and Pneumonia**\n",
    "\n",
    "The Implemented CNN is at the limit of what will fit in the zync-7000 FPGA (PYNQ-Z2 Board)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 170,
   "id": "cf63ef68-33d4-4823-b065-3f5b51575f74",
   "metadata": {},
   "outputs": [],
   "source": [
    "##Imports\n",
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "import time\n",
    "import tensorflow.compat.v2 as tf\n",
    "import tensorflow_datasets as tfds\n",
    "from numpy import mean\n",
    "from numpy import std\n",
    "from matplotlib import pyplot\n",
    "from sklearn.model_selection import KFold\n",
    "from keras.datasets import mnist\n",
    "from keras.utils import to_categorical\n",
    "from keras.models import Sequential\n",
    "from keras.layers import Conv2D\n",
    "from keras.layers import MaxPooling2D\n",
    "from keras.layers import Dense\n",
    "from keras.layers import Flatten\n",
    "from keras.optimizers import SGD\n",
    "from keras.layers import Dropout\n",
    "from keras.layers import BatchNormalization\n",
    "import keras\n",
    "from keras import backend as K\n",
    "import matplotlib.pyplot as plt\n",
    "import sklearn\n",
    "import numpy as np\n",
    "import PIL\n",
    "import cv2\n",
    "import os\n",
    "from sklearn.model_selection import train_test_split\n",
    "from keras.utils import to_categorical\n",
    "from tensorflow.keras.layers import Input\n",
    "from tensorflow.keras.layers import BatchNormalization\n",
    "from tensorflow.keras.layers import Conv2D\n",
    "from tensorflow.keras.regularizers import l1\n",
    "from tensorflow.keras.layers import MaxPooling2D\n",
    "from tensorflow.keras.layers import Activation\n",
    "from tensorflow.keras.layers import Flatten\n",
    "from tensorflow.keras.layers import Dense\n",
    "from tensorflow.keras.models import Model\n",
    "import tensorflow_model_optimization as tfmot\n",
    "from tensorflow_model_optimization.sparsity import keras as sparsity\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_callbacks\n",
    "import matplotlib.pyplot as plt\n",
    "import pandas as pd\n",
    "from sklearn import metrics\n",
    "from tensorflow_model_optimization.sparsity.keras import strip_pruning\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "import hls4ml\n",
    "import plotting\n",
    "import plotting\n",
    "from sklearn.metrics import accuracy_score\n",
    "import time\n",
    "# import plotting\n",
    "from sklearn.metrics import accuracy_score\n",
    "from sklearn.metrics import precision_score\n",
    "from sklearn.metrics import recall_score\n",
    "from sklearn.metrics import f1_score\n",
    "from sklearn.metrics import cohen_kappa_score"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 171,
   "id": "3c845a89-f99c-4a5a-a765-cce47d250670",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "700 Images Loaded\n",
      "1410 Images Loaded\n",
      "2110 Images Loaded\n",
      "(2110, 128, 128) (2110,)\n"
     ]
    }
   ],
   "source": [
    "##Read Images and convert to numpy arrays\n",
    "path_normal = './Datasets/Normal/'\n",
    "path_pneumonia = './Datasets/pneumonia/'\n",
    "path_tb = './Datasets/Tuberculosis/'\n",
    "data1 = list()\n",
    "data2 = list()\n",
    "data3 = list()\n",
    "x = list()\n",
    "for image in os.walk(path_normal):\n",
    "  data1.append(image[2])\n",
    "\n",
    "for i in range(len(data1[0])): #data1 is a list containing a list of file names. so, data1[0] is list of file names.\n",
    "  str_complete = path_normal + data1[0][i]\n",
    "  img = cv2.imread(str_complete) #It loads the image as a NumPy array.\n",
    "  img = cv2.cvtColor(img, cv2.COLOR_BGR2GRAY)\n",
    "  img = cv2.resize(img, (128, 128))\n",
    "  x.append(img)\n",
    "  # print(i)\n",
    "\n",
    "print(f\"{len(x)} Images Loaded\")\n",
    "##Class-2 images##\n",
    "for image in os.walk(path_pneumonia):\n",
    "  data2.append(image[2])\n",
    "\n",
    "for i in range(len(data2[0])):\n",
    "  str_complete = path_pneumonia + data2[0][i]\n",
    "  img = cv2.imread(str_complete)\n",
    "  img = cv2.cvtColor(img, cv2.COLOR_BGR2GRAY)\n",
    "  img = cv2.resize(img, (128, 128))\n",
    "  x.append(img)#Ensure all images are loaded\n",
    "  # print(i)\n",
    "print(f\"{len(x)} Images Loaded\")\n",
    "##Class-3 images##\n",
    "for image in os.walk(path_tb):\n",
    "  data3.append(image[2])\n",
    "\n",
    "for i in range(len(data3[0])):\n",
    "  str_complete = path_tb + data3[0][i]\n",
    "  img = cv2.imread(str_complete)\n",
    "  img = cv2.cvtColor(img, cv2.COLOR_BGR2GRAY)\n",
    "  img = cv2.resize(img, (128, 128))\n",
    "  x.append(img)\n",
    "  # print(i)##Ensure all images are loaded\n",
    "print(f\"{len(x)} Images Loaded\")\n",
    "\n",
    "data_x = np.asarray(x)\n",
    "data_x.shape\n",
    "full_dataset_x = data_x\n",
    "full_dataset_y = np.zeros(2110)\n",
    "y = np.zeros(2110)\n",
    "y[:700] =1\n",
    "y[700:1410]=2\n",
    "y[1410:2110]=3\n",
    "full_dataset_y = y\n",
    "print(data_x.shape,y.shape)\n",
    "\n",
    "full_dataset_y_onehot = np.zeros((np.array(full_dataset_y).shape[0],3))\n",
    "for i in range(np.array(full_dataset_y).shape[0]):\n",
    "  label = full_dataset_y[i]-1\n",
    "  full_dataset_y_onehot[i][int(label)] = 1\n",
    "\n",
    "\n",
    "x_train, x_test, y_train, y_test = train_test_split(data_x, y, test_size=0.2, random_state=1)#x_train has 80%, x_test has 20%\n",
    "x_train, x_val, y_train, y_val = train_test_split(x_train, y_train, test_size=1/8, random_state=1)#x_train has 70%, x_val has 10%\n",
    "\n",
    "#one-hot encoding\n",
    "y_tr_one_hot  = np.zeros((np.array(y_train).shape[0],3))\n",
    "\n",
    "for i in range(np.array(y_train).shape[0]):\n",
    "  label = y_train[i]-1\n",
    "  y_tr_one_hot[i][int(label)] = 1\n",
    "\n",
    "y_val_one_hot  = np.zeros((np.array(y_val).shape[0],3))\n",
    "\n",
    "for i in range(np.array(y_val).shape[0]):\n",
    "  label = y_val[i]-1\n",
    "  y_val_one_hot[i][int(label)] = 1\n",
    "\n",
    "y_te_one_hot  = np.zeros((np.array(y_test).shape[0],3))\n",
    "\n",
    "for i in range(np.array(y_test).shape[0]):\n",
    "  label = y_test[i]-1\n",
    "  y_te_one_hot[i][int(label)] = 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 172,
   "id": "5690c993-6de4-4ddd-9303-411f7a44f15e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(1477, 128, 128)\n"
     ]
    }
   ],
   "source": [
    "train_size = x_train.shape[0]\n",
    "input_shape = (128,128,1)\n",
    "n_classes = 3\n",
    "batch_size = 64\n",
    "train_data = (x_train, y_tr_one_hot)\n",
    "print(x_train.shape)\n",
    "train_data = tf.data.Dataset.from_tensor_slices(train_data)\n",
    "train_data = train_data.shuffle(buffer_size=128).batch(batch_size)\n",
    "val_data = (x_val, y_val_one_hot)\n",
    "val_data = tf.data.Dataset.from_tensor_slices(val_data)\n",
    "val_data = val_data.shuffle(buffer_size=128).batch(batch_size)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 173,
   "id": "22d632d5-0026-432f-b1e3-97cf22e836e6",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "\n",
    "def shuffle_images_and_labels(images, labels):\n",
    "    \"\"\"\n",
    "    Shuffles a set of images and their corresponding one-hot encoded labels.\n",
    "\n",
    "    Parameters:\n",
    "    images (numpy.ndarray): A NumPy array of shape (N, H, W) representing N images.\n",
    "    labels (numpy.ndarray): A NumPy array of shape (N, C) representing one-hot encoded labels.\n",
    "\n",
    "    Returns:\n",
    "    shuffled_images (numpy.ndarray): Shuffled images array.\n",
    "    shuffled_labels (numpy.ndarray): Shuffled labels array.\n",
    "    \"\"\"\n",
    "    # Check if the number of images matches the number of labels\n",
    "    if images.shape[0] != labels.shape[0]:\n",
    "        raise ValueError(\"Number of images and labels must match.\")\n",
    "\n",
    "    # Generate random indices for shuffling\n",
    "    num_samples = images.shape[0]\n",
    "    indices = np.random.permutation(num_samples)\n",
    "\n",
    "    # Shuffle both images and labels using the same random indices\n",
    "    shuffled_images = images[indices]\n",
    "    shuffled_labels = labels[indices]\n",
    "\n",
    "    return shuffled_images, shuffled_labels\n",
    "\n",
    "full_dataset_x, full_dataset_y_onehot= shuffle_images_and_labels(full_dataset_x,full_dataset_y_onehot)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 174,
   "id": "794fae88-e87c-46fb-b8c6-18cd4f29ef20",
   "metadata": {},
   "outputs": [],
   "source": [
    "###Define model \n",
    "def define_model():\n",
    "    filters_per_conv_layer = [4, 8, 8]\n",
    "    neurons_per_dense_layer = [8, 16]\n",
    "    \n",
    "    x = x_in = Input((128,128,1))\n",
    "    \n",
    "    for i, f in enumerate(filters_per_conv_layer):\n",
    "        print(('Adding convolutional block {} with N={} filters').format(i, f))\n",
    "        x = Conv2D(\n",
    "            int(f),\n",
    "            kernel_size=(3, 3),\n",
    "            strides=(1, 1),\n",
    "            kernel_initializer='lecun_uniform',\n",
    "            kernel_regularizer=l1(0.0001),\n",
    "            use_bias=False,\n",
    "            name='conv_{}'.format(i),\n",
    "        )(x)\n",
    "        x = BatchNormalization(name='bn_conv_{}'.format(i))(x)\n",
    "        x = Activation('relu', name='conv_act_%i' % i)(x)\n",
    "        x = MaxPooling2D(pool_size=(3, 3), name='pool_{}'.format(i))(x)\n",
    "    x = Flatten()(x)\n",
    "    \n",
    "    for i, n in enumerate(neurons_per_dense_layer):\n",
    "        print(('Adding dense block {} with N={} neurons').format(i, n))\n",
    "        x = Dense(n, kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), name='dense_%i' % i, use_bias=False)(x)\n",
    "        x = BatchNormalization(name='bn_dense_{}'.format(i))(x)\n",
    "        x = Activation('relu', name='dense_act_%i' % i)(x)\n",
    "    x = Dense(int(n_classes), name='output_dense')(x)\n",
    "    x_out = Activation('softmax', name='output_softmax')(x)\n",
    "    \n",
    "    model = Model(inputs=[x_in], outputs=[x_out], name='keras_baseline')\n",
    "    \n",
    "    model.summary()\n",
    "    return model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 175,
   "id": "f144039f-fa66-4fdd-9bc6-87d1356c6640",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Number of training steps per epoch is 20\n"
     ]
    }
   ],
   "source": [
    "NSTEPS = int(train_size * 0.9) // batch_size  # 90% train, 10% validation in 10-fold cross validation\n",
    "print('Number of training steps per epoch is {}'.format(NSTEPS))\n",
    "\n",
    "\n",
    "# Prune all convolutional and dense layers gradually from 0 to 50% sparsity every 2 epochs,\n",
    "# ending by the 10th epoch\n",
    "def pruneFunction(layer):\n",
    "    pruning_params = {\n",
    "        'pruning_schedule': sparsity.PolynomialDecay(\n",
    "            initial_sparsity=0.0, final_sparsity=0.50, begin_step=NSTEPS * 2, end_step=NSTEPS * 10, frequency=NSTEPS\n",
    "        )\n",
    "    }\n",
    "    if isinstance(layer, tf.keras.layers.Conv2D):\n",
    "        return tfmot.sparsity.keras.prune_low_magnitude(layer, **pruning_params)\n",
    "    if isinstance(layer, tf.keras.layers.Dense) and layer.name != 'output_dense':\n",
    "        return tfmot.sparsity.keras.prune_low_magnitude(layer, **pruning_params)\n",
    "    return layer"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 176,
   "id": "ed868f3f-3ee7-41ee-8217-c14ad31c8590",
   "metadata": {},
   "outputs": [],
   "source": [
    "from keras import backend as K\n",
    "def f1_score(y_true, y_pred): \n",
    "    true_positives = K.sum(K.round(K.clip(y_true * y_pred, 0, 1)))\n",
    "    possible_positives = K.sum(K.round(K.clip(y_true, 0, 1)))\n",
    "    predicted_positives = K.sum(K.round(K.clip(y_pred, 0, 1)))\n",
    "    precision = true_positives / (predicted_positives + K.epsilon())\n",
    "    recall = true_positives / (possible_positives + K.epsilon())\n",
    "    f1_val = 2*(precision*recall)/(precision+recall+K.epsilon())\n",
    "    return f1_val\n",
    "from sklearn.metrics import cohen_kappa_score\n",
    "\n",
    "def qwk(y_true, y_pred):\n",
    "    return cohen_kappa_score(K.eval(y_true), K.eval(K.round(y_pred)), weights='quadratic')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 177,
   "id": "84fe20f6-f99d-465c-93fb-0317b0cc5b87",
   "metadata": {},
   "outputs": [],
   "source": [
    "def make_hls_model(unpruned_model):\n",
    "    hls_config = hls4ml.utils.config_from_keras_model(unpruned_model, granularity='name')\n",
    "    hls_config['Model']['Precision'] = 'ap_fixed<20,8>'\n",
    "    hls_config['Model']['ReuseFactor'] = 64\n",
    "    \n",
    "    for Layer in hls_config['LayerName'].keys():\n",
    "        hls_config['LayerName'][Layer]['Strategy'] = 'latency'\n",
    "        hls_config['LayerName'][Layer]['ReuseFactor'] = 64\n",
    "        hls_config['LayerName'][Layer]['Precision'] = 'ap_fixed<20,8>'\n",
    "\n",
    "    for Layer in hls_config['LayerName'].keys():\n",
    "        hls_config['LayerName'][Layer]['Precision'] = \"ap_uint<8>\"\n",
    "        break\n",
    "    hls_config['LayerName']['output_softmax']['Strategy'] = 'Stable'\n",
    "    plotting.print_dict(hls_config)\n",
    "    cfg = hls4ml.converters.create_config(backend='VivadoAccelerator')\n",
    "    cfg['IOType'] = 'io_stream'  # Must set this if using CNNs!\n",
    "    cfg['HLSConfig'] = hls_config\n",
    "    cfg['KerasModel'] = unpruned_model\n",
    "    cfg['OutputDir'] = './cxr_cnn/'\n",
    "    cfg['board']='pynq-z2'\n",
    "\n",
    "    hls_model = hls4ml.converters.keras_to_hls(cfg)\n",
    "    hls_model.compile()\n",
    "    return hls_model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 178,
   "id": "59e0c0ab-948e-40e6-aaa8-3885c40ef4af",
   "metadata": {},
   "outputs": [],
   "source": [
    "def trainModel(model_pruned,training_data,val_data):\n",
    "    train = True  # True if you want to retrain, false if you want to load a previsously trained model\n",
    "    \n",
    "    n_epochs = 30\n",
    "    \n",
    "    if train:\n",
    "        LOSS = tf.keras.losses.CategoricalCrossentropy()\n",
    "        OPTIMIZER = tf.keras.optimizers.Adam(learning_rate=1e-3, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "        # OPTIMIZER = tf.keras.optimizers.SGD(learning_rate=0.1,momentum=0.0,nesterov=False) \n",
    "\n",
    "        \n",
    "        model_pruned.compile(loss=LOSS, optimizer=OPTIMIZER, metrics=[\"accuracy\",keras.metrics.Precision(), keras.metrics.Recall(),f1_score])\n",
    "    \n",
    "        callbacks = [\n",
    "            tf.keras.callbacks.EarlyStopping(patience=10, verbose=1),\n",
    "            tf.keras.callbacks.ReduceLROnPlateau(monitor='val_loss', factor=0.5, patience=3, verbose=1),\n",
    "            pruning_callbacks.UpdatePruningStep(),\n",
    "        ]\n",
    "    \n",
    "        start = time.time()\n",
    "        model_pruned.fit(training_data[0],training_data[1], epochs=n_epochs,validation_data=val_data,callbacks=callbacks)\n",
    "        end = time.time()\n",
    "    \n",
    "        print('It took {} minutes to train Keras model'.format((end - start) / 60.0))\n",
    "    \n",
    "        model_pruned.save('./xray_pruned_cnn.h5')\n",
    "        return model_pruned\n",
    "    \n",
    "    else:\n",
    "        from qkeras.utils import _add_supported_quantized_objects\n",
    "        from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "    \n",
    "        co = {}\n",
    "        _add_supported_quantized_objects(co)\n",
    "        co['PruneLowMagnitude'] = pruning_wrapper.PruneLowMagnitude\n",
    "        model_pruned = tf.keras.models.load_model('pruned_cnn_model.h5', custom_objects=co)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 179,
   "id": "046411d3-397b-4490-a2c4-057bb2b4008f",
   "metadata": {},
   "outputs": [],
   "source": [
    "def plotMetrics(Y, y_pred, y_pred_hls4ml, label=\"Model\"):\n",
    "    accuracy_keras = float(accuracy_score(np.argmax(Y, axis=1), np.argmax(y_pred, axis=1)))\n",
    "    accuracy_hls4ml = float(accuracy_score(np.argmax(Y, axis=1), np.argmax(y_pred_hls4ml, axis=1)))\n",
    "\n",
    "    precision_keras = float(precision_score(np.argmax(Y, axis=1),np.argmax(y_pred, axis=1), average='weighted'))\n",
    "    precision_hls4ml = float(precision_score(np.argmax(Y, axis=1),np.argmax(y_pred_hls4ml, axis=1), average='weighted'))\n",
    "\n",
    "    recall_keras = float(recall_score(np.argmax(Y, axis=1),np.argmax(y_pred, axis=1), average='weighted'))\n",
    "    recall_hls4ml = float(recall_score(np.argmax(Y, axis=1),np.argmax(y_pred_hls4ml, axis=1), average='weighted'))\n",
    "\n",
    "    f1_keras = float(sklearn.metrics.f1_score(np.argmax(Y, axis=1),np.argmax(y_pred, axis=1), average='weighted'))\n",
    "    f1_hls4ml = float(sklearn.metrics.f1_score(np.argmax(Y, axis=1),np.argmax(y_pred_hls4ml, axis=1), average='weighted'))\n",
    "\n",
    "    kappa_keras = float(cohen_kappa_score(np.argmax(Y, axis=1),np.argmax(y_pred, axis=1)))\n",
    "    kappa_hls4ml = float(cohen_kappa_score(np.argmax(Y, axis=1),np.argmax(y_pred_hls4ml, axis=1)))\n",
    "    \n",
    "    print(\"Accuracy Keras:  {}\".format(accuracy_keras))\n",
    "    print(\"Accuracy hls4ml: {}\".format(accuracy_hls4ml))\n",
    "    print(\"Precision Keras:  {}\".format(precision_keras))\n",
    "    print(\"Precision hls4ml: {}\".format(precision_hls4ml))\n",
    "    print(\"Recall Keras:  {}\".format(recall_keras))\n",
    "    print(\"Recall hls4ml: {}\".format(recall_hls4ml))\n",
    "    print(\"F1 Keras:  {}\".format(f1_keras))\n",
    "    print(\"F1 hls4ml: {}\".format(f1_hls4ml))\n",
    "    print(\"Kappa Keras:  {}\".format(kappa_keras))\n",
    "    print(\"Kappa hls4ml: {}\".format(kappa_hls4ml))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 180,
   "id": "d41b9d0c-b0d5-4a92-9455-f54893abd6cf",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Number of training steps per epoch is 20\n",
      "Adding convolutional block 0 with N=4 filters\n",
      "Adding convolutional block 1 with N=8 filters\n",
      "Adding convolutional block 2 with N=8 filters\n",
      "Adding dense block 0 with N=8 neurons\n",
      "Adding dense block 1 with N=16 neurons\n",
      "Model: \"keras_baseline\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_33 (InputLayer)       [(None, 128, 128, 1)]     0         \n",
      "                                                                 \n",
      " conv_0 (Conv2D)             (None, 126, 126, 4)       36        \n",
      "                                                                 \n",
      " bn_conv_0 (BatchNormalizati  (None, 126, 126, 4)      16        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_0 (Activation)     (None, 126, 126, 4)       0         \n",
      "                                                                 \n",
      " pool_0 (MaxPooling2D)       (None, 42, 42, 4)         0         \n",
      "                                                                 \n",
      " conv_1 (Conv2D)             (None, 40, 40, 8)         288       \n",
      "                                                                 \n",
      " bn_conv_1 (BatchNormalizati  (None, 40, 40, 8)        32        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_1 (Activation)     (None, 40, 40, 8)         0         \n",
      "                                                                 \n",
      " pool_1 (MaxPooling2D)       (None, 13, 13, 8)         0         \n",
      "                                                                 \n",
      " conv_2 (Conv2D)             (None, 11, 11, 8)         576       \n",
      "                                                                 \n",
      " bn_conv_2 (BatchNormalizati  (None, 11, 11, 8)        32        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_2 (Activation)     (None, 11, 11, 8)         0         \n",
      "                                                                 \n",
      " pool_2 (MaxPooling2D)       (None, 3, 3, 8)           0         \n",
      "                                                                 \n",
      " flatten_32 (Flatten)        (None, 72)                0         \n",
      "                                                                 \n",
      " dense_0 (Dense)             (None, 8)                 576       \n",
      "                                                                 \n",
      " bn_dense_0 (BatchNormalizat  (None, 8)                32        \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_0 (Activation)    (None, 8)                 0         \n",
      "                                                                 \n",
      " dense_1 (Dense)             (None, 16)                128       \n",
      "                                                                 \n",
      " bn_dense_1 (BatchNormalizat  (None, 16)               64        \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_1 (Activation)    (None, 16)                0         \n",
      "                                                                 \n",
      " output_dense (Dense)        (None, 3)                 51        \n",
      "                                                                 \n",
      " output_softmax (Activation)  (None, 3)                0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 1,831\n",
      "Trainable params: 1,743\n",
      "Non-trainable params: 88\n",
      "_________________________________________________________________\n",
      "Epoch 1/30\n",
      "14/14 [==============================] - 3s 45ms/step - loss: 1.1704 - accuracy: 0.4550 - precision_32: 0.4635 - recall_32: 0.2559 - f1_score: 0.3424 - val_loss: 1.2802 - val_accuracy: 0.4550 - val_precision_32: 0.4771 - val_recall_32: 0.3460 - val_f1_score: 0.3715 - lr: 0.0010\n",
      "Epoch 2/30\n",
      "14/14 [==============================] - 0s 31ms/step - loss: 0.8992 - accuracy: 0.5758 - precision_32: 0.6379 - recall_32: 0.3673 - f1_score: 0.4778 - val_loss: 1.1856 - val_accuracy: 0.3507 - val_precision_32: 0.4259 - val_recall_32: 0.2180 - val_f1_score: 0.2785 - lr: 0.0010\n",
      "Epoch 3/30\n",
      "14/14 [==============================] - 0s 31ms/step - loss: 0.8011 - accuracy: 0.6019 - precision_32: 0.7037 - recall_32: 0.4502 - f1_score: 0.5402 - val_loss: 1.1731 - val_accuracy: 0.3744 - val_precision_32: 0.4080 - val_recall_32: 0.2417 - val_f1_score: 0.2992 - lr: 0.0010\n",
      "Epoch 4/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.7464 - accuracy: 0.6445 - precision_32: 0.6926 - recall_32: 0.4645 - f1_score: 0.5568 - val_loss: 1.0892 - val_accuracy: 0.4123 - val_precision_32: 0.4096 - val_recall_32: 0.1611 - val_f1_score: 0.2040 - lr: 0.0010\n",
      "Epoch 5/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.7112 - accuracy: 0.6611 - precision_32: 0.7344 - recall_32: 0.5308 - f1_score: 0.6105 - val_loss: 0.9880 - val_accuracy: 0.4834 - val_precision_32: 0.6034 - val_recall_32: 0.1659 - val_f1_score: 0.2699 - lr: 0.0010\n",
      "Epoch 6/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.6564 - accuracy: 0.7346 - precision_32: 0.8158 - recall_32: 0.5877 - f1_score: 0.6544 - val_loss: 0.9490 - val_accuracy: 0.5924 - val_precision_32: 0.5510 - val_recall_32: 0.2559 - val_f1_score: 0.3545 - lr: 0.0010\n",
      "Epoch 7/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.6170 - accuracy: 0.7512 - precision_32: 0.8313 - recall_32: 0.6303 - f1_score: 0.7053 - val_loss: 0.8683 - val_accuracy: 0.6114 - val_precision_32: 0.6618 - val_recall_32: 0.4265 - val_f1_score: 0.5092 - lr: 0.0010\n",
      "Epoch 8/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.6275 - accuracy: 0.7583 - precision_32: 0.8287 - recall_32: 0.6303 - f1_score: 0.7296 - val_loss: 0.7928 - val_accuracy: 0.6161 - val_precision_32: 0.7105 - val_recall_32: 0.5118 - val_f1_score: 0.5754 - lr: 0.0010\n",
      "Epoch 9/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.5685 - accuracy: 0.7725 - precision_32: 0.8559 - recall_32: 0.6754 - f1_score: 0.7338 - val_loss: 0.8011 - val_accuracy: 0.7062 - val_precision_32: 0.8750 - val_recall_32: 0.3981 - val_f1_score: 0.5631 - lr: 0.0010\n",
      "Epoch 10/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.5350 - accuracy: 0.8009 - precision_32: 0.8512 - recall_32: 0.6777 - f1_score: 0.7410 - val_loss: 0.7988 - val_accuracy: 0.6682 - val_precision_32: 0.9062 - val_recall_32: 0.4123 - val_f1_score: 0.6059 - lr: 0.0010\n",
      "Epoch 11/30\n",
      "14/14 [==============================] - 0s 33ms/step - loss: 0.4891 - accuracy: 0.8246 - precision_32: 0.8771 - recall_32: 0.7441 - f1_score: 0.7984 - val_loss: 0.7391 - val_accuracy: 0.6825 - val_precision_32: 0.8473 - val_recall_32: 0.5261 - val_f1_score: 0.6715 - lr: 0.0010\n",
      "Epoch 12/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.4920 - accuracy: 0.8033 - precision_32: 0.8387 - recall_32: 0.7393 - f1_score: 0.7688 - val_loss: 0.7574 - val_accuracy: 0.6209 - val_precision_32: 0.7230 - val_recall_32: 0.5071 - val_f1_score: 0.6077 - lr: 0.0010\n",
      "Epoch 13/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.4384 - accuracy: 0.8294 - precision_32: 0.8670 - recall_32: 0.7725 - f1_score: 0.8177 - val_loss: 0.7207 - val_accuracy: 0.6635 - val_precision_32: 0.7862 - val_recall_32: 0.5403 - val_f1_score: 0.6446 - lr: 0.0010\n",
      "Epoch 14/30\n",
      "14/14 [==============================] - 0s 33ms/step - loss: 0.4263 - accuracy: 0.8365 - precision_32: 0.8668 - recall_32: 0.7867 - f1_score: 0.8155 - val_loss: 0.6846 - val_accuracy: 0.6682 - val_precision_32: 0.7643 - val_recall_32: 0.5687 - val_f1_score: 0.6820 - lr: 0.0010\n",
      "Epoch 15/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.3946 - accuracy: 0.8460 - precision_32: 0.8995 - recall_32: 0.8057 - f1_score: 0.8420 - val_loss: 0.6667 - val_accuracy: 0.6682 - val_precision_32: 0.7595 - val_recall_32: 0.5687 - val_f1_score: 0.6695 - lr: 0.0010\n",
      "Epoch 16/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.3422 - accuracy: 0.8934 - precision_32: 0.9372 - recall_32: 0.8483 - f1_score: 0.8774 - val_loss: 0.6144 - val_accuracy: 0.7346 - val_precision_32: 0.8101 - val_recall_32: 0.6066 - val_f1_score: 0.6822 - lr: 0.0010\n",
      "Epoch 17/30\n",
      "14/14 [==============================] - 0s 33ms/step - loss: 0.3081 - accuracy: 0.9123 - precision_32: 0.9440 - recall_32: 0.8791 - f1_score: 0.9147 - val_loss: 0.5956 - val_accuracy: 0.7488 - val_precision_32: 0.7929 - val_recall_32: 0.6351 - val_f1_score: 0.7264 - lr: 0.0010\n",
      "Epoch 18/30\n",
      "14/14 [==============================] - 0s 33ms/step - loss: 0.3339 - accuracy: 0.9005 - precision_32: 0.9313 - recall_32: 0.8673 - f1_score: 0.8879 - val_loss: 0.5724 - val_accuracy: 0.7630 - val_precision_32: 0.8023 - val_recall_32: 0.6540 - val_f1_score: 0.6799 - lr: 0.0010\n",
      "Epoch 19/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.2896 - accuracy: 0.9147 - precision_32: 0.9370 - recall_32: 0.8815 - f1_score: 0.9135 - val_loss: 0.5387 - val_accuracy: 0.8009 - val_precision_32: 0.8362 - val_recall_32: 0.7014 - val_f1_score: 0.7369 - lr: 0.0010\n",
      "Epoch 20/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.3013 - accuracy: 0.8981 - precision_32: 0.9273 - recall_32: 0.8768 - f1_score: 0.8829 - val_loss: 0.4982 - val_accuracy: 0.8531 - val_precision_32: 0.8689 - val_recall_32: 0.7536 - val_f1_score: 0.8062 - lr: 0.0010\n",
      "Epoch 21/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.2878 - accuracy: 0.9289 - precision_32: 0.9450 - recall_32: 0.8957 - f1_score: 0.9004 - val_loss: 0.4408 - val_accuracy: 0.8910 - val_precision_32: 0.9189 - val_recall_32: 0.8057 - val_f1_score: 0.8496 - lr: 0.0010\n",
      "Epoch 22/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.2800 - accuracy: 0.9194 - precision_32: 0.9418 - recall_32: 0.8815 - f1_score: 0.8988 - val_loss: 0.4548 - val_accuracy: 0.8720 - val_precision_32: 0.9032 - val_recall_32: 0.7962 - val_f1_score: 0.8532 - lr: 0.0010\n",
      "Epoch 23/30\n",
      "14/14 [==============================] - 0s 33ms/step - loss: 0.2591 - accuracy: 0.9171 - precision_32: 0.9450 - recall_32: 0.8957 - f1_score: 0.9185 - val_loss: 0.4936 - val_accuracy: 0.8294 - val_precision_32: 0.8490 - val_recall_32: 0.7725 - val_f1_score: 0.8091 - lr: 0.0010\n",
      "Epoch 24/30\n",
      "13/14 [==========================>...] - ETA: 0s - loss: 0.2405 - accuracy: 0.9399 - precision_32: 0.9500 - recall_32: 0.9135 - f1_score: 0.9312\n",
      "Epoch 24: ReduceLROnPlateau reducing learning rate to 0.0005000000237487257.\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.2396 - accuracy: 0.9408 - precision_32: 0.9507 - recall_32: 0.9147 - f1_score: 0.9361 - val_loss: 0.4731 - val_accuracy: 0.8436 - val_precision_32: 0.8557 - val_recall_32: 0.7867 - val_f1_score: 0.8319 - lr: 0.0010\n",
      "Epoch 25/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.2334 - accuracy: 0.9336 - precision_32: 0.9481 - recall_32: 0.9100 - f1_score: 0.9275 - val_loss: 0.4224 - val_accuracy: 0.8720 - val_precision_32: 0.8878 - val_recall_32: 0.8246 - val_f1_score: 0.8377 - lr: 5.0000e-04\n",
      "Epoch 26/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.2217 - accuracy: 0.9384 - precision_32: 0.9560 - recall_32: 0.9265 - f1_score: 0.9390 - val_loss: 0.3850 - val_accuracy: 0.8910 - val_precision_32: 0.9095 - val_recall_32: 0.8578 - val_f1_score: 0.8888 - lr: 5.0000e-04\n",
      "Epoch 27/30\n",
      "14/14 [==============================] - 0s 33ms/step - loss: 0.2385 - accuracy: 0.9289 - precision_32: 0.9436 - recall_32: 0.9123 - f1_score: 0.9318 - val_loss: 0.3613 - val_accuracy: 0.9052 - val_precision_32: 0.9254 - val_recall_32: 0.8815 - val_f1_score: 0.9047 - lr: 5.0000e-04\n",
      "Epoch 28/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.2113 - accuracy: 0.9431 - precision_32: 0.9608 - recall_32: 0.9289 - f1_score: 0.9474 - val_loss: 0.3428 - val_accuracy: 0.9052 - val_precision_32: 0.9254 - val_recall_32: 0.8815 - val_f1_score: 0.8962 - lr: 5.0000e-04\n",
      "Epoch 29/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.2129 - accuracy: 0.9502 - precision_32: 0.9634 - recall_32: 0.9360 - f1_score: 0.9362 - val_loss: 0.3458 - val_accuracy: 0.9005 - val_precision_32: 0.9154 - val_recall_32: 0.8720 - val_f1_score: 0.9072 - lr: 5.0000e-04\n",
      "Epoch 30/30\n",
      "14/14 [==============================] - 0s 32ms/step - loss: 0.2016 - accuracy: 0.9502 - precision_32: 0.9544 - recall_32: 0.9431 - f1_score: 0.9515 - val_loss: 0.3251 - val_accuracy: 0.9147 - val_precision_32: 0.9356 - val_recall_32: 0.8957 - val_f1_score: 0.9209 - lr: 5.0000e-04\n",
      "It took 0.267541499932607 minutes to train Keras model\n",
      "Score for fold 3: loss of 0.05360320210456848; accuracy of 98.81516695022583%\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_33, layer type: InputLayer, input shapes: [[None, 128, 128, 1]], output shape: [None, 128, 128, 1]\n",
      "Layer name: conv_0, layer type: Conv2D, input shapes: [[None, 128, 128, 1]], output shape: [None, 126, 126, 4]\n",
      "Layer name: bn_conv_0, layer type: BatchNormalization, input shapes: [[None, 126, 126, 4]], output shape: [None, 126, 126, 4]\n",
      "Layer name: conv_act_0, layer type: Activation, input shapes: [[None, 126, 126, 4]], output shape: [None, 126, 126, 4]\n",
      "Layer name: pool_0, layer type: MaxPooling2D, input shapes: [[None, 126, 126, 4]], output shape: [None, 42, 42, 4]\n",
      "Layer name: conv_1, layer type: Conv2D, input shapes: [[None, 42, 42, 4]], output shape: [None, 40, 40, 8]\n",
      "Layer name: bn_conv_1, layer type: BatchNormalization, input shapes: [[None, 40, 40, 8]], output shape: [None, 40, 40, 8]\n",
      "Layer name: conv_act_1, layer type: Activation, input shapes: [[None, 40, 40, 8]], output shape: [None, 40, 40, 8]\n",
      "Layer name: pool_1, layer type: MaxPooling2D, input shapes: [[None, 40, 40, 8]], output shape: [None, 13, 13, 8]\n",
      "Layer name: conv_2, layer type: Conv2D, input shapes: [[None, 13, 13, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: bn_conv_2, layer type: BatchNormalization, input shapes: [[None, 11, 11, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: conv_act_2, layer type: Activation, input shapes: [[None, 11, 11, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: pool_2, layer type: MaxPooling2D, input shapes: [[None, 11, 11, 8]], output shape: [None, 3, 3, 8]\n",
      "Layer name: flatten_32, layer type: Reshape, input shapes: [[None, 3, 3, 8]], output shape: [None, 72]\n",
      "Layer name: dense_0, layer type: Dense, input shapes: [[None, 72]], output shape: [None, 8]\n",
      "Layer name: bn_dense_0, layer type: BatchNormalization, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "Layer name: dense_act_0, layer type: Activation, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "Layer name: dense_1, layer type: Dense, input shapes: [[None, 8]], output shape: [None, 16]\n",
      "Layer name: bn_dense_1, layer type: BatchNormalization, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: dense_act_1, layer type: Activation, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: output_dense, layer type: Dense, input shapes: [[None, 16]], output shape: [None, 3]\n",
      "Layer name: output_softmax, layer type: Softmax, input shapes: [[None, 3]], output shape: [None, 3]\n",
      "Model\n",
      "  Precision:         ap_fixed<20,8>\n",
      "  ReuseFactor:       64\n",
      "  Strategy:          Latency\n",
      "  BramFactor:        1000000000\n",
      "  TraceOutput:       False\n",
      "LayerName\n",
      "  input_33\n",
      "    Trace:           False\n",
      "    Precision:       ap_uint<8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  conv_0\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  conv_0_linear\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  bn_conv_0\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  conv_act_0\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  pool_0\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  conv_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  conv_1_linear\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  bn_conv_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  conv_act_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  pool_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  conv_2\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  conv_2_linear\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  bn_conv_2\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  conv_act_2\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  pool_2\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  flatten_32\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  dense_0\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  dense_0_linear\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  bn_dense_0\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  dense_act_0\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  dense_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  dense_1_linear\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  bn_dense_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  dense_act_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  output_dense\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  output_dense_linear\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        latency\n",
      "    ReuseFactor:     64\n",
      "  output_softmax\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<20,8>\n",
      "    Strategy:        Stable\n",
      "    ReuseFactor:     64\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_33, layer type: InputLayer, input shapes: [[None, 128, 128, 1]], output shape: [None, 128, 128, 1]\n",
      "Layer name: conv_0, layer type: Conv2D, input shapes: [[None, 128, 128, 1]], output shape: [None, 126, 126, 4]\n",
      "Layer name: bn_conv_0, layer type: BatchNormalization, input shapes: [[None, 126, 126, 4]], output shape: [None, 126, 126, 4]\n",
      "Layer name: conv_act_0, layer type: Activation, input shapes: [[None, 126, 126, 4]], output shape: [None, 126, 126, 4]\n",
      "Layer name: pool_0, layer type: MaxPooling2D, input shapes: [[None, 126, 126, 4]], output shape: [None, 42, 42, 4]\n",
      "Layer name: conv_1, layer type: Conv2D, input shapes: [[None, 42, 42, 4]], output shape: [None, 40, 40, 8]\n",
      "Layer name: bn_conv_1, layer type: BatchNormalization, input shapes: [[None, 40, 40, 8]], output shape: [None, 40, 40, 8]\n",
      "Layer name: conv_act_1, layer type: Activation, input shapes: [[None, 40, 40, 8]], output shape: [None, 40, 40, 8]\n",
      "Layer name: pool_1, layer type: MaxPooling2D, input shapes: [[None, 40, 40, 8]], output shape: [None, 13, 13, 8]\n",
      "Layer name: conv_2, layer type: Conv2D, input shapes: [[None, 13, 13, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: bn_conv_2, layer type: BatchNormalization, input shapes: [[None, 11, 11, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: conv_act_2, layer type: Activation, input shapes: [[None, 11, 11, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: pool_2, layer type: MaxPooling2D, input shapes: [[None, 11, 11, 8]], output shape: [None, 3, 3, 8]\n",
      "Layer name: flatten_32, layer type: Reshape, input shapes: [[None, 3, 3, 8]], output shape: [None, 72]\n",
      "Layer name: dense_0, layer type: Dense, input shapes: [[None, 72]], output shape: [None, 8]\n",
      "Layer name: bn_dense_0, layer type: BatchNormalization, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "Layer name: dense_act_0, layer type: Activation, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "Layer name: dense_1, layer type: Dense, input shapes: [[None, 8]], output shape: [None, 16]\n",
      "Layer name: bn_dense_1, layer type: BatchNormalization, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: dense_act_1, layer type: Activation, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: output_dense, layer type: Dense, input shapes: [[None, 16]], output shape: [None, 3]\n",
      "Layer name: output_softmax, layer type: Softmax, input shapes: [[None, 3]], output shape: [None, 3]\n",
      "Creating HLS model\n",
      "WARNING: Cannot use \"Latency\" model strategy for conv_0 layer. Switching to \"Resource\" strategy.\n",
      "WARNING: You set a Part that does not correspond to the Board you specified. The correct Part is now set.\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n",
      "Done\n",
      "14/14 [==============================] - 0s 6ms/step\n",
      "Accuracy Keras:  0.9881516587677726\n",
      "Accuracy hls4ml: 0.943127962085308\n",
      "Precision Keras:  0.9882984612589482\n",
      "Precision hls4ml: 0.9443558919988283\n",
      "Recall Keras:  0.9881516587677726\n",
      "Recall hls4ml: 0.943127962085308\n",
      "F1 Keras:  0.9881488373236181\n",
      "F1 hls4ml: 0.943494582568541\n",
      "Kappa Keras:  0.9822164535731444\n",
      "Kappa hls4ml: 0.9146907455294345\n"
     ]
    }
   ],
   "source": [
    "#Cross Validation:\n",
    "from sklearn.model_selection import KFold\n",
    "\n",
    "\n",
    "print('Number of training steps per epoch is {}'.format(NSTEPS))\n",
    "\n",
    "train_data = (x_test,y_te_one_hot)\n",
    "\n",
    "model  = trainModel(tf.keras.models.clone_model(define_model(), clone_function=pruneFunction),train_data,val_data)\n",
    "\n",
    "scores = tmp_model.evaluate(x_test, y_te_one_hot, verbose=0)\n",
    "print(f'Score for fold {fold_no}: {tmp_model.metrics_names[0]} of {scores[0]}; {model.metrics_names[1]} of {scores[1]*100}%')\n",
    "\n",
    "hls_model = make_hls_model(strip_pruning(model))\n",
    "\n",
    "y_predict = tmp_model.predict(x_test)    \n",
    "y_predict_hls4ml = hls_model.predict(np.ascontiguousarray(x_test).astype(float)).astype(float)\n",
    "plotMetrics(y_te_one_hot,y_predict,y_predict_hls4ml)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 181,
   "id": "37983d72-dc3d-4edb-a310-b1b789979192",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "14/14 [==============================] - 0s 5ms/step\n",
      "Accuracy Keras:  0.9881516587677726\n",
      "Accuracy hls4ml: 0.943127962085308\n",
      "Precision Keras:  0.9882984612589482\n",
      "Precision hls4ml: 0.9443558919988283\n",
      "Recall Keras:  0.9881516587677726\n",
      "Recall hls4ml: 0.943127962085308\n",
      "F1 Keras:  0.9881488373236181\n",
      "F1 hls4ml: 0.943494582568541\n",
      "Kappa Keras:  0.9822164535731444\n",
      "Kappa hls4ml: 0.9146907455294345\n",
      "[[138   0   1]\n",
      " [  0 147   0]\n",
      " [  4   0 132]]\n",
      "[[131   0   8]\n",
      " [  1 140   6]\n",
      " [  8   1 127]]\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAhsAAAIBCAYAAADgan1AAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMiwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy8pXeV/AAAACXBIWXMAAA9hAAAPYQGoP6dpAABxZklEQVR4nO3dd1hUR9sG8HsXYSlSRKmKgIKgKFhjFAsqir3GFgv2Eo0NY0ksWFFjxYYmCmrsNZZYEbsxNowaC/ZEwa4IKCA73x9+7OsKKGWXA+z989rrcufMmfMcWHafnZkzRyaEECAiIiLSErnUARAREVHBxmSDiIiItIrJBhEREWkVkw0iIiLSKiYbREREpFVMNoiIiEirmGwQERGRVjHZICIiIq1iskFERERaxWRDAlFRUWjUqBHMzc0hk8mwY8cOjbZ/7949yGQyhIWFabTd/MzHxwc+Pj4aay8uLg59+vSBra0tZDIZhg0bprG2qeA4cuQIZDIZjhw5InUoeR5/VgWbziYbt2/fRv/+/VGqVCkYGhrCzMwM3t7eWLBgAd6+favVY/v7++Py5cuYNm0a1qxZg6pVq2r1eLmpR48ekMlkMDMzS/fnGBUVBZlMBplMhtmzZ2e5/UePHiEwMBCRkZEaiDb7pk+fjrCwMAwcOBBr1qxBt27dtHo8Jycn1c9NJpPB2toatWvXxvbt2wEAM2bMgEwmw/79+9Pdv2nTpjA3N8ejR48AQNXOnDlz0tQNCwuDTCbDuXPn0mw7efIk2rRpAxsbGygUCjg5OWHAgAH4999/M30uPj4+aueS3iM1MVQqlQgLC0PLli3h4OAAExMTlC9fHlOnTsW7d+8ydTwnJyc0b9480/FRxk6dOoXAwEC8evUq220sWbKEX4R0kdBBu3fvFkZGRsLCwkIMGTJELF++XCxatEh06tRJ6Ovri759+2rt2AkJCQKA+Omnn7R2DKVSKd6+fSvev3+vtWNkxN/fXxQqVEjo6emJjRs3ptk+ceJEYWhoKACIn3/+Ocvtnz17VgAQoaGhWdovMTFRJCYmZvl4Galevbrw9vbWWHtf4ujoKCpWrCjWrFkj1qxZI2bOnClKlSolAIilS5eKpKQkUaFCBVGqVCmRkJCgtu+mTZsEALF48WJVGQABQNjY2Ij4+Hi1+qGhoQKAOHv2rFp5cHCwkMlkonTp0mLKlCni119/FQEBAcLc3FxYWFiI06dPZ+pcDhw4oDqPTx/NmzcXAMTo0aOFEEK8efNGABBff/21mDp1qli+fLno2bOnkMvlwsfHRyiVykz97Jo1a5ap2DQtIiJCABARERGSHF/Tfv75ZwFA3L17N9tteHh4iLp166YpT0lJEW/fvhUpKSnZD5DyLJ1LNu7cuSMKFy4s3N3dxaNHj9Jsj4qKEvPnz9fa8e/fv5/tD9r8wN/fX5iYmIhGjRqJ1q1bp9nu6uoq2rVrl2vJxqcfpJri7Oys0Q+w5OTkzyZD6X1gRkdHCxMTE1GmTBkhhBCnT58WcrlcjB07VlUnNjZW2Nvbi6+//lrtTRyAqFixogAg5syZo9ZuesnGiRMnhFwuF7Vr107zM71165awsbER9vb24uXLl1k+91R///23MDQ0FFWqVFH9LBITE8XJkyfT1J00aZIAIA4ePPjFdplsaI42kw0q2HQu2RgwYIAAkO4bWHqSk5PF5MmTRalSpYSBgYFwdHQUY8eOFe/evVOrl/qGdvz4cVGtWjWhUCiEs7OzWLVqlarOxIkTVd8oUx+Ojo5CiA8f0qn//1jqPh87cOCA8Pb2Fubm5qoPm48/YO7evZvuB3J4eLioVauWMDY2Fubm5qJly5bin3/+Sfd4UVFRwt/fX5ibmwszMzPRo0ePTH1wpyYbYWFhQqFQqH34/PXXXwKA2Lp1a5pk4/nz5yIgIECUL19emJiYCFNTU9G4cWMRGRmpqpP6xv3pI/U869atKzw8PMS5c+dE7dq1hZGRkRg6dKhq28dvcN27dxcKhSLN+Tdq1EhYWFiIhw8fpnt+GcWQ+ub7+PFj0atXL2FtbS0UCoXw9PQUYWFham2k/n5+/vlnMW/ePFGqVCkhl8vFxYsXM/y5ZvSBWbVqVaGvr696/t133wl9fX1x9epVIYQQQ4YMEYUKFRJ///232n4AxKBBg0T9+vWFjY2NWm9IesmGn5+f0NPTE3fu3Ek3vlWrVgkAYubMmRmew+fExcWJsmXLClNTU3Hr1q0v1v/7778FABEcHPzFup/+7D7++S9atEg4OzsLIyMj0bBhQ/HgwQOhVCrF5MmTRfHixYWhoaFo2bKleP78ebpt7t+/X3h5eQmFQiHKli0rtm7dqlYvo2Tjzz//FH5+fsLMzEwYGRmJOnXqiBMnTqjVSf1bvHHjhujSpYswMzMTxYoVE+PGjRNKpVI8ePBAtGzZUpiamgobGxsxe/bsNOf+7t07MWHCBFG6dGlhYGAgSpQoIX744Yc071+pr4ft27cLDw8PYWBgIMqVKyf27t2bJp6MXvsrV64U9erVE1ZWVsLAwECULVtWLFmyJM3P7dP9U/8uM/pZbdq0SVSuXFkYGhqKokWLii5duoj//vtPrU7q+85///0nWrVqJUxMTESxYsVEQECAJD28lJbOJRvFixcXpUqVynR9f39/AUB88803YvHixaJ79+4CQJpv7Y6OjsLNzU3Y2NiIH3/8USxatEhUrlxZyGQyceXKFSGEEJcuXRLz5s0TAETnzp3FmjVrxPbt21XHyUyyceXKFWFgYCCqVq0qFixYIEJCQsTIkSNFnTp1VHXSSzYOHjwoChUqJMqUKSNmzZolJk2aJIoVKyaKFCmi9i0l9XiVKlUSbdu2FUuWLBF9+vQRAMSoUaMy9fMyMTERsbGxwtDQUKxYsUK1bdiwYcLd3V3tzT7V2bNnRenSpcWYMWPEsmXLVG/25ubmqg/+mJgYMXnyZAFA9OvXT9X1fvv2bSHEh4TC1tZWWFlZie+//14sW7ZM7NixQ7Xt42Tj5cuXokSJEqJatWqqN6OQkBABQKxZsybD84uJiRFr1qwRxYoVUxvWiIuLEwkJCaJs2bJCX19fDB8+XAQHB4vatWsLAGq9ZannX65cOVGqVCkxY8YMMW/ePHH//v0Mj5tespGUlCRsbGyEra2tquz169fC3t5e1KpVS5w7d07o6emJMWPGpGkv9cPl2LFjaXo3Pk024uPjRaFChYSPj0+G8b17904oFApRq1atDOt8To8ePQQAsXbt2kzVP3DggAAg1q1b98W6GSUbFStWFOXKlRNz584V48aNEwYGBuLrr78WP/74o6hZs6YIDg4WQ4YMETKZTPTs2TNNm2XKlBEWFhZizJgxYu7cuaJChQpCLpeLAwcOqOql9wEaHh4uDAwMRI0aNcScOXPEvHnzhKenpzAwMBBnzpxR1Uv9W6xYsaLo3LmzWLJkiWjWrJkAIObOnSvc3NzEwIEDxZIlS4S3t7cAII4eParaPyUlRTRq1EgYGxuLYcOGiWXLlonBgweLQoUKiVatWqmdDwDh5eUl7OzsxJQpU8T8+fNFqVKlhLGxsXj27JkQ4sP7V+fOnQUAMW/ePLXXvhBCVKtWTfTo0UPMmzdPLFy4UDRq1EgAEIsWLVIdZ/v27aJEiRLC3d1dtX/qzyu9n1Xqa7FatWpi3rx5YsyYMcLIyEg4OTmpfZHx9/cXhoaGwsPDQ/Tq1UssXbpU1YP6acJD0tCpZOP169cCQJo/tIxERkYKAKJPnz5q5SNHjhQAxOHDh1VlqRn7sWPHVGVPnjwRCoVCBAQEqMrS+6AVIvPJRmqy8vTp0wzjTi/ZqFixorC2tlb7hnbp0iUhl8tF9+7d0xyvV69eam22adNGFC1aNMNjfnweJiYmQgghvvnmG9GgQQMhxIc3PltbWzFp0qR0fwbv3r1LM1Z79+5doVAoxOTJk1VlnxtGqVu3rgAgQkJC0t32adft/v37BQAxdepU1fBaekM/6Unvw3/+/PkCgPjtt99UZUlJSaJGjRqicOHCIjY2VnVeAISZmZl48uRJpo/XqFEj8fTpU/H06VNx6dIl0alTJwFAfP/992p1t2zZIgAIS0vLdOdwCPG/ZEMIIerVqydsbW1V9T5NNlL/DlJ7iTLi6ekpLC0tM3U+H1uzZo0AkOYD/XN8fX2FmZlZpoZtMko2rKysxKtXr1TlY8eOVX3oJicnq8o7d+4sDAwM1HoDUv/eP+7JeP36tbCzsxOVKlVSlX36AapUKoWrq6vw8/NTm2+SkJAgnJ2dRcOGDVVlqX+L/fr1U5W9f/9elChRQshkMjFjxgxV+cuXL4WRkZHw9/dXla1Zs0bI5XJx/PhxtZ9HalL9ce8uAGFgYKDWq3Tp0iUBQCxcuFBV9rlhlPReZ35+fmm+3GU0jPLpzyopKUlYW1uL8uXLi7dv36rq7d69WwAQEyZMUJWlfin8+L1CCCEqVaokqlSpkuZYlPt06mqU2NhYAICpqWmm6v/xxx8AgBEjRqiVBwQEAAD27NmjVl6uXDnUrl1b9dzKygpubm64c+dOtmP+lIWFBQDg999/h1KpzNQ+0dHRiIyMRI8ePWBpaakq9/T0RMOGDVXn+bEBAwaoPa9duzaeP3+u+hlmxrfffosjR44gJiYGhw8fRkxMDL799tt06yoUCsjlH16OKSkpeP78OQoXLgw3NzdcuHAh08dUKBTo2bNnpuo2atQI/fv3x+TJk9G2bVsYGhpi2bJlmT7Wp/744w/Y2tqic+fOqjJ9fX0MGTIEcXFxOHr0qFr9du3awcrKKtPtHzhwAFZWVrCysoKXlxc2b96Mbt26YebMmWnabdq0KV68eIHFixfDyMjos+0GBgYiJiYGISEh6W5/8+YNgC//3ZiamqrqZtbNmzcxcOBAuLu7Y+HChZnaZ/r06Th06BBmzJih+nvIjvbt28Pc3Fz1vHr16gCArl27olChQmrlSUlJePjwodr+9vb2aNOmjeq5mZkZunfvjosXLyImJibdY0ZGRiIqKgrffvstnj9/jmfPnuHZs2eIj49HgwYNcOzYsTR/13369FH9X09PD1WrVoUQAr1791aVW1hYpHmv2bx5M8qWLQt3d3fVcZ49e4b69esDACIiItSO4+vri9KlS6uee3p6wszMLNPvXx+/zl6/fo1nz56hbt26uHPnDl6/fp2pNj527tw5PHnyBN999x0MDQ1V5c2aNYO7u3ua918g/fctTb7/UvbpVLJhZmYGAJl+Q7x//z7kcjlcXFzUym1tbWFhYYH79++rlZcsWTJNG0WKFMHLly+zGXFaHTt2hLe3N/r06QMbGxt06tQJmzZt+mzikRqnm5tbmm1ly5ZVvdl97NNzKVKkCABk6VyaNm0KU1NTbNy4EWvXrkW1atXS/CxTKZVKzJs3D66urlAoFChWrBisrKzw999/Z+mNqnjx4jAwMMh0/dmzZ8PS0hKRkZEIDg6GtbV1pvf91P379+Hq6qpKmlKVLVtWtf1jzs7OWWq/evXqOHjwIA4dOoRTp07h2bNnWL16dbrJRLVq1QAgU5dV16lTB/Xq1cOsWbPSvVw5Ncn40t/Nmzdv1H5+T58+RUxMjOoRFxenVj8xMREdOnTA+/fvsXHjRpiYmHwx1o0bN2LcuHHo3bs3Bg4c+MX6n/Ppazw18XBwcEi3/NPXvouLC2QymVpZmTJlAHxY6yY9UVFRAD5c/p6aOKY+fv31VyQmJqZ5vacXp6GhIYoVK5am/OMYo6KicPXq1TTHSY3xyZMnnz0OkLX3r5MnT8LX1xcmJiawsLCAlZUVfvzxRwDIVrLxufctd3f3NH9PhoaGaZJ3Tb//UvYV+nKVgsPMzAz29va4cuVKlvb79A0lI3p6eumWCyGyfYyUlBS150ZGRjh27BgiIiKwZ88e7Nu3Dxs3bkT9+vVx4MCBDGPIqpycSyqFQoG2bdti1apVuHPnDgIDAzOsO336dIwfPx69evXClClTYGlpCblcjmHDhmW6BwfAF7/Ff+rixYuqN93Lly+r9UpoW1ZjLVasGHx9fbUSy8SJE+Hj44Nly5al6S1wdXVFoUKF8Pfff2e4f2JiIm7cuIGvvvpKVVatWjW1D4SJEyeqvQZGjBiBS5cuYfHixfD09PxijAcPHkT37t3RrFmzDHthsiKj17gmXvsZSX0t//zzz6hYsWK6dQoXLvzFeDITo1KpRIUKFTB37tx0636aVOXkvG/fvo0GDRrA3d0dc+fOhYODAwwMDPDHH39g3rx5Wfobzi5NvfeRduhUsgEAzZs3x/Lly3H69GnUqFHjs3UdHR2hVCoRFRWl+nYKAI8fP8arV6/g6OiosbiKFCmS7kI5n2bvACCXy9GgQQM0aNAAc+fOxfTp0/HTTz8hIiIi3Q+j1Dhv3LiRZtv169dRrFixTH2rzI5vv/0WK1euhFwuR6dOnTKst2XLFtSrVw8rVqxQK3/16pXaN7jMJn6ZER8fj549e6JcuXKoWbMmZs2ahTZt2qh6BbLK0dERf//9N5RKpVrvxvXr11Xb86q6devCx8cHM2fOxIQJE9S2GRsbo0GDBjh06BDu37+f7nls2rQJiYmJaN++vaps7dq1aj0lpUqVUv1/69atWLJkCdq2bYvvvvvui/GdOXMGbdq0QdWqVbFp0ya1YQ6p3Lp1C0IItdfkzZs3AXxYSCw9qcMUZmZmWkscPz7WpUuX0KBBA4393WTUzq5du5CYmIidO3eq9ZB8OlTzuTY+9fH7VurQT6obN27k6b8nSkunhlEAYNSoUTAxMUGfPn3w+PHjNNtv376NBQsWAPgwDAAA8+fPV6uT+k2hWbNmGourdOnSeP36tdq3x+joaNUKkalevHiRZt/Ub0iJiYnptm1nZ4eKFSti1apVagnNlStXcODAAdV5akO9evUwZcoULFq0CLa2thnW09PTS/MNavPmzWnGyVOTopysYJhq9OjRePDgAVatWoW5c+fCyckJ/v7+Gf4cv6Rp06aIiYnBxo0bVWXv37/HwoULUbhwYdStWzfHMWtT6tyN5cuXp9k2btw4CCHQo0ePNEMtd+/exahRo+Dg4KC2kqq3tzd8fX1Vj9Rk4969e+jTpw8cHR3x66+/fjGua9euoVmzZnBycsLu3buz3COkLY8ePVL7+4yNjcXq1atRsWLFDF/rVapUQenSpTF79uw0w0rAh6EnTenQoQMePnyIX375Jc22t2/fphk6zYyM/v5SexU+/ht+/fo1QkND020jM3+/VatWhbW1NUJCQtT+Jvfu3at6TVD+If3Xg1xWunRprFu3Dh07dkTZsmXRvXt3lC9fHklJSTh16hQ2b96MHj16AAC8vLzg7++P5cuX49WrV6hbty7++usvrFq1Cq1bt0a9evU0FlenTp0wevRotGnTBkOGDEFCQgKWLl2KMmXKqE2QnDx5Mo4dO4ZmzZrB0dERT548wZIlS1CiRAnUqlUrw/Z//vlnNGnSBDVq1EDv3r3x9u1bLFy4EObm5p8d3sgpuVyOcePGfbFe8+bNMXnyZPTs2RM1a9bE5cuXsXbtWrVvw8CH35+FhQVCQkJgamoKExMTVK9ePcvzHw4fPowlS5Zg4sSJqFy5MgAgNDQUPj4+GD9+PGbNmpWl9gCgX79+WLZsGXr06IHz58/DyckJW7ZswcmTJzF//vxMT0yWSt26dVG3bt00E1kBoFatWpg3bx6GDRsGT09P9OjRA3Z2drh+/Tp++eUXyOVy7NixI1MTNjt16oRXr16hS5cu6U7yAz4MJbRu3Rpv3ryBn58fXr58iR9++CFN/dKlS3+xh1JbypQpg969e+Ps2bOwsbHBypUr8fjx43Q/YFPJ5XL8+uuvaNKkCTw8PNCzZ08UL14cDx8+REREBMzMzLBr1y6NxNetWzds2rQJAwYMQEREBLy9vZGSkoLr169j06ZN2L9/f5ZvlVClShUAwE8//YROnTpBX18fLVq0QKNGjWBgYIAWLVqgf//+iIuLwy+//AJra2tER0enaWPp0qWYOnUqXFxcYG1tnabnAvgwuXrmzJno2bMn6tati86dO+Px48dYsGABnJycMHz48Oz/cCj3SXUZjNRu3rwp+vbtK5ycnISBgYEwNTUV3t7eYuHChWqXuCUnJ4tJkyYJZ2dnoa+vLxwcHD67qNenPr3kMqNLX4X4sHZA+fLlhYGBgXBzcxO//fZbmktfw8PDRatWrYS9vb0wMDAQ9vb2onPnzuLmzZtpjvHp5aGHDh0S3t7ewsjISJiZmYkWLVpkuKjXp5fWpl4O+aWVAz++9DUjGV36GhAQIOzs7ISRkZHw9vYWp0+fTveS1d9//12UK1dOFCpUKN1FvdLzcTuxsbHC0dFRVK5cWe0SRyGEGD58uJDL5V9cejuj3/fjx49Fz549RbFixYSBgYGoUKFCmt/D514DWT1eRjL6PabCR5e+fuzjRcs+Xa5cCCGOHz8uWrVqJYoVKyZkMpkAIKytrUV0dHSmY0tt/3OP1MvAU39WGT0+vtQzI59b1Cu9c9+8ebNaeXqLnH28qJenp6dQKBTC3d09zb4ZLVR18eJF0bZtW1G0aFGhUCiEo6Oj6NChgwgPD1fVyeh3mNHfWHqv/6SkJDFz5kzh4eEhFAqFKFKkiKhSpYqYNGmSeP36tapeRq8HR0fHND/jKVOmiOLFiwu5XK72nrBz507h6ekpDA0NhZOTk5g5c6ZYuXJlmveNmJgY0axZM2FqaiqQiUW9Nm7cKCpVqiQUCoWwtLT87KJen0pvUUSShkwIDcx6IiKdNGXKFEyYMAE//fQTpk6dKnU4ucbJyQnly5fH7t27pQ6FKF/QuWEUItKc8ePH49GjR5g2bRpKliyJfv36SR0SEeVB7NkgIsoi9mwQZY3OXY1CREREuYs9G0RERKRV7NkgIiIirWKyQURERFrFZIOIiIi0iskGERERaRWTDSIiItIqJhtERESkVUw2iIiISKuYbBAREZFWMdkgIiIirWKyQURERFrFZIOIiIi0iskGERERaRWTDSIiItIqJhtERESkVUw2iIiISKuYbBAREZFWMdkgIiIirWKyQURERFrFZIOIiIi0iskGERERaRWTDSIiItIqJhtERESkVUw2iIiISKuYbBAREZFWMdkgIiIirWKyQURERFrFZIOIiIi0iskGERERaRWTDSIiItIqJhtERESkVUw2iIiISKuYbBAREZFWMdkgIiIirWKyQURERFrFZIOIiIi0iskGERERaRWTDSIiItIqJhtERESkVUw2iIiISKuYbBAREZFWMdkgIiIqoI4dO4YWLVrA3t4eMpkMO3bsyLDugAEDIJPJMH/+fLXyFy9eoEuXLjAzM4OFhQV69+6NuLi4LMXBZIOIiKiAio+Ph5eXFxYvXvzZetu3b8eff/4Je3v7NNu6dOmCq1ev4uDBg9i9ezeOHTuGfv36ZSmOQlmqTURERPlGkyZN0KRJk8/WefjwIb7//nvs378fzZo1U9t27do17Nu3D2fPnkXVqlUBAAsXLkTTpk0xe/bsdJOT9LBng4iISEcplUp069YNP/zwAzw8PNJsP336NCwsLFSJBgD4+vpCLpfjzJkzmT4OezaIiIjyicTERCQmJqqVKRQKKBSKbLU3c+ZMFCpUCEOGDEl3e0xMDKytrdXKChUqBEtLS8TExGT6OAUy2TCqP03qECiPeXngJ6lDoDwkPvG91CFQHlLURPsfhUaVBmukndGtimHSpElqZRMnTkRgYGCW2zp//jwWLFiACxcuQCaTaSS+jBTIZIOIiChPkWlm1sLYsWMxYsQItbLs9mocP34cT548QcmSJVVlKSkpCAgIwPz583Hv3j3Y2triyZMnavu9f/8eL168gK2tbaaPxWSDiIgon8jJkMmnunXrBl9fX7UyPz8/dOvWDT179gQA1KhRA69evcL58+dRpUoVAMDhw4ehVCpRvXr1TB+LyQYREZG2aXmYIiNxcXG4deuW6vndu3cRGRkJS0tLlCxZEkWLFlWrr6+vD1tbW7i5uQEAypYti8aNG6Nv374ICQlBcnIyBg8ejE6dOmX6ShSAyQYREZH2aWgYJavOnTuHevXqqZ6nDsH4+/sjLCwsU22sXbsWgwcPRoMGDSCXy9GuXTsEBwdnKQ4mG0RERAWUj48PhBCZrn/v3r00ZZaWlli3bl2O4mCyQUREpG0SDaPkFUw2iIiItE2iYZS8QrfPnoiIiLSOPRtERETaxmEUIiIi0iodH0ZhskFERKRtOt6zodupFhEREWkdezaIiIi0jcMoREREpFUcRiEiIiLSHvZsEBERaRuHUYiIiEirOIxCREREpD3s2SAiItI2DqMQERGRVul4sqHbZ09ERERax54NIiIibZPr9gRRJhtERETapuPDKEw2iIiItI2XvhIRERFpD3s2iIiItI3DKERERKRVHEYhIiIi0h72bBAREWkbh1GIiIhIqziMQkRERKQ97NkgIiLSNg6jEBERkVZxGIWIiIhIe9izQUREpG0cRiEiIiKt0vFhFCYbRERE2qbjPRu6ffZERESkdezZICIi0jYd79mQLNmIjY3NdF0zMzMtRkJERKRlnLMhDQsLC8i+8MMXQkAmkyElJSWXoiIiIiJNkyzZiIiIkOrQREREuYvDKNKoW7euVIcmIiLKXRxGyTsSEhLw4MEDJCUlqZV7enpKFBERERHlVJ5INp4+fYqePXti79696W7nnA0iIsrXdHwYJU+c/bBhw/Dq1SucOXMGRkZG2LdvH1atWgVXV1fs3LlT6vCIiIhyRibTzCOfyhM9G4cPH8bvv/+OqlWrQi6Xw9HREQ0bNoSZmRmCgoLQrFkzqUMkIiKibMoTPRvx8fGwtrYGABQpUgRPnz4FAFSoUAEXLlyQMjQiIqIck8lkGnlk1bFjx9CiRQvY29tDJpNhx44dqm3JyckYPXo0KlSoABMTE9jb26N79+549OiRWhsvXrxAly5dYGZmBgsLC/Tu3RtxcXFZiiNPJBtubm64ceMGAMDLywvLli3Dw4cPERISAjs7O4mjIyIiyhmpko34+Hh4eXlh8eLFabYlJCTgwoULGD9+PC5cuIBt27bhxo0baNmypVq9Ll264OrVqzh48CB2796NY8eOoV+/flmKI08MowwdOhTR0dEAgIkTJ6Jx48ZYu3YtDAwMEBYWJm1wREREOSXRdIsmTZqgSZMm6W4zNzfHwYMH1coWLVqEr776Cg8ePEDJkiVx7do17Nu3D2fPnkXVqlUBAAsXLkTTpk0xe/Zs2NvbZyqOPJFsdO3aVfX/KlWq4P79+7h+/TpKliyJYsWKSRgZERGR7nj9+jVkMhksLCwAAKdPn4aFhYUq0QAAX19fyOVynDlzBm3atMlUu3ki2fiUsbExKleuLHUYREREGpGdIZD0JCYmIjExUa1MoVBAoVDkuO13795h9OjR6Ny5s+qeZDExMao5lakKFSoES0tLxMTEZLrtPJFsCCGwZcsWRERE4MmTJ1AqlWrbt23bJlFkREREOaepZCMoKAiTJk1SK5s4cSICAwNz1G5ycjI6dOgAIQSWLl2ao7bSkyeSjWHDhmHZsmWoV68ebGxsNPZLISIiKkjGjh2LESNGqJXltFcjNdG4f/8+Dh8+rHandVtbWzx58kSt/vv37/HixQvY2tpm+hh5ItlYs2YNtm3bhqZNm0odChERkcZp6ku0poZMUqUmGlFRUYiIiEDRokXVtteoUQOvXr3C+fPnUaVKFQAf1sZSKpWoXr16po+TJ5INc3NzlCpVSuow8gVvTwcM71gDlV1tYVfMFB3Gb8aukzdV23/yr4329cqhhJUZkt6n4OLNGASuOIKz1/933fSoLt5o8rULPEvbIOl9CuxazpHiVCgXbVi3FqtCV+DZs6co4+aOMT+ORwXec0gnpaSkYMWyxdj/x248f/4Mxays0axFK/ToM4C9ylok1c82Li4Ot27dUj2/e/cuIiMjYWlpCTs7O3zzzTe4cOECdu/ejZSUFNU8DEtLSxgYGKBs2bJo3Lgx+vbti5CQECQnJ2Pw4MHo1KlTpq9EAfLIOhuBgYGYNGkS3r59K3UoeZ6JoQEu336MYcH7091+698XGB68H1X7/IIGQ1fjfsxr7JrVGcXMjVV1DArpYdvRa/hl5/ncCpsktG/vH5g9Kwj9vxuEDZu3w83NHQP798bz58+lDo0k8FvYCmzfshEjRv+E9Vt34bshw7F21Ups3rBW6tBIC86dO4dKlSqhUqVKAIARI0agUqVKmDBhAh4+fIidO3fiv//+Q8WKFWFnZ6d6nDp1StXG2rVr4e7ujgYNGqBp06aoVasWli9fnqU48kTPRocOHbB+/XpYW1vDyckJ+vr6atu5iuj/HPjrNg78dTvD7RsPX1V7PnrpQfRsVhHlS1njyMV7AICpq44BALr68ZutLlizKhRtv+mA1m3aAQDGTZyEY8eOYMe2rejdN2sL81D+d/lSJGrXrQ/v2nUBAHb2xXFo3x/458pliSMr4CTqNPLx8YEQIsPtn9uWytLSEuvWrctRHHki2fD398f58+fRtWtXThDVIP1CcvRuXgmv4t7h8u3HUodDEkhOSsK1f66id9/+qjK5XI6vv66Jvy9dlDAykkoFr4r4fdtmPLh/DyUdnRB18zouRV7EkBGjpA6tQNP1z7U8kWzs2bMH+/fvR61ataQOpUBo8rULVo9vA2OFPmJexKH5D+vwPJZDVLro5auXSElJSTPpq2jRorh7945EUZGUuvXsg/j4OHRu2xxyPT0oU1LQf9BQ+DVtLnVoVIDliWTDwcFB7VKbrEhvgROhfA+ZPE+cmiSORt5H9b6/opi5EXo2q4TfJrRFnUGhePoqQerQiEhi4Qf34cDePQicPgulSrng5o3rWDBnBopZWaFpi9ZSh1dg6XrPRp6YIDpnzhyMGjUK9+7dy/K+QUFBMDc3V3u8v39U80HmIwnvknHn0Uv8de0RBs7eg/cpSvg3qSh1WCSBIhZFoKenl2Yy6PPnz3krAB21eP4cdOvRGw39mqK0axk0ad4SHbt0x+rQX6UOrUCT6kZseUWeSDa6du2KiIgIlC5dGqamprC0tFR7fM7YsWPx+vVrtUchx7q5FHn+IJfLoDDQkzoMkoC+gQHKlvPAmT9Pq8qUSiXOnDkNT69KEkZGUnn37i1kcvW3fj25HsQnKzeTZul6spEnxhrmz5+f7X3TW+CkIA+hmBjqo3Tx/yVgTnYW8Cxtg5dv3uJ57FuM7uKNPaduIuZFHIqaGaN/66qwL2aKbUevqfZxsDZDEVMjOFibQU8ug2dpGwDA7YcvEP8uOdfPibSrm39PjP9xNDw8yqN8BU/8tmYV3r59i9Zt2kodGkmgVh0frFqxHDa2dihV2gU3r1/Dht9WoVmrzN1Qiyg7JP9UTk5OxtGjRzF+/Hg4OztLHU6eV9nNDgfmdVM9n/VdQwDAmn2X8P28vXArWRRd/b5BUTMjvIh9i3M3ouE7dDWu3Xum2md8jzro1thL9fzML30AAI2Gr8HxSw9y6UwotzRu0hQvX7zAkkXBePbsKdzcy2LJsl9RlMMoOmn4qJ/wy5JgzA6agpcvX6CYlTVatWuPXv0GSh1awZZ/OyU0QiYyc5GtlpmbmyMyMlJjyYZR/WkaaYcKjpcHfpI6BMpD4hPfSx0C5SFFTbT/vbtYjw0aaedZWCeNtJPb8sScjdatW2PHjh1Sh0FERERaIPkwCgC4urpi8uTJOHnyJKpUqQITExO17UOGDJEoMiIiopzLz5M7NSFPJBsrVqyAhYUFzp8/j/Pn1e/XIZPJmGwQEVG+xmQjD7h7967UIRAREZGW5Ilk42Op81V1PQskIqICRMc/0vLEBFEAWL16NSpUqAAjIyMYGRnB09MTa9askTosIiKiHOOiXnnA3LlzMX78eAwePBje3t4AgBMnTmDAgAF49uwZhg8fLnGERERElF15ItlYuHAhli5diu7du6vKWrZsCQ8PDwQGBjLZICKifC0/90poQp5INqKjo1GzZs005TVr1kR0dLQEEREREWmOricbeWLOhouLCzZt2pSmfOPGjXB1dZUgIiIiIs3hnI08YNKkSejYsSOOHTummrNx8uRJhIeHp5uEEBERUf6RJ5KNdu3a4cyZM5g7d65q2fKyZcvir7/+QqVKvA02ERHlc/m3U0Ij8kSyAQBVqlTB2rVrpQ6DiIhI4/LzEIgmSJpsyOXyL/4CZDIZ3r/nHRqJiIjyK0mTje3bt2e47fTp0wgODoZSqczFiIiIiDSPPRsSatWqVZqyGzduYMyYMdi1axe6dOmCyZMnSxAZERGR5uh6spEnLn0FgEePHqFv376oUKEC3r9/j8jISKxatQqOjo5Sh0ZEREQ5IHmy8fr1a4wePRouLi64evUqwsPDsWvXLpQvX17q0IiIiDRDpqFHPiXpMMqsWbMwc+ZM2NraYv369ekOqxAREeV3uj6MImmyMWbMGBgZGcHFxQWrVq3CqlWr0q23bdu2XI6MiIiINEXSZKN79+46n+0REVHBp+ufdZImG2FhYVIenoiIKFcw2SAiIiKt0vVkQ/KrUYiIiKhgY88GERGRtul2xwaTDSIiIm3jMAoRERGRFrFng4iISMt0vWeDyQYREZGW6XiuwWEUIiIi0i72bBAREWkZh1GIiIhIq3Q81+AwChEREWkXezaIiIi0TNeHUdizQUREpGUymWYeWXXs2DG0aNEC9vb2kMlk2LFjh9p2IQQmTJgAOzs7GBkZwdfXF1FRUWp1Xrx4gS5dusDMzAwWFhbo3bs34uLishQHkw0iIiItk8tlGnlkVXx8PLy8vLB48eJ0t8+aNQvBwcEICQnBmTNnYGJiAj8/P7x7905Vp0uXLrh69SoOHjyI3bt349ixY+jXr1+W4uAwChERUQHVpEkTNGnSJN1tQgjMnz8f48aNQ6tWrQAAq1evho2NDXbs2IFOnTrh2rVr2LdvH86ePYuqVasCABYuXIimTZti9uzZsLe3z1Qc7NkgIiLSMqmGUT7n7t27iImJga+vr6rM3Nwc1atXx+nTpwEAp0+fhoWFhSrRAABfX1/I5XKcOXMm08dizwYREZGWaWqCaGJiIhITE9XKFAoFFApFltuKiYkBANjY2KiV29jYqLbFxMTA2tpabXuhQoVgaWmpqpMZ7NkgIiLKJ4KCgmBubq72CAoKkjqsL2LPBhERkZZpaghk7NixGDFihFpZdno1AMDW1hYA8PjxY9jZ2anKHz9+jIoVK6rqPHnyRG2/9+/f48WLF6r9M4M9G0RERFomk8k08lAoFDAzM1N7ZDfZcHZ2hq2tLcLDw1VlsbGxOHPmDGrUqAEAqFGjBl69eoXz58+r6hw+fBhKpRLVq1fP9LHYs0FERFRAxcXF4datW6rnd+/eRWRkJCwtLVGyZEkMGzYMU6dOhaurK5ydnTF+/HjY29ujdevWAICyZcuicePG6Nu3L0JCQpCcnIzBgwejU6dOmb4SBWCyQUREpHVSrSB67tw51KtXT/U8dQjG398fYWFhGDVqFOLj49GvXz+8evUKtWrVwr59+2BoaKjaZ+3atRg8eDAaNGgAuVyOdu3aITg4OEtxyIQQQjOnlHcY1Z8mdQiUx7w88JPUIVAeEp/4XuoQKA8paqL9790VA8O/XCkTIgMbaKSd3MY5G0RERKRVHEYhIiLSMl2/ERuTDSIiIi3T8VyDyQYREZG26XrPBudsEBERkVaxZ4OIiEjLdLxjg8kGERGRtnEYhYiIiEiL2LNBRESkZTrescFkg4iISNs4jEJERESkRQWyZ+PFft4Hg9QVqTZY6hAoD4k+tUDqEEjH6HjHRsFMNoiIiPISDqMQERERaRF7NoiIiLRMxzs2mGwQERFpm64PozDZICIi0jIdzzU4Z4OIiIi0iz0bREREWsZhFCIiItIqXU82OIxCREREWsWeDSIiIi3T8Y4NJhtERETaxmEUIiIiIi1izwYREZGW6XjHBpMNIiIibeMwChEREZEWZTnZ+Pfff/Hff/+pnv/1118YNmwYli9frtHAiIiICgqZTDOP/CrLyca3336LiIgIAEBMTAwaNmyIv/76Cz/99BMmT56s8QCJiIjyO7lMppFHfpXlZOPKlSv46quvAACbNm1C+fLlcerUKaxduxZhYWGajo+IiCjfY89GFiUnJ0OhUAAADh06hJYtWwIA3N3dER0drdnoiIiIKN/LcrLh4eGBkJAQHD9+HAcPHkTjxo0BAI8ePULRokU1HiAREVF+J5PJNPLIr7KcbMycORPLli2Dj48POnfuDC8vLwDAzp07VcMrRERE9D9ymWYe+VWW19nw8fHBs2fPEBsbiyJFiqjK+/XrB2NjY40GR0RERPlfttbZEELg/PnzWLZsGd68eQMAMDAwYLJBRESUDl0fRslyz8b9+/fRuHFjPHjwAImJiWjYsCFMTU0xc+ZMJCYmIiQkRBtxEhER5Vv5OE/QiCz3bAwdOhRVq1bFy5cvYWRkpCpv06YNwsPDNRocERER5X9Z7tk4fvw4Tp06BQMDA7VyJycnPHz4MMcBvXv3DklJSWplZmZmOW6XiIhIKjLodtdGlns2lEolUlJS0pT/999/MDU1zVYQCQkJGDx4MKytrWFiYoIiRYqoPYiIiPIzXb8aJcvJRqNGjTB//nzVc5lMhri4OEycOBFNmzbNVhA//PADDh8+jKVLl0KhUODXX3/FpEmTYG9vj9WrV2erTSIiIsobsjyMMmfOHPj5+aFcuXJ49+4dvv32W0RFRaFYsWJYv359toLYtWsXVq9eDR8fH/Ts2RO1a9eGi4sLHB0dsXbtWnTp0iVb7RIREeUF+flKEk3IcrJRokQJXLp0CRs2bMDff/+NuLg49O7dG126dFGbMJoVL168QKlSpQB8mJ/x4sULAECtWrUwcODAbLVJRESUV+h4rpG9dTYKFSqErl27YtasWViyZAn69OmT7UQDAEqVKoW7d+8C+HCPlU2bNgH40ONhYWGR7XaJiIjyAinu+pqSkoLx48fD2dkZRkZGKF26NKZMmQIhhKqOEAITJkyAnZ0djIyM4Ovri6ioKE2fftZ7Nr40h6J79+5ZDqJnz564dOkS6tatizFjxqBFixZYtGgRkpOTMXfu3Cy3R0REpOtmzpyJpUuXYtWqVfDw8MC5c+fQs2dPmJubY8iQIQCAWbNmITg4GKtWrYKzszPGjx8PPz8//PPPPzA0NNRYLDLxcYqTCZ9eHZKcnIyEhATVCqKpQyA5cf/+fZw/fx4uLi7w9PTM8v5vk3McAhUwll8NljoEykOiTy2QOgTKQyyM9LR+jHYrz2ukna29qmS6bvPmzWFjY4MVK1b8L4527WBkZITffvsNQgjY29sjICAAI0eOBAC8fv0aNjY2CAsLQ6dOnTQSM5CNYZSXL1+qPeLi4nDjxg3UqlUr2xNEP+Xo6Ii2bdtmK9EgIiLKazS1XHliYiJiY2PVHomJiekes2bNmggPD8fNmzcBAJcuXcKJEyfQpEkTAMDdu3cRExMDX19f1T7m5uaoXr06Tp8+rdHzz/IwSnpcXV0xY8YMdO3aFdevX8/UPsHBwejXrx8MDQ0RHBz82bqp3T1ERES6LCgoCJMmTVIrmzhxIgIDA9PUHTNmDGJjY+Hu7g49PT2kpKRg2rRpqis8Y2JiAAA2NjZq+9nY2Ki2aYpGkg3gw6TRR48eZbr+vHnz0KVLFxgaGmLevHkZ1pPJZEw2iIgoX9PU1Shjx47FiBEj1MoUCkW6dTdt2oS1a9di3bp18PDwQGRkJIYNGwZ7e3v4+/trJqBMynKysXPnTrXnQghER0dj0aJF8Pb2znQ7qVeffPp/IiKigiarV5JkRKFQZJhcfOqHH37AmDFjVHMvKlSogPv37yMoKAj+/v6wtbUFADx+/Bh2dnaq/R4/foyKFStqJN5UWU42WrdurfZcJpPBysoK9evXx5w5czQVFxEREeVAQkIC5HL1qZl6enpQKpUAAGdnZ9ja2iI8PFyVXMTGxuLMmTMaX+Mqy8lGapCalJKSgrCwMISHh+PJkydpjnH48GGNH5OIiCi3SLGmV4sWLTBt2jSULFkSHh4euHjxIubOnYtevXp9iEkmw7BhwzB16lS4urqqLn21t7dP07GQUxqbs5ETQ4cORVhYGJo1a4by5cvr/LKuRERUsEjxubZw4UKMHz8e3333HZ48eQJ7e3v0798fEyZMUNUZNWoU4uPj0a9fP7x69Qq1atXCvn37NLrGBpDJdTY+nYzyOdlZhKtYsWJYvXp1tm/k9imus0Gf4job9DGus0Efy411NjqvjtRIO+u7V9RIO7ktUz0bFy9ezFRj2c3cDAwM4OLikq19iYiI8rr8fHt4TchUshEREaHVIAICArBgwQIsWrSIQyhERFTg6PpnW56Ys3HixAlERERg79698PDwgL6+vtr2bdu2SRQZERFRzul4rpG9ZOPcuXPYtGkTHjx4gKSkJLVt2UkMLCws0KZNm+yEQkRERHlclpONDRs2oHv37vDz88OBAwfQqFEj3Lx5E48fP852whAaGpqt/YiIiPIDDqNk0fTp0zFv3jwMGjQIpqamWLBgAZydndG/f3+1Fciy4+nTp7hx4wYAwM3NDVZWVjlqj4iIKC/Q9QmiWb7r6+3bt9GsWTMAH64iiY+Ph0wmw/Dhw7F8+fJsBREfH49evXrBzs4OderUQZ06dWBvb4/evXsjISEhW20SERFR3pDlZKNIkSJ48+YNAKB48eK4cuUKAODVq1fZTgxGjBiBo0ePYteuXXj16hVevXqF33//HUePHkVAQEC22iQiIsorNHWL+fwqy8ModerUwcGDB1GhQgW0b98eQ4cOxeHDh3Hw4EE0aNAgW0Fs3boVW7ZsgY+Pj6qsadOmMDIyQocOHbB06dJstUtERJQX5N80QTMynWxcuXIF5cuXx6JFi/Du3TsAwE8//QR9fX2cOnUK7dq1w7hx47IVREJCAmxsbNKUW1tbcxiFiIgon8t0suHp6Ylq1aqhT58+qtvVyuVyjBkzJsdB1KhRAxMnTsTq1atV67G/ffsWkyZNQo0aNXLcPhERkZQ0dYv5/CrTczaOHj0KDw8PBAQEwM7ODv7+/jh+/LhGgliwYAFOnjyJEiVKoEGDBmjQoAEcHBxw6tQpLFjAexgQEVH+JpNp5pFfZTrZqF27NlauXIno6GgsXLgQ9+7dQ926dVGmTBnMnDkTMTEx2Q6ifPnyiIqKQlBQECpWrIiKFStixowZiIqKgoeHR7bbJSIiIull6q6vGbl16xZCQ0OxZs0axMTEoHHjxti5c6cm48sW3vWVPsW7vtLHeNdX+lhu3PW13+arGmlnefv8+QU8R/dGcXFxwY8//ghHR0eMHTsWe/bsyXZbjx49wokTJ/DkyRMolUq1bUOGDMlJmDrn/LmzWBW6Atf+uYKnT59i7oLFqN/AV+qwSAu8K5fG8O6+qFyuJOyszNFh+HLsOvJ3unWDf+qEvt/Uwg8/b8GidUdU5UXMjDF3dHs0rVMeSiGwIzwSI2dtQfzbpHTbofzvyePHWLxgDk6dPI7Ed+9QwqEkxk+ahrIe5aUOrcDKz0MgmpDtZOPYsWNYuXIltm7dCrlcjg4dOqB3797ZaissLAz9+/eHgYEBihYtqnYtsUwmY7KRRW/fJqCMmxtat2mHEcP4jb4gMzFS4PLNh1j9+2lsnNsvw3ot63niqwpOePTkVZptodP9YVvMHM0HLoJ+IT0sm9QVi8d/ix4/hmkvcJJMbOxr9OvRBZWrfYX5i5ahiKUlHty/D1MzM6lDK9B0fYJolpKNR48eISwsDGFhYbh16xZq1qyJ4OBgdOjQASYmJtkOYvz48ZgwYQLGjh0LuTzL64zRJ2rVrotatetKHQblggMn/8GBk/98to69lTnmjm6PFt8txvaFA9W2uTnbwM/bA95dZuHCPw8AACNmbsaOhQMxdt52RD99rbXYSRprQlfA2tYWEyZPV5XZFy8hYUSkCzKdbDRp0gSHDh1CsWLF0L17d/Tq1Qtubm4aCSIhIQGdOnViokGkYTKZDCumdse8VeG4diftJO7qns54GZugSjQA4PCZG1AqBaqVd8TOiPSHZCj/Onb0ML6uUQtjRw7DxfPnYGVtjXYdOqN1u/ZSh1ag6XjHRuavRtHX18eWLVvw33//YebMmRpLNACgd+/e2Lx5s8baI6IPAno2xPsUJRavP5LudpuiZnj64o1aWUqKEi9iE2BTjN3qBdGj//7Dts0b4FDSEQuWLkfb9p0wd9Z07Nm5Q+rQCjQuV55J2rzKJCgoCM2bN8e+fftQoUIF6Ovrq22fO3duhvsmJiYiMTFRrUwpV0ChUGglVqL8olJZBwzq7IOa386UOhTKQ5RKJcqWK4/vhgwHALi5l8Od21HYtmUjmrVsLW1wVGDl6GoUTQkKCsL+/ftVvSWfThD90r6TJk1SK/tx3ESMmxCo8TiJ8hPvSqVhbVkYN/+YrCorVEgPM0a0xeAu9eDebCIeP4+FlaWp2n56enJYmhnj8bPY3A6ZckExKys4ly6tVubkXBoRhw5KFJFu0PVJAnki2ZgzZw5WrlyJHj16ZHnfsWPHYsSIEWplSjl7NYjW7TmLw2duqJXtWjII6/b8hdW//wkAOPP3XRQxM0alsg64eO1fAIBPtTKQy2U4e+V+rsdM2ufpVRn3791VK3tw/x5s7ewlikg35OchEE3IE8mGQqGAt7d3tvf9dMhE1xf1SkiIx4MH/5vw9/Dhf7h+/RrMzc1hxzeUAsXEyAClHaxUz52KF4VnmeJ4GZuAf2Ne4sXreLX6ye9T8PhZLKLuPwEA3Lj7GPtPXsXi8d9iyLQN0C+kh3ljOmDz/gu8EqWA6ty1O/r06IKwX5ehQaPG+OfKZezYuhljxwdKHRoVYDlaQVRTgoKCEB0djeDgYI20p+vJxtm/zqBvr+5pylu0aoMp02ZIEJH0CuoKorWruOLAr0PTlK/Z+Sf6TfwtTfn1PZOwaG1EmkW95o3p8GFRL+WHRb0CZm0u0It66foKoieOHcGS4Hn498F92Bcvgc5d/XX6apTcWEF02O/XNdLO/FbuGmknt2Uq2cjK5NCWLVtmOYg2bdrg8OHDKFq0KDw8PNJMEN22bVuW2tP1ZIPSKqjJBmWPricbpC43ko0ROzWTbMxtmT+TjUwNo7Ru3TpTjclkMqSkpGQ5CAsLC7Rt2zbL+xEREeUHnLORCZ/eq0TTQkNDtdo+ERERSSdPTBAlIiIqyOS63bGRvWQjPj4eR48exYMHD5CUpD6JLDs3TXN2dv5sF9OdO3ey3CYREVFeoeOjKFlPNi5evIimTZsiISEB8fHxsLS0xLNnz2BsbAxra+tsJRvDhg1Te56cnIyLFy9i3759+OGHH7LcHhEREeUdWU42hg8fjhYtWiAkJATm5ub4888/oa+vj65du2Lo0LSX4GVGRvstXrwY586dy1abREREeYWu32I+yyuoRkZGIiAgAHK5HHp6ekhMTISDgwNmzZqFH3/8UaPBNWnSBFu3btVom0RERLlNrqFHfpXl2PX19VW3gre2tlatVGlubo5///1Xo8Ft2bIFlpaWGm2TiIiIcleWh1EqVaqEs2fPwtXVFXXr1sWECRPw7NkzrFmzBuXLl89WEJUqVVKbICqEQExMDJ4+fYolS5Zkq00iIqK8QsdHUbKebEyfPh1v3rwBAEybNg3du3fHwIED4erqipUrV2YriE8XDZPL5bCysoKPjw/c3fPnamlERESpdH3ORpaTjapVq6r+b21tjX379uU4iIkTJ+a4DSIiIsqb8sx8k9u3b2PcuHHo3Lkznjz5cEfKvXv34urVqxJHRkRElDMymWYe+VWWeza0sQDX0aNH0aRJE3h7e+PYsWOYNm0arK2tcenSJaxYsQJbtmzJcptERER5BVcQzSJtLMA1ZswYTJ06FSNGjICpqamqvH79+li0aFG22iQiIsorOGcji7SxANfly5exbt26NOXW1tZ49uxZttokIiKivEFjczZysgCXhYUFoqOj05RfvHgRxYsXz2loREREktL1ORsaSzZysgBXp06dMHr0aMTExEAmk0GpVOLkyZMYOXIkunfvrqkQiYiIJCGXaeaRX2U52ahUqRIqV66selSqVAl2dnb48ccfs71c+fTp0+Hu7g4HBwfExcWhXLlyqFOnDmrWrIlx48Zlq00iIiJd9/DhQ3Tt2hVFixaFkZERKlSooDblQQiBCRMmwM7ODkZGRvD19UVUVJTG48jynI1WrVqpXY2iiQW4DAwM8Msvv2D8+PG4cuUK4uLiUKlSJbi6umarPSIiorxEhtzvlnj58iW8vb1Rr1497N27F1ZWVoiKikKRIkVUdWbNmoXg4GCsWrUKzs7OGD9+PPz8/PDPP//A0NBQY7HIhBBCY63lEW+TpY6A8hrLrwZLHQLlIdGnFkgdAuUhFkZ6Wj/GjMO3NdLOmPqlM193zBicPHkSx48fT3e7EAL29vYICAjAyJEjAQCvX7+GjY0NwsLC0KlTJ43EDGSjZ0NPTw/R0dGwtrZWK3/+/Dmsra2RkpKS5SBSUlIQFhaG8PBwPHnyBEqlUm374cOHs9wmERFRQZOYmIjExES1MoVCAYVCkabuzp074efnh/bt2+Po0aMoXrw4vvvuO/Tt2xcAcPfuXcTExMDX11e1j7m5OapXr47Tp09rNNnI8pyNjDpCEhMTYWBgkK0ghg4diqFDhyIlJQXly5eHl5eX2oOIiCg/09QE0aCgIJibm6s9goKC0j3mnTt3sHTpUri6umL//v0YOHAghgwZglWrVgEAYmJiAAA2NjZq+9nY2Ki2aUqmezaCg4MBADKZDL/++isKFy6s2paSkoJjx45le87Ghg0bsGnTJjRt2jRb+xMREeVln1t5OyvGjh2LESNGqJWl16sBAEqlElWrVsX06dMBfLjA48qVKwgJCYG/v79G4smsTCcb8+bNA/ChZyMkJAR6ev8b4zIwMICTkxNCQkKyFYSBgQFcXFyytS8REZGuyGjIJD12dnYoV66cWlnZsmVVa2LZ2toCAB4/fgw7OztVncePH6NixYqaCfj/ZTrZuHv3LgCgXr162LZtm9ps1pwKCAjAggULsGjRIo1lf0RERHmFFGtkeHt748aNG2plN2/ehKOjI4AP9zqztbVFeHi4KrmIjY3FmTNnMHDgQI3GkuUJohERERoNAABOnDiBiIgI7N27Fx4eHtDX11fbvm3bNo0fk4iIKLdI8T16+PDhqFmzJqZPn44OHTrgr7/+wvLly7F8+fL/j0mGYcOGYerUqXB1dVVd+mpvb4/WrVtrNJYsJxvt2rXDV199hdGjR6uVz5o1C2fPnsXmzZuzHISFhQXatGmT5f2IiIjyAyluxFatWjVs374dY8eOxeTJk+Hs7Iz58+ejS5cuqjqjRo1CfHw8+vXrh1evXqFWrVrYt2+fRtfYALKxzoaVlRUOHz6MChUqqJVfvnwZvr6+ePz4cabbUiqV+Pnnn7Fz504kJSWhfv36CAwMhJGRUVZCSoPrbNCnuM4GfYzrbNDHcmOdjfnH72qknWG1nTXSTm7L8qWvcXFx6V7iqq+vj9jY2Cy1NW3aNPz4448oXLgwihcvjuDgYAwaNCirIREREeVpvDdKFlWoUAEbN25MU75hw4Y0s16/ZPXq1ViyZAn279+PHTt2YNeuXVi7dm2aRb2IiIjyM12/62uW52yMHz8ebdu2xe3bt1G/fn0AQHh4ONavX5/l+RoPHjxQW1vD19cXMpkMjx49QokSJbIaGhEREeVBWU42WrRogR07dmD69OnYsmULjIyM4OnpiUOHDqFu3bpZauv9+/dpJqHo6+sjOZmTLoiIqOCQS3Ajtrwky8kGADRr1gzNmjVLU37lyhWUL18+0+0IIdCjRw+1BUrevXuHAQMGwMTERFXGS1+JiCg/y89DIJqQrWTjY2/evMH69evx66+/4vz581m6EVt6y6V27do1pyERERFRHpLtZOPYsWP49ddfsW3bNtjb26Nt27ZYvHhxltoIDQ3N7uGJiIjyjfx8JYkmZCnZiImJQVhYGFasWIHY2Fh06NABiYmJ2LFjR5avRCEiItIVUizqlZdk+tLXFi1awM3NDX///Tfmz5+PR48eYeHChdqMjYiIiAqATPds7N27F0OGDMHAgQPh6uqqzZiIiIgKFB3v2Mh8z8aJEyfw5s0bVKlSBdWrV8eiRYvw7NkzbcZGRERUIMhlMo088qtMJxtff/01fvnlF0RHR6N///7YsGED7O3toVQqcfDgQbx580abcRIREeVbur6CaJaXKzcxMUGvXr1w4sQJXL58GQEBAZgxYwasra3RsmVLbcRIRERE+ViWk42Pubm5YdasWfjvv/+wfv16TcVERERUoMg19MivcryoFwDo6emhdevWaN26tSaaIyIiKlBk+XkMRAPyc6JERERE+YBGejaIiIgoY7rdr8Fkg4iISOvy82WrmsBhFCIiItIq9mwQERFpmW73azDZICIi0jodH0XhMAoRERFpF3s2iIiItEzX19lgskFERKRluj6MwGSDiIhIy3S9Z0PXky0iIiLSMvZsEBERaZlu92sw2SAiItI6XR9GKZDJRkLSe6lDoDzmxV+LpA6B8hDLlvOkDoHykLd7h0sdQoFXIJMNIiKivETXJ0gy2SAiItIyXR9G0fVki4iIiLSMPRtERERaptv9Gkw2iIiItE7HR1E4jEJERETaxZ4NIiIiLZPr+EAKkw0iIiIt0/VhFCYbREREWibT8Z4NztkgIiIirWLPBhERkZZxGIWIiIi0StcniHIYhYiISAfMmDEDMpkMw4YNU5W9e/cOgwYNQtGiRVG4cGG0a9cOjx8/1vixmWwQERFpmUymmUd2nT17FsuWLYOnp6da+fDhw7Fr1y5s3rwZR48exaNHj9C2bdscnm1aTDaIiIi0TMpkIy4uDl26dMEvv/yCIkWKqMpfv36NFStWYO7cuahfvz6qVKmC0NBQnDp1Cn/++aeGzvwDJhtEREQF2KBBg9CsWTP4+vqqlZ8/fx7Jyclq5e7u7ihZsiROnz6t0Rg4QZSIiEjLNLXORmJiIhITE9XKFAoFFApFuvU3bNiACxcu4OzZs2m2xcTEwMDAABYWFmrlNjY2iImJ0Ui8qdizQUREpGVymWYeQUFBMDc3V3sEBQWle8x///0XQ4cOxdq1a2FoaJjLZ6yOPRtERET5xNixYzFixAi1sox6Nc6fP48nT56gcuXKqrKUlBQcO3YMixYtwv79+5GUlIRXr16p9W48fvwYtra2Go07zyUbKSkpuHz5MhwdHdUmshAREeVXmhpG+dyQyacaNGiAy5cvq5X17NkT7u7uGD16NBwcHKCvr4/w8HC0a9cOAHDjxg08ePAANWrU0Ei8qSRPNoYNG4YKFSqgd+/eSElJQd26dXHq1CkYGxtj9+7d8PHxkTpEIiKiHJFiBVFTU1OUL19erczExARFixZVlffu3RsjRoyApaUlzMzM8P3336NGjRr4+uuvNRqL5HM2tmzZAi8vLwDArl27cPfuXVy/fh3Dhw/HTz/9JHF0REREOSfT0D9NmzdvHpo3b4527dqhTp06sLW1xbZt2zR+HJkQQmi81SwwNDTErVu3UKJECfTr1w/GxsaYP38+7t69Cy8vL8TGxma5zefx77UQKeVnxgaSd+JRHmLZcp7UIVAe8nbvcK0f48iNFxppx8fNUiPt5DbJezZsbGzwzz//ICUlBfv27UPDhg0BAAkJCdDT05M4OiIiopzT1NUo+ZXkX/d69uyJDh06wM7ODjKZTLW4yJkzZ+Du7i5xdERERDmnjSGQ/ETyZCMwMBDly5fHv//+i/bt26tm2erp6WHMmDESR0dEREQ5JXmyAQDffPNNmjJ/f38JIiEiItI8Ka5GyUskSTaCg4PRr18/GBoaIjg4+LN1hwwZkktRERERaYeO5xrSXI3i7OyMc+fOoWjRonB2ds6wnkwmw507d7LcPq9GoU/xahT6GK9GoY/lxtUoJ6NeaqQdb9f8udilJO/Ad+/eTff/REREBZFcx8dRJL/09VMpKSmIjIzEy5eayQKJiIikJtPQI7+SPNkYNmwYVqxYAeBDolGnTh1UrlwZDg4OOHLkiLTBERERUY5Jnmx8ulz5vXv3uFw5EREVLDretSF5svHs2TPVrWz/+OMPtG/fHmXKlEGvXr3S3K2OiIgoP8qr90bJLZInG1yunIiICjqZTDOP/Ery6wG5XDkREVHBJnmyweXKiYiooMvHnRIaIXmyAXC5ciIiKuB0PNuQfM4GABw9ehQtWrSAi4sLXFxc0LJlSxw/flzqsIiIiEgDJE82fvvtN/j6+sLY2BhDhgzBkCFDYGRkhAYNGmDdunVSh0dERJRjun41iiT3RvlY2bJl0a9fPwwfrr42/dy5c/HLL7/g2rVrWW6T90ahT/HeKPQx3huFPpYb90Y5fy9WI+1UcTLTSDu5TfKejTt37qBFixZpylu2bMn7phARERUAkicbDg4OCA8PT1N+6NAhODg4SBARERGRZun4AqLSX40SEBCAIUOGIDIyEjVr1gQAnDx5EmFhYViwYIHE0REREWlAfs4UNEDyZGPgwIGwtbXFnDlzsGnTJgAf5nFs3LgRrVq1kjg6IiIiyinJkw0AaNOmDdq0aSN1GERERFqRn68k0YQ8kWwQEREVZPn5viaaIEmyUaRIEcgy+ZN/8eKFlqMhIiLSLh3PNaRJNubPny/FYYmIiEgCkiQbvO8JERHpFB3v2pB8zsaDBw8+u71kyZK5FAkREZF2cIKoxJycnD47fyMlJSUXoyEiIiJNkzzZuHjxotrz5ORkXLx4EXPnzsW0adMkioqIiEhzeDWKxLy8vNKUVa1aFfb29vj555/Rtm1bCaIiIiLSHB3PNaS/N0pG3NzccPbsWanDICIiohySvGcjNlb9trtCCERHRyMwMBCurq4SRZV/paSkYMWyxdj/x248f/4Mxays0axFK/ToMyDTa5tQwXL+3FmsCl2Ba/9cwdOnTzF3wWLUb+ArdVikBd7li2P4N1VR2cUadkULo8Pkndh1+jYAoJCeHIH+NeFX1RnOduaIjU/E4YsPMD70BKJfxAMAalcogQOz2qfbdq2h63D+5uNcO5cCR8fffiVPNiwsLNJ8CAoh4ODggA0bNkgUVf71W9gKbN+yEeMmTUep0i649s8VTA8cB5PCpujQuavU4ZEE3r5NQBk3N7Ru0w4jhg2WOhzSIhNDfVy+8xSrD1zBxvEt1bYZKwqhYmlrzFh/Bn/feYoipgrM7u+DzRNbodbQdQCAP689gtO3y9T2m9CtJupVLMlEI4d4NYrEDh8+rJZsyOVyWFlZwcXFBYUKSR5evnP5UiRq160P79p1AQB29sVxaN8f+OfKZYkjI6nUql0Xtf7/9UAF24Fz93Dg3L10t8UmJKH5T9vUyoYvjcCJBd/CwcoU/z59g+T3Sjx+maDaXkhPjuY1SmPpzkgtRk26QPJPcx8fH6lDKFAqeFXE79s248H9eyjp6ISom9dxKfIihowYJXVoRJTHmBkroFQKvIpPTHd7869LoaipIdYcvJrLkRU8uj6KLXmyERQUBBsbG/Tq1UutfOXKlXj69ClGjx4tUWT5U7eefRAfH4fObZtDrqcHZUoK+g8aCr+mzaUOjYjyEIW+Hqb2qoVNR6/jTUJSunX8/crj4IX7ePgsLpejK3h0PNeQ/mqUZcuWwd3dPU25h4cHQkJCvrh/YmIiYmNj1R6Jieln6bog/OA+HNi7B4HTZyFs7WaMmzQd69aE4o9dO6QOjYjyiEJ6cvz2YzPIZMCQRYfTrVO8WGE0rOyIVfuv5HJ0BZRMQ498SvJkIyYmBnZ2dmnKraysEB0d/cX9g4KCYG5urvaYP3umNkLNFxbPn4NuPXqjoV9TlHYtgybNW6Jjl+5YHfqr1KERUR5QSE+OtT82Q0lrMzT/cVuGvRrdGnrg+Zt32P3nnVyOkAoiyYdRHBwccPLkSTg7O6uVnzx5Evb29l/cf+zYsRgxYoRaWdx7PY3GmJ+8e/cWMrl6Dqkn14NQKiWKiIjyitREo7S9BRqP2YIXb95lWLd7Qw+sC/8H71P43qEJvBpFYn379sWwYcOQnJyM+vXrAwDCw8MxatQoBAQEfHF/hUIBhUKhVpYc/14rseYHter4YNWK5bCxtUOp0i64ef0aNvy2Cs1atZE6NJJIQkK82g0PHz78D9evX4O5uTns7L6c0FP+YWKoj9L2FqrnTjZm8CxlhZdv3iH6RTzW/dQclVys0XbiDujJZbApYgwAePHmHZLf/y+p8KnoAGc7c4Tu4xCKpuj6BFGZEEJIGYAQAmPGjEFwcDCSkj505xkaGmL06NGYMGFCttp8rsPJRnx8PH5ZEoyjEeF4+fIFillZo6FfE/TqNxD6+gZShycZYwPJ82rJnP3rDPr26p6mvEWrNpgybYYEEUnPsuU8qUPQiowW5Vpz8Cqm/vYnbqzqne5+jUZtxvHL/6meh41qgpLWZqg/cqPWYs1L3u4drvVj3IhJ+HKlTHCzNdZIO7lN0mQjJSUFJ0+eRIUKFaCvr49r167ByMgIrq6uaXorskKXkw1Kny4nG5RWQU02KHtyI9m4qaFko0wWko2goCBs27YN169fh5GREWrWrImZM2fCzc1NVefdu3cICAjAhg0bkJiYCD8/PyxZsgQ2NjYaiTeVpBNE9fT00KhRI7x69QqFCxdGtWrVUL58+RwlGkRERHmOBFejHD16FIMGDcKff/6JgwcPIjk5GY0aNUJ8fLyqzvDhw7Fr1y5s3rwZR48exaNHj7RyA1TJv+6VL18ed+7cSTNBlIiIiLJv3759as/DwsJgbW2N8+fPo06dOnj9+jVWrFiBdevWqeZMhoaGomzZsvjzzz/x9ddfaywWyS99nTp1KkaOHIndu3cjOjo6zZoZRERE+Z1MQ/9y4vXr1wAAS0tLAMD58+eRnJwMX9//3ZjR3d0dJUuWxOnTp3N0rE9J3rPRtGlTAEDLli3V7pEihIBMJkNKSopUoREREWmEpq5GSUxMTLNwZXpXZX5KqVRi2LBh8Pb2Rvny5QF8WOfKwMAAFhYWanVtbGwQExOjmYD/n+TJRkREhNQhEBER5QtBQUGYNGmSWtnEiRMRGBj42f0GDRqEK1eu4MSJE1qMLmOSJxt16/JulEREVLBpapmN9Bay/FKvxuDBg7F7924cO3YMJUqUUJXb2toiKSkJr169UuvdePz4MWxtbTUU8QeSz9kAgOPHj6Nr166oWbMmHj58CABYs2aNZBkYERGRRmnoahSFQgEzMzO1R0bJhhACgwcPxvbt23H48OE0F2JUqVIF+vr6CA8PV5XduHEDDx48QI0aNTR59tInG1u3boWfnx+MjIxw4cIF1VjU69evMX36dImjIyIiyjkpJogOGjQIv/32G9atWwdTU1PExMQgJiYGb9++BQCYm5ujd+/eGDFiBCIiInD+/Hn07NkTNWrU0OiVKEAeSDamTp2KkJAQ/PLLL9DX11eVe3t748KFCxJGRkRElH8tXboUr1+/ho+PD+zs7FSPjRv/tzLsvHnz0Lx5c7Rr1w516tSBra0ttm3bpvFYJJ+zcePGDdSpUydNubm5OV69epX7AREREWmYFPdGycwC4YaGhli8eDEWL16s1Vgk79mwtbXFrVu30pSfOHECpUqVkiAiIiIizZJgAdE8RfJko2/fvhg6dCjOnDkDmUyGR48eYe3atRg5ciQGDhwodXhERESUQ5IPo4wZMwZKpRINGjRAQkIC6tSpA4VCgZEjR+L777+XOjwiIqKcy8/dEhog+S3mUyUlJeHWrVuIi4tDuXLlULhw4Wy3xbu+0qd411f6GO/6Sh/Ljbu+3n+e+OVKmeBYNH/eqDTPvAMbGBjA1NQUpqamOUo0iIiIKG+RfM7G+/fvMX78eJibm8PJyQlOTk4wNzfHuHHjkJycLHV4REREOSaTaeaRX0nes/H9999j27ZtmDVrlmrFstOnTyMwMBDPnz/H0qVLJY6QiIgoZ/JxnqARkicb69atw4YNG9CkSRNVmaenJxwcHNC5c2cmG0RERPmc5MmGQqGAk5NTmnJnZ2cYGBjkfkBEREQalp+HQDRB8jkbgwcPxpQpU1T3RAGAxMRETJs2DYMHD5YwMiIiIk3R7WW9JOnZaNu2rdrzQ4cOoUSJEvDy8gIAXLp0CUlJSWjQoIEU4REREWmUrvdsSJJsmJubqz1v166d2nMHB4fcDIeIiIi0SJJkIzQ0VIrDEhERSULHOzaknyBKRERU0HEYRWLOzs6Qfea3cOfOnVyMhoiIiDRN8mRj2LBhas+Tk5Nx8eJF7Nu3Dz/88IM0QREREWmQTMcHUiRPNoYOHZpu+eLFi3Hu3LlcjoaIiEgLdDvXkH6djYw0adIEW7dulToMIiIiyiHJezYysmXLFlhaWkodBhERUY7peMeGdMnG5MmTERAQgFq1aqlNEBVCICYmBk+fPsWSJUukCo+IiEhjeDWKRCZNmoQBAwagVatWasmGXC6HlZUVfHx84O7uLlV4REREpCGSJRtCCABAYGCgVCEQERHlCl6NIqHPra9BRERUYOj4x52kyUaZMmW+mHC8ePEil6IhIiLSDh3PNaRNNiZNmpTmpmxERERUsEiabHTq1AnW1tZShkBERKR1uj5rQLJkg/M1iIhIV+j6BFHJVhBNvRqFiIiICjbJejaUSqVUhyYiIspVut6Zn2fvjUJEREQFA5MNIiIi0qo8eyM2IiKigkLXh1GYbBAREWkZr0YhIiIi0iL2bBAREWkZh1GIiIhIq3Q812CyQUREpHU6nm1wzgYRERFpFXs2iIiItEzXr0ZhskFERKRluj5BlMMoREREpFXs2SAiItIyHe/YYM8GERGR1sk09MiGxYsXw8nJCYaGhqhevTr++uuvHJ1KdjDZICIiKqA2btyIESNGYOLEibhw4QK8vLzg5+eHJ0+e5GocTDaIiIi0TKahf1k1d+5c9O3bFz179kS5cuUQEhICY2NjrFy5UgtnmTEmG0RERFomk2nmkRVJSUk4f/48fH19VWVyuRy+vr44ffq0hs/w8zhBlIiIKJ9ITExEYmKiWplCoYBCoUhT99mzZ0hJSYGNjY1auY2NDa5fv67VOD9VIJONoiYF8rSyJDExEUFBQRg7dmy6L0LSPXxN/M/bvcOlDkFyfD3kLkMNfSwFTg3CpEmT1MomTpyIwMBAzRxAS2RCCCF1EKR5sbGxMDc3x+vXr2FmZiZ1OJQH8DVBH+PrIX/KSs9GUlISjI2NsWXLFrRu3VpV7u/vj1evXuH333/XdrgqnLNBRESUTygUCpiZmak9MuqZMjAwQJUqVRAeHq4qUyqVCA8PR40aNXIrZAAFdBiFiIiIgBEjRsDf3x9Vq1bFV199hfnz5yM+Ph49e/bM1TiYbBARERVQHTt2xNOnTzFhwgTExMSgYsWK2LdvX5pJo9rGZKOAUigUmDhxIid+kQpfE/Qxvh50x+DBgzF48GBJY+AEUSIiItIqThAlIiIirWKyQURERFrFZIOy7MiRI5DJZHj16pXUoVAe5eTkhPnz50sdRr7Vo0cPtXUR8pKwsDBYWFhorD2+VnQDkw2J9ejRAzKZDDNmzFAr37FjB2RZXQif8ozU36tMJoOBgQFcXFwwefJkvH//XurQcsXZs2fRr18/qcOQTOrvPqNHXl/tMTfp+mtFV/BqlDzA0NAQM2fORP/+/VGkSBGNtJmUlAQDAwONtEXZ07hxY4SGhiIxMRF//PEHBg0aBH19fYwdO1bq0LTOyspK6hAkFR0drfr/xo0bMWHCBNy4cUNVVrhw4VyPSQiBlJQUFCqUt972df21oivYs5EH+Pr6wtbWFkFBQRnW2bp1Kzw8PKBQKODk5IQ5c+aobXdycsKUKVPQvXt3mJmZoV+/fqruzt27d8PNzQ3Gxsb45ptvkJCQgFWrVsHJyQlFihTBkCFDkJKSomprzZo1qFq1KkxNTWFra4tvv/0WT5480dr5F1QKhQK2trZwdHTEwIED4evri507d6q6yGfPng07OzsULVoUgwYNQnJysmrfxMREjBw5EsWLF4eJiQmqV6+OI0eOqLYHBgaiYsWKasebP38+nJycVM9TjzN9+nTY2NjAwsJC1bvyww8/wNLSEiVKlEBoaKhaO5cvX0b9+vVhZGSEokWLol+/foiLi0vT7ufi/7RrfO7cuahQoQJMTEzg4OCA7777Tq3NgsbW1lb1MDc3h0wmUz0PCQlBrVq11Op/+rtLNWnSJFhZWcHMzAwDBgxAUlKSaptSqURQUBCcnZ1hZGQELy8vbNmyRbU9dbhz7969qFKlChQKBU6cOAGlUolZs2bBxcUFCoUCJUuWxLRp09T2+XiINDIyEjKZDPfu3cvwfJcuXYrSpUvDwMAAbm5uWLNmjWqbEAKBgYEoWbIkFAoF7O3tMWTIENX2j18rX6pL+ReTjTxAT08P06dPx8KFC/Hff/+l2X7+/Hl06NABnTp1wuXLlxEYGIjx48cjLCxMrd7s2bPh5eWFixcvYvz48QCAhIQEBAcHY8OGDdi3bx+OHDmCNm3a4I8//sAff/yBNWvWYNmyZWpvUsnJyZgyZQouXbqEHTt24N69e+jRo4c2fwQ6wcjISPVhERERgdu3byMiIgKrVq1CWFiY2u9z8ODBOH36NDZs2IC///4b7du3R+PGjREVFZWlYx4+fBiPHj3CsWPHMHfuXEycOBHNmzdHkSJFcObMGQwYMAD9+/dXve7i4+Ph5+eHIkWK4OzZs9i8eTMOHTqU5hr9L8X/KblcjuDgYFy9ehWrVq3C4cOHMWrUqCydi64JDw/HtWvXcOTIEaxfvx7btm1TuwFXUFAQVq9ejZCQEFy9ehXDhw9H165dcfToUbV2xowZgxkzZuDatWvw9PTE2LFjMWPGDIwfPx7//PMP1q1bl6MFnrZv346hQ4ciICAAV65cQf/+/dGzZ09EREQA+PBFad68eVi2bBmioqKwY8cOVKhQId22slKX8hlBkvL39xetWrUSQgjx9ddfi169egkhhNi+fbtI/fV8++23omHDhmr7/fDDD6JcuXKq546OjqJ169ZqdUJDQwUAcevWLVVZ//79hbGxsXjz5o2qzM/PT/Tv3z/DGM+ePSsAqPaJiIgQAMTLly+zfsI64uPfq1KpFAcPHhQKhUKMHDlS+Pv7C0dHR/H+/XtV/fbt24uOHTsKIYS4f/++0NPTEw8fPlRrs0GDBmLs2LFCCCEmTpwovLy81LbPmzdPODo6qsXg6OgoUlJSVGVubm6idu3aqufv378XJiYmYv369UIIIZYvXy6KFCki4uLiVHX27Nkj5HK5iImJUWs3o/iF+PB6nDdvXoY/n82bN4uiRYtmuL0gCQ0NFebm5qrnmf3dWVpaivj4eFXZ0qVLReHChUVKSop49+6dMDY2FqdOnVJrp3fv3qJz585CiP/9ne7YsUO1PTY2VigUCvHLL7+kG2t6f9sXL14UAMTdu3fTPZ+aNWuKvn37qrXTvn170bRpUyGEEHPmzBFlypQRSUlJ6R7z49fKl+pS/sWejTxk5syZWLVqFa5du6ZWfu3aNXh7e6uVeXt7IyoqSm34o2rVqmnaNDY2RunSpVXPbWxs4OTkpDZmbGNjozZMcv78ebRo0QIlS5aEqakp6tatCwB48OBBzk5Qx+zevRuFCxeGoaEhmjRpgo4dO6omBnp4eEBPT09V187OTvU7uHz5MlJSUlCmTBkULlxY9Th69Chu376dpRg8PDwgl//vz9zGxkbtm6Kenh6KFi2qOva1a9fg5eUFExMTVR1vb28olUq1OQefiz89hw4dQoMGDVC8eHGYmpqiW7dueP78ORISErJ0PrrEy8sLxsbGquc1atRAXFwc/v33X9y6dQsJCQlo2LCh2mtk9erVaV4jH78vXLt2DYmJiWjQoIHG4szo/Sn1fax9+/Z4+/YtSpUqhb59+2L79u0ZTpTOSl3KX/LWTCEdV6dOHfj5+WHs2LHZGrb4+AMilb6+vtpzmUyWbplSqQTwv250Pz8/rF27FlZWVnjw4AH8/PzUxovpy+rVq4elS5fCwMAA9vb2ahPzPvc7iIuLg56eHs6fP6/2gQ78b2KhXC6H+GTx34/nTHzuOJ87dmZlpY179+6hefPmGDhwIKZNmwZLS0ucOHECvXv3Vt0CW5dk9nf3OanzXfbs2YPixYurbft0+fGP3xeMjIy+GBsAtfiyGtunHBwccOPGDRw6dAgHDx7Ed999h59//hlHjx5N8zrKSl3KX5hs5DEzZsxAxYoV4ebmpiorW7YsTp48qVbv5MmTKFOmTJoPo5y6fv06nj9/jhkzZsDBwQEAcO7cOY0eQ1eYmJjAxcUly/tVqlQJKSkpePLkCWrXrp1uHSsrK8TExEAIobpEOjIyMifhAvjwWgsLC0N8fLzqQ+rkyZOQy+Vqr8msOH/+PJRKJebMmaP6MNu0aVOOY82vMvu7u3TpEt6+fatKEP78808ULlwYDg4OsLS0hEKhwIMHD1Q9j5nh6uoKIyMjhIeHo0+fPunGBny4mib1yrgvva5S35/8/f1VZSdPnkS5cuVUz42MjNCiRQu0aNECgwYNgru7Oy5fvozKlSunaS8rdSn/YLKRx1SoUAFdunRBcHCwqiwgIADVqlXDlClT0LFjR5w+fRqLFi3CkiVLNH78kiVLwsDAAAsXLsSAAQNw5coVTJkyRePHoYyVKVMGXbp0Qffu3TFnzhxUqlQJT58+RXh4ODw9PdGsWTP4+Pjg6dOnmDVrFr755hvs27cPe/fuhZmZWY6O3aVLF0ycOBH+/v4IDAzE06dP8f3336Nbt27ZnkTo4uKC5ORkLFy4EC1atMDJkycREhKSozjzs8z+7pKSktC7d2+MGzcO9+7dw8SJEzF48GDI5XKYmppi5MiRGD58OJRKJWrVqoXXr1/j5MmTMDMzU/vg/5ihoSFGjx6NUaNGwcDAAN7e3nj69CmuXr2K3r17w8XFBQ4ODggMDMS0adNw8+bNNFe+feqHH35Ahw4dUKlSJfj6+mLXrl3Ytm0bDh06BODDImApKSmoXr06jI2N8dtvv8HIyAiOjo5p2spKXcpfOGcjD5o8ebJal3TlypWxadMmbNiwAeXLl8eECRMwefJkrVwhYmVlhbCwMGzevBnlypXDjBkzMHv2bI0fhz4vNDQU3bt3R0BAANzc3NC6dWucPXsWJUuWBPDh2+SSJUuwePFieHl54a+//sLIkSNzfFxjY2Ps378fL168QLVq1fDNN9+gQYMGWLRoUbbb9PLywty5czFz5kyUL18ea9eu/exl3gVdZn93DRo0gKurK+rUqYOOHTuiZcuWaouBTZkyBePHj0dQUBDKli2Lxo0bY8+ePXB2dv7s8cePH4+AgABMmDABZcuWRceOHVXzbfT19bF+/Xpcv34dnp6emDlzJqZOnfrZ9lq3bo0FCxZg9uzZ8PDwwLJlyxAaGgofHx8AgIWFBX755Rd4e3vD09MThw4dwq5du1C0aNE0bWWlLuUvvOsrERERaRV7NoiIiEirmGwQERGRVjHZICIiIq1iskFERERaxWSDiIiItIrJBhEREWkVkw0iIiLSKiYbREREpFVMNoiIiEirmGwQERGRVjHZICIiIq1iskFERERaxWSDiIiItIrJBhEREWkVkw0iIiLSKiYbREREpFVMNoiIiEirmGwQERGRVjHZICIiIq1iskFERERaxWSDiIiItIrJBhEREWkVkw0iIiLSKiYbREREpFVMNogk0KNHD7Ru3Vr13MfHB8OGDcv1OI4cOQKZTIZXr15p9TgymQw7duzQ6jGIKO9iskH0/3r06AGZTAaZTAYDAwO4uLhg8uTJeP/+vdaPvW3bNkyZMiVTdXMrQUhKSkKxYsUwY8aMdLdPmTIFNjY2SE5O1mocRJT/Mdkg+kjjxo0RHR2NqKgoBAQEIDAwED///HO6dZOSkjR2XEtLS5iammqsPU0wMDBA165dERoammabEAJhYWHo3r079PX1JYiOiPITJhtEH1EoFLC1tYWjoyMGDhwIX19f7Ny5E8D/hj6mTZsGe3t7uLm5AQD+/fdfdOjQARYWFrC0tESrVq1w7949VZspKSkYMWIELCwsULRoUYwaNQpCCLXjfjqMkpiYiNGjR8PBwQEKhQIuLi5YsWIF7t27h3r16gEAihQpAplMhh49egAAlEolgoKC4OzsDCMjI3h5eWHLli1qx/njjz9QpkwZGBkZoV69empxpqd37964efMmTpw4oVZ+9OhR3LlzB71798bZs2fRsGFDFCtWDObm5qhbty4uXLiQYZvp9cxERkZCJpOpxXPixAnUrl0bRkZGcHBwwJAhQxAfH6/avmTJEri6usLQ0BA2Njb45ptvPnsuRCQdJhtEn2FkZKTWgxEeHo4bN27g4MGD2L17N5KTk+Hn5wdTU1McP34cJ0+eROHChdG4cWPVfnPmzEFYWBhWrlyJEydO4MWLF9i+fftnj9u9e3esX78ewcHBuHbtGpYtW4bChQvDwcEBW7duBQDcuHED0dHRWLBgAQAgKCgIq1evRkhICK5evYrhw4eja9euOHr0KIAPSVHbtm3RokULREZGok+fPhgzZsxn46hQoQKqVauGlStXqpWHhoaiZs2acHd3x5s3b+Dv748TJ07gzz//hKurK5o2bYo3b95k7Yf9kdu3b6Nx48Zo164d/v77b2zcuBEnTpzA4MGDAQDnzp3DkCFDMHnyZNy4cQP79u1DnTp1sn08ItIyQURCCCH8/f1Fq1athBBCKJVKcfDgQaFQKMTIkSNV221sbERiYqJqnzVr1gg3NzehVCpVZYmJicLIyEjs379fCCGEnZ2dmDVrlmp7cnKyKFGihOpYQghRt25dMXToUCGEEDdu3BAAxMGDB9ONMyIiQgAQL1++VJW9e/dOGBsbi1OnTqnV7d27t+jcubMQQoixY8eKcuXKqW0fPXp0mrY+FRISIgoXLizevHkjhBAiNjZWGBsbi19//TXd+ikpKcLU1FTs2rVLVQZAbN++PcP4L168KACIu3fvquLu16+fWrvHjx8XcrlcvH37VmzdulWYmZmJ2NjYDOMmoryDPRtEH9m9ezcKFy4MQ0NDNGnSBB07dkRgYKBqe4UKFWBgYKB6funSJdy6dQumpqYoXLgwChcuDEtLS7x79w63b9/G69evER0djerVq6v2KVSoEKpWrZphDJGRkdDT00PdunUzHfetW7eQkJCAhg0bquIoXLgwVq9ejdu3bwMArl27phYHANSoUeOLbXfu3BkpKSnYtGkTAGDjxo2Qy+Xo2LEjAODx48fo27cvXF1dYW5uDjMzM8TFxeHBgweZjv9Tly5dQlhYmNq5+Pn5QalU4u7du2jYsCEcHR1RqlQpdOvWDWvXrkVCQkK2j0dE2lVI6gCI8pJ69eph6dKlMDAwgL29PQoVUv8TMTExUXseFxeHKlWqYO3atWnasrKyylYMRkZGWd4nLi4OALBnzx4UL15cbZtCochWHKnMzMzwzTffIDQ0FL169UJoaCg6dOiAwoULAwD8/f3x/PlzLFiwAI6OjlAoFKhRo0aGE2jl8g/fccRH81Y+vaIlLi4O/fv3x5AhQ9LsX7JkSRgYGODChQs4cuQIDhw4gAkTJiAwMBBnz56FhYVFjs6XiDSPyQbRR0xMTODi4pLp+pUrV8bGjRthbW0NMzOzdOvY2dnhzJkzqjkF79+/x/nz51G5cuV061eoUAFKpRJHjx6Fr69vmu2pPSspKSmqsnLlykGhUODBgwcZ9oiULVtWNdk11Z9//vnlk8SHiaI+Pj7YvXs3Tp06pXaFzsmTJ7FkyRI0bdoUwIe5Ic+ePcuwrdQkLDo6GkWKFAHwoTfnY5UrV8Y///zz2d9FoUKF4OvrC19fX0ycOBEWFhY4fPgw2rZtm6lzIqLcw2EUohzo0qULihUrhlatWuH48eO4e/cujhw5giFDhuC///4DAAwdOhQzZszAjh07cP36dXz33XefXSPDyckJ/v7+6NWrF3bs2KFqM3UYw9HRETKZDLt378bTp08RFxcHU1NTjBw5EsOHD8eqVatw+/ZtXLhwAQsXLsSqVasAAAMGDEBUVBR++OEH3LhxA+vWrUNYWFimzrNOnTpwcXFB9+7d4e7ujpo1a6q2ubq6Ys2aNbh27RrOnDmDLl26fLZ3xsXFBQ4ODggMDERUVBT27NmDOXPmqNUZPXo0Tp06hcGDByMyMhJRUVH4/fffVRNEd+/ejeDgYERGRuL+/ftYvXo1lEql6gohIspbmGwQ5YCxsTGOHTuGkiVLom3btihbtix69+6Nd+/eqXo6AgIC0K1bN/j7+6NGjRowNTVFmzZtPtvu0qVL8c033+C7776Du7s7+vbtq7rss3jx4pg0aRLGjBkDGxsb1QfwlClTMH78eAQFBaFs2bJo3Lgx9uzZA2dnZwAfhh+2bt2KHTt2wMvLCyEhIZg+fXqmzlMmk6FXr154+fIlevXqpbZtxYoVePnyJSpXroxu3bphyJAhsLa2zrAtfX19rF+/HtevX4enpydmzpyJqVOnqtXx9PTE0aNHcfPmTdSuXRuVKlXChAkTYG9vDwCwsLDAtm3bUL9+fZQtWxYhISFYv349PDw8MnU+RJS7ZEJ8csE/ERERkQaxZ4OIiIi0iskGERERaRWTDSIiItIqJhtERESkVUw2iIiISKuYbBAREZFWMdkgIiIirWKyQURERFrFZIOIiIi0iskGERERaRWTDSIiItIqJhtERESkVf8HgLdYOeLjYKcAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 640x480 with 2 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# Confusion Matrices.\n",
    "import seaborn as sns\n",
    "\n",
    "y_predict = tmp_model.predict(x_test)    \n",
    "y_predict_hls4ml = hls_model.predict(np.ascontiguousarray(x_test).astype(float)).astype(float)\n",
    "cm = confusion_matrix(np.argmax(y_te_one_hot, axis=1),np.argmax(y_predict, axis=1))\n",
    "cm2 = confusion_matrix(np.argmax(y_te_one_hot, axis=1),np.argmax(y_predict_hls4ml, axis=1))\n",
    "plotROC(y_te_one_hot,y_predict,y_predict_hls4ml)\n",
    "print(cm)\n",
    "print(cm2)\n",
    "ax = sns.heatmap(cm2,annot=True,cmap='Blues',fmt='g')\n",
    "ax.set_title('Confusion Matrix for PYNQ-Z2 Implementation\\n\\n')\n",
    "ax.set_xlabel('\\nPredicted Values')\n",
    "ax.set_ylabel('Actual Values')\n",
    "\n",
    "ax.xaxis.set_ticklabels(['Normal','Pneumonia','Tuberculosis'])\n",
    "ax.yaxis.set_ticklabels(['Normal','Pneumonia','Tuberculosis'])\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b3189e59-c27e-4c9d-ae66-0e622137d0ed",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/prabhav/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/home/prabhav/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'prabhav' on host 'zephy' (Linux_x86_64 version 5.15.0-91-generic) on Thu Dec 12 22:33:07 IST 2019\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/prabhav/CXR-FPGA-INF/cxr_cnn'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:69\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:73\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:82\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5127 ; free virtual = 8455\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5127 ; free virtual = 8455\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_uint<8>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, config6>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, config11>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, config16>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:244).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5084 ; free virtual = 8413\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5046 ; free virtual = 8375\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_33.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:95) on argument 'layer28_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 60-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 80-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 320-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 80-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 320-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 60-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 80-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 8-bit variable.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 72.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 72.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 36.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 36.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 72.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 72.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.\n",
      "INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer26_out.V.data.V' (firmware/myproject.cpp:94) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:78) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:82) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:69) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:53) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:57) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:41) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer22_out.V.data.V' (firmware/myproject.cpp:86) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer25_out.V.data.V' (firmware/myproject.cpp:90) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:73) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:61) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.7' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:32) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.14' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b26.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b22.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b18.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer26_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:69) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer22_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer25_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:73) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 15 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): \n",
      "\t 'Loop_1_proc421'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit27_proc'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>'... converting 13 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>'... converting 13 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>'... converting 49 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc421'... converting 8 basic blocks.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:17:1)...48 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:17:5)...62 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...288 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...17 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...291 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...147 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1327.984 ; gain = 907.047 ; free physical = 4757 ; free virtual = 8075\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' to 'softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' to 'softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' to 'relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' to 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' to 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' to 'dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' to 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1359.977 ; gain = 939.039 ; free physical = 4625 ; free virtual = 7944\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>' to 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5>' to 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10>' to 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12>' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15>' to 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>' to 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18>' to 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>' to 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>' to 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22>' to 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>' to 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>' to 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26>' to 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' to 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' to 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit27_proc' to 'Block_myproject_axi_exit27_proc'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc421' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 60.04 seconds; current allocated memory: 502.628 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 502.903 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 14, Depth = 14.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.407ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s' consists of the following:\n",
      "\t'load' operation ('kernel_data_V_2_2_load', firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'kernel_data_V_2_2' [44]  (0 ns)\n",
      "\t'mul' operation ('mul_ln703', firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_conv_stream.h:294->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [83]  (4.17 ns)\n",
      "\tblocking operation 1.24 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 503.580 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 504.357 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 504.563 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 504.767 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_2_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_2' and 'load' operation ('sX_2_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_2'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [326]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 506.091 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 507.718 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 35, Depth = 35.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.407ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s' consists of the following:\n",
      "\t'load' operation ('kernel_data_V_4374_load', firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'kernel_data_V_4374' [81]  (0 ns)\n",
      "\t'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_conv_stream.h:294->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [148]  (3.66 ns)\n",
      "\tblocking operation 1.75 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 513.466 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 517.435 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 517.963 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 518.312 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [614]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 520.645 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 523.655 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 39, Depth = 39.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.407ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s' consists of the following:\n",
      "\t'load' operation ('kernel_data_V_1_8_load', firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'kernel_data_V_1_8' [125]  (0 ns)\n",
      "\t'mul' operation ('mul_ln1118_384', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_conv_stream.h:294->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [245]  (3.66 ns)\n",
      "\tblocking operation 1.75 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 535.212 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 543.125 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 543.928 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 544.238 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [614]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 546.584 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 549.633 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 62, Depth = 62.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 560.015 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] After resource sharing, estimated clock period (6.01522ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "INFO: [BIND 205-100] The critical path consists of the following:\n",
      "\twire read on port 'data_3_V_read' (firmware/nnet_utils/nnet_dense_stream.h:13) (0 ns)\n",
      "\t'mul' operation ('mul_ln1118_122', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:19) (6.02 ns)\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 567.110 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 568.796 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 571.878 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 572.145 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 572.461 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 64, Depth = 68.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 574.608 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] After resource sharing, estimated clock period (6.03004ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "INFO: [BIND 205-100] The critical path consists of the following:\n",
      "\twire read on port 'data_0_V_read' (firmware/nnet_utils/nnet_dense_stream.h:13) (0 ns)\n",
      "\t'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:19) (6.03 ns)\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 575.994 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 576.366 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 577.007 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 577.283 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 577.777 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 53, Depth = 53.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 579.547 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] After resource sharing, estimated clock period (5.98777ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "INFO: [BIND 205-100] The critical path consists of the following:\n",
      "\twire read on port 'data_0_V_read' (firmware/nnet_utils/nnet_dense_stream.h:13) (0 ns)\n",
      "\t'mul' operation ('mul_ln1118_3', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:19) (5.99 ns)\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 580.810 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 581.080 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 581.771 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 16.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 582.261 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 582.774 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 582.919 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 583.052 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 583.849 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 589.287 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit27_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 590.363 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 590.441 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 590.678 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 591.016 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 591.208 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 593.173 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc421' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc421'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 594.771 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_buffer_Array_V_2_0_0' to 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_buffer_Array_V_2_1_0' to 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufcud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 596.893 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 600.152 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_35' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bueOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bufYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bug8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buhbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bujbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bukbM' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_20_1_1': 12 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_94_20_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 604.029 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4374' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5375' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_1370_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffmb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_0_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_1370_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_0_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffpcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_1370_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffqcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_0_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffrcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_1370_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffsc4' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_14s_32_5_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_15s_32_5_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 615.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 628.576 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_71' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_budo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bvdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bwdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bxdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_byd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bzec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bAem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bBew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bCeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bIfE' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_20_1_1': 24 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_94_20_1_1': 8 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 635.709 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufYie' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_13s_32_5_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 657.881 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 683.754 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_71' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b8jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbek' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_20_1_1': 24 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_94_20_1_1': 8 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 690.908 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_12s_32_5_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_13s_32_5_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 709.978 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 734.936 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 740.364 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_15s_32_5_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 744.227 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 749.675 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 751.827 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_14s_32_5_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 754.716 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 759.638 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_table5' to 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_28_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 761.316 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 763.461 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0' to 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 769.117 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit27_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit27_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 774.634 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_32_20_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 775.576 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w20_d1_A' is changed to 'fifo_w20_d1_A_x' due to conflict.\n",
      "WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit27_proc with non-FIFO I/O\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 777.370 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 165.84 MHz\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_20s_15s_32_5_1_MulnS_0'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_20s_14s_32_5_1_MulnS_1'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_20s_13s_32_5_1_MulnS_2'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_20s_12s_32_5_1_MulnS_3'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_28_2_1_MulnS_4'\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w20_d15876_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w20_d15876_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w20_d15876_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w20_d15876_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w20_d15876_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w20_d15876_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w20_d15876_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w20_d15876_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w20_d1764_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w20_d1764_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w20_d1764_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w20_d1764_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_4_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_5_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_6_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_7_V_U(fifo_w20_d1600_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_0_V_U(fifo_w20_d169_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_1_V_U(fifo_w20_d169_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_2_V_U(fifo_w20_d169_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_3_V_U(fifo_w20_d169_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_4_V_U(fifo_w20_d169_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_5_V_U(fifo_w20_d169_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_6_V_U(fifo_w20_d169_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_7_V_U(fifo_w20_d169_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_0_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_1_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_2_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_3_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_4_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_5_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_6_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_7_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_0_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_1_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_2_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_3_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_4_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_5_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_6_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_7_V_U(fifo_w20_d121_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_0_V_U(fifo_w20_d9_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_1_V_U(fifo_w20_d9_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_2_V_U(fifo_w20_d9_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_3_V_U(fifo_w20_d9_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_4_V_U(fifo_w20_d9_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_5_V_U(fifo_w20_d9_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_6_V_U(fifo_w20_d9_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_7_V_U(fifo_w20_d9_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_U(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl_U(start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_U(start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_U(start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w8_d16384_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w20_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w20_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w20_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit27_proc_U0_U(start_for_Block_myproject_axi_exit27_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:55 ; elapsed = 00:02:05 . Memory (MB): peak = 1616.727 ; gain = 1195.789 ; free physical = 4314 ; free virtual = 7798\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h2m3s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/prabhav/Xilinx/Vivado/2019.2/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 22:35:20 2019...\n",
      "***** EXPORT IP COMPLETED IN 0h0m11s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 136.87 seconds; peak allocated memory: 777.370 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Thu Dec 12 22:35:24 2019...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${project_name}_vivado_accelerator -part xc7z020clg400-1 -force\n",
      "# set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${project_name}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/prabhav/Xilinx/Vivado/2019.2/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0\n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external \"FIXED_IO, DDR\" apply_board_preset \"1\" Master \"Disable\" Slave \"Disable\" }  [get_bd_cells processing_system7_0]\n",
      "# startgroup\n",
      "# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]\n",
      "CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-1276] Cannot set the parameter c_s_axis_s2mm_data_width on /axi_dma_0. Parameter does not exist\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4040_0000 [ 64K ]>\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]\n",
      "Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${project_name}_axi:1.0 ${project_name}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${project_name}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins ${project_name}_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${project_name}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${project_name}_axi_0]\n",
      "# make_wrapper -files [get_files ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "Wrote  : </home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs\n",
      "[Thu Dec 12 22:35:50 2019] Launched design_1_rst_ps7_0_100M_0_synth_1, design_1_myproject_axi_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_us_1_synth_1, design_1_xbar_0_synth_1, design_1_auto_us_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_dma_0_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_rst_ps7_0_100M_0_synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log\n",
      "design_1_myproject_axi_0_0_synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_auto_us_1_synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_1_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_auto_us_0_synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_0_synth_1/runme.log\n",
      "design_1_processing_system7_0_0_synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "synth_1: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Thu Dec 12 22:35:50 2019] Launched impl_1...\n",
      "Run output will be captured here: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2057.973 ; gain = 227.102 ; free physical = 4970 ; free virtual = 8587\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Thu Dec 12 22:35:50 2019] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/prabhav/Xilinx/Vivado/2019.2/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xc7z020clg400-1\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1905.926 ; gain = 0.000 ; free physical = 6404 ; free virtual = 7777\n",
      "INFO: [Netlist 29-17] Analyzing 4706 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Finished Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/home/prabhav/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2276.934 ; gain = 0.000 ; free physical = 6255 ; free virtual = 7626\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 6 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "\n",
      "19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2276.934 ; gain = 737.680 ; free physical = 6257 ; free virtual = 7628\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2276.934 ; gain = 0.000 ; free physical = 6244 ; free virtual = 7615\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1afa1d5ba\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2724.367 ; gain = 447.434 ; free physical = 5781 ; free virtual = 7159\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: ef13d082\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.211 ; gain = 0.000 ; free physical = 5727 ; free virtual = 7106\n",
      "INFO: [Opt 31-389] Phase Retarget created 443 cells and removed 538 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 131d7caf6\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2890.211 ; gain = 0.000 ; free physical = 5726 ; free virtual = 7105\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 227 cells and removed 609 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: e9f7f264\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2890.211 ; gain = 0.000 ; free physical = 5719 ; free virtual = 7100\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 692 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.\n",
      "INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).\n",
      "Phase 4 BUFG optimization | Checksum: e9f7f264\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2890.211 ; gain = 0.000 ; free physical = 5723 ; free virtual = 7103\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: e9f7f264\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2890.211 ; gain = 0.000 ; free physical = 5726 ; free virtual = 7105\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: e9f7f264\n",
      "\n",
      "Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2890.211 ; gain = 0.000 ; free physical = 5725 ; free virtual = 7104\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |             443  |             538  |                                             24  |\n",
      "|  Constant propagation         |             227  |             609  |                                             24  |\n",
      "|  Sweep                        |               0  |             692  |                                             96  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             33  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2890.211 ; gain = 0.000 ; free physical = 5727 ; free virtual = 7106\n",
      "Ending Logic Optimization Task | Checksum: 13c32acf8\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2890.211 ; gain = 0.000 ; free physical = 5727 ; free virtual = 7106\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.630 | TNS=0.000 |\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 142 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 110 WE to EN ports\n",
      "Number of BRAM Ports augmented: 4 newly gated: 110 Total Ports: 284\n",
      "Number of Flops added for Enable Generation: 2\n",
      "\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 1eb104ddc\n",
      "\n",
      "Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5502 ; free virtual = 6927\n",
      "Ending Power Optimization Task | Checksum: 1eb104ddc\n",
      "\n",
      "Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3690.809 ; gain = 800.598 ; free physical = 5586 ; free virtual = 7012\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.\n",
      "INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).\n",
      "Ending Logic Optimization Task | Checksum: 1dd751f23\n",
      "\n",
      "Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5560 ; free virtual = 7001\n",
      "Ending Final Cleanup Task | Checksum: 1dd751f23\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5554 ; free virtual = 7021\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5553 ; free virtual = 7021\n",
      "Ending Netlist Obfuscation Task | Checksum: 1dd751f23\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5554 ; free virtual = 7022\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "53 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3690.809 ; gain = 1413.875 ; free physical = 5552 ; free virtual = 7021\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5553 ; free virtual = 7025\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5552 ; free virtual = 7025\n",
      "INFO: [Common 17-1381] The checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5491 ; free virtual = 7105\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5298 ; free virtual = 7011\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1253aed78\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5298 ; free virtual = 7011\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5297 ; free virtual = 7009\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 628daf8f\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5277 ; free virtual = 6955\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: c1b35fbd\n",
      "\n",
      "Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5141 ; free virtual = 6821\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: c1b35fbd\n",
      "\n",
      "Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5140 ; free virtual = 6819\n",
      "Phase 1 Placer Initialization | Checksum: c1b35fbd\n",
      "\n",
      "Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5164 ; free virtual = 6853\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 4f51e6bc\n",
      "\n",
      "Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5120 ; free virtual = 6807\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1018] Found 2578 candidate LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 992 nets or cells. Created 0 new cell, deleted 992 existing cells and moved 0 existing cell\n",
      "INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.\n",
      "INFO: [Physopt 32-81] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/ap_CS_fsm_pp0_stage0. Replicated 8 times.\n",
      "INFO: [Physopt 32-81] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/ap_CS_fsm_pp0_stage0. Replicated 10 times.\n",
      "INFO: [Physopt 32-232] Optimized 2 nets. Created 18 new instances.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 18 new cells, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5328 ; free virtual = 7030\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_15_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_15 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_20_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_20 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_17_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_17 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_19_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_19 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_18_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_18 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_13_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_13 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_16_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_16 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_14_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_14 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_12_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_12 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_9_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_9 could not be replicated\n",
      "INFO: [Physopt 32-117] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_10_n_1 could not be optimized because driver design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_414_reg_1056_reg_i_10 could not be replicated\n",
      "INFO: [Physopt 32-68] No nets found for critical-cell optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.\n",
      "INFO: [Physopt 32-665] Processed cell design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_407_reg_1046_reg. 16 registers were pushed out.\n",
      "INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5327 ; free virtual = 7029\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5327 ; free virtual = 7030\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |            992  |                   992  |           0  |           1  |  00:00:01  |\n",
      "|  Very High Fanout                                 |           18  |              0  |                     2  |           0  |           1  |  00:00:01  |\n",
      "|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                                     |           16  |              0  |                     1  |           0  |           1  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |           34  |            992  |                   995  |           0  |           5  |  00:00:03  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17bebf472\n",
      "\n",
      "Time (s): cpu = 00:01:53 ; elapsed = 00:00:45 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5330 ; free virtual = 7031\n",
      "Phase 2.2 Global Placement Core | Checksum: 13f1f36e6\n",
      "\n",
      "Time (s): cpu = 00:01:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5323 ; free virtual = 7024\n",
      "Phase 2 Global Placement | Checksum: 13f1f36e6\n",
      "\n",
      "Time (s): cpu = 00:01:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5354 ; free virtual = 7057\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 189693756\n",
      "\n",
      "Time (s): cpu = 00:02:04 ; elapsed = 00:00:49 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5359 ; free virtual = 7057\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a6f513b2\n",
      "\n",
      "Time (s): cpu = 00:02:17 ; elapsed = 00:00:55 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5336 ; free virtual = 7033\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 10c7f46ae\n",
      "\n",
      "Time (s): cpu = 00:02:19 ; elapsed = 00:00:56 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5342 ; free virtual = 7035\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 16d1203cd\n",
      "\n",
      "Time (s): cpu = 00:02:19 ; elapsed = 00:00:56 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5342 ; free virtual = 7035\n",
      "\n",
      "Phase 3.5 Fast Optimization\n",
      "Phase 3.5 Fast Optimization | Checksum: 199d84c75\n",
      "\n",
      "Time (s): cpu = 00:02:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5345 ; free virtual = 7041\n",
      "\n",
      "Phase 3.6 Small Shape Detail Placement\n",
      "Phase 3.6 Small Shape Detail Placement | Checksum: f27f712f\n",
      "\n",
      "Time (s): cpu = 00:02:45 ; elapsed = 00:01:13 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5280 ; free virtual = 6971\n",
      "\n",
      "Phase 3.7 Re-assign LUT pins\n",
      "Phase 3.7 Re-assign LUT pins | Checksum: e05e74f6\n",
      "\n",
      "Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5285 ; free virtual = 6976\n",
      "\n",
      "Phase 3.8 Pipeline Register Optimization\n",
      "Phase 3.8 Pipeline Register Optimization | Checksum: 19838ca27\n",
      "\n",
      "Time (s): cpu = 00:02:49 ; elapsed = 00:01:17 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5274 ; free virtual = 6965\n",
      "\n",
      "Phase 3.9 Fast Optimization\n",
      "Phase 3.9 Fast Optimization | Checksum: 1b0e1d4b5\n",
      "\n",
      "Time (s): cpu = 00:03:03 ; elapsed = 00:01:21 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5283 ; free virtual = 6974\n",
      "Phase 3 Detail Placement | Checksum: 1b0e1d4b5\n",
      "\n",
      "Time (s): cpu = 00:03:04 ; elapsed = 00:01:21 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5284 ; free virtual = 6975\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 241f987c3\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147/SR[0], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/phi_ln65_11_reg_52740, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/phi_ln65_24_reg_50610, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/icmp_ln1496_11_reg_43720, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/icmp_ln1496_101_reg_46800, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0/grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_fu_440/ap_NS_fsm1, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 6, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 241f987c3\n",
      "\n",
      "Time (s): cpu = 00:03:23 ; elapsed = 00:01:28 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5309 ; free virtual = 7002\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=0.424. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 223e465e2\n",
      "\n",
      "Time (s): cpu = 00:03:32 ; elapsed = 00:01:37 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5285 ; free virtual = 6984\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 223e465e2\n",
      "\n",
      "Time (s): cpu = 00:03:33 ; elapsed = 00:01:37 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5285 ; free virtual = 6984\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 223e465e2\n",
      "\n",
      "Time (s): cpu = 00:03:33 ; elapsed = 00:01:38 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5285 ; free virtual = 6984\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 223e465e2\n",
      "\n",
      "Time (s): cpu = 00:03:34 ; elapsed = 00:01:38 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5297 ; free virtual = 6995\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5297 ; free virtual = 6995\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1e8a550f3\n",
      "\n",
      "Time (s): cpu = 00:03:34 ; elapsed = 00:01:39 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5297 ; free virtual = 6995\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e8a550f3\n",
      "\n",
      "Time (s): cpu = 00:03:35 ; elapsed = 00:01:39 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5295 ; free virtual = 6994\n",
      "Ending Placer Task | Checksum: 14e7d940e\n",
      "\n",
      "Time (s): cpu = 00:03:35 ; elapsed = 00:01:39 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5297 ; free virtual = 6995\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "107 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:03:38 ; elapsed = 00:01:41 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5394 ; free virtual = 7092\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5394 ; free virtual = 7092\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5228 ; free virtual = 7055\n",
      "INFO: [Common 17-1381] The checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5365 ; free virtual = 7090\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5351 ; free virtual = 7075\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5354 ; free virtual = 7079\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.\n",
      "INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "116 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5321 ; free virtual = 7047\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5157 ; free virtual = 7009\n",
      "INFO: [Common 17-1381] The checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5287 ; free virtual = 7041\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: a74263ba ConstDB: 0 ShapeSum: a73b3054 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 150f23f7d\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5122 ; free virtual = 6873\n",
      "Post Restoration Checksum: NetGraph: ae38c5a7 NumContArr: a2b979d6 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: 150f23f7d\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5140 ; free virtual = 6892\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: 150f23f7d\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5090 ; free virtual = 6845\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: 150f23f7d\n",
      "\n",
      "Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5090 ; free virtual = 6845\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Phase 2.4 Update Timing\n",
      "Phase 2.4 Update Timing | Checksum: 1ea2e7ddf\n",
      "\n",
      "Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5038 ; free virtual = 6789\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.456  | TNS=0.000  | WHS=-0.250 | THS=-590.923|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 12004fac5\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5056 ; free virtual = 6806\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 81057\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 81057\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 1ea3be689\n",
      "\n",
      "Time (s): cpu = 00:01:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5033 ; free virtual = 6784\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 15514\n",
      " Number of Nodes with overlaps = 3634\n",
      " Number of Nodes with overlaps = 1430\n",
      " Number of Nodes with overlaps = 586\n",
      " Number of Nodes with overlaps = 261\n",
      " Number of Nodes with overlaps = 113\n",
      " Number of Nodes with overlaps = 51\n",
      " Number of Nodes with overlaps = 19\n",
      " Number of Nodes with overlaps = 9\n",
      " Number of Nodes with overlaps = 6\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.085 | TNS=-0.085 | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 10b374149\n",
      "\n",
      "Time (s): cpu = 00:05:49 ; elapsed = 00:02:35 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5035 ; free virtual = 6786\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 305\n",
      " Number of Nodes with overlaps = 75\n",
      " Number of Nodes with overlaps = 38\n",
      " Number of Nodes with overlaps = 15\n",
      " Number of Nodes with overlaps = 9\n",
      " Number of Nodes with overlaps = 8\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.124 | TNS=-0.184 | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 1bb4a7bc3\n",
      "\n",
      "Time (s): cpu = 00:06:05 ; elapsed = 00:02:46 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5008 ; free virtual = 6764\n",
      "Phase 4 Rip-up And Reroute | Checksum: 1bb4a7bc3\n",
      "\n",
      "Time (s): cpu = 00:06:06 ; elapsed = 00:02:46 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4997 ; free virtual = 6755\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "\n",
      "Phase 5.1.1 Update Timing\n",
      "Phase 5.1.1 Update Timing | Checksum: 18d88870f\n",
      "\n",
      "Time (s): cpu = 00:06:11 ; elapsed = 00:02:48 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4997 ; free virtual = 6755\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.085 | TNS=-0.085 | WHS=N/A    | THS=N/A    |\n",
      "\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 5.1 Delay CleanUp | Checksum: 158b52811\n",
      "\n",
      "Time (s): cpu = 00:06:12 ; elapsed = 00:02:49 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4999 ; free virtual = 6754\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 158b52811\n",
      "\n",
      "Time (s): cpu = 00:06:12 ; elapsed = 00:02:49 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4999 ; free virtual = 6754\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 158b52811\n",
      "\n",
      "Time (s): cpu = 00:06:12 ; elapsed = 00:02:49 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4999 ; free virtual = 6754\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 1eee9e48f\n",
      "\n",
      "Time (s): cpu = 00:06:19 ; elapsed = 00:02:51 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4993 ; free virtual = 6749\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.085 | TNS=-0.085 | WHS=-0.025 | THS=-0.045 |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 1cd3e76c8\n",
      "\n",
      "Time (s): cpu = 00:06:19 ; elapsed = 00:02:51 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4991 ; free virtual = 6746\n",
      "Phase 6 Post Hold Fix | Checksum: 2346cb5ea\n",
      "\n",
      "Time (s): cpu = 00:06:19 ; elapsed = 00:02:51 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4991 ; free virtual = 6746\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 30.3439 %\n",
      "  Global Horizontal Routing Utilization  = 36.6661 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):\n",
      "   INT_R_X53Y133 -> INT_R_X53Y133\n",
      "   INT_L_X42Y130 -> INT_L_X42Y130\n",
      "   INT_R_X55Y130 -> INT_R_X55Y130\n",
      "   INT_R_X37Y128 -> INT_R_X37Y128\n",
      "   INT_L_X52Y127 -> INT_L_X52Y127\n",
      "South Dir 2x2 Area, Max Cong = 90.3153%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):\n",
      "   INT_L_X52Y116 -> INT_R_X53Y117\n",
      "   INT_L_X42Y112 -> INT_R_X43Y113\n",
      "   INT_L_X52Y112 -> INT_R_X53Y113\n",
      "East Dir 2x2 Area, Max Cong = 90.8088%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):\n",
      "   INT_L_X52Y122 -> INT_R_X53Y123\n",
      "   INT_L_X38Y110 -> INT_R_X39Y111\n",
      "   INT_L_X58Y58 -> INT_R_X59Y59\n",
      "   INT_L_X16Y48 -> INT_R_X17Y49\n",
      "West Dir 8x8 Area, Max Cong = 86.5579%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):\n",
      "   INT_L_X32Y110 -> INT_R_X39Y117\n",
      "   INT_L_X40Y110 -> INT_FEEDTHRU_2_X118Y122\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 2 Aspect Ratio: 0.833333 Sparse Ratio: 0.875\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 1\n",
      "Effective congestion level: 2 Aspect Ratio: 0.75 Sparse Ratio: 1.5\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 2\n",
      "Effective congestion level: 4 Aspect Ratio: 0.75 Sparse Ratio: 0.5625\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 241b6bb9f\n",
      "\n",
      "Time (s): cpu = 00:06:20 ; elapsed = 00:02:52 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5000 ; free virtual = 6758\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 241b6bb9f\n",
      "\n",
      "Time (s): cpu = 00:06:20 ; elapsed = 00:02:52 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4998 ; free virtual = 6756\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 1f878970b\n",
      "\n",
      "Time (s): cpu = 00:06:23 ; elapsed = 00:02:55 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5011 ; free virtual = 6766\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "\n",
      "Phase 10.1 Update Timing\n",
      "Phase 10.1 Update Timing | Checksum: 1aa41fbc2\n",
      "\n",
      "Time (s): cpu = 00:06:30 ; elapsed = 00:02:57 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5001 ; free virtual = 6759\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.085 | TNS=-0.085 | WHS=0.050  | THS=0.000  |\n",
      "\n",
      "WARNING: [Route 35-328] Router estimated timing not met.\n",
      "Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.\n",
      "Phase 10 Post Router Timing | Checksum: 1aa41fbc2\n",
      "\n",
      "Time (s): cpu = 00:06:30 ; elapsed = 00:02:57 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5003 ; free virtual = 6761\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:06:30 ; elapsed = 00:02:57 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5077 ; free virtual = 6835\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "131 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:06:35 ; elapsed = 00:03:00 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5077 ; free virtual = 6835\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5077 ; free virtual = 6835\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 4892 ; free virtual = 6809\n",
      "INFO: [Common 17-1381] The checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3690.809 ; gain = 0.000 ; free physical = 5032 ; free virtual = 6821\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3837.645 ; gain = 146.836 ; free physical = 4944 ; free virtual = 6733\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "143 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3861.656 ; gain = 24.012 ; free physical = 4898 ; free virtual = 6701\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "synth = True\n",
    "if synth:\n",
    "    hls_model.build(csim=False,export=True, bitfile=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9eee223c-4f3c-46f9-bf66-74d7f0d75f5a",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
