{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "tmc_nios2.qsys tmc_nios2.BAK.qsys " "Backing up file \"tmc_nios2.qsys\" to \"tmc_nios2.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1456855283655 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "tmc_nios2/synthesis/tmc_nios2.v tmc_nios2.BAK.v " "Backing up file \"tmc_nios2/synthesis/tmc_nios2.v\" to \"tmc_nios2.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1456855283676 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys tmc_nios2.qsys " "Started upgrading IP component Qsys with file \"tmc_nios2.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1456855283676 ""}
{ "Info" "" "" "2016.03.01.13:01:34 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2016.03.01.13:01:34 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1456855294520 ""}
{ "Info" "" "" "2016.03.01.13:01:34 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2016.03.01.13:01:34 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1456855294544 ""}
{ "Info" "tmc_nios2_generation.rpt" "" "2016.03.01.13:01:44 Info: Saving generation log to /home/tyler/epds/tmc_firmware/tmc_nios2" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Saving generation log to /home/tyler/epds/tmc_firmware/tmc_nios2" 0 0 "Shell" 0 -1 1456855304209 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Starting: Create simulation model" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1456855304209 ""}
{ "Info" "simulation --family="MAX 10" --part=10M08SAE144C8GES" "" "2016.03.01.13:01:44 Info: qsys-generate /home/tyler/epds/tmc_firmware/tmc_nios2.qsys --simulation=VERILOG --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2" {  } {  } 0 0 "2016.03.01.13:01:44 Info: qsys-generate /home/tyler/epds/tmc_firmware/tmc_nios2.qsys --simulation=VERILOG --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2" 0 0 "Shell" 0 -1 1456855304243 ""}
{ "Info" "tmc_nios2.qsys" "" "2016.03.01.13:01:44 Info: Loading tmc_firmware" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Loading tmc_firmware" 0 0 "Shell" 0 -1 1456855304272 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Reading input file" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Reading input file" 0 0 "Shell" 0 -1 1456855304298 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1456855304303 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1456855304304 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding i2c_opencores_0 \[i2c_opencores 13.0\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding i2c_opencores_0 \[i2c_opencores 13.0\]" 0 0 "Shell" 0 -1 1456855304305 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module i2c_opencores_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module i2c_opencores_0" 0 0 "Shell" 0 -1 1456855304306 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1456855304307 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1456855304308 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1456855304309 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1456855304310 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding onchip_flash_0 \[altera_onchip_flash 15.1.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding onchip_flash_0 \[altera_onchip_flash 15.1.1\]" 0 0 "Shell" 0 -1 1456855304313 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module onchip_flash_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module onchip_flash_0" 0 0 "Shell" 0 -1 1456855304314 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1456855304315 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1456855304316 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding pio_0 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding pio_0 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855304317 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module pio_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1456855304318 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding pio_1 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding pio_1 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855304319 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module pio_1" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module pio_1" 0 0 "Shell" 0 -1 1456855304320 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding rx_char \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding rx_char \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855304322 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module rx_char" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module rx_char" 0 0 "Shell" 0 -1 1456855304322 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding rx_fifo_empty \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding rx_fifo_empty \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855304323 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module rx_fifo_empty" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module rx_fifo_empty" 0 0 "Shell" 0 -1 1456855304324 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding rx_fifo_read \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding rx_fifo_read \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855304325 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module rx_fifo_read" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module rx_fifo_read" 0 0 "Shell" 0 -1 1456855304326 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding spi_0 \[altera_avalon_spi 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding spi_0 \[altera_avalon_spi 15.1\]" 0 0 "Shell" 0 -1 1456855304327 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module spi_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module spi_0" 0 0 "Shell" 0 -1 1456855304328 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1456855304329 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1456855304330 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1456855304331 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module timer_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1456855304331 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Adding uart_0 \[altera_avalon_uart 15.1\]" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Adding uart_0 \[altera_avalon_uart 15.1\]" 0 0 "Shell" 0 -1 1456855304332 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing module uart_0" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing module uart_0" 0 0 "Shell" 0 -1 1456855304333 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Building connections" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Building connections" 0 0 "Shell" 0 -1 1456855304334 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Parameterizing connections" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1456855304341 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Validating" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Validating" 0 0 "Shell" 0 -1 1456855304344 ""}
{ "Info" "" "" "2016.03.01.13:01:44 Info: Done reading input file" {  } {  } 0 0 "2016.03.01.13:01:44 Info: Done reading input file" 0 0 "Shell" 0 -1 1456855304665 ""}
{ "Info" "" "" "2016.03.01.13:01:45 Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.03.01.13:01:45 Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456855305342 ""}
{ "Info" "" "" "2016.03.01.13:01:45 Info: tmc_nios2.rx_char: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.03.01.13:01:45 Info: tmc_nios2.rx_char: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456855305343 ""}
{ "Info" "" "" "2016.03.01.13:01:45 Info: tmc_nios2.rx_fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.03.01.13:01:45 Info: tmc_nios2.rx_fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456855305344 ""}
{ "Info" "" "" "2016.03.01.13:01:45 Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.03.01.13:01:45 Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1456855305344 ""}
{ "Info" "" "" "2016.03.01.13:01:45 Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.03.01.13:01:45 Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1456855305345 ""}
{ "Info" "" "" "2016.03.01.13:01:45 Info: tmc_nios2: Generating tmc_nios2 \"tmc_nios2\" for SIM_VERILOG" {  } {  } 0 0 "2016.03.01.13:01:45 Info: tmc_nios2: Generating tmc_nios2 \"tmc_nios2\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1456855305852 ""}
{ "Warning" "" "" "2016.03.01.13:01:50 Warning: tmc_nios2: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\"" {  } {  } 0 0 "2016.03.01.13:01:50 Warning: tmc_nios2: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\"" 0 0 "Shell" 0 -1 1456855310676 ""}
{ "Warning" "" "" "2016.03.01.13:01:50 Warning: tmc_nios2: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\"" {  } {  } 0 0 "2016.03.01.13:01:50 Warning: tmc_nios2: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\"" 0 0 "Shell" 0 -1 1456855310676 ""}
{ "Info" "" "" "2016.03.01.13:01:51 Info: i2c_opencores_0: \"tmc_nios2\" instantiated i2c_opencores \"i2c_opencores_0\"" {  } {  } 0 0 "2016.03.01.13:01:51 Info: i2c_opencores_0: \"tmc_nios2\" instantiated i2c_opencores \"i2c_opencores_0\"" 0 0 "Shell" 0 -1 1456855311622 ""}
{ "Info" "" "" "2016.03.01.13:01:51 Info: jtag_uart_0: Starting RTL generation for module 'tmc_nios2_jtag_uart_0'" {  } {  } 0 0 "2016.03.01.13:01:51 Info: jtag_uart_0: Starting RTL generation for module 'tmc_nios2_jtag_uart_0'" 0 0 "Shell" 0 -1 1456855311708 ""}
{ "Info" "  ]" "" "2016.03.01.13:01:51 Info: jtag_uart_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tmc_nios2_jtag_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0002_jtag_uart_0_gen//tmc_nios2_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0002_jtag_uart_0_gen" {  } {  } 0 0 "2016.03.01.13:01:51 Info: jtag_uart_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tmc_nios2_jtag_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0002_jtag_uart_0_gen//tmc_nios2_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0002_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1456855311709 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: jtag_uart_0: Done RTL generation for module 'tmc_nios2_jtag_uart_0'" {  } {  } 0 0 "2016.03.01.13:01:52 Info: jtag_uart_0: Done RTL generation for module 'tmc_nios2_jtag_uart_0'" 0 0 "Shell" 0 -1 1456855312318 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: jtag_uart_0: \"tmc_nios2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2016.03.01.13:01:52 Info: jtag_uart_0: \"tmc_nios2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1456855312320 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: nios2_gen2_0: \"tmc_nios2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2016.03.01.13:01:52 Info: nios2_gen2_0: \"tmc_nios2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1456855312390 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: onchip_flash_0: \"tmc_nios2\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 0 "2016.03.01.13:01:52 Info: onchip_flash_0: \"tmc_nios2\" instantiated altera_onchip_flash \"onchip_flash_0\"" 0 0 "Shell" 0 -1 1456855312428 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: onchip_memory2_0: Starting RTL generation for module 'tmc_nios2_onchip_memory2_0'" {  } {  } 0 0 "2016.03.01.13:01:52 Info: onchip_memory2_0: Starting RTL generation for module 'tmc_nios2_onchip_memory2_0'" 0 0 "Shell" 0 -1 1456855312480 ""}
{ "Info" "  ]" "" "2016.03.01.13:01:52 Info: onchip_memory2_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tmc_nios2_onchip_memory2_0 --dir=/tmp/alt6861_8023470656859841146.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0004_onchip_memory2_0_gen//tmc_nios2_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2016.03.01.13:01:52 Info: onchip_memory2_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tmc_nios2_onchip_memory2_0 --dir=/tmp/alt6861_8023470656859841146.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0004_onchip_memory2_0_gen//tmc_nios2_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1456855312481 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: onchip_memory2_0: Done RTL generation for module 'tmc_nios2_onchip_memory2_0'" {  } {  } 0 0 "2016.03.01.13:01:52 Info: onchip_memory2_0: Done RTL generation for module 'tmc_nios2_onchip_memory2_0'" 0 0 "Shell" 0 -1 1456855312728 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: onchip_memory2_0: \"tmc_nios2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2016.03.01.13:01:52 Info: onchip_memory2_0: \"tmc_nios2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1456855312729 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: pio_0: Starting RTL generation for module 'tmc_nios2_pio_0'" {  } {  } 0 0 "2016.03.01.13:01:52 Info: pio_0: Starting RTL generation for module 'tmc_nios2_pio_0'" 0 0 "Shell" 0 -1 1456855312769 ""}
{ "Info" "  ]" "" "2016.03.01.13:01:52 Info: pio_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_0 --dir=/tmp/alt6861_8023470656859841146.dir/0005_pio_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0005_pio_0_gen//tmc_nios2_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0005_pio_0_gen" {  } {  } 0 0 "2016.03.01.13:01:52 Info: pio_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_0 --dir=/tmp/alt6861_8023470656859841146.dir/0005_pio_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0005_pio_0_gen//tmc_nios2_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0005_pio_0_gen" 0 0 "Shell" 0 -1 1456855312770 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: pio_0: Done RTL generation for module 'tmc_nios2_pio_0'" {  } {  } 0 0 "2016.03.01.13:01:52 Info: pio_0: Done RTL generation for module 'tmc_nios2_pio_0'" 0 0 "Shell" 0 -1 1456855312897 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: pio_0: \"tmc_nios2\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2016.03.01.13:01:52 Info: pio_0: \"tmc_nios2\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1456855312899 ""}
{ "Info" "" "" "2016.03.01.13:01:52 Info: pio_1: Starting RTL generation for module 'tmc_nios2_pio_1'" {  } {  } 0 0 "2016.03.01.13:01:52 Info: pio_1: Starting RTL generation for module 'tmc_nios2_pio_1'" 0 0 "Shell" 0 -1 1456855312947 ""}
{ "Info" "  ]" "" "2016.03.01.13:01:52 Info: pio_1:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_1 --dir=/tmp/alt6861_8023470656859841146.dir/0006_pio_1_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0006_pio_1_gen//tmc_nios2_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0006_pio_1_gen" {  } {  } 0 0 "2016.03.01.13:01:52 Info: pio_1:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_1 --dir=/tmp/alt6861_8023470656859841146.dir/0006_pio_1_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0006_pio_1_gen//tmc_nios2_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0006_pio_1_gen" 0 0 "Shell" 0 -1 1456855312948 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: pio_1: Done RTL generation for module 'tmc_nios2_pio_1'" {  } {  } 0 0 "2016.03.01.13:01:53 Info: pio_1: Done RTL generation for module 'tmc_nios2_pio_1'" 0 0 "Shell" 0 -1 1456855313055 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: pio_1: \"tmc_nios2\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 0 "2016.03.01.13:01:53 Info: pio_1: \"tmc_nios2\" instantiated altera_avalon_pio \"pio_1\"" 0 0 "Shell" 0 -1 1456855313056 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: rx_fifo_empty: Starting RTL generation for module 'tmc_nios2_rx_fifo_empty'" {  } {  } 0 0 "2016.03.01.13:01:53 Info: rx_fifo_empty: Starting RTL generation for module 'tmc_nios2_rx_fifo_empty'" 0 0 "Shell" 0 -1 1456855313105 ""}
{ "Info" "  ]" "" "2016.03.01.13:01:53 Info: rx_fifo_empty:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_empty --dir=/tmp/alt6861_8023470656859841146.dir/0007_rx_fifo_empty_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0007_rx_fifo_empty_gen//tmc_nios2_rx_fifo_empty_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0007_rx_fifo_empty_gen" {  } {  } 0 0 "2016.03.01.13:01:53 Info: rx_fifo_empty:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_empty --dir=/tmp/alt6861_8023470656859841146.dir/0007_rx_fifo_empty_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0007_rx_fifo_empty_gen//tmc_nios2_rx_fifo_empty_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0007_rx_fifo_empty_gen" 0 0 "Shell" 0 -1 1456855313106 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: rx_fifo_empty: Done RTL generation for module 'tmc_nios2_rx_fifo_empty'" {  } {  } 0 0 "2016.03.01.13:01:53 Info: rx_fifo_empty: Done RTL generation for module 'tmc_nios2_rx_fifo_empty'" 0 0 "Shell" 0 -1 1456855313211 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: rx_fifo_empty: \"tmc_nios2\" instantiated altera_avalon_pio \"rx_fifo_empty\"" {  } {  } 0 0 "2016.03.01.13:01:53 Info: rx_fifo_empty: \"tmc_nios2\" instantiated altera_avalon_pio \"rx_fifo_empty\"" 0 0 "Shell" 0 -1 1456855313212 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: rx_fifo_read: Starting RTL generation for module 'tmc_nios2_rx_fifo_read'" {  } {  } 0 0 "2016.03.01.13:01:53 Info: rx_fifo_read: Starting RTL generation for module 'tmc_nios2_rx_fifo_read'" 0 0 "Shell" 0 -1 1456855313251 ""}
{ "Info" "  ]" "" "2016.03.01.13:01:53 Info: rx_fifo_read:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_read --dir=/tmp/alt6861_8023470656859841146.dir/0008_rx_fifo_read_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0008_rx_fifo_read_gen//tmc_nios2_rx_fifo_read_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0008_rx_fifo_read_gen" {  } {  } 0 0 "2016.03.01.13:01:53 Info: rx_fifo_read:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_read --dir=/tmp/alt6861_8023470656859841146.dir/0008_rx_fifo_read_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0008_rx_fifo_read_gen//tmc_nios2_rx_fifo_read_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0008_rx_fifo_read_gen" 0 0 "Shell" 0 -1 1456855313251 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: rx_fifo_read: Done RTL generation for module 'tmc_nios2_rx_fifo_read'" {  } {  } 0 0 "2016.03.01.13:01:53 Info: rx_fifo_read: Done RTL generation for module 'tmc_nios2_rx_fifo_read'" 0 0 "Shell" 0 -1 1456855313363 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: rx_fifo_read: \"tmc_nios2\" instantiated altera_avalon_pio \"rx_fifo_read\"" {  } {  } 0 0 "2016.03.01.13:01:53 Info: rx_fifo_read: \"tmc_nios2\" instantiated altera_avalon_pio \"rx_fifo_read\"" 0 0 "Shell" 0 -1 1456855313364 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: spi_0: Starting RTL generation for module 'tmc_nios2_spi_0'" {  } {  } 0 0 "2016.03.01.13:01:53 Info: spi_0: Starting RTL generation for module 'tmc_nios2_spi_0'" 0 0 "Shell" 0 -1 1456855313407 ""}
{ "Info" "  ]" "" "2016.03.01.13:01:53 Info: spi_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=tmc_nios2_spi_0 --dir=/tmp/alt6861_8023470656859841146.dir/0009_spi_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0009_spi_0_gen//tmc_nios2_spi_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0009_spi_0_gen" {  } {  } 0 0 "2016.03.01.13:01:53 Info: spi_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=tmc_nios2_spi_0 --dir=/tmp/alt6861_8023470656859841146.dir/0009_spi_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0009_spi_0_gen//tmc_nios2_spi_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0009_spi_0_gen" 0 0 "Shell" 0 -1 1456855313407 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: spi_0: Done RTL generation for module 'tmc_nios2_spi_0'" {  } {  } 0 0 "2016.03.01.13:01:53 Info: spi_0: Done RTL generation for module 'tmc_nios2_spi_0'" 0 0 "Shell" 0 -1 1456855313632 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: spi_0: \"tmc_nios2\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 0 "2016.03.01.13:01:53 Info: spi_0: \"tmc_nios2\" instantiated altera_avalon_spi \"spi_0\"" 0 0 "Shell" 0 -1 1456855313632 ""}
{ "Info" "" "" "2016.03.01.13:01:53 Info: sysid_qsys_0: Generating Verilog simulation model" {  } {  } 0 0 "2016.03.01.13:01:53 Info: sysid_qsys_0: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1456855313687 ""}
{ "Warning" "" "" "2016.03.01.13:02:07 Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "2016.03.01.13:02:07 Warning: Parallel compilation is not licensed and has been disabled" 0 0 "Shell" 0 -1 1456855327255 ""}
{ "Info" "" "" "2016.03.01.13:02:07 Info: sysid_qsys_0: Generated simulation model tmc_nios2_sysid_qsys_0.vo" {  } {  } 0 0 "2016.03.01.13:02:07 Info: sysid_qsys_0: Generated simulation model tmc_nios2_sysid_qsys_0.vo" 0 0 "Shell" 0 -1 1456855327257 ""}
{ "Info" "" "" "2016.03.01.13:02:07 Info: sysid_qsys_0: \"tmc_nios2\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2016.03.01.13:02:07 Info: sysid_qsys_0: \"tmc_nios2\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1456855327261 ""}
{ "Info" "" "" "2016.03.01.13:02:07 Info: timer_0: Starting RTL generation for module 'tmc_nios2_timer_0'" {  } {  } 0 0 "2016.03.01.13:02:07 Info: timer_0: Starting RTL generation for module 'tmc_nios2_timer_0'" 0 0 "Shell" 0 -1 1456855327265 ""}
{ "Info" "  ]" "" "2016.03.01.13:02:07 Info: timer_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=tmc_nios2_timer_0 --dir=/tmp/alt6861_8023470656859841146.dir/0013_timer_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0013_timer_0_gen//tmc_nios2_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0013_timer_0_gen" {  } {  } 0 0 "2016.03.01.13:02:07 Info: timer_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=tmc_nios2_timer_0 --dir=/tmp/alt6861_8023470656859841146.dir/0013_timer_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0013_timer_0_gen//tmc_nios2_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0013_timer_0_gen" 0 0 "Shell" 0 -1 1456855327266 ""}
{ "Info" "" "" "2016.03.01.13:02:07 Info: timer_0: Done RTL generation for module 'tmc_nios2_timer_0'" {  } {  } 0 0 "2016.03.01.13:02:07 Info: timer_0: Done RTL generation for module 'tmc_nios2_timer_0'" 0 0 "Shell" 0 -1 1456855327466 ""}
{ "Info" "" "" "2016.03.01.13:02:07 Info: timer_0: \"tmc_nios2\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2016.03.01.13:02:07 Info: timer_0: \"tmc_nios2\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1456855327467 ""}
{ "Info" "" "" "2016.03.01.13:02:07 Info: uart_0: Starting RTL generation for module 'tmc_nios2_uart_0'" {  } {  } 0 0 "2016.03.01.13:02:07 Info: uart_0: Starting RTL generation for module 'tmc_nios2_uart_0'" 0 0 "Shell" 0 -1 1456855327513 ""}
{ "Info" "  ]" "" "2016.03.01.13:02:07 Info: uart_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=tmc_nios2_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0014_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0014_uart_0_gen//tmc_nios2_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0014_uart_0_gen" {  } {  } 0 0 "2016.03.01.13:02:07 Info: uart_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=tmc_nios2_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0014_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0014_uart_0_gen//tmc_nios2_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0014_uart_0_gen" 0 0 "Shell" 0 -1 1456855327513 ""}
{ "Info" "" "" "2016.03.01.13:02:07 Info: uart_0: Done RTL generation for module 'tmc_nios2_uart_0'" {  } {  } 0 0 "2016.03.01.13:02:07 Info: uart_0: Done RTL generation for module 'tmc_nios2_uart_0'" 0 0 "Shell" 0 -1 1456855327856 ""}
{ "Info" "" "" "2016.03.01.13:02:07 Info: uart_0: \"tmc_nios2\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 0 "2016.03.01.13:02:07 Info: uart_0: \"tmc_nios2\" instantiated altera_avalon_uart \"uart_0\"" 0 0 "Shell" 0 -1 1456855327857 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329108 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329206 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329274 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329346 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329415 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329481 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329559 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329626 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329691 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329765 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329855 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329936 ""}
{ "Info" "" "" "2016.03.01.13:02:09 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:09 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855329998 ""}
{ "Info" "" "" "2016.03.01.13:02:10 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:10 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855330062 ""}
{ "Info" "" "" "2016.03.01.13:02:10 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:10 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855330128 ""}
{ "Info" "" "" "2016.03.01.13:02:11 Info: mm_interconnect_0: \"tmc_nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.03.01.13:02:11 Info: mm_interconnect_0: \"tmc_nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1456855331328 ""}
{ "Info" "" "" "2016.03.01.13:02:11 Info: irq_mapper: \"tmc_nios2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.03.01.13:02:11 Info: irq_mapper: \"tmc_nios2\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1456855331398 ""}
{ "Info" "" "" "2016.03.01.13:02:11 Info: rst_controller: \"tmc_nios2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.03.01.13:02:11 Info: rst_controller: \"tmc_nios2\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1456855331426 ""}
{ "Info" "" "" "2016.03.01.13:02:11 Info: cpu: Starting RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'" {  } {  } 0 0 "2016.03.01.13:02:11 Info: cpu: Starting RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1456855331436 ""}
{ "Info" "  ]" "" "2016.03.01.13:02:11 Info: cpu:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=tmc_nios2_nios2_gen2_0_cpu --dir=/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen/ --quartus_bindir=/home/tyler/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen//tmc_nios2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen" {  } {  } 0 0 "2016.03.01.13:02:11 Info: cpu:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=tmc_nios2_nios2_gen2_0_cpu --dir=/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen/ --quartus_bindir=/home/tyler/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen//tmc_nios2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen" 0 0 "Shell" 0 -1 1456855331437 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*) Starting Nios II generation" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1456855334871 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Checking for plaintext license." {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1456855334871 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Plaintext license not found." {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1456855334871 ""}
{ "Info" "e." "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1456855334872 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1456855334872 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Creating all objects for CPU" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1456855334872 ""}
{ "Info" "tmc_nios2_nios2_gen2_0_cpu_nios2_waves.do'" "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:13 (*)   Creating '/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen/" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:13 (*)   Creating '/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen/" 0 0 "Shell" 0 -1 1456855334872 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:13 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:13 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1456855334872 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:13 (*)   Creating plain-text RTL" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:13 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1456855334873 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:14 (*) Done Nios II generation" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:14 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1456855334873 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: Done RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: Done RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1456855334874 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1456855334887 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1456855334912 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1456855334922 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1456855334924 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1456855334926 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1456855334941 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1456855334948 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1456855334955 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1456855334960 ""}
{ "Info" "" "" "2016.03.01.13:02:14 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2016.03.01.13:02:14 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1456855334966 ""}
{ "Info" "" "" "2016.03.01.13:02:15 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.03.01.13:02:15 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1456855335138 ""}
{ "Info" "" "" "2016.03.01.13:02:15 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2016.03.01.13:02:15 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1456855335230 ""}
{ "Info" "" "" "2016.03.01.13:02:15 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.03.01.13:02:15 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1456855335286 ""}
{ "Info" "" "" "2016.03.01.13:02:15 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2016.03.01.13:02:15 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1456855335443 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.01.13:02:15 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/simulation/submodules" {  } {  } 0 0 "2016.03.01.13:02:15 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/simulation/submodules" 0 0 "Shell" 0 -1 1456855335444 ""}
{ "Info" "" "" "2016.03.01.13:02:15 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.03.01.13:02:15 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1456855335488 ""}
{ "Info" "" "" "2016.03.01.13:02:15 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2016.03.01.13:02:15 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1456855335533 ""}
{ "Info" "" "" "2016.03.01.13:02:15 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.03.01.13:02:15 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1456855335823 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.01.13:02:15 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/simulation/submodules" {  } {  } 0 0 "2016.03.01.13:02:15 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/simulation/submodules" 0 0 "Shell" 0 -1 1456855335824 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2016.03.01.13:02:16 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1456855336014 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.01.13:02:16 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/simulation/submodules" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/simulation/submodules" 0 0 "Shell" 0 -1 1456855336016 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.03.01.13:02:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1456855336054 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.03.01.13:02:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1456855336074 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: tmc_nios2: Done \"tmc_nios2\" with 37 modules, 64 files" {  } {  } 0 0 "2016.03.01.13:02:16 Info: tmc_nios2: Done \"tmc_nios2\" with 37 modules, 64 files" 0 0 "Shell" 0 -1 1456855336074 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.03.01.13:02:16 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1456855336125 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Finished: Create simulation model" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1456855336125 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2016.03.01.13:02:16 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1456855336126 ""}
{ "Info" " --use-relative-paths=true" "" "2016.03.01.13:02:16 Info: sim-script-gen --spd=/home/tyler/epds/tmc_firmware/tmc_nios2/tmc_nios2.spd --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2/simulation" {  } {  } 0 0 "2016.03.01.13:02:16 Info: sim-script-gen --spd=/home/tyler/epds/tmc_firmware/tmc_nios2/tmc_nios2.spd --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2/simulation" 0 0 "Shell" 0 -1 1456855336126 ""}
{ "Info" " --use-relative-paths=true" "" "2016.03.01.13:02:16 Info: Doing: ip-make-simscript --spd=/home/tyler/epds/tmc_firmware/tmc_nios2/tmc_nios2.spd --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2/simulation" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Doing: ip-make-simscript --spd=/home/tyler/epds/tmc_firmware/tmc_nios2/tmc_nios2.spd --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2/simulation" 0 0 "Shell" 0 -1 1456855336129 ""}
{ "Info" " directory:" "" "2016.03.01.13:02:16 Info: Generating the following file(s) for MODELSIM simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Generating the following file(s) for MODELSIM simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" 0 0 "Shell" 0 -1 1456855336903 ""}
{ "Info" "msim_setup.tcl" "" "2016.03.01.13:02:16 Info:     mentor" {  } {  } 0 0 "2016.03.01.13:02:16 Info:     mentor" 0 0 "Shell" 0 -1 1456855336903 ""}
{ "Info" " directory:" "" "2016.03.01.13:02:16 Info: Generating the following file(s) for VCS simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Generating the following file(s) for VCS simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" 0 0 "Shell" 0 -1 1456855336908 ""}
{ "Info" "vcs_setup.sh" "" "2016.03.01.13:02:16 Info:     synopsys/vcs" {  } {  } 0 0 "2016.03.01.13:02:16 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1456855336908 ""}
{ "Info" " directory:" "" "2016.03.01.13:02:16 Info: Generating the following file(s) for VCSMX simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Generating the following file(s) for VCSMX simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" 0 0 "Shell" 0 -1 1456855336912 ""}
{ "Info" "synopsys_sim.setup" "" "2016.03.01.13:02:16 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.03.01.13:02:16 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1456855336912 ""}
{ "Info" "vcsmx_setup.sh" "" "2016.03.01.13:02:16 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.03.01.13:02:16 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1456855336912 ""}
{ "Info" " directory:" "" "2016.03.01.13:02:16 Info: Generating the following file(s) for NCSIM simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Generating the following file(s) for NCSIM simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" 0 0 "Shell" 0 -1 1456855336925 ""}
{ "Info" "cds.lib" "" "2016.03.01.13:02:16 Info:     cadence" {  } {  } 0 0 "2016.03.01.13:02:16 Info:     cadence" 0 0 "Shell" 0 -1 1456855336926 ""}
{ "Info" "hdl.var" "" "2016.03.01.13:02:16 Info:     cadence" {  } {  } 0 0 "2016.03.01.13:02:16 Info:     cadence" 0 0 "Shell" 0 -1 1456855336929 ""}
{ "Info" "ncsim_setup.sh" "" "2016.03.01.13:02:16 Info:     cadence" {  } {  } 0 0 "2016.03.01.13:02:16 Info:     cadence" 0 0 "Shell" 0 -1 1456855336929 ""}
{ "Info" " directory" "" "2016.03.01.13:02:16 Info:     36 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2016.03.01.13:02:16 Info:     36 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1456855336930 ""}
{ "Info" " directory:" "" "2016.03.01.13:02:16 Info: Generating the following file(s) for RIVIERA simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Generating the following file(s) for RIVIERA simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" 0 0 "Shell" 0 -1 1456855336933 ""}
{ "Info" "rivierapro_setup.tcl" "" "2016.03.01.13:02:16 Info:     aldec" {  } {  } 0 0 "2016.03.01.13:02:16 Info:     aldec" 0 0 "Shell" 0 -1 1456855336933 ""}
{ "Info" "." "" "2016.03.01.13:02:16 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" {  } {  } 0 0 "2016.03.01.13:02:16 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tyler/epds/tmc_firmware/tmc_nios2/simulation" 0 0 "Shell" 0 -1 1456855336933 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2016.03.01.13:02:16 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1456855336933 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1456855336934 ""}
{ "Info" "tmc_nios2 --family="MAX 10" --part=10M08SAE144C8GES" "" "2016.03.01.13:02:16 Info: qsys-generate /home/tyler/epds/tmc_firmware/tmc_nios2.qsys --block-symbol-file --output-directory=/home/tyler/epds/tmc_firmware" {  } {  } 0 0 "2016.03.01.13:02:16 Info: qsys-generate /home/tyler/epds/tmc_firmware/tmc_nios2.qsys --block-symbol-file --output-directory=/home/tyler/epds/tmc_firmware" 0 0 "Shell" 0 -1 1456855336934 ""}
{ "Info" "tmc_nios2.qsys" "" "2016.03.01.13:02:16 Info: Loading tmc_firmware" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Loading tmc_firmware" 0 0 "Shell" 0 -1 1456855336936 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Reading input file" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Reading input file" 0 0 "Shell" 0 -1 1456855336954 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1456855336957 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1456855336957 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding i2c_opencores_0 \[i2c_opencores 13.0\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding i2c_opencores_0 \[i2c_opencores 13.0\]" 0 0 "Shell" 0 -1 1456855336958 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module i2c_opencores_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module i2c_opencores_0" 0 0 "Shell" 0 -1 1456855336958 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1456855336959 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1456855336959 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1456855336960 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1456855336961 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding onchip_flash_0 \[altera_onchip_flash 15.1.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding onchip_flash_0 \[altera_onchip_flash 15.1.1\]" 0 0 "Shell" 0 -1 1456855336963 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module onchip_flash_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module onchip_flash_0" 0 0 "Shell" 0 -1 1456855336963 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1456855336964 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1456855336965 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding pio_0 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding pio_0 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855336965 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module pio_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1456855336966 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding pio_1 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding pio_1 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855336966 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module pio_1" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module pio_1" 0 0 "Shell" 0 -1 1456855336967 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding rx_char \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding rx_char \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855336967 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module rx_char" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module rx_char" 0 0 "Shell" 0 -1 1456855336967 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding rx_fifo_empty \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding rx_fifo_empty \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855336968 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module rx_fifo_empty" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module rx_fifo_empty" 0 0 "Shell" 0 -1 1456855336969 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding rx_fifo_read \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding rx_fifo_read \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855336969 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module rx_fifo_read" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module rx_fifo_read" 0 0 "Shell" 0 -1 1456855336969 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding spi_0 \[altera_avalon_spi 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding spi_0 \[altera_avalon_spi 15.1\]" 0 0 "Shell" 0 -1 1456855336970 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module spi_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module spi_0" 0 0 "Shell" 0 -1 1456855336970 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1456855336971 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1456855336971 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1456855336972 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module timer_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1456855336972 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Adding uart_0 \[altera_avalon_uart 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Adding uart_0 \[altera_avalon_uart 15.1\]" 0 0 "Shell" 0 -1 1456855336972 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing module uart_0" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing module uart_0" 0 0 "Shell" 0 -1 1456855336973 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Building connections" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Building connections" 0 0 "Shell" 0 -1 1456855336973 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Parameterizing connections" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1456855336977 ""}
{ "Info" "" "" "2016.03.01.13:02:16 Info: Validating" {  } {  } 0 0 "2016.03.01.13:02:16 Info: Validating" 0 0 "Shell" 0 -1 1456855336978 ""}
{ "Info" "" "" "2016.03.01.13:02:17 Info: Done reading input file" {  } {  } 0 0 "2016.03.01.13:02:17 Info: Done reading input file" 0 0 "Shell" 0 -1 1456855337177 ""}
{ "Info" "" "" "2016.03.01.13:02:17 Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.03.01.13:02:17 Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456855337564 ""}
{ "Info" "" "" "2016.03.01.13:02:17 Info: tmc_nios2.rx_char: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.03.01.13:02:17 Info: tmc_nios2.rx_char: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456855337564 ""}
{ "Info" "" "" "2016.03.01.13:02:17 Info: tmc_nios2.rx_fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.03.01.13:02:17 Info: tmc_nios2.rx_fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456855337565 ""}
{ "Info" "" "" "2016.03.01.13:02:17 Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.03.01.13:02:17 Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1456855337565 ""}
{ "Info" "" "" "2016.03.01.13:02:17 Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.03.01.13:02:17 Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1456855337565 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.03.01.13:02:18 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1456855338254 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1456855338255 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info:" {  } {  } 0 0 "2016.03.01.13:02:18 Info:" 0 0 "Shell" 0 -1 1456855338255 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1456855338255 ""}
{ "Info" "synthesis --family="MAX 10" --part=10M08SAE144C8GES" "" "2016.03.01.13:02:18 Info: qsys-generate /home/tyler/epds/tmc_firmware/tmc_nios2.qsys --synthesis=VERILOG --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2" {  } {  } 0 0 "2016.03.01.13:02:18 Info: qsys-generate /home/tyler/epds/tmc_firmware/tmc_nios2.qsys --synthesis=VERILOG --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2" 0 0 "Shell" 0 -1 1456855338257 ""}
{ "Info" "tmc_nios2.qsys" "" "2016.03.01.13:02:18 Info: Loading tmc_firmware" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Loading tmc_firmware" 0 0 "Shell" 0 -1 1456855338266 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Reading input file" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Reading input file" 0 0 "Shell" 0 -1 1456855338282 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1456855338286 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1456855338286 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding i2c_opencores_0 \[i2c_opencores 13.0\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding i2c_opencores_0 \[i2c_opencores 13.0\]" 0 0 "Shell" 0 -1 1456855338287 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module i2c_opencores_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module i2c_opencores_0" 0 0 "Shell" 0 -1 1456855338287 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1456855338287 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1456855338288 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1456855338288 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1456855338289 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding onchip_flash_0 \[altera_onchip_flash 15.1.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding onchip_flash_0 \[altera_onchip_flash 15.1.1\]" 0 0 "Shell" 0 -1 1456855338291 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module onchip_flash_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module onchip_flash_0" 0 0 "Shell" 0 -1 1456855338292 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1456855338293 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1456855338296 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding pio_0 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding pio_0 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855338297 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module pio_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1456855338299 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding pio_1 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding pio_1 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855338300 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module pio_1" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module pio_1" 0 0 "Shell" 0 -1 1456855338300 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding rx_char \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding rx_char \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855338301 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module rx_char" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module rx_char" 0 0 "Shell" 0 -1 1456855338301 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding rx_fifo_empty \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding rx_fifo_empty \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855338302 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module rx_fifo_empty" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module rx_fifo_empty" 0 0 "Shell" 0 -1 1456855338302 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding rx_fifo_read \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding rx_fifo_read \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456855338303 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module rx_fifo_read" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module rx_fifo_read" 0 0 "Shell" 0 -1 1456855338303 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding spi_0 \[altera_avalon_spi 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding spi_0 \[altera_avalon_spi 15.1\]" 0 0 "Shell" 0 -1 1456855338304 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module spi_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module spi_0" 0 0 "Shell" 0 -1 1456855338304 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1456855338305 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1456855338305 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1456855338305 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module timer_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1456855338306 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Adding uart_0 \[altera_avalon_uart 15.1\]" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Adding uart_0 \[altera_avalon_uart 15.1\]" 0 0 "Shell" 0 -1 1456855338306 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing module uart_0" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing module uart_0" 0 0 "Shell" 0 -1 1456855338307 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Building connections" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Building connections" 0 0 "Shell" 0 -1 1456855338307 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Parameterizing connections" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1456855338310 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Validating" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Validating" 0 0 "Shell" 0 -1 1456855338311 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: Done reading input file" {  } {  } 0 0 "2016.03.01.13:02:18 Info: Done reading input file" 0 0 "Shell" 0 -1 1456855338513 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.03.01.13:02:18 Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456855338983 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: tmc_nios2.rx_char: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.03.01.13:02:18 Info: tmc_nios2.rx_char: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456855338983 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: tmc_nios2.rx_fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.03.01.13:02:18 Info: tmc_nios2.rx_fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456855338984 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.03.01.13:02:18 Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1456855338984 ""}
{ "Info" "" "" "2016.03.01.13:02:18 Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.03.01.13:02:18 Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1456855338985 ""}
{ "Info" "" "" "2016.03.01.13:02:19 Info: tmc_nios2: Generating tmc_nios2 \"tmc_nios2\" for QUARTUS_SYNTH" {  } {  } 0 0 "2016.03.01.13:02:19 Info: tmc_nios2: Generating tmc_nios2 \"tmc_nios2\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1456855339591 ""}
{ "Warning" "" "" "2016.03.01.13:02:22 Warning: tmc_nios2: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\"" {  } {  } 0 0 "2016.03.01.13:02:22 Warning: tmc_nios2: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\"" 0 0 "Shell" 0 -1 1456855342848 ""}
{ "Warning" "" "" "2016.03.01.13:02:22 Warning: tmc_nios2: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\"" {  } {  } 0 0 "2016.03.01.13:02:22 Warning: tmc_nios2: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\"" 0 0 "Shell" 0 -1 1456855342848 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: i2c_opencores_0: \"tmc_nios2\" instantiated i2c_opencores \"i2c_opencores_0\"" {  } {  } 0 0 "2016.03.01.13:02:24 Info: i2c_opencores_0: \"tmc_nios2\" instantiated i2c_opencores \"i2c_opencores_0\"" 0 0 "Shell" 0 -1 1456855344041 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: jtag_uart_0: Starting RTL generation for module 'tmc_nios2_jtag_uart_0'" {  } {  } 0 0 "2016.03.01.13:02:24 Info: jtag_uart_0: Starting RTL generation for module 'tmc_nios2_jtag_uart_0'" 0 0 "Shell" 0 -1 1456855344153 ""}
{ "Info" "tmc_nios2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:24 Info: jtag_uart_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tmc_nios2_jtag_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0037_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0037_jtag_uart_0_gen/" {  } {  } 0 0 "2016.03.01.13:02:24 Info: jtag_uart_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tmc_nios2_jtag_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0037_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0037_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1456855344153 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: jtag_uart_0: Done RTL generation for module 'tmc_nios2_jtag_uart_0'" {  } {  } 0 0 "2016.03.01.13:02:24 Info: jtag_uart_0: Done RTL generation for module 'tmc_nios2_jtag_uart_0'" 0 0 "Shell" 0 -1 1456855344442 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: jtag_uart_0: \"tmc_nios2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2016.03.01.13:02:24 Info: jtag_uart_0: \"tmc_nios2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1456855344443 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: nios2_gen2_0: \"tmc_nios2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2016.03.01.13:02:24 Info: nios2_gen2_0: \"tmc_nios2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1456855344486 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: onchip_flash_0: Generating top-level entity altera_onchip_flash" {  } {  } 0 0 "2016.03.01.13:02:24 Info: onchip_flash_0: Generating top-level entity altera_onchip_flash" 0 0 "Shell" 0 -1 1456855344487 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: onchip_flash_0: \"tmc_nios2\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 0 "2016.03.01.13:02:24 Info: onchip_flash_0: \"tmc_nios2\" instantiated altera_onchip_flash \"onchip_flash_0\"" 0 0 "Shell" 0 -1 1456855344536 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: onchip_memory2_0: Starting RTL generation for module 'tmc_nios2_onchip_memory2_0'" {  } {  } 0 0 "2016.03.01.13:02:24 Info: onchip_memory2_0: Starting RTL generation for module 'tmc_nios2_onchip_memory2_0'" 0 0 "Shell" 0 -1 1456855344585 ""}
{ "Info" "tmc_nios2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:24 Info: onchip_memory2_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tmc_nios2_onchip_memory2_0 --dir=/tmp/alt6861_8023470656859841146.dir/0039_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0039_onchip_memory2_0_gen/" {  } {  } 0 0 "2016.03.01.13:02:24 Info: onchip_memory2_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tmc_nios2_onchip_memory2_0 --dir=/tmp/alt6861_8023470656859841146.dir/0039_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0039_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1456855344586 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: onchip_memory2_0: Done RTL generation for module 'tmc_nios2_onchip_memory2_0'" {  } {  } 0 0 "2016.03.01.13:02:24 Info: onchip_memory2_0: Done RTL generation for module 'tmc_nios2_onchip_memory2_0'" 0 0 "Shell" 0 -1 1456855344719 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: onchip_memory2_0: \"tmc_nios2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2016.03.01.13:02:24 Info: onchip_memory2_0: \"tmc_nios2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1456855344719 ""}
{ "Info" "tmc_nios2_pio_0_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:24 Info: pio_0: Starting RTL generation for module 'tmc_nios2_pio_0'\n2016.03.01.13:02:24 Info: pio_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_0 --dir=/tmp/alt6861_8023470656859841146.dir/0040_pio_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0040_pio_0_gen/" {  } {  } 0 0 "2016.03.01.13:02:24 Info: pio_0: Starting RTL generation for module 'tmc_nios2_pio_0'\n2016.03.01.13:02:24 Info: pio_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_0 --dir=/tmp/alt6861_8023470656859841146.dir/0040_pio_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0040_pio_0_gen/" 0 0 "Shell" 0 -1 1456855344764 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: pio_0: Done RTL generation for module 'tmc_nios2_pio_0'" {  } {  } 0 0 "2016.03.01.13:02:24 Info: pio_0: Done RTL generation for module 'tmc_nios2_pio_0'" 0 0 "Shell" 0 -1 1456855344959 ""}
{ "Info" "" "" "2016.03.01.13:02:24 Info: pio_0: \"tmc_nios2\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2016.03.01.13:02:24 Info: pio_0: \"tmc_nios2\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1456855344960 ""}
{ "Info" "" "" "2016.03.01.13:02:25 Info: pio_1: Starting RTL generation for module 'tmc_nios2_pio_1'" {  } {  } 0 0 "2016.03.01.13:02:25 Info: pio_1: Starting RTL generation for module 'tmc_nios2_pio_1'" 0 0 "Shell" 0 -1 1456855345075 ""}
{ "Info" "tmc_nios2_pio_1_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:25 Info: pio_1:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_1 --dir=/tmp/alt6861_8023470656859841146.dir/0041_pio_1_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0041_pio_1_gen/" {  } {  } 0 0 "2016.03.01.13:02:25 Info: pio_1:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_1 --dir=/tmp/alt6861_8023470656859841146.dir/0041_pio_1_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0041_pio_1_gen/" 0 0 "Shell" 0 -1 1456855345075 ""}
{ "Info" "" "" "2016.03.01.13:02:25 Info: pio_1: Done RTL generation for module 'tmc_nios2_pio_1'\n2016.03.01.13:02:25 Info: pio_1: \"tmc_nios2\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 0 "2016.03.01.13:02:25 Info: pio_1: Done RTL generation for module 'tmc_nios2_pio_1'\n2016.03.01.13:02:25 Info: pio_1: \"tmc_nios2\" instantiated altera_avalon_pio \"pio_1\"" 0 0 "Shell" 0 -1 1456855345283 ""}
{ "Info" "" "" "2016.03.01.13:02:25 Info: rx_fifo_empty: Starting RTL generation for module 'tmc_nios2_rx_fifo_empty'" {  } {  } 0 0 "2016.03.01.13:02:25 Info: rx_fifo_empty: Starting RTL generation for module 'tmc_nios2_rx_fifo_empty'" 0 0 "Shell" 0 -1 1456855345665 ""}
{ "Info" "tmc_nios2_rx_fifo_empty_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:25 Info: rx_fifo_empty:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_empty --dir=/tmp/alt6861_8023470656859841146.dir/0042_rx_fifo_empty_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0042_rx_fifo_empty_gen/" {  } {  } 0 0 "2016.03.01.13:02:25 Info: rx_fifo_empty:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_empty --dir=/tmp/alt6861_8023470656859841146.dir/0042_rx_fifo_empty_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0042_rx_fifo_empty_gen/" 0 0 "Shell" 0 -1 1456855345665 ""}
{ "Info" "" "" "2016.03.01.13:02:25 Info: rx_fifo_empty: Done RTL generation for module 'tmc_nios2_rx_fifo_empty'" {  } {  } 0 0 "2016.03.01.13:02:25 Info: rx_fifo_empty: Done RTL generation for module 'tmc_nios2_rx_fifo_empty'" 0 0 "Shell" 0 -1 1456855345793 ""}
{ "Info" "" "" "2016.03.01.13:02:25 Info: rx_fifo_empty: \"tmc_nios2\" instantiated altera_avalon_pio \"rx_fifo_empty\"" {  } {  } 0 0 "2016.03.01.13:02:25 Info: rx_fifo_empty: \"tmc_nios2\" instantiated altera_avalon_pio \"rx_fifo_empty\"" 0 0 "Shell" 0 -1 1456855345793 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: rx_fifo_read: Starting RTL generation for module 'tmc_nios2_rx_fifo_read'" {  } {  } 0 0 "2016.03.01.13:02:26 Info: rx_fifo_read: Starting RTL generation for module 'tmc_nios2_rx_fifo_read'" 0 0 "Shell" 0 -1 1456855346021 ""}
{ "Info" "tmc_nios2_rx_fifo_read_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:26 Info: rx_fifo_read:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_read --dir=/tmp/alt6861_8023470656859841146.dir/0043_rx_fifo_read_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0043_rx_fifo_read_gen/" {  } {  } 0 0 "2016.03.01.13:02:26 Info: rx_fifo_read:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_read --dir=/tmp/alt6861_8023470656859841146.dir/0043_rx_fifo_read_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0043_rx_fifo_read_gen/" 0 0 "Shell" 0 -1 1456855346021 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: rx_fifo_read: Done RTL generation for module 'tmc_nios2_rx_fifo_read'" {  } {  } 0 0 "2016.03.01.13:02:26 Info: rx_fifo_read: Done RTL generation for module 'tmc_nios2_rx_fifo_read'" 0 0 "Shell" 0 -1 1456855346148 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: rx_fifo_read: \"tmc_nios2\" instantiated altera_avalon_pio \"rx_fifo_read\"" {  } {  } 0 0 "2016.03.01.13:02:26 Info: rx_fifo_read: \"tmc_nios2\" instantiated altera_avalon_pio \"rx_fifo_read\"" 0 0 "Shell" 0 -1 1456855346148 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: spi_0: Starting RTL generation for module 'tmc_nios2_spi_0'" {  } {  } 0 0 "2016.03.01.13:02:26 Info: spi_0: Starting RTL generation for module 'tmc_nios2_spi_0'" 0 0 "Shell" 0 -1 1456855346398 ""}
{ "Info" "tmc_nios2_spi_0_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:26 Info: spi_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=tmc_nios2_spi_0 --dir=/tmp/alt6861_8023470656859841146.dir/0044_spi_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0044_spi_0_gen/" {  } {  } 0 0 "2016.03.01.13:02:26 Info: spi_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=tmc_nios2_spi_0 --dir=/tmp/alt6861_8023470656859841146.dir/0044_spi_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0044_spi_0_gen/" 0 0 "Shell" 0 -1 1456855346399 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: spi_0: Done RTL generation for module 'tmc_nios2_spi_0'" {  } {  } 0 0 "2016.03.01.13:02:26 Info: spi_0: Done RTL generation for module 'tmc_nios2_spi_0'" 0 0 "Shell" 0 -1 1456855346602 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: spi_0: \"tmc_nios2\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 0 "2016.03.01.13:02:26 Info: spi_0: \"tmc_nios2\" instantiated altera_avalon_spi \"spi_0\"" 0 0 "Shell" 0 -1 1456855346602 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: sysid_qsys_0: \"tmc_nios2\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2016.03.01.13:02:26 Info: sysid_qsys_0: \"tmc_nios2\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1456855346766 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: timer_0: Starting RTL generation for module 'tmc_nios2_timer_0'" {  } {  } 0 0 "2016.03.01.13:02:26 Info: timer_0: Starting RTL generation for module 'tmc_nios2_timer_0'" 0 0 "Shell" 0 -1 1456855346768 ""}
{ "Info" "tmc_nios2_timer_0_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:26 Info: timer_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=tmc_nios2_timer_0 --dir=/tmp/alt6861_8023470656859841146.dir/0046_timer_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0046_timer_0_gen/" {  } {  } 0 0 "2016.03.01.13:02:26 Info: timer_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=tmc_nios2_timer_0 --dir=/tmp/alt6861_8023470656859841146.dir/0046_timer_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0046_timer_0_gen/" 0 0 "Shell" 0 -1 1456855346768 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: timer_0: Done RTL generation for module 'tmc_nios2_timer_0'" {  } {  } 0 0 "2016.03.01.13:02:26 Info: timer_0: Done RTL generation for module 'tmc_nios2_timer_0'" 0 0 "Shell" 0 -1 1456855346984 ""}
{ "Info" "" "" "2016.03.01.13:02:26 Info: timer_0: \"tmc_nios2\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2016.03.01.13:02:26 Info: timer_0: \"tmc_nios2\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1456855346985 ""}
{ "Info" "" "" "2016.03.01.13:02:27 Info: uart_0: Starting RTL generation for module 'tmc_nios2_uart_0'" {  } {  } 0 0 "2016.03.01.13:02:27 Info: uart_0: Starting RTL generation for module 'tmc_nios2_uart_0'" 0 0 "Shell" 0 -1 1456855347044 ""}
{ "Info" "tmc_nios2_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:27 Info: uart_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=tmc_nios2_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0047_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0047_uart_0_gen/" {  } {  } 0 0 "2016.03.01.13:02:27 Info: uart_0:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=tmc_nios2_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0047_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0047_uart_0_gen/" 0 0 "Shell" 0 -1 1456855347044 ""}
{ "Info" "" "" "2016.03.01.13:02:27 Info: uart_0: Done RTL generation for module 'tmc_nios2_uart_0'" {  } {  } 0 0 "2016.03.01.13:02:27 Info: uart_0: Done RTL generation for module 'tmc_nios2_uart_0'" 0 0 "Shell" 0 -1 1456855347383 ""}
{ "Info" "" "" "2016.03.01.13:02:27 Info: uart_0: \"tmc_nios2\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 0 "2016.03.01.13:02:27 Info: uart_0: \"tmc_nios2\" instantiated altera_avalon_uart \"uart_0\"" 0 0 "Shell" 0 -1 1456855347384 ""}
{ "Info" "" "" "2016.03.01.13:02:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855348357 ""}
{ "Info" "" "" "2016.03.01.13:02:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855348419 ""}
{ "Info" "" "" "2016.03.01.13:02:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855348496 ""}
{ "Info" "" "" "2016.03.01.13:02:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855348579 ""}
{ "Info" "" "" "2016.03.01.13:02:28 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:28 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855348666 ""}
{ "Info" "" "" "2016.03.01.13:02:28 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:28 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855348738 ""}
{ "Info" "" "" "2016.03.01.13:02:28 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:28 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855348809 ""}
{ "Info" "" "" "2016.03.01.13:02:28 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:28 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855348883 ""}
{ "Info" "" "" "2016.03.01.13:02:28 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:28 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855348951 ""}
{ "Info" "" "" "2016.03.01.13:02:29 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:29 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855349006 ""}
{ "Info" "" "" "2016.03.01.13:02:29 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:29 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855349057 ""}
{ "Info" "" "" "2016.03.01.13:02:29 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:29 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855349108 ""}
{ "Info" "" "" "2016.03.01.13:02:29 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:29 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855349165 ""}
{ "Info" "" "" "2016.03.01.13:02:29 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:29 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855349205 ""}
{ "Info" "" "" "2016.03.01.13:02:29 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.01.13:02:29 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456855349246 ""}
{ "Info" "" "" "2016.03.01.13:02:30 Info: mm_interconnect_0: \"tmc_nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.03.01.13:02:30 Info: mm_interconnect_0: \"tmc_nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1456855350261 ""}
{ "Info" "" "" "2016.03.01.13:02:30 Info: irq_mapper: \"tmc_nios2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.03.01.13:02:30 Info: irq_mapper: \"tmc_nios2\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1456855350354 ""}
{ "Info" "" "" "2016.03.01.13:02:30 Info: rst_controller: \"tmc_nios2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.03.01.13:02:30 Info: rst_controller: \"tmc_nios2\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1456855350356 ""}
{ "Info" "" "" "2016.03.01.13:02:30 Info: cpu: Starting RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'" {  } {  } 0 0 "2016.03.01.13:02:30 Info: cpu: Starting RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1456855350365 ""}
{ "Info" "tmc_nios2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2016.03.01.13:02:30 Info: cpu:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=tmc_nios2_nios2_gen2_0_cpu --dir=/tmp/alt6861_8023470656859841146.dir/0050_cpu_gen/ --quartus_bindir=/home/tyler/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6861_8023470656859841146.dir/0050_cpu_gen/" {  } {  } 0 0 "2016.03.01.13:02:30 Info: cpu:   Generation command is \[exec /home/tyler/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=tmc_nios2_nios2_gen2_0_cpu --dir=/tmp/alt6861_8023470656859841146.dir/0050_cpu_gen/ --quartus_bindir=/home/tyler/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6861_8023470656859841146.dir/0050_cpu_gen/" 0 0 "Shell" 0 -1 1456855350365 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:30 (*) Starting Nios II generation" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:30 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1456855354024 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:30 (*)   Checking for plaintext license." {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:30 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1456855354024 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   Plaintext license not found." {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1456855354025 ""}
{ "Info" "e." "" "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1456855354025 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1456855354025 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   Creating all objects for CPU" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1456855354025 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:32 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:32 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1456855354026 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:32 (*)   Creating plain-text RTL" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:32 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1456855354026 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:34 (*) Done Nios II generation" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:34 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1456855354026 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: Done RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: Done RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1456855354027 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1456855354032 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1456855354035 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1456855354037 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1456855354038 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1456855354039 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1456855354040 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1456855354047 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1456855354065 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1456855354077 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1456855354085 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1456855354241 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1456855354331 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1456855354376 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1456855354510 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.01.13:02:34 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules" {  } {  } 0 0 "2016.03.01.13:02:34 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules" 0 0 "Shell" 0 -1 1456855354510 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1456855354554 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1456855354599 ""}
{ "Info" "" "" "2016.03.01.13:02:34 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.03.01.13:02:34 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1456855354890 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.01.13:02:34 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules" {  } {  } 0 0 "2016.03.01.13:02:34 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules" 0 0 "Shell" 0 -1 1456855354890 ""}
{ "Info" "" "" "2016.03.01.13:02:35 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2016.03.01.13:02:35 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1456855355091 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.01.13:02:35 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules" {  } {  } 0 0 "2016.03.01.13:02:35 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules" 0 0 "Shell" 0 -1 1456855355091 ""}
{ "Info" "" "" "2016.03.01.13:02:35 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.03.01.13:02:35 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1456855355121 ""}
{ "Info" "" "" "2016.03.01.13:02:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.03.01.13:02:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1456855355125 ""}
{ "Info" "" "" "2016.03.01.13:02:35 Info: tmc_nios2: Done \"tmc_nios2\" with 37 modules, 58 files" {  } {  } 0 0 "2016.03.01.13:02:35 Info: tmc_nios2: Done \"tmc_nios2\" with 37 modules, 58 files" 0 0 "Shell" 0 -1 1456855355125 ""}
{ "Info" "" "" "2016.03.01.13:02:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.03.01.13:02:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1456855355469 ""}
{ "Info" "" "" "2016.03.01.13:02:35 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2016.03.01.13:02:35 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1456855355469 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys tmc_nios2.qsys " "Completed upgrading IP component Qsys with file \"tmc_nios2.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1456855355636 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/tyler/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/tyler/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1456855355929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 5 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1272 " "Peak virtual memory: 1272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456855355929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 13:02:35 2016 " "Processing ended: Tue Mar  1 13:02:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456855355929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456855355929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456855355929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1456855355929 ""}
