// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.1.0.43.3
// Netlist written on Mon Nov 25 17:12:35 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd"
// file 2 "z:/es4/finalproj/fruitsalad/mypll/rtl/mypll.v"
// file 3 "z:/es4/finalproj/fruitsalad/source/impl_1/fruit_rom.vhd"
// file 4 "z:/es4/finalproj/fruitsalad/source/impl_1/nesclk_top.vhd"
// file 5 "z:/es4/finalproj/fruitsalad/source/impl_1/pattern_gen.vhd"
// file 6 "z:/es4/finalproj/fruitsalad/source/impl_1/pre_drop_control.vhd"
// file 7 "z:/es4/finalproj/fruitsalad/source/impl_1/shift8.vhd"
// file 8 "z:/es4/finalproj/fruitsalad/source/impl_1/top.vhd"
// file 9 "z:/es4/finalproj/fruitsalad/source/impl_1/update_color.vhd"
// file 10 "z:/es4/finalproj/fruitsalad/source/impl_1/vga.vhd"
// file 11 "z:/es4/finalproj/fruitsalad/source/impl_1/vga_controller.vhd"
// file 12 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2023.1/ip/avant/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2023.1/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2023.1/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 34 "c:/lscc/radiant/2023.1/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 35 "c:/lscc/radiant/2023.1/ip/avant/rom/rtl/lscc_rom.v"
// file 36 "c:/lscc/radiant/2023.1/ip/common/adder/rtl/lscc_adder.v"
// file 37 "c:/lscc/radiant/2023.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 38 "c:/lscc/radiant/2023.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 39 "c:/lscc/radiant/2023.1/ip/common/counter/rtl/lscc_cntr.v"
// file 40 "c:/lscc/radiant/2023.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2023.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2023.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module vga_controller
//

module vga_controller (input external_osc, output [5:0]RGB, output HSYNC, 
            output VSYNC, output ext_osc_test);
    
    (* is_clock=1, lineinfo="@11(7[3],7[15])" *) wire external_osc_c;
    (* is_clock=1, lineinfo="@11(11[3],11[15])" *) wire ext_osc_test_c;
    (* is_clock=1, lineinfo="@11(20[9],20[12])" *) wire clk;
    
    wire RGB_c_5, RGB_c_4, RGB_c_3, RGB_c_2, RGB_c_1, RGB_c_0, HSYNC_c, 
        VSYNC_c;
    (* lineinfo="@11(23[9],23[12])" *) wire [9:0]row;
    (* lineinfo="@11(24[9],24[12])" *) wire [9:0]col;
    
    wire GND_net;
    (* lineinfo="@5(27[8],27[19])" *) wire [5:0]fruit_1_RGB;
    
    wire VCC_net;
    
    VLO i1 (.Z(GND_net));
    (* lineinfo="@11(75[14],75[25])" *) pattern_gen thirdblock (GND_net, {row}, 
            {col}, {fruit_1_RGB}, clk);
    (* lineinfo="@11(8[3],8[6])" *) OB \RGB_pad[2]  (.I(RGB_c_2), .O(RGB[2]));
    (* lineinfo="@11(65[15],65[18])" *) vga secondblock ({fruit_1_RGB}, RGB_c_3, 
            {row}, VSYNC_c, RGB_c_1, {col}, clk, GND_net, RGB_c_2, 
            RGB_c_5, RGB_c_4, RGB_c_0, HSYNC_c);
    (* lineinfo="@11(8[3],8[6])" *) OB \RGB_pad[1]  (.I(RGB_c_1), .O(RGB[1]));
    (* lineinfo="@11(7[3],7[15])" *) IB external_osc_pad (.I(external_osc), 
            .O(external_osc_c));
    (* lineinfo="@11(11[3],11[15])" *) OB ext_osc_test_pad (.I(ext_osc_test_c), 
            .O(ext_osc_test));
    (* lineinfo="@11(10[3],10[8])" *) OB VSYNC_pad (.I(VSYNC_c), .O(VSYNC));
    (* lineinfo="@11(8[3],8[6])" *) OB \RGB_pad[3]  (.I(RGB_c_3), .O(RGB[3]));
    (* lineinfo="@11(9[3],9[8])" *) OB HSYNC_pad (.I(HSYNC_c), .O(HSYNC));
    (* lineinfo="@11(8[3],8[6])" *) OB \RGB_pad[0]  (.I(RGB_c_0), .O(RGB[0]));
    (* lineinfo="@11(8[3],8[6])" *) OB \RGB_pad[4]  (.I(RGB_c_4), .O(RGB[4]));
    (* lineinfo="@11(8[3],8[6])" *) OB \RGB_pad[5]  (.I(RGB_c_5), .O(RGB[5]));
    (* lineinfo="@11(57[14],57[19])" *) mypll firstblock (GND_net, external_osc_c, 
            ext_osc_test_c, clk);
    VHI i1004 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pattern_gen
//

module pattern_gen (input GND_net, input [9:0]row, input [9:0]col, output [5:0]fruit_1_RGB, 
            input clk);
    
    (* is_clock=1, lineinfo="@11(20[9],20[12])" *) wire clk;
    
    wire fruit_row_9__N_53, n1320, VCC_net;
    (* lineinfo="@5(36[8],36[17])" *) wire [9:0]fruit_row;
    
    wire get_row_0__N_115;
    (* lineinfo="@5(38[8],38[15])" *) wire [4:0]get_row;
    
    wire fruit_col_5__N_99, n1299, fruit_col_7__N_91;
    (* lineinfo="@5(37[8],37[17])" *) wire [9:0]fruit_col;
    
    wire fruit_col_3__N_107, n1296, get_col_0__N_120;
    (* lineinfo="@5(39[8],39[15])" *) wire [4:0]get_col;
    
    wire n1293, fruit_row_7__N_61, n1317, fruit_row_5__N_69, n1314, 
        fruit_row_3__N_77, n1311, n1308, fruit_col_9__N_83, n1305, 
        n1302, n6, n6_adj_131;
    
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_row_9__I_0 (.A0(GND_net), 
            .B0(row[9]), .C0(VCC_net), .D0(fruit_row_9__N_53), .CI0(fruit_row_9__N_53), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n1320), .CI1(n1320), 
            .CO0(n1320), .S0(fruit_row[9]));
    defparam fruit_row_9__I_0.INIT0 = "0xc33c";
    defparam fruit_row_9__I_0.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@5(49[13],49[84])" *) LUT4 fruit_row_4__I_0 (.A(fruit_row[4]), 
            .B(get_row_0__N_115), .Z(get_row[4]));
    defparam fruit_row_4__I_0.INIT = "0xeeee";
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_col_6__I_0 (.A0(GND_net), 
            .B0(col[5]), .C0(GND_net), .D0(fruit_col_5__N_99), .CI0(fruit_col_5__N_99), 
            .A1(GND_net), .B1(col[6]), .C1(GND_net), .D1(n1299), .CI1(n1299), 
            .CO0(n1299), .CO1(fruit_col_7__N_91), .S0(fruit_col[5]), .S1(fruit_col[6]));
    defparam fruit_col_6__I_0.INIT0 = "0xc33c";
    defparam fruit_col_6__I_0.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@5(49[13],49[84])" *) LUT4 fruit_row_3__I_0 (.A(fruit_row[3]), 
            .B(get_row_0__N_115), .Z(get_row[3]));
    defparam fruit_row_3__I_0.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(49[13],49[84])" *) LUT4 fruit_row_2__I_0 (.A(fruit_row[2]), 
            .B(get_row_0__N_115), .Z(get_row[2]));
    defparam fruit_row_2__I_0.INIT = "0xeeee";
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_col_4__I_0_2 (.A0(GND_net), 
            .B0(col[3]), .C0(VCC_net), .D0(fruit_col_3__N_107), .CI0(fruit_col_3__N_107), 
            .A1(GND_net), .B1(col[4]), .C1(GND_net), .D1(n1296), .CI1(n1296), 
            .CO0(n1296), .CO1(fruit_col_5__N_99), .S0(fruit_col[3]), .S1(fruit_col[4]));
    defparam fruit_col_4__I_0_2.INIT0 = "0xc33c";
    defparam fruit_col_4__I_0_2.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@5(49[40],49[71])" *) LUT4 get_row_1__I_0 (.A(get_row_0__N_115), 
            .B(row[1]), .Z(get_row[1]));
    defparam get_row_1__I_0.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(49[13],49[84])" *) LUT4 row_0__I_0 (.A(row[0]), 
            .B(get_row_0__N_115), .Z(get_row[0]));
    defparam row_0__I_0.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(50[13],50[84])" *) LUT4 fruit_col_4__I_0 (.A(fruit_col[4]), 
            .B(get_col_0__N_120), .Z(get_col[4]));
    defparam fruit_col_4__I_0.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(50[13],50[84])" *) LUT4 fruit_col_3__I_0 (.A(fruit_col[3]), 
            .B(get_col_0__N_120), .Z(get_col[3]));
    defparam fruit_col_3__I_0.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(50[13],50[84])" *) LUT4 fruit_col_2__I_0 (.A(fruit_col[2]), 
            .B(get_col_0__N_120), .Z(get_col[2]));
    defparam fruit_col_2__I_0.INIT = "0xeeee";
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_col_2__I_0_2 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(col[2]), .C1(VCC_net), 
            .D1(n1293), .CI1(n1293), .CO0(n1293), .CO1(fruit_col_3__N_107), 
            .S1(fruit_col[2]));
    defparam fruit_col_2__I_0_2.INIT0 = "0xc33c";
    defparam fruit_col_2__I_0_2.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@5(50[13],50[84])" *) LUT4 col_1__I_0 (.A(col[1]), 
            .B(get_col_0__N_120), .Z(get_col[1]));
    defparam col_1__I_0.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(50[13],50[84])" *) LUT4 col_0__I_0 (.A(col[0]), 
            .B(get_col_0__N_120), .Z(get_col[0]));
    defparam col_0__I_0.INIT = "0xeeee";
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_row_8__I_0 (.A0(GND_net), 
            .B0(row[7]), .C0(VCC_net), .D0(fruit_row_7__N_61), .CI0(fruit_row_7__N_61), 
            .A1(GND_net), .B1(row[8]), .C1(GND_net), .D1(n1317), .CI1(n1317), 
            .CO0(n1317), .CO1(fruit_row_9__N_53), .S0(fruit_row[7]), .S1(fruit_row[8]));
    defparam fruit_row_8__I_0.INIT0 = "0xc33c";
    defparam fruit_row_8__I_0.INIT1 = "0xc33c";
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_row_6__I_0 (.A0(GND_net), 
            .B0(row[5]), .C0(GND_net), .D0(fruit_row_5__N_69), .CI0(fruit_row_5__N_69), 
            .A1(GND_net), .B1(row[6]), .C1(VCC_net), .D1(n1314), .CI1(n1314), 
            .CO0(n1314), .CO1(fruit_row_7__N_61), .S0(fruit_row[5]), .S1(fruit_row[6]));
    defparam fruit_row_6__I_0.INIT0 = "0xc33c";
    defparam fruit_row_6__I_0.INIT1 = "0xc33c";
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_row_4__I_0_2 (.A0(GND_net), 
            .B0(row[3]), .C0(GND_net), .D0(fruit_row_3__N_77), .CI0(fruit_row_3__N_77), 
            .A1(GND_net), .B1(row[4]), .C1(VCC_net), .D1(n1311), .CI1(n1311), 
            .CO0(n1311), .CO1(fruit_row_5__N_69), .S0(fruit_row[3]), .S1(fruit_row[4]));
    defparam fruit_row_4__I_0_2.INIT0 = "0xc33c";
    defparam fruit_row_4__I_0_2.INIT1 = "0xc33c";
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_row_2__I_0_2 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(row[2]), .C1(VCC_net), 
            .D1(n1308), .CI1(n1308), .CO0(n1308), .CO1(fruit_row_3__N_77), 
            .S1(fruit_row[2]));
    defparam fruit_row_2__I_0_2.INIT0 = "0xc33c";
    defparam fruit_row_2__I_0_2.INIT1 = "0xc33c";
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_col_9__I_0 (.A0(GND_net), 
            .B0(col[9]), .C0(VCC_net), .D0(fruit_col_9__N_83), .CI0(fruit_col_9__N_83), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n1305), .CI1(n1305), 
            .CO0(n1305), .S0(fruit_col[9]));
    defparam fruit_col_9__I_0.INIT0 = "0xc33c";
    defparam fruit_col_9__I_0.INIT1 = "0xc33c";
    (* lineinfo="@11(75[14],75[25])" *) FA2 fruit_col_8__I_0 (.A0(GND_net), 
            .B0(col[7]), .C0(GND_net), .D0(fruit_col_7__N_91), .CI0(fruit_col_7__N_91), 
            .A1(GND_net), .B1(col[8]), .C1(GND_net), .D1(n1302), .CI1(n1302), 
            .CO0(n1302), .CO1(fruit_col_9__N_83), .S0(fruit_col[7]), .S1(fruit_col[8]));
    defparam fruit_col_8__I_0.INIT0 = "0xc33c";
    defparam fruit_col_8__I_0.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@5(49[40],49[71])" *) LUT4 i1_2_lut (.A(fruit_row[6]), 
            .B(fruit_row[9]), .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(49[40],49[71])" *) LUT4 i4_4_lut (.A(fruit_row[8]), 
            .B(fruit_row[7]), .C(fruit_row[5]), .D(n6), .Z(get_row_0__N_115));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))", lineinfo="@5(50[40],50[71])" *) LUT4 i1_2_lut_adj_23 (.A(fruit_col[6]), 
            .B(fruit_col[9]), .Z(n6_adj_131));
    defparam i1_2_lut_adj_23.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(50[40],50[71])" *) LUT4 i4_4_lut_adj_24 (.A(fruit_col[8]), 
            .B(fruit_col[7]), .C(fruit_col[5]), .D(n6_adj_131), .Z(get_col_0__N_120));
    defparam i4_4_lut_adj_24.INIT = "0xfffe";
    (* lineinfo="@5(53[12],53[20])" *) fruitROM fruit_1 ({get_col}, {get_row}, 
            {fruit_1_RGB}, clk, GND_net);
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module fruitROM
//

module fruitROM (input [4:0]get_col, input [4:0]get_row, output [5:0]fruit_1_RGB, 
            input clk, input GND_net);
    
    (* is_clock=1, lineinfo="@11(20[9],20[12])" *) wire clk;
    
    wire VCC_net, GND_net_2;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\thirdblock/fruit_1/mux_4", ECO_MEM_SIZE="[6, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B get_col_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(get_row[4]), .RADDR8(get_row[3]), .RADDR7(get_row[2]), 
            .RADDR6(get_row[1]), .RADDR5(get_row[0]), .RADDR4(get_col[4]), 
            .RADDR3(get_col[3]), .RADDR2(get_col[2]), .RADDR1(get_col[1]), 
            .RADDR0(get_col[0]), .WADDR10(GND_net_2), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), 
            .MASK_N13(GND_net_2), .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), 
            .MASK_N10(GND_net_2), .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), 
            .MASK_N7(GND_net_2), .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), 
            .MASK_N4(GND_net_2), .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), 
            .MASK_N1(GND_net_2), .MASK_N0(GND_net_2), .WDATA15(GND_net_2), 
            .WDATA14(GND_net_2), .WDATA13(GND_net), .WDATA12(GND_net_2), 
            .WDATA11(GND_net_2), .WDATA10(GND_net_2), .WDATA9(GND_net), 
            .WDATA8(GND_net_2), .WDATA7(GND_net_2), .WDATA6(GND_net_2), 
            .WDATA5(GND_net), .WDATA4(GND_net_2), .WDATA3(GND_net_2), 
            .WDATA2(GND_net_2), .WDATA1(GND_net), .WDATA0(GND_net_2), 
            .RCLKE(VCC_net), .RCLK(clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA13(fruit_1_RGB[3]), .RDATA9(fruit_1_RGB[2]), 
            .RDATA5(fruit_1_RGB[1]), .RDATA1(fruit_1_RGB[0]));
    defparam get_col_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000099999999999999999999";
    defparam get_col_0__I_0.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999990000000000000000";
    defparam get_col_0__I_0.INIT_2 = "0x8888888888888888888888888888888888888888888899999999999999999999";
    defparam get_col_0__I_0.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999998888888888888888";
    defparam get_col_0__I_0.INIT_4 = "0x8888888888888888888888888888888888888888888899999999999999999999";
    defparam get_col_0__I_0.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999998888888888888888";
    defparam get_col_0__I_0.INIT_6 = "0x8888888888888888888888888888888888888888888899999999999999999999";
    defparam get_col_0__I_0.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999998888888888888888";
    defparam get_col_0__I_0.INIT_8 = "0x88888888888888888888888888888888888888888888DDDDDDDDDDDDDDDDDDDD";
    defparam get_col_0__I_0.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDD8888888888888888";
    defparam get_col_0__I_0.INIT_A = "0x88888888888888888888888888888888888888888888CCCCCCCCCCCCCCCCCCCC";
    defparam get_col_0__I_0.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCC8888888888888888";
    defparam get_col_0__I_0.INIT_C = "0x88888888888888888888888888888888888888888888CCCCCCCCCCCCCCCCCCCC";
    defparam get_col_0__I_0.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCC8888888888888888";
    defparam get_col_0__I_0.INIT_E = "0x88888888888888888888888888888888888888888888CCCCCCCCCCCCCCCCCCCC";
    defparam get_col_0__I_0.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCC8888888888888888";
    defparam get_col_0__I_0.DATA_WIDTH_W = "4";
    defparam get_col_0__I_0.DATA_WIDTH_R = "4";
    VLO i2 (.Z(GND_net_2));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\thirdblock/fruit_1/mux_4", ECO_MEM_SIZE="[6, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B get_col_0__I_0_2 (.RADDR10(GND_net_2), 
            .RADDR9(get_row[4]), .RADDR8(get_row[3]), .RADDR7(get_row[2]), 
            .RADDR6(get_row[1]), .RADDR5(get_row[0]), .RADDR4(get_col[4]), 
            .RADDR3(get_col[3]), .RADDR2(get_col[2]), .RADDR1(get_col[1]), 
            .RADDR0(get_col[0]), .WADDR10(GND_net_2), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), 
            .MASK_N13(GND_net_2), .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), 
            .MASK_N10(GND_net_2), .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), 
            .MASK_N7(GND_net_2), .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), 
            .MASK_N4(GND_net_2), .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), 
            .MASK_N1(GND_net_2), .MASK_N0(GND_net_2), .WDATA15(GND_net_2), 
            .WDATA14(GND_net_2), .WDATA13(GND_net), .WDATA12(GND_net_2), 
            .WDATA11(GND_net_2), .WDATA10(GND_net_2), .WDATA9(GND_net), 
            .WDATA8(GND_net_2), .WDATA7(GND_net_2), .WDATA6(GND_net_2), 
            .WDATA5(GND_net), .WDATA4(GND_net_2), .WDATA3(GND_net_2), 
            .WDATA2(GND_net_2), .WDATA1(GND_net), .WDATA0(GND_net_2), 
            .RCLKE(VCC_net), .RCLK(clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA5(fruit_1_RGB[5]), .RDATA1(fruit_1_RGB[4]));
    defparam get_col_0__I_0_2.INIT_0 = "0x0000000000000000000000000000000000000000000000990099009900990099";
    defparam get_col_0__I_0_2.INIT_1 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990000000000000000";
    defparam get_col_0__I_0_2.INIT_2 = "0x0088008800880088008800880088008800880088008800990099009900990099";
    defparam get_col_0__I_0_2.INIT_3 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990088008800880088";
    defparam get_col_0__I_0_2.INIT_4 = "0x0088008800880088008800880088008800880088008800990099009900990099";
    defparam get_col_0__I_0_2.INIT_5 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990088008800880088";
    defparam get_col_0__I_0_2.INIT_6 = "0x0088008800880088008800880088008800880088008800990099009900990099";
    defparam get_col_0__I_0_2.INIT_7 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990088008800880088";
    defparam get_col_0__I_0_2.INIT_8 = "0x0088008800880088008800880088008800880088008800DD00DD00DD00DD00DD";
    defparam get_col_0__I_0_2.INIT_9 = "0x00FF00FF00FF00FF00FF00FF00FF00DD00DD00DD00DD00DD0088008800880088";
    defparam get_col_0__I_0_2.INIT_A = "0x0088008800880088008800880088008800880088008800CC00CC00CC00CC00CC";
    defparam get_col_0__I_0_2.INIT_B = "0x00FF00FF00FF00FF00FF00FF00FF00CC00CC00CC00CC00CC0088008800880088";
    defparam get_col_0__I_0_2.INIT_C = "0x0088008800880088008800880088008800880088008800CC00CC00CC00CC00CC";
    defparam get_col_0__I_0_2.INIT_D = "0x00FF00FF00FF00FF00FF00FF00FF00CC00CC00CC00CC00CC0088008800880088";
    defparam get_col_0__I_0_2.INIT_E = "0x0088008800880088008800880088008800880088008800CC00CC00CC00CC00CC";
    defparam get_col_0__I_0_2.INIT_F = "0x00FF00FF00FF00FF00FF00FF00FF00CC00CC00CC00CC00CC0088008800880088";
    defparam get_col_0__I_0_2.DATA_WIDTH_W = "4";
    defparam get_col_0__I_0_2.DATA_WIDTH_R = "4";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module vga
//

module vga (input [5:0]fruit_1_RGB, output RGB_c_3, output [9:0]row, output VSYNC_c, 
            output RGB_c_1, output [9:0]col, input clk, input GND_net, 
            output RGB_c_2, output RGB_c_5, output RGB_c_4, output RGB_c_0, 
            output HSYNC_c);
    
    (* is_clock=1, lineinfo="@11(20[9],20[12])" *) wire clk;
    
    wire RGB_c_0_N_127, VSYNC_c_N_130, VSYNC_c_N_129, n223, n233, 
        n928, n87, n245;
    wire [9:0]col_9__N_31;
    
    wire col_0__N_50;
    wire [9:0]row_9__N_1;
    
    wire row_0__N_30, n632, n1332, n634, n4, n636, n1338, n638, 
        n645, n1347, n647, n1335, n1329, VCC_net, n643, n1344, 
        n1326, n640, n1359, n1341, n651, n1356, n649, n1353, 
        n1350, RGB_c_4_N_122, RGB_c_4_N_123, HSYNC_c_N_128;
    
    (* lut_function="(A (B))", lineinfo="@11(24[9],24[12])" *) LUT4 RGB_c_3_I_0 (.A(RGB_c_0_N_127), 
            .B(fruit_1_RGB[3]), .Z(RGB_c_3));
    defparam RGB_c_3_I_0.INIT = "0x8888";
    (* lut_function="(A+!(B (C)))" *) LUT4 i1_3_lut (.A(row[4]), .B(row[3]), 
            .C(row[1]), .Z(VSYNC_c_N_130));
    defparam i1_3_lut.INIT = "0xbfbf";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 VSYNC_c_I_0 (.A(VSYNC_c_N_129), 
            .B(row[2]), .C(row[9]), .D(VSYNC_c_N_130), .Z(VSYNC_c));
    defparam VSYNC_c_I_0.INIT = "0xfffd";
    (* lut_function="(A (B))", lineinfo="@11(24[9],24[12])" *) LUT4 RGB_c_1_I_0 (.A(RGB_c_0_N_127), 
            .B(fruit_1_RGB[1]), .Z(RGB_c_1));
    defparam RGB_c_1_I_0.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@11(23[9],23[12])" *) LUT4 i3_4_lut (.A(row[6]), 
            .B(row[8]), .C(row[5]), .D(row[7]), .Z(n223));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (D))+!A (B (C (D))))" *) LUT4 i1_4_lut (.A(row[0]), 
            .B(row[3]), .C(row[1]), .D(row[2]), .Z(n233));
    defparam i1_4_lut.INIT = "0xc800";
    (* lut_function="(A+(B+(C)))" *) LUT4 i713_3_lut (.A(n233), .B(n223), 
            .C(row[4]), .Z(n928));
    defparam i713_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_19 (.A(row[6]), 
            .B(row[8]), .C(row[7]), .D(row[5]), .Z(VSYNC_c_N_129));
    defparam i3_4_lut_adj_19.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (((D)+!C)+!B))", lineinfo="@11(24[9],24[12])" *) LUT4 i441_4_lut (.A(col[7]), 
            .B(col[8]), .C(col[9]), .D(n87), .Z(n245));
    defparam i441_4_lut.INIT = "0xdf9f";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_1 (.D(row_9__N_1[8]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[8]));
    defparam row_9__I_1.REGSET = "RESET";
    defparam row_9__I_1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))", lineinfo="@11(24[9],24[12])" *) LUT4 i236_4_lut (.A(VSYNC_c_N_129), 
            .B(n245), .C(n928), .D(row[9]), .Z(RGB_c_0_N_127));
    defparam i236_4_lut.INIT = "0xc044";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_0 (.D(col_9__N_31[9]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[9]));
    defparam col_9__I_0.REGSET = "RESET";
    defparam col_9__I_0.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(row[1]), .C0(GND_net), .D0(n632), 
        .CI0(n632), .A1(GND_net), .B1(row[2]), .C1(GND_net), .D1(n1332), 
        .CI1(n1332), .CO0(n1332), .CO1(n634), .S0(row_9__N_1[1]), .S1(row_9__N_1[2]));
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@11(24[9],24[12])" *) LUT4 RGB_c_2_I_0 (.A(RGB_c_0_N_127), 
            .B(fruit_1_RGB[2]), .Z(RGB_c_2));
    defparam RGB_c_2_I_0.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@10(26[2],38[9])" *) LUT4 i1_2_lut (.A(row[9]), 
            .B(n928), .Z(row_0__N_30));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_20 (.A(col[5]), .B(col[6]), 
            .Z(n87));
    defparam i1_2_lut_adj_20.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_21 (.A(col[9]), .B(col[8]), 
            .Z(n4));
    defparam i1_2_lut_adj_21.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_2 (.D(row_9__N_1[7]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[7]));
    defparam row_9__I_2.REGSET = "RESET";
    defparam row_9__I_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_22 (.A(n87), 
            .B(row_0__N_30), .C(n4), .D(col[7]), .Z(col_0__N_50));
    defparam i1_4_lut_adj_22.INIT = "0xfcec";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_3 (.D(row_9__N_1[6]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[6]));
    defparam row_9__I_3.REGSET = "RESET";
    defparam row_9__I_3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_4 (.D(row_9__N_1[5]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[5]));
    defparam row_9__I_4.REGSET = "RESET";
    defparam row_9__I_4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_5 (.D(row_9__N_1[4]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[4]));
    defparam row_9__I_5.REGSET = "RESET";
    defparam row_9__I_5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_6 (.D(row_9__N_1[3]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[3]));
    defparam row_9__I_6.REGSET = "RESET";
    defparam row_9__I_6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_10 (.D(col_9__N_31[8]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[8]));
    defparam col_9__I_10.REGSET = "RESET";
    defparam col_9__I_10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_11 (.D(col_9__N_31[7]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[7]));
    defparam col_9__I_11.REGSET = "RESET";
    defparam col_9__I_11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_7 (.D(row_9__N_1[2]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[2]));
    defparam row_9__I_7.REGSET = "RESET";
    defparam row_9__I_7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_0 (.D(row_9__N_1[9]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[9]));
    defparam row_9__I_0.REGSET = "RESET";
    defparam row_9__I_0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_12 (.D(col_9__N_31[6]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[6]));
    defparam col_9__I_12.REGSET = "RESET";
    defparam col_9__I_12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_8 (.D(row_9__N_1[1]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[1]));
    defparam row_9__I_8.REGSET = "RESET";
    defparam row_9__I_8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_13 (.D(col_9__N_31[5]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[5]));
    defparam col_9__I_13.REGSET = "RESET";
    defparam col_9__I_13.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(row[5]), .C0(GND_net), .D0(n636), 
        .CI0(n636), .A1(GND_net), .B1(row[6]), .C1(GND_net), .D1(n1338), 
        .CI1(n1338), .CO0(n1338), .CO1(n638), .S0(row_9__N_1[5]), .S1(row_9__N_1[6]));
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_14 (.D(col_9__N_31[4]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[4]));
    defparam col_9__I_14.REGSET = "RESET";
    defparam col_9__I_14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_15 (.D(col_9__N_31[3]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[3]));
    defparam col_9__I_15.REGSET = "RESET";
    defparam col_9__I_15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_16 (.D(col_9__N_31[2]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[2]));
    defparam col_9__I_16.REGSET = "RESET";
    defparam col_9__I_16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_17 (.D(col_9__N_31[1]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[1]));
    defparam col_9__I_17.REGSET = "RESET";
    defparam col_9__I_17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=92, LSE_LCOL=15, LSE_RCOL=18, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@10(26[2],38[9])" *) FD1P3XZ row_9__I_9 (.D(row_9__N_1[0]), 
            .SP(col_0__N_50), .CK(clk), .SR(row_0__N_30), .Q(row[0]));
    defparam row_9__I_9.REGSET = "RESET";
    defparam row_9__I_9.SRMODE = "CE_OVER_LSR";
    FA2 horizontal_29_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(col[3]), 
        .D0(n645), .CI0(n645), .A1(GND_net), .B1(GND_net), .C1(col[4]), 
        .D1(n1347), .CI1(n1347), .CO0(n1347), .CO1(n647), .S0(col_9__N_31[3]), 
        .S1(col_9__N_31[4]));
    defparam horizontal_29_add_4_5.INIT0 = "0xc33c";
    defparam horizontal_29_add_4_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(row[3]), .C0(GND_net), .D0(n634), 
        .CI0(n634), .A1(GND_net), .B1(row[4]), .C1(GND_net), .D1(n1335), 
        .CI1(n1335), .CO0(n1335), .CO1(n636), .S0(row_9__N_1[3]), .S1(row_9__N_1[4]));
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(row[0]), .C1(VCC_net), .D1(n1329), .CI1(n1329), .CO0(n1329), 
        .CO1(n632), .S1(row_9__N_1[0]));
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    FA2 horizontal_29_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(col[1]), 
        .D0(n643), .CI0(n643), .A1(GND_net), .B1(GND_net), .C1(col[2]), 
        .D1(n1344), .CI1(n1344), .CO0(n1344), .CO1(n645), .S0(col_9__N_31[1]), 
        .S1(col_9__N_31[2]));
    defparam horizontal_29_add_4_3.INIT0 = "0xc33c";
    defparam horizontal_29_add_4_3.INIT1 = "0xc33c";
    FA2 horizontal_29_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(col[0]), .D1(n1326), .CI1(n1326), 
        .CO0(n1326), .CO1(n643), .S1(col_9__N_31[0]));
    defparam horizontal_29_add_4_1.INIT0 = "0xc33c";
    defparam horizontal_29_add_4_1.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(row[9]), .C0(GND_net), .D0(n640), 
        .CI0(n640), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n1359), 
        .CI1(n1359), .CO0(n1359), .S0(row_9__N_1[9]));
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(row[7]), .C0(GND_net), .D0(n638), 
        .CI0(n638), .A1(GND_net), .B1(row[8]), .C1(GND_net), .D1(n1341), 
        .CI1(n1341), .CO0(n1341), .CO1(n640), .S0(row_9__N_1[7]), .S1(row_9__N_1[8]));
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 horizontal_29_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(col[9]), 
        .D0(n651), .CI0(n651), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n1356), .CI1(n1356), .CO0(n1356), .S0(col_9__N_31[9]));
    defparam horizontal_29_add_4_11.INIT0 = "0xc33c";
    defparam horizontal_29_add_4_11.INIT1 = "0xc33c";
    FA2 horizontal_29_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(col[7]), 
        .D0(n649), .CI0(n649), .A1(GND_net), .B1(GND_net), .C1(col[8]), 
        .D1(n1353), .CI1(n1353), .CO0(n1353), .CO1(n651), .S0(col_9__N_31[7]), 
        .S1(col_9__N_31[8]));
    defparam horizontal_29_add_4_9.INIT0 = "0xc33c";
    defparam horizontal_29_add_4_9.INIT1 = "0xc33c";
    FA2 horizontal_29_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(col[5]), 
        .D0(n647), .CI0(n647), .A1(GND_net), .B1(GND_net), .C1(col[6]), 
        .D1(n1350), .CI1(n1350), .CO0(n1350), .CO1(n649), .S0(col_9__N_31[5]), 
        .S1(col_9__N_31[6]));
    defparam horizontal_29_add_4_7.INIT0 = "0xc33c";
    defparam horizontal_29_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@11(24[9],24[12])" *) LUT4 RGB_c_5_I_0 (.A(RGB_c_0_N_127), 
            .B(fruit_1_RGB[5]), .Z(RGB_c_5));
    defparam RGB_c_5_I_0.INIT = "0x8888";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@11(24[9],24[12])" *) LUT4 i28_3_lut (.A(VSYNC_c_N_129), 
            .B(n928), .C(row[9]), .Z(RGB_c_4_N_122));
    defparam i28_3_lut.INIT = "0x3a3a";
    (* lut_function="(!(A+((C (D))+!B)))", lineinfo="@11(24[9],24[12])" *) LUT4 RGB_c_4_I_0 (.A(RGB_c_4_N_122), 
            .B(fruit_1_RGB[4]), .C(col[9]), .D(RGB_c_4_N_123), .Z(RGB_c_4));
    defparam RGB_c_4_I_0.INIT = "0x0444";
    (* lut_function="(A (B))", lineinfo="@11(24[9],24[12])" *) LUT4 RGB_c_0_I_0 (.A(RGB_c_0_N_127), 
            .B(fruit_1_RGB[0]), .Z(RGB_c_0));
    defparam RGB_c_0_I_0.INIT = "0x8888";
    (* lut_function="(A+!(B (C (D))))", lineinfo="@10(45[10],45[69])" *) LUT4 col_8__I_0 (.A(col[8]), 
            .B(col[7]), .C(HSYNC_c_N_128), .D(col[9]), .Z(HSYNC_c));
    defparam col_8__I_0.INIT = "0xbfff";
    (* lut_function="(!(A (C)+!A (B+((D)+!C))))", lineinfo="@11(24[9],24[12])" *) LUT4 i30_4_lut (.A(col[7]), 
            .B(col[5]), .C(col[8]), .D(col[6]), .Z(RGB_c_4_N_123));
    defparam i30_4_lut.INIT = "0x0a1a";
    (* lut_function="(!(A (B (C))+!A !(B+(C))))", lineinfo="@10(45[21],45[59])" *) LUT4 i24_4_lut_3_lut (.A(col[5]), 
            .B(col[6]), .C(col[4]), .Z(HSYNC_c_N_128));
    defparam i24_4_lut_3_lut.INIT = "0x7e7e";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_18 (.D(col_9__N_31[0]), .SP(VCC_net), 
            .CK(clk), .SR(col_0__N_50), .Q(col[0]));
    defparam col_9__I_18.REGSET = "RESET";
    defparam col_9__I_18.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module mypll
//

module mypll (input GND_net, input external_osc_c, output ext_osc_test_c, 
            output clk);
    
    (* is_clock=1, lineinfo="@11(7[3],7[15])" *) wire external_osc_c;
    (* is_clock=1, lineinfo="@11(11[3],11[15])" *) wire ext_osc_test_c;
    (* is_clock=1, lineinfo="@11(20[9],20[12])" *) wire clk;
    
    (* lineinfo="@2(35[41],48[26])" *) \mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            external_osc_c, ext_osc_test_c, clk);
    
endmodule

//
// Verilog Description of module \mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input external_osc_c, output ext_osc_test_c, output clk);
    
    (* is_clock=1, lineinfo="@11(7[3],7[15])" *) wire external_osc_c;
    (* is_clock=1, lineinfo="@11(11[3],11[15])" *) wire ext_osc_test_c;
    (* is_clock=1, lineinfo="@11(20[9],20[12])" *) wire clk;
    
    wire VCC_net, feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=89, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@2(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(external_osc_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(ext_osc_test_c), 
            .OUTGLOBAL(clk));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    VHI i1 (.Z(VCC_net));
    
endmodule
