<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4 › probe.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>probe.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/kernel/cpu/sh4/probe.c</span>
<span class="cm"> *</span>
<span class="cm"> * CPU Subtype Probing for SH-4.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2001 - 2007  Paul Mundt</span>
<span class="cm"> * Copyright (C) 2003  Richard Curnow</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/cache.h&gt;</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cpu_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pvr</span><span class="p">,</span> <span class="n">prr</span><span class="p">,</span> <span class="n">cvr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">;</span>

	<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sizes</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>
		<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>
		<span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">),</span>
		<span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
	<span class="p">};</span>

	<span class="n">pvr</span> <span class="o">=</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">CCN_PVR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffff</span><span class="p">;</span>
	<span class="n">prr</span> <span class="o">=</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">CCN_PRR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">cvr</span> <span class="o">=</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">CCN_CVR</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup some sane SH-4 defaults for the icache</span>
<span class="cm">	 */</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">way_incr</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">);</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">entry_shift</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span>		<span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span>		<span class="o">=</span> <span class="n">L1_CACHE_BYTES</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * And again for the dcache ..</span>
<span class="cm">	 */</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_incr</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_shift</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span>		<span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span>		<span class="o">=</span> <span class="n">L1_CACHE_BYTES</span><span class="p">;</span>

	<span class="cm">/* We don&#39;t know the chip cut */</span>
	<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">cut_major</span> <span class="o">=</span> <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">cut_minor</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup some generic flags we can probe on SH-4A parts</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">pvr</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x10</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">family</span> <span class="o">=</span> <span class="n">CPU_FAMILY_SH4A</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">cvr</span> <span class="o">&amp;</span> <span class="mh">0x10000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_DSP</span><span class="p">;</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">family</span> <span class="o">=</span> <span class="n">CPU_FAMILY_SH4AL_DSP</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_LLSC</span> <span class="o">|</span> <span class="n">CPU_HAS_PERF_COUNTER</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">cut_major</span> <span class="o">=</span> <span class="n">pvr</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">;</span>

		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* And some SH-4 defaults.. */</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_PTEA</span> <span class="o">|</span> <span class="n">CPU_HAS_FPU</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">family</span> <span class="o">=</span> <span class="n">CPU_FAMILY_SH4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* FPU detection works for almost everyone */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">cvr</span> <span class="o">&amp;</span> <span class="mh">0x20000000</span><span class="p">))</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_FPU</span><span class="p">;</span>

	<span class="cm">/* Mask off the upper chip ID */</span>
	<span class="n">pvr</span> <span class="o">&amp;=</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Probe the underlying processor version/revision and</span>
<span class="cm">	 * adjust cpu_data setup accordingly.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">pvr</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x205</span>:
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7750</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_P2_FLUSH_BUG</span> <span class="o">|</span>
				       <span class="n">CPU_HAS_PERF_COUNTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x206</span>:
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7750S</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_P2_FLUSH_BUG</span> <span class="o">|</span>
				       <span class="n">CPU_HAS_PERF_COUNTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x1100</span>:
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7751</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x2001</span>:
	<span class="k">case</span> <span class="mh">0x2004</span>:
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7770</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x2006</span>:
	<span class="k">case</span> <span class="mh">0x200A</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">prr</span> <span class="o">==</span> <span class="mh">0x61</span><span class="p">)</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7781</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">prr</span> <span class="o">==</span> <span class="mh">0xa1</span><span class="p">)</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7763</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7780</span><span class="p">;</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x3000</span>:
	<span class="k">case</span> <span class="mh">0x3003</span>:
	<span class="k">case</span> <span class="mh">0x3009</span>:
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7343</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x3004</span>:
	<span class="k">case</span> <span class="mh">0x3007</span>:
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7785</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4004</span>:
	<span class="k">case</span> <span class="mh">0x4005</span>:
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7786</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_PTEAEX</span> <span class="o">|</span> <span class="n">CPU_HAS_L2_CACHE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x3008</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">prr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x50</span>:
		<span class="k">case</span> <span class="mh">0x51</span>:
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7723</span><span class="p">;</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_L2_CACHE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x70</span>:
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7366</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0xa0</span>:
		<span class="k">case</span> <span class="mh">0xa1</span>:
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7722</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x300b</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">prr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x20</span>:
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7724</span><span class="p">;</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_L2_CACHE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x10</span>:
		<span class="k">case</span> <span class="mh">0x11</span>:
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7757</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0xd0</span>:
		<span class="k">case</span> <span class="mh">0x40</span>: <span class="cm">/* yon-ten-go */</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7372</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0xE0</span>: <span class="cm">/* 0x4E0 */</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7734</span><span class="p">;</span> <span class="cm">/* SH7733/SH7734 */</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4000</span>:	<span class="cm">/* 1st cut */</span>
	<span class="k">case</span> <span class="mh">0x4001</span>:	<span class="cm">/* 2nd cut */</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SHX3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x700</span>:
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH4_501</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CPU_HAS_FPU</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x600</span>:
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH4_202</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x500</span> <span class="p">...</span> <span class="mh">0x501</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">prr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x10</span>:
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7750R</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x11</span>:
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7751R</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x50</span> <span class="p">...</span> <span class="mh">0x5f</span>:
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CPU_SH7760</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * On anything that&#39;s not a direct-mapped cache, look to the CVR</span>
<span class="cm">	 * for I/D-cache specifics.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">sizes</span><span class="p">[(</span><span class="n">cvr</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">];</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">way_incr</span>	<span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span>	<span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">);</span>

	<span class="p">}</span>

	<span class="cm">/* And the rest of the D-cache */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">sizes</span><span class="p">[(</span><span class="n">cvr</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">];</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_incr</span>	<span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span>	<span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * SH-4A&#39;s have an optional PIPT L2.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPU_HAS_L2_CACHE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Verify that it really has something hooked up, this</span>
<span class="cm">		 * is the safety net for CPUs that have optional L2</span>
<span class="cm">		 * support yet do not implement it.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">cvr</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CPU_HAS_L2_CACHE</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * Silicon and specifications have clearly never</span>
<span class="cm">			 * met..</span>
<span class="cm">			 */</span>
			<span class="n">cvr</span> <span class="o">^=</span> <span class="mh">0xf</span><span class="p">;</span>

			<span class="cm">/*</span>
<span class="cm">			 * Size calculation is much more sensible</span>
<span class="cm">			 * than it is for the L1.</span>
<span class="cm">			 *</span>
<span class="cm">			 * Sizes are 128KB, 256KB, 512KB, and 1MB.</span>
<span class="cm">			 */</span>
			<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">cvr</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">;</span>

			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">way_incr</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">entry_shift</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span>		<span class="o">=</span> <span class="n">L1_CACHE_BYTES</span><span class="p">;</span>

			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">entry_mask</span>	<span class="o">=</span>
				<span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">way_incr</span> <span class="o">-</span>
				 <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>

			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">sets</span>	<span class="o">=</span> <span class="n">size</span> <span class="o">/</span>
				<span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">*</span>
				 <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>

			<span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">way_size</span>	<span class="o">=</span>
				<span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span>
				 <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
