Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 29 18:01:23 2022
| Host         : kemble.ifi.uio.no running 64-bit Red Hat Enterprise Linux release 8.5 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file self_test_system_timing_summary_routed.rpt -pb self_test_system_timing_summary_routed.pb -rpx self_test_system_timing_summary_routed.rpx -warn_on_violation
| Design       : self_test_system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.573        0.000                      0                  341        0.152        0.000                      0                  219        4.020        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk100hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100hz            2.834        0.000                      0                  250        0.152        0.000                      0                  219        4.020        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100hz           clk100hz                 2.573        0.000                      0                   91                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100hz
  To Clock:  clk100hz

Setup :            0  Failing Endpoints,  Worst Slack        2.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 STU/CLK_0.time_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STU/CLK_0.time_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 2.561ns (38.927%)  route 4.018ns (61.073%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.703     5.465    STU/mclk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  STU/CLK_0.time_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.983 r  STU/CLK_0.time_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.633    STU/CLK_0.time_counter_reg[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.213 r  STU/rom_index_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.213    STU/rom_index_reg[4]_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  STU/rom_index_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.327    STU/rom_index_reg[4]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  STU/rom_index_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.441    STU/rom_index_reg[4]_i_11_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  STU/rom_index_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.555    STU/rom_index_reg[4]_i_9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  STU/rom_index_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.669    STU/rom_index_reg[4]_i_5_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  STU/rom_index_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.783    STU/rom_index_reg[4]_i_12_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 f  STU/rom_index_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.568     8.572    STU/plusOp[25]
    SLICE_X29Y55         LUT4 (Prop_lut4_I2_O)        0.299     8.871 f  STU/rom_index[4]_i_13/O
                         net (fo=1, routed)           0.498     9.369    STU/rom_index[4]_i_13_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  STU/rom_index[4]_i_7/O
                         net (fo=1, routed)           0.444     9.937    STU/rom_index[4]_i_7_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  STU/rom_index[4]_i_1/O
                         net (fo=6, routed)           0.914    10.976    STU/rom_index[4]_i_1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.100 r  STU/CLK_0.time_counter[0]_i_1/O
                         net (fo=29, routed)          0.945    12.044    STU/time_counter0
    SLICE_X30Y59         FDRE                                         r  STU/CLK_0.time_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.526    15.008    STU/mclk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  STU/CLK_0.time_counter_reg[28]/C
                         clock pessimism              0.429    15.437    
                         clock uncertainty           -0.035    15.402    
    SLICE_X30Y59         FDRE (Setup_fdre_C_R)       -0.524    14.878    STU/CLK_0.time_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 STU/CLK_0.time_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STU/CLK_0.time_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.561ns (39.103%)  route 3.988ns (60.897%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.703     5.465    STU/mclk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  STU/CLK_0.time_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.983 r  STU/CLK_0.time_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.633    STU/CLK_0.time_counter_reg[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.213 r  STU/rom_index_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.213    STU/rom_index_reg[4]_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  STU/rom_index_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.327    STU/rom_index_reg[4]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  STU/rom_index_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.441    STU/rom_index_reg[4]_i_11_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  STU/rom_index_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.555    STU/rom_index_reg[4]_i_9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  STU/rom_index_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.669    STU/rom_index_reg[4]_i_5_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  STU/rom_index_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.783    STU/rom_index_reg[4]_i_12_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 f  STU/rom_index_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.568     8.572    STU/plusOp[25]
    SLICE_X29Y55         LUT4 (Prop_lut4_I2_O)        0.299     8.871 f  STU/rom_index[4]_i_13/O
                         net (fo=1, routed)           0.498     9.369    STU/rom_index[4]_i_13_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  STU/rom_index[4]_i_7/O
                         net (fo=1, routed)           0.444     9.937    STU/rom_index[4]_i_7_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  STU/rom_index[4]_i_1/O
                         net (fo=6, routed)           0.914    10.976    STU/rom_index[4]_i_1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.100 r  STU/CLK_0.time_counter[0]_i_1/O
                         net (fo=29, routed)          0.915    12.015    STU/time_counter0
    SLICE_X30Y58         FDRE                                         r  STU/CLK_0.time_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.527    15.009    STU/mclk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  STU/CLK_0.time_counter_reg[24]/C
                         clock pessimism              0.429    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.879    STU/CLK_0.time_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 STU/CLK_0.time_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STU/CLK_0.time_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.561ns (39.103%)  route 3.988ns (60.897%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.703     5.465    STU/mclk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  STU/CLK_0.time_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.983 r  STU/CLK_0.time_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.633    STU/CLK_0.time_counter_reg[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.213 r  STU/rom_index_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.213    STU/rom_index_reg[4]_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  STU/rom_index_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.327    STU/rom_index_reg[4]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  STU/rom_index_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.441    STU/rom_index_reg[4]_i_11_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  STU/rom_index_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.555    STU/rom_index_reg[4]_i_9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  STU/rom_index_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.669    STU/rom_index_reg[4]_i_5_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  STU/rom_index_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.783    STU/rom_index_reg[4]_i_12_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 f  STU/rom_index_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.568     8.572    STU/plusOp[25]
    SLICE_X29Y55         LUT4 (Prop_lut4_I2_O)        0.299     8.871 f  STU/rom_index[4]_i_13/O
                         net (fo=1, routed)           0.498     9.369    STU/rom_index[4]_i_13_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  STU/rom_index[4]_i_7/O
                         net (fo=1, routed)           0.444     9.937    STU/rom_index[4]_i_7_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  STU/rom_index[4]_i_1/O
                         net (fo=6, routed)           0.914    10.976    STU/rom_index[4]_i_1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.100 r  STU/CLK_0.time_counter[0]_i_1/O
                         net (fo=29, routed)          0.915    12.015    STU/time_counter0
    SLICE_X30Y58         FDRE                                         r  STU/CLK_0.time_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.527    15.009    STU/mclk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  STU/CLK_0.time_counter_reg[25]/C
                         clock pessimism              0.429    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.879    STU/CLK_0.time_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 STU/CLK_0.time_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STU/CLK_0.time_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.561ns (39.103%)  route 3.988ns (60.897%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.703     5.465    STU/mclk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  STU/CLK_0.time_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.983 r  STU/CLK_0.time_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.633    STU/CLK_0.time_counter_reg[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.213 r  STU/rom_index_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.213    STU/rom_index_reg[4]_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  STU/rom_index_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.327    STU/rom_index_reg[4]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  STU/rom_index_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.441    STU/rom_index_reg[4]_i_11_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  STU/rom_index_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.555    STU/rom_index_reg[4]_i_9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  STU/rom_index_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.669    STU/rom_index_reg[4]_i_5_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  STU/rom_index_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.783    STU/rom_index_reg[4]_i_12_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 f  STU/rom_index_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.568     8.572    STU/plusOp[25]
    SLICE_X29Y55         LUT4 (Prop_lut4_I2_O)        0.299     8.871 f  STU/rom_index[4]_i_13/O
                         net (fo=1, routed)           0.498     9.369    STU/rom_index[4]_i_13_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  STU/rom_index[4]_i_7/O
                         net (fo=1, routed)           0.444     9.937    STU/rom_index[4]_i_7_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  STU/rom_index[4]_i_1/O
                         net (fo=6, routed)           0.914    10.976    STU/rom_index[4]_i_1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.100 r  STU/CLK_0.time_counter[0]_i_1/O
                         net (fo=29, routed)          0.915    12.015    STU/time_counter0
    SLICE_X30Y58         FDRE                                         r  STU/CLK_0.time_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.527    15.009    STU/mclk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  STU/CLK_0.time_counter_reg[26]/C
                         clock pessimism              0.429    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.879    STU/CLK_0.time_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 STU/CLK_0.time_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STU/CLK_0.time_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.561ns (39.103%)  route 3.988ns (60.897%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.703     5.465    STU/mclk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  STU/CLK_0.time_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.983 r  STU/CLK_0.time_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.633    STU/CLK_0.time_counter_reg[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.213 r  STU/rom_index_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.213    STU/rom_index_reg[4]_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  STU/rom_index_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.327    STU/rom_index_reg[4]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  STU/rom_index_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.441    STU/rom_index_reg[4]_i_11_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  STU/rom_index_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.555    STU/rom_index_reg[4]_i_9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  STU/rom_index_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.669    STU/rom_index_reg[4]_i_5_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  STU/rom_index_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.783    STU/rom_index_reg[4]_i_12_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 f  STU/rom_index_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.568     8.572    STU/plusOp[25]
    SLICE_X29Y55         LUT4 (Prop_lut4_I2_O)        0.299     8.871 f  STU/rom_index[4]_i_13/O
                         net (fo=1, routed)           0.498     9.369    STU/rom_index[4]_i_13_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  STU/rom_index[4]_i_7/O
                         net (fo=1, routed)           0.444     9.937    STU/rom_index[4]_i_7_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  STU/rom_index[4]_i_1/O
                         net (fo=6, routed)           0.914    10.976    STU/rom_index[4]_i_1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.100 r  STU/CLK_0.time_counter[0]_i_1/O
                         net (fo=29, routed)          0.915    12.015    STU/time_counter0
    SLICE_X30Y58         FDRE                                         r  STU/CLK_0.time_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.527    15.009    STU/mclk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  STU/CLK_0.time_counter_reg[27]/C
                         clock pessimism              0.429    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.879    STU/CLK_0.time_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 STU/CLK_0.time_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STU/CLK_0.time_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.561ns (39.104%)  route 3.988ns (60.896%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.703     5.465    STU/mclk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  STU/CLK_0.time_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.983 r  STU/CLK_0.time_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.633    STU/CLK_0.time_counter_reg[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.213 r  STU/rom_index_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.213    STU/rom_index_reg[4]_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  STU/rom_index_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.327    STU/rom_index_reg[4]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  STU/rom_index_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.441    STU/rom_index_reg[4]_i_11_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  STU/rom_index_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.555    STU/rom_index_reg[4]_i_9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  STU/rom_index_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.669    STU/rom_index_reg[4]_i_5_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  STU/rom_index_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.783    STU/rom_index_reg[4]_i_12_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 f  STU/rom_index_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.568     8.572    STU/plusOp[25]
    SLICE_X29Y55         LUT4 (Prop_lut4_I2_O)        0.299     8.871 f  STU/rom_index[4]_i_13/O
                         net (fo=1, routed)           0.498     9.369    STU/rom_index[4]_i_13_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  STU/rom_index[4]_i_7/O
                         net (fo=1, routed)           0.444     9.937    STU/rom_index[4]_i_7_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  STU/rom_index[4]_i_1/O
                         net (fo=6, routed)           0.914    10.976    STU/rom_index[4]_i_1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.100 r  STU/CLK_0.time_counter[0]_i_1/O
                         net (fo=29, routed)          0.915    12.015    STU/time_counter0
    SLICE_X30Y57         FDRE                                         r  STU/CLK_0.time_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.527    15.009    STU/mclk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  STU/CLK_0.time_counter_reg[20]/C
                         clock pessimism              0.429    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.879    STU/CLK_0.time_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 STU/CLK_0.time_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STU/CLK_0.time_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.561ns (39.104%)  route 3.988ns (60.896%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.703     5.465    STU/mclk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  STU/CLK_0.time_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.983 r  STU/CLK_0.time_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.633    STU/CLK_0.time_counter_reg[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.213 r  STU/rom_index_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.213    STU/rom_index_reg[4]_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  STU/rom_index_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.327    STU/rom_index_reg[4]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  STU/rom_index_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.441    STU/rom_index_reg[4]_i_11_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  STU/rom_index_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.555    STU/rom_index_reg[4]_i_9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  STU/rom_index_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.669    STU/rom_index_reg[4]_i_5_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  STU/rom_index_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.783    STU/rom_index_reg[4]_i_12_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 f  STU/rom_index_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.568     8.572    STU/plusOp[25]
    SLICE_X29Y55         LUT4 (Prop_lut4_I2_O)        0.299     8.871 f  STU/rom_index[4]_i_13/O
                         net (fo=1, routed)           0.498     9.369    STU/rom_index[4]_i_13_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  STU/rom_index[4]_i_7/O
                         net (fo=1, routed)           0.444     9.937    STU/rom_index[4]_i_7_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  STU/rom_index[4]_i_1/O
                         net (fo=6, routed)           0.914    10.976    STU/rom_index[4]_i_1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.100 r  STU/CLK_0.time_counter[0]_i_1/O
                         net (fo=29, routed)          0.915    12.015    STU/time_counter0
    SLICE_X30Y57         FDRE                                         r  STU/CLK_0.time_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.527    15.009    STU/mclk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  STU/CLK_0.time_counter_reg[21]/C
                         clock pessimism              0.429    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.879    STU/CLK_0.time_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 STU/CLK_0.time_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STU/CLK_0.time_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.561ns (39.104%)  route 3.988ns (60.896%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.703     5.465    STU/mclk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  STU/CLK_0.time_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.983 r  STU/CLK_0.time_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.633    STU/CLK_0.time_counter_reg[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.213 r  STU/rom_index_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.213    STU/rom_index_reg[4]_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  STU/rom_index_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.327    STU/rom_index_reg[4]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  STU/rom_index_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.441    STU/rom_index_reg[4]_i_11_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  STU/rom_index_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.555    STU/rom_index_reg[4]_i_9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  STU/rom_index_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.669    STU/rom_index_reg[4]_i_5_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  STU/rom_index_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.783    STU/rom_index_reg[4]_i_12_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 f  STU/rom_index_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.568     8.572    STU/plusOp[25]
    SLICE_X29Y55         LUT4 (Prop_lut4_I2_O)        0.299     8.871 f  STU/rom_index[4]_i_13/O
                         net (fo=1, routed)           0.498     9.369    STU/rom_index[4]_i_13_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  STU/rom_index[4]_i_7/O
                         net (fo=1, routed)           0.444     9.937    STU/rom_index[4]_i_7_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  STU/rom_index[4]_i_1/O
                         net (fo=6, routed)           0.914    10.976    STU/rom_index[4]_i_1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.100 r  STU/CLK_0.time_counter[0]_i_1/O
                         net (fo=29, routed)          0.915    12.015    STU/time_counter0
    SLICE_X30Y57         FDRE                                         r  STU/CLK_0.time_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.527    15.009    STU/mclk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  STU/CLK_0.time_counter_reg[22]/C
                         clock pessimism              0.429    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.879    STU/CLK_0.time_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 STU/CLK_0.time_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STU/CLK_0.time_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.561ns (39.104%)  route 3.988ns (60.896%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.703     5.465    STU/mclk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  STU/CLK_0.time_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.983 r  STU/CLK_0.time_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.633    STU/CLK_0.time_counter_reg[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.213 r  STU/rom_index_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.213    STU/rom_index_reg[4]_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  STU/rom_index_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.327    STU/rom_index_reg[4]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  STU/rom_index_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.441    STU/rom_index_reg[4]_i_11_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  STU/rom_index_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.555    STU/rom_index_reg[4]_i_9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  STU/rom_index_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.669    STU/rom_index_reg[4]_i_5_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  STU/rom_index_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.783    STU/rom_index_reg[4]_i_12_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 f  STU/rom_index_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.568     8.572    STU/plusOp[25]
    SLICE_X29Y55         LUT4 (Prop_lut4_I2_O)        0.299     8.871 f  STU/rom_index[4]_i_13/O
                         net (fo=1, routed)           0.498     9.369    STU/rom_index[4]_i_13_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  STU/rom_index[4]_i_7/O
                         net (fo=1, routed)           0.444     9.937    STU/rom_index[4]_i_7_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  STU/rom_index[4]_i_1/O
                         net (fo=6, routed)           0.914    10.976    STU/rom_index[4]_i_1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.100 r  STU/CLK_0.time_counter[0]_i_1/O
                         net (fo=29, routed)          0.915    12.015    STU/time_counter0
    SLICE_X30Y57         FDRE                                         r  STU/CLK_0.time_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.527    15.009    STU/mclk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  STU/CLK_0.time_counter_reg[23]/C
                         clock pessimism              0.429    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.879    STU/CLK_0.time_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_S7C/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 1.583ns (19.220%)  route 6.655ns (80.780%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 r  reset_IBUF_inst/O
                         net (fo=101, routed)         6.655    12.115    UUT_S7C/reset_IBUF
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.124    12.239 r  UUT_S7C/c_i_1/O
                         net (fo=1, routed)           0.000    12.239    UUT_S7C/c_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  UUT_S7C/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.652    15.135    UUT_S7C/mclk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  UUT_S7C/c_reg/C
                         clock pessimism              0.000    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)        0.077    15.177    UUT_S7C/c_reg
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -12.239    
  -------------------------------------------------------------------
                         slack                                  2.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UUT_S7C/clock_timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_S7C/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.620     1.567    UUT_S7C/mclk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  UUT_S7C/clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.708 r  UUT_S7C/clock_timer_reg[0]/Q
                         net (fo=5, routed)           0.099     1.807    UUT_S7C/clock_timer_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  UUT_S7C/c_i_1/O
                         net (fo=1, routed)           0.000     1.852    UUT_S7C/c_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  UUT_S7C/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.889     2.083    UUT_S7C/mclk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  UUT_S7C/c_reg/C
                         clock pessimism             -0.503     1.580    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120     1.700    UUT_S7C/c_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT_VEL_READ/pos_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/pos_shift_reg[7][7]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.974%)  route 0.212ns (60.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.622     1.569    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  UUT_VEL_READ/pos_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  UUT_VEL_READ/pos_count_reg[7]/Q
                         net (fo=7, routed)           0.212     1.922    UUT_VEL_READ/pos_count[7]
    SLICE_X6Y38          SRL16E                                       r  UUT_VEL_READ/pos_shift_reg[7][7]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.890     2.084    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X6Y38          SRL16E                                       r  UUT_VEL_READ/pos_shift_reg[7][7]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.584    
    SLICE_X6Y38          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.767    UUT_VEL_READ/pos_shift_reg[7][7]_srl8_UUT_VEL_READ_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT_PWM/FSM_sequential_moore_state_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_OUT_SYNC/DIR_synch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.589     1.536    UUT_PWM/mclk_IBUF_BUFG
    SLICE_X27Y46         FDCE                                         r  UUT_PWM/FSM_sequential_moore_state_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.141     1.677 f  UUT_PWM/FSM_sequential_moore_state_curr_reg[1]/Q
                         net (fo=4, routed)           0.114     1.791    UUT_PWM/Q[1]
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  UUT_PWM/DIR_synch_i_1/O
                         net (fo=1, routed)           0.000     1.836    UUT_OUT_SYNC/dir
    SLICE_X26Y46         FDRE                                         r  UUT_OUT_SYNC/DIR_synch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.051    UUT_OUT_SYNC/mclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  UUT_OUT_SYNC/DIR_synch_reg/C
                         clock pessimism             -0.502     1.549    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.121     1.670    UUT_OUT_SYNC/DIR_synch_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UUT_VEL_READ/pos_shift_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/pos_shift_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.593     1.540    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  UUT_VEL_READ/pos_shift_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  UUT_VEL_READ/pos_shift_reg_c_3/Q
                         net (fo=1, routed)           0.112     1.793    UUT_VEL_READ/pos_shift_reg_c_3_n_0
    SLICE_X10Y40         FDCE                                         r  UUT_VEL_READ/pos_shift_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.862     2.056    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  UUT_VEL_READ/pos_shift_reg_c_4/C
                         clock pessimism             -0.503     1.553    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.059     1.612    UUT_VEL_READ/pos_shift_reg_c_4
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UUT_VEL_READ/pos_shift_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/pos_shift_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.593     1.540    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  UUT_VEL_READ/pos_shift_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  UUT_VEL_READ/pos_shift_reg_c/Q
                         net (fo=1, routed)           0.168     1.849    UUT_VEL_READ/pos_shift_reg_c_n_0
    SLICE_X11Y40         FDCE                                         r  UUT_VEL_READ/pos_shift_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.862     2.056    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  UUT_VEL_READ/pos_shift_reg_c_0/C
                         clock pessimism             -0.480     1.576    
    SLICE_X11Y40         FDCE (Hold_fdce_C_D)         0.070     1.646    UUT_VEL_READ/pos_shift_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 UUT_IN_SYNC/temp_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_IN_SYNC/SA_synch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.623     1.570    UUT_IN_SYNC/mclk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  UUT_IN_SYNC/temp_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  UUT_IN_SYNC/temp_a_reg/Q
                         net (fo=1, routed)           0.116     1.850    UUT_IN_SYNC/temp_a
    SLICE_X0Y44          FDRE                                         r  UUT_IN_SYNC/SA_synch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.893     2.087    UUT_IN_SYNC/mclk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  UUT_IN_SYNC/SA_synch_reg/C
                         clock pessimism             -0.501     1.586    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.059     1.645    UUT_IN_SYNC/SA_synch_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UUT_PWM/FSM_sequential_moore_state_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_PWM/FSM_sequential_moore_state_curr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.237%)  route 0.163ns (46.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.589     1.536    UUT_PWM/mclk_IBUF_BUFG
    SLICE_X27Y46         FDCE                                         r  UUT_PWM/FSM_sequential_moore_state_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  UUT_PWM/FSM_sequential_moore_state_curr_reg[1]/Q
                         net (fo=4, routed)           0.163     1.840    STU/Q[1]
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.885 r  STU/FSM_sequential_moore_state_curr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    UUT_PWM/D[0]
    SLICE_X26Y45         FDCE                                         r  UUT_PWM/FSM_sequential_moore_state_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.051    UUT_PWM/mclk_IBUF_BUFG
    SLICE_X26Y45         FDCE                                         r  UUT_PWM/FSM_sequential_moore_state_curr_reg[0]/C
                         clock pessimism             -0.499     1.552    
    SLICE_X26Y45         FDCE (Hold_fdce_C_D)         0.120     1.672    UUT_PWM/FSM_sequential_moore_state_curr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 UUT_VEL_READ/pos_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/pos_shift_reg[7][6]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.877%)  route 0.213ns (60.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.622     1.569    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  UUT_VEL_READ/pos_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  UUT_VEL_READ/pos_count_reg[6]/Q
                         net (fo=7, routed)           0.213     1.922    UUT_VEL_READ/pos_count[6]
    SLICE_X6Y38          SRL16E                                       r  UUT_VEL_READ/pos_shift_reg[7][6]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.890     2.084    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X6Y38          SRL16E                                       r  UUT_VEL_READ/pos_shift_reg[7][6]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.584    
    SLICE_X6Y38          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.693    UUT_VEL_READ/pos_shift_reg[7][6]_srl8_UUT_VEL_READ_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UUT_QUAD_DEC/FSM_sequential_mealy_state_curr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_QUAD_DEC/FSM_sequential_mealy_state_curr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.975%)  route 0.178ns (46.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.622     1.569    UUT_QUAD_DEC/mclk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  UUT_QUAD_DEC/FSM_sequential_mealy_state_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164     1.733 r  UUT_QUAD_DEC/FSM_sequential_mealy_state_curr_reg[0]/Q
                         net (fo=7, routed)           0.178     1.911    UUT_QUAD_DEC/mealy_state_curr[0]
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.045     1.956 r  UUT_QUAD_DEC/FSM_sequential_mealy_state_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.956    UUT_QUAD_DEC/FSM_sequential_mealy_state_curr[2]_i_1_n_0
    SLICE_X6Y40          FDCE                                         r  UUT_QUAD_DEC/FSM_sequential_mealy_state_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.891     2.085    UUT_QUAD_DEC/mclk_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  UUT_QUAD_DEC/FSM_sequential_mealy_state_curr_reg[2]/C
                         clock pessimism             -0.500     1.585    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.120     1.705    UUT_QUAD_DEC/FSM_sequential_mealy_state_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UUT_PWM/pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_PWM/pwm_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz rise@0.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.576     1.523    UUT_PWM/mclk_IBUF_BUFG
    SLICE_X26Y52         FDCE                                         r  UUT_PWM/pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDCE (Prop_fdce_C_Q)         0.164     1.687 r  UUT_PWM/pwm_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.801    UUT_PWM/pwm_counter_reg_n_0_[10]
    SLICE_X26Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  UUT_PWM/pwm_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    UUT_PWM/pwm_counter_reg[8]_i_1_n_5
    SLICE_X26Y52         FDCE                                         r  UUT_PWM/pwm_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.846     2.040    UUT_PWM/mclk_IBUF_BUFG
    SLICE_X26Y52         FDCE                                         r  UUT_PWM/pwm_counter_reg[10]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X26Y52         FDCE (Hold_fdce_C_D)         0.134     1.657    UUT_PWM/pwm_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y52   STU/CLK_0.time_counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y54   STU/CLK_0.time_counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y54   STU/CLK_0.time_counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y55   STU/CLK_0.time_counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y55   STU/CLK_0.time_counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y55   STU/CLK_0.time_counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y55   STU/CLK_0.time_counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y56   STU/CLK_0.time_counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y57   STU/CLK_0.time_counter_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][6]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][7]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    UUT_VEL_READ/pos_shift_reg[7][0]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][1]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][2]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    UUT_VEL_READ/pos_shift_reg[7][4]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    UUT_VEL_READ/pos_shift_reg[7][5]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][6]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][7]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][1]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][6]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][7]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    UUT_VEL_READ/pos_shift_reg[7][0]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][1]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][2]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   UUT_VEL_READ/pos_shift_reg[7][3]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    UUT_VEL_READ/pos_shift_reg[7][4]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    UUT_VEL_READ/pos_shift_reg[7][5]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][6]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    UUT_VEL_READ/pos_shift_reg[7][7]_srl8_UUT_VEL_READ_pos_shift_reg_c_6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100hz
  To Clock:  clk100hz

Setup :            0  Failing Endpoints,  Worst Slack        2.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/rcount_reg[16]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 1.459ns (17.963%)  route 6.665ns (82.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.665    12.124    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y46          FDCE                                         f  UUT_VEL_READ/rcount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.655    15.138    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y46          FDCE                                         r  UUT_VEL_READ/rcount_reg[16]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X5Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.698    UUT_VEL_READ/rcount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/rcount_reg[17]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 1.459ns (17.963%)  route 6.665ns (82.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.665    12.124    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y46          FDCE                                         f  UUT_VEL_READ/rcount_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.655    15.138    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y46          FDCE                                         r  UUT_VEL_READ/rcount_reg[17]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X5Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.698    UUT_VEL_READ/rcount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/rcount_reg[18]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 1.459ns (17.963%)  route 6.665ns (82.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.665    12.124    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y46          FDCE                                         f  UUT_VEL_READ/rcount_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.655    15.138    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y46          FDCE                                         r  UUT_VEL_READ/rcount_reg[18]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X5Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.698    UUT_VEL_READ/rcount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/rcount_reg[19]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 1.459ns (17.963%)  route 6.665ns (82.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.665    12.124    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y46          FDCE                                         f  UUT_VEL_READ/rcount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.655    15.138    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y46          FDCE                                         r  UUT_VEL_READ/rcount_reg[19]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X5Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.698    UUT_VEL_READ/rcount_reg[19]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/rcount_reg[12]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 1.459ns (18.274%)  route 6.527ns (81.726%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.527    11.986    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y45          FDCE                                         f  UUT_VEL_READ/rcount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.655    15.138    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  UUT_VEL_READ/rcount_reg[12]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X5Y45          FDCE (Recov_fdce_C_CLR)     -0.405    14.698    UUT_VEL_READ/rcount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/rcount_reg[13]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 1.459ns (18.274%)  route 6.527ns (81.726%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.527    11.986    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y45          FDCE                                         f  UUT_VEL_READ/rcount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.655    15.138    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  UUT_VEL_READ/rcount_reg[13]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X5Y45          FDCE (Recov_fdce_C_CLR)     -0.405    14.698    UUT_VEL_READ/rcount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/rcount_reg[14]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 1.459ns (18.274%)  route 6.527ns (81.726%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.527    11.986    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y45          FDCE                                         f  UUT_VEL_READ/rcount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.655    15.138    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  UUT_VEL_READ/rcount_reg[14]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X5Y45          FDCE (Recov_fdce_C_CLR)     -0.405    14.698    UUT_VEL_READ/rcount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/rcount_reg[15]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 1.459ns (18.274%)  route 6.527ns (81.726%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.527    11.986    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y45          FDCE                                         f  UUT_VEL_READ/rcount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.655    15.138    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  UUT_VEL_READ/rcount_reg[15]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X5Y45          FDCE (Recov_fdce_C_CLR)     -0.405    14.698    UUT_VEL_READ/rcount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/moving_sum_reg[4]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 1.459ns (18.304%)  route 6.514ns (81.696%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.514    11.973    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y39          FDCE                                         f  UUT_VEL_READ/moving_sum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.653    15.136    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  UUT_VEL_READ/moving_sum_reg[4]/C
                         clock pessimism              0.000    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.405    14.696    UUT_VEL_READ/moving_sum_reg[4]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT_VEL_READ/moving_sum_reg[5]/CLR
                            (recovery check against rising-edge clock clk100hz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100hz rise@10.000ns - clk100hz rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 1.459ns (18.304%)  route 6.514ns (81.696%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    R18                                               0.000     4.000 f  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     5.459 f  reset_IBUF_inst/O
                         net (fo=101, routed)         6.514    11.973    UUT_VEL_READ/reset_IBUF
    SLICE_X5Y39          FDCE                                         f  UUT_VEL_READ/moving_sum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.653    15.136    UUT_VEL_READ/mclk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  UUT_VEL_READ/moving_sum_reg[5]/C
                         clock pessimism              0.000    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.405    14.696    UUT_VEL_READ/moving_sum_reg[5]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  2.723    





