

================================================================
== Vitis HLS Report for 'conv2_Pipeline_7'
================================================================
* Date:           Sun Nov  5 00:33:57 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem524 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul522 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loop_index_1_i = alloca i32 1"   --->   Operation 8 'alloca' 'loop_index_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln115_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln115_1"   --->   Operation 9 'read' 'mul_ln115_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln122_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln122_1"   --->   Operation 10 'read' 'sext_ln122_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln122_1_cast = sext i62 %sext_ln122_1_read"   --->   Operation 11 'sext' 'sext_ln122_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_26, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_1_i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul522"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem524"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index_1_i_load = load i8 %loop_index_1_i"   --->   Operation 17 'load' 'loop_index_1_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%exitcond5818 = icmp_eq  i8 %loop_index_1_i_load, i8 255"   --->   Operation 18 'icmp' 'exitcond5818' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_1_i_load, i8 1"   --->   Operation 19 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5818, void %load-store-loop.1.i.split, void %for.inc45.1.i.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_urem524_load = load i8 %phi_urem524"   --->   Operation 21 'load' 'phi_urem524_load' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%next_urem525 = add i8 %phi_urem524_load, i8 1"   --->   Operation 22 'add' 'next_urem525' <Predicate = (!exitcond5818)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%empty_347 = icmp_ult  i8 %next_urem525, i8 85"   --->   Operation 23 'icmp' 'empty_347' <Predicate = (!exitcond5818)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.39ns)   --->   "%idx_urem526 = select i1 %empty_347, i8 %next_urem525, i8 0"   --->   Operation 24 'select' 'idx_urem526' <Predicate = (!exitcond5818)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%phi_urem524_cast = zext i8 %phi_urem524_load"   --->   Operation 25 'zext' 'phi_urem524_cast' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%empty_348 = add i10 %mul_ln115_1_read, i10 %phi_urem524_cast"   --->   Operation 26 'add' 'empty_348' <Predicate = (!exitcond5818)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_348"   --->   Operation 27 'zext' 'p_cast' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_60 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %p_cast"   --->   Operation 28 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_60' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_61 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %p_cast"   --->   Operation 29 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_61' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_62 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %p_cast"   --->   Operation 30 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_62' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_63 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_60"   --->   Operation 31 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_63' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_64 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_61"   --->   Operation 32 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_64' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_65 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_62"   --->   Operation 33 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_65' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_1_i"   --->   Operation 34 'store' 'store_ln0' <Predicate = (!exitcond5818)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %idx_urem526, i8 %phi_urem524"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond5818)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln122_1_cast" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 36 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul522_load = load i17 %phi_mul522"   --->   Operation 38 'load' 'phi_mul522_load' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.86ns)   --->   "%next_mul523 = add i17 %phi_mul522_load, i17 386"   --->   Operation 39 'add' 'next_mul523' <Predicate = (!exitcond5818)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %phi_mul522_load, i32 15, i32 16"   --->   Operation 40 'partselect' 'p_cast2' <Predicate = (!exitcond5818)> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_63 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_60"   --->   Operation 41 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_63' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_64 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_61"   --->   Operation 42 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_64' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_65 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_62"   --->   Operation 43 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_65' <Predicate = (!exitcond5818)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 44 [1/1] (0.47ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_63, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_64, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_65, i2 %p_cast2"   --->   Operation 44 'mux' 'tmp_8' <Predicate = (!exitcond5818)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 %next_mul523, i17 %phi_mul522"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!exitcond5818)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (exitcond5818)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_349 = bitcast i32 %tmp_8"   --->   Operation 47 'bitcast' 'empty_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (7.30ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i3_addr, i32 %empty_349, i4 15" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 48 'write' 'write_ln122' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.350ns
The critical path consists of the following:
	'alloca' operation ('phi_urem524') [7]  (0.000 ns)
	'load' operation ('phi_urem524_load') on local variable 'phi_urem524' [26]  (0.000 ns)
	'add' operation ('next_urem525') [28]  (0.765 ns)
	'icmp' operation ('empty_347') [29]  (0.765 ns)
	'select' operation ('idx_urem526') [30]  (0.393 ns)
	'store' operation ('store_ln0') of variable 'idx_urem526' on local variable 'phi_urem524' [48]  (0.427 ns)

 <State 2>: 1.713ns
The critical path consists of the following:
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_o_63') on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_2' [40]  (1.237 ns)
	'mux' operation ('tmp_8') [43]  (0.476 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln122', src/conv2.cpp:122->src/conv2.cpp:55) on port 'i3' (src/conv2.cpp:122->src/conv2.cpp:55) [45]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
