#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 22 01:08:39 2024
# Process ID: 13108
# Current directory: D:/Verilog/Verilog/APB_I2C
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9148 D:\Verilog\Verilog\APB_I2C\APB_I2C.xpr
# Log file: D:/Verilog/Verilog/APB_I2C/vivado.log
# Journal file: D:/Verilog/Verilog/APB_I2C\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/APB_I2C/APB_I2C.xpr
launch_simulation
update_compile_order -fileset sources_1
set_property -name {xsim.compile.xvlog.more_options} -value {} -objects [get_filesets sim_1]
set_property -name {xsim.elaborate.xelab.more_options} -value {} -objects [get_filesets sim_1]
launch_simulation
set_property -name {xsim.elaborate.xelab.more_options} -value {-L uvm} -objects [get_filesets sim_1]
set_property -name {xsim.compile.xvlog.more_options} -value {-L uvm} -objects [get_filesets sim_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top I2C_UVM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source I2C_UVM.tcl
relaunch_sim
restart
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_MCU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
launch_simulation
source tb_MCU.tcl
relaunch_sim
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top I2C_UVM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source I2C_UVM.tcl
run 10 us
relaunch_sim
run 10 us
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
close_sim
launch_simulation
source I2C_UVM.tcl
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
