// Seed: 173974797
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_8 - id_2;
  assign id_1 = 1 == 1 ? id_8 : 1'h0 ? id_4 == id_2 : 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2
);
  initial begin : LABEL_0
    disable id_4;
    id_4 <= 1;
  end
  logic [7:0] id_5;
  wire id_6;
  assign id_5[""<<(1)] = id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
