AArch64 MP.RT.inv+poloc-dmb+ctrl-isb
{
  pa1 = 0;
  pa2 = 0;
  [PTE(x)] = (valid:0);
  [PTE(y)] = (oa:PA(pa2));
  0:X0 = (oa:PA(pa1));
  0:X1 = PTE(x);
  0:X2 = (valid:0);
  0:X3 = PTE(x);
  0:X4 = 1;
  0:X5 = y;
  1:X1 = y;
  1:X3 = x;
}

 P0           | P1           | P1.F             ;
 STR X0, [X1] | LDR X0, [X1] | ADR X13, L0      ;
 STR X2, [X3] | CBNZ X0, L0  | MSR ELR_EL1, X13 ;
 DMB SY       | L0:          | ERET             ;
 STR X4, [X5] | ISB          |                  ;
              | MOV X2, #1   |                  ;
              | LDR X2, [X3] |                  ;

exists (1:X0 = 1 /\ 1:X2 = 0)

