digraph G {
graph [ fontsize=11 ];
node [ fontsize=11 ];
edge [ fontsize=10 ];
rankdir=BU
ranksep=1.5
nodesep=1
splines=spline
compound=true
Graphinfo [ label="" shape=plaintext, style=rounded, color=black, fontname="Arial-Bold" ];
subgraph cluster_1 { label="epoch 1"; fontsize=14; 
subgraph cluster_1_nodes { label="nodes "; peripheries=0;
Transpose_1 ;  }

subgraph cluster_dma_1_in { label=""; peripheries=0;
dummy_1[ style=invis ];  };
 }
subgraph cluster_2 { label="epoch 2"; fontsize=14; 
subgraph cluster_2_nodes { label="nodes "; peripheries=0;
Quantize_5 ;  }

subgraph cluster_dma_2_in { label="dma inputs "; peripheries=0;
dma_3i2 ;  };

subgraph cluster_dma_2_out { label="dma outputs "; peripheries=0;
dma_9i2 ;  }
 }
Transpose_1:s -> dma_3i2:n [ltail="cluster_1" lhead=cluster_2 strength=1000 penwidth=5];
subgraph cluster_3 { label="epoch 3"; fontsize=14; 
subgraph cluster_3_nodes { label="nodes "; peripheries=0;
Conv2D_7 ; Conv2D_7_mul_scale_27 ; Conv2D_7_off_bias_29 ; PReLU_10_0_clip_x ; PReLU_10_0_mul_x ;  }

subgraph cluster_dma_3_in { label="dma inputs "; peripheries=0;
dma_6i3 ; dma_0i3 ;  };

subgraph cluster_dma_3_out { label="dma outputs "; peripheries=0;
dma_7i3 ; dma_9i3 ;  }
 }
dma_9i2:s -> dma_6i3:n [ltail="cluster_2" lhead=cluster_3 strength=1000 penwidth=5];
subgraph cluster_4 { label="epoch 4"; fontsize=14; 
subgraph cluster_4_nodes { label="nodes "; peripheries=0;
PReLU_10_0_mul_x_mul_sub2_ ; PReLU_10_0_relu_x ; PReLU_10_0_add_x ; Conv2D_11 ; Conv2D_11_mul_scale_36 ; Conv2D_11_off_bias_38 ;  }

subgraph cluster_dma_4_in { label="dma inputs "; peripheries=0;
dma_8i4 ; dma_1i4 ; dma_0i4 ;  };

subgraph cluster_dma_4_out { label="dma outputs "; peripheries=0;
dma_5i4 ; dma_4i4 ;  }
 }
dma_9i3:s -> dma_8i4:n [ltail="cluster_3" lhead=cluster_4 strength=1000 penwidth=5];
subgraph cluster_5 { label="epoch 5"; fontsize=14; 
subgraph cluster_5_nodes { label="nodes "; peripheries=0;
Conv2D_14 ; Conv2D_14_mul_scale_45 ; Conv2D_14_off_bias_47 ;  }

subgraph cluster_dma_5_in { label="dma inputs "; peripheries=0;
dma_5i5 ; dma_6i5 ;  };

subgraph cluster_dma_5_out { label="dma outputs "; peripheries=0;
dma_0i5 ;  }
 }
dma_4i4:s -> dma_5i5:n [ltail="cluster_4" lhead=cluster_5 strength=1000 penwidth=5];
subgraph cluster_6 { label="epoch 6"; fontsize=14; 
subgraph cluster_6_nodes { label="nodes "; peripheries=0;
Add_17 ; PReLU_20_1_clip_x ; PReLU_20_1_mul_x ; PReLU_20_1_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_6_in { label="dma inputs "; peripheries=0;
dma_3i6 ; dma_6i6 ;  };

subgraph cluster_dma_6_out { label="dma outputs "; peripheries=0;
dma_1i6 ;  }
 }
dma_0i5:s -> dma_3i6:n [ltail="cluster_5" lhead=cluster_6 strength=1000 penwidth=5];
subgraph cluster_7 { label="epoch 7"; fontsize=14; 
subgraph cluster_7_nodes { label="nodes "; peripheries=0;
PReLU_20_1_relu_x ; PReLU_20_1_add_x ; Conv2D_21 ; Conv2D_21_mul_scale_54 ; Conv2D_21_off_bias_56 ;  }

subgraph cluster_dma_7_in { label="dma inputs "; peripheries=0;
dma_0i7 ; dma_5i7 ; dma_1i7 ;  };

subgraph cluster_dma_7_out { label="dma outputs "; peripheries=0;
dma_2i7 ; dma_6i7 ;  }
 }
dma_1i6:s -> dma_0i7:n [ltail="cluster_6" lhead=cluster_7 strength=1000 penwidth=5];
subgraph cluster_8 { label="epoch 8"; fontsize=14; 
subgraph cluster_8_nodes { label="nodes "; peripheries=0;
Conv2D_24 ; Conv2D_24_mul_scale_63 ; Conv2D_24_off_bias_65 ;  }

subgraph cluster_dma_8_in { label="dma inputs "; peripheries=0;
dma_8i8 ; dma_1i8 ;  };

subgraph cluster_dma_8_out { label="dma outputs "; peripheries=0;
dma_5i8 ;  }
 }
dma_6i7:s -> dma_8i8:n [ltail="cluster_7" lhead=cluster_8 strength=1000 penwidth=5];
subgraph cluster_9 { label="epoch 9"; fontsize=14; 
subgraph cluster_9_nodes { label="nodes "; peripheries=0;
Add_27 ; PReLU_30_2_clip_x ; PReLU_30_2_mul_x ; PReLU_30_2_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_9_in { label="dma inputs "; peripheries=0;
dma_0i9 ; dma_2i9 ;  };

subgraph cluster_dma_9_out { label="dma outputs "; peripheries=0;
dma_6i9 ;  }
 }
dma_5i8:s -> dma_0i9:n [ltail="cluster_8" lhead=cluster_9 strength=1000 penwidth=5];
subgraph cluster_10 { label="epoch 10"; fontsize=14; 
subgraph cluster_10_nodes { label="nodes "; peripheries=0;
PReLU_30_2_relu_x ; PReLU_30_2_add_x ; Conv2D_35 ; Conv2D_35_mul_scale_72 ; Conv2D_35_off_bias_74 ;  }

subgraph cluster_dma_10_in { label="dma inputs "; peripheries=0;
dma_4i10 ; dma_6i10 ; dma_3i10 ;  };

subgraph cluster_dma_10_out { label="dma outputs "; peripheries=0;
dma_9i10 ; dma_1i10 ;  }
 }
dma_6i9:s -> dma_4i10:n [ltail="cluster_9" lhead=cluster_10 strength=1000 penwidth=5];
subgraph cluster_11 { label="epoch 11"; fontsize=14; 
subgraph cluster_11_nodes { label="nodes "; peripheries=0;
Conv2D_38 ; Conv2D_38_mul_scale_81 ; Conv2D_38_off_bias_83 ; MaxPool_31 ;  }

subgraph cluster_dma_11_in { label="dma inputs "; peripheries=0;
dma_8i11 ; dma_2i11 ; dma_6i11 ;  };

subgraph cluster_dma_11_out { label="dma outputs "; peripheries=0;
dma_0i11 ; dma_3i11 ;  }
 }
dma_1i10:s -> dma_8i11:n [ltail="cluster_10" lhead=cluster_11 strength=1000 penwidth=5];
subgraph cluster_12 { label="epoch 12"; fontsize=14; 
subgraph cluster_12_nodes { label="nodes "; peripheries=0;
Transpose_32 ;  }

subgraph cluster_dma_12_in { label=""; peripheries=0;
dummy_12[ style=invis ];  };
 }
dma_3i11:s -> dummy_12:n [ltail="cluster_11" lhead=cluster_12 strength=1000 penwidth=5];
subgraph cluster_13 { label="epoch 13"; fontsize=14; 
subgraph cluster_13_nodes { label="nodes "; peripheries=0;
Pad_33_conv_identity ;  }

subgraph cluster_dma_13_in { label="dma inputs "; peripheries=0;
dma_7i13 ;  };

subgraph cluster_dma_13_out { label="dma outputs "; peripheries=0;
dma_3i13 ;  }
 }
Transpose_32:s -> dma_7i13:n [ltail="cluster_12" lhead=cluster_13 strength=1000 penwidth=5];
subgraph cluster_14 { label="epoch 14"; fontsize=14; 
subgraph cluster_14_nodes { label="nodes "; peripheries=0;
Pad_33 ;  }

subgraph cluster_dma_14_in { label="dma inputs "; peripheries=0;
dma_5i14 ; dma_7i14 ;  };

subgraph cluster_dma_14_out { label="dma outputs "; peripheries=0;
dma_4i14 ;  }
 }
dma_3i13:s -> dma_7i14:n [ltail="cluster_13" lhead=cluster_14 strength=1000 penwidth=5];
subgraph cluster_15 { label="epoch 15"; fontsize=14; 
subgraph cluster_15_nodes { label="nodes "; peripheries=0;
Transpose_34 ;  }

subgraph cluster_dma_15_in { label=""; peripheries=0;
dummy_15[ style=invis ];  };
 }
dma_4i14:s -> dummy_15:n [ltail="cluster_14" lhead=cluster_15 strength=1000 penwidth=5];
subgraph cluster_16 { label="epoch 16"; fontsize=14; 
subgraph cluster_16_nodes { label="nodes "; peripheries=0;
Add_41 ; PReLU_44_3_clip_x ; PReLU_44_3_mul_x ; PReLU_44_3_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_16_in { label="dma inputs "; peripheries=0;
dma_6i16 ; dma_4i16 ;  };

subgraph cluster_dma_16_out { label="dma outputs "; peripheries=0;
dma_8i16 ;  }
 }
Transpose_34:s -> dma_6i16:n [ltail="cluster_15" lhead=cluster_16 strength=1000 penwidth=5];
subgraph cluster_17 { label="epoch 17"; fontsize=14; 
subgraph cluster_17_nodes { label="nodes "; peripheries=0;
PReLU_44_3_relu_x ; PReLU_44_3_add_x ;  }

subgraph cluster_dma_17_in { label="dma inputs "; peripheries=0;
dma_6i17 ; dma_3i17 ;  };

subgraph cluster_dma_17_out { label="dma outputs "; peripheries=0;
dma_0i17 ; dma_0i17 ;  }
 }
dma_8i16:s -> dma_3i17:n [ltail="cluster_16" lhead=cluster_17 strength=1000 penwidth=5];
subgraph cluster_18 { label="epoch 18"; fontsize=14; 
subgraph cluster_18_nodes { label="nodes "; peripheries=0;
Conv2D_45_conv_identity ;  }

subgraph cluster_dma_18_in { label="dma inputs "; peripheries=0;
dma_9i18 ;  };

subgraph cluster_dma_18_out { label="dma outputs "; peripheries=0;
dma_0i18 ;  }
 }
dma_0i17:s -> dma_9i18:n [ltail="cluster_17" lhead=cluster_18 strength=1000 penwidth=5];
subgraph cluster_19 { label="epoch 19"; fontsize=14; 
subgraph cluster_19_nodes { label="nodes "; peripheries=0;
Conv2D_45 ; Conv2D_45_mul_scale_90 ; Conv2D_45_off_bias_92 ;  }

subgraph cluster_dma_19_in { label="dma inputs "; peripheries=0;
dma_6i19 ; dma_5i19 ;  };

subgraph cluster_dma_19_out { label="dma outputs "; peripheries=0;
dma_0i19 ; dma_0i19 ;  }
 }
dma_0i18:s -> dma_6i19:n [ltail="cluster_18" lhead=cluster_19 strength=1000 penwidth=5];
subgraph cluster_20 { label="epoch 20"; fontsize=14; 
subgraph cluster_20_nodes { label="nodes "; peripheries=0;
Conv2D_48 ; Conv2D_48_ca_pipe_1 ; Conv2D_48_mul_scale_99 ; Conv2D_48_off_bias_101 ;  }

subgraph cluster_dma_20_in { label="dma inputs "; peripheries=0;
dma_6i20 ; dma_7i20 ; dma_3i20 ;  };

subgraph cluster_dma_20_out { label="dma outputs "; peripheries=0;
dma_2i20 ;  }
 }
dma_0i19:s -> dma_6i20:n [ltail="cluster_19" lhead=cluster_20 strength=1000 penwidth=5];
subgraph cluster_21 { label="epoch 21"; fontsize=14; 
subgraph cluster_21_nodes { label="nodes "; peripheries=0;
Add_51 ; PReLU_54_4_clip_x ; PReLU_54_4_mul_x ; PReLU_54_4_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_21_in { label="dma inputs "; peripheries=0;
dma_6i21 ; dma_1i21 ;  };

subgraph cluster_dma_21_out { label="dma outputs "; peripheries=0;
dma_8i21 ;  }
 }
dma_2i20:s -> dma_6i21:n [ltail="cluster_20" lhead=cluster_21 strength=1000 penwidth=5];
subgraph cluster_22 { label="epoch 22"; fontsize=14; 
subgraph cluster_22_nodes { label="nodes "; peripheries=0;
PReLU_54_4_relu_x ; PReLU_54_4_add_x ;  }

subgraph cluster_dma_22_in { label="dma inputs "; peripheries=0;
dma_5i22 ; dma_7i22 ;  };

subgraph cluster_dma_22_out { label="dma outputs "; peripheries=0;
dma_2i22 ; dma_2i22 ;  }
 }
dma_8i21:s -> dma_7i22:n [ltail="cluster_21" lhead=cluster_22 strength=1000 penwidth=5];
subgraph cluster_23 { label="epoch 23"; fontsize=14; 
subgraph cluster_23_nodes { label="nodes "; peripheries=0;
Conv2D_55_conv_identity ;  }

subgraph cluster_dma_23_in { label="dma inputs "; peripheries=0;
dma_3i23 ;  };

subgraph cluster_dma_23_out { label="dma outputs "; peripheries=0;
dma_7i23 ;  }
 }
dma_2i22:s -> dma_3i23:n [ltail="cluster_22" lhead=cluster_23 strength=1000 penwidth=5];
subgraph cluster_24 { label="epoch 24"; fontsize=14; 
subgraph cluster_24_nodes { label="nodes "; peripheries=0;
Conv2D_55 ; Conv2D_55_mul_scale_108 ; Conv2D_55_off_bias_110 ;  }

subgraph cluster_dma_24_in { label="dma inputs "; peripheries=0;
dma_4i24 ; dma_2i24 ;  };

subgraph cluster_dma_24_out { label="dma outputs "; peripheries=0;
dma_7i24 ; dma_7i24 ;  }
 }
dma_7i23:s -> dma_4i24:n [ltail="cluster_23" lhead=cluster_24 strength=1000 penwidth=5];
subgraph cluster_25 { label="epoch 25"; fontsize=14; 
subgraph cluster_25_nodes { label="nodes "; peripheries=0;
Conv2D_58 ; Conv2D_58_ca_pipe_1 ; Conv2D_58_mul_scale_117 ; Conv2D_58_off_bias_119 ;  }

subgraph cluster_dma_25_in { label="dma inputs "; peripheries=0;
dma_3i25 ; dma_5i25 ; dma_9i25 ;  };

subgraph cluster_dma_25_out { label="dma outputs "; peripheries=0;
dma_1i25 ;  }
 }
dma_7i24:s -> dma_3i25:n [ltail="cluster_24" lhead=cluster_25 strength=1000 penwidth=5];
subgraph cluster_26 { label="epoch 26"; fontsize=14; 
subgraph cluster_26_nodes { label="nodes "; peripheries=0;
Add_61 ; PReLU_64_5_clip_x ; PReLU_64_5_mul_x ; PReLU_64_5_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_26_in { label="dma inputs "; peripheries=0;
dma_1i26 ; dma_9i26 ;  };

subgraph cluster_dma_26_out { label="dma outputs "; peripheries=0;
dma_6i26 ;  }
 }
dma_1i25:s -> dma_1i26:n [ltail="cluster_25" lhead=cluster_26 strength=1000 penwidth=5];
subgraph cluster_27 { label="epoch 27"; fontsize=14; 
subgraph cluster_27_nodes { label="nodes "; peripheries=0;
PReLU_64_5_relu_x ; PReLU_64_5_add_x ; MaxPool_65 ; Transpose_66 ;  }

subgraph cluster_dma_27_in { label="dma inputs "; peripheries=0;
dma_7i27 ; dma_2i27 ;  };

subgraph cluster_dma_27_out { label="dma outputs "; peripheries=0;
dma_8i27 ; dma_1i27 ;  }
 }
dma_6i26:s -> dma_7i27:n [ltail="cluster_26" lhead=cluster_27 strength=1000 penwidth=5];
subgraph cluster_28 { label="epoch 28"; fontsize=14; 
subgraph cluster_28_nodes { label="nodes "; peripheries=0;
Pad_67 ; Conv2D_69_conv_identity ;  }

subgraph cluster_dma_28_in { label="dma inputs "; peripheries=0;
dma_2i28 ; dma_0i28 ; dma_4i28 ;  };

subgraph cluster_dma_28_out { label="dma outputs "; peripheries=0;
dma_6i28 ; dma_5i28 ;  }
 }
dma_1i27:s -> dma_0i28:n [ltail="cluster_27" lhead=cluster_28 strength=1000 penwidth=5];
subgraph cluster_29 { label="epoch 29"; fontsize=14; 
subgraph cluster_29_nodes { label="nodes "; peripheries=0;
Transpose_68 ;  }

subgraph cluster_dma_29_in { label=""; peripheries=0;
dummy_29[ style=invis ];  };
 }
dma_5i28:s -> dummy_29:n [ltail="cluster_28" lhead=cluster_29 strength=1000 penwidth=5];
subgraph cluster_30 { label="epoch 30"; fontsize=14; 
subgraph cluster_30_nodes { label="nodes "; peripheries=0;
Conv2D_69 ; Conv2D_69_mul_scale_126 ; Conv2D_69_off_bias_128 ;  }

subgraph cluster_dma_30_in { label="dma inputs "; peripheries=0;
dma_2i30 ; dma_6i30 ;  };

subgraph cluster_dma_30_out { label="dma outputs "; peripheries=0;
dma_1i30 ; dma_1i30 ;  }
 }
Transpose_68:s -> dma_2i30:n [ltail="cluster_29" lhead=cluster_30 strength=1000 penwidth=5];
subgraph cluster_31 { label="epoch 31"; fontsize=14; 
subgraph cluster_31_nodes { label="nodes "; peripheries=0;
Conv2D_72 ; Conv2D_72_ca_pipe_1 ; Conv2D_72_mul_scale_135 ; Conv2D_72_off_bias_137 ;  }

subgraph cluster_dma_31_in { label="dma inputs "; peripheries=0;
dma_2i31 ; dma_5i31 ; dma_8i31 ;  };

subgraph cluster_dma_31_out { label="dma outputs "; peripheries=0;
dma_0i31 ;  }
 }
dma_1i30:s -> dma_2i31:n [ltail="cluster_30" lhead=cluster_31 strength=1000 penwidth=5];
subgraph cluster_32 { label="epoch 32"; fontsize=14; 
subgraph cluster_32_nodes { label="nodes "; peripheries=0;
Add_75 ; PReLU_78_6_clip_x ; PReLU_78_6_mul_x ; PReLU_78_6_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_32_in { label="dma inputs "; peripheries=0;
dma_6i32 ; dma_4i32 ;  };

subgraph cluster_dma_32_out { label="dma outputs "; peripheries=0;
dma_5i32 ;  }
 }
dma_0i31:s -> dma_6i32:n [ltail="cluster_31" lhead=cluster_32 strength=1000 penwidth=5];
subgraph cluster_33 { label="epoch 33"; fontsize=14; 
subgraph cluster_33_nodes { label="nodes "; peripheries=0;
PReLU_78_6_relu_x ; PReLU_78_6_add_x ;  }

subgraph cluster_dma_33_in { label="dma inputs "; peripheries=0;
dma_4i33 ; dma_6i33 ;  };

subgraph cluster_dma_33_out { label="dma outputs "; peripheries=0;
dma_2i33 ; dma_2i33 ;  }
 }
dma_5i32:s -> dma_6i33:n [ltail="cluster_32" lhead=cluster_33 strength=1000 penwidth=5];
subgraph cluster_34 { label="epoch 34"; fontsize=14; 
subgraph cluster_34_nodes { label="nodes "; peripheries=0;
Conv2D_79_conv_identity ;  }

subgraph cluster_dma_34_in { label="dma inputs "; peripheries=0;
dma_2i34 ;  };

subgraph cluster_dma_34_out { label="dma outputs "; peripheries=0;
dma_5i34 ;  }
 }
dma_2i33:s -> dma_2i34:n [ltail="cluster_33" lhead=cluster_34 strength=1000 penwidth=5];
subgraph cluster_35 { label="epoch 35"; fontsize=14; 
subgraph cluster_35_nodes { label="nodes "; peripheries=0;
Conv2D_79 ; Conv2D_79_mul_scale_144 ; Conv2D_79_off_bias_146 ;  }

subgraph cluster_dma_35_in { label="dma inputs "; peripheries=0;
dma_7i35 ; dma_8i35 ;  };

subgraph cluster_dma_35_out { label="dma outputs "; peripheries=0;
dma_2i35 ; dma_2i35 ; dma_2i35 ; dma_2i35 ;  }
 }
dma_5i34:s -> dma_7i35:n [ltail="cluster_34" lhead=cluster_35 strength=1000 penwidth=5];
subgraph cluster_36 { label="epoch 36"; fontsize=14; 
subgraph cluster_36_nodes { label="nodes "; peripheries=0;
Conv2D_82 ; Conv2D_82_ca_pipe_1 ; Conv2D_82_ca_pipe_2 ; Conv2D_82_ca_pipe_3 ; Conv2D_82_mul_scale_153 ; Conv2D_82_off_bias_155 ;  }

subgraph cluster_dma_36_in { label="dma inputs "; peripheries=0;
dma_1i36 ; dma_5i36 ; dma_9i36 ; dma_2i36 ; dma_8i36 ;  };

subgraph cluster_dma_36_out { label="dma outputs "; peripheries=0;
dma_4i36 ;  }
 }
dma_2i35:s -> dma_1i36:n [ltail="cluster_35" lhead=cluster_36 strength=1000 penwidth=5];
subgraph cluster_37 { label="epoch 37"; fontsize=14; 
subgraph cluster_37_nodes { label="nodes "; peripheries=0;
Add_85 ; PReLU_88_7_clip_x ; PReLU_88_7_mul_x ; PReLU_88_7_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_37_in { label="dma inputs "; peripheries=0;
dma_1i37 ; dma_6i37 ;  };

subgraph cluster_dma_37_out { label="dma outputs "; peripheries=0;
dma_5i37 ;  }
 }
dma_4i36:s -> dma_1i37:n [ltail="cluster_36" lhead=cluster_37 strength=1000 penwidth=5];
subgraph cluster_38 { label="epoch 38"; fontsize=14; 
subgraph cluster_38_nodes { label="nodes "; peripheries=0;
PReLU_88_7_relu_x ; PReLU_88_7_add_x ;  }

subgraph cluster_dma_38_in { label="dma inputs "; peripheries=0;
dma_5i38 ; dma_1i38 ;  };

subgraph cluster_dma_38_out { label="dma outputs "; peripheries=0;
dma_0i38 ; dma_0i38 ;  }
 }
dma_5i37:s -> dma_1i38:n [ltail="cluster_37" lhead=cluster_38 strength=1000 penwidth=5];
subgraph cluster_39 { label="epoch 39"; fontsize=14; 
subgraph cluster_39_nodes { label="nodes "; peripheries=0;
Conv2D_89_conv_identity ;  }

subgraph cluster_dma_39_in { label="dma inputs "; peripheries=0;
dma_7i39 ;  };

subgraph cluster_dma_39_out { label="dma outputs "; peripheries=0;
dma_3i39 ;  }
 }
dma_0i38:s -> dma_7i39:n [ltail="cluster_38" lhead=cluster_39 strength=1000 penwidth=5];
subgraph cluster_40 { label="epoch 40"; fontsize=14; 
subgraph cluster_40_nodes { label="nodes "; peripheries=0;
Conv2D_89 ; Conv2D_89_mul_scale_162 ; Conv2D_89_off_bias_164 ;  }

subgraph cluster_dma_40_in { label="dma inputs "; peripheries=0;
dma_8i40 ; dma_5i40 ;  };

subgraph cluster_dma_40_out { label="dma outputs "; peripheries=0;
dma_0i40 ; dma_0i40 ; dma_0i40 ; dma_0i40 ;  }
 }
dma_3i39:s -> dma_8i40:n [ltail="cluster_39" lhead=cluster_40 strength=1000 penwidth=5];
subgraph cluster_41 { label="epoch 41"; fontsize=14; 
subgraph cluster_41_nodes { label="nodes "; peripheries=0;
Conv2D_92 ; Conv2D_92_ca_pipe_1 ; Conv2D_92_ca_pipe_2 ; Conv2D_92_ca_pipe_3 ; Conv2D_92_mul_scale_171 ; Conv2D_92_off_bias_173 ;  }

subgraph cluster_dma_41_in { label="dma inputs "; peripheries=0;
dma_4i41 ; dma_5i41 ; dma_9i41 ; dma_2i41 ; dma_7i41 ;  };

subgraph cluster_dma_41_out { label="dma outputs "; peripheries=0;
dma_0i41 ;  }
 }
dma_0i40:s -> dma_4i41:n [ltail="cluster_40" lhead=cluster_41 strength=1000 penwidth=5];
subgraph cluster_42 { label="epoch 42"; fontsize=14; 
subgraph cluster_42_nodes { label="nodes "; peripheries=0;
Add_95 ; PReLU_98_8_clip_x ; PReLU_98_8_mul_x ; PReLU_98_8_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_42_in { label="dma inputs "; peripheries=0;
dma_9i42 ; dma_2i42 ;  };

subgraph cluster_dma_42_out { label="dma outputs "; peripheries=0;
dma_3i42 ;  }
 }
dma_0i41:s -> dma_9i42:n [ltail="cluster_41" lhead=cluster_42 strength=1000 penwidth=5];
subgraph cluster_43 { label="epoch 43"; fontsize=14; 
subgraph cluster_43_nodes { label="nodes "; peripheries=0;
PReLU_98_8_relu_x ; PReLU_98_8_add_x ; MaxPool_99 ; Transpose_100 ;  }

subgraph cluster_dma_43_in { label="dma inputs "; peripheries=0;
dma_4i43 ; dma_1i43 ;  };

subgraph cluster_dma_43_out { label="dma outputs "; peripheries=0;
dma_6i43 ; dma_7i43 ;  }
 }
dma_3i42:s -> dma_4i43:n [ltail="cluster_42" lhead=cluster_43 strength=1000 penwidth=5];
subgraph cluster_44 { label="epoch 44"; fontsize=14; 
subgraph cluster_44_nodes { label="nodes "; peripheries=0;
Pad_101 ; Conv2D_103_conv_identity ;  }

subgraph cluster_dma_44_in { label="dma inputs "; peripheries=0;
dma_6i44 ; dma_8i44 ; dma_3i44 ;  };

subgraph cluster_dma_44_out { label="dma outputs "; peripheries=0;
dma_1i44 ; dma_7i44 ;  }
 }
dma_7i43:s -> dma_8i44:n [ltail="cluster_43" lhead=cluster_44 strength=1000 penwidth=5];
subgraph cluster_45 { label="epoch 45"; fontsize=14; 
subgraph cluster_45_nodes { label="nodes "; peripheries=0;
Transpose_102 ;  }

subgraph cluster_dma_45_in { label=""; peripheries=0;
dummy_45[ style=invis ];  };
 }
dma_7i44:s -> dummy_45:n [ltail="cluster_44" lhead=cluster_45 strength=1000 penwidth=5];
subgraph cluster_46 { label="epoch 46"; fontsize=14; 
subgraph cluster_46_nodes { label="nodes "; peripheries=0;
Conv2D_103 ; Conv2D_103_mul_scale_180 ; Conv2D_103_off_bias_182 ;  }

subgraph cluster_dma_46_in { label="dma inputs "; peripheries=0;
dma_1i46 ; dma_8i46 ;  };

subgraph cluster_dma_46_out { label="dma outputs "; peripheries=0;
dma_2i46 ; dma_2i46 ; dma_2i46 ; dma_2i46 ;  }
 }
Transpose_102:s -> dma_1i46:n [ltail="cluster_45" lhead=cluster_46 strength=1000 penwidth=5];
subgraph cluster_47 { label="epoch 47"; fontsize=14; 
subgraph cluster_47_nodes { label="nodes "; peripheries=0;
Conv2D_106 ; Conv2D_106_ca_pipe_1 ; Conv2D_106_ca_pipe_2 ; Conv2D_106_ca_pipe_3 ; Conv2D_106_mul_scale_189 ; Conv2D_106_off_bias_191 ;  }

subgraph cluster_dma_47_in { label="dma inputs "; peripheries=0;
dma_5i47 ; dma_6i47 ; dma_8i47 ; dma_7i47 ; dma_9i47 ;  };

subgraph cluster_dma_47_out { label="dma outputs "; peripheries=0;
dma_0i47 ;  }
 }
dma_2i46:s -> dma_5i47:n [ltail="cluster_46" lhead=cluster_47 strength=1000 penwidth=5];
subgraph cluster_48 { label="epoch 48"; fontsize=14; 
subgraph cluster_48_nodes { label="nodes "; peripheries=0;
Add_109 ; PReLU_112_9_clip_x ; PReLU_112_9_mul_x ; PReLU_112_9_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_48_in { label="dma inputs "; peripheries=0;
dma_6i48 ; dma_3i48 ;  };

subgraph cluster_dma_48_out { label="dma outputs "; peripheries=0;
dma_1i48 ;  }
 }
dma_0i47:s -> dma_6i48:n [ltail="cluster_47" lhead=cluster_48 strength=1000 penwidth=5];
subgraph cluster_49 { label="epoch 49"; fontsize=14; 
subgraph cluster_49_nodes { label="nodes "; peripheries=0;
PReLU_112_9_relu_x ; PReLU_112_9_add_x ;  }

subgraph cluster_dma_49_in { label="dma inputs "; peripheries=0;
dma_1i49 ; dma_9i49 ;  };

subgraph cluster_dma_49_out { label="dma outputs "; peripheries=0;
dma_8i49 ; dma_8i49 ;  }
 }
dma_1i48:s -> dma_9i49:n [ltail="cluster_48" lhead=cluster_49 strength=1000 penwidth=5];
subgraph cluster_50 { label="epoch 50"; fontsize=14; 
subgraph cluster_50_nodes { label="nodes "; peripheries=0;
Conv2D_113_conv_identity ;  }

subgraph cluster_dma_50_in { label="dma inputs "; peripheries=0;
dma_1i50 ;  };

subgraph cluster_dma_50_out { label="dma outputs "; peripheries=0;
dma_7i50 ;  }
 }
dma_8i49:s -> dma_1i50:n [ltail="cluster_49" lhead=cluster_50 strength=1000 penwidth=5];
subgraph cluster_51 { label="epoch 51"; fontsize=14; 
subgraph cluster_51_nodes { label="nodes "; peripheries=0;
Conv2D_113 ; Conv2D_113_mul_scale_198 ; Conv2D_113_off_bias_200 ;  }

subgraph cluster_dma_51_in { label="dma inputs "; peripheries=0;
dma_3i51 ; dma_5i51 ;  };

subgraph cluster_dma_51_out { label="dma outputs "; peripheries=0;
dma_2i51 ; dma_2i51 ; dma_2i51 ; dma_2i51 ;  }
 }
dma_7i50:s -> dma_3i51:n [ltail="cluster_50" lhead=cluster_51 strength=1000 penwidth=5];
subgraph cluster_52 { label="epoch 52"; fontsize=14; 
subgraph cluster_52_nodes { label="nodes "; peripheries=0;
Conv2D_116 ; Conv2D_116_ca_pipe_1 ; Conv2D_116_ca_pipe_2 ; Conv2D_116_ca_pipe_3 ; Conv2D_116_mul_scale_207 ; Conv2D_116_off_bias_209 ;  }

subgraph cluster_dma_52_in { label="dma inputs "; peripheries=0;
dma_4i52 ; dma_6i52 ; dma_8i52 ; dma_1i52 ; dma_0i52 ;  };

subgraph cluster_dma_52_out { label="dma outputs "; peripheries=0;
dma_2i52 ;  }
dma_7i52 ; dma_3i52 ;  }
dma_2i51:s -> dma_4i52:n [ltail="cluster_51" lhead=cluster_52 strength=1000 penwidth=5];
subgraph cluster_53 { label="epoch 53"; fontsize=14; 
subgraph cluster_53_nodes { label="nodes "; peripheries=0;
Add_119 ; PReLU_122_10_clip_x ; PReLU_122_10_mul_x ; PReLU_122_10_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_53_in { label="dma inputs "; peripheries=0;
dma_5i53 ; dma_8i53 ;  };

subgraph cluster_dma_53_out { label="dma outputs "; peripheries=0;
dma_1i53 ;  }
 }
dma_2i52:s -> dma_5i53:n [ltail="cluster_52" lhead=cluster_53 strength=1000 penwidth=5];
subgraph cluster_54 { label="epoch 54"; fontsize=14; 
subgraph cluster_54_nodes { label="nodes "; peripheries=0;
PReLU_122_10_relu_x ; PReLU_122_10_add_x ;  }

subgraph cluster_dma_54_in { label="dma inputs "; peripheries=0;
dma_3i54 ; dma_5i54 ;  };

subgraph cluster_dma_54_out { label="dma outputs "; peripheries=0;
dma_0i54 ; dma_0i54 ;  }
 }
dma_1i53:s -> dma_5i54:n [ltail="cluster_53" lhead=cluster_54 strength=1000 penwidth=5];
subgraph cluster_55 { label="epoch 55"; fontsize=14; 
subgraph cluster_55_nodes { label="nodes "; peripheries=0;
Conv2D_123_conv_identity ;  }

subgraph cluster_dma_55_in { label="dma inputs "; peripheries=0;
dma_5i55 ;  };

subgraph cluster_dma_55_out { label="dma outputs "; peripheries=0;
dma_0i55 ;  }
 }
dma_0i54:s -> dma_5i55:n [ltail="cluster_54" lhead=cluster_55 strength=1000 penwidth=5];
subgraph cluster_56 { label="epoch 56"; fontsize=14; 
subgraph cluster_56_nodes { label="nodes "; peripheries=0;
Conv2D_123 ; Conv2D_123_mul_scale_216 ; Conv2D_123_off_bias_218 ;  }

subgraph cluster_dma_56_in { label="dma inputs "; peripheries=0;
dma_6i56 ; dma_5i56 ;  };

subgraph cluster_dma_56_out { label="dma outputs "; peripheries=0;
dma_2i56 ; dma_2i56 ; dma_2i56 ; dma_2i56 ;  }
 }
dma_0i55:s -> dma_6i56:n [ltail="cluster_55" lhead=cluster_56 strength=1000 penwidth=5];
subgraph cluster_57 { label="epoch 57"; fontsize=14; 
subgraph cluster_57_nodes { label="nodes "; peripheries=0;
Conv2D_126 ; Conv2D_126_ca_pipe_1 ; Conv2D_126_ca_pipe_2 ; Conv2D_126_ca_pipe_3 ; Conv2D_126_mul_scale_225 ; Conv2D_126_off_bias_227 ;  }

subgraph cluster_dma_57_in { label="dma inputs "; peripheries=0;
dma_9i57 ; dma_6i57 ; dma_7i57 ; dma_4i57 ; dma_2i57 ;  };

subgraph cluster_dma_57_out { label="dma outputs "; peripheries=0;
dma_5i57 ;  }
dma_1i57 ; dma_8i57 ;  }
dma_2i56:s -> dma_9i57:n [ltail="cluster_56" lhead=cluster_57 strength=1000 penwidth=5];
subgraph cluster_58 { label="epoch 58"; fontsize=14; 
subgraph cluster_58_nodes { label="nodes "; peripheries=0;
Add_129 ; PReLU_132_11_clip_x ; PReLU_132_11_mul_x ; PReLU_132_11_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_58_in { label="dma inputs "; peripheries=0;
dma_8i58 ; dma_7i58 ;  };

subgraph cluster_dma_58_out { label="dma outputs "; peripheries=0;
dma_1i58 ;  }
 }
dma_5i57:s -> dma_8i58:n [ltail="cluster_57" lhead=cluster_58 strength=1000 penwidth=5];
subgraph cluster_59 { label="epoch 59"; fontsize=14; 
subgraph cluster_59_nodes { label="nodes "; peripheries=0;
PReLU_132_11_relu_x ; PReLU_132_11_add_x ;  }

subgraph cluster_dma_59_in { label="dma inputs "; peripheries=0;
dma_6i59 ; dma_5i59 ;  };

subgraph cluster_dma_59_out { label="dma outputs "; peripheries=0;
dma_1i59 ; dma_1i59 ;  }
 }
dma_1i58:s -> dma_5i59:n [ltail="cluster_58" lhead=cluster_59 strength=1000 penwidth=5];
subgraph cluster_60 { label="epoch 60"; fontsize=14; 
subgraph cluster_60_nodes { label="nodes "; peripheries=0;
Conv2D_134_conv_identity ; MaxPool_133 ;  }

subgraph cluster_dma_60_in { label="dma inputs "; peripheries=0;
dma_3i60 ; dma_7i60 ;  };

subgraph cluster_dma_60_out { label="dma outputs "; peripheries=0;
dma_8i60 ; dma_1i60 ;  }
 }
dma_1i59:s -> dma_3i60:n [ltail="cluster_59" lhead=cluster_60 strength=1000 penwidth=5];
subgraph cluster_61 { label="epoch 61"; fontsize=14; 
subgraph cluster_61_nodes { label="nodes "; peripheries=0;
Conv2D_134 ; Conv2D_134_mul_scale_234 ; Conv2D_134_off_bias_236 ;  }

subgraph cluster_dma_61_in { label="dma inputs "; peripheries=0;
dma_3i61 ; dma_9i61 ;  };

subgraph cluster_dma_61_out { label="dma outputs "; peripheries=0;
dma_2i61 ;  }
 }
dma_1i60:s -> dma_3i61:n [ltail="cluster_60" lhead=cluster_61 strength=1000 penwidth=5];
subgraph cluster_62 { label="epoch 62"; fontsize=14; 
subgraph cluster_62_nodes { label="nodes "; peripheries=0;
Conv2D_137_conv_identity ;  }

subgraph cluster_dma_62_in { label="dma inputs "; peripheries=0;
dma_4i62 ;  };

subgraph cluster_dma_62_out { label="dma outputs "; peripheries=0;
dma_5i62 ; dma_5i62 ; dma_5i62 ; dma_5i62 ;  }
 }
dma_2i61:s -> dma_4i62:n [ltail="cluster_61" lhead=cluster_62 strength=1000 penwidth=5];
subgraph cluster_63 { label="epoch 63"; fontsize=14; 
subgraph cluster_63_nodes { label="nodes "; peripheries=0;
Conv2D_137 ; Conv2D_137_ca_pipe_1 ; Conv2D_137_ca_pipe_2 ; Conv2D_137_ca_pipe_3 ; Conv2D_137_mul_scale_243 ; Conv2D_137_off_bias_245 ;  }

subgraph cluster_dma_63_in { label="dma inputs "; peripheries=0;
dma_6i63 ; dma_9i63 ; dma_4i63 ; dma_5i63 ; dma_1i63 ;  };

subgraph cluster_dma_63_out { label="dma outputs "; peripheries=0;
dma_7i63 ;  }
dma_0i63 ; dma_8i63 ;  }
dma_5i62:s -> dma_6i63:n [ltail="cluster_62" lhead=cluster_63 strength=1000 penwidth=5];
subgraph cluster_64 { label="epoch 64"; fontsize=14; 
subgraph cluster_64_nodes { label="nodes "; peripheries=0;
Add_140 ; PReLU_143_12_clip_x ; PReLU_143_12_mul_x ; PReLU_143_12_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_64_in { label="dma inputs "; peripheries=0;
dma_5i64 ; dma_2i64 ;  };

subgraph cluster_dma_64_out { label="dma outputs "; peripheries=0;
dma_6i64 ;  }
 }
dma_7i63:s -> dma_5i64:n [ltail="cluster_63" lhead=cluster_64 strength=1000 penwidth=5];
subgraph cluster_65 { label="epoch 65"; fontsize=14; 
subgraph cluster_65_nodes { label="nodes "; peripheries=0;
PReLU_143_12_relu_x ; PReLU_143_12_add_x ;  }

subgraph cluster_dma_65_in { label="dma inputs "; peripheries=0;
dma_2i65 ; dma_9i65 ;  };

subgraph cluster_dma_65_out { label="dma outputs "; peripheries=0;
dma_0i65 ; dma_0i65 ;  }
 }
dma_6i64:s -> dma_9i65:n [ltail="cluster_64" lhead=cluster_65 strength=1000 penwidth=5];
subgraph cluster_66 { label="epoch 66"; fontsize=14; 
subgraph cluster_66_nodes { label="nodes "; peripheries=0;
Conv2D_144_conv_identity ;  }

subgraph cluster_dma_66_in { label="dma inputs "; peripheries=0;
dma_6i66 ;  };

subgraph cluster_dma_66_out { label="dma outputs "; peripheries=0;
dma_1i66 ;  }
 }
dma_0i65:s -> dma_6i66:n [ltail="cluster_65" lhead=cluster_66 strength=1000 penwidth=5];
subgraph cluster_67 { label="epoch 67"; fontsize=14; 
subgraph cluster_67_nodes { label="nodes "; peripheries=0;
Conv2D_144 ; Conv2D_144_mul_scale_252 ; Conv2D_144_off_bias_254 ;  }

subgraph cluster_dma_67_in { label="dma inputs "; peripheries=0;
dma_2i67 ; dma_1i67 ;  };

subgraph cluster_dma_67_out { label="dma outputs "; peripheries=0;
dma_7i67 ;  }
 }
dma_1i66:s -> dma_2i67:n [ltail="cluster_66" lhead=cluster_67 strength=1000 penwidth=5];
subgraph cluster_68 { label="epoch 68"; fontsize=14; 
subgraph cluster_68_nodes { label="nodes "; peripheries=0;
Conv2D_147_conv_identity ;  }

subgraph cluster_dma_68_in { label="dma inputs "; peripheries=0;
dma_5i68 ;  };

subgraph cluster_dma_68_out { label="dma outputs "; peripheries=0;
dma_3i68 ; dma_3i68 ; dma_3i68 ; dma_3i68 ;  }
 }
dma_7i67:s -> dma_5i68:n [ltail="cluster_67" lhead=cluster_68 strength=1000 penwidth=5];
subgraph cluster_69 { label="epoch 69"; fontsize=14; 
subgraph cluster_69_nodes { label="nodes "; peripheries=0;
Conv2D_147 ; Conv2D_147_ca_pipe_1 ; Conv2D_147_ca_pipe_2 ; Conv2D_147_ca_pipe_3 ; Conv2D_147_mul_scale_261 ; Conv2D_147_off_bias_263 ;  }

subgraph cluster_dma_69_in { label="dma inputs "; peripheries=0;
dma_8i69 ; dma_1i69 ; dma_9i69 ; dma_6i69 ; dma_0i69 ;  };

subgraph cluster_dma_69_out { label="dma outputs "; peripheries=0;
dma_5i69 ;  }
dma_3i69 ; dma_7i69 ;  }
dma_3i68:s -> dma_8i69:n [ltail="cluster_68" lhead=cluster_69 strength=1000 penwidth=5];
subgraph cluster_70 { label="epoch 70"; fontsize=14; 
subgraph cluster_70_nodes { label="nodes "; peripheries=0;
Add_150 ; PReLU_153_13_clip_x ; PReLU_153_13_mul_x ; PReLU_153_13_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_70_in { label="dma inputs "; peripheries=0;
dma_6i70 ; dma_4i70 ;  };

subgraph cluster_dma_70_out { label="dma outputs "; peripheries=0;
dma_5i70 ;  }
 }
dma_5i69:s -> dma_6i70:n [ltail="cluster_69" lhead=cluster_70 strength=1000 penwidth=5];
subgraph cluster_71 { label="epoch 71"; fontsize=14; 
subgraph cluster_71_nodes { label="nodes "; peripheries=0;
PReLU_153_13_relu_x ; PReLU_153_13_add_x ;  }

subgraph cluster_dma_71_in { label="dma inputs "; peripheries=0;
dma_7i71 ; dma_1i71 ;  };

subgraph cluster_dma_71_out { label="dma outputs "; peripheries=0;
dma_8i71 ; dma_8i71 ;  }
 }
dma_5i70:s -> dma_1i71:n [ltail="cluster_70" lhead=cluster_71 strength=1000 penwidth=5];
subgraph cluster_72 { label="epoch 72"; fontsize=14; 
subgraph cluster_72_nodes { label="nodes "; peripheries=0;
Conv2D_154_conv_identity ;  }

subgraph cluster_dma_72_in { label="dma inputs "; peripheries=0;
dma_4i72 ;  };

subgraph cluster_dma_72_out { label="dma outputs "; peripheries=0;
dma_5i72 ;  }
 }
dma_8i71:s -> dma_4i72:n [ltail="cluster_71" lhead=cluster_72 strength=1000 penwidth=5];
subgraph cluster_73 { label="epoch 73"; fontsize=14; 
subgraph cluster_73_nodes { label="nodes "; peripheries=0;
Conv2D_154 ; Conv2D_154_mul_scale_270 ; Conv2D_154_off_bias_272 ;  }

subgraph cluster_dma_73_in { label="dma inputs "; peripheries=0;
dma_5i73 ; dma_9i73 ;  };

subgraph cluster_dma_73_out { label="dma outputs "; peripheries=0;
dma_2i73 ;  }
 }
dma_5i72:s -> dma_5i73:n [ltail="cluster_72" lhead=cluster_73 strength=1000 penwidth=5];
subgraph cluster_74 { label="epoch 74"; fontsize=14; 
subgraph cluster_74_nodes { label="nodes "; peripheries=0;
Conv2D_157_conv_identity ;  }

subgraph cluster_dma_74_in { label="dma inputs "; peripheries=0;
dma_9i74 ;  };

subgraph cluster_dma_74_out { label="dma outputs "; peripheries=0;
dma_0i74 ; dma_0i74 ; dma_0i74 ; dma_0i74 ;  }
 }
dma_2i73:s -> dma_9i74:n [ltail="cluster_73" lhead=cluster_74 strength=1000 penwidth=5];
subgraph cluster_75 { label="epoch 75"; fontsize=14; 
subgraph cluster_75_nodes { label="nodes "; peripheries=0;
Conv2D_157 ; Conv2D_157_ca_pipe_1 ; Conv2D_157_ca_pipe_2 ; Conv2D_157_ca_pipe_3 ; Conv2D_157_mul_scale_279 ; Conv2D_157_off_bias_281 ;  }

subgraph cluster_dma_75_in { label="dma inputs "; peripheries=0;
dma_9i75 ; dma_5i75 ; dma_3i75 ; dma_7i75 ; dma_4i75 ;  };

subgraph cluster_dma_75_out { label="dma outputs "; peripheries=0;
dma_6i75 ;  }
dma_1i75 ; dma_8i75 ;  }
dma_0i74:s -> dma_9i75:n [ltail="cluster_74" lhead=cluster_75 strength=1000 penwidth=5];
subgraph cluster_76 { label="epoch 76"; fontsize=14; 
subgraph cluster_76_nodes { label="nodes "; peripheries=0;
Add_160 ; PReLU_163_14_clip_x ; PReLU_163_14_mul_x ; PReLU_163_14_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_76_in { label="dma inputs "; peripheries=0;
dma_2i76 ; dma_1i76 ;  };

subgraph cluster_dma_76_out { label="dma outputs "; peripheries=0;
dma_7i76 ;  }
 }
dma_6i75:s -> dma_2i76:n [ltail="cluster_75" lhead=cluster_76 strength=1000 penwidth=5];
subgraph cluster_77 { label="epoch 77"; fontsize=14; 
subgraph cluster_77_nodes { label="nodes "; peripheries=0;
PReLU_163_14_relu_x ; PReLU_163_14_add_x ; MaxPool_164 ;  }

subgraph cluster_dma_77_in { label="dma inputs "; peripheries=0;
dma_7i77 ; dma_5i77 ;  };

subgraph cluster_dma_77_out { label="dma outputs "; peripheries=0;
dma_2i77 ; dma_4i77 ; dma_4i77 ;  }
 }
dma_7i76:s -> dma_7i77:n [ltail="cluster_76" lhead=cluster_77 strength=1000 penwidth=5];
subgraph cluster_78 { label="epoch 78"; fontsize=14; 
subgraph cluster_78_nodes { label="nodes "; peripheries=0;
Conv2D_192_conv_identity ;  }

subgraph cluster_dma_78_in { label="dma inputs "; peripheries=0;
dma_7i78 ;  };

subgraph cluster_dma_78_out { label="dma outputs "; peripheries=0;
dma_2i78 ; dma_2i78 ;  }
 }
dma_4i77:s -> dma_7i78:n [ltail="cluster_77" lhead=cluster_78 strength=1000 penwidth=5];
subgraph cluster_79 { label="epoch 79"; fontsize=14; 
subgraph cluster_79_nodes { label="nodes "; peripheries=0;
Conv2D_165 ; Conv2D_165_mul_scale_288 ; Conv2D_165_off_bias_290 ; Conv2D_192 ; Conv2D_192_mul_scale_342 ; Conv2D_192_off_bias_344 ;  }

subgraph cluster_dma_79_in { label="dma inputs "; peripheries=0;
dma_6i79 ; dma_2i79 ; dma_7i79 ; dma_3i79 ;  };

subgraph cluster_dma_79_out { label="dma outputs "; peripheries=0;
dma_9i79 ; dma_5i79 ;  }
 }
dma_2i78:s -> dma_6i79:n [ltail="cluster_78" lhead=cluster_79 strength=1000 penwidth=5];
subgraph cluster_80 { label="epoch 80"; fontsize=14; 
subgraph cluster_80_nodes { label="nodes "; peripheries=0;
Conv2D_168_conv_identity ; Conv2D_195_conv_identity ;  }

subgraph cluster_dma_80_in { label="dma inputs "; peripheries=0;
dma_2i80 ; dma_6i80 ;  };

subgraph cluster_dma_80_out { label="dma outputs "; peripheries=0;
dma_5i80 ; dma_0i80 ;  }
 }
dma_5i79:s -> dma_2i80:n [ltail="cluster_79" lhead=cluster_80 strength=1000 penwidth=5];
subgraph cluster_81 { label="epoch 81"; fontsize=14; 
subgraph cluster_81_nodes { label="nodes "; peripheries=0;
Conv2D_168 ; Conv2D_168_mul_scale_297 ; Conv2D_168_off_bias_299 ; Conv2D_195 ; Conv2D_195_mul_scale_351 ; Conv2D_195_off_bias_353 ;  }

subgraph cluster_dma_81_in { label="dma inputs "; peripheries=0;
dma_8i81 ; dma_6i81 ; dma_2i81 ; dma_4i81 ;  };

subgraph cluster_dma_81_out { label="dma outputs "; peripheries=0;
dma_0i81 ; dma_5i81 ;  }
dma_9i81 ; dma_3i81 ; dma_7i81 ; dma_1i81 ;  }
dma_0i80:s -> dma_8i81:n [ltail="cluster_80" lhead=cluster_81 strength=1000 penwidth=5];
subgraph cluster_82 { label="epoch 82"; fontsize=14; 
subgraph cluster_82_nodes { label="nodes "; peripheries=0;
Add_171 ; PReLU_174_15_clip_x ; PReLU_174_15_mul_x ; PReLU_174_15_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_82_in { label="dma inputs "; peripheries=0;
dma_5i82 ; dma_6i82 ;  };

subgraph cluster_dma_82_out { label="dma outputs "; peripheries=0;
dma_1i82 ;  }
 }
dma_5i81:s -> dma_5i82:n [ltail="cluster_81" lhead=cluster_82 strength=1000 penwidth=5];
subgraph cluster_83 { label="epoch 83"; fontsize=14; 
subgraph cluster_83_nodes { label="nodes "; peripheries=0;
PReLU_174_15_relu_x ; PReLU_174_15_add_x ; Add_198 ; PReLU_201_18_clip_x ; PReLU_201_18_mul_x ;  }

subgraph cluster_dma_83_in { label="dma inputs "; peripheries=0;
dma_3i83 ; dma_1i83 ; dma_0i83 ; dma_7i83 ;  };

subgraph cluster_dma_83_out { label="dma outputs "; peripheries=0;
dma_9i83 ; dma_4i83 ; dma_6i83 ;  }
 }
dma_1i82:s -> dma_1i83:n [ltail="cluster_82" lhead=cluster_83 strength=1000 penwidth=5];
subgraph cluster_84 { label="epoch 84"; fontsize=14; 
subgraph cluster_84_nodes { label="nodes "; peripheries=0;
Conv2D_175_conv_identity ; PReLU_201_18_mul_x_mul_sub2_ ; PReLU_201_18_relu_x ; PReLU_201_18_add_x ;  }

subgraph cluster_dma_84_in { label="dma inputs "; peripheries=0;
dma_9i84 ; dma_7i84 ; dma_3i84 ;  };

subgraph cluster_dma_84_out { label="dma outputs "; peripheries=0;
dma_4i84 ; dma_2i84 ; dma_2i84 ;  }
 }
dma_6i83:s -> dma_9i84:n [ltail="cluster_83" lhead=cluster_84 strength=1000 penwidth=5];
subgraph cluster_85 { label="epoch 85"; fontsize=14; 
subgraph cluster_85_nodes { label="nodes "; peripheries=0;
Conv2D_175 ; Conv2D_175_mul_scale_306 ; Conv2D_175_off_bias_308 ; PReLU_178_16_clip_x ; PReLU_178_16_mul_x ; Conv2D_202_conv_identity ;  }

subgraph cluster_dma_85_in { label="dma inputs "; peripheries=0;
dma_6i85 ; dma_9i85 ; dma_8i85 ;  };

subgraph cluster_dma_85_out { label="dma outputs "; peripheries=0;
dma_1i85 ; dma_2i85 ; dma_5i85 ;  }
dma_3i85 ; dma_0i85 ;  }
dma_2i84:s -> dma_6i85:n [ltail="cluster_84" lhead=cluster_85 strength=1000 penwidth=5];
subgraph cluster_86 { label="epoch 86"; fontsize=14; 
subgraph cluster_86_nodes { label="nodes "; peripheries=0;
PReLU_178_16_mul_x_mul_sub2_ ; PReLU_178_16_relu_x ; PReLU_178_16_add_x ; Conv2D_202 ; Conv2D_202_mul_scale_360 ; Conv2D_202_off_bias_362 ;  }

subgraph cluster_dma_86_in { label="dma inputs "; peripheries=0;
dma_3i86 ; dma_8i86 ; dma_9i86 ; dma_4i86 ;  };

subgraph cluster_dma_86_out { label="dma outputs "; peripheries=0;
dma_7i86 ; dma_7i86 ; dma_2i86 ;  }
 }
dma_5i85:s -> dma_3i86:n [ltail="cluster_85" lhead=cluster_86 strength=1000 penwidth=5];
subgraph cluster_87 { label="epoch 87"; fontsize=14; 
subgraph cluster_87_nodes { label="nodes "; peripheries=0;
Conv2D_179_conv_identity ; Conv2D_205_conv_identity ;  }

subgraph cluster_dma_87_in { label="dma inputs "; peripheries=0;
dma_8i87 ; dma_9i87 ;  };

subgraph cluster_dma_87_out { label="dma outputs "; peripheries=0;
dma_2i87 ; dma_3i87 ;  }
 }
dma_2i86:s -> dma_8i87:n [ltail="cluster_86" lhead=cluster_87 strength=1000 penwidth=5];
subgraph cluster_88 { label="epoch 88"; fontsize=14; 
subgraph cluster_88_nodes { label="nodes "; peripheries=0;
Conv2D_179 ; Conv2D_179_mul_scale_315 ; Conv2D_179_off_bias_317 ; Conv2D_205 ; Conv2D_205_mul_scale_369 ; Conv2D_205_off_bias_371 ;  }

subgraph cluster_dma_88_in { label="dma inputs "; peripheries=0;
dma_2i88 ; dma_6i88 ; dma_1i88 ; dma_4i88 ;  };

subgraph cluster_dma_88_out { label="dma outputs "; peripheries=0;
dma_5i88 ; dma_3i88 ;  }
dma_8i88 ; dma_0i88 ;  }
dma_3i87:s -> dma_2i88:n [ltail="cluster_87" lhead=cluster_88 strength=1000 penwidth=5];
subgraph cluster_89 { label="epoch 89"; fontsize=14; 
subgraph cluster_89_nodes { label="nodes "; peripheries=0;
Conv2D_182_conv_identity ; Add_208 ; PReLU_211_19_clip_x ; PReLU_211_19_mul_x ; PReLU_211_19_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_89_in { label="dma inputs "; peripheries=0;
dma_5i89 ; dma_2i89 ; dma_0i89 ;  };

subgraph cluster_dma_89_out { label="dma outputs "; peripheries=0;
dma_4i89 ; dma_6i89 ; dma_9i89 ;  }
 }
dma_3i88:s -> dma_5i89:n [ltail="cluster_88" lhead=cluster_89 strength=1000 penwidth=5];
subgraph cluster_90 { label="epoch 90"; fontsize=14; 
subgraph cluster_90_nodes { label="nodes "; peripheries=0;
Conv2D_182 ; Conv2D_182_mul_scale_324 ; Conv2D_182_off_bias_326 ; Add_185 ; PReLU_188_17_clip_x ; PReLU_211_19_relu_x ;  }

subgraph cluster_dma_90_in { label="dma inputs "; peripheries=0;
dma_9i90 ; dma_8i90 ; dma_7i90 ; dma_5i90 ;  };

subgraph cluster_dma_90_out { label="dma outputs "; peripheries=0;
dma_6i90 ; dma_4i90 ; dma_3i90 ;  }
dma_1i90 ; dma_2i90 ;  }
dma_9i89:s -> dma_9i90:n [ltail="cluster_89" lhead=cluster_90 strength=1000 penwidth=5];
subgraph cluster_91 { label="epoch 91"; fontsize=14; 
subgraph cluster_91_nodes { label="nodes "; peripheries=0;
PReLU_188_17_mul_x ; PReLU_188_17_mul_x_mul_sub2_ ; PReLU_188_17_relu_x ; PReLU_188_17_add_x ; Conv2D_189_suboff_329 ;  }

subgraph cluster_dma_91_in { label="dma inputs "; peripheries=0;
dma_8i91 ; dma_6i91 ;  };

subgraph cluster_dma_91_out { label="dma outputs "; peripheries=0;
dma_0i91 ;  }
 }
dma_3i90:s -> dma_8i91:n [ltail="cluster_90" lhead=cluster_91 strength=1000 penwidth=5];
subgraph cluster_92 { label="epoch 92"; fontsize=14; 
subgraph cluster_92_nodes { label="nodes "; peripheries=0;
SpaceToDepth_inserted_id1067 ;  }

subgraph cluster_dma_92_in { label=""; peripheries=0;
dummy_92[ style=invis ];  };
 }
dma_0i91:s -> dummy_92:n [ltail="cluster_91" lhead=cluster_92 strength=1000 penwidth=5];
subgraph cluster_93 { label="epoch 93"; fontsize=14; 
subgraph cluster_93_nodes { label="nodes "; peripheries=0;
Conv2D_189 ; Conv2D_189_mul_scale_333 ; Conv2D_189_off_bias_335 ; PReLU_211_19_add_x ;  }

subgraph cluster_dma_93_in { label="dma inputs "; peripheries=0;
dma_1i93 ; dma_4i93 ; dma_2i93 ; dma_7i93 ;  };

subgraph cluster_dma_93_out { label="dma outputs "; peripheries=0;
dma_3i93 ; dma_6i93 ; dma_6i93 ;  }
 }
SpaceToDepth_inserted_id1067:s -> dma_1i93:n [ltail="cluster_92" lhead=cluster_93 strength=1000 penwidth=5];
subgraph cluster_94 { label="epoch 94"; fontsize=14; 
subgraph cluster_94_nodes { label="nodes "; peripheries=0;
Conv2D_212_conv_identity ;  }

subgraph cluster_dma_94_in { label="dma inputs "; peripheries=0;
dma_9i94 ;  };

subgraph cluster_dma_94_out { label="dma outputs "; peripheries=0;
dma_3i94 ;  }
 }
dma_6i93:s -> dma_9i94:n [ltail="cluster_93" lhead=cluster_94 strength=1000 penwidth=5];
subgraph cluster_95 { label="epoch 95"; fontsize=14; 
subgraph cluster_95_nodes { label="nodes "; peripheries=0;
Conv2D_212 ; Conv2D_212_mul_scale_378 ; Conv2D_212_off_bias_380 ;  }

subgraph cluster_dma_95_in { label="dma inputs "; peripheries=0;
dma_9i95 ; dma_3i95 ;  };

subgraph cluster_dma_95_out { label="dma outputs "; peripheries=0;
dma_2i95 ;  }
 }
dma_3i94:s -> dma_9i95:n [ltail="cluster_94" lhead=cluster_95 strength=1000 penwidth=5];
subgraph cluster_96 { label="epoch 96"; fontsize=14; 
subgraph cluster_96_nodes { label="nodes "; peripheries=0;
Conv2D_215_conv_identity ;  }

subgraph cluster_dma_96_in { label="dma inputs "; peripheries=0;
dma_4i96 ;  };

subgraph cluster_dma_96_out { label="dma outputs "; peripheries=0;
dma_5i96 ;  }
 }
dma_2i95:s -> dma_4i96:n [ltail="cluster_95" lhead=cluster_96 strength=1000 penwidth=5];
subgraph cluster_97 { label="epoch 97"; fontsize=14; 
subgraph cluster_97_nodes { label="nodes "; peripheries=0;
Conv2D_215 ; Conv2D_215_mul_scale_387 ; Conv2D_215_off_bias_389 ;  }

subgraph cluster_dma_97_in { label="dma inputs "; peripheries=0;
dma_1i97 ; dma_2i97 ;  };

subgraph cluster_dma_97_out { label="dma outputs "; peripheries=0;
dma_0i97 ;  }
dma_8i97 ; dma_3i97 ;  }
dma_5i96:s -> dma_1i97:n [ltail="cluster_96" lhead=cluster_97 strength=1000 penwidth=5];
subgraph cluster_98 { label="epoch 98"; fontsize=14; 
subgraph cluster_98_nodes { label="nodes "; peripheries=0;
Add_218 ; PReLU_221_20_clip_x ; PReLU_221_20_mul_x ; PReLU_221_20_mul_x_mul_sub2_ ;  }

subgraph cluster_dma_98_in { label="dma inputs "; peripheries=0;
dma_4i98 ; dma_1i98 ;  };

subgraph cluster_dma_98_out { label="dma outputs "; peripheries=0;
dma_9i98 ;  }
 }
dma_0i97:s -> dma_4i98:n [ltail="cluster_97" lhead=cluster_98 strength=1000 penwidth=5];
subgraph cluster_99 { label="epoch 99"; fontsize=14; 
subgraph cluster_99_nodes { label="nodes "; peripheries=0;
PReLU_221_20_relu_x ; PReLU_221_20_add_x ;  }

subgraph cluster_dma_99_in { label="dma inputs "; peripheries=0;
dma_4i99 ; dma_0i99 ;  };

subgraph cluster_dma_99_out { label="dma outputs "; peripheries=0;
dma_9i99 ;  }
 }
dma_9i98:s -> dma_0i99:n [ltail="cluster_98" lhead=cluster_99 strength=1000 penwidth=5];
subgraph cluster_100 { label="epoch 100"; fontsize=14; 
subgraph cluster_100_nodes { label="nodes "; peripheries=0;
Conv2D_222_conv_identity ;  }

subgraph cluster_dma_100_in { label="dma inputs "; peripheries=0;
dma_2i100 ;  };

subgraph cluster_dma_100_out { label="dma outputs "; peripheries=0;
dma_5i100 ;  }
 }
dma_9i99:s -> dma_2i100:n [ltail="cluster_99" lhead=cluster_100 strength=1000 penwidth=5];
subgraph cluster_101 { label="epoch 101"; fontsize=14; 
subgraph cluster_101_nodes { label="nodes "; peripheries=0;
Conv2D_222 ; Conv2D_222_mul_scale_396 ; Conv2D_222_off_bias_398 ; PReLU_225_21_clip_x ; PReLU_225_21_mul_x ;  }

subgraph cluster_dma_101_in { label="dma inputs "; peripheries=0;
dma_6i101 ; dma_7i101 ;  };

subgraph cluster_dma_101_out { label="dma outputs "; peripheries=0;
dma_5i101 ; dma_9i101 ;  }
dma_4i101 ; dma_8i101 ;  }
dma_5i100:s -> dma_6i101:n [ltail="cluster_100" lhead=cluster_101 strength=1000 penwidth=5];
subgraph cluster_102 { label="epoch 102"; fontsize=14; 
subgraph cluster_102_nodes { label="nodes "; peripheries=0;
PReLU_225_21_mul_x_mul_sub2_ ; PReLU_225_21_relu_x ; PReLU_225_21_add_x ;  }

subgraph cluster_dma_102_in { label="dma inputs "; peripheries=0;
dma_2i102 ; dma_6i102 ;  };

subgraph cluster_dma_102_out { label="dma outputs "; peripheries=0;
dma_9i102 ; dma_9i102 ;  }
 }
dma_9i101:s -> dma_2i102:n [ltail="cluster_101" lhead=cluster_102 strength=1000 penwidth=5];
subgraph cluster_103 { label="epoch 103"; fontsize=14; 
subgraph cluster_103_nodes { label="nodes "; peripheries=0;
Conv2D_226_conv_identity ;  }

subgraph cluster_dma_103_in { label="dma inputs "; peripheries=0;
dma_3i103 ;  };

subgraph cluster_dma_103_out { label="dma outputs "; peripheries=0;
dma_7i103 ;  }
 }
dma_9i102:s -> dma_3i103:n [ltail="cluster_102" lhead=cluster_103 strength=1000 penwidth=5];
subgraph cluster_104 { label="epoch 104"; fontsize=14; 
subgraph cluster_104_nodes { label="nodes "; peripheries=0;
Conv2D_226 ; Conv2D_226_mul_scale_405 ; Conv2D_226_off_bias_407 ;  }

subgraph cluster_dma_104_in { label="dma inputs "; peripheries=0;
dma_4i104 ; dma_8i104 ;  };

subgraph cluster_dma_104_out { label="dma outputs "; peripheries=0;
dma_6i104 ;  }
 }
dma_7i103:s -> dma_4i104:n [ltail="cluster_103" lhead=cluster_104 strength=1000 penwidth=5];
subgraph cluster_105 { label="epoch 105"; fontsize=14; 
subgraph cluster_105_nodes { label="nodes "; peripheries=0;
Conv2D_229_conv_identity ;  }

subgraph cluster_dma_105_in { label="dma inputs "; peripheries=0;
dma_4i105 ;  };

subgraph cluster_dma_105_out { label="dma outputs "; peripheries=0;
dma_5i105 ;  }
 }
dma_6i104:s -> dma_4i105:n [ltail="cluster_104" lhead=cluster_105 strength=1000 penwidth=5];
subgraph cluster_106 { label="epoch 106"; fontsize=14; 
subgraph cluster_106_nodes { label="nodes "; peripheries=0;
Conv2D_229 ; Conv2D_229_mul_scale_414 ; Conv2D_229_off_bias_416 ; Add_232 ; PReLU_235_22_clip_x ;  }

subgraph cluster_dma_106_in { label="dma inputs "; peripheries=0;
dma_1i106 ; dma_9i106 ; dma_2i106 ;  };

subgraph cluster_dma_106_out { label="dma outputs "; peripheries=0;
dma_3i106 ; dma_4i106 ;  }
dma_8i106 ; dma_0i106 ;  }
dma_5i105:s -> dma_1i106:n [ltail="cluster_105" lhead=cluster_106 strength=1000 penwidth=5];
subgraph cluster_107 { label="epoch 107"; fontsize=14; 
subgraph cluster_107_nodes { label="nodes "; peripheries=0;
PReLU_235_22_mul_x ; PReLU_235_22_mul_x_mul_sub2_ ; PReLU_235_22_relu_x ; PReLU_235_22_add_x ; Conv2D_236_suboff_419 ;  }

subgraph cluster_dma_107_in { label="dma inputs "; peripheries=0;
dma_6i107 ; dma_9i107 ;  };

subgraph cluster_dma_107_out { label="dma outputs "; peripheries=0;
dma_4i107 ;  }
 }
dma_4i106:s -> dma_6i107:n [ltail="cluster_106" lhead=cluster_107 strength=1000 penwidth=5];
subgraph cluster_108 { label="epoch 108"; fontsize=14; 
subgraph cluster_108_nodes { label="nodes "; peripheries=0;
SpaceToDepth_inserted_id1075 ;  }

subgraph cluster_dma_108_in { label=""; peripheries=0;
dummy_108[ style=invis ];  };
 }
dma_4i107:s -> dummy_108:n [ltail="cluster_107" lhead=cluster_108 strength=1000 penwidth=5];
subgraph cluster_109 { label="epoch 109"; fontsize=14; 
subgraph cluster_109_nodes { label="nodes "; peripheries=0;
Conv2D_236 ; Conv2D_236_mul_scale_423 ; Conv2D_236_off_bias_425 ; Transpose_238 ;  }

subgraph cluster_dma_109_in { label="dma inputs "; peripheries=0;
dma_6i109 ; dma_9i109 ; dma_4i109 ;  };

subgraph cluster_dma_109_out { label="dma outputs "; peripheries=0;
dma_3i109 ;  }
 }
SpaceToDepth_inserted_id1075:s -> dma_6i109:n [ltail="cluster_108" lhead=cluster_109 strength=1000 penwidth=5];
subgraph cluster_110 { label="epoch 110"; fontsize=14; 
subgraph cluster_110_nodes { label="nodes "; peripheries=0;
__NN__RETURN__ ;  }

subgraph cluster_dma_110_in { label=""; peripheries=0;
dummy_110[ style=invis ];  };
 }
dma_3i109:s -> dummy_110:n [ltail="cluster_109" lhead=cluster_110 strength=1000 penwidth=5];
Conv2D_189_zero_off_331 [ label="{ { <i0> 0} |  [751]\lConv2D_189_zero_off_331\l(bytes=1 , 0.00015% of total)\l\l 0 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_236_off_bias_427 [ label="{ { <i0> 0} |  [958]\lConv2D_236_off_bias_427\l(bytes=2808 , 0.43% of total)\l\l 0.18865 0.235216 -0.0399986 0.180292 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_201_alpha_bc_32_1736 [ label="{ { <i0> 0} |  [1143]\lPReLU_201_alpha_bc_32_1736\l -148951250 -123007614 -141538782 -117448263 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_134_mul_scale_233 [ label="{ { <i0> 0} |  [523]\lConv2D_134_mul_scale_233\l(bytes=2 , 0.00031% of total)\l\l 0.00089857 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_174_alpha_bc_32_1738 [ label="{ { <i0> 0} |  [1144]\lPReLU_174_alpha_bc_32_1738\l -126877696 -136722706 -171180239 -98573294 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_157_mul_scale_278 [ label="{ { <i0> 0} |  [621]\lConv2D_157_mul_scale_278\l(bytes=2 , 0.00031% of total)\l\l 0.000605081 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_132_alpha_bc_32_1694 [ label="{ { <i0> 0} |  [1120]\lPReLU_132_alpha_bc_32_1694\l -504870112 -531280701 -496673722 -476638102 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_178_16_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1149]\lPReLU_178_16_relu_x_activ_ROM1\l 0 0 -16896 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_178_16_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1148]\lPReLU_178_16_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_226_weights_inflated_467 [ label="{ { <i0> 0} |  [912]\lConv2D_226_weights_inflated_467\l(bytes=1152 , 0.18% of total)\l\l 0.11282 0.239742 0.260896 0.359613 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_189_off_bias_337 [ label="{ { <i0> 0} |  [757]\lConv2D_189_off_bias_337\l(bytes=2 , 0.00031% of total)\l\l -0.303338 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_79_weights_inflated_441 [ label="{ { <i0> 0} |  [304]\lConv2D_79_weights_inflated_441\l(bytes=2304 , 0.35% of total)\l\l -0.028997 -0.0193313 -0.299635 0.376961 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_202_mul_scale_359 [ label="{ { <i0> 0} |  [809]\lConv2D_202_mul_scale_359\l(bytes=2 , 0.00031% of total)\l\l 0.00137565 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_225_alpha_bc_32_1781 [ label="{ { <i0> 0} |  [1167]\lPReLU_225_alpha_bc_32_1781\l -391036183 -272462490 -291765184 -242819067 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_21_mul_scale_53 [ label="{ { <i0> 0} |  [84]\lConv2D_21_mul_scale_53\l(bytes=2 , 0.00031% of total)\l\l 0.0011546 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_225_21_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1166]\lPReLU_225_21_relu_x_activ_ROM1\l 0 0 -18944 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_225_21_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1165]\lPReLU_225_21_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_113_mul_scale_197 [ label="{ { <i0> 0} |  [438]\lConv2D_113_mul_scale_197\l(bytes=2 , 0.00031% of total)\l\l 0.000943001 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_132_11_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1119]\lPReLU_132_11_relu_x_activ_ROM1\l 0 0 -26368 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_132_11_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1118]\lPReLU_132_11_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_21_weights_inflated_431 [ label="{ { <i0> 0} |  [82]\lConv2D_21_weights_inflated_431\l(bytes=576 , 0.088% of total)\l\l -0.115065 0.316429 0.220542 -0.671214 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_82_mul_scale_152 [ label="{ { <i0> 0} |  [320]\lConv2D_82_mul_scale_152\l(bytes=2 , 0.00031% of total)\l\l 0.00105822 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_98_alpha_bc_32_1670 [ label="{ { <i0> 0} |  [1108]\lPReLU_98_alpha_bc_32_1670\l -71609357 -121240915 -130694545 -136603064 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_24_mul_scale_62 [ label="{ { <i0> 0} |  [98]\lConv2D_24_mul_scale_62\l(bytes=2 , 0.00031% of total)\l\l 0.00233809 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_64_5_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1095]\lPReLU_64_5_relu_x_activ_ROM1\l 0 0 -24320 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_64_5_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1094]\lPReLU_64_5_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_163_14_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1134]\lPReLU_163_14_relu_x_activ_ROM1\l 0 0 -26880 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_163_14_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1133]\lPReLU_163_14_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_235_alpha [ label="{ { <i0> 0} |  [949]\lPReLU_235_alpha\l(bytes=32 , 0.0049% of total)\l\l -0.0570866 -0.242618 0.849163 -0.135581 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_225_alpha [ label="{ { <i0> 0} |  [907]\lPReLU_225_alpha\l(bytes=32 , 0.0049% of total)\l\l -0.626169 0.294353 0.1445 0.524483 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_221_alpha [ label="{ { <i0> 0} |  [886]\lPReLU_221_alpha\l(bytes=128 , 0.02% of total)\l\l -0.609098 -0.229515 -0.0971026 -0.432548 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_211_alpha [ label="{ { <i0> 0} |  [844]\lPReLU_211_alpha\l(bytes=128 , 0.02% of total)\l\l 0.304238 -0.468058 0.0780097 0.218427 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_201_alpha [ label="{ { <i0> 0} |  [802]\lPReLU_201_alpha\l(bytes=128 , 0.02% of total)\l\l 0.280496 0.431533 0.32365 0.463898 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_188_alpha [ label="{ { <i0> 0} |  [748]\lPReLU_188_alpha\l(bytes=32 , 0.0049% of total)\l\l -0.0124416 -0.258162 -0.124416 -0.227058 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_178_alpha [ label="{ { <i0> 0} |  [706]\lPReLU_178_alpha\l(bytes=32 , 0.0049% of total)\l\l 0.11099 0.0554949 -0.107026 -0.118918 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_174_alpha [ label="{ { <i0> 0} |  [685]\lPReLU_174_alpha\l(bytes=128 , 0.02% of total)\l\l 0 -0.10187 -0.458415 0.292876 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_163_alpha [ label="{ { <i0> 0} |  [642]\lPReLU_163_alpha\l(bytes=128 , 0.02% of total)\l\l -0.175497 -0.1876 0.0242064 -0.217858 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_153_alpha [ label="{ { <i0> 0} |  [600]\lPReLU_153_alpha\l(bytes=128 , 0.02% of total)\l\l -0.296583 -0.562485 0.429534 0.439761 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_143_alpha [ label="{ { <i0> 0} |  [558]\lPReLU_143_alpha\l(bytes=128 , 0.02% of total)\l\l 0.130936 0.196404 0.465551 0.196404 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_132_alpha [ label="{ { <i0> 0} |  [515]\lPReLU_132_alpha\l(bytes=128 , 0.02% of total)\l\l -0.384781 -0.524264 -0.341493 -0.235678 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_122_alpha [ label="{ { <i0> 0} |  [473]\lPReLU_122_alpha\l(bytes=128 , 0.02% of total)\l\l -0.062327 -0.0287663 0.163009 -0.450672 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_112_alpha [ label="{ { <i0> 0} |  [431]\lPReLU_112_alpha\l(bytes=128 , 0.02% of total)\l\l -0.0168515 0.241538 0.15728 0.516778 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_79_mul_scale_143 [ label="{ { <i0> 0} |  [306]\lConv2D_79_mul_scale_143\l(bytes=2 , 0.00031% of total)\l\l 0.0010395 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_144_weights_inflated_453 [ label="{ { <i0> 0} |  [563]\lConv2D_144_weights_inflated_453\l(bytes=4608 , 0.71% of total)\l\l -0.0290201 -0.0483668 -0.106407 0.00967335 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_212_weights_inflated_465 [ label="{ { <i0> 0} |  [849]\lConv2D_212_weights_inflated_465\l(bytes=4608 , 0.71% of total)\l\l 0.037986 0.151944 0.142447 -0.341874 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_192_mul_scale_341 [ label="{ { <i0> 0} |  [767]\lConv2D_192_mul_scale_341\l(bytes=2 , 0.00031% of total)\l\l 0.00140583 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_38_off_bias_85 [ label="{ { <i0> 0} |  [148]\lConv2D_38_off_bias_85\l(bytes=128 , 0.02% of total)\l\l 20571563 15398440 18139095 9432839 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_45_mul_scale_89 [ label="{ { <i0> 0} |  [174]\lConv2D_45_mul_scale_89\l(bytes=2 , 0.00031% of total)\l\l 0.00119706 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_113_off_bias_202 [ label="{ { <i0> 0} |  [440]\lConv2D_113_off_bias_202\l(bytes=256 , 0.039% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_58_mul_scale_116 [ label="{ { <i0> 0} |  [230]\lConv2D_58_mul_scale_116\l(bytes=2 , 0.00031% of total)\l\l 0.00171324 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_10_0_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1077]\lPReLU_10_0_relu_x_activ_ROM1\l 0 0 -512 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_10_0_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1076]\lPReLU_10_0_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_179_weights_inflated_459 [ label="{ { <i0> 0} |  [711]\lConv2D_179_weights_inflated_459\l(bytes=1152 , 0.18% of total)\l\l 0.347526 -0.74038 0.0151098 0.521288 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_78_6_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1099]\lPReLU_78_6_relu_x_activ_ROM1\l 0 0 -16640 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_78_6_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1098]\lPReLU_78_6_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_103_weights_inflated_445 [ label="{ { <i0> 0} |  [394]\lConv2D_103_weights_inflated_445\l(bytes=2304 , 0.35% of total)\l\l 0.0424689 0.0707816 0.19111 -0.0637034 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_229_mul_scale_413 [ label="{ { <i0> 0} |  [928]\lConv2D_229_mul_scale_413\l(bytes=2 , 0.00031% of total)\l\l 0.000204739 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_122_alpha_bc_32_1686 [ label="{ { <i0> 0} |  [1116]\lPReLU_122_alpha_bc_32_1686\l -354877339 -348984195 -315309085 -423069437 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_189_mul_scale_332 [ label="{ { <i0> 0} |  [755]\lConv2D_189_mul_scale_332\l(bytes=2 , 0.00031% of total)\l\l 0.00046453 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_64_alpha_bc_32_1646 [ label="{ { <i0> 0} |  [1096]\lPReLU_64_alpha_bc_32_1646\l -201308858 -233539829 -234059684 -205987547 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_48_off_bias_103 [ label="{ { <i0> 0} |  [190]\lConv2D_48_off_bias_103\l(bytes=128 , 0.02% of total)\l\l 44080264 36987350 41267142 48179728 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_188_alpha_bc_32_1766 [ label="{ { <i0> 0} |  [1160]\lPReLU_188_alpha_bc_32_1766\l -468916219 -535048600 -499052494 -526677412 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_48_mul_scale_98 [ label="{ { <i0> 0} |  [188]\lConv2D_48_mul_scale_98\l(bytes=2 , 0.00031% of total)\l\l 0.00182804 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_116_off_bias_211 [ label="{ { <i0> 0} |  [454]\lConv2D_116_off_bias_211\l(bytes=512 , 0.079% of total)\l\l 18954580 1337469 5340890 17130171 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_201_18_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1140]\lPReLU_201_18_relu_x_activ_ROM1\l 0 0 -24064 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_201_18_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1139]\lPReLU_201_18_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_88_alpha_bc_32_1662 [ label="{ { <i0> 0} |  [1104]\lPReLU_88_alpha_bc_32_1662\l -146464192 -110005803 -148477232 -124320753 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_188_17_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1159]\lPReLU_188_17_relu_x_activ_ROM1\l 0 0 -28416 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_188_17_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1158]\lPReLU_188_17_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_235_22_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1171]\lPReLU_235_22_relu_x_activ_ROM1\l 0 0 -18688 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_235_22_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1170]\lPReLU_235_22_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_168_mul_scale_296 [ label="{ { <i0> 0} |  [664]\lConv2D_168_mul_scale_296\l(bytes=2 , 0.00031% of total)\l\l 0.000293858 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_134_off_bias_238 [ label="{ { <i0> 0} |  [525]\lConv2D_134_off_bias_238\l(bytes=256 , 0.039% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_82_off_bias_157 [ label="{ { <i0> 0} |  [322]\lConv2D_82_off_bias_157\l(bytes=256 , 0.039% of total)\l\l 30256332 35753165 40568390 54145566 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_236_mul_scale_422 [ label="{ { <i0> 0} |  [956]\lConv2D_236_mul_scale_422\l(bytes=2 , 0.00031% of total)\l\l 0.000596994 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_165_weights_inflated_457 [ label="{ { <i0> 0} |  [648]\lConv2D_165_weights_inflated_457\l(bytes=4608 , 0.71% of total)\l\l -0.295606 0.135819 -0.806925 0.0319574 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_98_alpha [ label="{ { <i0> 0} |  [383]\lPReLU_98_alpha\l(bytes=64 , 0.0098% of total)\l\l 0.876953 0.00690514 -0.158818 -0.262395 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_88_alpha [ label="{ { <i0> 0} |  [341]\lPReLU_88_alpha\l(bytes=64 , 0.0098% of total)\l\l -0.231007 0.814941 -0.288759 0.404262 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_78_alpha [ label="{ { <i0> 0} |  [299]\lPReLU_78_alpha\l(bytes=64 , 0.0098% of total)\l\l 0.108452 -0.0542261 0.671048 0.277909 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_64_alpha [ label="{ { <i0> 0} |  [251]\lPReLU_64_alpha\l(bytes=32 , 0.0049% of total)\l\l -0.0280973 -0.463606 -0.47063 -0.0913163 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_54_alpha [ label="{ { <i0> 0} |  [209]\lPReLU_54_alpha\l(bytes=32 , 0.0049% of total)\l\l 0.0127684 0.00425612 0.349002 0.28516 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_44_alpha [ label="{ { <i0> 0} |  [167]\lPReLU_44_alpha\l(bytes=32 , 0.0049% of total)\l\l -0.342028 0.205217 0.49594 0.11971 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_30_alpha [ label="{ { <i0> 0} |  [119]\lPReLU_30_alpha\l(bytes=16 , 0.0025% of total)\l\l 0.106545 0.273022 0.126523 -0.326295 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_20_alpha [ label="{ { <i0> 0} |  [77]\lPReLU_20_alpha\l(bytes=16 , 0.0025% of total)\l\l -0.30423 0.206647 -0.729004 -0.384593 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_10_alpha [ label="{ { <i0> 0} |  [35]\lPReLU_10_alpha\l(bytes=16 , 0.0025% of total)\l\l 0.773307 0.626476 0.440491 -0.0293661 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_69_off_bias_130 [ label="{ { <i0> 0} |  [266]\lConv2D_69_off_bias_130\l(bytes=64 , 0.0098% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_137_off_bias_247 [ label="{ { <i0> 0} |  [539]\lConv2D_137_off_bias_247\l(bytes=512 , 0.079% of total)\l\l 14671349 28696529 35684358 41340648 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_147_mul_scale_260 [ label="{ { <i0> 0} |  [579]\lConv2D_147_mul_scale_260\l(bytes=2 , 0.00031% of total)\l\l 0.000880049 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_202_off_bias_364 [ label="{ { <i0> 0} |  [811]\lConv2D_202_off_bias_364\l(bytes=256 , 0.039% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_192_weights_inflated_461 [ label="{ { <i0> 0} |  [765]\lConv2D_192_weights_inflated_461\l(bytes=4608 , 0.71% of total)\l\l 0.348594 0.0458677 0.431156 0.0366941 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_154_off_bias_274 [ label="{ { <i0> 0} |  [609]\lConv2D_154_off_bias_274\l(bytes=256 , 0.039% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_215_mul_scale_386 [ label="{ { <i0> 0} |  [865]\lConv2D_215_mul_scale_386\l(bytes=2 , 0.00031% of total)\l\l 0.000363952 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_163_alpha_bc_32_1721 [ label="{ { <i0> 0} |  [1135]\lPReLU_163_alpha_bc_32_1721\l -495302482 -499088727 -432829429 -508554342 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_45_weights_inflated_435 [ label="{ { <i0> 0} |  [172]\lConv2D_45_weights_inflated_435\l(bytes=1152 , 0.18% of total)\l\l -0.215943 -0.0657219 -0.0281665 0.178388 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_175_mul_scale_305 [ label="{ { <i0> 0} |  [692]\lConv2D_175_mul_scale_305\l(bytes=2 , 0.00031% of total)\l\l 0.000118684 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_30_alpha_bc_32_1622 [ label="{ { <i0> 0} |  [1084]\lPReLU_30_alpha_bc_32_1622\l -64375073 -86317924 -67008215 -7323661 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_103_mul_scale_179 [ label="{ { <i0> 0} |  [396]\lConv2D_103_mul_scale_179\l(bytes=2 , 0.00031% of total)\l\l 0.000687671 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_72_mul_scale_134 [ label="{ { <i0> 0} |  [278]\lConv2D_72_mul_scale_134\l(bytes=2 , 0.00031% of total)\l\l 0.000650046 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_112_alpha_bc_32_1678 [ label="{ { <i0> 0} |  [1112]\lPReLU_112_alpha_bc_32_1678\l -385573047 -325905174 -345362089 -262345917 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_205_off_bias_373 [ label="{ { <i0> 0} |  [825]\lConv2D_205_off_bias_373\l(bytes=512 , 0.079% of total)\l\l 52268361 18324459 40732803 111813972 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_126_mul_scale_224 [ label="{ { <i0> 0} |  [494]\lConv2D_126_mul_scale_224\l(bytes=2 , 0.00031% of total)\l\l 0.000609605 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_89_off_bias_166 [ label="{ { <i0> 0} |  [350]\lConv2D_89_off_bias_166\l(bytes=128 , 0.02% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_20_1_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1080]\lPReLU_20_1_relu_x_activ_ROM1\l 0 0 -22784 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_20_1_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1079]\lPReLU_20_1_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_54_alpha_bc_32_1638 [ label="{ { <i0> 0} |  [1092]\lPReLU_54_alpha_bc_32_1638\l -164667106 -163940940 -193350676 -187904428 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_157_off_bias_283 [ label="{ { <i0> 0} |  [623]\lConv2D_157_off_bias_283\l(bytes=512 , 0.079% of total)\l\l 25787779 29110983 -14075969 18288513 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_88_7_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1103]\lPReLU_88_7_relu_x_activ_ROM1\l 0 0 -16896 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_88_7_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1102]\lPReLU_88_7_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_178_alpha_bc_32_1748 [ label="{ { <i0> 0} |  [1150]\lPReLU_178_alpha_bc_32_1748\l -266247007 -271535536 -287023369 -288156626 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_222_off_bias_400 [ label="{ { <i0> 0} |  [895]\lConv2D_222_off_bias_400\l(bytes=128 , 0.02% of total)\l\l 36002343 44842704 70114396 48744222 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_154_mul_scale_269 [ label="{ { <i0> 0} |  [607]\lConv2D_154_mul_scale_269\l(bytes=2 , 0.00031% of total)\l\l 0.00158226 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_78_alpha_bc_32_1654 [ label="{ { <i0> 0} |  [1100]\lPReLU_78_alpha_bc_32_1654\l -126442232 -141251205 -75227870 -111016220 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_69_mul_scale_125 [ label="{ { <i0> 0} |  [264]\lConv2D_69_mul_scale_125\l(bytes=2 , 0.00031% of total)\l\l 0.00069768 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_89_weights_inflated_443 [ label="{ { <i0> 0} |  [346]\lConv2D_89_weights_inflated_443\l(bytes=2304 , 0.35% of total)\l\l -0.361297 -0.237928 0.00881213 -0.2908 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_175_off_bias_310 [ label="{ { <i0> 0} |  [694]\lConv2D_175_off_bias_310\l(bytes=128 , 0.02% of total)\l\l -42856126 66654821 -73850546 -61383607 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_222_mul_scale_395 [ label="{ { <i0> 0} |  [893]\lConv2D_222_mul_scale_395\l(bytes=2 , 0.00031% of total)\l\l 0.000115131 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_35_off_bias_76 [ label="{ { <i0> 0} |  [134]\lConv2D_35_off_bias_76\l(bytes=32 , 0.0049% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_7_off_bias_31 [ label="{ { <i0> 0} |  [23]\lConv2D_7_off_bias_31\l(bytes=64 , 0.0098% of total)\l\l 17338211 -17114092 11848680 11643072 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_182_mul_scale_323 [ label="{ { <i0> 0} |  [727]\lConv2D_182_mul_scale_323\l(bytes=2 , 0.00031% of total)\l\l 0.000272969 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_192_off_bias_346 [ label="{ { <i0> 0} |  [769]\lConv2D_192_off_bias_346\l(bytes=256 , 0.039% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_211_19_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1153]\lPReLU_211_19_relu_x_activ_ROM1\l 0 0 -22784 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_211_19_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1152]\lPReLU_211_19_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_45_off_bias_94 [ label="{ { <i0> 0} |  [176]\lConv2D_45_off_bias_94\l(bytes=64 , 0.0098% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_226_off_bias_409 [ label="{ { <i0> 0} |  [916]\lConv2D_226_off_bias_409\l(bytes=64 , 0.0098% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_179_off_bias_319 [ label="{ { <i0> 0} |  [715]\lConv2D_179_off_bias_319\l(bytes=64 , 0.0098% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_14_off_bias_49 [ label="{ { <i0> 0} |  [58]\lConv2D_14_off_bias_49\l(bytes=64 , 0.0098% of total)\l\l -1821654 559740 1224203 -3174829 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_11_mul_scale_35 [ label="{ { <i0> 0} |  [42]\lConv2D_11_mul_scale_35\l(bytes=2 , 0.00031% of total)\l\l 0.000876075 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_195_off_bias_355 [ label="{ { <i0> 0} |  [783]\lConv2D_195_off_bias_355\l(bytes=512 , 0.079% of total)\l\l 9139401 -9007700 7858430 11567148 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_179_mul_scale_314 [ label="{ { <i0> 0} |  [713]\lConv2D_179_mul_scale_314\l(bytes=2 , 0.00031% of total)\l\l 0.000299007 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_7_weights [ label="{ { <i0> 0} |  [19]\lConv2D_7_weights\l(bytes=432 , 0.066% of total)\l\l 0.106576 0.329417 0.23253 0.145331 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_229_off_bias_418 [ label="{ { <i0> 0} |  [930]\lConv2D_229_off_bias_418\l(bytes=128 , 0.02% of total)\l\l 44056803 27314680 118762864 28174413 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_24_off_bias_67 [ label="{ { <i0> 0} |  [100]\lConv2D_24_off_bias_67\l(bytes=64 , 0.0098% of total)\l\l 64421088 62411663 63599051 56242227 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_153_alpha_bc_32_1712 [ label="{ { <i0> 0} |  [1130]\lPReLU_153_alpha_bc_32_1712\l -237287084 -275168140 -133842661 -132385697 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_154_weights_inflated_455 [ label="{ { <i0> 0} |  [605]\lConv2D_154_weights_inflated_455\l(bytes=4608 , 0.71% of total)\l\l 0.153943 0.197927 -0.0549797 0.0109959 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_20_alpha_bc_32_1615 [ label="{ { <i0> 0} |  [1081]\lPReLU_20_alpha_bc_32_1615\l -197614020 -179196911 -212927122 -200511093 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_14_mul_scale_44 [ label="{ { <i0> 0} |  [56]\lConv2D_14_mul_scale_44\l(bytes=2 , 0.00031% of total)\l\l 0.000830078 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Pad_67_pad_kern_258 [ label="{ { <i0> 0} |  [990]\lPad_67_pad_kern_258\l 1 1 1 1 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_44_alpha_bc_32_1630 [ label="{ { <i0> 0} |  [1088]\lPReLU_44_alpha_bc_32_1630\l -100341080 -87434853 -80578420 -89451451 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Input_0_out_0 [ label="{ { <i0> 0} |  [0]\lInput_0_out_0 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_55_mul_scale_107 [ label="{ { <i0> 0} |  [216]\lConv2D_55_mul_scale_107\l(bytes=2 , 0.00031% of total)\l\l 0.000901895 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_113_weights_inflated_447 [ label="{ { <i0> 0} |  [436]\lConv2D_113_weights_inflated_447\l(bytes=4608 , 0.71% of total)\l\l -0.109552 -0.0486897 0.377345 -0.109552 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_226_mul_scale_404 [ label="{ { <i0> 0} |  [914]\lConv2D_226_mul_scale_404\l(bytes=2 , 0.00031% of total)\l\l 0.000249515 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_30_2_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1083]\lPReLU_30_2_relu_x_activ_ROM1\l 0 0 -6144 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_30_2_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1082]\lPReLU_30_2_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_98_8_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1107]\lPReLU_98_8_relu_x_activ_ROM1\l 0 0 -14848 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_98_8_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1106]\lPReLU_98_8_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_137_mul_scale_242 [ label="{ { <i0> 0} |  [537]\lConv2D_137_mul_scale_242\l(bytes=2 , 0.00031% of total)\l\l 0.000465777 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_35_mul_scale_71 [ label="{ { <i0> 0} |  [132]\lConv2D_35_mul_scale_71\l(bytes=2 , 0.00031% of total)\l\l 0.00115327 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_69_weights_inflated_439 [ label="{ { <i0> 0} |  [262]\lConv2D_69_weights_inflated_439\l(bytes=1152 , 0.18% of total)\l\l -0.429134 -0.388903 0.093873 -0.63029 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_103_off_bias_184 [ label="{ { <i0> 0} |  [398]\lConv2D_103_off_bias_184\l(bytes=128 , 0.02% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_205_mul_scale_368 [ label="{ { <i0> 0} |  [823]\lConv2D_205_mul_scale_368\l(bytes=2 , 0.00031% of total)\l\l 0.000416825 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_165_mul_scale_287 [ label="{ { <i0> 0} |  [650]\lConv2D_165_mul_scale_287\l(bytes=2 , 0.00031% of total)\l\l 0.00122436 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_143_12_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1124]\lPReLU_143_12_relu_x_activ_ROM1\l 0 0 -22272 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_143_12_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1123]\lPReLU_143_12_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_221_alpha_bc_32_1773 [ label="{ { <i0> 0} |  [1163]\lPReLU_221_alpha_bc_32_1773\l -290452740 -238831121 -220823579 -266442685 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_7_mul_scale_26 [ label="{ { <i0> 0} |  [21]\lConv2D_7_mul_scale_26\l(bytes=2 , 0.00031% of total)\l\l 7.599e-05 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_116_mul_scale_206 [ label="{ { <i0> 0} |  [452]\lConv2D_116_mul_scale_206\l(bytes=2 , 0.00031% of total)\l\l 0.000395464 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_11_weights_inflated_429 [ label="{ { <i0> 0} |  [40]\lConv2D_11_weights_inflated_429\l(bytes=576 , 0.088% of total)\l\l -0.174213 0.195989 -0.391978 0.326649 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_44_3_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1087]\lPReLU_44_3_relu_x_activ_ROM1\l 0 0 -11264 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_44_3_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1086]\lPReLU_44_3_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_38_mul_scale_80 [ label="{ { <i0> 0} |  [146]\lConv2D_38_mul_scale_80\l(bytes=2 , 0.00031% of total)\l\l 0.00138263 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_106_off_bias_193 [ label="{ { <i0> 0} |  [412]\lConv2D_106_off_bias_193\l(bytes=512 , 0.079% of total)\l\l 56966067 26615821 26588626 5258240 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_174_15_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1142]\lPReLU_174_15_relu_x_activ_ROM1\l 0 0 -30976 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_174_15_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1141]\lPReLU_174_15_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_143_alpha_bc_32_1703 [ label="{ { <i0> 0} |  [1125]\lPReLU_143_alpha_bc_32_1703\l -164497692 -155520426 -118613888 -155520426 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_10_alpha_bc_32_1608 [ label="{ { <i0> 0} |  [1078]\lPReLU_10_alpha_bc_32_1608\l 633004 -283573 -1444572 -4377620 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_55_off_bias_112 [ label="{ { <i0> 0} |  [218]\lConv2D_55_off_bias_112\l(bytes=64 , 0.0098% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_144_mul_scale_251 [ label="{ { <i0> 0} |  [565]\lConv2D_144_mul_scale_251\l(bytes=2 , 0.00031% of total)\l\l 0.00127443 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_221_20_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1162]\lPReLU_221_20_relu_x_activ_ROM1\l 0 0 -25344 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_221_20_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1161]\lPReLU_221_20_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_123_off_bias_220 [ label="{ { <i0> 0} |  [482]\lConv2D_123_off_bias_220\l(bytes=256 , 0.039% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_236_weights [ label="{ { <i0> 0} |  [954]\lConv2D_236_weights\l(bytes=404352 , 62% of total)\l\l 0.0818159 0.17532 -0.011688 -0.05844 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_229_weights [ label="{ { <i0> 0} |  [926]\lConv2D_229_weights\l(bytes=1024 , 0.16% of total)\l\l 0.140848 0.205855 -0.146265 0.124596 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_222_weights [ label="{ { <i0> 0} |  [891]\lConv2D_222_weights\l(bytes=4096 , 0.63% of total)\l\l 0.00380148 -0.00836326 -0.0152059 -0.0258501 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_215_weights [ label="{ { <i0> 0} |  [863]\lConv2D_215_weights\l(bytes=16384 , 2.5% of total)\l\l 0.100809 0 -0.0378034 -0.0856876 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_205_weights [ label="{ { <i0> 0} |  [821]\lConv2D_205_weights\l(bytes=16384 , 2.5% of total)\l\l 0.0416961 0.0301139 0.0115823 -0.0602278 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_195_weights [ label="{ { <i0> 0} |  [779]\lConv2D_195_weights\l(bytes=16384 , 2.5% of total)\l\l 0.050689 -0.0728654 -0.0380167 0.0316806 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_189_weights [ label="{ { <i0> 0} |  [753]\lConv2D_189_weights\l(bytes=288 , 0.044% of total)\l\l -0.364173 0.0885827 0.856299 0.127953 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_182_weights [ label="{ { <i0> 0} |  [725]\lConv2D_182_weights\l(bytes=1024 , 0.16% of total)\l\l 0.24238 -0.0318921 0.0574057 -0.261515 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_175_weights [ label="{ { <i0> 0} |  [690]\lConv2D_175_weights\l(bytes=4096 , 0.63% of total)\l\l -0.00265719 -0.0203718 -0.0318863 0.00885731 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_168_weights [ label="{ { <i0> 0} |  [662]\lConv2D_168_weights\l(bytes=16384 , 2.5% of total)\l\l -0.00597472 -0.00149368 0.00149368 -0.0194178 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_157_weights_4112 [ label="{ { <i0> 0} |  [619]\lConv2D_157_weights\l(bytes=16384 , 2.5% of total)\l\l -0.407457 0 0.0559255 -0.0479361 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_147_weights_3833 [ label="{ { <i0> 0} |  [577]\lConv2D_147_weights\l(bytes=16384 , 2.5% of total)\l\l -0.116749 0.0194582 0.00648607 0.0908049 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_137_weights_3552 [ label="{ { <i0> 0} |  [535]\lConv2D_137_weights\l(bytes=16384 , 2.5% of total)\l\l -0.204467 -0.0538071 -0.104027 -0.10044 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_126_weights_3269 [ label="{ { <i0> 0} |  [492]\lConv2D_126_weights\l(bytes=16384 , 2.5% of total)\l\l -0.209173 0.2699 0 -0.10796 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_116_weights_2990 [ label="{ { <i0> 0} |  [450]\lConv2D_116_weights\l(bytes=16384 , 2.5% of total)\l\l -0.0994248 0.0248562 0.0298274 0.23862 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_106_weights_2709 [ label="{ { <i0> 0} |  [408]\lConv2D_106_weights\l(bytes=8192 , 1.3% of total)\l\l -0.0925447 0.164524 0.140531 0.167951 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_72_off_bias_139 [ label="{ { <i0> 0} |  [280]\lConv2D_72_off_bias_139\l(bytes=256 , 0.039% of total)\l\l 29072764 39039776 34836819 38206689 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_212_mul_scale_377 [ label="{ { <i0> 0} |  [851]\lConv2D_212_mul_scale_377\l(bytes=2 , 0.00031% of total)\l\l 0.00141043 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_134_weights_inflated_451 [ label="{ { <i0> 0} |  [521]\lConv2D_134_weights_inflated_451\l(bytes=4608 , 0.71% of total)\l\l 0.0690053 0.0887211 0.167584 0.177442 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_202_weights_inflated_463 [ label="{ { <i0> 0} |  [807]\lConv2D_202_weights_inflated_463\l(bytes=4608 , 0.71% of total)\l\l 0.0444451 -0.337783 -0.0533342 0.0888903 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_55_weights_inflated_437 [ label="{ { <i0> 0} |  [214]\lConv2D_55_weights_inflated_437\l(bytes=1152 , 0.18% of total)\l\l 0.0295045 0.26554 0.727777 -0.373724 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_92_weights_2394 [ label="{ { <i0> 0} |  [360]\lConv2D_92_weights\l(bytes=4096 , 0.63% of total)\l\l 0.0901975 0.142813 0.0901975 -0.135296 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_82_weights_2115 [ label="{ { <i0> 0} |  [318]\lConv2D_82_weights\l(bytes=4096 , 0.63% of total)\l\l -0.0557794 0 0.148745 0.13635 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_72_weights_1834 [ label="{ { <i0> 0} |  [276]\lConv2D_72_weights\l(bytes=2048 , 0.31% of total)\l\l 0.00908895 -0.106038 -0.218135 -0.0515041 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_58_weights_1519 [ label="{ { <i0> 0} |  [228]\lConv2D_58_weights\l(bytes=1024 , 0.16% of total)\l\l 0.234306 -0.100417 -0.245463 0.156204 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_48_weights_1240 [ label="{ { <i0> 0} |  [186]\lConv2D_48_weights\l(bytes=1024 , 0.16% of total)\l\l 0.414597 -0.0318921 -0.165839 0.0127568 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_38_weights [ label="{ { <i0> 0} |  [144]\lConv2D_38_weights\l(bytes=512 , 0.079% of total)\l\l 0.14936 -0.0560101 0.154028 -0.01867 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_24_weights [ label="{ { <i0> 0} |  [96]\lConv2D_24_weights\l(bytes=256 , 0.039% of total)\l\l 0.0212114 0.0141409 0.268678 -0.0282819 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_14_weights [ label="{ { <i0> 0} |  [54]\lConv2D_14_weights\l(bytes=256 , 0.039% of total)\l\l -0.158022 0.206116 -0.13054 -0.0343527 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_58_off_bias_121 [ label="{ { <i0> 0} |  [232]\lConv2D_58_off_bias_121\l(bytes=128 , 0.02% of total)\l\l 19061405 25990375 16091846 27401832 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_126_off_bias_229 [ label="{ { <i0> 0} |  [496]\lConv2D_126_off_bias_229\l(bytes=512 , 0.079% of total)\l\l -11755650 -8693993 -19007265 6065390 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_195_mul_scale_350 [ label="{ { <i0> 0} |  [781]\lConv2D_195_mul_scale_350\l(bytes=2 , 0.00031% of total)\l\l 0.000483737 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_123_mul_scale_215 [ label="{ { <i0> 0} |  [480]\lConv2D_123_mul_scale_215\l(bytes=2 , 0.00031% of total)\l\l 0.000861743 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_11_off_bias_40 [ label="{ { <i0> 0} |  [44]\lConv2D_11_off_bias_40\l(bytes=32 , 0.0049% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_92_mul_scale_170 [ label="{ { <i0> 0} |  [362]\lConv2D_92_mul_scale_170\l(bytes=2 , 0.00031% of total)\l\l 0.000985529 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_21_off_bias_58 [ label="{ { <i0> 0} |  [86]\lConv2D_21_off_bias_58\l(bytes=32 , 0.0049% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_144_off_bias_256 [ label="{ { <i0> 0} |  [567]\lConv2D_144_off_bias_256\l(bytes=256 , 0.039% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_92_off_bias_175 [ label="{ { <i0> 0} |  [364]\lConv2D_92_off_bias_175\l(bytes=256 , 0.039% of total)\l\l 37809230 31480334 31150449 14973890 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_89_mul_scale_161 [ label="{ { <i0> 0} |  [348]\lConv2D_89_mul_scale_161\l(bytes=2 , 0.00031% of total)\l\l 0.000916643 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_211_alpha_bc_32_1756 [ label="{ { <i0> 0} |  [1154]\lPReLU_211_alpha_bc_32_1756\l -141825242 -255602353 -175153891 -154467143 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Pad_101_pad_kern_390 [ label="{ { <i0> 0} |  [1009]\lPad_101_pad_kern_390\l 1 1 1 1 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_122_10_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1115]\lPReLU_122_10_relu_x_activ_ROM1\l 0 0 -20992 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_122_10_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1114]\lPReLU_122_10_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_79_off_bias_148 [ label="{ { <i0> 0} |  [308]\lConv2D_79_off_bias_148\l(bytes=128 , 0.02% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_147_off_bias_265 [ label="{ { <i0> 0} |  [581]\lConv2D_147_off_bias_265\l(bytes=512 , 0.079% of total)\l\l 22511010 38844700 -24685577 30444517 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_235_alpha_bc_32_1790 [ label="{ { <i0> 0} |  [1172]\lPReLU_235_alpha_bc_32_1790\l -160124050 -182977897 -48491794 -169792985 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_212_off_bias_382 [ label="{ { <i0> 0} |  [853]\lConv2D_212_off_bias_382\l(bytes=256 , 0.039% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_153_13_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1129]\lPReLU_153_13_relu_x_activ_ROM1\l 0 0 -23808 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_153_13_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1128]\lPReLU_153_13_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Pad_33_pad_kern_126 [ label="{ { <i0> 0} |  [976]\lPad_33_pad_kern_126\l 1 1 1 1 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_54_4_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1091]\lPReLU_54_4_relu_x_activ_ROM1\l 0 0 -19968 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_54_4_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1090]\lPReLU_54_4_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_165_off_bias_292 [ label="{ { <i0> 0} |  [652]\lConv2D_165_off_bias_292\l(bytes=256 , 0.039% of total)\l\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_215_off_bias_391 [ label="{ { <i0> 0} |  [867]\lConv2D_215_off_bias_391\l(bytes=512 , 0.079% of total)\l\l 25740886 45295654 35239332 79811201 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_182_off_bias_328 [ label="{ { <i0> 0} |  [729]\lConv2D_182_off_bias_328\l(bytes=128 , 0.02% of total)\l\l -7675229 -8459580 -8880451 -4499567 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_112_9_relu_x_activ_ROM1 [ label="{ { <i0> 0} |  [1111]\lPReLU_112_9_relu_x_activ_ROM1\l 0 0 -23296 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_112_9_relu_x_activ_ROM0 [ label="{ { <i0> 0} |  [1110]\lPReLU_112_9_relu_x_activ_ROM0\l 0 0 0 0 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Quantize_5_966_requantize_zero [ label="{ { <i0> 0} |  [966]\lQuantize_5_966_requantize_zero\l 0 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_168_off_bias_301 [ label="{ { <i0> 0} |  [666]\lConv2D_168_off_bias_301\l(bytes=512 , 0.079% of total)\l\l 33691114 33520309 30184285 37982576 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_35_weights_inflated_433 [ label="{ { <i0> 0} |  [130]\lConv2D_35_weights_inflated_433\l(bytes=576 , 0.088% of total)\l\l -0.204017 0.092735 0.102008 -0.695512 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_106_mul_scale_188 [ label="{ { <i0> 0} |  [410]\lConv2D_106_mul_scale_188\l(bytes=2 , 0.00031% of total)\l\l 0.000569308 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_123_weights_inflated_449 [ label="{ { <i0> 0} |  [478]\lConv2D_123_weights_inflated_449\l(bytes=4608 , 0.71% of total)\l\l 0.0283511 0.122855 -0.0567021 -0.151206 ... | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_236_zero_off_421 [ label="{ { <i0> 0} |  [952]\lConv2D_236_zero_off_421\l(bytes=1 , 0.00015% of total)\l\l 0 | { <o0> 0} }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Transpose_1 [ label="{ { < i0>  0 M } | id=[1] tid=[234]\lTranspose_1\lkind=Transpose\lsched epoch=1.\lhw unit=NULL_UNIT\lperm is 0 3 1 2\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_9i2 [ label="Dma out\nepoch=2.\nsw=3-> mem=3
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Quantize_5:o0:s->dma_9i2:n [ label="edge id=[1016]\ltid=6409 6410\lbatch: 3(in,L) 3(out,L) 0(mem,L) \l1x3x192x192\lbits=8\lin=out: (S8)\lscale=(0.00784314, )\loffset=(-1, )\lDequantize_6_out_0 FLOAT( 1 3 192 192 )\lQuantize_5_out_0 live(2, 3, id=235)\lpool=8[442368, 552960]=108.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=110592\l context[0](1,0)\lout bw=108.00 KB\l" ]; 
dma_3i2 [ label="Dma in\nepoch=2.\nmem=3-> sw=3
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Quantize_5 [ label="{ { < i0>  0 M  | < i1>  1 P } | id=[13] tid=[235]\lQuantize_5\lkind=Add\llatency = 110.59 Kcycles\lsched epoch=2.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=-32 C=0 B C combined= -2097152\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_0i3 [ label="Dma in\nepoch=3.\nmem=3-> sw=3
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
dma_6i3 [ label="Dma in\nepoch=3.\nmem=3-> sw=3
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_7 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[20] tid=[236]\lConv2D_7\lkind=Conv\lNUM_OPS = 7.96 MOPS( 7.6% of total )\llatency = 442.37 Kcycles\lOPS/cycle = 18\lsched epoch=3.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( feat  )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 1\lkernel_shape is 3 3\lpads is 0 0 2 2\lstrides is 2 2\lConv_fsub f -1\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
Conv2D_7_mul_scale_27 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[22] tid=[237]\lConv2D_7_mul_scale_27\lkind=Mul\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=3.\lsched unit= ARITH_ACC_V2 1\lA=20398 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=17\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_7i3 [ label="Dma out\nepoch=3.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_7_off_bias_29:o0:s->dma_7i3:n [ label="edge id=[1018]\ltid=171 206\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.0798333, )\loffset=(-3, )\lDequantize_9_out_0 FLOAT( 1 16 96 96 )\lConv2D_7_off_bias_out_30 live(3, 4, id=238)\lpool=8[294912, 442368]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
Conv2D_7_off_bias_29 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[24] tid=[238]\lConv2D_7_off_bias_29\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=3.\lsched unit= ARITH_ACC_V2 2\lA=25653 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_1i4 [ label="Dma in\nepoch=4.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
PReLU_10_0_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[31] tid=[239]\lPReLU_10_0_relu_x\lkind=Relu\llatency = 147.46 Kcycles\lsched epoch=4.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
PReLU_10_0_clip_x [ label="{ { < i0>  0 S } | id=[34] tid=[240]\lPReLU_10_0_clip_x\lkind=Clip\llatency = 147.46 Kcycles\lsched epoch=3.\lsched unit= ARITH_ACC_V2 3\lA=-128 B=0 C=-3\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_9i3 [ label="Dma out\nepoch=3.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
PReLU_10_0_mul_x:o0:s->dma_9i3:n [ label="edge id=[1022]\ltid=6417 6418\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=16\lin=out: (S16)\lscale=(0.000781464, )\loffset=(0, )\lPReLU_10_0_mul_x FLOAT( 1 16 96 96 )\lPReLU_10_0_mul_x live(3, 4, id=240)\lpool=8[0, 294912]=288.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=294912\l context[0](1,0)\lout bw=288.00 KB\l" ]; 
PReLU_10_0_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[36] tid=[241]\lPReLU_10_0_mul_x\lkind=Mul\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=3.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_8i4 [ label="Dma in\nepoch=4.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
PReLU_10_0_mul_x_mul_sub2_ [ label="{ { < i0>  0 M  | < i1>  1 P } | id=[968] tid=[242]\lPReLU_10_0_mul_x_mul_sub2_\lkind=Add\llatency = 147.46 Kcycles\lsched epoch=4.\lsched unit= ARITH_ACC_V2 0\lA=20368 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_5i4 [ label="Dma out\nepoch=4.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
PReLU_10_0_add_x:o0:s->dma_5i4:n [ label="edge id=[66]\ltid=6427 435\lbatch: 4(in) 4(out,L) 4(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.0804603, )\loffset=(-2, )\lPReLU_10_out_0 FLOAT( 1 16 96 96 )\lPReLU_10_out_0 live(4, 6, id=243)\lpool=8[589824, 737280]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
PReLU_10_0_add_x [ label="{ { < i0>  0 S  | < i1>  1 S } | id=[37] tid=[243]\lPReLU_10_0_add_x\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=4.\lsched unit= ARITH_ACC_V2 1\lA=16384 B=16384 C=16384\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=1 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_0i4 [ label="Dma in\nepoch=4.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_11 [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[41] tid=[244]\lConv2D_11\lkind=Conv\lNUM_OPS = 10.62 MOPS( 10% of total )\llatency = 147.46 Kcycles\lOPS/cycle = 72\lsched epoch=4.\lsched unit= CONV_ACC_V2 1\lconv mode=F outer, K inner\lchoked ports=( feat out )\lshifts: f=0 a=1 o=1\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 4\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -2\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
Conv2D_11_mul_scale_36 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[43] tid=[245]\lConv2D_11_mul_scale_36\lkind=Mul\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=4.\lsched unit= ARITH_ACC_V2 2\lA=29396 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_4i4 [ label="Dma out\nepoch=4.\nsw=4-> mem=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_11_off_bias_38:o0:s->dma_4i4:n [ label="edge id=[1030]\ltid=6429 6430\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.120817, )\loffset=(11, )\lDequantize_13_out_0 FLOAT( 1 16 96 96 )\lConv2D_11_off_bias_out_39 live(4, 5, id=246)\lpool=8[442368, 589824]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
Conv2D_11_off_bias_38 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[45] tid=[246]\lConv2D_11_off_bias_38\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=4.\lsched unit= ARITH_ACC_V2 3\lA=16951 B=176 C=0 B C combined= 11534336\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_6i5 [ label="Dma in\nepoch=5.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
dma_5i5 [ label="Dma in\nepoch=5.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_14 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[55] tid=[247]\lConv2D_14\lkind=Conv\lNUM_OPS = 4.72 MOPS( 4.5% of total )\llatency = 147.46 Kcycles\lOPS/cycle = 32\lsched epoch=5.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f 11\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
Conv2D_14_mul_scale_45 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[57] tid=[248]\lConv2D_14_mul_scale_45\lkind=Mul\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=5.\lsched unit= ARITH_ACC_V2 0\lA=27853 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_0i5 [ label="Dma out\nepoch=5.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_14_off_bias_47:o0:s->dma_0i5:n [ label="edge id=[1032]\ltid=402 439\lbatch: 4(in) 16(out,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.179461, )\loffset=(-3, )\lDequantize_16_out_0 FLOAT( 1 16 96 96 )\lConv2D_14_off_bias_out_48 live(5, 6, id=249)\lpool=8[0, 147456]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
Conv2D_14_off_bias_47 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[59] tid=[249]\lConv2D_14_off_bias_47\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=5.\lsched unit= ARITH_ACC_V2 1\lA=22824 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_1i6 [ label="Dma out\nepoch=6.\nsw=4-> mem=4
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Add_17:o0:s->dma_1i6:n [ label="edge id=[1034]\ltid=450 485\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.18817, )\loffset=(-11, )\lDequantize_19_out_0 FLOAT( 1 16 96 96 )\lAdd_17_out_0 live(6, 7, id=250)\lpool=8[147456, 294912]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
dma_3i6 [ label="Dma in\nepoch=6.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
dma_6i6 [ label="Dma in\nepoch=6.\nmem=16-> sw=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Add_17 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[66] tid=[250]\lAdd_17\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=6.\lsched unit= ARITH_ACC_V2 2\lA=28023 B=31251 C=-29834\lshifts: x=0 y=0 AX_RS=1 BY_RS=0 C_LS=3 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_0i7 [ label="Dma in\nepoch=7.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
PReLU_20_1_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[73] tid=[251]\lPReLU_20_1_relu_x\lkind=Relu\llatency = 147.46 Kcycles\lsched epoch=7.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
PReLU_20_1_clip_x [ label="{ { < i0>  0 S } | id=[76] tid=[252]\lPReLU_20_1_clip_x\lkind=Clip\llatency = 147.46 Kcycles\lsched epoch=6.\lsched unit= ARITH_ACC_V2 3\lA=-128 B=0 C=-11\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
PReLU_20_1_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[78] tid=[253]\lPReLU_20_1_mul_x\lkind=Mul\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=6.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_8i6 [ label="Dma out\nepoch=6.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
PReLU_20_1_mul_x_mul_sub2_:o0:s->dma_8i6:n [ label="edge id=[1040]\ltid=6441 6442\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.120411, )\loffset=(-89, )\lPReLU_20_1_mul_x FLOAT( 1 16 96 96 )\lPReLU_20_1_mul_x_cp_in_2 live(6, 7, id=253)\lpool=8[294912, 442368]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
PReLU_20_1_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[971] tid=[254]\lPReLU_20_1_mul_x_mul_sub2_\lkind=Add\llatency = 147.46 Kcycles\lsched epoch=6.\lsched unit= ARITH_ACC_V2 1\lA=18812 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_2i7 [ label="Dma out\nepoch=7.\nsw=4-> mem=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
PReLU_20_1_add_x:o0:s->dma_2i7:n [ label="edge id=[110]\ltid=6447 714\lbatch: 4(in) 4(out,L) 4(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.120411, )\loffset=(-89, )\lPReLU_20_out_0 FLOAT( 1 16 96 96 )\lPReLU_20_out_0 live(7, 9, id=255)\lpool=8[442368, 589824]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
dma_5i7 [ label="Dma in\nepoch=7.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
PReLU_20_1_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[79] tid=[255]\lPReLU_20_1_add_x\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=7.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=22784\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_1i7 [ label="Dma in\nepoch=7.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_21 [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[83] tid=[256]\lConv2D_21\lkind=Conv\lNUM_OPS = 10.62 MOPS( 10% of total )\llatency = 147.46 Kcycles\lOPS/cycle = 72\lsched epoch=7.\lsched unit= CONV_ACC_V2 3\lconv mode=F outer, K inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 4\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -89\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
Conv2D_21_mul_scale_54 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[85] tid=[257]\lConv2D_21_mul_scale_54\lkind=Mul\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=7.\lsched unit= ARITH_ACC_V2 1\lA=19371 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_6i7 [ label="Dma out\nepoch=7.\nsw=4-> mem=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_21_off_bias_56:o0:s->dma_6i7:n [ label="edge id=[1046]\ltid=6449 6450\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.330683, )\loffset=(-7, )\lDequantize_23_out_0 FLOAT( 1 16 96 96 )\lConv2D_21_off_bias_out_57 live(7, 8, id=258)\lpool=8[0, 147456]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
Conv2D_21_off_bias_56 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[87] tid=[258]\lConv2D_21_off_bias_56\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=7.\lsched unit= ARITH_ACC_V2 2\lA=24773 B=-112 C=0 B C combined= -7340032\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_1i8 [ label="Dma in\nepoch=8.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
dma_8i8 [ label="Dma in\nepoch=8.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Conv2D_24 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[97] tid=[259]\lConv2D_24\lkind=Conv\lNUM_OPS = 4.72 MOPS( 4.5% of total )\llatency = 147.46 Kcycles\lOPS/cycle = 32\lsched epoch=8.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=1 o=1\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -7\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
Conv2D_24_mul_scale_63 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[99] tid=[260]\lConv2D_24_mul_scale_63\lkind=Mul\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=8.\lsched unit= ARITH_ACC_V2 3\lA=19613 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_5i8 [ label="Dma out\nepoch=8.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Conv2D_24_off_bias_65:o0:s->dma_5i8:n [ label="edge id=[1048]\ltid=681 718\lbatch: 4(in) 16(out,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.295259, )\loffset=(58, )\lDequantize_26_out_0 FLOAT( 1 16 96 96 )\lConv2D_24_off_bias_out_66 live(8, 9, id=261)\lpool=8[589824, 737280]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
Conv2D_24_off_bias_65 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[101] tid=[261]\lConv2D_24_off_bias_65\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=8.\lsched unit= ARITH_ACC_V2 0\lA=27745 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_6i9 [ label="Dma out\nepoch=9.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Add_27:o0:s->dma_6i9:n [ label="edge id=[1050]\ltid=729 764\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.294951, )\loffset=(53, )\lDequantize_29_out_0 FLOAT( 1 16 96 96 )\lAdd_27_out_0 live(9, 10, id=262)\lpool=8[0, 147456]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
dma_0i9 [ label="Dma in\nepoch=9.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
dma_2i9 [ label="Dma in\nepoch=9.\nmem=16-> sw=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Add_27 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[108] tid=[262]\lAdd_27\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=9.\lsched unit= ARITH_ACC_V2 1\lA=26754 B=16401 C=32023\lshifts: x=0 y=0 AX_RS=2 BY_RS=0 C_LS=4 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_4i10 [ label="Dma in\nepoch=10.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
PReLU_30_2_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[115] tid=[263]\lPReLU_30_2_relu_x\lkind=Relu\llatency = 147.46 Kcycles\lsched epoch=10.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
PReLU_30_2_clip_x [ label="{ { < i0>  0 S } | id=[118] tid=[264]\lPReLU_30_2_clip_x\lkind=Clip\llatency = 147.46 Kcycles\lsched epoch=9.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=53\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
PReLU_30_2_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[120] tid=[265]\lPReLU_30_2_mul_x\lkind=Mul\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=9.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_7i9 [ label="Dma out\nepoch=9.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_30_2_mul_x_mul_sub2_:o0:s->dma_7i9:n [ label="edge id=[1056]\ltid=6461 6462\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.124362, )\loffset=(-48, )\lPReLU_30_2_mul_x FLOAT( 1 16 96 96 )\lPReLU_30_2_mul_x_cp_in_3 live(9, 10, id=265)\lpool=8[147456, 294912]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
PReLU_30_2_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[974] tid=[266]\lPReLU_30_2_mul_x_mul_sub2_\lkind=Sub\llatency = 147.46 Kcycles\lsched epoch=9.\lsched unit= ARITH_ACC_V2 3\lA=16561 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_9i10 [ label="Dma out\nepoch=10.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
PReLU_30_2_add_x:o0:s->dma_9i10:n [ label="edge id=[126]\ltid=6467 811\lbatch: 4(in) 4(out,L) 4(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.124362, )\loffset=(-48, )\lPReLU_30_out_0 FLOAT( 1 16 96 96 )\lPReLU_30_out_0 live(10, 11, id=267)\lpool=8[294912, 442368]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
dma_6i10 [ label="Dma in\nepoch=10.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
PReLU_30_2_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[121] tid=[267]\lPReLU_30_2_add_x\lkind=Add\lNUM_OPS = 147.46 KOPS\llatency = 147.46 Kcycles\lOPS/cycle = 1\lsched epoch=10.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=24576\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=5 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_3i11 [ label="Dma out\nepoch=11.\nsw=4-> mem=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
MaxPool_31:o0:s->dma_3i11:n [ label="edge id=[127]\ltid=816 817\lbatch: 0(in,L) 4(out,L) 0(mem,L) \l1x16x48x48\lbits=8\lin=out: (S8)\lscale=(0.124362, )\loffset=(-48, )\lMaxPool_31_out_0 FLOAT( 1 16 48 48 )\lMaxPool_31_out_0 live(11, 12, id=274)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_6i11 [ label="Dma in\nepoch=11.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
MaxPool_31 [ label="{ { < i0>  0 M } | id=[122] tid=[268]\lMaxPool_31\lkind=MaxPool\llatency = 147.46 Kcycles\lsched epoch=11.\lsched unit= POOL_ACC_V2 0\lunit max power % 100\lkernel_shape is 2 2\lpads is 0 0 0 0\lstrides is 2 2\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_3i10 [ label="Dma in\nepoch=10.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_35 [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[131] tid=[269]\lConv2D_35\lkind=Conv\lNUM_OPS = 2.65 MOPS( 2.5% of total )\llatency = 147.46 Kcycles\lOPS/cycle = 18\lsched epoch=10.\lsched unit= CONV_ACC_V2 1\lconv mode=F outer, K inner\lchoked ports=( feat  )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 4\lkernel_shape is 3 3\lpads is 0 0 2 2\lstrides is 2 2\lConv_fsub f -48\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
Transpose_32 [ label="{ { < i0>  0 M } | id=[123] tid=[270]\lTranspose_32\lkind=Transpose\llatency = 36.86 Kcycles\lsched epoch=12.\lsched unit= PROCESSOR 0\lextra DMAs (0 3 )\lperm is 0 2 1 3\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
Conv2D_35_mul_scale_72 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[133] tid=[271]\lConv2D_35_mul_scale_72\lkind=Mul\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=10.\lsched unit= ARITH_ACC_V2 1\lA=19349 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_3i13 [ label="Dma out\nepoch=13.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Pad_33_conv_identity:o0:s->dma_3i13:n [ label="edge id=[1555]\ltid=7328 7329\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x48x16x48\lin=out Q[7S.0]\lin=out: (S8) M=7 N=0 sign=true\lTranspose_32_out_0 FLOAT( 1 48 16 48 )\lTranspose_32_out_0_cp_in_56 live(13, 14, id=276)\lpool=8[147456, 184320]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_7i13 [ label="Dma in\nepoch=13.\nmem=48-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Pad_33_conv_identity [ label="{ { < i0>  0 M } | id=[1085] tid=[272]\lPad_33_conv_identity\lkind=Identity\lsched epoch=13.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_1i10 [ label="Dma out\nepoch=10.\nsw=4-> mem=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_35_off_bias_74:o0:s->dma_1i10:n [ label="edge id=[1067]\ltid=6486 6487\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x16x48x48\lbits=8\lin=out: (S8)\lscale=(0.296225, )\loffset=(-4, )\lDequantize_37_out_0 FLOAT( 1 16 48 48 )\lConv2D_35_off_bias_out_75 live(10, 11, id=270)\lpool=8[442368, 479232]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
Conv2D_35_off_bias_74 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[135] tid=[273]\lConv2D_35_off_bias_74\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=10.\lsched unit= ARITH_ACC_V2 2\lA=27655 B=-64 C=0 B C combined= -4194304\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_4i14 [ label="Dma out\nepoch=14.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Pad_33:o0:s->dma_4i14:n [ label="edge id=[1556]\ltid=6482 6485\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x48x32x48\lin=out Q[7S.0]\lin: (S8)\lscale=(0.124362, )\loffset=(-48, )\lout: (S8) M=7 N=0 sign=true\l\lPad_33_out_0 FLOAT( 1 48 32 48 )\lPad_33_out_0 live(14, 15, id=277)\lpool=8[73728, 147456]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_7i14 [ label="Dma in\nepoch=14.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
dma_5i14 [ label="Dma in\nepoch=14.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Pad_33 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[126] tid=[274]\lPad_33\lkind=Conv\llatency = 73.73 Kcycles\lsched epoch=14.\lsched unit= CONV_ACC_V2 3\lconv mode=F outer, K inner\lchoked ports=( out )\lshifts: f=0 a=0 o=0\lsimd mode:8x8\lunit max power % 21\lmode s constant\lpads is 0 0 16 0\lcrops is 0 0 0 0\lpad_constant_value f -48\lgroup i 48\lkernel_shape is 1 1\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_2i11 [ label="Dma in\nepoch=11.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
dma_8i11 [ label="Dma in\nepoch=11.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_38 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[145] tid=[275]\lConv2D_38\lkind=Conv\lNUM_OPS = 2.36 MOPS( 2.3% of total )\llatency = 73.73 Kcycles\lOPS/cycle = 32\lsched epoch=11.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=1 o=1\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -4\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
Transpose_34 [ label="{ { < i0>  0 M } | id=[127] tid=[276]\lTranspose_34\lkind=Transpose\llatency = 73.73 Kcycles\lsched epoch=15.\lsched unit= PROCESSOR 0\lextra DMAs (4 5 )\lperm is 0 2 1 3\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_38_mul_scale_81 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[147] tid=[277]\lConv2D_38_mul_scale_81\lkind=Mul\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=11.\lsched unit= ARITH_ACC_V2 3\lA=23197 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_0i11 [ label="Dma out\nepoch=11.\nsw=16-> mem=32
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_38_off_bias_83:o0:s->dma_0i11:n [ label="edge id=[1069]\ltid=996 1035\lbatch: 1(in) 16(out,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.13172, )\loffset=(15, )\lDequantize_40_out_0 FLOAT( 1 32 48 48 )\lConv2D_38_off_bias_out_84 live(11, 16, id=273)\lpool=8[0, 73728]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
Conv2D_38_off_bias_83 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[149] tid=[278]\lConv2D_38_off_bias_83\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=11.\lsched unit= ARITH_ACC_V2 0\lA=31096 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_8i16 [ label="Dma out\nepoch=16.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Add_41:o0:s->dma_8i16:n [ label="edge id=[1071]\ltid=1046 1081\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.159312, )\loffset=(-9, )\lDequantize_43_out_0 FLOAT( 1 32 48 48 )\lAdd_41_out_0 live(16, 17, id=279)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_6i16 [ label="Dma in\nepoch=16.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
dma_4i16 [ label="Dma in\nepoch=16.\nmem=32-> sw=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Add_41 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[156] tid=[279]\lAdd_41\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=16.\lsched unit= ARITH_ACC_V2 1\lA=25579 B=27093 C=16453\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=5 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_6i17 [ label="Dma in\nepoch=17.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
PReLU_44_3_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[163] tid=[280]\lPReLU_44_3_relu_x\lkind=Relu\llatency = 73.73 Kcycles\lsched epoch=17.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
PReLU_44_3_clip_x [ label="{ { < i0>  0 S } | id=[166] tid=[281]\lPReLU_44_3_clip_x\lkind=Clip\llatency = 73.73 Kcycles\lsched epoch=16.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-9\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
PReLU_44_3_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[168] tid=[282]\lPReLU_44_3_mul_x\lkind=Mul\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=16.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_0i16 [ label="Dma out\nepoch=16.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
PReLU_44_3_mul_x_mul_sub2_:o0:s->dma_0i16:n [ label="edge id=[1077]\ltid=6498 6499\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.127498, )\loffset=(-44, )\lPReLU_44_3_mul_x FLOAT( 1 32 48 48 )\lPReLU_44_3_mul_x_cp_in_5 live(16, 17, id=282)\lpool=8[294912, 368640]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
PReLU_44_3_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[980] tid=[283]\lPReLU_44_3_mul_x_mul_sub2_\lkind=Add\llatency = 73.73 Kcycles\lsched epoch=16.\lsched unit= ARITH_ACC_V2 3\lA=22407 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_0i17 [ label="Dma out\nepoch=17.\nsw=1-> mem=32
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
PReLU_44_3_add_x:o0:s->dma_0i17:n [ label="edge id=[204]\ltid=7354 1310\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.127498, )\loffset=(-44, )\lPReLU_44_out_0 FLOAT( 1 32 48 48 )\lPReLU_44_out_0 live(17, 21, id=284)\lpool=8[0, 73728]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_3i17 [ label="Dma in\nepoch=17.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
PReLU_44_3_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[169] tid=[284]\lPReLU_44_3_add_x\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=17.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=22528\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=5 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_0i18 [ label="Dma out\nepoch=18.\nsw=4-> mem=4
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_45_conv_identity:o0:s->dma_0i18:n [ label="edge id=[1562]\ltid=7356 7357\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.127498, )\loffset=(-44, )\lPReLU_44_out_0 FLOAT( 1 32 48 48 )\lPReLU_44_out_0_cp_in_57 live(18, 19, id=285)\lpool=8[147456, 221184]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_9i18 [ label="Dma in\nepoch=18.\nmem=32-> sw=4
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_45_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1089] tid=[285]\lConv2D_45_conv_identity\lkind=Identity\lsched epoch=18.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_5i19 [ label="Dma in\nepoch=19.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
dma_6i19 [ label="Dma in\nepoch=19.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_45 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[173] tid=[286]\lConv2D_45\lkind=Conv\lNUM_OPS = 5.31 MOPS( 5.1% of total )\llatency = 73.73 Kcycles\lOPS/cycle = 72\lsched epoch=19.\lsched unit= CONV_ACC_V2 0\lconv mode=F outer, K inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 8\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -44\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
Conv2D_45_mul_scale_90 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[175] tid=[287]\lConv2D_45_mul_scale_90\lkind=Mul\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=19.\lsched unit= ARITH_ACC_V2 1\lA=20083 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_0i19 [ label="Dma out\nepoch=19.\nsw=4-> mem=32
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_45_off_bias_92:o0:s->dma_0i19:n [ label="edge id=[1083]\ltid=6510 6507\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.286597, )\loffset=(-9, )\lDequantize_47_out_0 FLOAT( 1 32 48 48 )\lConv2D_45_off_bias_out_93 live(19, 20, id=288)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
Conv2D_45_off_bias_92 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[177] tid=[288]\lConv2D_45_off_bias_92\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=19.\lsched unit= ARITH_ACC_V2 2\lA=28584 B=-144 C=0 B C combined= -9437184\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_7i20 [ label="Dma in\nepoch=20.\nmem=32-> sw=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
dma_6i20 [ label="Dma in\nepoch=20.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_48 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[187] tid=[289]\lConv2D_48\lkind=Conv\lNUM_OPS = 4.72 MOPS( 4.5% of total )\llatency = 73.73 Kcycles\lOPS/cycle = 64\lsched epoch=20.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=0\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -9\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?48\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_3i20 [ label="Dma in\nepoch=20.\nmem=32-> sw=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_48_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[982] tid=[290]\lConv2D_48_ca_pipe_1\lkind=Conv\llatency = 73.73 Kcycles\lsched epoch=20.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=0 o=2\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?48\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
Conv2D_48_mul_scale_99 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[189] tid=[291]\lConv2D_48_mul_scale_99\lkind=Mul\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=20.\lsched unit= ARITH_ACC_V2 3\lA=30669 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_2i20 [ label="Dma out\nepoch=20.\nsw=16-> mem=32
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_48_off_bias_101:o0:s->dma_2i20:n [ label="edge id=[1089]\ltid=1277 1314\lbatch: 1(in) 16(out,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.159445, )\loffset=(39, )\lDequantize_50_out_0 FLOAT( 1 32 48 48 )\lConv2D_48_off_bias_out_102 live(20, 21, id=292)\lpool=8[73728, 147456]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
Conv2D_48_off_bias_101 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[191] tid=[292]\lConv2D_48_off_bias_101\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=20.\lsched unit= ARITH_ACC_V2 0\lA=25689 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_8i21 [ label="Dma out\nepoch=21.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Add_51:o0:s->dma_8i21:n [ label="edge id=[1091]\ltid=1325 1360\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.177636, )\loffset=(21, )\lDequantize_53_out_0 FLOAT( 1 32 48 48 )\lAdd_51_out_0 live(21, 22, id=293)\lpool=8[147456, 221184]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_6i21 [ label="Dma in\nepoch=21.\nmem=32-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
dma_1i21 [ label="Dma in\nepoch=21.\nmem=32-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Add_51 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[198] tid=[293]\lAdd_51\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=21.\lsched unit= ARITH_ACC_V2 1\lA=23519 B=29412 C=17996\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=5 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_5i22 [ label="Dma in\nepoch=22.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
PReLU_54_4_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[205] tid=[294]\lPReLU_54_4_relu_x\lkind=Relu\llatency = 73.73 Kcycles\lsched epoch=22.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
PReLU_54_4_clip_x [ label="{ { < i0>  0 S } | id=[208] tid=[295]\lPReLU_54_4_clip_x\lkind=Clip\llatency = 73.73 Kcycles\lsched epoch=21.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=21\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
PReLU_54_4_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[210] tid=[296]\lPReLU_54_4_mul_x\lkind=Mul\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=21.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_3i21 [ label="Dma out\nepoch=21.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
PReLU_54_4_mul_x_mul_sub2_:o0:s->dma_3i21:n [ label="edge id=[1097]\ltid=6530 6531\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0917042, )\loffset=(-78, )\lPReLU_54_4_mul_x FLOAT( 1 32 48 48 )\lPReLU_54_4_mul_x_cp_in_7 live(21, 22, id=296)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
PReLU_54_4_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[984] tid=[297]\lPReLU_54_4_mul_x_mul_sub2_\lkind=Sub\llatency = 73.73 Kcycles\lsched epoch=21.\lsched unit= ARITH_ACC_V2 3\lA=17290 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_2i22 [ label="Dma out\nepoch=22.\nsw=1-> mem=32
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
PReLU_54_4_add_x:o0:s->dma_2i22:n [ label="edge id=[248]\ltid=7382 1589\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0917042, )\loffset=(-78, )\lPReLU_54_out_0 FLOAT( 1 32 48 48 )\lPReLU_54_out_0 live(22, 26, id=298)\lpool=8[0, 73728]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_7i22 [ label="Dma in\nepoch=22.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
PReLU_54_4_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[211] tid=[298]\lPReLU_54_4_add_x\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=22.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=19968\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_7i23 [ label="Dma out\nepoch=23.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Conv2D_55_conv_identity:o0:s->dma_7i23:n [ label="edge id=[1568]\ltid=7384 7385\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0917042, )\loffset=(-78, )\lPReLU_54_out_0 FLOAT( 1 32 48 48 )\lPReLU_54_out_0_cp_in_58 live(23, 24, id=299)\lpool=8[147456, 221184]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_3i23 [ label="Dma in\nepoch=23.\nmem=32-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Conv2D_55_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1093] tid=[299]\lConv2D_55_conv_identity\lkind=Identity\lsched epoch=23.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_2i24 [ label="Dma in\nepoch=24.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
dma_4i24 [ label="Dma in\nepoch=24.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_55 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[215] tid=[300]\lConv2D_55\lkind=Conv\lNUM_OPS = 5.31 MOPS( 5.1% of total )\llatency = 73.73 Kcycles\lOPS/cycle = 72\lsched epoch=24.\lsched unit= CONV_ACC_V2 3\lconv mode=F outer, K inner\lchoked ports=( feat out )\lshifts: f=0 a=1 o=1\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 8\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -78\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
Conv2D_55_mul_scale_108 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[217] tid=[301]\lConv2D_55_mul_scale_108\lkind=Mul\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=24.\lsched unit= ARITH_ACC_V2 1\lA=30263 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=16\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_7i24 [ label="Dma out\nepoch=24.\nsw=4-> mem=32
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_55_off_bias_110:o0:s->dma_7i24:n [ label="edge id=[1103]\ltid=6542 6539\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.153551, )\loffset=(-5, )\lDequantize_57_out_0 FLOAT( 1 32 48 48 )\lConv2D_55_off_bias_out_111 live(24, 25, id=302)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
Conv2D_55_off_bias_110 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[219] tid=[302]\lConv2D_55_off_bias_110\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=24.\lsched unit= ARITH_ACC_V2 2\lA=26675 B=-80 C=0 B C combined= -5242880\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_5i25 [ label="Dma in\nepoch=25.\nmem=32-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
dma_3i25 [ label="Dma in\nepoch=25.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_58 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[229] tid=[303]\lConv2D_58\lkind=Conv\lNUM_OPS = 4.72 MOPS( 4.5% of total )\llatency = 73.73 Kcycles\lOPS/cycle = 64\lsched epoch=25.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=1 o=0\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -5\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?58\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_9i25 [ label="Dma in\nepoch=25.\nmem=32-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_58_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[986] tid=[304]\lConv2D_58_ca_pipe_1\lkind=Conv\llatency = 73.73 Kcycles\lsched epoch=25.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=0 o=1\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?58\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
Conv2D_58_mul_scale_117 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[231] tid=[305]\lConv2D_58_mul_scale_117\lkind=Mul\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=25.\lsched unit= ARITH_ACC_V2 3\lA=28743 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_1i25 [ label="Dma out\nepoch=25.\nsw=16-> mem=32
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_58_off_bias_119:o0:s->dma_1i25:n [ label="edge id=[1109]\ltid=1556 1593\lbatch: 1(in) 16(out,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0980031, )\loffset=(19, )\lDequantize_60_out_0 FLOAT( 1 32 48 48 )\lConv2D_58_off_bias_out_120 live(25, 26, id=306)\lpool=8[73728, 147456]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
Conv2D_58_off_bias_119 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[233] tid=[306]\lConv2D_58_off_bias_119\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=25.\lsched unit= ARITH_ACC_V2 0\lA=20897 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_6i26 [ label="Dma out\nepoch=26.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Add_61:o0:s->dma_6i26:n [ label="edge id=[1111]\ltid=1604 1639\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.152996, )\loffset=(-24, )\lDequantize_63_out_0 FLOAT( 1 32 48 48 )\lAdd_61_out_0 live(26, 27, id=307)\lpool=8[147456, 221184]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_1i26 [ label="Dma in\nepoch=26.\nmem=32-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
dma_9i26 [ label="Dma in\nepoch=26.\nmem=32-> sw=1
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Add_61 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[240] tid=[307]\lAdd_61\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=26.\lsched unit= ARITH_ACC_V2 1\lA=19641 B=20990 C=21672\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=4 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_7i27 [ label="Dma in\nepoch=27.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
PReLU_64_5_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[247] tid=[308]\lPReLU_64_5_relu_x\lkind=Relu\llatency = 73.73 Kcycles\lsched epoch=27.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
PReLU_64_5_clip_x [ label="{ { < i0>  0 S } | id=[250] tid=[309]\lPReLU_64_5_clip_x\lkind=Clip\llatency = 73.73 Kcycles\lsched epoch=26.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-24\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
PReLU_64_5_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[252] tid=[310]\lPReLU_64_5_mul_x\lkind=Mul\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=26.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_3i26 [ label="Dma out\nepoch=26.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
PReLU_64_5_mul_x_mul_sub2_:o0:s->dma_3i26:n [ label="edge id=[1117]\ltid=6562 6563\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lPReLU_64_5_mul_x FLOAT( 1 32 48 48 )\lPReLU_64_5_mul_x_cp_in_9 live(26, 27, id=310)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
PReLU_64_5_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[988] tid=[311]\lPReLU_64_5_mul_x_mul_sub2_\lkind=Add\llatency = 73.73 Kcycles\lsched epoch=26.\lsched unit= ARITH_ACC_V2 3\lA=21661 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_8i27 [ label="Dma out\nepoch=27.\nsw=1-> mem=32
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
PReLU_64_5_add_x:o0:s->dma_8i27:n [ label="edge id=[264]\ltid=7410 1686\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lPReLU_64_out_0 FLOAT( 1 32 48 48 )\lPReLU_64_out_0 live(27, 28, id=312) edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_2i27 [ label="Dma in\nepoch=27.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
PReLU_64_5_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[253] tid=[312]\lPReLU_64_5_add_x\lkind=Add\lNUM_OPS = 73.73 KOPS\llatency = 73.73 Kcycles\lOPS/cycle = 1\lsched epoch=27.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=24320\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_5i28 [ label="Dma out\nepoch=28.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_69_conv_identity:o0:s->dma_5i28:n [ label="edge id=[1574]\ltid=7412 7413\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lPReLU_64_out_0 FLOAT( 1 32 48 48 )\lPReLU_64_out_0_cp_in_59 live(28, 30, id=315)\lpool=8[73728, 147456]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
dma_4i28 [ label="Dma in\nepoch=28.\nmem=32-> sw=4
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_69_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1097] tid=[313]\lConv2D_69_conv_identity\lkind=Identity\lsched epoch=28.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_1i27 [ label="Dma out\nepoch=27.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
MaxPool_65:o0:s->dma_1i27:n [ label="edge id=[265]\ltid=1691 1692\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x32x24x24\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lMaxPool_65_out_0 FLOAT( 1 32 24 24 )\lMaxPool_65_out_0 live(27, 28, id=313)\lpool=8[294912, 313344]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
MaxPool_65 [ label="{ { < i0>  0 S } | id=[254] tid=[314]\lMaxPool_65\lkind=MaxPool\llatency = 73.73 Kcycles\lsched epoch=27.\lsched unit= POOL_ACC_V2 1\lunit max power % 100\lkernel_shape is 2 2\lpads is 0 0 0 0\lstrides is 2 2\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_6i30 [ label="Dma in\nepoch=30.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
dma_2i30 [ label="Dma in\nepoch=30.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_69 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[263] tid=[315]\lConv2D_69\lkind=Conv\lNUM_OPS = 1.33 MOPS( 1.3% of total )\llatency = 73.73 Kcycles\lOPS/cycle = 18\lsched epoch=30.\lsched unit= CONV_ACC_V2 3\lconv mode=F outer, K inner\lchoked ports=( feat  )\lshifts: f=0 a=3 o=3\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 8\lkernel_shape is 3 3\lpads is 0 0 2 2\lstrides is 2 2\lConv_fsub f -95\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Transpose_66 [ label="{ { < i0>  0 M } | id=[255] tid=[316]\lTranspose_66\lkind=Transpose\lsched epoch=27.\lhw unit=NULL_UNIT\lperm is 0 2 1 3\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
Conv2D_69_mul_scale_126 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[265] tid=[317]\lConv2D_69_mul_scale_126\lkind=Mul\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=30.\lsched unit= ARITH_ACC_V2 1\lA=23410 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_6i28 [ label="Dma out\nepoch=28.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Pad_67:o0:s->dma_6i28:n [ label="edge id=[1576]\ltid=6583 6586\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x24x64x24\lin=out Q[7S.0]\lin: (S8)\lscale=(0.10405, )\loffset=(-95, )\lout: (S8) M=7 N=0 sign=true\l\lPad_67_out_0 FLOAT( 1 24 64 24 )\lPad_67_out_0 live(28, 29, id=314)\lpool=8[147456, 184320]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_0i28 [ label="Dma in\nepoch=28.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
dma_2i28 [ label="Dma in\nepoch=28.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Pad_67 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[258] tid=[318]\lPad_67\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=28.\lsched unit= CONV_ACC_V2 2\lconv mode=F outer, K inner\lchoked ports=( out )\lshifts: f=0 a=0 o=0\lsimd mode:8x8\lunit max power % 21\lmode s constant\lpads is 0 0 32 0\lcrops is 0 0 0 0\lpad_constant_value f -95\lgroup i 24\lkernel_shape is 1 1\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_1i30 [ label="Dma out\nepoch=30.\nsw=4-> mem=32
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_69_off_bias_128:o0:s->dma_1i30:n [ label="edge id=[1128]\ltid=6591 6588\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x24x24\lbits=8\lin=out: (S8)\lscale=(0.214561, )\loffset=(-16, )\lDequantize_71_out_0 FLOAT( 1 32 24 24 )\lConv2D_69_off_bias_out_129 live(30, 31, id=319)\lpool=8[147456, 165888]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
Conv2D_69_off_bias_128 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[267] tid=[319]\lConv2D_69_off_bias_128\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=30.\lsched unit= ARITH_ACC_V2 2\lA=19090 B=-256 C=0 B C combined= -16777216\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Transpose_68 [ label="{ { < i0>  0 M } | id=[259] tid=[320]\lTranspose_68\lkind=Transpose\llatency = 36.86 Kcycles\lsched epoch=29.\lsched unit= PROCESSOR 0\lextra DMAs (6 1 )\lperm is 0 2 1 3\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_5i31 [ label="Dma in\nepoch=31.\nmem=32-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
dma_2i31 [ label="Dma in\nepoch=31.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_72 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[277] tid=[321]\lConv2D_72\lkind=Conv\lNUM_OPS = 2.36 MOPS( 2.3% of total )\llatency = 36.86 Kcycles\lOPS/cycle = 64\lsched epoch=31.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=0\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -16\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?72\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_8i31 [ label="Dma in\nepoch=31.\nmem=32-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_72_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[993] tid=[322]\lConv2D_72_ca_pipe_1\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=31.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=0 o=2\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?72\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
Conv2D_72_mul_scale_135 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[279] tid=[323]\lConv2D_72_mul_scale_135\lkind=Mul\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=31.\lsched unit= ARITH_ACC_V2 3\lA=21812 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_0i31 [ label="Dma out\nepoch=31.\nsw=16-> mem=64
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_72_off_bias_137:o0:s->dma_0i31:n [ label="edge id=[1134]\ltid=1871 1910\lbatch: 1(in) 16(out,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0908191, )\loffset=(29, )\lDequantize_74_out_0 FLOAT( 1 64 24 24 )\lConv2D_72_off_bias_out_138 live(31, 32, id=323)\lpool=8[36864, 73728]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
Conv2D_72_off_bias_137 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[281] tid=[324]\lConv2D_72_off_bias_137\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=31.\lsched unit= ARITH_ACC_V2 0\lA=22550 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_5i32 [ label="Dma out\nepoch=32.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Add_75:o0:s->dma_5i32:n [ label="edge id=[1136]\ltid=1921 1956\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.12617, )\loffset=(-37, )\lDequantize_77_out_0 FLOAT( 1 64 24 24 )\lAdd_75_out_0 live(32, 33, id=324)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_6i32 [ label="Dma in\nepoch=32.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
dma_4i32 [ label="Dma in\nepoch=32.\nmem=64-> sw=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Add_75 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[288] tid=[325]\lAdd_75\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=32.\lsched unit= ARITH_ACC_V2 1\lA=27023 B=23587 C=20962\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=5 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_4i33 [ label="Dma in\nepoch=33.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
PReLU_78_6_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[295] tid=[326]\lPReLU_78_6_relu_x\lkind=Relu\llatency = 36.86 Kcycles\lsched epoch=33.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
PReLU_78_6_clip_x [ label="{ { < i0>  0 S } | id=[298] tid=[327]\lPReLU_78_6_clip_x\lkind=Clip\llatency = 36.86 Kcycles\lsched epoch=32.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-37\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
PReLU_78_6_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[300] tid=[328]\lPReLU_78_6_mul_x\lkind=Mul\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=32.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_0i32 [ label="Dma out\nepoch=32.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
PReLU_78_6_mul_x_mul_sub2_:o0:s->dma_0i32:n [ label="edge id=[1142]\ltid=6611 6612\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.107545, )\loffset=(-65, )\lPReLU_78_6_mul_x FLOAT( 1 64 24 24 )\lPReLU_78_6_mul_x_cp_in_12 live(32, 33, id=327)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
PReLU_78_6_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[995] tid=[329]\lPReLU_78_6_mul_x_mul_sub2_\lkind=Add\llatency = 36.86 Kcycles\lsched epoch=32.\lsched unit= ARITH_ACC_V2 3\lA=16677 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_2i33 [ label="Dma out\nepoch=33.\nsw=1-> mem=64
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
PReLU_78_6_add_x:o0:s->dma_2i33:n [ label="edge id=[342]\ltid=7438 2185\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.107545, )\loffset=(-65, )\lPReLU_78_out_0 FLOAT( 1 64 24 24 )\lPReLU_78_out_0 live(33, 37, id=329)\lpool=8[0, 36864]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_6i33 [ label="Dma in\nepoch=33.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
PReLU_78_6_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[301] tid=[330]\lPReLU_78_6_add_x\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=33.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=16640\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_5i34 [ label="Dma out\nepoch=34.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_79_conv_identity:o0:s->dma_5i34:n [ label="edge id=[1582]\ltid=7440 7441\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.107545, )\loffset=(-65, )\lPReLU_78_out_0 FLOAT( 1 64 24 24 )\lPReLU_78_out_0_cp_in_60 live(34, 35, id=330)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_2i34 [ label="Dma in\nepoch=34.\nmem=64-> sw=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_79_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1101] tid=[331]\lConv2D_79_conv_identity\lkind=Identity\lsched epoch=34.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_8i35 [ label="Dma in\nepoch=35.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
dma_7i35 [ label="Dma in\nepoch=35.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_79 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[305] tid=[332]\lConv2D_79\lkind=Conv\lNUM_OPS = 2.65 MOPS( 2.5% of total )\llatency = 36.86 Kcycles\lOPS/cycle = 72\lsched epoch=35.\lsched unit= CONV_ACC_V2 2\lconv mode=F outer, K inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 16\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -65\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
Conv2D_79_mul_scale_144 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[307] tid=[333]\lConv2D_79_mul_scale_144\lkind=Mul\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=35.\lsched unit= ARITH_ACC_V2 1\lA=17440 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_2i35 [ label="Dma out\nepoch=35.\nsw=4-> mem=64
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_79_off_bias_146:o0:s->dma_2i35:n [ label="edge id=[1148]\ltid=6643 6620\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.170743, )\loffset=(2, )\lDequantize_81_out_0 FLOAT( 1 64 24 24 )\lConv2D_79_off_bias_out_147 live(35, 36, id=333)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
Conv2D_79_off_bias_146 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[309] tid=[334]\lConv2D_79_off_bias_146\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=35.\lsched unit= ARITH_ACC_V2 2\lA=23989 B=32 C=0 B C combined= 2097152\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_5i36 [ label="Dma in\nepoch=36.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
dma_1i36 [ label="Dma in\nepoch=36.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_82 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[319] tid=[335]\lConv2D_82\lkind=Conv\lNUM_OPS = 4.72 MOPS( 4.5% of total )\llatency = 36.86 Kcycles\lOPS/cycle = 1.3e+02\lsched epoch=36.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=0\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f 2\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?82\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_9i36 [ label="Dma in\nepoch=36.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_82_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[997] tid=[336]\lConv2D_82_ca_pipe_1\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=36.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?82\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_2i36 [ label="Dma in\nepoch=36.\nmem=64-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_82_ca_pipe_2 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[998] tid=[337]\lConv2D_82_ca_pipe_2\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=36.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?82\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_8i36 [ label="Dma in\nepoch=36.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_82_ca_pipe_3 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[999] tid=[338]\lConv2D_82_ca_pipe_3\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=36.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=0 o=2\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?82\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
Conv2D_82_mul_scale_153 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[321] tid=[339]\lConv2D_82_mul_scale_153\lkind=Mul\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=36.\lsched unit= ARITH_ACC_V2 3\lA=17754 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=13\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_4i36 [ label="Dma out\nepoch=36.\nsw=16-> mem=64
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_82_off_bias_155:o0:s->dma_4i36:n [ label="edge id=[1162]\ltid=2152 2189\lbatch: 1(in) 16(out,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.100933, )\loffset=(32, )\lDequantize_84_out_0 FLOAT( 1 64 24 24 )\lConv2D_82_off_bias_out_156 live(36, 37, id=339)\lpool=8[36864, 73728]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
Conv2D_82_off_bias_155 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[323] tid=[340]\lConv2D_82_off_bias_155\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=36.\lsched unit= ARITH_ACC_V2 0\lA=20291 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_5i37 [ label="Dma out\nepoch=37.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Add_85:o0:s->dma_5i37:n [ label="edge id=[1164]\ltid=2200 2235\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.144077, )\loffset=(-12, )\lDequantize_87_out_0 FLOAT( 1 64 24 24 )\lAdd_85_out_0 live(37, 38, id=340)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_1i37 [ label="Dma in\nepoch=37.\nmem=64-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
dma_6i37 [ label="Dma in\nepoch=37.\nmem=64-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Add_85 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[330] tid=[341]\lAdd_85\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=37.\lsched unit= ARITH_ACC_V2 1\lA=24459 B=22955 C=28879\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=4 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_5i38 [ label="Dma in\nepoch=38.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
PReLU_88_7_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[337] tid=[342]\lPReLU_88_7_relu_x\lkind=Relu\llatency = 36.86 Kcycles\lsched epoch=38.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
PReLU_88_7_clip_x [ label="{ { < i0>  0 S } | id=[340] tid=[343]\lPReLU_88_7_clip_x\lkind=Clip\llatency = 36.86 Kcycles\lsched epoch=37.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-12\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
PReLU_88_7_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[342] tid=[344]\lPReLU_88_7_mul_x\lkind=Mul\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=37.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_3i37 [ label="Dma out\nepoch=37.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
PReLU_88_7_mul_x_mul_sub2_:o0:s->dma_3i37:n [ label="edge id=[1170]\ltid=6663 6664\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.104021, )\loffset=(-66, )\lPReLU_88_7_mul_x FLOAT( 1 64 24 24 )\lPReLU_88_7_mul_x_cp_in_16 live(37, 38, id=343)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
PReLU_88_7_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1001] tid=[345]\lPReLU_88_7_mul_x_mul_sub2_\lkind=Add\llatency = 36.86 Kcycles\lsched epoch=37.\lsched unit= ARITH_ACC_V2 3\lA=18639 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_0i38 [ label="Dma out\nepoch=38.\nsw=1-> mem=64
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
PReLU_88_7_add_x:o0:s->dma_0i38:n [ label="edge id=[386]\ltid=7466 2464\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.104021, )\loffset=(-66, )\lPReLU_88_out_0 FLOAT( 1 64 24 24 )\lPReLU_88_out_0 live(38, 42, id=345)\lpool=8[0, 36864]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_1i38 [ label="Dma in\nepoch=38.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
PReLU_88_7_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[343] tid=[346]\lPReLU_88_7_add_x\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=38.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=16896\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_3i39 [ label="Dma out\nepoch=39.\nsw=4-> mem=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_89_conv_identity:o0:s->dma_3i39:n [ label="edge id=[1588]\ltid=7468 7469\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.104021, )\loffset=(-66, )\lPReLU_88_out_0 FLOAT( 1 64 24 24 )\lPReLU_88_out_0_cp_in_61 live(39, 40, id=346)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_7i39 [ label="Dma in\nepoch=39.\nmem=64-> sw=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_89_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1105] tid=[347]\lConv2D_89_conv_identity\lkind=Identity\lsched epoch=39.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_5i40 [ label="Dma in\nepoch=40.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
dma_8i40 [ label="Dma in\nepoch=40.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_89 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[347] tid=[348]\lConv2D_89\lkind=Conv\lNUM_OPS = 2.65 MOPS( 2.5% of total )\llatency = 36.86 Kcycles\lOPS/cycle = 72\lsched epoch=40.\lsched unit= CONV_ACC_V2 0\lconv mode=F outer, K inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 16\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -66\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
Conv2D_89_mul_scale_162 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[349] tid=[349]\lConv2D_89_mul_scale_162\lkind=Mul\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=40.\lsched unit= ARITH_ACC_V2 1\lA=30757 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_0i40 [ label="Dma out\nepoch=40.\nsw=4-> mem=64
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_89_off_bias_164:o0:s->dma_0i40:n [ label="edge id=[1176]\ltid=6695 6672\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.131116, )\loffset=(-3, )\lDequantize_91_out_0 FLOAT( 1 64 24 24 )\lConv2D_89_off_bias_out_165 live(40, 41, id=349)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
Conv2D_89_off_bias_164 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[351] tid=[350]\lConv2D_89_off_bias_164\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=40.\lsched unit= ARITH_ACC_V2 2\lA=31239 B=-48 C=0 B C combined= -3145728\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_5i41 [ label="Dma in\nepoch=41.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
dma_4i41 [ label="Dma in\nepoch=41.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_92 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[361] tid=[351]\lConv2D_92\lkind=Conv\lNUM_OPS = 4.72 MOPS( 4.5% of total )\llatency = 36.86 Kcycles\lOPS/cycle = 1.3e+02\lsched epoch=41.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=0\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -3\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?92\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_9i41 [ label="Dma in\nepoch=41.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_92_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1003] tid=[352]\lConv2D_92_ca_pipe_1\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=41.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?92\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_2i41 [ label="Dma in\nepoch=41.\nmem=64-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_92_ca_pipe_2 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1004] tid=[353]\lConv2D_92_ca_pipe_2\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=41.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?92\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_7i41 [ label="Dma in\nepoch=41.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_92_ca_pipe_3 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1005] tid=[354]\lConv2D_92_ca_pipe_3\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=41.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( feat out )\lshifts: f=0 a=0 o=2\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?92\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
Conv2D_92_mul_scale_171 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[363] tid=[355]\lConv2D_92_mul_scale_171\lkind=Mul\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=41.\lsched unit= ARITH_ACC_V2 3\lA=16534 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=13\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_0i41 [ label="Dma out\nepoch=41.\nsw=16-> mem=64
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_92_off_bias_173:o0:s->dma_0i41:n [ label="edge id=[1190]\ltid=2431 2468\lbatch: 1(in) 16(out,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0845806, )\loffset=(25, )\lDequantize_94_out_0 FLOAT( 1 64 24 24 )\lConv2D_92_off_bias_out_174 live(41, 42, id=355)\lpool=8[36864, 73728]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
Conv2D_92_off_bias_173 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[365] tid=[356]\lConv2D_92_off_bias_173\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=41.\lsched unit= ARITH_ACC_V2 0\lA=24214 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_3i42 [ label="Dma out\nepoch=42.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Add_95:o0:s->dma_3i42:n [ label="edge id=[1192]\ltid=2479 2514\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.120122, )\loffset=(-22, )\lDequantize_97_out_0 FLOAT( 1 64 24 24 )\lAdd_95_out_0 live(42, 43, id=356)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_9i42 [ label="Dma in\nepoch=42.\nmem=64-> sw=1
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
dma_2i42 [ label="Dma in\nepoch=42.\nmem=64-> sw=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Add_95 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[372] tid=[357]\lAdd_95\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=42.\lsched unit= ARITH_ACC_V2 1\lA=28376 B=23073 C=17971\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=5 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_4i43 [ label="Dma in\nepoch=43.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
PReLU_98_8_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[379] tid=[358]\lPReLU_98_8_relu_x\lkind=Relu\llatency = 36.86 Kcycles\lsched epoch=43.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
PReLU_98_8_clip_x [ label="{ { < i0>  0 S } | id=[382] tid=[359]\lPReLU_98_8_clip_x\lkind=Clip\llatency = 36.86 Kcycles\lsched epoch=42.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-22\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
PReLU_98_8_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[384] tid=[360]\lPReLU_98_8_mul_x\lkind=Mul\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=42.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_7i42 [ label="Dma out\nepoch=42.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
PReLU_98_8_mul_x_mul_sub2_:o0:s->dma_7i42:n [ label="edge id=[1198]\ltid=6715 6716\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lPReLU_98_8_mul_x FLOAT( 1 64 24 24 )\lPReLU_98_8_mul_x_cp_in_20 live(42, 43, id=359)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
PReLU_98_8_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1007] tid=[361]\lPReLU_98_8_mul_x_mul_sub2_\lkind=Add\llatency = 36.86 Kcycles\lsched epoch=42.\lsched unit= ARITH_ACC_V2 3\lA=17905 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_6i43 [ label="Dma out\nepoch=43.\nsw=1-> mem=64
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
PReLU_98_8_add_x:o0:s->dma_6i43:n [ label="edge id=[402]\ltid=7494 2561\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lPReLU_98_out_0 FLOAT( 1 64 24 24 )\lPReLU_98_out_0 live(43, 44, id=361) edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_1i43 [ label="Dma in\nepoch=43.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
PReLU_98_8_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[385] tid=[362]\lPReLU_98_8_add_x\lkind=Add\lNUM_OPS = 36.86 KOPS\llatency = 36.86 Kcycles\lOPS/cycle = 1\lsched epoch=43.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=29696\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=5 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_7i44 [ label="Dma out\nepoch=44.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Conv2D_103_conv_identity:o0:s->dma_7i44:n [ label="edge id=[1594]\ltid=7496 7497\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lPReLU_98_out_0 FLOAT( 1 64 24 24 )\lPReLU_98_out_0_cp_in_62 live(44, 46, id=364)\lpool=8[36864, 73728]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
dma_3i44 [ label="Dma in\nepoch=44.\nmem=64-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Conv2D_103_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1109] tid=[363]\lConv2D_103_conv_identity\lkind=Identity\lsched epoch=44.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_7i43 [ label="Dma out\nepoch=43.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
MaxPool_99:o0:s->dma_7i43:n [ label="edge id=[403]\ltid=2566 2567\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x64x12x12\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lMaxPool_99_out_0 FLOAT( 1 64 12 12 )\lMaxPool_99_out_0 live(43, 44, id=362)\lpool=8[147456, 156672]=9.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=9216\l context[0](1,0)\lout bw=9.00 KB\l" ]; 
MaxPool_99 [ label="{ { < i0>  0 S } | id=[386] tid=[364]\lMaxPool_99\lkind=MaxPool\llatency = 36.86 Kcycles\lsched epoch=43.\lsched unit= POOL_ACC_V2 0\lunit max power % 100\lkernel_shape is 2 2\lpads is 0 0 0 0\lstrides is 2 2\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_8i46 [ label="Dma in\nepoch=46.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
dma_1i46 [ label="Dma in\nepoch=46.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_103 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[395] tid=[365]\lConv2D_103\lkind=Conv\lNUM_OPS = 663.55 KOPS( 0.64% of total )\llatency = 36.86 Kcycles\lOPS/cycle = 18\lsched epoch=46.\lsched unit= CONV_ACC_V2 1\lconv mode=F outer, K inner\lchoked ports=( feat  )\lshifts: f=0 a=3 o=3\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 16\lkernel_shape is 3 3\lpads is 0 0 2 2\lstrides is 2 2\lConv_fsub f -58\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
Transpose_100 [ label="{ { < i0>  0 M } | id=[387] tid=[366]\lTranspose_100\lkind=Transpose\lsched epoch=43.\lhw unit=NULL_UNIT\lperm is 0 2 1 3\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
Conv2D_103_mul_scale_180 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[397] tid=[367]\lConv2D_103_mul_scale_180\lkind=Mul\lNUM_OPS = 9.22 KOPS\llatency = 9.22 Kcycles\lOPS/cycle = 1\lsched epoch=46.\lsched unit= ARITH_ACC_V2 1\lA=23074 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_1i44 [ label="Dma out\nepoch=44.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Pad_101:o0:s->dma_1i44:n [ label="edge id=[1596]\ltid=6736 6739\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x12x128x12\lin=out Q[7S.0]\lin: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lout: (S8) M=7 N=0 sign=true\l\lPad_101_out_0 FLOAT( 1 12 128 12 )\lPad_101_out_0 live(44, 45, id=363)\lpool=8[73728, 92160]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_8i44 [ label="Dma in\nepoch=44.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
dma_6i44 [ label="Dma in\nepoch=44.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Pad_101 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[390] tid=[368]\lPad_101\lkind=Conv\llatency = 18.43 Kcycles\lsched epoch=44.\lsched unit= CONV_ACC_V2 0\lconv mode=F outer, K inner\lchoked ports=( out )\lshifts: f=0 a=0 o=0\lsimd mode:8x8\lunit max power % 21\lmode s constant\lpads is 0 0 64 0\lcrops is 0 0 0 0\lpad_constant_value f -58\lgroup i 12\lkernel_shape is 1 1\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_2i46 [ label="Dma out\nepoch=46.\nsw=4-> mem=64
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_103_off_bias_182:o0:s->dma_2i46:n [ label="edge id=[1209]\ltid=6764 6741\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x12x12\lbits=8\lin=out: (S8)\lscale=(0.166096, )\loffset=(-14, )\lDequantize_105_out_0 FLOAT( 1 64 12 12 )\lConv2D_103_off_bias_out_183 live(46, 47, id=368)\lpool=8[73728, 82944]=9.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=9216\l context[0](1,0)\lout bw=9.00 KB\l" ]; 
Conv2D_103_off_bias_182 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[399] tid=[369]\lConv2D_103_off_bias_182\lkind=Add\lNUM_OPS = 9.22 KOPS\llatency = 9.22 Kcycles\lOPS/cycle = 1\lsched epoch=46.\lsched unit= ARITH_ACC_V2 2\lA=24660 B=-224 C=0 B C combined= -14680064\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
Transpose_102 [ label="{ { < i0>  0 M } | id=[391] tid=[370]\lTranspose_102\lkind=Transpose\llatency = 18.43 Kcycles\lsched epoch=45.\lsched unit= PROCESSOR 0\lextra DMAs (9 0 )\lperm is 0 2 1 3\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_6i47 [ label="Dma in\nepoch=47.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
dma_5i47 [ label="Dma in\nepoch=47.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Conv2D_106 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[409] tid=[371]\lConv2D_106\lkind=Conv\lNUM_OPS = 2.36 MOPS( 2.3% of total )\llatency = 18.43 Kcycles\lOPS/cycle = 1.3e+02\lsched epoch=47.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( out )\lshifts: f=0 a=2 o=0\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -14\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?106\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_8i47 [ label="Dma in\nepoch=47.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Conv2D_106_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1012] tid=[372]\lConv2D_106_ca_pipe_1\lkind=Conv\llatency = 18.43 Kcycles\lsched epoch=47.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( out )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?106\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_7i47 [ label="Dma in\nepoch=47.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Conv2D_106_ca_pipe_2 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1013] tid=[373]\lConv2D_106_ca_pipe_2\lkind=Conv\llatency = 18.43 Kcycles\lsched epoch=47.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( out )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?106\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_9i47 [ label="Dma in\nepoch=47.\nmem=64-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Conv2D_106_ca_pipe_3 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1014] tid=[374]\lConv2D_106_ca_pipe_3\lkind=Conv\llatency = 18.43 Kcycles\lsched epoch=47.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( out )\lshifts: f=0 a=0 o=2\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?106\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
Conv2D_106_mul_scale_189 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[411] tid=[375]\lConv2D_106_mul_scale_189\lkind=Mul\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=47.\lsched unit= ARITH_ACC_V2 3\lA=19103 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_0i47 [ label="Dma out\nepoch=47.\nsw=16-> mem=128
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Conv2D_106_off_bias_191:o0:s->dma_0i47:n [ label="edge id=[1223]\ltid=2746 2785\lbatch: 1(in) 16(out,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0658523, )\loffset=(12, )\lDequantize_108_out_0 FLOAT( 1 128 12 12 )\lConv2D_106_off_bias_out_192 live(47, 48, id=374)\lpool=8[18432, 36864]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
Conv2D_106_off_bias_191 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[413] tid=[376]\lConv2D_106_off_bias_191\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=47.\lsched unit= ARITH_ACC_V2 0\lA=31100 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_1i48 [ label="Dma out\nepoch=48.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Add_109:o0:s->dma_1i48:n [ label="edge id=[1225]\ltid=2796 2831\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0991911, )\loffset=(-43, )\lDequantize_111_out_0 FLOAT( 1 128 12 12 )\lAdd_109_out_0 live(48, 49, id=375)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_6i48 [ label="Dma in\nepoch=48.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
dma_3i48 [ label="Dma in\nepoch=48.\nmem=128-> sw=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Add_109 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[420] tid=[377]\lAdd_109\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=48.\lsched unit= ARITH_ACC_V2 1\lA=32095 B=21754 C=23929\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=3 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_1i49 [ label="Dma in\nepoch=49.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
PReLU_112_9_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[427] tid=[378]\lPReLU_112_9_relu_x\lkind=Relu\llatency = 18.43 Kcycles\lsched epoch=49.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
PReLU_112_9_clip_x [ label="{ { < i0>  0 S } | id=[430] tid=[379]\lPReLU_112_9_clip_x\lkind=Clip\llatency = 18.43 Kcycles\lsched epoch=48.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-43\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
PReLU_112_9_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[432] tid=[380]\lPReLU_112_9_mul_x\lkind=Mul\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=48.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_7i48 [ label="Dma out\nepoch=48.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
PReLU_112_9_mul_x_mul_sub2_:o0:s->dma_7i48:n [ label="edge id=[1231]\ltid=6784 6785\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0774702, )\loffset=(-91, )\lPReLU_112_9_mul_x FLOAT( 1 128 12 12 )\lPReLU_112_9_mul_x_cp_in_25 live(48, 49, id=378)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
PReLU_112_9_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1016] tid=[381]\lPReLU_112_9_mul_x_mul_sub2_\lkind=Add\llatency = 18.43 Kcycles\lsched epoch=48.\lsched unit= ARITH_ACC_V2 3\lA=30166 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=22\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_8i49 [ label="Dma out\nepoch=49.\nsw=1-> mem=128
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
PReLU_112_9_add_x:o0:s->dma_8i49:n [ label="edge id=[480]\ltid=7522 3060\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0774702, )\loffset=(-91, )\lPReLU_112_out_0 FLOAT( 1 128 12 12 )\lPReLU_112_out_0 live(49, 53, id=380)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_9i49 [ label="Dma in\nepoch=49.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
PReLU_112_9_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[433] tid=[382]\lPReLU_112_9_add_x\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=49.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=23296\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_7i50 [ label="Dma out\nepoch=50.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_113_conv_identity:o0:s->dma_7i50:n [ label="edge id=[1602]\ltid=7524 7525\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0774702, )\loffset=(-91, )\lPReLU_112_out_0 FLOAT( 1 128 12 12 )\lPReLU_112_out_0_cp_in_63 live(50, 51, id=381)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_1i50 [ label="Dma in\nepoch=50.\nmem=128-> sw=4
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_113_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1113] tid=[383]\lConv2D_113_conv_identity\lkind=Identity\lsched epoch=50.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_5i51 [ label="Dma in\nepoch=51.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
dma_3i51 [ label="Dma in\nepoch=51.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_113 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[437] tid=[384]\lConv2D_113\lkind=Conv\lNUM_OPS = 1.33 MOPS( 1.3% of total )\llatency = 18.43 Kcycles\lOPS/cycle = 72\lsched epoch=51.\lsched unit= CONV_ACC_V2 0\lconv mode=F outer, K inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 32\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -91\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
Conv2D_113_mul_scale_198 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[439] tid=[385]\lConv2D_113_mul_scale_198\lkind=Mul\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=51.\lsched unit= ARITH_ACC_V2 1\lA=31642 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_2i51 [ label="Dma out\nepoch=51.\nsw=4-> mem=128
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_113_off_bias_200:o0:s->dma_2i51:n [ label="edge id=[1237]\ltid=6816 6793\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0795503, )\loffset=(-6, )\lDequantize_115_out_0 FLOAT( 1 128 12 12 )\lConv2D_113_off_bias_out_201 live(51, 52, id=384)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
Conv2D_113_off_bias_200 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[441] tid=[386]\lConv2D_113_off_bias_200\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=51.\lsched unit= ARITH_ACC_V2 2\lA=25745 B=-96 C=0 B C combined= -6291456\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_6i52 [ label="Dma in\nepoch=52.\nmem=128-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
dma_4i52 [ label="Dma in\nepoch=52.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
dma_7i52 [ label="Dma in\nepoch=52.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_116 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[451] tid=[387]\lConv2D_116\lkind=Conv\lNUM_OPS = 4.72 MOPS( 4.5% of total )\llatency = 36.86 Kcycles\lOPS/cycle = 1.3e+02\lsched epoch=52.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( acc  )\lshifts: f=0 a=3 o=0\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -6\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?116\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_8i52 [ label="Dma in\nepoch=52.\nmem=128-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_116_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1018] tid=[388]\lConv2D_116_ca_pipe_1\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=52.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( acc  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?116\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_1i52 [ label="Dma in\nepoch=52.\nmem=128-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_116_ca_pipe_2 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1019] tid=[389]\lConv2D_116_ca_pipe_2\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=52.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( acc  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?116\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_3i52 [ label="Dma out\nepoch=52.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_116_ca_pipe_3:o0:s->dma_3i52:n [ label="edge id=[1249]\ltid=6826 6823\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x12x12\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_116_out_0 FLOAT( 1 128 12 12 )\lConv2D_116_out_0_cp_in_26_cp_in_27_cp_in_28 live(52, 53, id=388) edge bs=36864\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_0i52 [ label="Dma in\nepoch=52.\nmem=128-> sw=16
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_116_ca_pipe_3 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1020] tid=[390]\lConv2D_116_ca_pipe_3\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=52.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( acc  )\lshifts: f=0 a=0 o=3\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?116\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
Conv2D_116_mul_scale_207 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[453] tid=[391]\lConv2D_116_mul_scale_207\lkind=Mul\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=52.\lsched unit= ARITH_ACC_V2 3\lA=26539 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_2i52 [ label="Dma out\nepoch=52.\nsw=16-> mem=128
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_116_off_bias_209:o0:s->dma_2i52:n [ label="edge id=[1252]\ltid=3027 3064\lbatch: 1(in) 16(out,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0806887, )\loffset=(7, )\lDequantize_118_out_0 FLOAT( 1 128 12 12 )\lConv2D_116_off_bias_out_210 live(52, 53, id=390)\lpool=8[18432, 36864]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
Conv2D_116_off_bias_209 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[455] tid=[392]\lConv2D_116_off_bias_209\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=52.\lsched unit= ARITH_ACC_V2 0\lA=25381 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_1i53 [ label="Dma out\nepoch=53.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Add_119:o0:s->dma_1i53:n [ label="edge id=[1254]\ltid=3075 3110\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.119299, )\loffset=(-32, )\lDequantize_121_out_0 FLOAT( 1 128 12 12 )\lAdd_119_out_0 live(53, 54, id=391)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_5i53 [ label="Dma in\nepoch=53.\nmem=128-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
dma_8i53 [ label="Dma in\nepoch=53.\nmem=128-> sw=1
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Add_119 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[462] tid=[393]\lAdd_119\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=53.\lsched unit= ARITH_ACC_V2 1\lA=21279 B=22163 C=22896\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=5 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_3i54 [ label="Dma in\nepoch=54.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_122_10_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[469] tid=[394]\lPReLU_122_10_relu_x\lkind=Relu\llatency = 18.43 Kcycles\lsched epoch=54.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
PReLU_122_10_clip_x [ label="{ { < i0>  0 S } | id=[472] tid=[395]\lPReLU_122_10_clip_x\lkind=Clip\llatency = 18.43 Kcycles\lsched epoch=53.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-32\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
PReLU_122_10_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[474] tid=[396]\lPReLU_122_10_mul_x\lkind=Mul\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=53.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_2i53 [ label="Dma out\nepoch=53.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
PReLU_122_10_mul_x_mul_sub2_:o0:s->dma_2i53:n [ label="edge id=[1260]\ltid=6838 6839\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911863, )\loffset=(-82, )\lPReLU_122_10_mul_x FLOAT( 1 128 12 12 )\lPReLU_122_10_mul_x_cp_in_29 live(53, 54, id=394)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
PReLU_122_10_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1022] tid=[397]\lPReLU_122_10_mul_x_mul_sub2_\lkind=Add\llatency = 18.43 Kcycles\lsched epoch=53.\lsched unit= ARITH_ACC_V2 3\lA=26309 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=22\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_0i54 [ label="Dma out\nepoch=54.\nsw=1-> mem=128
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_122_10_add_x:o0:s->dma_0i54:n [ label="edge id=[524]\ltid=7550 3339\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911863, )\loffset=(-82, )\lPReLU_122_out_0 FLOAT( 1 128 12 12 )\lPReLU_122_out_0 live(54, 58, id=396)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_5i54 [ label="Dma in\nepoch=54.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_122_10_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[475] tid=[398]\lPReLU_122_10_add_x\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=54.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=20992\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_0i55 [ label="Dma out\nepoch=55.\nsw=4-> mem=4
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_123_conv_identity:o0:s->dma_0i55:n [ label="edge id=[1608]\ltid=7552 7553\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911863, )\loffset=(-82, )\lPReLU_122_out_0 FLOAT( 1 128 12 12 )\lPReLU_122_out_0_cp_in_64 live(55, 56, id=397)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_5i55 [ label="Dma in\nepoch=55.\nmem=128-> sw=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_123_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1117] tid=[399]\lConv2D_123_conv_identity\lkind=Identity\lsched epoch=55.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_5i56 [ label="Dma in\nepoch=56.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
dma_6i56 [ label="Dma in\nepoch=56.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_123 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[479] tid=[400]\lConv2D_123\lkind=Conv\lNUM_OPS = 1.33 MOPS( 1.3% of total )\llatency = 18.43 Kcycles\lOPS/cycle = 72\lsched epoch=56.\lsched unit= CONV_ACC_V2 0\lconv mode=F outer, K inner\lchoked ports=( feat out )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 32\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -82\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
Conv2D_123_mul_scale_216 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[481] tid=[401]\lConv2D_123_mul_scale_216\lkind=Mul\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=56.\lsched unit= ARITH_ACC_V2 1\lA=28915 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_2i56 [ label="Dma out\nepoch=56.\nsw=4-> mem=128
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_123_off_bias_218:o0:s->dma_2i56:n [ label="edge id=[1266]\ltid=6870 6847\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0903452, )\loffset=(17, )\lDequantize_125_out_0 FLOAT( 1 128 12 12 )\lConv2D_123_off_bias_out_219 live(56, 57, id=400)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
Conv2D_123_off_bias_218 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[483] tid=[402]\lConv2D_123_off_bias_218\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=56.\lsched unit= ARITH_ACC_V2 2\lA=22669 B=272 C=0 B C combined= 17825792\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_6i57 [ label="Dma in\nepoch=57.\nmem=128-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
dma_9i57 [ label="Dma in\nepoch=57.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
dma_1i57 [ label="Dma in\nepoch=57.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_126 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[493] tid=[403]\lConv2D_126\lkind=Conv\lNUM_OPS = 4.72 MOPS( 4.5% of total )\llatency = 36.86 Kcycles\lOPS/cycle = 1.3e+02\lsched epoch=57.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( acc  )\lshifts: f=0 a=3 o=0\lsimd mode:16x8\lunit max power % 64\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f 17\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?126\l | { < o0>  0 S } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_7i57 [ label="Dma in\nepoch=57.\nmem=128-> sw=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_126_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1024] tid=[404]\lConv2D_126_ca_pipe_1\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=57.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( acc  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?126\l | { < o0>  0 S } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_4i57 [ label="Dma in\nepoch=57.\nmem=128-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_126_ca_pipe_2 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1025] tid=[405]\lConv2D_126_ca_pipe_2\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=57.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( acc  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?126\l | { < o0>  0 S } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_8i57 [ label="Dma out\nepoch=57.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_126_ca_pipe_3:o0:s->dma_8i57:n [ label="edge id=[1278]\ltid=6880 6877\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x12x12\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_126_out_0 FLOAT( 1 128 12 12 )\lConv2D_126_out_0_cp_in_30_cp_in_31_cp_in_32 live(57, 58, id=404) edge bs=36864\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_2i57 [ label="Dma in\nepoch=57.\nmem=128-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_126_ca_pipe_3 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1026] tid=[406]\lConv2D_126_ca_pipe_3\lkind=Conv\llatency = 36.86 Kcycles\lsched epoch=57.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( acc  )\lshifts: f=0 a=0 o=3\lsimd mode:16x8\lunit max power % 64\lConv_pipe_node s Conv2D?126\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
Conv2D_126_mul_scale_225 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[495] tid=[407]\lConv2D_126_mul_scale_225\lkind=Mul\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=57.\lsched unit= ARITH_ACC_V2 3\lA=20455 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=13\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_5i57 [ label="Dma out\nepoch=57.\nsw=16-> mem=128
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_126_off_bias_227:o0:s->dma_5i57:n [ label="edge id=[1281]\ltid=3306 3343\lbatch: 1(in) 16(out,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.104808, )\loffset=(-7, )\lDequantize_128_out_0 FLOAT( 1 128 12 12 )\lConv2D_126_off_bias_out_228 live(57, 58, id=406)\lpool=8[18432, 36864]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
Conv2D_126_off_bias_227 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[497] tid=[408]\lConv2D_126_off_bias_227\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=57.\lsched unit= ARITH_ACC_V2 0\lA=19540 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_1i58 [ label="Dma out\nepoch=58.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Add_129:o0:s->dma_1i58:n [ label="edge id=[1283]\ltid=3354 3389\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.13274, )\loffset=(-31, )\lDequantize_131_out_0 FLOAT( 1 128 12 12 )\lAdd_129_out_0 live(58, 59, id=407)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_8i58 [ label="Dma in\nepoch=58.\nmem=128-> sw=1
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
dma_7i58 [ label="Dma in\nepoch=58.\nmem=128-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Add_129 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[504] tid=[409]\lAdd_129\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=58.\lsched unit= ARITH_ACC_V2 1\lA=22510 B=25873 C=31598\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=5 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_6i59 [ label="Dma in\nepoch=59.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
PReLU_132_11_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[511] tid=[410]\lPReLU_132_11_relu_x\lkind=Relu\llatency = 18.43 Kcycles\lsched epoch=59.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
PReLU_132_11_clip_x [ label="{ { < i0>  0 S } | id=[514] tid=[411]\lPReLU_132_11_clip_x\lkind=Clip\llatency = 18.43 Kcycles\lsched epoch=58.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-31\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
PReLU_132_11_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[516] tid=[412]\lPReLU_132_11_mul_x\lkind=Mul\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=58.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_0i58 [ label="Dma out\nepoch=58.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
PReLU_132_11_mul_x_mul_sub2_:o0:s->dma_0i58:n [ label="edge id=[1289]\ltid=6892 6893\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lPReLU_132_11_mul_x FLOAT( 1 128 12 12 )\lPReLU_132_11_mul_x_cp_in_33 live(58, 59, id=410)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
PReLU_132_11_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1028] tid=[413]\lPReLU_132_11_mul_x_mul_sub2_\lkind=Add\llatency = 18.43 Kcycles\lsched epoch=58.\lsched unit= ARITH_ACC_V2 3\lA=29378 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=22\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_1i59 [ label="Dma out\nepoch=59.\nsw=1-> mem=128
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
PReLU_132_11_add_x:o0:s->dma_1i59:n [ label="edge id=[540]\ltid=7578 3436\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lPReLU_132_out_0 FLOAT( 1 128 12 12 )\lPReLU_132_out_0 live(59, 60, id=412)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_5i59 [ label="Dma in\nepoch=59.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
PReLU_132_11_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[517] tid=[414]\lPReLU_132_11_add_x\lkind=Add\lNUM_OPS = 18.43 KOPS\llatency = 18.43 Kcycles\lOPS/cycle = 1\lsched epoch=59.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=26368\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_1i60 [ label="Dma out\nepoch=60.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
MaxPool_133:o0:s->dma_1i60:n [ label="edge id=[569]\ltid=3623 3624\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lMaxPool_133_out_0 FLOAT( 1 128 6 6 )\lMaxPool_133_out_0 live(60, 64, id=414)\lpool=8[36864, 41472]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_7i60 [ label="Dma in\nepoch=60.\nmem=128-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
MaxPool_133 [ label="{ { < i0>  0 M } | id=[518] tid=[415]\lMaxPool_133\lkind=MaxPool\llatency = 18.43 Kcycles\lsched epoch=60.\lsched unit= POOL_ACC_V2 1\lunit max power % 100\lkernel_shape is 2 2\lpads is 0 0 0 0\lstrides is 2 2\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_8i60 [ label="Dma out\nepoch=60.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_134_conv_identity:o0:s->dma_8i60:n [ label="edge id=[1614]\ltid=7580 7581\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lPReLU_132_out_0 FLOAT( 1 128 12 12 )\lPReLU_132_out_0_cp_in_65 live(60, 61, id=413)\lpool=8[18432, 36864]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
dma_3i60 [ label="Dma in\nepoch=60.\nmem=128-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_134_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1121] tid=[416]\lConv2D_134_conv_identity\lkind=Identity\lsched epoch=60.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_9i61 [ label="Dma in\nepoch=61.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
dma_3i61 [ label="Dma in\nepoch=61.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_134 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[522] tid=[417]\lConv2D_134\lkind=Conv\lNUM_OPS = 331.78 KOPS( 0.32% of total )\llatency = 18.43 Kcycles\lOPS/cycle = 18\lsched epoch=61.\lsched unit= CONV_ACC_V2 0\lconv mode=F outer, K inner\lchoked ports=( feat  )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 32\lkernel_shape is 3 3\lpads is 0 0 2 2\lstrides is 2 2\lConv_fsub f -103\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
Conv2D_134_mul_scale_234 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[524] tid=[418]\lConv2D_134_mul_scale_234\lkind=Mul\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=61.\lsched unit= ARITH_ACC_V2 1\lA=30151 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_2i61 [ label="Dma out\nepoch=61.\nsw=4-> mem=128
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_134_off_bias_236:o0:s->dma_2i61:n [ label="edge id=[1615]\ltid=7584 7585\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.129846, )\loffset=(5, )\lDequantize_136_out_0 FLOAT( 1 128 6 6 )\lConv2D_134_off_bias_out_237 live(61, 62, id=417)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
Conv2D_134_off_bias_236 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[526] tid=[419]\lConv2D_134_off_bias_236\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=61.\lsched unit= ARITH_ACC_V2 2\lA=31545 B=80 C=0 B C combined= 5242880\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_5i62 [ label="Dma out\nepoch=62.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Conv2D_137_conv_identity:o0:s->dma_5i62:n [ label="edge id=[1616]\ltid=7592 7587\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.129846, )\loffset=(5, )\lDequantize_136_out_0 FLOAT( 1 128 6 6 )\lConv2D_134_off_bias_out_237_cp_in_66 live(62, 63, id=418)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_4i62 [ label="Dma in\nepoch=62.\nmem=128-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Conv2D_137_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1122] tid=[420]\lConv2D_137_conv_identity\lkind=Identity\lsched epoch=62.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_9i63 [ label="Dma in\nepoch=63.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
dma_6i63 [ label="Dma in\nepoch=63.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
dma_0i63 [ label="Dma in\nepoch=63.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_137 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[536] tid=[421]\lConv2D_137\lkind=Conv\lNUM_OPS = 1.18 MOPS( 1.1% of total )\llatency = 16.38 Kcycles\lOPS/cycle = 72\lsched epoch=63.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=3 o=0\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f 5\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?137\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_4i63 [ label="Dma in\nepoch=63.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_137_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1030] tid=[422]\lConv2D_137_ca_pipe_1\lkind=Conv\llatency = 16.38 Kcycles\lsched epoch=63.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 50\lConv_pipe_node s Conv2D?137\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_5i63 [ label="Dma in\nepoch=63.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_137_ca_pipe_2 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1031] tid=[423]\lConv2D_137_ca_pipe_2\lkind=Conv\llatency = 16.38 Kcycles\lsched epoch=63.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 50\lConv_pipe_node s Conv2D?137\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_8i63 [ label="Dma out\nepoch=63.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_137_ca_pipe_3:o0:s->dma_8i63:n [ label="edge id=[1307]\ltid=6934 6931\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x6x6\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_137_out_0 FLOAT( 1 128 6 6 )\lConv2D_137_out_0_cp_in_34_cp_in_35_cp_in_36 live(63, 64, id=422) edge bs=9216\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_1i63 [ label="Dma in\nepoch=63.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_137_ca_pipe_3 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1032] tid=[424]\lConv2D_137_ca_pipe_3\lkind=Conv\llatency = 16.38 Kcycles\lsched epoch=63.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=0 o=3\lsimd mode:16x8\lunit max power % 50\lConv_pipe_node s Conv2D?137\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
Conv2D_137_mul_scale_243 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[538] tid=[425]\lConv2D_137_mul_scale_243\lkind=Mul\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=63.\lsched unit= ARITH_ACC_V2 3\lA=31258 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_7i63 [ label="Dma out\nepoch=63.\nsw=16-> mem=128
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_137_off_bias_245:o0:s->dma_7i63:n [ label="edge id=[1310]\ltid=3589 3628\lbatch: 1(in) 16(out,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.0887645, )\loffset=(6, )\lDequantize_139_out_0 FLOAT( 1 128 6 6 )\lConv2D_137_off_bias_out_246 live(63, 64, id=424)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
Conv2D_137_off_bias_245 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[540] tid=[426]\lConv2D_137_off_bias_245\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=63.\lsched unit= ARITH_ACC_V2 0\lA=23072 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_6i64 [ label="Dma out\nepoch=64.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Add_140:o0:s->dma_6i64:n [ label="edge id=[1312]\ltid=3639 3674\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153827, )\loffset=(-56, )\lDequantize_142_out_0 FLOAT( 1 128 6 6 )\lAdd_140_out_0 live(64, 65, id=425)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_5i64 [ label="Dma in\nepoch=64.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
dma_2i64 [ label="Dma in\nepoch=64.\nmem=128-> sw=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Add_140 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[547] tid=[427]\lAdd_140\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=64.\lsched unit= ARITH_ACC_V2 1\lA=19417 B=18908 C=25750\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=1 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_2i65 [ label="Dma in\nepoch=65.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
PReLU_143_12_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[554] tid=[428]\lPReLU_143_12_relu_x\lkind=Relu\llatency = 4.61 Kcycles\lsched epoch=65.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
PReLU_143_12_clip_x [ label="{ { < i0>  0 S } | id=[557] tid=[429]\lPReLU_143_12_clip_x\lkind=Clip\llatency = 4.61 Kcycles\lsched epoch=64.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-56\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
PReLU_143_12_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[559] tid=[430]\lPReLU_143_12_mul_x\lkind=Mul\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=64.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_1i64 [ label="Dma out\nepoch=64.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
PReLU_143_12_mul_x_mul_sub2_:o0:s->dma_1i64:n [ label="edge id=[1318]\ltid=6946 6947\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.131746, )\loffset=(-87, )\lPReLU_143_12_mul_x FLOAT( 1 128 6 6 )\lPReLU_143_12_mul_x_cp_in_37 live(64, 65, id=428)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
PReLU_143_12_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1034] tid=[431]\lPReLU_143_12_mul_x_mul_sub2_\lkind=Add\llatency = 4.61 Kcycles\lsched epoch=64.\lsched unit= ARITH_ACC_V2 3\lA=17812 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_0i65 [ label="Dma out\nepoch=65.\nsw=1-> mem=128
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
PReLU_143_12_add_x:o0:s->dma_0i65:n [ label="edge id=[613]\ltid=7618 3903\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.131746, )\loffset=(-87, )\lPReLU_143_out_0 FLOAT( 1 128 6 6 )\lPReLU_143_out_0 live(65, 70, id=430)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_9i65 [ label="Dma in\nepoch=65.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
PReLU_143_12_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[560] tid=[432]\lPReLU_143_12_add_x\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=65.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=22272\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_1i66 [ label="Dma out\nepoch=66.\nsw=4-> mem=4
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_144_conv_identity:o0:s->dma_1i66:n [ label="edge id=[1625]\ltid=7620 7621\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.131746, )\loffset=(-87, )\lPReLU_143_out_0 FLOAT( 1 128 6 6 )\lPReLU_143_out_0_cp_in_67 live(66, 67, id=431)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_6i66 [ label="Dma in\nepoch=66.\nmem=128-> sw=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_144_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1126] tid=[433]\lConv2D_144_conv_identity\lkind=Identity\lsched epoch=66.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_1i67 [ label="Dma in\nepoch=67.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
dma_2i67 [ label="Dma in\nepoch=67.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_144 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[564] tid=[434]\lConv2D_144\lkind=Conv\lNUM_OPS = 331.78 KOPS( 0.32% of total )\llatency = 4.61 Kcycles\lOPS/cycle = 72\lsched epoch=67.\lsched unit= CONV_ACC_V2 0\lconv mode=F outer, K inner\lchoked ports=( feat weights out )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 32\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -87\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
Conv2D_144_mul_scale_252 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[566] tid=[435]\lConv2D_144_mul_scale_252\lkind=Mul\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=67.\lsched unit= ARITH_ACC_V2 1\lA=21381 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_7i67 [ label="Dma out\nepoch=67.\nsw=4-> mem=128
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_144_off_bias_254:o0:s->dma_7i67:n [ label="edge id=[1626]\ltid=7624 7625\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.135683, )\loffset=(17, )\lDequantize_146_out_0 FLOAT( 1 128 6 6 )\lConv2D_144_off_bias_out_255 live(67, 68, id=434)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
Conv2D_144_off_bias_254 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[568] tid=[436]\lConv2D_144_off_bias_254\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=67.\lsched unit= ARITH_ACC_V2 2\lA=30188 B=272 C=0 B C combined= 17825792\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_3i68 [ label="Dma out\nepoch=68.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Conv2D_147_conv_identity:o0:s->dma_3i68:n [ label="edge id=[1627]\ltid=7632 7627\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.135683, )\loffset=(17, )\lDequantize_146_out_0 FLOAT( 1 128 6 6 )\lConv2D_144_off_bias_out_255_cp_in_68 live(68, 69, id=435)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_5i68 [ label="Dma in\nepoch=68.\nmem=128-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Conv2D_147_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1127] tid=[437]\lConv2D_147_conv_identity\lkind=Identity\lsched epoch=68.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_1i69 [ label="Dma in\nepoch=69.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
dma_8i69 [ label="Dma in\nepoch=69.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
dma_3i69 [ label="Dma in\nepoch=69.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_147 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[578] tid=[438]\lConv2D_147\lkind=Conv\lNUM_OPS = 1.18 MOPS( 1.1% of total )\llatency = 16.38 Kcycles\lOPS/cycle = 72\lsched epoch=69.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=2 o=0\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f 17\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?147\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_9i69 [ label="Dma in\nepoch=69.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_147_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1036] tid=[439]\lConv2D_147_ca_pipe_1\lkind=Conv\llatency = 16.38 Kcycles\lsched epoch=69.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 50\lConv_pipe_node s Conv2D?147\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_6i69 [ label="Dma in\nepoch=69.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_147_ca_pipe_2 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1037] tid=[440]\lConv2D_147_ca_pipe_2\lkind=Conv\llatency = 16.38 Kcycles\lsched epoch=69.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 50\lConv_pipe_node s Conv2D?147\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_7i69 [ label="Dma out\nepoch=69.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_147_ca_pipe_3:o0:s->dma_7i69:n [ label="edge id=[1336]\ltid=6988 6985\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x6x6\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_147_out_0 FLOAT( 1 128 6 6 )\lConv2D_147_out_0_cp_in_38_cp_in_39_cp_in_40 live(69, 70, id=439) edge bs=9216\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_0i69 [ label="Dma in\nepoch=69.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_147_ca_pipe_3 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1038] tid=[441]\lConv2D_147_ca_pipe_3\lkind=Conv\llatency = 16.38 Kcycles\lsched epoch=69.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=0 o=2\lsimd mode:16x8\lunit max power % 50\lConv_pipe_node s Conv2D?147\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
Conv2D_147_mul_scale_261 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[580] tid=[442]\lConv2D_147_mul_scale_261\lkind=Mul\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=69.\lsched unit= ARITH_ACC_V2 3\lA=29530 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_5i69 [ label="Dma out\nepoch=69.\nsw=16-> mem=128
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_147_off_bias_263:o0:s->dma_5i69:n [ label="edge id=[1339]\ltid=3870 3907\lbatch: 1(in) 16(out,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.0889822, )\loffset=(15, )\lDequantize_149_out_0 FLOAT( 1 128 6 6 )\lConv2D_147_off_bias_out_264 live(69, 70, id=441)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
Conv2D_147_off_bias_263 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[582] tid=[443]\lConv2D_147_off_bias_263\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=69.\lsched unit= ARITH_ACC_V2 0\lA=23016 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_5i70 [ label="Dma out\nepoch=70.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Add_150:o0:s->dma_5i70:n [ label="edge id=[1341]\ltid=3918 3953\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.171491, )\loffset=(-57, )\lDequantize_152_out_0 FLOAT( 1 128 6 6 )\lAdd_150_out_0 live(70, 71, id=442)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_6i70 [ label="Dma in\nepoch=70.\nmem=128-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
dma_4i70 [ label="Dma in\nepoch=70.\nmem=128-> sw=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Add_150 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[589] tid=[444]\lAdd_150\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=70.\lsched unit= ARITH_ACC_V2 1\lA=25174 B=17002 C=16822\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=2 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_7i71 [ label="Dma in\nepoch=71.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
PReLU_153_13_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[596] tid=[445]\lPReLU_153_13_relu_x\lkind=Relu\llatency = 4.61 Kcycles\lsched epoch=71.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
PReLU_153_13_clip_x [ label="{ { < i0>  0 S } | id=[599] tid=[446]\lPReLU_153_13_clip_x\lkind=Clip\llatency = 4.61 Kcycles\lsched epoch=70.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-57\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
PReLU_153_13_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[601] tid=[447]\lPReLU_153_13_mul_x\lkind=Mul\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=70.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_2i70 [ label="Dma out\nepoch=70.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
PReLU_153_13_mul_x_mul_sub2_:o0:s->dma_2i70:n [ label="edge id=[1347]\ltid=7000 7001\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.143895, )\loffset=(-93, )\lPReLU_153_13_mul_x FLOAT( 1 128 6 6 )\lPReLU_153_13_mul_x_cp_in_41 live(70, 71, id=445)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
PReLU_153_13_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1040] tid=[448]\lPReLU_153_13_mul_x_mul_sub2_\lkind=Add\llatency = 4.61 Kcycles\lsched epoch=70.\lsched unit= ARITH_ACC_V2 3\lA=25561 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_8i71 [ label="Dma out\nepoch=71.\nsw=1-> mem=128
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
PReLU_153_13_add_x:o0:s->dma_8i71:n [ label="edge id=[657]\ltid=7658 4182\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.143895, )\loffset=(-93, )\lPReLU_153_out_0 FLOAT( 1 128 6 6 )\lPReLU_153_out_0 live(71, 76, id=447)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_1i71 [ label="Dma in\nepoch=71.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
PReLU_153_13_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[602] tid=[449]\lPReLU_153_13_add_x\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=71.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=23808\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_5i72 [ label="Dma out\nepoch=72.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_154_conv_identity:o0:s->dma_5i72:n [ label="edge id=[1636]\ltid=7660 7661\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.143895, )\loffset=(-93, )\lPReLU_153_out_0 FLOAT( 1 128 6 6 )\lPReLU_153_out_0_cp_in_69 live(72, 73, id=448)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_4i72 [ label="Dma in\nepoch=72.\nmem=128-> sw=4
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_154_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1131] tid=[450]\lConv2D_154_conv_identity\lkind=Identity\lsched epoch=72.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_9i73 [ label="Dma in\nepoch=73.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
dma_5i73 [ label="Dma in\nepoch=73.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_154 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[606] tid=[451]\lConv2D_154\lkind=Conv\lNUM_OPS = 331.78 KOPS( 0.32% of total )\llatency = 4.61 Kcycles\lOPS/cycle = 72\lsched epoch=73.\lsched unit= CONV_ACC_V2 0\lconv mode=F outer, K inner\lchoked ports=( feat weights out )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 134\ldilations is 1 1\lgroup i 32\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -93\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
Conv2D_154_mul_scale_270 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[608] tid=[452]\lConv2D_154_mul_scale_270\lkind=Mul\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=73.\lsched unit= ARITH_ACC_V2 1\lA=26546 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_2i73 [ label="Dma out\nepoch=73.\nsw=4-> mem=128
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_154_off_bias_272:o0:s->dma_2i73:n [ label="edge id=[1637]\ltid=7664 7665\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.151472, )\loffset=(-2, )\lDequantize_156_out_0 FLOAT( 1 128 6 6 )\lConv2D_154_off_bias_out_273 live(73, 74, id=451)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
Conv2D_154_off_bias_272 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[610] tid=[453]\lConv2D_154_off_bias_272\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=73.\lsched unit= ARITH_ACC_V2 2\lA=27041 B=-32 C=0 B C combined= -2097152\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_0i74 [ label="Dma out\nepoch=74.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Conv2D_157_conv_identity:o0:s->dma_0i74:n [ label="edge id=[1638]\ltid=7672 7667\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.151472, )\loffset=(-2, )\lDequantize_156_out_0 FLOAT( 1 128 6 6 )\lConv2D_154_off_bias_out_273_cp_in_70 live(74, 75, id=452)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_9i74 [ label="Dma in\nepoch=74.\nmem=128-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Conv2D_157_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1132] tid=[454]\lConv2D_157_conv_identity\lkind=Identity\lsched epoch=74.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_5i75 [ label="Dma in\nepoch=75.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
dma_9i75 [ label="Dma in\nepoch=75.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
dma_1i75 [ label="Dma in\nepoch=75.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_157 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[620] tid=[455]\lConv2D_157\lkind=Conv\lNUM_OPS = 1.18 MOPS( 1.1% of total )\llatency = 16.38 Kcycles\lOPS/cycle = 72\lsched epoch=75.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=3 o=0\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -2\lpad_constant_value f 0\lConv_pipe_node_lead s Conv2D?157\l | { < o0>  0 S } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_3i75 [ label="Dma in\nepoch=75.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_157_ca_pipe_1 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1042] tid=[456]\lConv2D_157_ca_pipe_1\lkind=Conv\llatency = 16.38 Kcycles\lsched epoch=75.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 50\lConv_pipe_node s Conv2D?157\l | { < o0>  0 S } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_7i75 [ label="Dma in\nepoch=75.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_157_ca_pipe_2 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1043] tid=[457]\lConv2D_157_ca_pipe_2\lkind=Conv\llatency = 16.38 Kcycles\lsched epoch=75.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=0 o=0\lsimd mode:16x8\lunit max power % 50\lConv_pipe_node s Conv2D?157\l | { < o0>  0 S } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_8i75 [ label="Dma out\nepoch=75.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_157_ca_pipe_3:o0:s->dma_8i75:n [ label="edge id=[1365]\ltid=7042 7039\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x6x6\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_157_out_0 FLOAT( 1 128 6 6 )\lConv2D_157_out_0_cp_in_42_cp_in_43_cp_in_44 live(75, 76, id=456) edge bs=9216\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_4i75 [ label="Dma in\nepoch=75.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_157_ca_pipe_3 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M (must clone)  | < i2>  2 S } | id=[1044] tid=[458]\lConv2D_157_ca_pipe_3\lkind=Conv\llatency = 16.38 Kcycles\lsched epoch=75.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=0 o=3\lsimd mode:16x8\lunit max power % 50\lConv_pipe_node s Conv2D?157\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_157_mul_scale_279 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[622] tid=[459]\lConv2D_157_mul_scale_279\lkind=Mul\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=75.\lsched unit= ARITH_ACC_V2 3\lA=20303 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=13\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_6i75 [ label="Dma out\nepoch=75.\nsw=16-> mem=128
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_157_off_bias_281:o0:s->dma_6i75:n [ label="edge id=[1368]\ltid=4149 4186\lbatch: 1(in) 16(out,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.0862968, )\loffset=(4, )\lDequantize_159_out_0 FLOAT( 1 128 6 6 )\lConv2D_157_off_bias_out_282 live(75, 76, id=458)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
Conv2D_157_off_bias_281 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[624] tid=[460]\lConv2D_157_off_bias_281\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=75.\lsched unit= ARITH_ACC_V2 0\lA=23732 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_7i76 [ label="Dma out\nepoch=76.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Add_160:o0:s->dma_7i76:n [ label="edge id=[1370]\ltid=4197 4232\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.190499, )\loffset=(-60, )\lDequantize_162_out_0 FLOAT( 1 128 6 6 )\lAdd_160_out_0 live(76, 77, id=459)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_2i76 [ label="Dma in\nepoch=76.\nmem=128-> sw=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
dma_1i76 [ label="Dma in\nepoch=76.\nmem=128-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Add_160 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[631] tid=[461]\lAdd_160\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=76.\lsched unit= ARITH_ACC_V2 1\lA=24752 B=29688 C=17278\lshifts: x=0 y=0 AX_RS=0 BY_RS=1 C_LS=4 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_7i77 [ label="Dma in\nepoch=77.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
PReLU_163_14_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[638] tid=[462]\lPReLU_163_14_relu_x\lkind=Relu\llatency = 4.61 Kcycles\lsched epoch=77.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
PReLU_163_14_clip_x [ label="{ { < i0>  0 S } | id=[641] tid=[463]\lPReLU_163_14_clip_x\lkind=Clip\llatency = 4.61 Kcycles\lsched epoch=76.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-60\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
PReLU_163_14_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[643] tid=[464]\lPReLU_163_14_mul_x\lkind=Mul\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=76.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_6i76 [ label="Dma out\nepoch=76.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
PReLU_163_14_mul_x_mul_sub2_:o0:s->dma_6i76:n [ label="edge id=[1376]\ltid=7054 7055\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lPReLU_163_14_mul_x FLOAT( 1 128 6 6 )\lPReLU_163_14_mul_x_cp_in_45 live(76, 77, id=462)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
PReLU_163_14_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1046] tid=[465]\lPReLU_163_14_mul_x_mul_sub2_\lkind=Add\llatency = 4.61 Kcycles\lsched epoch=76.\lsched unit= ARITH_ACC_V2 3\lA=31552 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=22\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_2i77 [ label="Dma out\nepoch=77.\nsw=1-> mem=128
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
PReLU_163_14_add_x:o0:s->dma_2i77:n [ label="edge id=[673]\ltid=7698 4279\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lPReLU_163_out_0 FLOAT( 1 128 6 6 )\lPReLU_163_out_0 live(77, 78, id=464) edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_5i77 [ label="Dma in\nepoch=77.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
PReLU_163_14_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[644] tid=[466]\lPReLU_163_14_add_x\lkind=Add\lNUM_OPS = 4.61 KOPS\llatency = 4.61 Kcycles\lOPS/cycle = 1\lsched epoch=77.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=26880\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_2i78 [ label="Dma out\nepoch=78.\nsw=4-> mem=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_192_conv_identity:o0:s->dma_2i78:n [ label="edge id=[1647]\ltid=7702 7701\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lPReLU_163_out_0 FLOAT( 1 128 6 6 )\lPReLU_163_out_0_cp_in_71 live(78, 79, id=466)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
dma_7i78 [ label="Dma in\nepoch=78.\nmem=128-> sw=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_192_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1136] tid=[467]\lConv2D_192_conv_identity\lkind=Identity\lsched epoch=78.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_4i77 [ label="Dma out\nepoch=77.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
MaxPool_164:o0:s->dma_4i77:n [ label="edge id=[702]\ltid=5239 4467\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lMaxPool_164_out_0 FLOAT( 1 128 3 3 )\lMaxPool_164_out_0 live(77, 83, id=465)\lpool=8[18432, 19584]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
MaxPool_164 [ label="{ { < i0>  0 S } | id=[645] tid=[468]\lMaxPool_164\lkind=MaxPool\llatency = 4.61 Kcycles\lsched epoch=77.\lsched unit= POOL_ACC_V2 0\lunit max power % 100\lkernel_shape is 2 2\lpads is 0 0 0 0\lstrides is 2 2\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_3i79 [ label="Dma in\nepoch=79.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
dma_7i79 [ label="Dma in\nepoch=79.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_192 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[766] tid=[469]\lConv2D_192\lkind=Conv\lNUM_OPS = 82.94 KOPS( 0.08% of total )\llatency = 4.61 Kcycles\lOPS/cycle = 18\lsched epoch=79.\lsched unit= CONV_ACC_V2 1\lconv mode=F outer, K inner\lchoked ports=( feat weights  )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 32\lkernel_shape is 3 3\lpads is 0 0 2 2\lstrides is 2 2\lConv_fsub f -105\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_2i79 [ label="Dma in\nepoch=79.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
dma_6i79 [ label="Dma in\nepoch=79.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_165 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[649] tid=[470]\lConv2D_165\lkind=Conv\lNUM_OPS = 82.94 KOPS( 0.08% of total )\llatency = 4.61 Kcycles\lOPS/cycle = 18\lsched epoch=79.\lsched unit= CONV_ACC_V2 0\lconv mode=F outer, K inner\lchoked ports=( feat weights  )\lshifts: f=0 a=3 o=3\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 32\lkernel_shape is 3 3\lpads is 0 0 2 2\lstrides is 2 2\lConv_fsub f -105\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
Conv2D_192_mul_scale_342 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[768] tid=[471]\lConv2D_192_mul_scale_342\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=79.\lsched unit= ARITH_ACC_V2 3\lA=23586 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
Conv2D_165_mul_scale_288 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[651] tid=[472]\lConv2D_165_mul_scale_288\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=79.\lsched unit= ARITH_ACC_V2 1\lA=20541 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=13\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_5i79 [ label="Dma out\nepoch=79.\nsw=4-> mem=128
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_192_off_bias_344:o0:s->dma_5i79:n [ label="edge id=[1649]\ltid=7706 7707\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.152692, )\loffset=(-15, )\lDequantize_194_out_0 FLOAT( 1 128 3 3 )\lConv2D_192_off_bias_out_345 live(79, 80, id=472)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
Conv2D_192_off_bias_344 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[770] tid=[473]\lConv2D_192_off_bias_344\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=79.\lsched unit= ARITH_ACC_V2 0\lA=26825 B=-240 C=0 B C combined= -15728640\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_9i79 [ label="Dma out\nepoch=79.\nsw=4-> mem=128
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_165_off_bias_290:o0:s->dma_9i79:n [ label="edge id=[1651]\ltid=7712 7713\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.196734, )\loffset=(-12, )\lDequantize_167_out_0 FLOAT( 1 128 3 3 )\lConv2D_165_off_bias_out_291 live(79, 80, id=469)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
Conv2D_165_off_bias_290 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[653] tid=[474]\lConv2D_165_off_bias_290\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=79.\lsched unit= ARITH_ACC_V2 2\lA=20820 B=-192 C=0 B C combined= -12582912\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_0i80 [ label="Dma out\nepoch=80.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_195_conv_identity:o0:s->dma_0i80:n [ label="edge id=[1650]\ltid=7708 7709\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.152692, )\loffset=(-15, )\lDequantize_194_out_0 FLOAT( 1 128 3 3 )\lConv2D_192_off_bias_out_345_cp_in_72 live(80, 81, id=474)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_6i80 [ label="Dma in\nepoch=80.\nmem=128-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_195_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1137] tid=[475]\lConv2D_195_conv_identity\lkind=Identity\lsched epoch=80.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_5i80 [ label="Dma out\nepoch=80.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_168_conv_identity:o0:s->dma_5i80:n [ label="edge id=[1652]\ltid=7714 7715\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.196734, )\loffset=(-12, )\lDequantize_167_out_0 FLOAT( 1 128 3 3 )\lConv2D_165_off_bias_out_291_cp_in_73 live(80, 81, id=473)\lpool=8[3456, 4608]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_2i80 [ label="Dma in\nepoch=80.\nmem=128-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_168_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1138] tid=[476]\lConv2D_168_conv_identity\lkind=Identity\lsched epoch=80.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_1i81 [ label="Dma out\nepoch=81.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_195:o0:s->dma_1i81:n [ label="edge id=[814]\ltid=7066 5179\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_195_out_0 FLOAT( 1 128 3 3 )\lConv2D_195_out_0 live(81, 82, id=478) edge bs=2304\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_4i81 [ label="Dma in\nepoch=81.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
dma_2i81 [ label="Dma in\nepoch=81.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
dma_3i81 [ label="Dma in\nepoch=81.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_195 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[780] tid=[477]\lConv2D_195\lkind=Conv\lNUM_OPS = 294.91 KOPS( 0.28% of total )\llatency = 16.38 Kcycles\lOPS/cycle = 18\lsched epoch=81.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=3 o=3\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -15\lpad_constant_value f 0\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_7i81 [ label="Dma out\nepoch=81.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_168:o0:s->dma_7i81:n [ label="edge id=[692]\ltid=7070 4404\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[19S.-4]\lin=out: (S16) M=19 N=-4 sign=true\lConv2D_168_out_0 FLOAT( 1 128 3 3 )\lConv2D_168_out_0 live(81, 82, id=475) edge bs=2304\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_6i81 [ label="Dma in\nepoch=81.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
dma_8i81 [ label="Dma in\nepoch=81.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
dma_9i81 [ label="Dma in\nepoch=81.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_168 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[663] tid=[478]\lConv2D_168\lkind=Conv\lNUM_OPS = 294.91 KOPS( 0.28% of total )\llatency = 16.38 Kcycles\lOPS/cycle = 18\lsched epoch=81.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=4 o=4\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -12\lpad_constant_value f 0\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
Conv2D_195_mul_scale_351 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[782] tid=[479]\lConv2D_195_mul_scale_351\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=81.\lsched unit= ARITH_ACC_V2 2\lA=32463 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
Conv2D_168_mul_scale_297 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[665] tid=[480]\lConv2D_168_mul_scale_297\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=81.\lsched unit= ARITH_ACC_V2 0\lA=19720 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=12\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_5i81 [ label="Dma out\nepoch=81.\nsw=16-> mem=128
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_195_off_bias_353:o0:s->dma_5i81:n [ label="edge id=[1390]\ltid=5207 5244\lbatch: 1(in) 16(out,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.0831551, )\loffset=(-3, )\lDequantize_197_out_0 FLOAT( 1 128 3 3 )\lConv2D_195_off_bias_out_354 live(81, 83, id=480)\lpool=8[4608, 5760]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
Conv2D_195_off_bias_353 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[784] tid=[481]\lConv2D_195_off_bias_353\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=81.\lsched unit= ARITH_ACC_V2 3\lA=24629 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_0i81 [ label="Dma out\nepoch=81.\nsw=16-> mem=128
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_168_off_bias_299:o0:s->dma_0i81:n [ label="edge id=[1392]\ltid=4432 4471\lbatch: 1(in) 16(out,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.0577282, )\loffset=(20, )\lDequantize_170_out_0 FLOAT( 1 128 3 3 )\lConv2D_168_off_bias_out_300 live(81, 82, id=477)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
Conv2D_168_off_bias_299 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[667] tid=[482]\lConv2D_168_off_bias_299\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=81.\lsched unit= ARITH_ACC_V2 1\lA=17738 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_4i83 [ label="Dma out\nepoch=83.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Add_198:o0:s->dma_4i83:n [ label="edge id=[1394]\ltid=5255 5290\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.16901, )\loffset=(-75, )\lDequantize_200_out_0 FLOAT( 1 128 3 3 )\lAdd_198_out_0 live(83, 84, id=487)\lpool=8[5760, 6912]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_0i83 [ label="Dma in\nepoch=83.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
dma_7i83 [ label="Dma in\nepoch=83.\nmem=128-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Add_198 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[791] tid=[483]\lAdd_198\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=83.\lsched unit= ARITH_ACC_V2 1\lA=29712 B=32245 C=22204\lshifts: x=0 y=0 AX_RS=0 BY_RS=1 C_LS=5 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_1i82 [ label="Dma out\nepoch=82.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Add_171:o0:s->dma_1i82:n [ label="edge id=[1397]\ltid=4482 4517\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.164664, )\loffset=(-75, )\lDequantize_173_out_0 FLOAT( 1 128 3 3 )\lAdd_171_out_0 live(82, 83, id=481)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_5i82 [ label="Dma in\nepoch=82.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
dma_6i82 [ label="Dma in\nepoch=82.\nmem=128-> sw=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Add_171 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[674] tid=[484]\lAdd_171\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=82.\lsched unit= ARITH_ACC_V2 0\lA=30496 B=22976 C=32172\lshifts: x=0 y=0 AX_RS=0 BY_RS=1 C_LS=4 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_3i84 [ label="Dma in\nepoch=84.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_201_18_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[798] tid=[485]\lPReLU_201_18_relu_x\lkind=Relu\llatency = 1.15 Kcycles\lsched epoch=84.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
PReLU_201_18_clip_x [ label="{ { < i0>  0 S } | id=[801] tid=[486]\lPReLU_201_18_clip_x\lkind=Clip\llatency = 1.15 Kcycles\lsched epoch=83.\lsched unit= ARITH_ACC_V2 2\lA=-128 B=0 C=-75\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_3i83 [ label="Dma in\nepoch=83.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
PReLU_174_15_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[681] tid=[487]\lPReLU_174_15_relu_x\lkind=Relu\llatency = 1.15 Kcycles\lsched epoch=83.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
PReLU_174_15_clip_x [ label="{ { < i0>  0 S } | id=[684] tid=[488]\lPReLU_174_15_clip_x\lkind=Clip\llatency = 1.15 Kcycles\lsched epoch=82.\lsched unit= ARITH_ACC_V2 1\lA=-128 B=0 C=-75\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_6i83 [ label="Dma out\nepoch=83.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
PReLU_201_18_mul_x:o0:s->dma_6i83:n [ label="edge id=[1401]\ltid=7078 7079\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=16\lin=out: (S16)\lscale=(0.00182333, )\loffset=(0, )\lPReLU_201_18_mul_x FLOAT( 1 128 3 3 )\lPReLU_201_18_mul_x live(83, 84, id=489)\lpool=8[0, 2304]=2.25 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=2304\l context[0](1,0)\lout bw=2.25 KB\l" ]; 
PReLU_201_18_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[803] tid=[489]\lPReLU_201_18_mul_x\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=83.\lsched unit= ARITH_ACC_V2 3\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
PReLU_174_15_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[686] tid=[490]\lPReLU_174_15_mul_x\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=82.\lsched unit= ARITH_ACC_V2 2\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_7i84 [ label="Dma in\nepoch=84.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_201_18_mul_x_mul_sub2_ [ label="{ { < i0>  0 M  | < i1>  1 P } | id=[1049] tid=[491]\lPReLU_201_18_mul_x_mul_sub2_\lkind=Add\llatency = 1.15 Kcycles\lsched epoch=84.\lsched unit= ARITH_ACC_V2 0\lA=24708 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_4i82 [ label="Dma out\nepoch=82.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
PReLU_174_15_mul_x_mul_sub2_:o0:s->dma_4i82:n [ label="edge id=[1410]\ltid=7098 7099\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.133995, )\loffset=(-121, )\lPReLU_174_15_mul_x FLOAT( 1 128 3 3 )\lPReLU_174_15_mul_x_cp_in_47 live(82, 83, id=484)\lpool=8[3456, 4608]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
PReLU_174_15_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1052] tid=[492]\lPReLU_174_15_mul_x_mul_sub2_\lkind=Add\llatency = 1.15 Kcycles\lsched epoch=82.\lsched unit= ARITH_ACC_V2 3\lA=16408 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_2i84 [ label="Dma out\nepoch=84.\nsw=1-> mem=128
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_201_18_add_x:o0:s->dma_2i84:n [ label="edge id=[868]\ltid=7762 5519\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.154758, )\loffset=(-94, )\lPReLU_201_out_0 FLOAT( 1 128 3 3 )\lPReLU_201_out_0 live(84, 89, id=493)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
PReLU_201_18_add_x [ label="{ { < i0>  0 S  | < i1>  1 S } | id=[804] tid=[493]\lPReLU_201_18_add_x\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=84.\lsched unit= ARITH_ACC_V2 1\lA=16384 B=16384 C=24064\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_9i83 [ label="Dma out\nepoch=83.\nsw=1-> mem=128
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
PReLU_174_15_add_x:o0:s->dma_9i83:n [ label="edge id=[1663]\ltid=7768 7769\lbatch: 16(in,L) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.133995, )\loffset=(-121, )\lPReLU_174_out_0 FLOAT( 1 128 3 3 )\lPReLU_174_out_0 live(83, 84, id=486)\lpool=8[6912, 8064]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_1i83 [ label="Dma in\nepoch=83.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
PReLU_174_15_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[687] tid=[494]\lPReLU_174_15_add_x\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=83.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=30976\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_5i85 [ label="Dma out\nepoch=85.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_202_conv_identity:o0:s->dma_5i85:n [ label="edge id=[1662]\ltid=7764 7765\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.154758, )\loffset=(-94, )\lPReLU_201_out_0 FLOAT( 1 128 3 3 )\lPReLU_201_out_0_cp_in_74 live(85, 86, id=499)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_8i85 [ label="Dma in\nepoch=85.\nmem=128-> sw=4
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_202_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1145] tid=[495]\lConv2D_202_conv_identity\lkind=Identity\lsched epoch=85.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_4i84 [ label="Dma out\nepoch=84.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_175_conv_identity:o0:s->dma_4i84:n [ label="edge id=[1664]\ltid=7770 7771\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.133995, )\loffset=(-121, )\lPReLU_174_out_0 FLOAT( 1 128 3 3 )\lPReLU_174_out_0_cp_in_75 live(84, 85, id=490)\lpool=8[4608, 5760]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_9i84 [ label="Dma in\nepoch=84.\nmem=128-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
Conv2D_175_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1146] tid=[496]\lConv2D_175_conv_identity\lkind=Identity\lsched epoch=84.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_4i86 [ label="Dma in\nepoch=86.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
dma_9i86 [ label="Dma in\nepoch=86.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_202 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[808] tid=[497]\lConv2D_202\lkind=Conv\lNUM_OPS = 82.94 KOPS( 0.08% of total )\llatency = 4.61 Kcycles\lOPS/cycle = 18\lsched epoch=86.\lsched unit= CONV_ACC_V2 1\lconv mode=F outer, K inner\lchoked ports=( weights  )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 32\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -94\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_0i85 [ label="Dma out\nepoch=85.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_175:o0:s->dma_0i85:n [ label="edge id=[722]\ltid=7108 4593\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[19S.-4]\lin=out: (S16) M=19 N=-4 sign=true\lConv2D_175_out_0 FLOAT( 1 32 3 3 )\lConv2D_175_out_0 live(85, 86, id=494) edge bs=576\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_9i85 [ label="Dma in\nepoch=85.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
dma_6i85 [ label="Dma in\nepoch=85.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
dma_3i85 [ label="Dma in\nepoch=85.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_175 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[691] tid=[498]\lConv2D_175\lkind=Conv\lNUM_OPS = 73.73 KOPS( 0.071% of total )\llatency = 4.10 Kcycles\lOPS/cycle = 18\lsched epoch=85.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=4 o=4\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -121\lpad_constant_value f 0\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
Conv2D_202_mul_scale_360 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[810] tid=[499]\lConv2D_202_mul_scale_360\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=86.\lsched unit= ARITH_ACC_V2 2\lA=23080 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
Conv2D_175_mul_scale_306 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[693] tid=[500]\lConv2D_175_mul_scale_306\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=85.\lsched unit= ARITH_ACC_V2 2\lA=31859 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_2i86 [ label="Dma out\nepoch=86.\nsw=4-> mem=128
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_202_off_bias_362:o0:s->dma_2i86:n [ label="edge id=[1665]\ltid=7775 7776\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.179941, )\loffset=(-6, )\lDequantize_204_out_0 FLOAT( 1 128 3 3 )\lConv2D_202_off_bias_out_363 live(86, 87, id=505)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
Conv2D_202_off_bias_362 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[812] tid=[501]\lConv2D_202_off_bias_362\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=86.\lsched unit= ARITH_ACC_V2 3\lA=22763 B=-96 C=0 B C combined= -6291456\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_1i85 [ label="Dma out\nepoch=85.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_175_off_bias_308:o0:s->dma_1i85:n [ label="edge id=[1419]\ltid=4621 4656\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0528963, )\loffset=(-17, )\lDequantize_177_out_0 FLOAT( 1 32 3 3 )\lConv2D_175_off_bias_out_309 live(85, 86, id=496)\lpool=8[6624, 6912]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
Conv2D_175_off_bias_308 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[695] tid=[502]\lConv2D_175_off_bias_308\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=85.\lsched unit= ARITH_ACC_V2 3\lA=19359 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_3i87 [ label="Dma out\nepoch=87.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_205_conv_identity:o0:s->dma_3i87:n [ label="edge id=[1666]\ltid=7777 7778\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.179941, )\loffset=(-6, )\lDequantize_204_out_0 FLOAT( 1 128 3 3 )\lConv2D_202_off_bias_out_363_cp_in_76 live(87, 88, id=507)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_9i87 [ label="Dma in\nepoch=87.\nmem=128-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_205_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1147] tid=[503]\lConv2D_205_conv_identity\lkind=Identity\lsched epoch=87.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_8i86 [ label="Dma in\nepoch=86.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
PReLU_178_16_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[702] tid=[504]\lPReLU_178_16_relu_x\lkind=Relu\llatency = 288 cycles\lsched epoch=86.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
PReLU_178_16_clip_x [ label="{ { < i0>  0 S } | id=[705] tid=[505]\lPReLU_178_16_clip_x\lkind=Clip\llatency = 288 cycles\lsched epoch=85.\lsched unit= ARITH_ACC_V2 0\lA=-128 B=0 C=-17\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_0i88 [ label="Dma out\nepoch=88.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_205:o0:s->dma_0i88:n [ label="edge id=[858]\ltid=7112 5458\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_205_out_0 FLOAT( 1 128 3 3 )\lConv2D_205_out_0 live(88, 89, id=511) edge bs=2304\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_4i88 [ label="Dma in\nepoch=88.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
dma_1i88 [ label="Dma in\nepoch=88.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
dma_8i88 [ label="Dma in\nepoch=88.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_205 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[822] tid=[506]\lConv2D_205\lkind=Conv\lNUM_OPS = 294.91 KOPS( 0.28% of total )\llatency = 16.38 Kcycles\lOPS/cycle = 18\lsched epoch=88.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=3 o=3\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -6\lpad_constant_value f 0\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_2i85 [ label="Dma out\nepoch=85.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
PReLU_178_16_mul_x:o0:s->dma_2i85:n [ label="edge id=[1425]\ltid=7120 7121\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.000209677, )\loffset=(0, )\lPReLU_178_16_mul_x FLOAT( 1 32 3 3 )\lPReLU_178_16_mul_x live(85, 86, id=498)\lpool=8[5760, 6336]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lout bw=576 B\l" ]; 
PReLU_178_16_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[707] tid=[507]\lPReLU_178_16_mul_x\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=85.\lsched unit= ARITH_ACC_V2 1\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
Conv2D_205_mul_scale_369 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[824] tid=[508]\lConv2D_205_mul_scale_369\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=88.\lsched unit= ARITH_ACC_V2 2\lA=27973 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_3i86 [ label="Dma in\nepoch=86.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
PReLU_178_16_mul_x_mul_sub2_ [ label="{ { < i0>  0 M  | < i1>  1 P } | id=[1055] tid=[509]\lPReLU_178_16_mul_x_mul_sub2_\lkind=Add\llatency = 288 cycles\lsched epoch=86.\lsched unit= ARITH_ACC_V2 0\lA=22221 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=22\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_3i88 [ label="Dma out\nepoch=88.\nsw=16-> mem=128
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_205_off_bias_371:o0:s->dma_3i88:n [ label="edge id=[1431]\ltid=5486 5523\lbatch: 1(in) 16(out,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.0797945, )\loffset=(24, )\lDequantize_207_out_0 FLOAT( 1 128 3 3 )\lConv2D_205_off_bias_out_372 live(88, 89, id=513)\lpool=8[3456, 4608]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
Conv2D_205_off_bias_371 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[826] tid=[510]\lConv2D_205_off_bias_371\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=88.\lsched unit= ARITH_ACC_V2 3\lA=25666 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_7i86 [ label="Dma out\nepoch=86.\nsw=16-> mem=32
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
PReLU_178_16_add_x:o0:s->dma_7i86:n [ label="edge id=[768]\ltid=7803 4885\lbatch: 16(in) 16(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0395778, )\loffset=(-66, )\lPReLU_178_out_0 FLOAT( 1 32 3 3 )\lPReLU_178_out_0 live(86, 90, id=502)\lpool=8[6912, 7200]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
PReLU_178_16_add_x [ label="{ { < i0>  0 S  | < i1>  1 S } | id=[708] tid=[511]\lPReLU_178_16_add_x\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=86.\lsched unit= ARITH_ACC_V2 1\lA=16384 B=16384 C=16896\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_6i89 [ label="Dma out\nepoch=89.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Add_208:o0:s->dma_6i89:n [ label="edge id=[1433]\ltid=5534 5569\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.171041, )\loffset=(-61, )\lDequantize_210_out_0 FLOAT( 1 128 3 3 )\lAdd_208_out_0 live(89, 90, id=515)\lpool=8[4608, 5760]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_2i89 [ label="Dma in\nepoch=89.\nmem=128-> sw=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
dma_0i89 [ label="Dma in\nepoch=89.\nmem=128-> sw=1
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Add_208 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[833] tid=[512]\lAdd_208\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=89.\lsched unit= ARITH_ACC_V2 0\lA=29649 B=30574 C=26327\lshifts: x=0 y=0 AX_RS=0 BY_RS=1 C_LS=4 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_2i87 [ label="Dma out\nepoch=87.\nsw=4-> mem=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_179_conv_identity:o0:s->dma_2i87:n [ label="edge id=[1672]\ltid=7805 7806\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0395778, )\loffset=(-66, )\lPReLU_178_out_0 FLOAT( 1 32 3 3 )\lPReLU_178_out_0_cp_in_77 live(87, 88, id=506)\lpool=8[4608, 4896]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_8i87 [ label="Dma in\nepoch=87.\nmem=32-> sw=4
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
Conv2D_179_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1151] tid=[513]\lConv2D_179_conv_identity\lkind=Identity\lsched epoch=87.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_3i90 [ label="Dma out\nepoch=90.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
PReLU_211_19_relu_x:o0:s->dma_3i90:n [ label="edge id=[882]\ltid=5605 5606\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.148522, )\loffset=(-89, )\lPReLU_211_19_relu_x FLOAT( 1 128 3 3 )\lPReLU_211_19_relu_x live(90, 93, id=524)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_5i90 [ label="Dma in\nepoch=90.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
PReLU_211_19_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[840] tid=[514]\lPReLU_211_19_relu_x\lkind=Relu\llatency = 1.15 Kcycles\lsched epoch=90.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
PReLU_211_19_clip_x [ label="{ { < i0>  0 S } | id=[843] tid=[515]\lPReLU_211_19_clip_x\lkind=Clip\llatency = 1.15 Kcycles\lsched epoch=89.\lsched unit= ARITH_ACC_V2 1\lA=-128 B=0 C=-61\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_6i88 [ label="Dma in\nepoch=88.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
dma_2i88 [ label="Dma in\nepoch=88.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_179 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[712] tid=[516]\lConv2D_179\lkind=Conv\lNUM_OPS = 20.74 KOPS( 0.02% of total )\llatency = 1.15 Kcycles\lOPS/cycle = 18\lsched epoch=88.\lsched unit= CONV_ACC_V2 2\lconv mode=F outer, K inner\lchoked ports=( weights  )\lshifts: f=0 a=1 o=1\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 8\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -66\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
PReLU_211_19_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[845] tid=[517]\lPReLU_211_19_mul_x\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=89.\lsched unit= ARITH_ACC_V2 2\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
Conv2D_179_mul_scale_315 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[714] tid=[518]\lConv2D_179_mul_scale_315\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=88.\lsched unit= ARITH_ACC_V2 0\lA=20066 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_9i89 [ label="Dma out\nepoch=89.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
PReLU_211_19_mul_x_mul_sub2_:o0:s->dma_9i89:n [ label="edge id=[1439]\ltid=7140 7141\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.148522, )\loffset=(-89, )\lPReLU_211_19_mul_x FLOAT( 1 128 3 3 )\lPReLU_211_19_mul_x_cp_in_49 live(89, 93, id=518)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
PReLU_211_19_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1058] tid=[519]\lPReLU_211_19_mul_x_mul_sub2_\lkind=Add\llatency = 1.15 Kcycles\lsched epoch=89.\lsched unit= ARITH_ACC_V2 3\lA=18840 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_5i88 [ label="Dma out\nepoch=88.\nsw=4-> mem=32
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_179_off_bias_317:o0:s->dma_5i88:n [ label="edge id=[1677]\ltid=7830 7831\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0427957, )\loffset=(7, )\lDequantize_181_out_0 FLOAT( 1 32 3 3 )\lConv2D_179_off_bias_out_318 live(88, 89, id=510)\lpool=8[5760, 6048]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
Conv2D_179_off_bias_317 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[716] tid=[520]\lConv2D_179_off_bias_317\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=88.\lsched unit= ARITH_ACC_V2 1\lA=23928 B=112 C=0 B C combined= 7340032\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_6i93 [ label="Dma out\nepoch=93.\nsw=1-> mem=128
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
PReLU_211_19_add_x:o0:s->dma_6i93:n [ label="edge id=[912]\ltid=7836 5798\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.148522, )\loffset=(-89, )\lPReLU_211_out_0 FLOAT( 1 128 3 3 )\lPReLU_211_out_0 live(93, 98, id=533)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_2i93 [ label="Dma in\nepoch=93.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
dma_7i93 [ label="Dma in\nepoch=93.\nmem=1-> sw=1
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
PReLU_211_19_add_x [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[846] tid=[521]\lPReLU_211_19_add_x\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=93.\lsched unit= ARITH_ACC_V2 2\lA=16384 B=16384 C=22784\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_4i89 [ label="Dma out\nepoch=89.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Conv2D_182_conv_identity:o0:s->dma_4i89:n [ label="edge id=[1678]\ltid=7832 7833\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0427957, )\loffset=(7, )\lDequantize_181_out_0 FLOAT( 1 32 3 3 )\lConv2D_179_off_bias_out_318_cp_in_78 live(89, 90, id=514)\lpool=8[6048, 6336]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_5i89 [ label="Dma in\nepoch=89.\nmem=32-> sw=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Conv2D_182_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1155] tid=[522]\lConv2D_182_conv_identity\lkind=Identity\lsched epoch=89.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_3i94 [ label="Dma out\nepoch=94.\nsw=4-> mem=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_212_conv_identity:o0:s->dma_3i94:n [ label="edge id=[1680]\ltid=7838 7839\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.148522, )\loffset=(-89, )\lPReLU_211_out_0 FLOAT( 1 128 3 3 )\lPReLU_211_out_0_cp_in_79 live(94, 95, id=534)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_9i94 [ label="Dma in\nepoch=94.\nmem=128-> sw=4
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_212_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1156] tid=[523]\lConv2D_212_conv_identity\lkind=Identity\lsched epoch=94.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_2i90 [ label="Dma out\nepoch=90.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_182:o0:s->dma_2i90:n [ label="edge id=[758]\ltid=7150 4824\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_182_out_0 FLOAT( 1 32 3 3 )\lConv2D_182_out_0 live(90, 91, id=519) edge bs=576\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_8i90 [ label="Dma in\nepoch=90.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
dma_9i90 [ label="Dma in\nepoch=90.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
dma_1i90 [ label="Dma in\nepoch=90.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_182 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[726] tid=[524]\lConv2D_182\lkind=Conv\lNUM_OPS = 18.43 KOPS( 0.018% of total )\llatency = 1.02 Kcycles\lOPS/cycle = 18\lsched epoch=90.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f 7\lpad_constant_value f 0\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_3i95 [ label="Dma in\nepoch=95.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
dma_9i95 [ label="Dma in\nepoch=95.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_212 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[850] tid=[525]\lConv2D_212\lkind=Conv\lNUM_OPS = 82.94 KOPS( 0.08% of total )\llatency = 4.61 Kcycles\lOPS/cycle = 18\lsched epoch=95.\lsched unit= CONV_ACC_V2 2\lconv mode=F outer, K inner\lchoked ports=( weights  )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 32\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -89\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
Conv2D_182_mul_scale_324 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[728] tid=[526]\lConv2D_182_mul_scale_324\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=90.\lsched unit= ARITH_ACC_V2 0\lA=18319 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
Conv2D_212_mul_scale_378 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[852] tid=[527]\lConv2D_212_mul_scale_378\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=95.\lsched unit= ARITH_ACC_V2 3\lA=23663 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
Conv2D_182_off_bias_326 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[730] tid=[528]\lConv2D_182_off_bias_326\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=90.\lsched unit= ARITH_ACC_V2 1\lA=22814 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_2i95 [ label="Dma out\nepoch=95.\nsw=4-> mem=128
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="chocolate1", style="rounded,filled"  ]
Conv2D_212_off_bias_380:o0:s->dma_2i95:n [ label="edge id=[1681]\ltid=7843 7844\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.144413, )\loffset=(-4, )\lDequantize_214_out_0 FLOAT( 1 128 3 3 )\lConv2D_212_off_bias_out_381 live(95, 96, id=537)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
Conv2D_212_off_bias_380 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[854] tid=[529]\lConv2D_212_off_bias_380\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=95.\lsched unit= ARITH_ACC_V2 0\lA=28363 B=-64 C=0 B C combined= -4194304\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
dma_6i90 [ label="Dma out\nepoch=90.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Add_185:o0:s->dma_6i90:n [ label="edge id=[1453]\ltid=4900 4935\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.064435, )\loffset=(-47, )\lDequantize_187_out_0 FLOAT( 1 32 3 3 )\lAdd_185_out_0 live(90, 91, id=522)\lpool=8[5760, 6048]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_7i90 [ label="Dma in\nepoch=90.\nmem=32-> sw=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Add_185 [ label="{ { < i0>  0 M  | < i1>  1 S } | id=[737] tid=[530]\lAdd_185\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=90.\lsched unit= ARITH_ACC_V2 2\lA=20127 B=22826 C=-18688\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=2 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_5i96 [ label="Dma out\nepoch=96.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_215_conv_identity:o0:s->dma_5i96:n [ label="edge id=[1682]\ltid=7845 7846\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.144413, )\loffset=(-4, )\lDequantize_214_out_0 FLOAT( 1 128 3 3 )\lConv2D_212_off_bias_out_381_cp_in_80 live(96, 97, id=538)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_4i96 [ label="Dma in\nepoch=96.\nmem=128-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="cyan", style="rounded,filled"  ]
Conv2D_215_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1157] tid=[531]\lConv2D_215_conv_identity\lkind=Identity\lsched epoch=96.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="cyan", style="rounded,filled"  ] ;
dma_6i91 [ label="Dma in\nepoch=91.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
PReLU_188_17_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[744] tid=[532]\lPReLU_188_17_relu_x\lkind=Relu\llatency = 288 cycles\lsched epoch=91.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_4i90 [ label="Dma out\nepoch=90.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
PReLU_188_17_clip_x:o0:s->dma_4i90:n [ label="edge id=[1685]\ltid=4961 4962\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin: (S8)\lscale=(0.064435, )\loffset=(0, )\lout: (S8)\lscale=(0.064435, )\loffset=(-47, )\l\lPReLU_188_17_clip_x FLOAT( 1 32 3 3 )\lPReLU_188_17_clip_x live(90, 91, id=523)\lpool=8[6336, 6624]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
PReLU_188_17_clip_x [ label="{ { < i0>  0 S } | id=[747] tid=[533]\lPReLU_188_17_clip_x\lkind=Clip\llatency = 288 cycles\lsched epoch=90.\lsched unit= ARITH_ACC_V2 3\lA=-128 B=0 C=-47\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_3i97 [ label="Dma out\nepoch=97.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_215:o0:s->dma_3i97:n [ label="edge id=[902]\ltid=7156 5737\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_215_out_0 FLOAT( 1 128 3 3 )\lConv2D_215_out_0 live(97, 98, id=539) edge bs=2304\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_2i97 [ label="Dma in\nepoch=97.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
dma_1i97 [ label="Dma in\nepoch=97.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
dma_8i97 [ label="Dma in\nepoch=97.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_215 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[864] tid=[534]\lConv2D_215\lkind=Conv\lNUM_OPS = 294.91 KOPS( 0.28% of total )\llatency = 16.38 Kcycles\lOPS/cycle = 18\lsched epoch=97.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=3 o=3\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -4\lpad_constant_value f 0\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
dma_8i91 [ label="Dma in\nepoch=91.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
PReLU_188_17_mul_x [ label="{ { < i0>  0 M  | < i1>  1 P } | id=[749] tid=[535]\lPReLU_188_17_mul_x\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=91.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
Conv2D_215_mul_scale_387 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[866] tid=[536]\lConv2D_215_mul_scale_387\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=97.\lsched unit= ARITH_ACC_V2 1\lA=24424 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
PReLU_188_17_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1061] tid=[537]\lPReLU_188_17_mul_x_mul_sub2_\lkind=Add\llatency = 288 cycles\lsched epoch=91.\lsched unit= ARITH_ACC_V2 1\lA=17811 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=22\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_0i97 [ label="Dma out\nepoch=97.\nsw=16-> mem=128
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="darkolivegreen1", style="rounded,filled"  ]
Conv2D_215_off_bias_389:o0:s->dma_0i97:n [ label="edge id=[1465]\ltid=5765 5802\lbatch: 1(in) 16(out,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.0786691, )\loffset=(21, )\lDequantize_217_out_0 FLOAT( 1 128 3 3 )\lConv2D_215_off_bias_out_390 live(97, 98, id=541)\lpool=8[3456, 4608]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
Conv2D_215_off_bias_389 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[868] tid=[538]\lConv2D_215_off_bias_389\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=97.\lsched unit= ARITH_ACC_V2 2\lA=26033 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="darkolivegreen1", style="rounded,filled"  ] ;
PReLU_188_17_add_x [ label="{ { < i0>  0 S  | < i1>  1 S } | id=[750] tid=[539]\lPReLU_188_17_add_x\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=91.\lsched unit= ARITH_ACC_V2 2\lA=16384 B=16384 C=28416\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_9i98 [ label="Dma out\nepoch=98.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Add_218:o0:s->dma_9i98:n [ label="edge id=[1467]\ltid=5813 5848\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.192546, )\loffset=(-51, )\lDequantize_220_out_0 FLOAT( 1 128 3 3 )\lAdd_218_out_0 live(98, 99, id=542)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_4i98 [ label="Dma in\nepoch=98.\nmem=128-> sw=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
dma_1i98 [ label="Dma in\nepoch=98.\nmem=128-> sw=1
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
Add_218 [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[875] tid=[540]\lAdd_218\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=98.\lsched unit= ARITH_ACC_V2 0\lA=25276 B=26776 C=18577\lshifts: x=0 y=0 AX_RS=0 BY_RS=1 C_LS=4 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_0i91 [ label="Dma out\nepoch=91.\nsw=16-> mem=32
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_189_suboff_329:o0:s->dma_0i91:n [ label="edge id=[1689]\ltid=4997 7198\lbatch: 0(in,L) 16(out,L) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.0471963, )\loffset=(0, )\lConv2D_189_zero_off_out_330 FLOAT( 1 32 3 3 )\lConv2D_189_zero_off_out_330 live(91, 92, id=528)\lpool=8[2304, 2880]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lout bw=576 B\l" ]; 
Conv2D_189_suboff_329 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[752] tid=[541]\lConv2D_189_suboff_329\lkind=Sub\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=91.\lsched unit= ARITH_ACC_V2 3\lA=16384 B=27 C=49152 B C combined= 1818624\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_4i99 [ label="Dma in\nepoch=99.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_221_20_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[882] tid=[542]\lPReLU_221_20_relu_x\lkind=Relu\llatency = 1.15 Kcycles\lsched epoch=99.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
PReLU_221_20_clip_x [ label="{ { < i0>  0 S } | id=[885] tid=[543]\lPReLU_221_20_clip_x\lkind=Clip\llatency = 1.15 Kcycles\lsched epoch=98.\lsched unit= ARITH_ACC_V2 3\lA=-128 B=0 C=-51\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
SpaceToDepth_inserted_id1067 [ label="{ { < i0>  0 M } | id=[1067] tid=[544]\lSpaceToDepth_inserted_id1067\lkind=SpaceToDepth\llatency = 576 cycles\lsched epoch=92.\lsched unit= PROCESSOR 0\lextra DMAs (2 3 )\lblocksize_h i 3\lblocksize_w i 3\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
PReLU_221_20_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[887] tid=[545]\lPReLU_221_20_mul_x\lkind=Mul\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=98.\lsched unit= ARITH_ACC_V2 1\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
dma_4i93 [ label="Dma in\nepoch=93.\nmem=24-> sw=24
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
dma_1i93 [ label="Dma in\nepoch=93.\nmem=24-> sw=24
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_189 [ label="{ { < i0>  0 M  | < i1>  1 M  | < i2>  2 S } | id=[754] tid=[546]\lConv2D_189\lkind=Conv\lNUM_OPS = 576 OPS( 0.00055% of total )\llatency = 288 cycles\lOPS/cycle = 2\lsched epoch=93.\lsched unit= CONV_ACC_V2 1\lconv mode=K outer, F inner\lchoked ports=( feat weights  )\lshifts: f=0 a=5 o=5\lsimd mode:16x8\lunit max power % 22\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_6i98 [ label="Dma out\nepoch=98.\nsw=1-> mem=1
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="deepskyblue1", style="rounded,filled"  ]
PReLU_221_20_mul_x_mul_sub2_:o0:s->dma_6i98:n [ label="edge id=[1473]\ltid=7184 7185\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.151429, )\loffset=(-99, )\lPReLU_221_20_mul_x FLOAT( 1 128 3 3 )\lPReLU_221_20_mul_x_cp_in_51 live(98, 99, id=545)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
PReLU_221_20_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1064] tid=[547]\lPReLU_221_20_mul_x_mul_sub2_\lkind=Add\llatency = 1.15 Kcycles\lsched epoch=98.\lsched unit= ARITH_ACC_V2 2\lA=23539 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="deepskyblue1", style="rounded,filled"  ] ;
Conv2D_189_mul_scale_333 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[756] tid=[548]\lConv2D_189_mul_scale_333\lkind=Mul\lNUM_OPS = 1 OPS\llatency = 1 cycles\lOPS/cycle = 1\lsched epoch=93.\lsched unit= ARITH_ACC_V2 0\lA=31174 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=13\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_9i99 [ label="Dma out\nepoch=99.\nsw=1-> mem=128
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_221_20_add_x:o0:s->dma_9i99:n [ label="edge id=[1692]\ltid=7892 7893\lbatch: 16(in,L) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.151429, )\loffset=(-99, )\lPReLU_221_out_0 FLOAT( 1 128 3 3 )\lPReLU_221_out_0 live(99, 100, id=547)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_0i99 [ label="Dma in\nepoch=99.\nmem=1-> sw=1
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="gold", style="rounded,filled"  ]
PReLU_221_20_add_x [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[888] tid=[549]\lPReLU_221_20_add_x\lkind=Add\lNUM_OPS = 1.15 KOPS\llatency = 1.15 Kcycles\lOPS/cycle = 1\lsched epoch=99.\lsched unit= ARITH_ACC_V2 0\lA=16384 B=16384 C=25344\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="gold", style="rounded,filled"  ] ;
dma_3i93 [ label="Dma out\nepoch=93.\nsw=1-> mem=1
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="cadetblue1", style="rounded,filled"  ]
Conv2D_189_off_bias_335:o0:s->dma_3i93:n [ label="edge id=[1483]\ltid=5039 6397\lbatch: 1(out,L) \l1x1x1x1\lbits=8\lin=out: (S8)\lscale=(0.166032, )\loffset=(-112, )\lQuantize_190_out_0 INT8( 1 1 1 1 )\lTranspose_191_out_0 live(93, 110, id=532)\lpool=8[5184, 5185]=1 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1\l context[0](1,0)\lout bw=1 B\l" ]; 
Conv2D_189_off_bias_335 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[758] tid=[550]\lConv2D_189_off_bias_335\lkind=Add\lNUM_OPS = 1 OPS\llatency = 1 cycles\lOPS/cycle = 1\lsched epoch=93.\lsched unit= ARITH_ACC_V2 1\lA=24670 B=-1822 C=50348 B C combined= -119356244\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_5i100 [ label="Dma out\nepoch=100.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_222_conv_identity:o0:s->dma_5i100:n [ label="edge id=[1693]\ltid=7894 7895\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.151429, )\loffset=(-99, )\lPReLU_221_out_0 FLOAT( 1 128 3 3 )\lPReLU_221_out_0_cp_in_81 live(100, 101, id=548)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_2i100 [ label="Dma in\nepoch=100.\nmem=128-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="green", style="rounded,filled"  ]
Conv2D_222_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1164] tid=[551]\lConv2D_222_conv_identity\lkind=Identity\lsched epoch=100.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="green", style="rounded,filled"  ] ;
dma_8i101 [ label="Dma out\nepoch=101.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_222:o0:s->dma_8i101:n [ label="edge id=[932]\ltid=7205 5924\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_222_out_0 FLOAT( 1 32 3 3 )\lConv2D_222_out_0 live(101, 102, id=549) edge bs=576\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_7i101 [ label="Dma in\nepoch=101.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
dma_6i101 [ label="Dma in\nepoch=101.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
dma_4i101 [ label="Dma in\nepoch=101.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_222 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[892] tid=[552]\lConv2D_222\lkind=Conv\lNUM_OPS = 73.73 KOPS( 0.071% of total )\llatency = 4.10 Kcycles\lOPS/cycle = 18\lsched epoch=101.\lsched unit= CONV_ACC_V2 0\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=3 o=3\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -99\lpad_constant_value f 0\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
Conv2D_222_mul_scale_396 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[894] tid=[553]\lConv2D_222_mul_scale_396\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=101.\lsched unit= ARITH_ACC_V2 1\lA=30905 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_5i101 [ label="Dma out\nepoch=101.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
Conv2D_222_off_bias_398:o0:s->dma_5i101:n [ label="edge id=[1485]\ltid=5952 5987\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0472496, )\loffset=(-23, )\lDequantize_224_out_0 FLOAT( 1 32 3 3 )\lConv2D_222_off_bias_out_399 live(101, 102, id=551)\lpool=8[2016, 2304]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
Conv2D_222_off_bias_398 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[896] tid=[554]\lConv2D_222_off_bias_398\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=101.\lsched unit= ARITH_ACC_V2 2\lA=21672 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_6i102 [ label="Dma in\nepoch=102.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
PReLU_225_21_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[903] tid=[555]\lPReLU_225_21_relu_x\lkind=Relu\llatency = 288 cycles\lsched epoch=102.\lsched unit= ACTIV_ACC_V2 1\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
PReLU_225_21_clip_x [ label="{ { < i0>  0 S } | id=[906] tid=[556]\lPReLU_225_21_clip_x\lkind=Clip\llatency = 288 cycles\lsched epoch=101.\lsched unit= ARITH_ACC_V2 3\lA=-128 B=0 C=-23\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 S } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_9i101 [ label="Dma out\nepoch=101.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="hotpink", style="rounded,filled"  ]
PReLU_225_21_mul_x:o0:s->dma_9i101:n [ label="edge id=[1489]\ltid=7213 7214\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.000252874, )\loffset=(0, )\lPReLU_225_21_mul_x FLOAT( 1 32 3 3 )\lPReLU_225_21_mul_x live(101, 102, id=553)\lpool=8[1152, 1728]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lout bw=576 B\l" ]; 
PReLU_225_21_mul_x [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[908] tid=[557]\lPReLU_225_21_mul_x\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=101.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 M } }", shape=record, fillcolor="hotpink", style="rounded,filled"  ] ;
dma_2i102 [ label="Dma in\nepoch=102.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
PReLU_225_21_mul_x_mul_sub2_ [ label="{ { < i0>  0 M  | < i1>  1 P } | id=[1069] tid=[558]\lPReLU_225_21_mul_x_mul_sub2_\lkind=Add\llatency = 288 cycles\lsched epoch=102.\lsched unit= ARITH_ACC_V2 0\lA=29973 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=22\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_9i102 [ label="Dma out\nepoch=102.\nsw=16-> mem=32
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="khaki1", style="rounded,filled"  ]
PReLU_225_21_add_x:o0:s->dma_9i102:n [ label="edge id=[978]\ltid=7920 6216\lbatch: 16(in) 16(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.035386, )\loffset=(-74, )\lPReLU_225_out_0 FLOAT( 1 32 3 3 )\lPReLU_225_out_0 live(102, 106, id=556)\lpool=8[864, 1152]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
PReLU_225_21_add_x [ label="{ { < i0>  0 S  | < i1>  1 S } | id=[909] tid=[559]\lPReLU_225_21_add_x\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=102.\lsched unit= ARITH_ACC_V2 1\lA=16384 B=16384 C=18944\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="khaki1", style="rounded,filled"  ] ;
dma_7i103 [ label="Dma out\nepoch=103.\nsw=4-> mem=4
 axi port=1\nSTREAM_ENG_V2 7", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_226_conv_identity:o0:s->dma_7i103:n [ label="edge id=[1699]\ltid=7922 7923\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.035386, )\loffset=(-74, )\lPReLU_225_out_0 FLOAT( 1 32 3 3 )\lPReLU_225_out_0_cp_in_82 live(103, 104, id=557)\lpool=8[0, 288]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_3i103 [ label="Dma in\nepoch=103.\nmem=32-> sw=4
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="lightblue2", style="rounded,filled"  ]
Conv2D_226_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1168] tid=[560]\lConv2D_226_conv_identity\lkind=Identity\lsched epoch=103.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="lightblue2", style="rounded,filled"  ] ;
dma_8i104 [ label="Dma in\nepoch=104.\nmem=4-> sw=4
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
dma_4i104 [ label="Dma in\nepoch=104.\nmem=4-> sw=4
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Conv2D_226 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M } | id=[913] tid=[561]\lConv2D_226\lkind=Conv\lNUM_OPS = 20.74 KOPS( 0.02% of total )\llatency = 1.15 Kcycles\lOPS/cycle = 18\lsched epoch=104.\lsched unit= CONV_ACC_V2 1\lconv mode=F outer, K inner\lchoked ports=( weights  )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 82\ldilations is 1 1\lgroup i 8\lkernel_shape is 3 3\lpads is 1 1 1 1\lstrides is 1 1\lConv_fsub f -74\lpad_constant_value f 0\l | { < o0>  0 S } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
Conv2D_226_mul_scale_405 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[915] tid=[562]\lConv2D_226_mul_scale_405\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=104.\lsched unit= ARITH_ACC_V2 2\lA=16745 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_6i104 [ label="Dma out\nepoch=104.\nsw=4-> mem=32
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="yellow", style="rounded,filled"  ]
Conv2D_226_off_bias_407:o0:s->dma_6i104:n [ label="edge id=[1700]\ltid=7926 7927\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0377941, )\loffset=(-5, )\lDequantize_228_out_0 FLOAT( 1 32 3 3 )\lConv2D_226_off_bias_out_408 live(104, 105, id=560)\lpool=8[288, 576]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
Conv2D_226_off_bias_407 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[917] tid=[563]\lConv2D_226_off_bias_407\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=104.\lsched unit= ARITH_ACC_V2 3\lA=27094 B=-80 C=0 B C combined= -5242880\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="yellow", style="rounded,filled"  ] ;
dma_5i105 [ label="Dma out\nepoch=105.\nsw=16-> mem=16
 axi port=1\nSTREAM_ENG_V2 5", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_229_conv_identity:o0:s->dma_5i105:n [ label="edge id=[1701]\ltid=7928 7929\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0377941, )\loffset=(-5, )\lDequantize_228_out_0 FLOAT( 1 32 3 3 )\lConv2D_226_off_bias_out_408_cp_in_83 live(105, 106, id=561)\lpool=8[0, 288]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_4i105 [ label="Dma in\nepoch=105.\nmem=32-> sw=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="aliceblue", style="rounded,filled"  ]
Conv2D_229_conv_identity [ label="{ { < i0>  0 M (no clone) } | id=[1169] tid=[564]\lConv2D_229_conv_identity\lkind=Identity\lsched epoch=105.\lsched unit= NULL_UNIT 0\l | { < o0>  0 M } }", shape=record, fillcolor="aliceblue", style="rounded,filled"  ] ;
dma_0i106 [ label="Dma out\nepoch=106.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 0", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_229:o0:s->dma_0i106:n [ label="edge id=[968]\ltid=7227 6155\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_229_out_0 FLOAT( 1 32 3 3 )\lConv2D_229_out_0 live(106, 107, id=562) edge bs=576\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_9i106 [ label="Dma in\nepoch=106.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
dma_1i106 [ label="Dma in\nepoch=106.\nmem=16-> sw=16
 axi port=0\nSTREAM_ENG_V2 1", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
dma_8i106 [ label="Dma in\nepoch=106.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 8", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Conv2D_229 [ label="{ { < i0>  0 M (no clone)  | < i1>  1 M  | < i2>  2 M (no clone) } | id=[927] tid=[565]\lConv2D_229\lkind=Conv\lNUM_OPS = 18.43 KOPS( 0.018% of total )\llatency = 1.02 Kcycles\lOPS/cycle = 18\lsched epoch=106.\lsched unit= CONV_ACC_V2 2\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=2 o=2\lsimd mode:16x8\lunit max power % 50\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\lConv_fsub f -5\lpad_constant_value f 0\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
Conv2D_229_mul_scale_414 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[929] tid=[566]\lConv2D_229_mul_scale_414\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=106.\lsched unit= ARITH_ACC_V2 0\lA=27480 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=15\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
Conv2D_229_off_bias_416 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[931] tid=[567]\lConv2D_229_off_bias_416\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=106.\lsched unit= ARITH_ACC_V2 1\lA=30833 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=20\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_3i106 [ label="Dma out\nepoch=106.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Add_232:o0:s->dma_3i106:n [ label="edge id=[1502]\ltid=6231 6266\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0566065, )\loffset=(-53, )\lDequantize_234_out_0 FLOAT( 1 32 3 3 )\lAdd_232_out_0 live(106, 107, id=565)\lpool=8[1152, 1440]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_2i106 [ label="Dma in\nepoch=106.\nmem=32-> sw=16
 axi port=0\nSTREAM_ENG_V2 2", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
Add_232 [ label="{ { < i0>  0 M  | < i1>  1 S } | id=[938] tid=[568]\lAdd_232\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=106.\lsched unit= ARITH_ACC_V2 2\lA=20484 B=19225 C=21680\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=2 o=15\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_9i107 [ label="Dma in\nepoch=107.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
PReLU_235_22_relu_x [ label="{ { < i0>  0 M  | < i1>  1 P  | < i2>  2 P } | id=[945] tid=[569]\lPReLU_235_22_relu_x\lkind=Relu\llatency = 288 cycles\lsched epoch=107.\lsched unit= ACTIV_ACC_V2 0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_4i106 [ label="Dma out\nepoch=106.\nsw=16-> mem=16
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="aquamarine", style="rounded,filled"  ]
PReLU_235_22_clip_x:o0:s->dma_4i106:n [ label="edge id=[1704]\ltid=6292 6293\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin: (S8)\lscale=(0.0566065, )\loffset=(0, )\lout: (S8)\lscale=(0.0566065, )\loffset=(-53, )\l\lPReLU_235_22_clip_x FLOAT( 1 32 3 3 )\lPReLU_235_22_clip_x live(106, 107, id=566)\lpool=8[1440, 1728]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
PReLU_235_22_clip_x [ label="{ { < i0>  0 S } | id=[948] tid=[570]\lPReLU_235_22_clip_x\lkind=Clip\llatency = 288 cycles\lsched epoch=106.\lsched unit= ARITH_ACC_V2 3\lA=-128 B=0 C=-53\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 35\lmin f -3.40282e+38\lmax f 0\l | { < o0>  0 M } }", shape=record, fillcolor="aquamarine", style="rounded,filled"  ] ;
dma_6i107 [ label="Dma in\nepoch=107.\nmem=16-> sw=16
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
PReLU_235_22_mul_x [ label="{ { < i0>  0 M  | < i1>  1 P } | id=[950] tid=[571]\lPReLU_235_22_mul_x\lkind=Mul\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=107.\lsched unit= ARITH_ACC_V2 0\lA=1 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=0\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
PReLU_235_22_mul_x_mul_sub2_ [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[1072] tid=[572]\lPReLU_235_22_mul_x_mul_sub2_\lkind=Add\llatency = 288 cycles\lsched epoch=107.\lsched unit= ARITH_ACC_V2 1\lA=16585 B=0 C=0 B C combined= 0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=21\lunit max power % 100\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
PReLU_235_22_add_x [ label="{ { < i0>  0 S  | < i1>  1 S } | id=[951] tid=[573]\lPReLU_235_22_add_x\lkind=Add\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=107.\lsched unit= ARITH_ACC_V2 2\lA=16384 B=16384 C=18688\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=6 o=14\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
dma_4i107 [ label="Dma out\nepoch=107.\nsw=16-> mem=32
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="burlywood1", style="rounded,filled"  ]
Conv2D_236_suboff_419:o0:s->dma_4i107:n [ label="edge id=[1706]\ltid=6328 7253\lbatch: 0(in,L) 16(out,L) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.0510776, )\loffset=(0, )\lConv2D_236_zero_off_out_420 FLOAT( 1 32 3 3 )\lConv2D_236_zero_off_out_420 live(107, 108, id=570)\lpool=8[0, 576]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lout bw=576 B\l" ]; 
Conv2D_236_suboff_419 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[953] tid=[574]\lConv2D_236_suboff_419\lkind=Sub\lNUM_OPS = 288 OPS\llatency = 288 cycles\lOPS/cycle = 1\lsched epoch=107.\lsched unit= ARITH_ACC_V2 3\lA=16384 B=18 C=16384 B C combined= 1196032\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=14\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="burlywood1", style="rounded,filled"  ] ;
SpaceToDepth_inserted_id1075 [ label="{ { < i0>  0 M } | id=[1075] tid=[575]\lSpaceToDepth_inserted_id1075\lkind=SpaceToDepth\llatency = 576 cycles\lsched epoch=108.\lsched unit= PROCESSOR 0\lextra DMAs (0 1 )\lblocksize_h i 3\lblocksize_w i 3\l | { < o0>  0 M } }", shape=record, fillcolor="cadetblue1", style="rounded,filled"  ] ;
dma_9i109 [ label="Dma in\nepoch=109.\nmem=24-> sw=24
 axi port=1\nSTREAM_ENG_V2 9", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
dma_6i109 [ label="Dma in\nepoch=109.\nmem=24-> sw=24
 axi port=1\nSTREAM_ENG_V2 6", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_236 [ label="{ { < i0>  0 M  | < i1>  1 M  | < i2>  2 S } | id=[955] tid=[576]\lConv2D_236\lkind=Conv\lNUM_OPS = 808.70 KOPS( 0.78% of total )\llatency = 404.35 Kcycles\lOPS/cycle = 2\lsched epoch=109.\lsched unit= CONV_ACC_V2 3\lconv mode=K outer, F inner\lchoked ports=( weights  )\lshifts: f=0 a=6 o=6\lsimd mode:16x8\lunit max power % 42\ldilations is 1 1\lgroup i 1\lkernel_shape is 1 1\lpads is 0 0 0 0\lstrides is 1 1\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
Conv2D_236_mul_scale_423 [ label="{ { < i0>  0 S  | < i1>  1 P } | id=[957] tid=[577]\lConv2D_236_mul_scale_423\lkind=Mul\lNUM_OPS = 1.40 KOPS\llatency = 1.40 Kcycles\lOPS/cycle = 1\lsched epoch=109.\lsched unit= ARITH_ACC_V2 0\lA=20032 B=0 C=0\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=0 o=13\lunit max power % 35\l | { < o0>  0 S } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
dma_3i109 [ label="Dma out\nepoch=109.\nsw=18-> mem=18
 axi port=0\nSTREAM_ENG_V2 3", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_236_off_bias_425:o0:s->dma_3i109:n [ label="edge id=[1516]\ltid=6370 6385\lbatch: 18(in) 18(out,L) 0(mem,L) \l1x1404x1x1\lbits=8\lin=out: (S8)\lscale=(0.839546, )\loffset=(-67, )\lQuantize_237_out_0 INT8( 1 1404 1 1 )\lConv2D_236_off_bias_out_426 live(109, 110, id=574)\lpool=8[0, 1404]=1.37 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1404\l context[0](1,0)\lout bw=1.37 KB\l" ]; 
dma_4i109 [ label="Dma in\nepoch=109.\nmem=18-> sw=18
 axi port=0\nSTREAM_ENG_V2 4", shape=ellipse, width=0.1, fillcolor="chartreuse", style="rounded,filled"  ]
Conv2D_236_off_bias_425 [ label="{ { < i0>  0 S  | < i1>  1 M } | id=[959] tid=[578]\lConv2D_236_off_bias_425\lkind=Add\lNUM_OPS = 1.40 KOPS\llatency = 1.40 Kcycles\lOPS/cycle = 1\lsched epoch=109.\lsched unit= ARITH_ACC_V2 1\lA=19515 B=19515 C=-17152\lshifts: x=0 y=0 AX_RS=0 BY_RS=0 C_LS=12 o=20\lunit max power % 35\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
Transpose_238 [ label="{ { < i0>  0 M } | id=[963] tid=[579]\lTranspose_238\lkind=Reshape\lsched epoch=109.\lhw unit=NULL_UNIT\l | { < o0>  0 M } }", shape=record, fillcolor="chartreuse", style="rounded,filled"  ] ;
__NN__RETURN__ [ label="{ { < i0>  0 M  | < i1>  1 M } | id=[964] tid=[580]\l__NN__RETURN__\lkind=Return\lsched epoch=110.\lsched unit= PROCESSOR 0\l}", shape=record, fillcolor="chocolate1", style="rounded,filled"  ] ;
Conv2D_7_weights:o0:s->dma_6i3:n [ penwidth=2, style=dashed  ]; 
dma_6i3:s->Conv2D_7:i1:n [ label="cloned=0\ledge id=[19]\ltid=133 134\lbatch: 3(in,L) 3(out,L) 3(mem,L) \l16(nkern) \l16x3x3x3\lbits=8\lin=out: (S8)\lscale=(0.00968873, )\loffset=(0, )\lConv2D_7_weights FLOAT( 16 3 3 3 )\lConv2D_7_weights live(0, inf, id=8)\lpool=5[641728, 642160]=432 B\loctoFlash edge bs=432\l context[0](1,0)\lin bw=432 B\lis cache path\l"   ]; 
Conv2D_7:o0:s->Conv2D_7_mul_scale_27:i0:n [ label="edge id=[20]\ltid=142 143\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_7_out_0 FLOAT( 1 16 96 96 )\lConv2D_7_out_0 live(3, 3, id=236) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_7_mul_scale_26:o0:s->Conv2D_7_mul_scale_27:i1:n [ label="edge id=[21]\ltid=146 147\l1\lin=out Q[-13S.28]\lin=out: (S16) M=-13 N=28 sign=true\lConv2D_7_mul_scale_26 FLOAT( 1 )\lConv2D_7_mul_scale_26 live(0, inf, id=9)\lpool=7[22112, 22114]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_7_mul_scale_27:o0:s->Conv2D_7_off_bias_29:i0:n [ label="edge id=[22]\ltid=155 156\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_7_mul_scale_out_28 FLOAT( 1 16 96 96 )\lConv2D_7_mul_scale_out_28 live(3, 3, id=237) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_7_off_bias_31:o0:s->Conv2D_7_off_bias_29:i1:n [ label="edge id=[23]\ltid=159 160\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l16x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_7_off_bias_31 FLOAT( 16 1 1 )\lConv2D_7_off_bias_31 live(0, inf, id=10)\lpool=7[20112, 20176]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_10_alpha:o0:s->PReLU_10_0_mul_x:i1:n [ label="edge id=[35]\ltid=6419 237\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x16x1x1\lbits=8\lin=out: (S8)\lscale=(0.00978869, )\loffset=(0, )\lPReLU_10_alpha FLOAT( 1 16 1 1 )\lPReLU_10_alpha live(0, inf, id=7)\lpool=7[22064, 22080]=16 B\lec params pool edge bs=16\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_10_0_relu_x:o0:s->PReLU_10_0_add_x:i0:n [ label="edge id=[36]\ltid=242 243\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.0804603, )\loffset=(-2, )\lPReLU_10_0_relu_x FLOAT( 1 16 96 96 )\lPReLU_10_0_relu_x live(4, 4, id=242) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_11_weights_inflated_429:o0:s->dma_0i4:n [ penwidth=2, style=dashed  ]; 
dma_0i4:s->Conv2D_11:i1:n [ label="cloned=0\ledge id=[41]\ltid=272 273\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l16x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.0108883, )\loffset=(0, )\lConv2D_11_weights_inflated_429 FLOAT( 16 4 3 3 )\lConv2D_11_weights_inflated_429 live(0, inf, id=35)\lpool=5[639488, 640064]=576 B\loctoFlash edge bs=576\l context[0](1,0)\lin bw=576 B\lis cache path\l"   ]; 
Conv2D_11:o0:s->Conv2D_11_mul_scale_36:i0:n [ label="edge id=[42]\ltid=281 282\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lin=out Q[16S.-1]\lin=out: (S16) M=16 N=-1 sign=true\lConv2D_11_out_0 FLOAT( 1 16 96 96 )\lConv2D_11_out_0 live(4, 4, id=244) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_11_mul_scale_35:o0:s->Conv2D_11_mul_scale_36:i1:n [ label="edge id=[43]\ltid=285 286\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_11_mul_scale_35 FLOAT( 1 )\lConv2D_11_mul_scale_35 live(0, inf, id=11)\lpool=7[22128, 22130]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_11_mul_scale_36:o0:s->Conv2D_11_off_bias_38:i0:n [ label="edge id=[44]\ltid=294 295\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_11_mul_scale_out_37 FLOAT( 1 16 96 96 )\lConv2D_11_mul_scale_out_37 live(4, 4, id=245) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_11_off_bias_40:o0:s->Conv2D_11_off_bias_38:i1:n [ label="edge id=[45]\ltid=298 299\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l16x1x1\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_11_off_bias_40 FLOAT( 16 1 1 )\lConv2D_11_off_bias_40 live(0, inf, id=12)\lpool=7[21008, 21040]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_14_weights:o0:s->dma_5i5:n [ penwidth=2, style=dashed  ]; 
dma_5i5:s->Conv2D_14:i1:n [ label="cloned=0\ledge id=[55]\ltid=364 365\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l16x16x1x1\lbits=8\lin=out: (S8)\lscale=(0.00687054, )\loffset=(0, )\lConv2D_14_weights FLOAT( 16 16 1 1 )\lConv2D_14_weights live(0, inf, id=92)\lpool=5[642448, 642704]=256 B\loctoFlash edge bs=256\l context[0](1,0)\lin bw=256 B\lis cache path\l"   ]; 
Conv2D_14:o0:s->Conv2D_14_mul_scale_45:i0:n [ label="edge id=[56]\ltid=373 374\lbatch: 16(in) 16(out,L) \l1x16x96x96\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_14_out_0 FLOAT( 1 16 96 96 )\lConv2D_14_out_0 live(5, 5, id=247) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_14_mul_scale_44:o0:s->Conv2D_14_mul_scale_45:i1:n [ label="edge id=[57]\ltid=377 378\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_14_mul_scale_44 FLOAT( 1 )\lConv2D_14_mul_scale_44 live(0, inf, id=93)\lpool=7[22144, 22146]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_14_mul_scale_45:o0:s->Conv2D_14_off_bias_47:i0:n [ label="edge id=[58]\ltid=386 387\lbatch: 16(in) 16(out,L) \l1x16x96x96\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_14_mul_scale_out_46 FLOAT( 1 16 96 96 )\lConv2D_14_mul_scale_out_46 live(5, 5, id=248) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_14_off_bias_49:o0:s->Conv2D_14_off_bias_47:i1:n [ label="edge id=[59]\ltid=390 391\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_14_off_bias_49 FLOAT( 16 1 1 )\lConv2D_14_off_bias_49 live(0, inf, id=91)\lpool=7[20176, 20240]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
dma_5i4:s->dma_3i6:n [ penwidth=2, style=dashed  ]; 
dma_3i6:s->Add_17:i0:n [ label="cloned=0\ledge id=[66]\ltid=6427 435\lbatch: 4(in) 4(out,L) 4(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.0804603, )\loffset=(-2, )\lPReLU_10_out_0 FLOAT( 1 16 96 96 )\lPReLU_10_out_0 live(4, 6, id=243)\lpool=8[589824, 737280]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
PReLU_20_alpha:o0:s->PReLU_20_1_mul_x:i1:n [ label="edge id=[79]\ltid=6439 516\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x16x1x1\lbits=8\lin=out: (S8)\lscale=(0.00574019, )\loffset=(0, )\lPReLU_20_alpha FLOAT( 1 16 1 1 )\lPReLU_20_alpha live(0, inf, id=41)\lpool=7[22080, 22096]=16 B\lec params pool edge bs=16\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_20_1_relu_x:o0:s->PReLU_20_1_add_x:i0:n [ label="edge id=[80]\ltid=521 522\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.120411, )\loffset=(-89, )\lPReLU_20_1_relu_x FLOAT( 1 16 96 96 )\lPReLU_20_1_relu_x live(7, 7, id=254) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_21_weights_inflated_431:o0:s->dma_1i7:n [ penwidth=2, style=dashed  ]; 
dma_1i7:s->Conv2D_21:i1:n [ label="cloned=0\ledge id=[85]\ltid=551 552\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l16x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00958877, )\loffset=(0, )\lConv2D_21_weights_inflated_431 FLOAT( 16 4 3 3 )\lConv2D_21_weights_inflated_431 live(0, inf, id=34)\lpool=5[640064, 640640]=576 B\loctoFlash edge bs=576\l context[0](1,0)\lin bw=576 B\lis cache path\l"   ]; 
Conv2D_21:o0:s->Conv2D_21_mul_scale_54:i0:n [ label="edge id=[86]\ltid=560 561\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_21_out_0 FLOAT( 1 16 96 96 )\lConv2D_21_out_0 live(7, 7, id=256) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_21_mul_scale_53:o0:s->Conv2D_21_mul_scale_54:i1:n [ label="edge id=[87]\ltid=564 565\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_21_mul_scale_53 FLOAT( 1 )\lConv2D_21_mul_scale_53 live(0, inf, id=73)\lpool=7[22160, 22162]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_21_mul_scale_54:o0:s->Conv2D_21_off_bias_56:i0:n [ label="edge id=[88]\ltid=573 574\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lin=out Q[8S.7]\lin=out: (S16) M=8 N=7 sign=true\lConv2D_21_mul_scale_out_55 FLOAT( 1 16 96 96 )\lConv2D_21_mul_scale_out_55 live(7, 7, id=257) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_21_off_bias_58:o0:s->Conv2D_21_off_bias_56:i1:n [ label="edge id=[89]\ltid=577 578\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l16x1x1\lin=out Q[8S.7]\lin=out: (S16) M=8 N=7 sign=true\lConv2D_21_off_bias_58 FLOAT( 16 1 1 )\lConv2D_21_off_bias_58 live(0, inf, id=74)\lpool=7[21040, 21072]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_24_weights:o0:s->dma_8i8:n [ penwidth=2, style=dashed  ]; 
dma_8i8:s->Conv2D_24:i1:n [ label="cloned=0\ledge id=[99]\ltid=643 644\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l16x16x1x1\lbits=8\lin=out: (S8)\lscale=(0.00707047, )\loffset=(0, )\lConv2D_24_weights FLOAT( 16 16 1 1 )\lConv2D_24_weights live(0, inf, id=69)\lpool=5[642704, 642960]=256 B\loctoFlash edge bs=256\l context[0](1,0)\lin bw=256 B\lis cache path\l"   ]; 
Conv2D_24:o0:s->Conv2D_24_mul_scale_63:i0:n [ label="edge id=[100]\ltid=652 653\lbatch: 16(in) 16(out,L) \l1x16x96x96\lin=out Q[16S.-1]\lin=out: (S16) M=16 N=-1 sign=true\lConv2D_24_out_0 FLOAT( 1 16 96 96 )\lConv2D_24_out_0 live(8, 8, id=259) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_24_mul_scale_62:o0:s->Conv2D_24_mul_scale_63:i1:n [ label="edge id=[101]\ltid=656 657\l1\lin=out Q[-8S.23]\lin=out: (S16) M=-8 N=23 sign=true\lConv2D_24_mul_scale_62 FLOAT( 1 )\lConv2D_24_mul_scale_62 live(0, inf, id=71)\lpool=7[22176, 22178]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_24_mul_scale_63:o0:s->Conv2D_24_off_bias_65:i0:n [ label="edge id=[102]\ltid=665 666\lbatch: 16(in) 16(out,L) \l1x16x96x96\lin=out Q[8S.7]\lin=out: (S16) M=8 N=7 sign=true\lConv2D_24_mul_scale_out_64 FLOAT( 1 16 96 96 )\lConv2D_24_mul_scale_out_64 live(8, 8, id=260) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_24_off_bias_67:o0:s->Conv2D_24_off_bias_65:i1:n [ label="edge id=[103]\ltid=669 670\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_24_off_bias_67 FLOAT( 16 1 1 )\lConv2D_24_off_bias_67 live(0, inf, id=72)\lpool=7[20240, 20304]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i7:s->dma_0i9:n [ penwidth=2, style=dashed  ]; 
dma_0i9:s->Add_27:i0:n [ label="cloned=0\ledge id=[110]\ltid=6447 714\lbatch: 4(in) 4(out,L) 4(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.120411, )\loffset=(-89, )\lPReLU_20_out_0 FLOAT( 1 16 96 96 )\lPReLU_20_out_0 live(7, 9, id=255)\lpool=8[442368, 589824]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
PReLU_30_alpha:o0:s->PReLU_30_2_mul_x:i1:n [ label="edge id=[123]\ltid=6459 795\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x16x1x1\lbits=8\lin=out: (S8)\lscale=(0.00665908, )\loffset=(0, )\lPReLU_30_alpha FLOAT( 1 16 1 1 )\lPReLU_30_alpha live(0, inf, id=16)\lpool=7[22096, 22112]=16 B\lec params pool edge bs=16\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_30_2_relu_x:o0:s->PReLU_30_2_add_x:i0:n [ label="edge id=[124]\ltid=800 801\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.124362, )\loffset=(-48, )\lPReLU_30_2_relu_x FLOAT( 1 16 96 96 )\lPReLU_30_2_relu_x live(10, 10, id=266) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
dma_9i10:s->dma_6i11:n [ penwidth=2, style=dashed  ]; 
dma_6i11:s->MaxPool_31:i0:n [ label="cloned=0\ledge id=[126]\ltid=6467 811\lbatch: 4(in) 4(out,L) 4(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.124362, )\loffset=(-48, )\lPReLU_30_out_0 FLOAT( 1 16 96 96 )\lPReLU_30_out_0 live(10, 11, id=267)\lpool=8[294912, 442368]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
dma_3i11->Transpose_32:i0:n [ label="edge id=[127]\ltid=816 817\lbatch: 0(in,L) 4(out,L) 0(mem,L) \l1x16x48x48\lbits=8\lin=out: (S8)\lscale=(0.124362, )\loffset=(-48, )\lMaxPool_31_out_0 FLOAT( 1 16 48 48 )\lMaxPool_31_out_0 live(11, 12, id=274)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
Conv2D_35_weights_inflated_433:o0:s->dma_3i10:n [ penwidth=2, style=dashed  ]; 
dma_3i10:s->Conv2D_35:i1:n [ label="cloned=0\ledge id=[135]\ltid=866 867\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l16x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.0092735, )\loffset=(0, )\lConv2D_35_weights_inflated_433 FLOAT( 16 4 3 3 )\lConv2D_35_weights_inflated_433 live(0, inf, id=20)\lpool=5[640640, 641216]=576 B\loctoFlash edge bs=576\l context[0](1,0)\lin bw=576 B\lis cache path\l"   ]; 
Conv2D_35:o0:s->Conv2D_35_mul_scale_72:i0:n [ label="edge id=[136]\ltid=875 876\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x48x48\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_35_out_0 FLOAT( 1 16 48 48 )\lConv2D_35_out_0 live(10, 10, id=268) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_35_mul_scale_71:o0:s->Conv2D_35_mul_scale_72:i1:n [ label="edge id=[137]\ltid=879 880\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_35_mul_scale_71 FLOAT( 1 )\lConv2D_35_mul_scale_71 live(0, inf, id=21)\lpool=7[22192, 22194]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_35_mul_scale_72:o0:s->Conv2D_35_off_bias_74:i0:n [ label="edge id=[138]\ltid=888 889\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x48x48\lin=out Q[8S.7]\lin=out: (S16) M=8 N=7 sign=true\lConv2D_35_mul_scale_out_73 FLOAT( 1 16 48 48 )\lConv2D_35_mul_scale_out_73 live(10, 10, id=269) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_35_off_bias_76:o0:s->Conv2D_35_off_bias_74:i1:n [ label="edge id=[139]\ltid=892 893\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l16x1x1\lin=out Q[8S.7]\lin=out: (S16) M=8 N=7 sign=true\lConv2D_35_off_bias_76 FLOAT( 16 1 1 )\lConv2D_35_off_bias_76 live(0, inf, id=22)\lpool=7[21072, 21104]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_38_weights:o0:s->dma_8i11:n [ penwidth=2, style=dashed  ]; 
dma_8i11:s->Conv2D_38:i1:n [ label="cloned=0\ledge id=[149]\ltid=958 959\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l32(nkern) \l32x16x1x1\lbits=8\lin=out: (S8)\lscale=(0.00466751, )\loffset=(0, )\lConv2D_38_weights FLOAT( 32 16 1 1 )\lConv2D_38_weights live(0, inf, id=36)\lpool=5[641216, 641728]=512 B\loctoFlash edge bs=512\l context[0](1,0)\lin bw=512 B\lis cache path\l"   ]; 
Conv2D_38:o0:s->Conv2D_38_mul_scale_81:i0:n [ label="edge id=[150]\ltid=967 968\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x48x48\lin=out Q[16S.-1]\lin=out: (S16) M=16 N=-1 sign=true\lConv2D_38_out_0 FLOAT( 1 32 48 48 )\lConv2D_38_out_0 live(11, 11, id=271) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_38_mul_scale_80:o0:s->Conv2D_38_mul_scale_81:i1:n [ label="edge id=[151]\ltid=971 972\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_38_mul_scale_80 FLOAT( 1 )\lConv2D_38_mul_scale_80 live(0, inf, id=37)\lpool=7[22208, 22210]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_38_mul_scale_81:o0:s->Conv2D_38_off_bias_83:i0:n [ label="edge id=[152]\ltid=980 981\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x48x48\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_38_mul_scale_out_82 FLOAT( 1 32 48 48 )\lConv2D_38_mul_scale_out_82 live(11, 11, id=272) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_38_off_bias_85:o0:s->Conv2D_38_off_bias_83:i1:n [ label="edge id=[153]\ltid=984 985\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l32x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_38_off_bias_85 FLOAT( 32 1 1 )\lConv2D_38_off_bias_85 live(0, inf, id=38)\lpool=7[14720, 14848]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
Transpose_34:o0:s->dma_6i16:n [ penwidth=2, style=dashed  ]; 
dma_6i16:s->Add_41:i0:n [ label="cloned=0\ledge id=[160]\ltid=1030 1031\lbatch: 1(in) 1(out,L) 1(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.124362, )\loffset=(-48, )\lTranspose_34_out_0 FLOAT( 1 32 48 48 )\lTranspose_34_out_0 live(15, 16, id=278)\lpool=8[147456, 221184]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
PReLU_44_alpha:o0:s->PReLU_44_3_mul_x:i1:n [ label="edge id=[173]\ltid=6496 1112\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00855069, )\loffset=(0, )\lPReLU_44_alpha FLOAT( 1 32 1 1 )\lPReLU_44_alpha live(0, inf, id=2)\lpool=7[21904, 21936]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_44_3_relu_x:o0:s->PReLU_44_3_add_x:i0:n [ label="edge id=[174]\ltid=1117 1118\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.127498, )\loffset=(-44, )\lPReLU_44_3_relu_x FLOAT( 1 32 48 48 )\lPReLU_44_3_relu_x live(17, 17, id=283) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_45_weights_inflated_435:o0:s->dma_6i19:n [ penwidth=2, style=dashed  ]; 
dma_6i19:s->Conv2D_45:i1:n [ label="cloned=0\ledge id=[179]\ltid=1147 1148\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l32x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00938884, )\loffset=(0, )\lConv2D_45_weights_inflated_435 FLOAT( 32 4 3 3 )\lConv2D_45_weights_inflated_435 live(0, inf, id=4)\lpool=5[629632, 630784]=1.12 KB\loctoFlash edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lis cache path\l"   ]; 
Conv2D_45:o0:s->Conv2D_45_mul_scale_90:i0:n [ label="edge id=[180]\ltid=1156 1157\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x48x48\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_45_out_0 FLOAT( 1 32 48 48 )\lConv2D_45_out_0 live(19, 19, id=286) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_45_mul_scale_89:o0:s->Conv2D_45_mul_scale_90:i1:n [ label="edge id=[181]\ltid=1160 1161\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_45_mul_scale_89 FLOAT( 1 )\lConv2D_45_mul_scale_89 live(0, inf, id=5)\lpool=7[22224, 22226]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_45_mul_scale_90:o0:s->Conv2D_45_off_bias_92:i0:n [ label="edge id=[182]\ltid=1169 1170\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x48x48\lin=out Q[8S.7]\lin=out: (S16) M=8 N=7 sign=true\lConv2D_45_mul_scale_out_91 FLOAT( 1 32 48 48 )\lConv2D_45_mul_scale_out_91 live(19, 19, id=287) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_45_off_bias_94:o0:s->Conv2D_45_off_bias_92:i1:n [ label="edge id=[183]\ltid=1173 1174\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l32x1x1\lin=out Q[8S.7]\lin=out: (S16) M=8 N=7 sign=true\lConv2D_45_off_bias_94 FLOAT( 32 1 1 )\lConv2D_45_off_bias_94 live(0, inf, id=79)\lpool=7[20432, 20496]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_48_weights_1240:o0:s->dma_6i20:n [ penwidth=2, style=dashed  ]; 
dma_6i20:s->Conv2D_48:i1:n [ label="cloned=0\ledge id=[193]\ltid=6512 1240\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l32x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00637841, )\loffset=(0, )\lConv2D_48_weights FLOAT( 32 32 1 1 )\lConv2D_48_weights live(0, inf, id=80)\lpool=5[635392, 636416]=1.00 KB\loctoFlash edge bs=1024\l context[0](1,0)\lin bw=1.00 KB\lis cache path\l"   ]; 
Conv2D_48_mul_scale_98:o0:s->Conv2D_48_mul_scale_99:i1:n [ label="edge id=[195]\ltid=1252 1253\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_48_mul_scale_98 FLOAT( 1 )\lConv2D_48_mul_scale_98 live(0, inf, id=81)\lpool=7[22240, 22242]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_48_mul_scale_99:o0:s->Conv2D_48_off_bias_101:i0:n [ label="edge id=[196]\ltid=1261 1262\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x48x48\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_48_mul_scale_out_100 FLOAT( 1 32 48 48 )\lConv2D_48_mul_scale_out_100 live(20, 20, id=291) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_48_off_bias_103:o0:s->Conv2D_48_off_bias_101:i1:n [ label="edge id=[197]\ltid=1265 1266\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l32x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_48_off_bias_103 FLOAT( 32 1 1 )\lConv2D_48_off_bias_103 live(0, inf, id=82)\lpool=7[14080, 14208]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i17:s->dma_6i21:n [ penwidth=2, style=dashed  ]; 
dma_6i21:s->Add_51:i0:n [ label="cloned=0\ledge id=[204]\ltid=7354 1310\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.127498, )\loffset=(-44, )\lPReLU_44_out_0 FLOAT( 1 32 48 48 )\lPReLU_44_out_0 live(17, 21, id=284)\lpool=8[0, 73728]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
PReLU_54_alpha:o0:s->PReLU_54_4_mul_x:i1:n [ label="edge id=[217]\ltid=6528 1391\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00425612, )\loffset=(0, )\lPReLU_54_alpha FLOAT( 1 32 1 1 )\lPReLU_54_alpha live(0, inf, id=77)\lpool=7[21936, 21968]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_54_4_relu_x:o0:s->PReLU_54_4_add_x:i0:n [ label="edge id=[218]\ltid=1396 1397\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0917042, )\loffset=(-78, )\lPReLU_54_4_relu_x FLOAT( 1 32 48 48 )\lPReLU_54_4_relu_x live(22, 22, id=297) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_55_weights_inflated_437:o0:s->dma_4i24:n [ penwidth=2, style=dashed  ]; 
dma_4i24:s->Conv2D_55:i1:n [ label="cloned=0\ledge id=[223]\ltid=1426 1427\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l32x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00983483, )\loffset=(0, )\lConv2D_55_weights_inflated_437 FLOAT( 32 4 3 3 )\lConv2D_55_weights_inflated_437 live(0, inf, id=84)\lpool=5[630784, 631936]=1.12 KB\loctoFlash edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lis cache path\l"   ]; 
Conv2D_55:o0:s->Conv2D_55_mul_scale_108:i0:n [ label="edge id=[224]\ltid=1435 1436\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x48x48\lin=out Q[16S.-1]\lin=out: (S16) M=16 N=-1 sign=true\lConv2D_55_out_0 FLOAT( 1 32 48 48 )\lConv2D_55_out_0 live(24, 24, id=300) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_55_mul_scale_107:o0:s->Conv2D_55_mul_scale_108:i1:n [ label="edge id=[225]\ltid=1439 1440\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_55_mul_scale_107 FLOAT( 1 )\lConv2D_55_mul_scale_107 live(0, inf, id=85)\lpool=7[22256, 22258]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_55_mul_scale_108:o0:s->Conv2D_55_off_bias_110:i0:n [ label="edge id=[226]\ltid=1448 1449\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x48x48\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_55_mul_scale_out_109 FLOAT( 1 32 48 48 )\lConv2D_55_mul_scale_out_109 live(24, 24, id=301) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_55_off_bias_112:o0:s->Conv2D_55_off_bias_110:i1:n [ label="edge id=[227]\ltid=1452 1453\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l32x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_55_off_bias_112 FLOAT( 32 1 1 )\lConv2D_55_off_bias_112 live(0, inf, id=86)\lpool=7[20496, 20560]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_58_weights_1519:o0:s->dma_3i25:n [ penwidth=2, style=dashed  ]; 
dma_3i25:s->Conv2D_58:i1:n [ label="cloned=0\ledge id=[237]\ltid=6544 1519\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l32x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.0111574, )\loffset=(0, )\lConv2D_58_weights FLOAT( 32 32 1 1 )\lConv2D_58_weights live(0, inf, id=87)\lpool=5[636416, 637440]=1.00 KB\loctoFlash edge bs=1024\l context[0](1,0)\lin bw=1.00 KB\lis cache path\l"   ]; 
Conv2D_58_mul_scale_116:o0:s->Conv2D_58_mul_scale_117:i1:n [ label="edge id=[239]\ltid=1531 1532\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_58_mul_scale_116 FLOAT( 1 )\lConv2D_58_mul_scale_116 live(0, inf, id=88)\lpool=7[22272, 22274]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_58_mul_scale_117:o0:s->Conv2D_58_off_bias_119:i0:n [ label="edge id=[240]\ltid=1540 1541\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x48x48\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_58_mul_scale_out_118 FLOAT( 1 32 48 48 )\lConv2D_58_mul_scale_out_118 live(25, 25, id=305) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_58_off_bias_121:o0:s->Conv2D_58_off_bias_119:i1:n [ label="edge id=[241]\ltid=1544 1545\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l32x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_58_off_bias_121 FLOAT( 32 1 1 )\lConv2D_58_off_bias_121 live(0, inf, id=89)\lpool=7[14208, 14336]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i22:s->dma_1i26:n [ penwidth=2, style=dashed  ]; 
dma_1i26:s->Add_61:i0:n [ label="cloned=0\ledge id=[248]\ltid=7382 1589\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0917042, )\loffset=(-78, )\lPReLU_54_out_0 FLOAT( 1 32 48 48 )\lPReLU_54_out_0 live(22, 26, id=298)\lpool=8[0, 73728]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
PReLU_64_alpha:o0:s->PReLU_64_5_mul_x:i1:n [ label="edge id=[261]\ltid=6560 1670\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00702433, )\loffset=(0, )\lPReLU_64_alpha FLOAT( 1 32 1 1 )\lPReLU_64_alpha live(0, inf, id=27)\lpool=7[21968, 22000]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_64_5_relu_x:o0:s->PReLU_64_5_add_x:i0:n [ label="edge id=[262]\ltid=1675 1676\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lPReLU_64_5_relu_x FLOAT( 1 32 48 48 )\lPReLU_64_5_relu_x live(27, 27, id=311) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_64_5_add_x:o0:s->MaxPool_65:i0:n [ label="edge id=[264]\ltid=7410 1686\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lPReLU_64_out_0 FLOAT( 1 32 48 48 )\lPReLU_64_out_0 live(27, 28, id=312) edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
MaxPool_65:o0:s->Transpose_66:i0:n [ label="edge id=[265]\ltid=1691 1692\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x32x24x24\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lMaxPool_65_out_0 FLOAT( 1 32 24 24 )\lMaxPool_65_out_0 live(27, 28, id=313)\lpool=8[294912, 313344]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\lout bw=18.00 KB\l" ]; 
Conv2D_69_weights_inflated_439:o0:s->dma_2i30:n [ penwidth=2, style=dashed  ]; 
dma_2i30:s->Conv2D_69:i1:n [ label="cloned=0\ledge id=[273]\ltid=1741 1742\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l32x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00670522, )\loffset=(0, )\lConv2D_69_weights_inflated_439 FLOAT( 32 4 3 3 )\lConv2D_69_weights_inflated_439 live(0, inf, id=31)\lpool=5[631936, 633088]=1.12 KB\loctoFlash edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lis cache path\l"   ]; 
Conv2D_69:o0:s->Conv2D_69_mul_scale_126:i0:n [ label="edge id=[274]\ltid=1750 1751\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x24x24\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_69_out_0 FLOAT( 1 32 24 24 )\lConv2D_69_out_0 live(30, 30, id=317) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_69_mul_scale_125:o0:s->Conv2D_69_mul_scale_126:i1:n [ label="edge id=[275]\ltid=1754 1755\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_69_mul_scale_125 FLOAT( 1 )\lConv2D_69_mul_scale_125 live(0, inf, id=32)\lpool=7[22288, 22290]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_69_mul_scale_126:o0:s->Conv2D_69_off_bias_128:i0:n [ label="edge id=[276]\ltid=1763 1764\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x24x24\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_69_mul_scale_out_127 FLOAT( 1 32 24 24 )\lConv2D_69_mul_scale_out_127 live(30, 30, id=318) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_69_off_bias_130:o0:s->Conv2D_69_off_bias_128:i1:n [ label="edge id=[277]\ltid=1767 1768\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l32x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_69_off_bias_130 FLOAT( 32 1 1 )\lConv2D_69_off_bias_130 live(0, inf, id=33)\lpool=7[20560, 20624]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_72_weights_1834:o0:s->dma_2i31:n [ penwidth=2, style=dashed  ]; 
dma_2i31:s->Conv2D_72:i1:n [ label="cloned=0\ledge id=[287]\ltid=6593 1834\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l64x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00302965, )\loffset=(0, )\lConv2D_72_weights FLOAT( 64 32 1 1 )\lConv2D_72_weights live(0, inf, id=64)\lpool=5[627584, 629632]=2.00 KB\loctoFlash edge bs=2048\l context[0](1,0)\lin bw=2.00 KB\lis cache path\l"   ]; 
Conv2D_72_mul_scale_134:o0:s->Conv2D_72_mul_scale_135:i1:n [ label="edge id=[289]\ltid=1846 1847\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_72_mul_scale_134 FLOAT( 1 )\lConv2D_72_mul_scale_134 live(0, inf, id=65)\lpool=7[22304, 22306]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_72_mul_scale_135:o0:s->Conv2D_72_off_bias_137:i0:n [ label="edge id=[290]\ltid=1855 1856\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_72_mul_scale_out_136 FLOAT( 1 64 24 24 )\lConv2D_72_mul_scale_out_136 live(31, 31, id=322) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_72_off_bias_139:o0:s->Conv2D_72_off_bias_137:i1:n [ label="edge id=[291]\ltid=1859 1860\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l64x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_72_off_bias_139 FLOAT( 64 1 1 )\lConv2D_72_off_bias_139 live(0, inf, id=66)\lpool=7[10240, 10496]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Transpose_68:o0:s->dma_6i32:n [ penwidth=2, style=dashed  ]; 
dma_6i32:s->Add_75:i0:n [ label="cloned=0\ledge id=[298]\ltid=1905 1906\lbatch: 1(in) 1(out,L) 1(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lTranspose_68_out_0 FLOAT( 1 64 24 24 )\lTranspose_68_out_0 live(29, 32, id=316)\lpool=8[0, 36864]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
PReLU_78_alpha:o0:s->PReLU_78_6_mul_x:i1:n [ label="edge id=[311]\ltid=6609 1987\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x64x1x1\lbits=8\lin=out: (S8)\lscale=(0.00677827, )\loffset=(0, )\lPReLU_78_alpha FLOAT( 1 64 1 1 )\lPReLU_78_alpha live(0, inf, id=42)\lpool=7[20816, 20880]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_78_6_relu_x:o0:s->PReLU_78_6_add_x:i0:n [ label="edge id=[312]\ltid=1992 1993\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.107545, )\loffset=(-65, )\lPReLU_78_6_relu_x FLOAT( 1 64 24 24 )\lPReLU_78_6_relu_x live(33, 33, id=328) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_79_weights_inflated_441:o0:s->dma_7i35:n [ penwidth=2, style=dashed  ]; 
dma_7i35:s->Conv2D_79:i1:n [ label="cloned=0\ledge id=[317]\ltid=2022 2023\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l64x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00966566, )\loffset=(0, )\lConv2D_79_weights_inflated_441 FLOAT( 64 4 3 3 )\lConv2D_79_weights_inflated_441 live(0, inf, id=43)\lpool=5[620672, 622976]=2.25 KB\loctoFlash edge bs=2304\l context[0](1,0)\lin bw=2.25 KB\lis cache path\l"   ]; 
Conv2D_79:o0:s->Conv2D_79_mul_scale_144:i0:n [ label="edge id=[318]\ltid=2031 2032\lbatch: 4(in) 4(out,L) 4(mem) \l1x64x24x24\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_79_out_0 FLOAT( 1 64 24 24 )\lConv2D_79_out_0 live(35, 35, id=331) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_79_mul_scale_143:o0:s->Conv2D_79_mul_scale_144:i1:n [ label="edge id=[319]\ltid=2035 2036\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_79_mul_scale_143 FLOAT( 1 )\lConv2D_79_mul_scale_143 live(0, inf, id=44)\lpool=7[22320, 22322]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_79_mul_scale_144:o0:s->Conv2D_79_off_bias_146:i0:n [ label="edge id=[320]\ltid=2044 2045\lbatch: 4(in) 4(out,L) 4(mem) \l1x64x24x24\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_79_mul_scale_out_145 FLOAT( 1 64 24 24 )\lConv2D_79_mul_scale_out_145 live(35, 35, id=332) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_79_off_bias_148:o0:s->Conv2D_79_off_bias_146:i1:n [ label="edge id=[321]\ltid=2048 2049\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l64x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_79_off_bias_148 FLOAT( 64 1 1 )\lConv2D_79_off_bias_148 live(0, inf, id=45)\lpool=7[14848, 14976]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_82_weights_2115:o0:s->dma_1i36:n [ penwidth=2, style=dashed  ]; 
dma_1i36:s->Conv2D_82:i1:n [ label="cloned=0\ledge id=[331]\ltid=6645 2115\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l64x64x1x1\lbits=8\lin=out: (S8)\lscale=(0.00619771, )\loffset=(0, )\lConv2D_82_weights FLOAT( 64 64 1 1 )\lConv2D_82_weights live(0, inf, id=47)\lpool=5[601472, 605568]=4.00 KB\loctoFlash edge bs=4096\l context[0](1,0)\lin bw=4.00 KB\lis cache path\l"   ]; 
Conv2D_82_mul_scale_152:o0:s->Conv2D_82_mul_scale_153:i1:n [ label="edge id=[333]\ltid=2127 2128\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_82_mul_scale_152 FLOAT( 1 )\lConv2D_82_mul_scale_152 live(0, inf, id=48)\lpool=7[22336, 22338]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_82_mul_scale_153:o0:s->Conv2D_82_off_bias_155:i0:n [ label="edge id=[334]\ltid=2136 2137\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_82_mul_scale_out_154 FLOAT( 1 64 24 24 )\lConv2D_82_mul_scale_out_154 live(36, 36, id=338) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_82_off_bias_157:o0:s->Conv2D_82_off_bias_155:i1:n [ label="edge id=[335]\ltid=2140 2141\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l64x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_82_off_bias_157 FLOAT( 64 1 1 )\lConv2D_82_off_bias_157 live(0, inf, id=49)\lpool=7[10496, 10752]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i33:s->dma_1i37:n [ penwidth=2, style=dashed  ]; 
dma_1i37:s->Add_85:i0:n [ label="cloned=0\ledge id=[342]\ltid=7438 2185\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.107545, )\loffset=(-65, )\lPReLU_78_out_0 FLOAT( 1 64 24 24 )\lPReLU_78_out_0 live(33, 37, id=329)\lpool=8[0, 36864]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
PReLU_88_alpha:o0:s->PReLU_88_7_mul_x:i1:n [ label="edge id=[355]\ltid=6661 2266\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x64x1x1\lbits=8\lin=out: (S8)\lscale=(0.00641686, )\loffset=(0, )\lPReLU_88_alpha FLOAT( 1 64 1 1 )\lPReLU_88_alpha live(0, inf, id=52)\lpool=7[20880, 20944]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_88_7_relu_x:o0:s->PReLU_88_7_add_x:i0:n [ label="edge id=[356]\ltid=2271 2272\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.104021, )\loffset=(-66, )\lPReLU_88_7_relu_x FLOAT( 1 64 24 24 )\lPReLU_88_7_relu_x live(38, 38, id=344) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_89_weights_inflated_443:o0:s->dma_8i40:n [ penwidth=2, style=dashed  ]; 
dma_8i40:s->Conv2D_89:i1:n [ label="cloned=0\ledge id=[361]\ltid=2301 2302\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l64x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00881213, )\loffset=(0, )\lConv2D_89_weights_inflated_443 FLOAT( 64 4 3 3 )\lConv2D_89_weights_inflated_443 live(0, inf, id=53)\lpool=5[622976, 625280]=2.25 KB\loctoFlash edge bs=2304\l context[0](1,0)\lin bw=2.25 KB\lis cache path\l"   ]; 
Conv2D_89:o0:s->Conv2D_89_mul_scale_162:i0:n [ label="edge id=[362]\ltid=2310 2311\lbatch: 4(in) 4(out,L) 4(mem) \l1x64x24x24\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_89_out_0 FLOAT( 1 64 24 24 )\lConv2D_89_out_0 live(40, 40, id=347) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_89_mul_scale_161:o0:s->Conv2D_89_mul_scale_162:i1:n [ label="edge id=[363]\ltid=2314 2315\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_89_mul_scale_161 FLOAT( 1 )\lConv2D_89_mul_scale_161 live(0, inf, id=54)\lpool=7[22352, 22354]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_89_mul_scale_162:o0:s->Conv2D_89_off_bias_164:i0:n [ label="edge id=[364]\ltid=2323 2324\lbatch: 4(in) 4(out,L) 4(mem) \l1x64x24x24\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_89_mul_scale_out_163 FLOAT( 1 64 24 24 )\lConv2D_89_mul_scale_out_163 live(40, 40, id=348) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_89_off_bias_166:o0:s->Conv2D_89_off_bias_164:i1:n [ label="edge id=[365]\ltid=2327 2328\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l64x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_89_off_bias_166 FLOAT( 64 1 1 )\lConv2D_89_off_bias_166 live(0, inf, id=55)\lpool=7[14976, 15104]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_92_weights_2394:o0:s->dma_4i41:n [ penwidth=2, style=dashed  ]; 
dma_4i41:s->Conv2D_92:i1:n [ label="cloned=0\ledge id=[375]\ltid=6697 2394\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l64x64x1x1\lbits=8\lin=out: (S8)\lscale=(0.00751646, )\loffset=(0, )\lConv2D_92_weights FLOAT( 64 64 1 1 )\lConv2D_92_weights live(0, inf, id=56)\lpool=5[605568, 609664]=4.00 KB\loctoFlash edge bs=4096\l context[0](1,0)\lin bw=4.00 KB\lis cache path\l"   ]; 
Conv2D_92_mul_scale_170:o0:s->Conv2D_92_mul_scale_171:i1:n [ label="edge id=[377]\ltid=2406 2407\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_92_mul_scale_170 FLOAT( 1 )\lConv2D_92_mul_scale_170 live(0, inf, id=57)\lpool=7[22368, 22370]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_92_mul_scale_171:o0:s->Conv2D_92_off_bias_173:i0:n [ label="edge id=[378]\ltid=2415 2416\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_92_mul_scale_out_172 FLOAT( 1 64 24 24 )\lConv2D_92_mul_scale_out_172 live(41, 41, id=354) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_92_off_bias_175:o0:s->Conv2D_92_off_bias_173:i1:n [ label="edge id=[379]\ltid=2419 2420\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l64x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_92_off_bias_175 FLOAT( 64 1 1 )\lConv2D_92_off_bias_175 live(0, inf, id=58)\lpool=7[10752, 11008]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i38:s->dma_9i42:n [ penwidth=2, style=dashed  ]; 
dma_9i42:s->Add_95:i0:n [ label="cloned=0\ledge id=[386]\ltid=7466 2464\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.104021, )\loffset=(-66, )\lPReLU_88_out_0 FLOAT( 1 64 24 24 )\lPReLU_88_out_0 live(38, 42, id=345)\lpool=8[0, 36864]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
PReLU_98_alpha:o0:s->PReLU_98_8_mul_x:i1:n [ label="edge id=[399]\ltid=6713 2545\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x64x1x1\lbits=8\lin=out: (S8)\lscale=(0.00690514, )\loffset=(0, )\lPReLU_98_alpha FLOAT( 1 64 1 1 )\lPReLU_98_alpha live(0, inf, id=61)\lpool=7[20944, 21008]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_98_8_relu_x:o0:s->PReLU_98_8_add_x:i0:n [ label="edge id=[400]\ltid=2550 2551\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lPReLU_98_8_relu_x FLOAT( 1 64 24 24 )\lPReLU_98_8_relu_x live(43, 43, id=360) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_98_8_add_x:o0:s->MaxPool_99:i0:n [ label="edge id=[402]\ltid=7494 2561\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lPReLU_98_out_0 FLOAT( 1 64 24 24 )\lPReLU_98_out_0 live(43, 44, id=361) edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
MaxPool_99:o0:s->Transpose_100:i0:n [ label="edge id=[403]\ltid=2566 2567\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x64x12x12\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lMaxPool_99_out_0 FLOAT( 1 64 12 12 )\lMaxPool_99_out_0 live(43, 44, id=362)\lpool=8[147456, 156672]=9.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=9216\lout bw=9.00 KB\l" ]; 
Conv2D_103_weights_inflated_445:o0:s->dma_1i46:n [ penwidth=2, style=dashed  ]; 
dma_1i46:s->Conv2D_103:i1:n [ label="cloned=0\ledge id=[411]\ltid=2616 2617\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l64x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00707816, )\loffset=(0, )\lConv2D_103_weights_inflated_445 FLOAT( 64 4 3 3 )\lConv2D_103_weights_inflated_445 live(0, inf, id=98)\lpool=5[625280, 627584]=2.25 KB\loctoFlash edge bs=2304\l context[0](1,0)\lin bw=2.25 KB\lis cache path\l"   ]; 
Conv2D_103:o0:s->Conv2D_103_mul_scale_180:i0:n [ label="edge id=[412]\ltid=2625 2626\lbatch: 4(in) 4(out,L) 4(mem) \l1x64x12x12\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_103_out_0 FLOAT( 1 64 12 12 )\lConv2D_103_out_0 live(46, 46, id=366) edge bs=18432\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_103_mul_scale_179:o0:s->Conv2D_103_mul_scale_180:i1:n [ label="edge id=[413]\ltid=2629 2630\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_103_mul_scale_179 FLOAT( 1 )\lConv2D_103_mul_scale_179 live(0, inf, id=99)\lpool=7[22384, 22386]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_103_mul_scale_180:o0:s->Conv2D_103_off_bias_182:i0:n [ label="edge id=[414]\ltid=2638 2639\lbatch: 4(in) 4(out,L) 4(mem) \l1x64x12x12\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_103_mul_scale_out_181 FLOAT( 1 64 12 12 )\lConv2D_103_mul_scale_out_181 live(46, 46, id=367) edge bs=18432\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_103_off_bias_184:o0:s->Conv2D_103_off_bias_182:i1:n [ label="edge id=[415]\ltid=2642 2643\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l64x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_103_off_bias_184 FLOAT( 64 1 1 )\lConv2D_103_off_bias_184 live(0, inf, id=100)\lpool=7[15104, 15232]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_106_weights_2709:o0:s->dma_5i47:n [ penwidth=2, style=dashed  ]; 
dma_5i47:s->Conv2D_106:i1:n [ label="cloned=0\ledge id=[425]\ltid=6766 2709\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x64x1x1\lbits=8\lin=out: (S8)\lscale=(0.00342758, )\loffset=(0, )\lConv2D_106_weights FLOAT( 128 64 1 1 )\lConv2D_106_weights live(0, inf, id=101)\lpool=5[551808, 560000]=8.00 KB\loctoFlash edge bs=8192\l context[0](1,0)\lin bw=8.00 KB\lis cache path\l"   ]; 
Conv2D_106_mul_scale_188:o0:s->Conv2D_106_mul_scale_189:i1:n [ label="edge id=[427]\ltid=2721 2722\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_106_mul_scale_188 FLOAT( 1 )\lConv2D_106_mul_scale_188 live(0, inf, id=75)\lpool=7[22400, 22402]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_106_mul_scale_189:o0:s->Conv2D_106_off_bias_191:i0:n [ label="edge id=[428]\ltid=2730 2731\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_106_mul_scale_out_190 FLOAT( 1 128 12 12 )\lConv2D_106_mul_scale_out_190 live(47, 47, id=373) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_106_off_bias_193:o0:s->Conv2D_106_off_bias_191:i1:n [ label="edge id=[429]\ltid=2734 2735\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_106_off_bias_193 FLOAT( 128 1 1 )\lConv2D_106_off_bias_193 live(0, inf, id=103)\lpool=7[0, 512]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
Transpose_102:o0:s->dma_6i48:n [ penwidth=2, style=dashed  ]; 
dma_6i48:s->Add_109:i0:n [ label="cloned=0\ledge id=[436]\ltid=2780 2781\lbatch: 1(in) 1(out,L) 1(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lTranspose_102_out_0 FLOAT( 1 128 12 12 )\lTranspose_102_out_0 live(45, 48, id=365)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
PReLU_112_alpha:o0:s->PReLU_112_9_mul_x:i1:n [ label="edge id=[449]\ltid=6782 2862\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00561716, )\loffset=(0, )\lPReLU_112_alpha FLOAT( 1 128 1 1 )\lPReLU_112_alpha live(0, inf, id=106)\lpool=7[16384, 16512]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_112_9_relu_x:o0:s->PReLU_112_9_add_x:i0:n [ label="edge id=[450]\ltid=2867 2868\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0774702, )\loffset=(-91, )\lPReLU_112_9_relu_x FLOAT( 1 128 12 12 )\lPReLU_112_9_relu_x live(49, 49, id=379) edge bs=18432\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_113_weights_inflated_447:o0:s->dma_3i51:n [ penwidth=2, style=dashed  ]; 
dma_3i51:s->Conv2D_113:i1:n [ label="cloned=0\ledge id=[455]\ltid=2897 2898\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l128x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.0121724, )\loffset=(0, )\lConv2D_113_weights_inflated_447 FLOAT( 128 4 3 3 )\lConv2D_113_weights_inflated_447 live(0, inf, id=107)\lpool=5[560000, 564608]=4.50 KB\loctoFlash edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lis cache path\l"   ]; 
Conv2D_113:o0:s->Conv2D_113_mul_scale_198:i0:n [ label="edge id=[456]\ltid=2906 2907\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x12x12\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_113_out_0 FLOAT( 1 128 12 12 )\lConv2D_113_out_0 live(51, 51, id=382) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_113_mul_scale_197:o0:s->Conv2D_113_mul_scale_198:i1:n [ label="edge id=[457]\ltid=2910 2911\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_113_mul_scale_197 FLOAT( 1 )\lConv2D_113_mul_scale_197 live(0, inf, id=108)\lpool=7[22416, 22418]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_113_mul_scale_198:o0:s->Conv2D_113_off_bias_200:i0:n [ label="edge id=[458]\ltid=2919 2920\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x12x12\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_113_mul_scale_out_199 FLOAT( 1 128 12 12 )\lConv2D_113_mul_scale_out_199 live(51, 51, id=383) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_113_off_bias_202:o0:s->Conv2D_113_off_bias_200:i1:n [ label="edge id=[459]\ltid=2923 2924\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l128x1x1\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_113_off_bias_202 FLOAT( 128 1 1 )\lConv2D_113_off_bias_202 live(0, inf, id=109)\lpool=7[11776, 12032]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_116_weights_2990:o0:s->dma_4i52:n [ penwidth=2, style=dashed  ]; 
dma_4i52:s->Conv2D_116:i1:n [ label="cloned=0\ledge id=[469]\ltid=6818 2990\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00497124, )\loffset=(0, )\lConv2D_116_weights FLOAT( 128 128 1 1 )\lConv2D_116_weights live(0, inf, id=111)\lpool=5[404352, 420736]=16.00 KB\loctoFlash edge bs=16384\l context[0](1,0)\lin bw=16.00 KB\lis cache path\l"   ]; 
Conv2D_116_mul_scale_206:o0:s->Conv2D_116_mul_scale_207:i1:n [ label="edge id=[471]\ltid=3002 3003\l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_116_mul_scale_206 FLOAT( 1 )\lConv2D_116_mul_scale_206 live(0, inf, id=112)\lpool=7[22432, 22434]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_116_mul_scale_207:o0:s->Conv2D_116_off_bias_209:i0:n [ label="edge id=[472]\ltid=3011 3012\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_116_mul_scale_out_208 FLOAT( 1 128 12 12 )\lConv2D_116_mul_scale_out_208 live(52, 52, id=389) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_116_off_bias_211:o0:s->Conv2D_116_off_bias_209:i1:n [ label="edge id=[473]\ltid=3015 3016\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_116_off_bias_211 FLOAT( 128 1 1 )\lConv2D_116_off_bias_211 live(0, inf, id=113)\lpool=7[512, 1024]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_8i49:s->dma_5i53:n [ penwidth=2, style=dashed  ]; 
dma_5i53:s->Add_119:i0:n [ label="cloned=0\ledge id=[480]\ltid=7522 3060\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0774702, )\loffset=(-91, )\lPReLU_112_out_0 FLOAT( 1 128 12 12 )\lPReLU_112_out_0 live(49, 53, id=380)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
PReLU_122_alpha:o0:s->PReLU_122_10_mul_x:i1:n [ label="edge id=[493]\ltid=6836 3141\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00479438, )\loffset=(0, )\lPReLU_122_alpha FLOAT( 1 128 1 1 )\lPReLU_122_alpha live(0, inf, id=117)\lpool=7[16512, 16640]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_122_10_relu_x:o0:s->PReLU_122_10_add_x:i0:n [ label="edge id=[494]\ltid=3146 3147\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911863, )\loffset=(-82, )\lPReLU_122_10_relu_x FLOAT( 1 128 12 12 )\lPReLU_122_10_relu_x live(54, 54, id=395) edge bs=18432\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_123_weights_inflated_449:o0:s->dma_6i56:n [ penwidth=2, style=dashed  ]; 
dma_6i56:s->Conv2D_123:i1:n [ label="cloned=0\ledge id=[499]\ltid=3176 3177\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l128x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00945036, )\loffset=(0, )\lConv2D_123_weights_inflated_449 FLOAT( 128 4 3 3 )\lConv2D_123_weights_inflated_449 live(0, inf, id=118)\lpool=5[564608, 569216]=4.50 KB\loctoFlash edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lis cache path\l"   ]; 
Conv2D_123:o0:s->Conv2D_123_mul_scale_216:i0:n [ label="edge id=[500]\ltid=3185 3186\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x12x12\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_123_out_0 FLOAT( 1 128 12 12 )\lConv2D_123_out_0 live(56, 56, id=398) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_123_mul_scale_215:o0:s->Conv2D_123_mul_scale_216:i1:n [ label="edge id=[501]\ltid=3189 3190\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_123_mul_scale_215 FLOAT( 1 )\lConv2D_123_mul_scale_215 live(0, inf, id=119)\lpool=7[22448, 22450]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_123_mul_scale_216:o0:s->Conv2D_123_off_bias_218:i0:n [ label="edge id=[502]\ltid=3198 3199\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x12x12\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_123_mul_scale_out_217 FLOAT( 1 128 12 12 )\lConv2D_123_mul_scale_out_217 live(56, 56, id=399) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_123_off_bias_220:o0:s->Conv2D_123_off_bias_218:i1:n [ label="edge id=[503]\ltid=3202 3203\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l128x1x1\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_123_off_bias_220 FLOAT( 128 1 1 )\lConv2D_123_off_bias_220 live(0, inf, id=120)\lpool=7[12032, 12288]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_126_weights_3269:o0:s->dma_9i57:n [ penwidth=2, style=dashed  ]; 
dma_9i57:s->Conv2D_126:i1:n [ label="cloned=0\ledge id=[513]\ltid=6872 3269\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00674751, )\loffset=(0, )\lConv2D_126_weights FLOAT( 128 128 1 1 )\lConv2D_126_weights live(0, inf, id=122)\lpool=5[420736, 437120]=16.00 KB\loctoFlash edge bs=16384\l context[0](1,0)\lin bw=16.00 KB\lis cache path\l"   ]; 
Conv2D_126_mul_scale_224:o0:s->Conv2D_126_mul_scale_225:i1:n [ label="edge id=[515]\ltid=3281 3282\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_126_mul_scale_224 FLOAT( 1 )\lConv2D_126_mul_scale_224 live(0, inf, id=123)\lpool=7[22464, 22466]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_126_mul_scale_225:o0:s->Conv2D_126_off_bias_227:i0:n [ label="edge id=[516]\ltid=3290 3291\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_126_mul_scale_out_226 FLOAT( 1 128 12 12 )\lConv2D_126_mul_scale_out_226 live(57, 57, id=405) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_126_off_bias_229:o0:s->Conv2D_126_off_bias_227:i1:n [ label="edge id=[517]\ltid=3294 3295\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_126_off_bias_229 FLOAT( 128 1 1 )\lConv2D_126_off_bias_229 live(0, inf, id=124)\lpool=7[1024, 1536]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i54:s->dma_8i58:n [ penwidth=2, style=dashed  ]; 
dma_8i58:s->Add_129:i0:n [ label="cloned=0\ledge id=[524]\ltid=7550 3339\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911863, )\loffset=(-82, )\lPReLU_122_out_0 FLOAT( 1 128 12 12 )\lPReLU_122_out_0 live(54, 58, id=396)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
PReLU_132_alpha:o0:s->PReLU_132_11_mul_x:i1:n [ label="edge id=[537]\ltid=6890 3420\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00480976, )\loffset=(0, )\lPReLU_132_alpha FLOAT( 1 128 1 1 )\lPReLU_132_alpha live(0, inf, id=126)\lpool=7[16640, 16768]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_132_11_relu_x:o0:s->PReLU_132_11_add_x:i0:n [ label="edge id=[538]\ltid=3425 3426\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lPReLU_132_11_relu_x FLOAT( 1 128 12 12 )\lPReLU_132_11_relu_x live(59, 59, id=411) edge bs=18432\l context[0](1,0)\lout bw=?\l" ]; 
dma_1i59:s->dma_7i60:n [ penwidth=2, style=dashed  ]; 
dma_7i60:s->MaxPool_133:i0:n [ label="cloned=0\ledge id=[540]\ltid=7578 3436\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lPReLU_132_out_0 FLOAT( 1 128 12 12 )\lPReLU_132_out_0 live(59, 60, id=412)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
Conv2D_134_weights_inflated_451:o0:s->dma_3i61:n [ penwidth=2, style=dashed  ]; 
dma_3i61:s->Conv2D_134:i1:n [ label="cloned=0\ledge id=[544]\ltid=3459 3460\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l128x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.0098579, )\loffset=(0, )\lConv2D_134_weights_inflated_451 FLOAT( 128 4 3 3 )\lConv2D_134_weights_inflated_451 live(0, inf, id=127)\lpool=5[569216, 573824]=4.50 KB\loctoFlash edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lis cache path\l"   ]; 
Conv2D_134:o0:s->Conv2D_134_mul_scale_234:i0:n [ label="edge id=[545]\ltid=3468 3469\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x6x6\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_134_out_0 FLOAT( 1 128 6 6 )\lConv2D_134_out_0 live(61, 61, id=415) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_134_mul_scale_233:o0:s->Conv2D_134_mul_scale_234:i1:n [ label="edge id=[546]\ltid=3472 3473\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_134_mul_scale_233 FLOAT( 1 )\lConv2D_134_mul_scale_233 live(0, inf, id=128)\lpool=7[22480, 22482]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_134_mul_scale_234:o0:s->Conv2D_134_off_bias_236:i0:n [ label="edge id=[547]\ltid=3481 3482\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x6x6\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_134_mul_scale_out_235 FLOAT( 1 128 6 6 )\lConv2D_134_mul_scale_out_235 live(61, 61, id=416) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_134_off_bias_238:o0:s->Conv2D_134_off_bias_236:i1:n [ label="edge id=[548]\ltid=3485 3486\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l128x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_134_off_bias_238 FLOAT( 128 1 1 )\lConv2D_134_off_bias_238 live(0, inf, id=129)\lpool=7[12288, 12544]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_137_weights_3552:o0:s->dma_6i63:n [ penwidth=2, style=dashed  ]; 
dma_6i63:s->Conv2D_137:i1:n [ label="cloned=0\ledge id=[558]\ltid=6926 3552\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00358714, )\loffset=(0, )\lConv2D_137_weights FLOAT( 128 128 1 1 )\lConv2D_137_weights live(0, inf, id=131)\lpool=5[437120, 453504]=16.00 KB\loctoFlash edge bs=16384\l context[0](1,0)\lin bw=16.00 KB\lis cache path\l"   ]; 
Conv2D_137_mul_scale_242:o0:s->Conv2D_137_mul_scale_243:i1:n [ label="edge id=[560]\ltid=3564 3565\l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_137_mul_scale_242 FLOAT( 1 )\lConv2D_137_mul_scale_242 live(0, inf, id=132)\lpool=7[22496, 22498]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_137_mul_scale_243:o0:s->Conv2D_137_off_bias_245:i0:n [ label="edge id=[561]\ltid=3573 3574\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_137_mul_scale_out_244 FLOAT( 1 128 6 6 )\lConv2D_137_mul_scale_out_244 live(63, 63, id=423) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_137_off_bias_247:o0:s->Conv2D_137_off_bias_245:i1:n [ label="edge id=[562]\ltid=3577 3578\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_137_off_bias_247 FLOAT( 128 1 1 )\lConv2D_137_off_bias_247 live(0, inf, id=133)\lpool=7[3072, 3584]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_1i60:s->dma_5i64:n [ penwidth=2, style=dashed  ]; 
dma_5i64:s->Add_140:i0:n [ label="cloned=0\ledge id=[569]\ltid=3623 3624\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lMaxPool_133_out_0 FLOAT( 1 128 6 6 )\lMaxPool_133_out_0 live(60, 64, id=414)\lpool=8[36864, 41472]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
PReLU_143_alpha:o0:s->PReLU_143_12_mul_x:i1:n [ label="edge id=[582]\ltid=6944 3705\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00727424, )\loffset=(0, )\lPReLU_143_alpha FLOAT( 1 128 1 1 )\lPReLU_143_alpha live(0, inf, id=136)\lpool=7[16768, 16896]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_143_12_relu_x:o0:s->PReLU_143_12_add_x:i0:n [ label="edge id=[583]\ltid=3710 3711\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.131746, )\loffset=(-87, )\lPReLU_143_12_relu_x FLOAT( 1 128 6 6 )\lPReLU_143_12_relu_x live(65, 65, id=429) edge bs=4608\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_144_weights_inflated_453:o0:s->dma_2i67:n [ penwidth=2, style=dashed  ]; 
dma_2i67:s->Conv2D_144:i1:n [ label="cloned=0\ledge id=[588]\ltid=3740 3741\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l128x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00967335, )\loffset=(0, )\lConv2D_144_weights_inflated_453 FLOAT( 128 4 3 3 )\lConv2D_144_weights_inflated_453 live(0, inf, id=137)\lpool=5[573824, 578432]=4.50 KB\loctoFlash edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lis cache path\l"   ]; 
Conv2D_144:o0:s->Conv2D_144_mul_scale_252:i0:n [ label="edge id=[589]\ltid=3749 3750\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x6x6\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_144_out_0 FLOAT( 1 128 6 6 )\lConv2D_144_out_0 live(67, 67, id=432) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_144_mul_scale_251:o0:s->Conv2D_144_mul_scale_252:i1:n [ label="edge id=[590]\ltid=3753 3754\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_144_mul_scale_251 FLOAT( 1 )\lConv2D_144_mul_scale_251 live(0, inf, id=138)\lpool=7[22512, 22514]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_144_mul_scale_252:o0:s->Conv2D_144_off_bias_254:i0:n [ label="edge id=[591]\ltid=3762 3763\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x6x6\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_144_mul_scale_out_253 FLOAT( 1 128 6 6 )\lConv2D_144_mul_scale_out_253 live(67, 67, id=433) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_144_off_bias_256:o0:s->Conv2D_144_off_bias_254:i1:n [ label="edge id=[592]\ltid=3766 3767\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l128x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_144_off_bias_256 FLOAT( 128 1 1 )\lConv2D_144_off_bias_256 live(0, inf, id=139)\lpool=7[12544, 12800]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_147_weights_3833:o0:s->dma_8i69:n [ penwidth=2, style=dashed  ]; 
dma_8i69:s->Conv2D_147:i1:n [ label="cloned=0\ledge id=[602]\ltid=6980 3833\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00648607, )\loffset=(0, )\lConv2D_147_weights FLOAT( 128 128 1 1 )\lConv2D_147_weights live(0, inf, id=141)\lpool=5[453504, 469888]=16.00 KB\loctoFlash edge bs=16384\l context[0](1,0)\lin bw=16.00 KB\lis cache path\l"   ]; 
Conv2D_147_mul_scale_260:o0:s->Conv2D_147_mul_scale_261:i1:n [ label="edge id=[604]\ltid=3845 3846\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_147_mul_scale_260 FLOAT( 1 )\lConv2D_147_mul_scale_260 live(0, inf, id=142)\lpool=7[22528, 22530]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_147_mul_scale_261:o0:s->Conv2D_147_off_bias_263:i0:n [ label="edge id=[605]\ltid=3854 3855\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_147_mul_scale_out_262 FLOAT( 1 128 6 6 )\lConv2D_147_mul_scale_out_262 live(69, 69, id=440) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_147_off_bias_265:o0:s->Conv2D_147_off_bias_263:i1:n [ label="edge id=[606]\ltid=3858 3859\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_147_off_bias_265 FLOAT( 128 1 1 )\lConv2D_147_off_bias_265 live(0, inf, id=143)\lpool=7[3584, 4096]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i65:s->dma_6i70:n [ penwidth=2, style=dashed  ]; 
dma_6i70:s->Add_150:i0:n [ label="cloned=0\ledge id=[613]\ltid=7618 3903\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.131746, )\loffset=(-87, )\lPReLU_143_out_0 FLOAT( 1 128 6 6 )\lPReLU_143_out_0 live(65, 70, id=430)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
PReLU_153_alpha:o0:s->PReLU_153_13_mul_x:i1:n [ label="edge id=[626]\ltid=6998 3984\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.010227, )\loffset=(0, )\lPReLU_153_alpha FLOAT( 1 128 1 1 )\lPReLU_153_alpha live(0, inf, id=146)\lpool=7[16896, 17024]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_153_13_relu_x:o0:s->PReLU_153_13_add_x:i0:n [ label="edge id=[627]\ltid=3989 3990\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.143895, )\loffset=(-93, )\lPReLU_153_13_relu_x FLOAT( 1 128 6 6 )\lPReLU_153_13_relu_x live(71, 71, id=446) edge bs=4608\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_154_weights_inflated_455:o0:s->dma_5i73:n [ penwidth=2, style=dashed  ]; 
dma_5i73:s->Conv2D_154:i1:n [ label="cloned=0\ledge id=[632]\ltid=4019 4020\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l128x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.0109959, )\loffset=(0, )\lConv2D_154_weights_inflated_455 FLOAT( 128 4 3 3 )\lConv2D_154_weights_inflated_455 live(0, inf, id=147)\lpool=5[578432, 583040]=4.50 KB\loctoFlash edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lis cache path\l"   ]; 
Conv2D_154:o0:s->Conv2D_154_mul_scale_270:i0:n [ label="edge id=[633]\ltid=4028 4029\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x6x6\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_154_out_0 FLOAT( 1 128 6 6 )\lConv2D_154_out_0 live(73, 73, id=449) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_154_mul_scale_269:o0:s->Conv2D_154_mul_scale_270:i1:n [ label="edge id=[634]\ltid=4032 4033\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_154_mul_scale_269 FLOAT( 1 )\lConv2D_154_mul_scale_269 live(0, inf, id=148)\lpool=7[22544, 22546]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_154_mul_scale_270:o0:s->Conv2D_154_off_bias_272:i0:n [ label="edge id=[635]\ltid=4041 4042\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x6x6\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_154_mul_scale_out_271 FLOAT( 1 128 6 6 )\lConv2D_154_mul_scale_out_271 live(73, 73, id=450) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_154_off_bias_274:o0:s->Conv2D_154_off_bias_272:i1:n [ label="edge id=[636]\ltid=4045 4046\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l128x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_154_off_bias_274 FLOAT( 128 1 1 )\lConv2D_154_off_bias_274 live(0, inf, id=149)\lpool=7[12800, 13056]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_157_weights_4112:o0:s->dma_9i75:n [ penwidth=2, style=dashed  ]; 
dma_9i75:s->Conv2D_157:i1:n [ label="cloned=0\ledge id=[646]\ltid=7034 4112\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00399468, )\loffset=(0, )\lConv2D_157_weights FLOAT( 128 128 1 1 )\lConv2D_157_weights live(0, inf, id=151)\lpool=5[469888, 486272]=16.00 KB\loctoFlash edge bs=16384\l context[0](1,0)\lin bw=16.00 KB\lis cache path\l"   ]; 
Conv2D_157_mul_scale_278:o0:s->Conv2D_157_mul_scale_279:i1:n [ label="edge id=[648]\ltid=4124 4125\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_157_mul_scale_278 FLOAT( 1 )\lConv2D_157_mul_scale_278 live(0, inf, id=152)\lpool=7[22560, 22562]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_157_mul_scale_279:o0:s->Conv2D_157_off_bias_281:i0:n [ label="edge id=[649]\ltid=4133 4134\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_157_mul_scale_out_280 FLOAT( 1 128 6 6 )\lConv2D_157_mul_scale_out_280 live(75, 75, id=457) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_157_off_bias_283:o0:s->Conv2D_157_off_bias_281:i1:n [ label="edge id=[650]\ltid=4137 4138\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_157_off_bias_283 FLOAT( 128 1 1 )\lConv2D_157_off_bias_283 live(0, inf, id=153)\lpool=7[4096, 4608]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_8i71:s->dma_2i76:n [ penwidth=2, style=dashed  ]; 
dma_2i76:s->Add_160:i0:n [ label="cloned=0\ledge id=[657]\ltid=7658 4182\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.143895, )\loffset=(-93, )\lPReLU_153_out_0 FLOAT( 1 128 6 6 )\lPReLU_153_out_0 live(71, 76, id=447)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
PReLU_163_alpha:o0:s->PReLU_163_14_mul_x:i1:n [ label="edge id=[670]\ltid=7052 4263\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00605161, )\loffset=(0, )\lPReLU_163_alpha FLOAT( 1 128 1 1 )\lPReLU_163_alpha live(0, inf, id=155)\lpool=7[17024, 17152]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_163_14_relu_x:o0:s->PReLU_163_14_add_x:i0:n [ label="edge id=[671]\ltid=4268 4269\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lPReLU_163_14_relu_x FLOAT( 1 128 6 6 )\lPReLU_163_14_relu_x live(77, 77, id=463) edge bs=4608\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_163_14_add_x:o0:s->MaxPool_164:i0:n [ label="edge id=[673]\ltid=7698 4279\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lPReLU_163_out_0 FLOAT( 1 128 6 6 )\lPReLU_163_out_0 live(77, 78, id=464) edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
Conv2D_165_weights_inflated_457:o0:s->dma_6i79:n [ penwidth=2, style=dashed  ]; 
dma_6i79:s->Conv2D_165:i1:n [ label="cloned=0\ledge id=[677]\ltid=4302 4303\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l128x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00798936, )\loffset=(0, )\lConv2D_165_weights_inflated_457 FLOAT( 128 4 3 3 )\lConv2D_165_weights_inflated_457 live(0, inf, id=157)\lpool=5[583040, 587648]=4.50 KB\loctoFlash edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lis cache path\l"   ]; 
Conv2D_165:o0:s->Conv2D_165_mul_scale_288:i0:n [ label="edge id=[678]\ltid=4311 4312\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_165_out_0 FLOAT( 1 128 3 3 )\lConv2D_165_out_0 live(79, 79, id=467) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_165_mul_scale_287:o0:s->Conv2D_165_mul_scale_288:i1:n [ label="edge id=[679]\ltid=4315 4316\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_165_mul_scale_287 FLOAT( 1 )\lConv2D_165_mul_scale_287 live(0, inf, id=158)\lpool=7[22576, 22578]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_165_mul_scale_288:o0:s->Conv2D_165_off_bias_290:i0:n [ label="edge id=[680]\ltid=4324 4325\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x3x3\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_165_mul_scale_out_289 FLOAT( 1 128 3 3 )\lConv2D_165_mul_scale_out_289 live(79, 79, id=468) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_165_off_bias_292:o0:s->Conv2D_165_off_bias_290:i1:n [ label="edge id=[681]\ltid=4328 4329\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l128x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_165_off_bias_292 FLOAT( 128 1 1 )\lConv2D_165_off_bias_292 live(0, inf, id=159)\lpool=7[13056, 13312]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_168_weights:o0:s->dma_8i81:n [ penwidth=2, style=dashed  ]; 
dma_8i81:s->Conv2D_168:i1:n [ label="cloned=0\ledge id=[691]\ltid=4394 4395\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00149368, )\loffset=(0, )\lConv2D_168_weights FLOAT( 128 128 1 1 )\lConv2D_168_weights live(0, inf, id=161)\lpool=5[486272, 502656]=16.00 KB\loctoFlash edge bs=16384\l context[0](1,0)\lin bw=16.00 KB\lis cache path\l"   ]; 
Conv2D_168:o0:s->Conv2D_168_mul_scale_297:i0:n [ label="edge id=[692]\ltid=7070 4404\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[19S.-4]\lin=out: (S16) M=19 N=-4 sign=true\lConv2D_168_out_0 FLOAT( 1 128 3 3 )\lConv2D_168_out_0 live(81, 82, id=475) edge bs=2304\l context[0](0,7)\l context[1](1,1)\lout bw=1.12 KB\l" ]; 
Conv2D_168_mul_scale_296:o0:s->Conv2D_168_mul_scale_297:i1:n [ label="edge id=[693]\ltid=4407 4408\l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_168_mul_scale_296 FLOAT( 1 )\lConv2D_168_mul_scale_296 live(0, inf, id=162)\lpool=7[22592, 22594]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_168_mul_scale_297:o0:s->Conv2D_168_off_bias_299:i0:n [ label="edge id=[694]\ltid=4416 4417\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x3x3\lin=out Q[5S.10]\lin=out: (S16) M=5 N=10 sign=true\lConv2D_168_mul_scale_out_298 FLOAT( 1 128 3 3 )\lConv2D_168_mul_scale_out_298 live(81, 81, id=476) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_168_off_bias_301:o0:s->Conv2D_168_off_bias_299:i1:n [ label="edge id=[695]\ltid=4420 4421\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_168_off_bias_301 FLOAT( 128 1 1 )\lConv2D_168_off_bias_301 live(0, inf, id=163)\lpool=7[6144, 6656]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_4i77:s->dma_5i82:n [ penwidth=2, style=dashed  ]; 
dma_5i82:s->Add_171:i0:n [ label="cloned=0\ledge id=[702]\ltid=5239 4467\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lMaxPool_164_out_0 FLOAT( 1 128 3 3 )\lMaxPool_164_out_0 live(77, 83, id=465)\lpool=8[18432, 19584]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
PReLU_174_alpha:o0:s->PReLU_174_15_mul_x:i1:n [ label="edge id=[715]\ltid=7096 4548\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.0127338, )\loffset=(0, )\lPReLU_174_alpha FLOAT( 1 128 1 1 )\lPReLU_174_alpha live(0, inf, id=164)\lpool=7[17152, 17280]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_174_15_relu_x:o0:s->PReLU_174_15_add_x:i0:n [ label="edge id=[716]\ltid=4553 4554\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.133995, )\loffset=(-121, )\lPReLU_174_15_relu_x FLOAT( 1 128 3 3 )\lPReLU_174_15_relu_x live(83, 83, id=485) edge bs=1152\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_175_weights:o0:s->dma_6i85:n [ penwidth=2, style=dashed  ]; 
dma_6i85:s->Conv2D_175:i1:n [ label="cloned=0\ledge id=[721]\ltid=4583 4584\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l32x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.000885731, )\loffset=(0, )\lConv2D_175_weights FLOAT( 32 128 1 1 )\lConv2D_175_weights live(0, inf, id=165)\lpool=5[609664, 613760]=4.00 KB\loctoFlash edge bs=4096\l context[0](1,0)\lin bw=4.00 KB\lis cache path\l"   ]; 
Conv2D_175:o0:s->Conv2D_175_mul_scale_306:i0:n [ label="edge id=[722]\ltid=7108 4593\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[19S.-4]\lin=out: (S16) M=19 N=-4 sign=true\lConv2D_175_out_0 FLOAT( 1 32 3 3 )\lConv2D_175_out_0 live(85, 86, id=494) edge bs=576\l context[0](0,7)\l context[1](1,1)\lout bw=288 B\l" ]; 
Conv2D_175_mul_scale_305:o0:s->Conv2D_175_mul_scale_306:i1:n [ label="edge id=[723]\ltid=4596 4597\l1\lin=out Q[-13S.28]\lin=out: (S16) M=-13 N=28 sign=true\lConv2D_175_mul_scale_305 FLOAT( 1 )\lConv2D_175_mul_scale_305 live(0, inf, id=166)\lpool=7[22608, 22610]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_175_mul_scale_306:o0:s->Conv2D_175_off_bias_308:i0:n [ label="edge id=[724]\ltid=4605 4606\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lin=out Q[5S.10]\lin=out: (S16) M=5 N=10 sign=true\lConv2D_175_mul_scale_out_307 FLOAT( 1 32 3 3 )\lConv2D_175_mul_scale_out_307 live(85, 85, id=495) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_175_off_bias_310:o0:s->Conv2D_175_off_bias_308:i1:n [ label="edge id=[725]\ltid=4609 4610\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l32x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_175_off_bias_310 FLOAT( 32 1 1 )\lConv2D_175_off_bias_310 live(0, inf, id=167)\lpool=7[15360, 15488]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_178_alpha:o0:s->PReLU_178_16_mul_x:i1:n [ label="edge id=[737]\ltid=7122 4687\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00396392, )\loffset=(0, )\lPReLU_178_alpha FLOAT( 1 32 1 1 )\lPReLU_178_alpha live(0, inf, id=168)\lpool=7[21136, 21168]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_178_16_relu_x:o0:s->PReLU_178_16_add_x:i0:n [ label="edge id=[738]\ltid=4692 4693\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0395778, )\loffset=(-66, )\lPReLU_178_16_relu_x FLOAT( 1 32 3 3 )\lPReLU_178_16_relu_x live(86, 86, id=501) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_179_weights_inflated_459:o0:s->dma_2i88:n [ penwidth=2, style=dashed  ]; 
dma_2i88:s->Conv2D_179:i1:n [ label="cloned=0\ledge id=[743]\ltid=4722 4723\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l32x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.0075549, )\loffset=(0, )\lConv2D_179_weights_inflated_459 FLOAT( 32 4 3 3 )\lConv2D_179_weights_inflated_459 live(0, inf, id=170)\lpool=5[633088, 634240]=1.12 KB\loctoFlash edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lis cache path\l"   ]; 
Conv2D_179:o0:s->Conv2D_179_mul_scale_315:i0:n [ label="edge id=[744]\ltid=4731 4732\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x3x3\lin=out Q[16S.-1]\lin=out: (S16) M=16 N=-1 sign=true\lConv2D_179_out_0 FLOAT( 1 32 3 3 )\lConv2D_179_out_0 live(88, 88, id=508) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_179_mul_scale_314:o0:s->Conv2D_179_mul_scale_315:i1:n [ label="edge id=[745]\ltid=4735 4736\l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_179_mul_scale_314 FLOAT( 1 )\lConv2D_179_mul_scale_314 live(0, inf, id=171)\lpool=7[22624, 22626]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_179_mul_scale_315:o0:s->Conv2D_179_off_bias_317:i0:n [ label="edge id=[746]\ltid=4744 4745\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x3x3\lin=out Q[5S.10]\lin=out: (S16) M=5 N=10 sign=true\lConv2D_179_mul_scale_out_316 FLOAT( 1 32 3 3 )\lConv2D_179_mul_scale_out_316 live(88, 88, id=509) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_179_off_bias_319:o0:s->Conv2D_179_off_bias_317:i1:n [ label="edge id=[747]\ltid=4748 4749\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l32x1x1\lin=out Q[5S.10]\lin=out: (S16) M=5 N=10 sign=true\lConv2D_179_off_bias_319 FLOAT( 32 1 1 )\lConv2D_179_off_bias_319 live(0, inf, id=172)\lpool=7[20624, 20688]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_182_weights:o0:s->dma_9i90:n [ penwidth=2, style=dashed  ]; 
dma_9i90:s->Conv2D_182:i1:n [ label="cloned=0\ledge id=[757]\ltid=4814 4815\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l32x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00637841, )\loffset=(0, )\lConv2D_182_weights FLOAT( 32 32 1 1 )\lConv2D_182_weights live(0, inf, id=174)\lpool=5[637440, 638464]=1.00 KB\loctoFlash edge bs=1024\l context[0](1,0)\lin bw=1.00 KB\lis cache path\l"   ]; 
Conv2D_182:o0:s->Conv2D_182_mul_scale_324:i0:n [ label="edge id=[758]\ltid=7150 4824\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_182_out_0 FLOAT( 1 32 3 3 )\lConv2D_182_out_0 live(90, 91, id=519) edge bs=576\l context[0](0,1)\l context[1](1,1)\lout bw=288 B\l" ]; 
Conv2D_182_mul_scale_323:o0:s->Conv2D_182_mul_scale_324:i1:n [ label="edge id=[759]\ltid=4827 4828\l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_182_mul_scale_323 FLOAT( 1 )\lConv2D_182_mul_scale_323 live(0, inf, id=175)\lpool=7[22640, 22642]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_182_mul_scale_324:o0:s->Conv2D_182_off_bias_326:i0:n [ label="edge id=[760]\ltid=4836 4837\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lin=out Q[5S.10]\lin=out: (S16) M=5 N=10 sign=true\lConv2D_182_mul_scale_out_325 FLOAT( 1 32 3 3 )\lConv2D_182_mul_scale_out_325 live(90, 90, id=520) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_182_off_bias_328:o0:s->Conv2D_182_off_bias_326:i1:n [ label="edge id=[761]\ltid=4840 4841\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l32x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_182_off_bias_328 FLOAT( 32 1 1 )\lConv2D_182_off_bias_328 live(0, inf, id=176)\lpool=7[15616, 15744]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_7i86:s->dma_7i90:n [ penwidth=2, style=dashed  ]; 
dma_7i90:s->Add_185:i0:n [ label="cloned=0\ledge id=[768]\ltid=7803 4885\lbatch: 16(in) 16(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0395778, )\loffset=(-66, )\lPReLU_178_out_0 FLOAT( 1 32 3 3 )\lPReLU_178_out_0 live(86, 90, id=502)\lpool=8[6912, 7200]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
PReLU_188_alpha:o0:s->PReLU_188_17_mul_x:i1:n [ label="edge id=[781]\ltid=7166 4966\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00311039, )\loffset=(0, )\lPReLU_188_alpha FLOAT( 1 32 1 1 )\lPReLU_188_alpha live(0, inf, id=178)\lpool=7[22000, 22032]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_188_17_relu_x:o0:s->PReLU_188_17_add_x:i0:n [ label="edge id=[782]\ltid=4971 4972\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0471963, )\loffset=(-111, )\lPReLU_188_17_relu_x FLOAT( 1 32 3 3 )\lPReLU_188_17_relu_x live(91, 91, id=527) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_188_17_add_x:o0:s->Conv2D_189_suboff_329:i0:n [ label="edge id=[784]\ltid=4984 4985\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0471963, )\loffset=(-111, )\lPReLU_188_out_0 FLOAT( 1 32 3 3 )\lPReLU_188_out_0 live(91, 91, id=527) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_189_zero_off_331:o0:s->Conv2D_189_suboff_329:i1:n [ label="edge id=[785]\ltid=4988 4989\l1\lbits=8\lin=out: (S8)\lscale=(0.0471963, )\loffset=(0, )\lConv2D_189_zero_off_331 FLOAT( 1 )\lConv2D_189_zero_off_331 live(0, inf, id=179)\lpool=7[22864, 22865]=1 B\lec params pool edge bs=1\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_189_weights:o0:s->dma_1i93:n [ penwidth=2, style=dashed  ]; 
dma_1i93:s->Conv2D_189:i1:n [ label="cloned=0\ledge id=[787]\ltid=5001 5002\lbatch: 24(in,L) 24(out,L) 24(mem,L) \l1(nkern) \l1x288x1x1\lbits=8\lin=out: (S8)\lscale=(0.00984252, )\loffset=(0, )\lConv2D_189_weights FLOAT( 1 32 3 3 )\lConv2D_189_weights live(0, inf, id=180)\lpool=5[642160, 642448]=288 B\loctoFlash edge bs=288\l context[0](1,0)\lin bw=288 B\lis cache path\l"   ]; 
Conv2D_189:o0:s->Conv2D_189_mul_scale_333:i0:n [ label="edge id=[788]\ltid=7201 5011\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x1x1x1\lin=out Q[20S.-5]\lin=out: (S16) M=20 N=-5 sign=true\lConv2D_189_out_0 FLOAT( 1 1 1 1 )\lConv2D_189_out_0 live(93, 94, id=530) edge bs=2\l context[0](0,11)\l context[1](1,1)\lout bw=?\l" ]; 
Conv2D_189_mul_scale_332:o0:s->Conv2D_189_mul_scale_333:i1:n [ label="edge id=[789]\ltid=5014 5015\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_189_mul_scale_332 FLOAT( 1 )\lConv2D_189_mul_scale_332 live(0, inf, id=181)\lpool=7[22656, 22658]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_189_mul_scale_333:o0:s->Conv2D_189_off_bias_335:i0:n [ label="edge id=[790]\ltid=5023 5024\lbatch: 1(in) 1(out,L) \l1x1x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_189_mul_scale_out_334 FLOAT( 1 1 1 1 )\lConv2D_189_mul_scale_out_334 live(93, 93, id=531) edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_189_off_bias_337:o0:s->Conv2D_189_off_bias_335:i1:n [ label="edge id=[791]\ltid=5027 5028\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_189_off_bias_337 FLOAT( 1 )\lConv2D_189_off_bias_337 live(0, inf, id=182)\lpool=7[22832, 22834]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_192_weights_inflated_461:o0:s->dma_7i79:n [ penwidth=2, style=dashed  ]; 
dma_7i79:s->Conv2D_192:i1:n [ label="cloned=0\ledge id=[799]\ltid=5077 5078\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l128x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00917354, )\loffset=(0, )\lConv2D_192_weights_inflated_461 FLOAT( 128 4 3 3 )\lConv2D_192_weights_inflated_461 live(0, inf, id=185)\lpool=5[587648, 592256]=4.50 KB\loctoFlash edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lis cache path\l"   ]; 
Conv2D_192:o0:s->Conv2D_192_mul_scale_342:i0:n [ label="edge id=[800]\ltid=5086 5087\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_192_out_0 FLOAT( 1 128 3 3 )\lConv2D_192_out_0 live(79, 79, id=470) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_192_mul_scale_341:o0:s->Conv2D_192_mul_scale_342:i1:n [ label="edge id=[801]\ltid=5090 5091\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_192_mul_scale_341 FLOAT( 1 )\lConv2D_192_mul_scale_341 live(0, inf, id=186)\lpool=7[22672, 22674]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_192_mul_scale_342:o0:s->Conv2D_192_off_bias_344:i0:n [ label="edge id=[802]\ltid=5099 5100\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x3x3\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_192_mul_scale_out_343 FLOAT( 1 128 3 3 )\lConv2D_192_mul_scale_out_343 live(79, 79, id=471) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_192_off_bias_346:o0:s->Conv2D_192_off_bias_344:i1:n [ label="edge id=[803]\ltid=5103 5104\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l128x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_192_off_bias_346 FLOAT( 128 1 1 )\lConv2D_192_off_bias_346 live(0, inf, id=187)\lpool=7[13312, 13568]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_195_weights:o0:s->dma_2i81:n [ penwidth=2, style=dashed  ]; 
dma_2i81:s->Conv2D_195:i1:n [ label="cloned=0\ledge id=[813]\ltid=5169 5170\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00316806, )\loffset=(0, )\lConv2D_195_weights FLOAT( 128 128 1 1 )\lConv2D_195_weights live(0, inf, id=188)\lpool=5[502656, 519040]=16.00 KB\loctoFlash edge bs=16384\l context[0](1,0)\lin bw=16.00 KB\lis cache path\l"   ]; 
Conv2D_195:o0:s->Conv2D_195_mul_scale_351:i0:n [ label="edge id=[814]\ltid=7066 5179\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_195_out_0 FLOAT( 1 128 3 3 )\lConv2D_195_out_0 live(81, 82, id=478) edge bs=2304\l context[0](0,7)\l context[1](1,1)\lout bw=1.12 KB\l" ]; 
Conv2D_195_mul_scale_350:o0:s->Conv2D_195_mul_scale_351:i1:n [ label="edge id=[815]\ltid=5182 5183\l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_195_mul_scale_350 FLOAT( 1 )\lConv2D_195_mul_scale_350 live(0, inf, id=189)\lpool=7[22688, 22690]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_195_mul_scale_351:o0:s->Conv2D_195_off_bias_353:i0:n [ label="edge id=[816]\ltid=5191 5192\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x3x3\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_195_mul_scale_out_352 FLOAT( 1 128 3 3 )\lConv2D_195_mul_scale_out_352 live(81, 81, id=479) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_195_off_bias_355:o0:s->Conv2D_195_off_bias_353:i1:n [ label="edge id=[817]\ltid=5195 5196\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_195_off_bias_355 FLOAT( 128 1 1 )\lConv2D_195_off_bias_355 live(0, inf, id=190)\lpool=7[8704, 9216]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_4i77:s->dma_0i83:n [ penwidth=2, style=dashed  ]; 
dma_0i83:s->Add_198:i0:n [ label="cloned=0\ledge id=[824]\ltid=5239 5240\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lMaxPool_164_out_0 FLOAT( 1 128 3 3 )\lMaxPool_164_out_0 live(77, 83, id=465)\lpool=8[18432, 19584]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
PReLU_201_alpha:o0:s->PReLU_201_18_mul_x:i1:n [ label="edge id=[837]\ltid=7080 5321\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.0107883, )\loffset=(0, )\lPReLU_201_alpha FLOAT( 1 128 1 1 )\lPReLU_201_alpha live(0, inf, id=192)\lpool=7[15232, 15360]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_201_18_relu_x:o0:s->PReLU_201_18_add_x:i0:n [ label="edge id=[838]\ltid=5326 5327\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.154758, )\loffset=(-94, )\lPReLU_201_18_relu_x FLOAT( 1 128 3 3 )\lPReLU_201_18_relu_x live(84, 84, id=492) edge bs=1152\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_202_weights_inflated_463:o0:s->dma_9i86:n [ penwidth=2, style=dashed  ]; 
dma_9i86:s->Conv2D_202:i1:n [ label="cloned=0\ledge id=[843]\ltid=5356 5357\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l128x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00888903, )\loffset=(0, )\lConv2D_202_weights_inflated_463 FLOAT( 128 4 3 3 )\lConv2D_202_weights_inflated_463 live(0, inf, id=194)\lpool=5[592256, 596864]=4.50 KB\loctoFlash edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lis cache path\l"   ]; 
Conv2D_202:o0:s->Conv2D_202_mul_scale_360:i0:n [ label="edge id=[844]\ltid=5365 5366\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_202_out_0 FLOAT( 1 128 3 3 )\lConv2D_202_out_0 live(86, 86, id=503) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_202_mul_scale_359:o0:s->Conv2D_202_mul_scale_360:i1:n [ label="edge id=[845]\ltid=5369 5370\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_202_mul_scale_359 FLOAT( 1 )\lConv2D_202_mul_scale_359 live(0, inf, id=195)\lpool=7[22704, 22706]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_202_mul_scale_360:o0:s->Conv2D_202_off_bias_362:i0:n [ label="edge id=[846]\ltid=5378 5379\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x3x3\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_202_mul_scale_out_361 FLOAT( 1 128 3 3 )\lConv2D_202_mul_scale_out_361 live(86, 86, id=504) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_202_off_bias_364:o0:s->Conv2D_202_off_bias_362:i1:n [ label="edge id=[847]\ltid=5382 5383\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l128x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_202_off_bias_364 FLOAT( 128 1 1 )\lConv2D_202_off_bias_364 live(0, inf, id=196)\lpool=7[13568, 13824]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_205_weights:o0:s->dma_1i88:n [ penwidth=2, style=dashed  ]; 
dma_1i88:s->Conv2D_205:i1:n [ label="cloned=0\ledge id=[857]\ltid=5448 5449\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00231645, )\loffset=(0, )\lConv2D_205_weights FLOAT( 128 128 1 1 )\lConv2D_205_weights live(0, inf, id=198)\lpool=5[519040, 535424]=16.00 KB\loctoFlash edge bs=16384\l context[0](1,0)\lin bw=16.00 KB\lis cache path\l"   ]; 
Conv2D_205:o0:s->Conv2D_205_mul_scale_369:i0:n [ label="edge id=[858]\ltid=7112 5458\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_205_out_0 FLOAT( 1 128 3 3 )\lConv2D_205_out_0 live(88, 89, id=511) edge bs=2304\l context[0](0,7)\l context[1](1,1)\lout bw=1.12 KB\l" ]; 
Conv2D_205_mul_scale_368:o0:s->Conv2D_205_mul_scale_369:i1:n [ label="edge id=[859]\ltid=5461 5462\l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_205_mul_scale_368 FLOAT( 1 )\lConv2D_205_mul_scale_368 live(0, inf, id=199)\lpool=7[22720, 22722]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_205_mul_scale_369:o0:s->Conv2D_205_off_bias_371:i0:n [ label="edge id=[860]\ltid=5470 5471\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x3x3\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_205_mul_scale_out_370 FLOAT( 1 128 3 3 )\lConv2D_205_mul_scale_out_370 live(88, 88, id=512) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_205_off_bias_373:o0:s->Conv2D_205_off_bias_371:i1:n [ label="edge id=[861]\ltid=5474 5475\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_205_off_bias_373 FLOAT( 128 1 1 )\lConv2D_205_off_bias_373 live(0, inf, id=102)\lpool=7[6656, 7168]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i84:s->dma_2i89:n [ penwidth=2, style=dashed  ]; 
dma_2i89:s->Add_208:i0:n [ label="cloned=0\ledge id=[868]\ltid=7762 5519\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.154758, )\loffset=(-94, )\lPReLU_201_out_0 FLOAT( 1 128 3 3 )\lPReLU_201_out_0 live(84, 89, id=493)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
PReLU_211_alpha:o0:s->PReLU_211_19_mul_x:i1:n [ label="edge id=[881]\ltid=7138 5600\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00780097, )\loffset=(0, )\lPReLU_211_alpha FLOAT( 1 128 1 1 )\lPReLU_211_alpha live(0, inf, id=201)\lpool=7[17280, 17408]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_3i90:s->dma_2i93:n [ penwidth=2, style=dashed  ]; 
dma_2i93:s->PReLU_211_19_add_x:i0:n [ label="cloned=0\ledge id=[882]\ltid=5605 5606\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.148522, )\loffset=(-89, )\lPReLU_211_19_relu_x FLOAT( 1 128 3 3 )\lPReLU_211_19_relu_x live(90, 93, id=524)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
Conv2D_212_weights_inflated_465:o0:s->dma_9i95:n [ penwidth=2, style=dashed  ]; 
dma_9i95:s->Conv2D_212:i1:n [ label="cloned=0\ledge id=[887]\ltid=5635 5636\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l128x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00949649, )\loffset=(0, )\lConv2D_212_weights_inflated_465 FLOAT( 128 4 3 3 )\lConv2D_212_weights_inflated_465 live(0, inf, id=202)\lpool=5[596864, 601472]=4.50 KB\loctoFlash edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lis cache path\l"   ]; 
Conv2D_212:o0:s->Conv2D_212_mul_scale_378:i0:n [ label="edge id=[888]\ltid=5644 5645\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_212_out_0 FLOAT( 1 128 3 3 )\lConv2D_212_out_0 live(95, 95, id=535) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_212_mul_scale_377:o0:s->Conv2D_212_mul_scale_378:i1:n [ label="edge id=[889]\ltid=5648 5649\l1\lin=out Q[-9S.24]\lin=out: (S16) M=-9 N=24 sign=true\lConv2D_212_mul_scale_377 FLOAT( 1 )\lConv2D_212_mul_scale_377 live(0, inf, id=203)\lpool=7[22736, 22738]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_212_mul_scale_378:o0:s->Conv2D_212_off_bias_380:i0:n [ label="edge id=[890]\ltid=5657 5658\lbatch: 4(in) 4(out,L) 4(mem) \l1x128x3x3\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_212_mul_scale_out_379 FLOAT( 1 128 3 3 )\lConv2D_212_mul_scale_out_379 live(95, 95, id=536) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_212_off_bias_382:o0:s->Conv2D_212_off_bias_380:i1:n [ label="edge id=[891]\ltid=5661 5662\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l128x1x1\lin=out Q[7S.8]\lin=out: (S16) M=7 N=8 sign=true\lConv2D_212_off_bias_382 FLOAT( 128 1 1 )\lConv2D_212_off_bias_382 live(0, inf, id=204)\lpool=7[13824, 14080]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_215_weights:o0:s->dma_1i97:n [ penwidth=2, style=dashed  ]; 
dma_1i97:s->Conv2D_215:i1:n [ label="cloned=0\ledge id=[901]\ltid=5727 5728\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l128x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00252022, )\loffset=(0, )\lConv2D_215_weights FLOAT( 128 128 1 1 )\lConv2D_215_weights live(0, inf, id=206)\lpool=5[535424, 551808]=16.00 KB\loctoFlash edge bs=16384\l context[0](1,0)\lin bw=16.00 KB\lis cache path\l"   ]; 
Conv2D_215:o0:s->Conv2D_215_mul_scale_387:i0:n [ label="edge id=[902]\ltid=7156 5737\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_215_out_0 FLOAT( 1 128 3 3 )\lConv2D_215_out_0 live(97, 98, id=539) edge bs=2304\l context[0](0,7)\l context[1](1,1)\lout bw=1.12 KB\l" ]; 
Conv2D_215_mul_scale_386:o0:s->Conv2D_215_mul_scale_387:i1:n [ label="edge id=[903]\ltid=5740 5741\l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_215_mul_scale_386 FLOAT( 1 )\lConv2D_215_mul_scale_386 live(0, inf, id=207)\lpool=7[22752, 22754]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_215_mul_scale_387:o0:s->Conv2D_215_off_bias_389:i0:n [ label="edge id=[904]\ltid=5749 5750\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x3x3\lin=out Q[6S.9]\lin=out: (S16) M=6 N=9 sign=true\lConv2D_215_mul_scale_out_388 FLOAT( 1 128 3 3 )\lConv2D_215_mul_scale_out_388 live(97, 97, id=540) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_215_off_bias_391:o0:s->Conv2D_215_off_bias_389:i1:n [ label="edge id=[905]\ltid=5753 5754\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_215_off_bias_391 FLOAT( 128 1 1 )\lConv2D_215_off_bias_391 live(0, inf, id=208)\lpool=7[7168, 7680]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_6i93:s->dma_4i98:n [ penwidth=2, style=dashed  ]; 
dma_4i98:s->Add_218:i0:n [ label="cloned=0\ledge id=[912]\ltid=7836 5798\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.148522, )\loffset=(-89, )\lPReLU_211_out_0 FLOAT( 1 128 3 3 )\lPReLU_211_out_0 live(93, 98, id=533)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
PReLU_221_alpha:o0:s->PReLU_221_20_mul_x:i1:n [ label="edge id=[925]\ltid=7182 5879\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.00882751, )\loffset=(0, )\lPReLU_221_alpha FLOAT( 1 128 1 1 )\lPReLU_221_alpha live(0, inf, id=211)\lpool=7[17408, 17536]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_221_20_relu_x:o0:s->PReLU_221_20_add_x:i0:n [ label="edge id=[926]\ltid=5884 5885\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.151429, )\loffset=(-99, )\lPReLU_221_20_relu_x FLOAT( 1 128 3 3 )\lPReLU_221_20_relu_x live(99, 99, id=546) edge bs=1152\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_222_weights:o0:s->dma_6i101:n [ penwidth=2, style=dashed  ]; 
dma_6i101:s->Conv2D_222:i1:n [ label="cloned=0\ledge id=[931]\ltid=5914 5915\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l32x128x1x1\lbits=8\lin=out: (S8)\lscale=(0.000760296, )\loffset=(0, )\lConv2D_222_weights FLOAT( 32 128 1 1 )\lConv2D_222_weights live(0, inf, id=212)\lpool=5[613760, 617856]=4.00 KB\loctoFlash edge bs=4096\l context[0](1,0)\lin bw=4.00 KB\lis cache path\l"   ]; 
Conv2D_222:o0:s->Conv2D_222_mul_scale_396:i0:n [ label="edge id=[932]\ltid=7205 5924\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_222_out_0 FLOAT( 1 32 3 3 )\lConv2D_222_out_0 live(101, 102, id=549) edge bs=576\l context[0](0,7)\l context[1](1,1)\lout bw=288 B\l" ]; 
Conv2D_222_mul_scale_395:o0:s->Conv2D_222_mul_scale_396:i1:n [ label="edge id=[933]\ltid=5927 5928\l1\lin=out Q[-13S.28]\lin=out: (S16) M=-13 N=28 sign=true\lConv2D_222_mul_scale_395 FLOAT( 1 )\lConv2D_222_mul_scale_395 live(0, inf, id=213)\lpool=7[22768, 22770]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_222_mul_scale_396:o0:s->Conv2D_222_off_bias_398:i0:n [ label="edge id=[934]\ltid=5936 5937\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lin=out Q[5S.10]\lin=out: (S16) M=5 N=10 sign=true\lConv2D_222_mul_scale_out_397 FLOAT( 1 32 3 3 )\lConv2D_222_mul_scale_out_397 live(101, 101, id=550) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_222_off_bias_400:o0:s->Conv2D_222_off_bias_398:i1:n [ label="edge id=[935]\ltid=5940 5941\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l32x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_222_off_bias_400 FLOAT( 32 1 1 )\lConv2D_222_off_bias_400 live(0, inf, id=214)\lpool=7[15488, 15616]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_225_alpha:o0:s->PReLU_225_21_mul_x:i1:n [ label="edge id=[947]\ltid=7215 6018\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00535187, )\loffset=(0, )\lPReLU_225_alpha FLOAT( 1 32 1 1 )\lPReLU_225_alpha live(0, inf, id=215)\lpool=7[21168, 21200]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_225_21_relu_x:o0:s->PReLU_225_21_add_x:i0:n [ label="edge id=[948]\ltid=6023 6024\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.035386, )\loffset=(-74, )\lPReLU_225_21_relu_x FLOAT( 1 32 3 3 )\lPReLU_225_21_relu_x live(102, 102, id=555) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_226_weights_inflated_467:o0:s->dma_4i104:n [ penwidth=2, style=dashed  ]; 
dma_4i104:s->Conv2D_226:i1:n [ label="cloned=0\ledge id=[953]\ltid=6053 6054\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l4(nkern) \l32x4x3x3\lbits=8\lin=out: (S8)\lscale=(0.00705124, )\loffset=(0, )\lConv2D_226_weights_inflated_467 FLOAT( 32 4 3 3 )\lConv2D_226_weights_inflated_467 live(0, inf, id=217)\lpool=5[634240, 635392]=1.12 KB\loctoFlash edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lis cache path\l"   ]; 
Conv2D_226:o0:s->Conv2D_226_mul_scale_405:i0:n [ label="edge id=[954]\ltid=6062 6063\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_226_out_0 FLOAT( 1 32 3 3 )\lConv2D_226_out_0 live(104, 104, id=558) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_226_mul_scale_404:o0:s->Conv2D_226_mul_scale_405:i1:n [ label="edge id=[955]\ltid=6066 6067\l1\lin=out Q[-11S.26]\lin=out: (S16) M=-11 N=26 sign=true\lConv2D_226_mul_scale_404 FLOAT( 1 )\lConv2D_226_mul_scale_404 live(0, inf, id=218)\lpool=7[22784, 22786]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_226_mul_scale_405:o0:s->Conv2D_226_off_bias_407:i0:n [ label="edge id=[956]\ltid=6075 6076\lbatch: 4(in) 4(out,L) 4(mem) \l1x32x3x3\lin=out Q[5S.10]\lin=out: (S16) M=5 N=10 sign=true\lConv2D_226_mul_scale_out_406 FLOAT( 1 32 3 3 )\lConv2D_226_mul_scale_out_406 live(104, 104, id=559) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_226_off_bias_409:o0:s->Conv2D_226_off_bias_407:i1:n [ label="edge id=[957]\ltid=6079 6080\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l32x1x1\lin=out Q[5S.10]\lin=out: (S16) M=5 N=10 sign=true\lConv2D_226_off_bias_409 FLOAT( 32 1 1 )\lConv2D_226_off_bias_409 live(0, inf, id=219)\lpool=7[20688, 20752]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_229_weights:o0:s->dma_1i106:n [ penwidth=2, style=dashed  ]; 
dma_1i106:s->Conv2D_229:i1:n [ label="cloned=0\ledge id=[967]\ltid=6145 6146\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l16(nkern) \l32x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00541723, )\loffset=(0, )\lConv2D_229_weights FLOAT( 32 32 1 1 )\lConv2D_229_weights live(0, inf, id=221)\lpool=5[638464, 639488]=1.00 KB\loctoFlash edge bs=1024\l context[0](1,0)\lin bw=1.00 KB\lis cache path\l"   ]; 
Conv2D_229:o0:s->Conv2D_229_mul_scale_414:i0:n [ label="edge id=[968]\ltid=7227 6155\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_229_out_0 FLOAT( 1 32 3 3 )\lConv2D_229_out_0 live(106, 107, id=562) edge bs=576\l context[0](0,1)\l context[1](1,1)\lout bw=288 B\l" ]; 
Conv2D_229_mul_scale_413:o0:s->Conv2D_229_mul_scale_414:i1:n [ label="edge id=[969]\ltid=6158 6159\l1\lin=out Q[-12S.27]\lin=out: (S16) M=-12 N=27 sign=true\lConv2D_229_mul_scale_413 FLOAT( 1 )\lConv2D_229_mul_scale_413 live(0, inf, id=222)\lpool=7[22800, 22802]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_229_mul_scale_414:o0:s->Conv2D_229_off_bias_416:i0:n [ label="edge id=[970]\ltid=6167 6168\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lin=out Q[5S.10]\lin=out: (S16) M=5 N=10 sign=true\lConv2D_229_mul_scale_out_415 FLOAT( 1 32 3 3 )\lConv2D_229_mul_scale_out_415 live(106, 106, id=563) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_229_off_bias_418:o0:s->Conv2D_229_off_bias_416:i1:n [ label="edge id=[971]\ltid=6171 6172\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l32x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lConv2D_229_off_bias_418 FLOAT( 32 1 1 )\lConv2D_229_off_bias_418 live(0, inf, id=223)\lpool=7[15744, 15872]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_9i102:s->dma_2i106:n [ penwidth=2, style=dashed  ]; 
dma_2i106:s->Add_232:i0:n [ label="cloned=0\ledge id=[978]\ltid=7920 6216\lbatch: 16(in) 16(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.035386, )\loffset=(-74, )\lPReLU_225_out_0 FLOAT( 1 32 3 3 )\lPReLU_225_out_0 live(102, 106, id=556)\lpool=8[864, 1152]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
PReLU_235_alpha:o0:s->PReLU_235_22_mul_x:i1:n [ label="edge id=[991]\ltid=7237 6297\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x32x1x1\lbits=8\lin=out: (S8)\lscale=(0.00713583, )\loffset=(0, )\lPReLU_235_alpha FLOAT( 1 32 1 1 )\lPReLU_235_alpha live(0, inf, id=227)\lpool=7[22032, 22064]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_235_22_relu_x:o0:s->PReLU_235_22_add_x:i0:n [ label="edge id=[992]\ltid=6302 6303\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0510776, )\loffset=(-73, )\lPReLU_235_22_relu_x FLOAT( 1 32 3 3 )\lPReLU_235_22_relu_x live(107, 107, id=569) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_235_22_add_x:o0:s->Conv2D_236_suboff_419:i0:n [ label="edge id=[994]\ltid=6315 6316\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0510776, )\loffset=(-73, )\lPReLU_235_out_0 FLOAT( 1 32 3 3 )\lPReLU_235_out_0 live(107, 107, id=569) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_236_zero_off_421:o0:s->Conv2D_236_suboff_419:i1:n [ label="edge id=[995]\ltid=6319 6320\l1\lbits=8\lin=out: (S8)\lscale=(0.0510776, )\loffset=(0, )\lConv2D_236_zero_off_421 FLOAT( 1 )\lConv2D_236_zero_off_421 live(0, inf, id=228)\lpool=7[22880, 22881]=1 B\lec params pool edge bs=1\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_236_weights:o0:s->dma_6i109:n [ penwidth=2, style=dashed  ]; 
dma_6i109:s->Conv2D_236:i1:n [ label="cloned=0\ledge id=[997]\ltid=6332 6333\lbatch: 24(in,L) 24(out,L) 24(mem,L) \l18(nkern) \l1404x288x1x1\lbits=8\lin=out: (S8)\lscale=(0.011688, )\loffset=(0, )\lConv2D_236_weights FLOAT( 1404 32 3 3 )\lConv2D_236_weights live(0, inf, id=229)\lpool=5[0, 404352]=394.88 KB\loctoFlash edge bs=404352\l context[0](1,0)\lin bw=394.88 KB\lis cache path\l"   ]; 
Conv2D_236:o0:s->Conv2D_236_mul_scale_423:i0:n [ label="edge id=[998]\ltid=7256 6342\lbatch: 18(in) 18(out,L) 0(mem,L) \l1x1404x1x1\lin=out Q[21S.-6]\lin=out: (S16) M=21 N=-6 sign=true\lConv2D_236_out_0 FLOAT( 1 1404 1 1 )\lConv2D_236_out_0 live(109, 110, id=572) edge bs=2808\l context[0](0,11)\l context[1](1,1)\lout bw=?\l" ]; 
Conv2D_236_mul_scale_422:o0:s->Conv2D_236_mul_scale_423:i1:n [ label="edge id=[999]\ltid=6345 6346\l1\lin=out Q[-10S.25]\lin=out: (S16) M=-10 N=25 sign=true\lConv2D_236_mul_scale_422 FLOAT( 1 )\lConv2D_236_mul_scale_422 live(0, inf, id=230)\lpool=7[22816, 22818]=2 B\lec params pool edge bs=2\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_236_mul_scale_423:o0:s->Conv2D_236_off_bias_425:i0:n [ label="edge id=[1000]\ltid=6354 6355\lbatch: 18(in) 18(out,L) \l1x1404x1x1\lin=out Q[9S.6]\lin=out: (S16) M=9 N=6 sign=true\lConv2D_236_mul_scale_out_424 FLOAT( 1 1404 1 1 )\lConv2D_236_mul_scale_out_424 live(109, 109, id=573) edge bs=2808\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_236_off_bias_427:o0:s->dma_4i109:n [ penwidth=2, style=dashed  ]; 
dma_4i109:s->Conv2D_236_off_bias_425:i1:n [ label="cloned=0\ledge id=[1001]\ltid=6358 6359\lbatch: 18(in,L) 18(out,L) 18(mem,L) \l1404x1x1\lin=out Q[9S.6]\lin=out: (S16) M=9 N=6 sign=true\lConv2D_236_off_bias_427 FLOAT( 1404 1 1 )\lConv2D_236_off_bias_427 live(0, inf, id=231)\lpool=5[617856, 620664]=2.74 KB\loctoFlash edge bs=2808\l context[0](1,0)\lin bw=2.74 KB\lis cache path\l"   ]; 
Transpose_238:o0:s->__NN__RETURN__:i1:n [ label="edge id=[1007]\ltid=6394 6395\lbatch: 0(out,L) 0(mem,L) \l1x1x1x1404\lbits=8\lin=out: (S8)\lscale=(0.839546, )\loffset=(-67, )\lTranspose_238_out_0 INT8( 1 1 1 1404 )\lTranspose_238_out_0 live(109, 110, id=574)\lpool=8[0, 1404]=1.37 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1404\l context[0](1,0)\lout bw=?\l" ]; 
Transpose_1:o0:s->dma_3i2:n [ penwidth=2, style=dashed  ]; 
dma_3i2:s->Quantize_5:i0:n [ label="cloned=0\ledge id=[1013]\ltid=19 80\lbatch: 3(in) 3(out,L) 0(mem,L) \l1x3x192x192\lbits=8\lin=out: (U8)\lscale=(0.00784314, )\loffset=(127, )\lDequantize_4_out_0 FLOAT( 1 3 192 192 )\lTranspose_1_out_0 live(0, 2, id=25)\lpool=8[0, 110592]=108.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=110592\l context[0](1,0)\lin bw=108.00 KB\l"   ]; 
Quantize_5_966_requantize_zero:o0:s->Quantize_5:i1:n [ label="edge id=[1014]\ltid=6407 6408\l1x1x1x1\lin=out Q[7S.0]\lin=out: (S8) M=7 N=0 sign=true\lQuantize_5_966_requantize_zero\lQuantize_5_966_requantize_zero live(0, inf, id=26)\lpool=7[22848, 22849]=1 B\lec params pool edge bs=1\l context[0](1,0)\lout bw=?\l" ]; 
dma_9i2:s->dma_0i3:n [ penwidth=2, style=dashed  ]; 
dma_0i3:s->Conv2D_7:i0:n [ label="cloned=0\ledge id=[1016]\ltid=6409 6410\lbatch: 3(in,L) 3(out,L) 0(mem,L) \l1x3x192x192\lbits=8\lin=out: (S8)\lscale=(0.00784314, )\loffset=(-1, )\lDequantize_6_out_0 FLOAT( 1 3 192 192 )\lQuantize_5_out_0 live(2, 3, id=235)\lpool=8[442368, 552960]=108.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=110592\l context[0](1,0)\lin bw=432.00 KB\lbatch depth=3\lbatch iter=1\ltotal iter=4\l"   ]; 
dma_7i3:s->dma_1i4:n [ penwidth=2, style=dashed  ]; 
dma_1i4:s->PReLU_10_0_relu_x:i0:n [ label="cloned=0\ledge id=[1018]\ltid=171 206\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.0798333, )\loffset=(-3, )\lDequantize_9_out_0 FLOAT( 1 16 96 96 )\lConv2D_7_off_bias_out_30 live(3, 4, id=238)\lpool=8[294912, 442368]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
Conv2D_7_off_bias_29:o0:s->PReLU_10_0_clip_x:i0:n [ label="edge id=[1019]\ltid=171 216\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.0798333, )\loffset=(-3, )\lDequantize_9_out_0 FLOAT( 1 16 96 96 )\lConv2D_7_off_bias_out_30 live(3, 4, id=238) edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
dma_9i3:s->dma_8i4:n [ penwidth=2, style=dashed  ]; 
dma_8i4:s->PReLU_10_0_mul_x_mul_sub2_:i0:n [ label="cloned=0\ledge id=[1022]\ltid=6417 6418\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=16\lin=out: (S16)\lscale=(0.000781464, )\loffset=(0, )\lPReLU_10_0_mul_x FLOAT( 1 16 96 96 )\lPReLU_10_0_mul_x live(3, 4, id=240)\lpool=8[0, 294912]=288.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=294912\l context[0](1,0)\lin bw=288.00 KB\l"   ]; 
PReLU_10_0_mul_x_mul_sub2_:o0:s->PReLU_10_0_add_x:i1:n [ label="edge id=[1024]\ltid=6421 6422\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.0804603, )\loffset=(-2, )\lPReLU_10_0_mul_x FLOAT( 1 16 96 96 )\lPReLU_10_0_mul_x_cp_in_1 live(4, 4, id=241) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_10_0_add_x:o0:s->Conv2D_11:i0:n [ label="edge id=[1027]\ltid=6427 6428\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.0804603, )\loffset=(-2, )\lPReLU_10_out_0 FLOAT( 1 16 96 96 )\lPReLU_10_out_0 live(4, 6, id=243) edge bs=147456\l context[0](1,4)\l context[1](0,255)\lout bw=144.00 KB\l" ]; 
dma_4i4:s->dma_6i5:n [ penwidth=2, style=dashed  ]; 
dma_6i5:s->Conv2D_14:i0:n [ label="cloned=0\ledge id=[1030]\ltid=6429 6430\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.120817, )\loffset=(11, )\lDequantize_13_out_0 FLOAT( 1 16 96 96 )\lConv2D_11_off_bias_out_39 live(4, 5, id=246)\lpool=8[442368, 589824]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\lbatch depth=16\lbatch iter=1\ltotal iter=1\l"   ]; 
dma_0i5:s->dma_6i6:n [ penwidth=2, style=dashed  ]; 
dma_6i6:s->Add_17:i1:n [ label="cloned=0\ledge id=[1032]\ltid=402 439\lbatch: 4(in) 16(out,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.179461, )\loffset=(-3, )\lDequantize_16_out_0 FLOAT( 1 16 96 96 )\lConv2D_14_off_bias_out_48 live(5, 6, id=249)\lpool=8[0, 147456]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
dma_1i6:s->dma_0i7:n [ penwidth=2, style=dashed  ]; 
dma_0i7:s->PReLU_20_1_relu_x:i0:n [ label="cloned=0\ledge id=[1034]\ltid=450 485\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.18817, )\loffset=(-11, )\lDequantize_19_out_0 FLOAT( 1 16 96 96 )\lAdd_17_out_0 live(6, 7, id=250)\lpool=8[147456, 294912]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
Add_17:o0:s->PReLU_20_1_clip_x:i0:n [ label="edge id=[1035]\ltid=450 495\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.18817, )\loffset=(-11, )\lDequantize_19_out_0 FLOAT( 1 16 96 96 )\lAdd_17_out_0 live(6, 7, id=250) edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
PReLU_20_1_mul_x:o0:s->PReLU_20_1_mul_x_mul_sub2_:i0:n [ label="edge id=[1038]\ltid=6437 6438\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=16\lin=out: (S16)\lscale=(0.00108013, )\loffset=(0, )\lPReLU_20_1_mul_x FLOAT( 1 16 96 96 )\lPReLU_20_1_mul_x live(6, 6, id=252) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
dma_8i6:s->dma_5i7:n [ penwidth=2, style=dashed  ]; 
dma_5i7:s->PReLU_20_1_add_x:i1:n [ label="cloned=0\ledge id=[1040]\ltid=6441 6442\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.120411, )\loffset=(-89, )\lPReLU_20_1_mul_x FLOAT( 1 16 96 96 )\lPReLU_20_1_mul_x_cp_in_2 live(6, 7, id=253)\lpool=8[294912, 442368]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
PReLU_20_1_add_x:o0:s->Conv2D_21:i0:n [ label="edge id=[1043]\ltid=6447 6448\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.120411, )\loffset=(-89, )\lPReLU_20_out_0 FLOAT( 1 16 96 96 )\lPReLU_20_out_0 live(7, 9, id=255) edge bs=147456\l context[0](1,4)\l context[1](0,255)\lout bw=144.00 KB\l" ]; 
dma_6i7:s->dma_1i8:n [ penwidth=2, style=dashed  ]; 
dma_1i8:s->Conv2D_24:i0:n [ label="cloned=0\ledge id=[1046]\ltid=6449 6450\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.330683, )\loffset=(-7, )\lDequantize_23_out_0 FLOAT( 1 16 96 96 )\lConv2D_21_off_bias_out_57 live(7, 8, id=258)\lpool=8[0, 147456]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\lbatch depth=16\lbatch iter=1\ltotal iter=1\l"   ]; 
dma_5i8:s->dma_2i9:n [ penwidth=2, style=dashed  ]; 
dma_2i9:s->Add_27:i1:n [ label="cloned=0\ledge id=[1048]\ltid=681 718\lbatch: 4(in) 16(out,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.295259, )\loffset=(58, )\lDequantize_26_out_0 FLOAT( 1 16 96 96 )\lConv2D_24_off_bias_out_66 live(8, 9, id=261)\lpool=8[589824, 737280]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
dma_6i9:s->dma_4i10:n [ penwidth=2, style=dashed  ]; 
dma_4i10:s->PReLU_30_2_relu_x:i0:n [ label="cloned=0\ledge id=[1050]\ltid=729 764\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.294951, )\loffset=(53, )\lDequantize_29_out_0 FLOAT( 1 16 96 96 )\lAdd_27_out_0 live(9, 10, id=262)\lpool=8[0, 147456]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
Add_27:o0:s->PReLU_30_2_clip_x:i0:n [ label="edge id=[1051]\ltid=729 774\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.294951, )\loffset=(53, )\lDequantize_29_out_0 FLOAT( 1 16 96 96 )\lAdd_27_out_0 live(9, 10, id=262) edge bs=147456\l context[0](1,0)\lout bw=144.00 KB\l" ]; 
PReLU_30_2_mul_x:o0:s->PReLU_30_2_mul_x_mul_sub2_:i0:n [ label="edge id=[1054]\ltid=6457 6458\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=16\lin=out: (S16)\lscale=(0.0019641, )\loffset=(0, )\lPReLU_30_2_mul_x FLOAT( 1 16 96 96 )\lPReLU_30_2_mul_x live(9, 9, id=264) edge bs=294912\l context[0](1,0)\lout bw=?\l" ]; 
dma_7i9:s->dma_6i10:n [ penwidth=2, style=dashed  ]; 
dma_6i10:s->PReLU_30_2_add_x:i1:n [ label="cloned=0\ledge id=[1056]\ltid=6461 6462\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.124362, )\loffset=(-48, )\lPReLU_30_2_mul_x FLOAT( 1 16 96 96 )\lPReLU_30_2_mul_x_cp_in_3 live(9, 10, id=265)\lpool=8[147456, 294912]=144.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=147456\l context[0](1,0)\lin bw=144.00 KB\l"   ]; 
PReLU_30_2_add_x:o0:s->Conv2D_35:i0:n [ label="edge id=[1059]\ltid=6467 6468\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x16x96x96\lbits=8\lin=out: (S8)\lscale=(0.124362, )\loffset=(-48, )\lPReLU_30_out_0 FLOAT( 1 16 96 96 )\lPReLU_30_out_0 live(10, 11, id=267) edge bs=147456\l context[0](1,4)\l context[1](0,255)\lout bw=144.00 KB\l" ]; 
Pad_33_pad_kern_126:o0:s->dma_5i14:n [ penwidth=2, style=dashed  ]; 
dma_5i14:s->Pad_33:i1:n [ label="cloned=0\ledge id=[1060]\ltid=6474 6475\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1(nkern) \l48x1x1x1\lin=out Q[7S.0]\lin=out: (S8) M=7 N=0 sign=true\lPad_33_pad_kern_126\lPad_33_pad_kern_126 live(0, inf, id=17)\lpool=5[642960, 643008]=48 B\loctoFlash edge bs=48\l context[0](1,0)\lin bw=48 B\lis cache path\l"   ]; 
dma_1i10:s->dma_2i11:n [ penwidth=2, style=dashed  ]; 
dma_2i11:s->Conv2D_38:i0:n [ label="cloned=0\ledge id=[1067]\ltid=6486 6487\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x16x48x48\lbits=8\lin=out: (S8)\lscale=(0.296225, )\loffset=(-4, )\lDequantize_37_out_0 FLOAT( 1 16 48 48 )\lConv2D_35_off_bias_out_75 live(10, 11, id=270)\lpool=8[442368, 479232]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=72.00 KB\lbatch depth=16\lbatch iter=1\ltotal iter=2\l"   ]; 
dma_0i11:s->dma_4i16:n [ penwidth=2, style=dashed  ]; 
dma_4i16:s->Add_41:i1:n [ label="cloned=0\ledge id=[1069]\ltid=996 1035\lbatch: 1(in) 16(out,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.13172, )\loffset=(15, )\lDequantize_40_out_0 FLOAT( 1 32 48 48 )\lConv2D_38_off_bias_out_84 live(11, 16, id=273)\lpool=8[0, 73728]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
dma_8i16:s->dma_6i17:n [ penwidth=2, style=dashed  ]; 
dma_6i17:s->PReLU_44_3_relu_x:i0:n [ label="cloned=0\ledge id=[1071]\ltid=1046 1081\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.159312, )\loffset=(-9, )\lDequantize_43_out_0 FLOAT( 1 32 48 48 )\lAdd_41_out_0 live(16, 17, id=279)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
Add_41:o0:s->PReLU_44_3_clip_x:i0:n [ label="edge id=[1072]\ltid=1046 1091\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.159312, )\loffset=(-9, )\lDequantize_43_out_0 FLOAT( 1 32 48 48 )\lAdd_41_out_0 live(16, 17, id=279) edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
PReLU_44_3_mul_x:o0:s->PReLU_44_3_mul_x_mul_sub2_:i0:n [ label="edge id=[1075]\ltid=6494 6495\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=16\lin=out: (S16)\lscale=(0.00136223, )\loffset=(0, )\lPReLU_44_3_mul_x FLOAT( 1 32 48 48 )\lPReLU_44_3_mul_x live(16, 16, id=281) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i16:s->dma_3i17:n [ penwidth=2, style=dashed  ]; 
dma_3i17:s->PReLU_44_3_add_x:i1:n [ label="cloned=0\ledge id=[1077]\ltid=6498 6499\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.127498, )\loffset=(-44, )\lPReLU_44_3_mul_x FLOAT( 1 32 48 48 )\lPReLU_44_3_mul_x_cp_in_5 live(16, 17, id=282)\lpool=8[294912, 368640]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
dma_0i19:s->dma_7i20:n [ penwidth=2, style=dashed  ]; 
dma_7i20:s->Conv2D_48:i0:n [ label="cloned=0\ledge id=[1083]\ltid=6510 6507\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.286597, )\loffset=(-9, )\lDequantize_47_out_0 FLOAT( 1 32 48 48 )\lConv2D_45_off_bias_out_93 live(19, 20, id=288)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\lbatch depth=16\lbatch iter=1\lbatch stride=2\ltotal iter=2\l"   ]; 
dma_0i19:s->dma_3i20:n [ penwidth=2, style=dashed  ]; 
dma_3i20:s->Conv2D_48_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1084]\ltid=6510 6511\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.286597, )\loffset=(-9, )\lDequantize_47_out_0 FLOAT( 1 32 48 48 )\lConv2D_45_off_bias_out_93 live(19, 20, id=288)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=2\ltotal iter=2\l"   ]; 
dma_6i20:s->Conv2D_48_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1085]\ltid=6512 6513\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_48:o0:s->Conv2D_48_ca_pipe_1:i2:n [ label="edge id=[1086]\ltid=6518 6519\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x48x48\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_48_out_0 FLOAT( 1 32 48 48 )\lConv2D_48_out_0 live(20, 20, id=289) edge bs=221184\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_48_ca_pipe_1:o0:s->Conv2D_48_mul_scale_99:i0:n [ label="edge id=[1087]\ltid=6516 6517\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x48x48\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_48_out_0 FLOAT( 1 32 48 48 )\lConv2D_48_out_0_cp_in_6 live(20, 20, id=290) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i20:s->dma_1i21:n [ penwidth=2, style=dashed  ]; 
dma_1i21:s->Add_51:i1:n [ label="cloned=0\ledge id=[1089]\ltid=1277 1314\lbatch: 1(in) 16(out,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.159445, )\loffset=(39, )\lDequantize_50_out_0 FLOAT( 1 32 48 48 )\lConv2D_48_off_bias_out_102 live(20, 21, id=292)\lpool=8[73728, 147456]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
dma_8i21:s->dma_5i22:n [ penwidth=2, style=dashed  ]; 
dma_5i22:s->PReLU_54_4_relu_x:i0:n [ label="cloned=0\ledge id=[1091]\ltid=1325 1360\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.177636, )\loffset=(21, )\lDequantize_53_out_0 FLOAT( 1 32 48 48 )\lAdd_51_out_0 live(21, 22, id=293)\lpool=8[147456, 221184]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
Add_51:o0:s->PReLU_54_4_clip_x:i0:n [ label="edge id=[1092]\ltid=1325 1370\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.177636, )\loffset=(21, )\lDequantize_53_out_0 FLOAT( 1 32 48 48 )\lAdd_51_out_0 live(21, 22, id=293) edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
PReLU_54_4_mul_x:o0:s->PReLU_54_4_mul_x_mul_sub2_:i0:n [ label="edge id=[1095]\ltid=6526 6527\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=16\lin=out: (S16)\lscale=(0.000756042, )\loffset=(0, )\lPReLU_54_4_mul_x FLOAT( 1 32 48 48 )\lPReLU_54_4_mul_x live(21, 21, id=295) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
dma_3i21:s->dma_7i22:n [ penwidth=2, style=dashed  ]; 
dma_7i22:s->PReLU_54_4_add_x:i1:n [ label="cloned=0\ledge id=[1097]\ltid=6530 6531\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0917042, )\loffset=(-78, )\lPReLU_54_4_mul_x FLOAT( 1 32 48 48 )\lPReLU_54_4_mul_x_cp_in_7 live(21, 22, id=296)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
dma_7i24:s->dma_5i25:n [ penwidth=2, style=dashed  ]; 
dma_5i25:s->Conv2D_58:i0:n [ label="cloned=0\ledge id=[1103]\ltid=6542 6539\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.153551, )\loffset=(-5, )\lDequantize_57_out_0 FLOAT( 1 32 48 48 )\lConv2D_55_off_bias_out_111 live(24, 25, id=302)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\lbatch depth=16\lbatch iter=1\lbatch stride=2\ltotal iter=2\l"   ]; 
dma_7i24:s->dma_9i25:n [ penwidth=2, style=dashed  ]; 
dma_9i25:s->Conv2D_58_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1104]\ltid=6542 6543\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.153551, )\loffset=(-5, )\lDequantize_57_out_0 FLOAT( 1 32 48 48 )\lConv2D_55_off_bias_out_111 live(24, 25, id=302)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=2\ltotal iter=2\l"   ]; 
dma_3i25:s->Conv2D_58_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1105]\ltid=6544 6545\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_58:o0:s->Conv2D_58_ca_pipe_1:i2:n [ label="edge id=[1106]\ltid=6550 6551\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x48x48\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_58_out_0 FLOAT( 1 32 48 48 )\lConv2D_58_out_0 live(25, 25, id=303) edge bs=221184\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_58_ca_pipe_1:o0:s->Conv2D_58_mul_scale_117:i0:n [ label="edge id=[1107]\ltid=6548 6549\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x48x48\lin=out Q[16S.-1]\lin=out: (S16) M=16 N=-1 sign=true\lConv2D_58_out_0 FLOAT( 1 32 48 48 )\lConv2D_58_out_0_cp_in_8 live(25, 25, id=304) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
dma_1i25:s->dma_9i26:n [ penwidth=2, style=dashed  ]; 
dma_9i26:s->Add_61:i1:n [ label="cloned=0\ledge id=[1109]\ltid=1556 1593\lbatch: 1(in) 16(out,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0980031, )\loffset=(19, )\lDequantize_60_out_0 FLOAT( 1 32 48 48 )\lConv2D_58_off_bias_out_120 live(25, 26, id=306)\lpool=8[73728, 147456]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
dma_6i26:s->dma_7i27:n [ penwidth=2, style=dashed  ]; 
dma_7i27:s->PReLU_64_5_relu_x:i0:n [ label="cloned=0\ledge id=[1111]\ltid=1604 1639\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.152996, )\loffset=(-24, )\lDequantize_63_out_0 FLOAT( 1 32 48 48 )\lAdd_61_out_0 live(26, 27, id=307)\lpool=8[147456, 221184]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
Add_61:o0:s->PReLU_64_5_clip_x:i0:n [ label="edge id=[1112]\ltid=1604 1649\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.152996, )\loffset=(-24, )\lDequantize_63_out_0 FLOAT( 1 32 48 48 )\lAdd_61_out_0 live(26, 27, id=307) edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
PReLU_64_5_mul_x:o0:s->PReLU_64_5_mul_x_mul_sub2_:i0:n [ label="edge id=[1115]\ltid=6558 6559\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=16\lin=out: (S16)\lscale=(0.00107469, )\loffset=(0, )\lPReLU_64_5_mul_x FLOAT( 1 32 48 48 )\lPReLU_64_5_mul_x live(26, 26, id=309) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
dma_3i26:s->dma_2i27:n [ penwidth=2, style=dashed  ]; 
dma_2i27:s->PReLU_64_5_add_x:i1:n [ label="cloned=0\ledge id=[1117]\ltid=6562 6563\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lPReLU_64_5_mul_x FLOAT( 1 32 48 48 )\lPReLU_64_5_mul_x_cp_in_9 live(26, 27, id=310)\lpool=8[221184, 294912]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
Pad_67_pad_kern_258:o0:s->dma_2i28:n [ penwidth=2, style=dashed  ]; 
dma_2i28:s->Pad_67:i1:n [ label="cloned=0\ledge id=[1121]\ltid=6575 6576\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1(nkern) \l24x1x1x1\lin=out Q[7S.0]\lin=out: (S8) M=7 N=0 sign=true\lPad_67_pad_kern_258\lPad_67_pad_kern_258 live(0, inf, id=28)\lpool=5[643008, 643032]=24 B\loctoFlash edge bs=24\l context[0](1,0)\lin bw=24 B\lis cache path\l"   ]; 
dma_1i30:s->dma_5i31:n [ penwidth=2, style=dashed  ]; 
dma_5i31:s->Conv2D_72:i0:n [ label="cloned=0\ledge id=[1128]\ltid=6591 6588\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x24x24\lbits=8\lin=out: (S8)\lscale=(0.214561, )\loffset=(-16, )\lDequantize_71_out_0 FLOAT( 1 32 24 24 )\lConv2D_69_off_bias_out_129 live(30, 31, id=319)\lpool=8[147456, 165888]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch stride=2\ltotal iter=4\l"   ]; 
dma_1i30:s->dma_8i31:n [ penwidth=2, style=dashed  ]; 
dma_8i31:s->Conv2D_72_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1129]\ltid=6591 6592\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x24x24\lbits=8\lin=out: (S8)\lscale=(0.214561, )\loffset=(-16, )\lDequantize_71_out_0 FLOAT( 1 32 24 24 )\lConv2D_69_off_bias_out_129 live(30, 31, id=319)\lpool=8[147456, 165888]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=2\ltotal iter=4\l"   ]; 
dma_2i31:s->Conv2D_72_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1130]\ltid=6593 6594\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_72:o0:s->Conv2D_72_ca_pipe_1:i2:n [ label="edge id=[1131]\ltid=6599 6600\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_72_out_0 FLOAT( 1 64 24 24 )\lConv2D_72_out_0 live(31, 31, id=320) edge bs=110592\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_72_ca_pipe_1:o0:s->Conv2D_72_mul_scale_135:i0:n [ label="edge id=[1132]\ltid=6597 6598\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_72_out_0 FLOAT( 1 64 24 24 )\lConv2D_72_out_0_cp_in_11 live(31, 31, id=321) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i31:s->dma_4i32:n [ penwidth=2, style=dashed  ]; 
dma_4i32:s->Add_75:i1:n [ label="cloned=0\ledge id=[1134]\ltid=1871 1910\lbatch: 1(in) 16(out,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0908191, )\loffset=(29, )\lDequantize_74_out_0 FLOAT( 1 64 24 24 )\lConv2D_72_off_bias_out_138 live(31, 32, id=323)\lpool=8[36864, 73728]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
dma_5i32:s->dma_4i33:n [ penwidth=2, style=dashed  ]; 
dma_4i33:s->PReLU_78_6_relu_x:i0:n [ label="cloned=0\ledge id=[1136]\ltid=1921 1956\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.12617, )\loffset=(-37, )\lDequantize_77_out_0 FLOAT( 1 64 24 24 )\lAdd_75_out_0 live(32, 33, id=324)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
Add_75:o0:s->PReLU_78_6_clip_x:i0:n [ label="edge id=[1137]\ltid=1921 1966\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.12617, )\loffset=(-37, )\lDequantize_77_out_0 FLOAT( 1 64 24 24 )\lAdd_75_out_0 live(32, 33, id=324) edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
PReLU_78_6_mul_x:o0:s->PReLU_78_6_mul_x_mul_sub2_:i0:n [ label="edge id=[1140]\ltid=6607 6608\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=16\lin=out: (S16)\lscale=(0.000855212, )\loffset=(0, )\lPReLU_78_6_mul_x FLOAT( 1 64 24 24 )\lPReLU_78_6_mul_x live(32, 32, id=326) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i32:s->dma_6i33:n [ penwidth=2, style=dashed  ]; 
dma_6i33:s->PReLU_78_6_add_x:i1:n [ label="cloned=0\ledge id=[1142]\ltid=6611 6612\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.107545, )\loffset=(-65, )\lPReLU_78_6_mul_x FLOAT( 1 64 24 24 )\lPReLU_78_6_mul_x_cp_in_12 live(32, 33, id=327)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
dma_2i35:s->dma_5i36:n [ penwidth=2, style=dashed  ]; 
dma_5i36:s->Conv2D_82:i0:n [ label="cloned=0\ledge id=[1148]\ltid=6643 6620\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.170743, )\loffset=(2, )\lDequantize_81_out_0 FLOAT( 1 64 24 24 )\lConv2D_79_off_bias_out_147 live(35, 36, id=333)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch stride=4\ltotal iter=4\l"   ]; 
dma_2i35:s->dma_9i36:n [ penwidth=2, style=dashed  ]; 
dma_9i36:s->Conv2D_82_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1149]\ltid=6643 6624\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.170743, )\loffset=(2, )\lDequantize_81_out_0 FLOAT( 1 64 24 24 )\lConv2D_79_off_bias_out_147 live(35, 36, id=333)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=4\ltotal iter=4\l"   ]; 
dma_1i36:s->Conv2D_82_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1150]\ltid=6645 6626\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_82:o0:s->Conv2D_82_ca_pipe_1:i2:n [ label="edge id=[1151]\ltid=6651 6652\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_82_out_0 FLOAT( 1 64 24 24 )\lConv2D_82_out_0 live(36, 36, id=334) edge bs=110592\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i35:s->dma_2i36:n [ penwidth=2, style=dashed  ]; 
dma_2i36:s->Conv2D_82_ca_pipe_2:i0:n [ label="cloned=0\ledge id=[1153]\ltid=6643 6634\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.170743, )\loffset=(2, )\lDequantize_81_out_0 FLOAT( 1 64 24 24 )\lConv2D_79_off_bias_out_147 live(35, 36, id=333)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch offset=2\lbatch stride=4\ltotal iter=4\l"   ]; 
dma_1i36:s->Conv2D_82_ca_pipe_2:i1:n [ label="cloned=1\ledge id=[1154]\ltid=6645 6636\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_82_ca_pipe_1:o0:s->Conv2D_82_ca_pipe_2:i2:n [ label="edge id=[1155]\ltid=6637 6638\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_82_out_0 FLOAT( 1 64 24 24 )\lConv2D_82_out_0_cp_in_13 live(36, 36, id=335) edge bs=110592\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i35:s->dma_8i36:n [ penwidth=2, style=dashed  ]; 
dma_8i36:s->Conv2D_82_ca_pipe_3:i0:n [ label="cloned=0\ledge id=[1157]\ltid=6643 6644\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.170743, )\loffset=(2, )\lDequantize_81_out_0 FLOAT( 1 64 24 24 )\lConv2D_79_off_bias_out_147 live(35, 36, id=333)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch offset=3\lbatch stride=4\ltotal iter=4\l"   ]; 
dma_1i36:s->Conv2D_82_ca_pipe_3:i1:n [ label="cloned=1\ledge id=[1158]\ltid=6645 6646\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_82_ca_pipe_2:o0:s->Conv2D_82_ca_pipe_3:i2:n [ label="edge id=[1159]\ltid=6647 6648\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_82_out_0 FLOAT( 1 64 24 24 )\lConv2D_82_out_0_cp_in_13_cp_in_14 live(36, 36, id=336) edge bs=110592\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_82_ca_pipe_3:o0:s->Conv2D_82_mul_scale_153:i0:n [ label="edge id=[1160]\ltid=6649 6650\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_82_out_0 FLOAT( 1 64 24 24 )\lConv2D_82_out_0_cp_in_13_cp_in_14_cp_in_15 live(36, 36, id=337) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
dma_4i36:s->dma_6i37:n [ penwidth=2, style=dashed  ]; 
dma_6i37:s->Add_85:i1:n [ label="cloned=0\ledge id=[1162]\ltid=2152 2189\lbatch: 1(in) 16(out,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.100933, )\loffset=(32, )\lDequantize_84_out_0 FLOAT( 1 64 24 24 )\lConv2D_82_off_bias_out_156 live(36, 37, id=339)\lpool=8[36864, 73728]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
dma_5i37:s->dma_5i38:n [ penwidth=2, style=dashed  ]; 
dma_5i38:s->PReLU_88_7_relu_x:i0:n [ label="cloned=0\ledge id=[1164]\ltid=2200 2235\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.144077, )\loffset=(-12, )\lDequantize_87_out_0 FLOAT( 1 64 24 24 )\lAdd_85_out_0 live(37, 38, id=340)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
Add_85:o0:s->PReLU_88_7_clip_x:i0:n [ label="edge id=[1165]\ltid=2200 2245\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.144077, )\loffset=(-12, )\lDequantize_87_out_0 FLOAT( 1 64 24 24 )\lAdd_85_out_0 live(37, 38, id=340) edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
PReLU_88_7_mul_x:o0:s->PReLU_88_7_mul_x_mul_sub2_:i0:n [ label="edge id=[1168]\ltid=6659 6660\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=16\lin=out: (S16)\lscale=(0.000924524, )\loffset=(0, )\lPReLU_88_7_mul_x FLOAT( 1 64 24 24 )\lPReLU_88_7_mul_x live(37, 37, id=342) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
dma_3i37:s->dma_1i38:n [ penwidth=2, style=dashed  ]; 
dma_1i38:s->PReLU_88_7_add_x:i1:n [ label="cloned=0\ledge id=[1170]\ltid=6663 6664\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.104021, )\loffset=(-66, )\lPReLU_88_7_mul_x FLOAT( 1 64 24 24 )\lPReLU_88_7_mul_x_cp_in_16 live(37, 38, id=343)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
dma_0i40:s->dma_5i41:n [ penwidth=2, style=dashed  ]; 
dma_5i41:s->Conv2D_92:i0:n [ label="cloned=0\ledge id=[1176]\ltid=6695 6672\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.131116, )\loffset=(-3, )\lDequantize_91_out_0 FLOAT( 1 64 24 24 )\lConv2D_89_off_bias_out_165 live(40, 41, id=349)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch stride=4\ltotal iter=4\l"   ]; 
dma_0i40:s->dma_9i41:n [ penwidth=2, style=dashed  ]; 
dma_9i41:s->Conv2D_92_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1177]\ltid=6695 6676\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.131116, )\loffset=(-3, )\lDequantize_91_out_0 FLOAT( 1 64 24 24 )\lConv2D_89_off_bias_out_165 live(40, 41, id=349)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=4\ltotal iter=4\l"   ]; 
dma_4i41:s->Conv2D_92_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1178]\ltid=6697 6678\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_92:o0:s->Conv2D_92_ca_pipe_1:i2:n [ label="edge id=[1179]\ltid=6703 6704\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_92_out_0 FLOAT( 1 64 24 24 )\lConv2D_92_out_0 live(41, 41, id=350) edge bs=110592\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i40:s->dma_2i41:n [ penwidth=2, style=dashed  ]; 
dma_2i41:s->Conv2D_92_ca_pipe_2:i0:n [ label="cloned=0\ledge id=[1181]\ltid=6695 6686\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.131116, )\loffset=(-3, )\lDequantize_91_out_0 FLOAT( 1 64 24 24 )\lConv2D_89_off_bias_out_165 live(40, 41, id=349)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch offset=2\lbatch stride=4\ltotal iter=4\l"   ]; 
dma_4i41:s->Conv2D_92_ca_pipe_2:i1:n [ label="cloned=1\ledge id=[1182]\ltid=6697 6688\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_92_ca_pipe_1:o0:s->Conv2D_92_ca_pipe_2:i2:n [ label="edge id=[1183]\ltid=6689 6690\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_92_out_0 FLOAT( 1 64 24 24 )\lConv2D_92_out_0_cp_in_17 live(41, 41, id=351) edge bs=110592\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i40:s->dma_7i41:n [ penwidth=2, style=dashed  ]; 
dma_7i41:s->Conv2D_92_ca_pipe_3:i0:n [ label="cloned=0\ledge id=[1185]\ltid=6695 6696\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.131116, )\loffset=(-3, )\lDequantize_91_out_0 FLOAT( 1 64 24 24 )\lConv2D_89_off_bias_out_165 live(40, 41, id=349)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=16\lbatch iter=1\lbatch offset=3\lbatch stride=4\ltotal iter=4\l"   ]; 
dma_4i41:s->Conv2D_92_ca_pipe_3:i1:n [ label="cloned=1\ledge id=[1186]\ltid=6697 6698\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_92_ca_pipe_2:o0:s->Conv2D_92_ca_pipe_3:i2:n [ label="edge id=[1187]\ltid=6699 6700\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_92_out_0 FLOAT( 1 64 24 24 )\lConv2D_92_out_0_cp_in_17_cp_in_18 live(41, 41, id=352) edge bs=110592\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_92_ca_pipe_3:o0:s->Conv2D_92_mul_scale_171:i0:n [ label="edge id=[1188]\ltid=6701 6702\lbatch: 16(in) 16(out,L) 16(mem) \l1x64x24x24\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_92_out_0 FLOAT( 1 64 24 24 )\lConv2D_92_out_0_cp_in_17_cp_in_18_cp_in_19 live(41, 41, id=353) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i41:s->dma_2i42:n [ penwidth=2, style=dashed  ]; 
dma_2i42:s->Add_95:i1:n [ label="cloned=0\ledge id=[1190]\ltid=2431 2468\lbatch: 1(in) 16(out,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0845806, )\loffset=(25, )\lDequantize_94_out_0 FLOAT( 1 64 24 24 )\lConv2D_92_off_bias_out_174 live(41, 42, id=355)\lpool=8[36864, 73728]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
dma_3i42:s->dma_4i43:n [ penwidth=2, style=dashed  ]; 
dma_4i43:s->PReLU_98_8_relu_x:i0:n [ label="cloned=0\ledge id=[1192]\ltid=2479 2514\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.120122, )\loffset=(-22, )\lDequantize_97_out_0 FLOAT( 1 64 24 24 )\lAdd_95_out_0 live(42, 43, id=356)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
Add_95:o0:s->PReLU_98_8_clip_x:i0:n [ label="edge id=[1193]\ltid=2479 2524\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.120122, )\loffset=(-22, )\lDequantize_97_out_0 FLOAT( 1 64 24 24 )\lAdd_95_out_0 live(42, 43, id=356) edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
PReLU_98_8_mul_x:o0:s->PReLU_98_8_mul_x_mul_sub2_:i0:n [ label="edge id=[1196]\ltid=6711 6712\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=16\lin=out: (S16)\lscale=(0.00082946, )\loffset=(0, )\lPReLU_98_8_mul_x FLOAT( 1 64 24 24 )\lPReLU_98_8_mul_x live(42, 42, id=358) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
dma_7i42:s->dma_1i43:n [ penwidth=2, style=dashed  ]; 
dma_1i43:s->PReLU_98_8_add_x:i1:n [ label="cloned=0\ledge id=[1198]\ltid=6715 6716\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lPReLU_98_8_mul_x FLOAT( 1 64 24 24 )\lPReLU_98_8_mul_x_cp_in_20 live(42, 43, id=359)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
Pad_101_pad_kern_390:o0:s->dma_6i44:n [ penwidth=2, style=dashed  ]; 
dma_6i44:s->Pad_101:i1:n [ label="cloned=0\ledge id=[1202]\ltid=6728 6729\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1(nkern) \l12x1x1x1\lin=out Q[7S.0]\lin=out: (S8) M=7 N=0 sign=true\lPad_101_pad_kern_390\lPad_101_pad_kern_390 live(0, inf, id=95)\lpool=5[643040, 643052]=12 B\loctoFlash edge bs=12\l context[0](1,0)\lin bw=12 B\lis cache path\l"   ]; 
dma_2i46:s->dma_6i47:n [ penwidth=2, style=dashed  ]; 
dma_6i47:s->Conv2D_106:i0:n [ label="cloned=0\ledge id=[1209]\ltid=6764 6741\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x12x12\lbits=8\lin=out: (S8)\lscale=(0.166096, )\loffset=(-14, )\lDequantize_105_out_0 FLOAT( 1 64 12 12 )\lConv2D_103_off_bias_out_183 live(46, 47, id=368)\lpool=8[73728, 82944]=9.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=9216\l context[0](1,0)\lin bw=2.25 KB\lbatch depth=16\lbatch iter=1\lbatch stride=4\ltotal iter=8\l"   ]; 
dma_2i46:s->dma_8i47:n [ penwidth=2, style=dashed  ]; 
dma_8i47:s->Conv2D_106_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1210]\ltid=6764 6745\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x12x12\lbits=8\lin=out: (S8)\lscale=(0.166096, )\loffset=(-14, )\lDequantize_105_out_0 FLOAT( 1 64 12 12 )\lConv2D_103_off_bias_out_183 live(46, 47, id=368)\lpool=8[73728, 82944]=9.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=9216\l context[0](1,0)\lin bw=2.25 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=4\ltotal iter=8\l"   ]; 
dma_5i47:s->Conv2D_106_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1211]\ltid=6766 6747\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_106:o0:s->Conv2D_106_ca_pipe_1:i2:n [ label="edge id=[1212]\ltid=6772 6773\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_106_out_0 FLOAT( 1 128 12 12 )\lConv2D_106_out_0 live(47, 47, id=369) edge bs=55296\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i46:s->dma_7i47:n [ penwidth=2, style=dashed  ]; 
dma_7i47:s->Conv2D_106_ca_pipe_2:i0:n [ label="cloned=0\ledge id=[1214]\ltid=6764 6755\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x12x12\lbits=8\lin=out: (S8)\lscale=(0.166096, )\loffset=(-14, )\lDequantize_105_out_0 FLOAT( 1 64 12 12 )\lConv2D_103_off_bias_out_183 live(46, 47, id=368)\lpool=8[73728, 82944]=9.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=9216\l context[0](1,0)\lin bw=2.25 KB\lbatch depth=16\lbatch iter=1\lbatch offset=2\lbatch stride=4\ltotal iter=8\l"   ]; 
dma_5i47:s->Conv2D_106_ca_pipe_2:i1:n [ label="cloned=1\ledge id=[1215]\ltid=6766 6757\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_106_ca_pipe_1:o0:s->Conv2D_106_ca_pipe_2:i2:n [ label="edge id=[1216]\ltid=6758 6759\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_106_out_0 FLOAT( 1 128 12 12 )\lConv2D_106_out_0_cp_in_22 live(47, 47, id=370) edge bs=55296\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i46:s->dma_9i47:n [ penwidth=2, style=dashed  ]; 
dma_9i47:s->Conv2D_106_ca_pipe_3:i0:n [ label="cloned=0\ledge id=[1218]\ltid=6764 6765\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x64x12x12\lbits=8\lin=out: (S8)\lscale=(0.166096, )\loffset=(-14, )\lDequantize_105_out_0 FLOAT( 1 64 12 12 )\lConv2D_103_off_bias_out_183 live(46, 47, id=368)\lpool=8[73728, 82944]=9.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=9216\l context[0](1,0)\lin bw=2.25 KB\lbatch depth=16\lbatch iter=1\lbatch offset=3\lbatch stride=4\ltotal iter=8\l"   ]; 
dma_5i47:s->Conv2D_106_ca_pipe_3:i1:n [ label="cloned=1\ledge id=[1219]\ltid=6766 6767\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_106_ca_pipe_2:o0:s->Conv2D_106_ca_pipe_3:i2:n [ label="edge id=[1220]\ltid=6768 6769\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_106_out_0 FLOAT( 1 128 12 12 )\lConv2D_106_out_0_cp_in_22_cp_in_23 live(47, 47, id=371) edge bs=55296\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_106_ca_pipe_3:o0:s->Conv2D_106_mul_scale_189:i0:n [ label="edge id=[1221]\ltid=6770 6771\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_106_out_0 FLOAT( 1 128 12 12 )\lConv2D_106_out_0_cp_in_22_cp_in_23_cp_in_24 live(47, 47, id=372) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i47:s->dma_3i48:n [ penwidth=2, style=dashed  ]; 
dma_3i48:s->Add_109:i1:n [ label="cloned=0\ledge id=[1223]\ltid=2746 2785\lbatch: 1(in) 16(out,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0658523, )\loffset=(12, )\lDequantize_108_out_0 FLOAT( 1 128 12 12 )\lConv2D_106_off_bias_out_192 live(47, 48, id=374)\lpool=8[18432, 36864]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
dma_1i48:s->dma_1i49:n [ penwidth=2, style=dashed  ]; 
dma_1i49:s->PReLU_112_9_relu_x:i0:n [ label="cloned=0\ledge id=[1225]\ltid=2796 2831\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0991911, )\loffset=(-43, )\lDequantize_111_out_0 FLOAT( 1 128 12 12 )\lAdd_109_out_0 live(48, 49, id=375)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
Add_109:o0:s->PReLU_112_9_clip_x:i0:n [ label="edge id=[1226]\ltid=2796 2841\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0991911, )\loffset=(-43, )\lDequantize_111_out_0 FLOAT( 1 128 12 12 )\lAdd_109_out_0 live(48, 49, id=375) edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
PReLU_112_9_mul_x:o0:s->PReLU_112_9_mul_x_mul_sub2_:i0:n [ label="edge id=[1229]\ltid=6780 6781\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=16\lin=out: (S16)\lscale=(0.000557172, )\loffset=(0, )\lPReLU_112_9_mul_x FLOAT( 1 128 12 12 )\lPReLU_112_9_mul_x live(48, 48, id=377) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
dma_7i48:s->dma_9i49:n [ penwidth=2, style=dashed  ]; 
dma_9i49:s->PReLU_112_9_add_x:i1:n [ label="cloned=0\ledge id=[1231]\ltid=6784 6785\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0774702, )\loffset=(-91, )\lPReLU_112_9_mul_x FLOAT( 1 128 12 12 )\lPReLU_112_9_mul_x_cp_in_25 live(48, 49, id=378)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
dma_2i51:s->dma_6i52:n [ penwidth=2, style=dashed  ]; 
dma_6i52:s->Conv2D_116:i0:n [ label="cloned=0\ledge id=[1237]\ltid=6816 6793\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0795503, )\loffset=(-6, )\lDequantize_115_out_0 FLOAT( 1 128 12 12 )\lConv2D_113_off_bias_out_201 live(51, 52, id=384)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=16\lbatch iter=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_2i51:s->dma_8i52:n [ penwidth=2, style=dashed  ]; 
dma_8i52:s->Conv2D_116_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1238]\ltid=6816 6797\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0795503, )\loffset=(-6, )\lDequantize_115_out_0 FLOAT( 1 128 12 12 )\lConv2D_113_off_bias_out_201 live(51, 52, id=384)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_4i52:s->Conv2D_116_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1239]\ltid=6818 6799\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_116:o0:s->Conv2D_116_ca_pipe_1:i2:n [ label="edge id=[1240]\ltid=6824 6825\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_116_out_0 FLOAT( 1 128 12 12 )\lConv2D_116_out_0 live(52, 52, id=385) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i51:s->dma_1i52:n [ penwidth=2, style=dashed  ]; 
dma_1i52:s->Conv2D_116_ca_pipe_2:i0:n [ label="cloned=0\ledge id=[1242]\ltid=6816 6807\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0795503, )\loffset=(-6, )\lDequantize_115_out_0 FLOAT( 1 128 12 12 )\lConv2D_113_off_bias_out_201 live(51, 52, id=384)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=16\lbatch iter=1\lbatch offset=2\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_4i52:s->Conv2D_116_ca_pipe_2:i1:n [ label="cloned=1\ledge id=[1243]\ltid=6818 6809\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_116_ca_pipe_1:o0:s->Conv2D_116_ca_pipe_2:i2:n [ label="edge id=[1244]\ltid=6810 6811\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_116_out_0 FLOAT( 1 128 12 12 )\lConv2D_116_out_0_cp_in_26 live(52, 52, id=386) edge bs=55296\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i51:s->dma_0i52:n [ penwidth=2, style=dashed  ]; 
dma_0i52:s->Conv2D_116_ca_pipe_3:i0:n [ label="cloned=0\ledge id=[1246]\ltid=6816 6817\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0795503, )\loffset=(-6, )\lDequantize_115_out_0 FLOAT( 1 128 12 12 )\lConv2D_113_off_bias_out_201 live(51, 52, id=384)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=16\lbatch iter=1\lbatch offset=3\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_4i52:s->Conv2D_116_ca_pipe_3:i1:n [ label="cloned=1\ledge id=[1247]\ltid=6818 6819\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_116_ca_pipe_2:o0:s->Conv2D_116_ca_pipe_3:i2:n [ label="edge id=[1248]\ltid=6820 6821\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_116_out_0 FLOAT( 1 128 12 12 )\lConv2D_116_out_0_cp_in_26_cp_in_27 live(52, 52, id=387) edge bs=55296\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_116_ca_pipe_3:o0:s->Conv2D_116_mul_scale_207:i0:n [ label="edge id=[1249]\ltid=6826 6823\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x12x12\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_116_out_0 FLOAT( 1 128 12 12 )\lConv2D_116_out_0_cp_in_26_cp_in_27_cp_in_28 live(52, 53, id=388) edge bs=36864\l context[0](0,1)\l context[1](1,1)\lout bw=18.00 KB\l" ]; 
dma_3i52->dma_7i52 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_7i52->Conv2D_116:i2:n [ label="cloned=0\ledge id=[1250]\ltid=6826 6827\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x12x12\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lAcc input\lConv2D_116_out_0_cp_in_26_cp_in_27_cp_in_28 live(52, 53, id=388)\lpool=8[73728, 78336]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=72.00 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_2i52:s->dma_8i53:n [ penwidth=2, style=dashed  ]; 
dma_8i53:s->Add_119:i1:n [ label="cloned=0\ledge id=[1252]\ltid=3027 3064\lbatch: 1(in) 16(out,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0806887, )\loffset=(7, )\lDequantize_118_out_0 FLOAT( 1 128 12 12 )\lConv2D_116_off_bias_out_210 live(52, 53, id=390)\lpool=8[18432, 36864]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
dma_1i53:s->dma_3i54:n [ penwidth=2, style=dashed  ]; 
dma_3i54:s->PReLU_122_10_relu_x:i0:n [ label="cloned=0\ledge id=[1254]\ltid=3075 3110\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.119299, )\loffset=(-32, )\lDequantize_121_out_0 FLOAT( 1 128 12 12 )\lAdd_119_out_0 live(53, 54, id=391)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
Add_119:o0:s->PReLU_122_10_clip_x:i0:n [ label="edge id=[1255]\ltid=3075 3120\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.119299, )\loffset=(-32, )\lDequantize_121_out_0 FLOAT( 1 128 12 12 )\lAdd_119_out_0 live(53, 54, id=391) edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
PReLU_122_10_mul_x:o0:s->PReLU_122_10_mul_x_mul_sub2_:i0:n [ label="edge id=[1258]\ltid=6834 6835\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=16\lin=out: (S16)\lscale=(0.000571964, )\loffset=(0, )\lPReLU_122_10_mul_x FLOAT( 1 128 12 12 )\lPReLU_122_10_mul_x live(53, 53, id=393) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i53:s->dma_5i54:n [ penwidth=2, style=dashed  ]; 
dma_5i54:s->PReLU_122_10_add_x:i1:n [ label="cloned=0\ledge id=[1260]\ltid=6838 6839\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911863, )\loffset=(-82, )\lPReLU_122_10_mul_x FLOAT( 1 128 12 12 )\lPReLU_122_10_mul_x_cp_in_29 live(53, 54, id=394)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
dma_2i56:s->dma_6i57:n [ penwidth=2, style=dashed  ]; 
dma_6i57:s->Conv2D_126:i0:n [ label="cloned=0\ledge id=[1266]\ltid=6870 6847\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0903452, )\loffset=(17, )\lDequantize_125_out_0 FLOAT( 1 128 12 12 )\lConv2D_123_off_bias_out_219 live(56, 57, id=400)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=16\lbatch iter=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_2i56:s->dma_7i57:n [ penwidth=2, style=dashed  ]; 
dma_7i57:s->Conv2D_126_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1267]\ltid=6870 6851\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0903452, )\loffset=(17, )\lDequantize_125_out_0 FLOAT( 1 128 12 12 )\lConv2D_123_off_bias_out_219 live(56, 57, id=400)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_9i57:s->Conv2D_126_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1268]\ltid=6872 6853\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_126:o0:s->Conv2D_126_ca_pipe_1:i2:n [ label="edge id=[1269]\ltid=6878 6879\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_126_out_0 FLOAT( 1 128 12 12 )\lConv2D_126_out_0 live(57, 57, id=401) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i56:s->dma_4i57:n [ penwidth=2, style=dashed  ]; 
dma_4i57:s->Conv2D_126_ca_pipe_2:i0:n [ label="cloned=0\ledge id=[1271]\ltid=6870 6861\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0903452, )\loffset=(17, )\lDequantize_125_out_0 FLOAT( 1 128 12 12 )\lConv2D_123_off_bias_out_219 live(56, 57, id=400)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=16\lbatch iter=1\lbatch offset=2\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_9i57:s->Conv2D_126_ca_pipe_2:i1:n [ label="cloned=1\ledge id=[1272]\ltid=6872 6863\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_126_ca_pipe_1:o0:s->Conv2D_126_ca_pipe_2:i2:n [ label="edge id=[1273]\ltid=6864 6865\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_126_out_0 FLOAT( 1 128 12 12 )\lConv2D_126_out_0_cp_in_30 live(57, 57, id=402) edge bs=55296\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i56:s->dma_2i57:n [ penwidth=2, style=dashed  ]; 
dma_2i57:s->Conv2D_126_ca_pipe_3:i0:n [ label="cloned=0\ledge id=[1275]\ltid=6870 6871\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0903452, )\loffset=(17, )\lDequantize_125_out_0 FLOAT( 1 128 12 12 )\lConv2D_123_off_bias_out_219 live(56, 57, id=400)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=16\lbatch iter=1\lbatch offset=3\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_9i57:s->Conv2D_126_ca_pipe_3:i1:n [ label="cloned=1\ledge id=[1276]\ltid=6872 6873\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_126_ca_pipe_2:o0:s->Conv2D_126_ca_pipe_3:i2:n [ label="edge id=[1277]\ltid=6874 6875\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x12x12\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_126_out_0 FLOAT( 1 128 12 12 )\lConv2D_126_out_0_cp_in_30_cp_in_31 live(57, 57, id=403) edge bs=55296\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_126_ca_pipe_3:o0:s->Conv2D_126_mul_scale_225:i0:n [ label="edge id=[1278]\ltid=6880 6877\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x12x12\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_126_out_0 FLOAT( 1 128 12 12 )\lConv2D_126_out_0_cp_in_30_cp_in_31_cp_in_32 live(57, 58, id=404) edge bs=36864\l context[0](0,1)\l context[1](1,1)\lout bw=18.00 KB\l" ]; 
dma_8i57->dma_1i57 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_1i57->Conv2D_126:i2:n [ label="cloned=0\ledge id=[1279]\ltid=6880 6881\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x12x12\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lAcc input\lConv2D_126_out_0_cp_in_30_cp_in_31_cp_in_32 live(57, 58, id=404)\lpool=8[73728, 78336]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=72.00 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_5i57:s->dma_7i58:n [ penwidth=2, style=dashed  ]; 
dma_7i58:s->Add_129:i1:n [ label="cloned=0\ledge id=[1281]\ltid=3306 3343\lbatch: 1(in) 16(out,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.104808, )\loffset=(-7, )\lDequantize_128_out_0 FLOAT( 1 128 12 12 )\lConv2D_126_off_bias_out_228 live(57, 58, id=406)\lpool=8[18432, 36864]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
dma_1i58:s->dma_6i59:n [ penwidth=2, style=dashed  ]; 
dma_6i59:s->PReLU_132_11_relu_x:i0:n [ label="cloned=0\ledge id=[1283]\ltid=3354 3389\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.13274, )\loffset=(-31, )\lDequantize_131_out_0 FLOAT( 1 128 12 12 )\lAdd_129_out_0 live(58, 59, id=407)\lpool=8[36864, 55296]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
Add_129:o0:s->PReLU_132_11_clip_x:i0:n [ label="edge id=[1284]\ltid=3354 3399\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.13274, )\loffset=(-31, )\lDequantize_131_out_0 FLOAT( 1 128 12 12 )\lAdd_129_out_0 live(58, 59, id=407) edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
PReLU_132_11_mul_x:o0:s->PReLU_132_11_mul_x_mul_sub2_:i0:n [ label="edge id=[1287]\ltid=6888 6889\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=16\lin=out: (S16)\lscale=(0.000638449, )\loffset=(0, )\lPReLU_132_11_mul_x FLOAT( 1 128 12 12 )\lPReLU_132_11_mul_x live(58, 58, id=409) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i58:s->dma_5i59:n [ penwidth=2, style=dashed  ]; 
dma_5i59:s->PReLU_132_11_add_x:i1:n [ label="cloned=0\ledge id=[1289]\ltid=6892 6893\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lPReLU_132_11_mul_x FLOAT( 1 128 12 12 )\lPReLU_132_11_mul_x_cp_in_33 live(58, 59, id=410)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
dma_6i63:s->Conv2D_137_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1297]\ltid=6926 6907\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_137:o0:s->Conv2D_137_ca_pipe_1:i2:n [ label="edge id=[1298]\ltid=6932 6933\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_137_out_0 FLOAT( 1 128 6 6 )\lConv2D_137_out_0 live(63, 63, id=419) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
dma_6i63:s->Conv2D_137_ca_pipe_2:i1:n [ label="cloned=1\ledge id=[1301]\ltid=6926 6917\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_137_ca_pipe_1:o0:s->Conv2D_137_ca_pipe_2:i2:n [ label="edge id=[1302]\ltid=6918 6919\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_137_out_0 FLOAT( 1 128 6 6 )\lConv2D_137_out_0_cp_in_34 live(63, 63, id=420) edge bs=13824\l context[0](1,0)\lout bw=?\l" ]; 
dma_6i63:s->Conv2D_137_ca_pipe_3:i1:n [ label="cloned=1\ledge id=[1305]\ltid=6926 6927\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_137_ca_pipe_2:o0:s->Conv2D_137_ca_pipe_3:i2:n [ label="edge id=[1306]\ltid=6928 6929\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_137_out_0 FLOAT( 1 128 6 6 )\lConv2D_137_out_0_cp_in_34_cp_in_35 live(63, 63, id=421) edge bs=13824\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_137_ca_pipe_3:o0:s->Conv2D_137_mul_scale_243:i0:n [ label="edge id=[1307]\ltid=6934 6931\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x6x6\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_137_out_0 FLOAT( 1 128 6 6 )\lConv2D_137_out_0_cp_in_34_cp_in_35_cp_in_36 live(63, 64, id=422) edge bs=9216\l context[0](0,1)\l context[1](1,1)\lout bw=4.50 KB\l" ]; 
dma_8i63->dma_0i63 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_0i63->Conv2D_137:i2:n [ label="cloned=0\ledge id=[1308]\ltid=6934 6935\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x6x6\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lAcc input\lConv2D_137_out_0_cp_in_34_cp_in_35_cp_in_36 live(63, 64, id=422)\lpool=8[18432, 19584]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=18.00 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_7i63:s->dma_2i64:n [ penwidth=2, style=dashed  ]; 
dma_2i64:s->Add_140:i1:n [ label="cloned=0\ledge id=[1310]\ltid=3589 3628\lbatch: 1(in) 16(out,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.0887645, )\loffset=(6, )\lDequantize_139_out_0 FLOAT( 1 128 6 6 )\lConv2D_137_off_bias_out_246 live(63, 64, id=424)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_6i64:s->dma_2i65:n [ penwidth=2, style=dashed  ]; 
dma_2i65:s->PReLU_143_12_relu_x:i0:n [ label="cloned=0\ledge id=[1312]\ltid=3639 3674\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153827, )\loffset=(-56, )\lDequantize_142_out_0 FLOAT( 1 128 6 6 )\lAdd_140_out_0 live(64, 65, id=425)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
Add_140:o0:s->PReLU_143_12_clip_x:i0:n [ label="edge id=[1313]\ltid=3639 3684\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153827, )\loffset=(-56, )\lDequantize_142_out_0 FLOAT( 1 128 6 6 )\lAdd_140_out_0 live(64, 65, id=425) edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
PReLU_143_12_mul_x:o0:s->PReLU_143_12_mul_x_mul_sub2_:i0:n [ label="edge id=[1316]\ltid=6942 6943\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=16\lin=out: (S16)\lscale=(0.00111898, )\loffset=(0, )\lPReLU_143_12_mul_x FLOAT( 1 128 6 6 )\lPReLU_143_12_mul_x live(64, 64, id=427) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
dma_1i64:s->dma_9i65:n [ penwidth=2, style=dashed  ]; 
dma_9i65:s->PReLU_143_12_add_x:i1:n [ label="cloned=0\ledge id=[1318]\ltid=6946 6947\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.131746, )\loffset=(-87, )\lPReLU_143_12_mul_x FLOAT( 1 128 6 6 )\lPReLU_143_12_mul_x_cp_in_37 live(64, 65, id=428)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_8i69:s->Conv2D_147_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1326]\ltid=6980 6961\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_147:o0:s->Conv2D_147_ca_pipe_1:i2:n [ label="edge id=[1327]\ltid=6986 6987\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_147_out_0 FLOAT( 1 128 6 6 )\lConv2D_147_out_0 live(69, 69, id=436) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
dma_8i69:s->Conv2D_147_ca_pipe_2:i1:n [ label="cloned=1\ledge id=[1330]\ltid=6980 6971\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_147_ca_pipe_1:o0:s->Conv2D_147_ca_pipe_2:i2:n [ label="edge id=[1331]\ltid=6972 6973\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_147_out_0 FLOAT( 1 128 6 6 )\lConv2D_147_out_0_cp_in_38 live(69, 69, id=437) edge bs=13824\l context[0](1,0)\lout bw=?\l" ]; 
dma_8i69:s->Conv2D_147_ca_pipe_3:i1:n [ label="cloned=1\ledge id=[1334]\ltid=6980 6981\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_147_ca_pipe_2:o0:s->Conv2D_147_ca_pipe_3:i2:n [ label="edge id=[1335]\ltid=6982 6983\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_147_out_0 FLOAT( 1 128 6 6 )\lConv2D_147_out_0_cp_in_38_cp_in_39 live(69, 69, id=438) edge bs=13824\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_147_ca_pipe_3:o0:s->Conv2D_147_mul_scale_261:i0:n [ label="edge id=[1336]\ltid=6988 6985\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x6x6\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lConv2D_147_out_0 FLOAT( 1 128 6 6 )\lConv2D_147_out_0_cp_in_38_cp_in_39_cp_in_40 live(69, 70, id=439) edge bs=9216\l context[0](0,1)\l context[1](1,1)\lout bw=4.50 KB\l" ]; 
dma_7i69->dma_3i69 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_3i69->Conv2D_147:i2:n [ label="cloned=0\ledge id=[1337]\ltid=6988 6989\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x6x6\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lAcc input\lConv2D_147_out_0_cp_in_38_cp_in_39_cp_in_40 live(69, 70, id=439)\lpool=8[18432, 19584]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=18.00 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_5i69:s->dma_4i70:n [ penwidth=2, style=dashed  ]; 
dma_4i70:s->Add_150:i1:n [ label="cloned=0\ledge id=[1339]\ltid=3870 3907\lbatch: 1(in) 16(out,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.0889822, )\loffset=(15, )\lDequantize_149_out_0 FLOAT( 1 128 6 6 )\lConv2D_147_off_bias_out_264 live(69, 70, id=441)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_5i70:s->dma_7i71:n [ penwidth=2, style=dashed  ]; 
dma_7i71:s->PReLU_153_13_relu_x:i0:n [ label="cloned=0\ledge id=[1341]\ltid=3918 3953\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.171491, )\loffset=(-57, )\lDequantize_152_out_0 FLOAT( 1 128 6 6 )\lAdd_150_out_0 live(70, 71, id=442)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
Add_150:o0:s->PReLU_153_13_clip_x:i0:n [ label="edge id=[1342]\ltid=3918 3963\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.171491, )\loffset=(-57, )\lDequantize_152_out_0 FLOAT( 1 128 6 6 )\lAdd_150_out_0 live(70, 71, id=442) edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
PReLU_153_13_mul_x:o0:s->PReLU_153_13_mul_x_mul_sub2_:i0:n [ label="edge id=[1345]\ltid=6996 6997\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=16\lin=out: (S16)\lscale=(0.00175384, )\loffset=(0, )\lPReLU_153_13_mul_x FLOAT( 1 128 6 6 )\lPReLU_153_13_mul_x live(70, 70, id=444) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i70:s->dma_1i71:n [ penwidth=2, style=dashed  ]; 
dma_1i71:s->PReLU_153_13_add_x:i1:n [ label="cloned=0\ledge id=[1347]\ltid=7000 7001\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.143895, )\loffset=(-93, )\lPReLU_153_13_mul_x FLOAT( 1 128 6 6 )\lPReLU_153_13_mul_x_cp_in_41 live(70, 71, id=445)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_9i75:s->Conv2D_157_ca_pipe_1:i1:n [ label="cloned=1\ledge id=[1355]\ltid=7034 7015\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_157:o0:s->Conv2D_157_ca_pipe_1:i2:n [ label="edge id=[1356]\ltid=7040 7041\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_157_out_0 FLOAT( 1 128 6 6 )\lConv2D_157_out_0 live(75, 75, id=453) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
dma_9i75:s->Conv2D_157_ca_pipe_2:i1:n [ label="cloned=1\ledge id=[1359]\ltid=7034 7025\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_157_ca_pipe_1:o0:s->Conv2D_157_ca_pipe_2:i2:n [ label="edge id=[1360]\ltid=7026 7027\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_157_out_0 FLOAT( 1 128 6 6 )\lConv2D_157_out_0_cp_in_42 live(75, 75, id=454) edge bs=13824\l context[0](1,0)\lout bw=?\l" ]; 
dma_9i75:s->Conv2D_157_ca_pipe_3:i1:n [ label="cloned=1\ledge id=[1363]\ltid=7034 7035\l context[0](1,0)\lin bw=?\l"   ]; 
Conv2D_157_ca_pipe_2:o0:s->Conv2D_157_ca_pipe_3:i2:n [ label="edge id=[1364]\ltid=7036 7037\lbatch: 16(in) 16(out,L) 16(mem) \l1x128x6x6\lin=out Q[23S.0]\lin=out: (S24) M=23 N=0 sign=true\lConv2D_157_out_0 FLOAT( 1 128 6 6 )\lConv2D_157_out_0_cp_in_42_cp_in_43 live(75, 75, id=455) edge bs=13824\l context[0](1,0)\lout bw=?\l" ]; 
Conv2D_157_ca_pipe_3:o0:s->Conv2D_157_mul_scale_279:i0:n [ label="edge id=[1365]\ltid=7042 7039\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x6x6\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lConv2D_157_out_0 FLOAT( 1 128 6 6 )\lConv2D_157_out_0_cp_in_42_cp_in_43_cp_in_44 live(75, 76, id=456) edge bs=9216\l context[0](0,1)\l context[1](1,1)\lout bw=4.50 KB\l" ]; 
dma_8i75->dma_1i75 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_1i75->Conv2D_157:i2:n [ label="cloned=0\ledge id=[1366]\ltid=7042 7043\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x6x6\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lAcc input\lConv2D_157_out_0_cp_in_42_cp_in_43_cp_in_44 live(75, 76, id=456)\lpool=8[18432, 19584]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=18.00 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_6i75:s->dma_1i76:n [ penwidth=2, style=dashed  ]; 
dma_1i76:s->Add_160:i1:n [ label="cloned=0\ledge id=[1368]\ltid=4149 4186\lbatch: 1(in) 16(out,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.0862968, )\loffset=(4, )\lDequantize_159_out_0 FLOAT( 1 128 6 6 )\lConv2D_157_off_bias_out_282 live(75, 76, id=458)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_7i76:s->dma_7i77:n [ penwidth=2, style=dashed  ]; 
dma_7i77:s->PReLU_163_14_relu_x:i0:n [ label="cloned=0\ledge id=[1370]\ltid=4197 4232\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.190499, )\loffset=(-60, )\lDequantize_162_out_0 FLOAT( 1 128 6 6 )\lAdd_160_out_0 live(76, 77, id=459)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
Add_160:o0:s->PReLU_163_14_clip_x:i0:n [ label="edge id=[1371]\ltid=4197 4242\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.190499, )\loffset=(-60, )\lDequantize_162_out_0 FLOAT( 1 128 6 6 )\lAdd_160_out_0 live(76, 77, id=459) edge bs=4608\l context[0](1,0)\lout bw=4.50 KB\l" ]; 
PReLU_163_14_mul_x:o0:s->PReLU_163_14_mul_x_mul_sub2_:i0:n [ label="edge id=[1374]\ltid=7050 7051\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=16\lin=out: (S16)\lscale=(0.00115282, )\loffset=(0, )\lPReLU_163_14_mul_x FLOAT( 1 128 6 6 )\lPReLU_163_14_mul_x live(76, 76, id=461) edge bs=9216\l context[0](1,0)\lout bw=?\l" ]; 
dma_6i76:s->dma_5i77:n [ penwidth=2, style=dashed  ]; 
dma_5i77:s->PReLU_163_14_add_x:i1:n [ label="cloned=0\ledge id=[1376]\ltid=7054 7055\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lPReLU_163_14_mul_x FLOAT( 1 128 6 6 )\lPReLU_163_14_mul_x_cp_in_45 live(76, 77, id=462)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_1i81->dma_3i81 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_3i81->Conv2D_195:i2:n [ label="cloned=0\ledge id=[1386]\ltid=7066 7067\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lAcc input\lConv2D_195_out_0 live(81, 82, id=478)\lpool=8[1440, 1728]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=18.00 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_7i81->dma_9i81 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_9i81->Conv2D_168:i2:n [ label="cloned=0\ledge id=[1388]\ltid=7070 7071\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[19S.-4]\lin=out: (S16) M=19 N=-4 sign=true\lAcc input\lConv2D_168_out_0 live(81, 82, id=475)\lpool=8[1152, 1440]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=18.00 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_5i81:s->dma_7i83:n [ penwidth=2, style=dashed  ]; 
dma_7i83:s->Add_198:i1:n [ label="cloned=0\ledge id=[1390]\ltid=5207 5244\lbatch: 1(in) 16(out,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.0831551, )\loffset=(-3, )\lDequantize_197_out_0 FLOAT( 1 128 3 3 )\lConv2D_195_off_bias_out_354 live(81, 83, id=480)\lpool=8[4608, 5760]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_0i81:s->dma_6i82:n [ penwidth=2, style=dashed  ]; 
dma_6i82:s->Add_171:i1:n [ label="cloned=0\ledge id=[1392]\ltid=4432 4471\lbatch: 1(in) 16(out,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.0577282, )\loffset=(20, )\lDequantize_170_out_0 FLOAT( 1 128 3 3 )\lConv2D_168_off_bias_out_300 live(81, 82, id=477)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_4i83:s->dma_3i84:n [ penwidth=2, style=dashed  ]; 
dma_3i84:s->PReLU_201_18_relu_x:i0:n [ label="cloned=0\ledge id=[1394]\ltid=5255 5290\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.16901, )\loffset=(-75, )\lDequantize_200_out_0 FLOAT( 1 128 3 3 )\lAdd_198_out_0 live(83, 84, id=487)\lpool=8[5760, 6912]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
Add_198:o0:s->PReLU_201_18_clip_x:i0:n [ label="edge id=[1395]\ltid=5255 5300\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.16901, )\loffset=(-75, )\lDequantize_200_out_0 FLOAT( 1 128 3 3 )\lAdd_198_out_0 live(83, 84, id=487) edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_1i82:s->dma_3i83:n [ penwidth=2, style=dashed  ]; 
dma_3i83:s->PReLU_174_15_relu_x:i0:n [ label="cloned=0\ledge id=[1397]\ltid=4482 4517\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.164664, )\loffset=(-75, )\lDequantize_173_out_0 FLOAT( 1 128 3 3 )\lAdd_171_out_0 live(82, 83, id=481)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
Add_171:o0:s->PReLU_174_15_clip_x:i0:n [ label="edge id=[1398]\ltid=4482 4527\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.164664, )\loffset=(-75, )\lDequantize_173_out_0 FLOAT( 1 128 3 3 )\lAdd_171_out_0 live(82, 83, id=481) edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
dma_6i83:s->dma_7i84:n [ penwidth=2, style=dashed  ]; 
dma_7i84:s->PReLU_201_18_mul_x_mul_sub2_:i0:n [ label="cloned=0\ledge id=[1401]\ltid=7078 7079\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=16\lin=out: (S16)\lscale=(0.00182333, )\loffset=(0, )\lPReLU_201_18_mul_x FLOAT( 1 128 3 3 )\lPReLU_201_18_mul_x live(83, 84, id=489)\lpool=8[0, 2304]=2.25 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=2304\l context[0](1,0)\lin bw=2.25 KB\l"   ]; 
PReLU_201_18_mul_x_mul_sub2_:o0:s->PReLU_201_18_add_x:i1:n [ label="edge id=[1403]\ltid=7082 7083\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.154758, )\loffset=(-94, )\lPReLU_201_18_mul_x FLOAT( 1 128 3 3 )\lPReLU_201_18_mul_x_cp_in_46 live(84, 84, id=491) edge bs=1152\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_174_15_mul_x:o0:s->PReLU_174_15_mul_x_mul_sub2_:i0:n [ label="edge id=[1408]\ltid=7094 7095\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=16\lin=out: (S16)\lscale=(0.00209679, )\loffset=(0, )\lPReLU_174_15_mul_x FLOAT( 1 128 3 3 )\lPReLU_174_15_mul_x live(82, 82, id=483) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
dma_4i82:s->dma_1i83:n [ penwidth=2, style=dashed  ]; 
dma_1i83:s->PReLU_174_15_add_x:i1:n [ label="cloned=0\ledge id=[1410]\ltid=7098 7099\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.133995, )\loffset=(-121, )\lPReLU_174_15_mul_x FLOAT( 1 128 3 3 )\lPReLU_174_15_mul_x_cp_in_47 live(82, 83, id=484)\lpool=8[3456, 4608]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_0i85->dma_3i85 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_3i85->Conv2D_175:i2:n [ label="cloned=0\ledge id=[1415]\ltid=7108 7109\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[19S.-4]\lin=out: (S16) M=19 N=-4 sign=true\lAcc input\lConv2D_175_out_0 live(85, 86, id=494)\lpool=8[6336, 6624]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=4.50 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_1i85:s->dma_8i86:n [ penwidth=2, style=dashed  ]; 
dma_8i86:s->PReLU_178_16_relu_x:i0:n [ label="cloned=0\ledge id=[1419]\ltid=4621 4656\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0528963, )\loffset=(-17, )\lDequantize_177_out_0 FLOAT( 1 32 3 3 )\lConv2D_175_off_bias_out_309 live(85, 86, id=496)\lpool=8[6624, 6912]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
Conv2D_175_off_bias_308:o0:s->PReLU_178_16_clip_x:i0:n [ label="edge id=[1420]\ltid=4621 4666\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0528963, )\loffset=(-17, )\lDequantize_177_out_0 FLOAT( 1 32 3 3 )\lConv2D_175_off_bias_out_309 live(85, 86, id=496) edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_0i88->dma_8i88 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_8i88->Conv2D_205:i2:n [ label="cloned=0\ledge id=[1422]\ltid=7112 7113\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lAcc input\lConv2D_205_out_0 live(88, 89, id=511)\lpool=8[6336, 6624]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=18.00 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_2i85:s->dma_3i86:n [ penwidth=2, style=dashed  ]; 
dma_3i86:s->PReLU_178_16_mul_x_mul_sub2_:i0:n [ label="cloned=0\ledge id=[1425]\ltid=7120 7121\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.000209677, )\loffset=(0, )\lPReLU_178_16_mul_x FLOAT( 1 32 3 3 )\lPReLU_178_16_mul_x live(85, 86, id=498)\lpool=8[5760, 6336]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lin bw=576 B\l"   ]; 
PReLU_178_16_mul_x_mul_sub2_:o0:s->PReLU_178_16_add_x:i1:n [ label="edge id=[1427]\ltid=7124 7125\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0395778, )\loffset=(-66, )\lPReLU_178_16_mul_x FLOAT( 1 32 3 3 )\lPReLU_178_16_mul_x_cp_in_48 live(86, 86, id=500) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
dma_3i88:s->dma_0i89:n [ penwidth=2, style=dashed  ]; 
dma_0i89:s->Add_208:i1:n [ label="cloned=0\ledge id=[1431]\ltid=5486 5523\lbatch: 1(in) 16(out,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.0797945, )\loffset=(24, )\lDequantize_207_out_0 FLOAT( 1 128 3 3 )\lConv2D_205_off_bias_out_372 live(88, 89, id=513)\lpool=8[3456, 4608]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_6i89:s->dma_5i90:n [ penwidth=2, style=dashed  ]; 
dma_5i90:s->PReLU_211_19_relu_x:i0:n [ label="cloned=0\ledge id=[1433]\ltid=5534 5569\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.171041, )\loffset=(-61, )\lDequantize_210_out_0 FLOAT( 1 128 3 3 )\lAdd_208_out_0 live(89, 90, id=515)\lpool=8[4608, 5760]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
Add_208:o0:s->PReLU_211_19_clip_x:i0:n [ label="edge id=[1434]\ltid=5534 5579\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.171041, )\loffset=(-61, )\lDequantize_210_out_0 FLOAT( 1 128 3 3 )\lAdd_208_out_0 live(89, 90, id=515) edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
PReLU_211_19_mul_x:o0:s->PReLU_211_19_mul_x_mul_sub2_:i0:n [ label="edge id=[1437]\ltid=7136 7137\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=16\lin=out: (S16)\lscale=(0.00133429, )\loffset=(0, )\lPReLU_211_19_mul_x FLOAT( 1 128 3 3 )\lPReLU_211_19_mul_x live(89, 89, id=517) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
dma_9i89:s->dma_7i93:n [ penwidth=2, style=dashed  ]; 
dma_7i93:s->PReLU_211_19_add_x:i1:n [ label="cloned=0\ledge id=[1439]\ltid=7140 7141\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.148522, )\loffset=(-89, )\lPReLU_211_19_mul_x FLOAT( 1 128 3 3 )\lPReLU_211_19_mul_x_cp_in_49 live(89, 93, id=518)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_2i90->dma_1i90 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_1i90->Conv2D_182:i2:n [ label="cloned=0\ledge id=[1446]\ltid=7150 7151\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lAcc input\lConv2D_182_out_0 live(90, 91, id=519)\lpool=8[2880, 3168]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=1.12 KB\l", color=red, penwidth=2, constraint=true    ]; 
Conv2D_182_off_bias_326:o0:s->Add_185:i1:n [ label="edge id=[1449]\ltid=4852 4889\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0448857, )\loffset=(-6, )\lDequantize_184_out_0 FLOAT( 1 32 3 3 )\lConv2D_182_off_bias_out_327 live(90, 90, id=521) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
dma_6i90:s->dma_6i91:n [ penwidth=2, style=dashed  ]; 
dma_6i91:s->PReLU_188_17_relu_x:i0:n [ label="cloned=0\ledge id=[1453]\ltid=4900 4935\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.064435, )\loffset=(-47, )\lDequantize_187_out_0 FLOAT( 1 32 3 3 )\lAdd_185_out_0 live(90, 91, id=522)\lpool=8[5760, 6048]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
Add_185:o0:s->PReLU_188_17_clip_x:i0:n [ label="edge id=[1454]\ltid=4900 4945\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.064435, )\loffset=(-47, )\lDequantize_187_out_0 FLOAT( 1 32 3 3 )\lAdd_185_out_0 live(90, 91, id=522) edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_3i97->dma_8i97 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_8i97->Conv2D_215:i2:n [ label="cloned=0\ledge id=[1456]\ltid=7156 7157\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x128x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lAcc input\lConv2D_215_out_0 live(97, 98, id=539)\lpool=8[4608, 4896]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=18.00 KB\l", color=red, penwidth=2, constraint=true    ]; 
PReLU_188_17_mul_x:o0:s->PReLU_188_17_mul_x_mul_sub2_:i0:n [ label="edge id=[1459]\ltid=7164 7165\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.000200418, )\loffset=(0, )\lPReLU_188_17_mul_x FLOAT( 1 32 3 3 )\lPReLU_188_17_mul_x live(91, 91, id=525) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_188_17_mul_x_mul_sub2_:o0:s->PReLU_188_17_add_x:i1:n [ label="edge id=[1461]\ltid=7168 7169\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0471963, )\loffset=(-111, )\lPReLU_188_17_mul_x FLOAT( 1 32 3 3 )\lPReLU_188_17_mul_x_cp_in_50 live(91, 91, id=526) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i97:s->dma_1i98:n [ penwidth=2, style=dashed  ]; 
dma_1i98:s->Add_218:i1:n [ label="cloned=0\ledge id=[1465]\ltid=5765 5802\lbatch: 1(in) 16(out,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.0786691, )\loffset=(21, )\lDequantize_217_out_0 FLOAT( 1 128 3 3 )\lConv2D_215_off_bias_out_390 live(97, 98, id=541)\lpool=8[3456, 4608]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_9i98:s->dma_4i99:n [ penwidth=2, style=dashed  ]; 
dma_4i99:s->PReLU_221_20_relu_x:i0:n [ label="cloned=0\ledge id=[1467]\ltid=5813 5848\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.192546, )\loffset=(-51, )\lDequantize_220_out_0 FLOAT( 1 128 3 3 )\lAdd_218_out_0 live(98, 99, id=542)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
Add_218:o0:s->PReLU_221_20_clip_x:i0:n [ label="edge id=[1468]\ltid=5813 5858\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.192546, )\loffset=(-51, )\lDequantize_220_out_0 FLOAT( 1 128 3 3 )\lAdd_218_out_0 live(98, 99, id=542) edge bs=1152\l context[0](1,0)\lout bw=1.12 KB\l" ]; 
PReLU_221_20_mul_x:o0:s->PReLU_221_20_mul_x_mul_sub2_:i0:n [ label="edge id=[1471]\ltid=7180 7181\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=16\lin=out: (S16)\lscale=(0.0016997, )\loffset=(0, )\lPReLU_221_20_mul_x FLOAT( 1 128 3 3 )\lPReLU_221_20_mul_x live(98, 98, id=544) edge bs=2304\l context[0](1,0)\lout bw=?\l" ]; 
dma_6i98:s->dma_0i99:n [ penwidth=2, style=dashed  ]; 
dma_0i99:s->PReLU_221_20_add_x:i1:n [ label="cloned=0\ledge id=[1473]\ltid=7184 7185\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.151429, )\loffset=(-99, )\lPReLU_221_20_mul_x FLOAT( 1 128 3 3 )\lPReLU_221_20_mul_x_cp_in_51 live(98, 99, id=545)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
SpaceToDepth_inserted_id1067:o0:s->dma_4i93:n [ penwidth=2, style=dashed  ]; 
dma_4i93:s->Conv2D_189:i0:n [ label="cloned=0\ledge id=[1479]\ltid=7199 7200\lbatch: 24(in,L) 288(out,L) 0(mem,L) \l1x288x1x1\lbits=16\lin=out: (S16)\lscale=(0.0471963, )\loffset=(0, )\lConv2D_189_zero_off_out_330 FLOAT( 1 32 3 3 )\lConv2D_189_zero_off_out_330_inserted_out1066_cp_in_52 live(92, 93, id=529)\lpool=8[4608, 5184]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lin bw=576 B\lbatch depth=24\lbatch iter=1\ltotal iter=12\l"   ]; 
Conv2D_189:o0:s->Conv2D_189:i2:n [ label="edge id=[1480]\ltid=7201 7202\lbatch: 1(in) 1(out,L) 0(mem,L) \l1x1x1x1\lin=out Q[20S.-5]\lin=out: (S16) M=20 N=-5 sign=true\lAcc input\lConv2D_189_out_0 live(93, 94, id=530) edge bs=2\l context[0](1,0)\lout bw=2 B\l", color=red, penwidth=2  ]; 
dma_8i101->dma_4i101 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_4i101->Conv2D_222:i2:n [ label="cloned=0\ledge id=[1482]\ltid=7205 7206\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[18S.-3]\lin=out: (S16) M=18 N=-3 sign=true\lAcc input\lConv2D_222_out_0 live(101, 102, id=549)\lpool=8[1728, 2016]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=4.50 KB\l", color=red, penwidth=2, constraint=true    ]; 
dma_3i93->__NN__RETURN__:i0:n [ label="edge id=[1483]\ltid=5039 6397\lbatch: 1(out,L) \l1x1x1x1\lbits=8\lin=out: (S8)\lscale=(0.166032, )\loffset=(-112, )\lQuantize_190_out_0 INT8( 1 1 1 1 )\lTranspose_191_out_0 live(93, 110, id=532)\lpool=8[5184, 5185]=1 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1\l context[0](1,0)\lout bw=1 B\l" ]; 
dma_5i101:s->dma_6i102:n [ penwidth=2, style=dashed  ]; 
dma_6i102:s->PReLU_225_21_relu_x:i0:n [ label="cloned=0\ledge id=[1485]\ltid=5952 5987\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0472496, )\loffset=(-23, )\lDequantize_224_out_0 FLOAT( 1 32 3 3 )\lConv2D_222_off_bias_out_399 live(101, 102, id=551)\lpool=8[2016, 2304]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
Conv2D_222_off_bias_398:o0:s->PReLU_225_21_clip_x:i0:n [ label="edge id=[1486]\ltid=5952 5997\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0472496, )\loffset=(-23, )\lDequantize_224_out_0 FLOAT( 1 32 3 3 )\lConv2D_222_off_bias_out_399 live(101, 102, id=551) edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
dma_9i101:s->dma_2i102:n [ penwidth=2, style=dashed  ]; 
dma_2i102:s->PReLU_225_21_mul_x_mul_sub2_:i0:n [ label="cloned=0\ledge id=[1489]\ltid=7213 7214\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.000252874, )\loffset=(0, )\lPReLU_225_21_mul_x FLOAT( 1 32 3 3 )\lPReLU_225_21_mul_x live(101, 102, id=553)\lpool=8[1152, 1728]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lin bw=576 B\l"   ]; 
PReLU_225_21_mul_x_mul_sub2_:o0:s->PReLU_225_21_add_x:i1:n [ label="edge id=[1491]\ltid=7217 7218\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.035386, )\loffset=(-74, )\lPReLU_225_21_mul_x FLOAT( 1 32 3 3 )\lPReLU_225_21_mul_x_cp_in_53 live(102, 102, id=554) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i106->dma_8i106 [ penwidth=2, style=dashed color=red, constraint=true ]; 
dma_8i106->Conv2D_229:i2:n [ label="cloned=0\ledge id=[1498]\ltid=7227 7228\lbatch: 16(in) 16(out,L) 16(mem,L) \l1x32x3x3\lin=out Q[17S.-2]\lin=out: (S16) M=17 N=-2 sign=true\lAcc input\lConv2D_229_out_0 live(106, 107, id=562)\lpool=8[576, 864]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=1.12 KB\l", color=red, penwidth=2, constraint=true    ]; 
Conv2D_229_off_bias_416:o0:s->Add_232:i1:n [ label="edge id=[1500]\ltid=6183 6220\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0332116, )\loffset=(-16, )\lDequantize_231_out_0 FLOAT( 1 32 3 3 )\lConv2D_229_off_bias_out_417 live(106, 106, id=564) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
dma_3i106:s->dma_9i107:n [ penwidth=2, style=dashed  ]; 
dma_9i107:s->PReLU_235_22_relu_x:i0:n [ label="cloned=0\ledge id=[1502]\ltid=6231 6266\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0566065, )\loffset=(-53, )\lDequantize_234_out_0 FLOAT( 1 32 3 3 )\lAdd_232_out_0 live(106, 107, id=565)\lpool=8[1152, 1440]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
Add_232:o0:s->PReLU_235_22_clip_x:i0:n [ label="edge id=[1503]\ltid=6231 6276\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0566065, )\loffset=(-53, )\lDequantize_234_out_0 FLOAT( 1 32 3 3 )\lAdd_232_out_0 live(106, 107, id=565) edge bs=288\l context[0](1,0)\lout bw=288 B\l" ]; 
PReLU_235_22_mul_x:o0:s->PReLU_235_22_mul_x_mul_sub2_:i0:n [ label="edge id=[1506]\ltid=7235 7236\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.000403934, )\loffset=(0, )\lPReLU_235_22_mul_x FLOAT( 1 32 3 3 )\lPReLU_235_22_mul_x live(107, 107, id=567) edge bs=576\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_235_22_mul_x_mul_sub2_:o0:s->PReLU_235_22_add_x:i1:n [ label="edge id=[1508]\ltid=7239 7240\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0510776, )\loffset=(-73, )\lPReLU_235_22_mul_x FLOAT( 1 32 3 3 )\lPReLU_235_22_mul_x_cp_in_54 live(107, 107, id=568) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
SpaceToDepth_inserted_id1075:o0:s->dma_9i109:n [ penwidth=2, style=dashed  ]; 
dma_9i109:s->Conv2D_236:i0:n [ label="cloned=0\ledge id=[1514]\ltid=7254 7255\lbatch: 24(in,L) 288(out,L) 0(mem,L) \l1x288x1x1\lbits=16\lin=out: (S16)\lscale=(0.0510776, )\loffset=(0, )\lConv2D_236_zero_off_out_420 FLOAT( 1 32 3 3 )\lConv2D_236_zero_off_out_420_inserted_out1074_cp_in_55 live(108, 109, id=571)\lpool=8[1408, 1984]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lin bw=576 B\lbatch depth=24\lbatch iter=1\ltotal iter=936\l"   ]; 
Conv2D_236:o0:s->Conv2D_236:i2:n [ label="edge id=[1515]\ltid=7256 7257\lbatch: 18(in) 18(out,L) 0(mem,L) \l1x1404x1x1\lin=out Q[21S.-6]\lin=out: (S16) M=21 N=-6 sign=true\lAcc input\lConv2D_236_out_0 live(109, 110, id=572) edge bs=36\l context[0](1,0)\lout bw=36 B\l", color=red, penwidth=2  ]; 
Conv2D_236_off_bias_425:o0:s->Transpose_238:i0:n [ label="edge id=[1516]\ltid=6370 6385\lbatch: 18(in) 18(out,L) 0(mem,L) \l1x1404x1x1\lbits=8\lin=out: (S8)\lscale=(0.839546, )\loffset=(-67, )\lQuantize_237_out_0 INT8( 1 1404 1 1 )\lConv2D_236_off_bias_out_426 live(109, 110, id=574)\lpool=8[0, 1404]=1.37 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1404\lout bw=1.37 KB\l" ]; 
Input_0_out_0:o0:s->Transpose_1:i0:n [ label="edge id=[1540]\ltid=7 8\lbatch: 1(in) 1(out,L) 1(mem,L) \l1x192x192x3\lbits=8\lin=out: (U8)\lscale=(0.00784314, )\loffset=(127, )\lInput_0_out_0 UINT8( 1 192 192 3 )\lInput_0_out_0 live(0, 2, id=25)\lpool=8[0, 110592]=108.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=110592\lout bw=?\l" ]; 
PReLU_10_0_relu_x_activ_ROM0:o0:s->PReLU_10_0_relu_x:i1:n [ label="edge id=[1541]\ltid=7264 7265\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_10_0_relu_x_activ_ROM0\lPReLU_10_0_relu_x_activ_ROM0 live(0, inf, id=183)\lpool=7[21200, 21232]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_10_0_relu_x_activ_ROM1:o0:s->PReLU_10_0_relu_x:i2:n [ label="edge id=[1542]\ltid=7271 7272\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_10_0_relu_x_activ_ROM1\lPReLU_10_0_relu_x_activ_ROM1 live(0, inf, id=216)\lpool=7[17648, 17756]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_10_0_clip_x:o0:s->PReLU_10_0_mul_x:i0:n [ label="edge id=[1543]\ltid=232 233\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin: (S8)\lscale=(0.0798333, )\loffset=(0, )\lout: (S8)\lscale=(0.0798333, )\loffset=(-3, )\l\lPReLU_10_0_clip_x FLOAT( 1 16 96 96 )\lPReLU_10_0_clip_x live(3, 3, id=239) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_10_alpha_bc_32_1608:o0:s->PReLU_10_0_mul_x_mul_sub2_:i1:n [ label="edge id=[1544]\ltid=7278 7279\l1x16x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_10_alpha_copy_in_1\lPReLU_10_alpha_bc_32_1608 live(0, inf, id=19)\lpool=7[20752, 20816]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_20_1_relu_x_activ_ROM0:o0:s->PReLU_20_1_relu_x:i1:n [ label="edge id=[1545]\ltid=7286 7287\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_20_1_relu_x_activ_ROM0\lPReLU_20_1_relu_x_activ_ROM0 live(0, inf, id=234)\lpool=7[21232, 21264]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_20_1_relu_x_activ_ROM1:o0:s->PReLU_20_1_relu_x:i2:n [ label="edge id=[1546]\ltid=7293 7294\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_20_1_relu_x_activ_ROM1\lPReLU_20_1_relu_x_activ_ROM1 live(0, inf, id=232)\lpool=7[17760, 17868]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_20_1_clip_x:o0:s->PReLU_20_1_mul_x:i0:n [ label="edge id=[1547]\ltid=511 512\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin: (S8)\lscale=(0.18817, )\loffset=(0, )\lout: (S8)\lscale=(0.18817, )\loffset=(-11, )\l\lPReLU_20_1_clip_x FLOAT( 1 16 96 96 )\lPReLU_20_1_clip_x live(6, 6, id=251) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_20_alpha_bc_32_1615:o0:s->PReLU_20_1_mul_x_mul_sub2_:i1:n [ label="edge id=[1548]\ltid=7300 7301\l1x16x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_20_alpha_copy_in_2\lPReLU_20_alpha_bc_32_1615 live(0, inf, id=24)\lpool=7[20304, 20368]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_30_2_relu_x_activ_ROM0:o0:s->PReLU_30_2_relu_x:i1:n [ label="edge id=[1549]\ltid=7308 7309\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_30_2_relu_x_activ_ROM0\lPReLU_30_2_relu_x_activ_ROM0 live(0, inf, id=233)\lpool=7[21264, 21296]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_30_2_relu_x_activ_ROM1:o0:s->PReLU_30_2_relu_x:i2:n [ label="edge id=[1550]\ltid=7315 7316\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_30_2_relu_x_activ_ROM1\lPReLU_30_2_relu_x_activ_ROM1 live(0, inf, id=193)\lpool=7[17872, 17980]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_30_2_clip_x:o0:s->PReLU_30_2_mul_x:i0:n [ label="edge id=[1551]\ltid=790 791\lbatch: 4(in) 4(out,L) 4(mem) \l1x16x96x96\lbits=8\lin: (S8)\lscale=(0.294951, )\loffset=(0, )\lout: (S8)\lscale=(0.294951, )\loffset=(53, )\l\lPReLU_30_2_clip_x FLOAT( 1 16 96 96 )\lPReLU_30_2_clip_x live(9, 9, id=263) edge bs=147456\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_30_alpha_bc_32_1622:o0:s->PReLU_30_2_mul_x_mul_sub2_:i1:n [ label="edge id=[1552]\ltid=7322 7323\l1x16x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lPReLU_30_alpha_copy_in_3\lPReLU_30_alpha_bc_32_1622 live(0, inf, id=13)\lpool=7[20368, 20432]=64 B\lec params pool edge bs=64\l context[0](1,0)\lout bw=?\l" ]; 
Transpose_32:o0:s->dma_7i13:n [ penwidth=2, style=dashed  ]; 
dma_7i13:s->Pad_33_conv_identity:i0:n [ label="cloned=0\ledge id=[1554]\ltid=7326 7327\lbatch: 1(in,L) 48(out,L) 0(mem,L) \l1x48x16x48\lin=out Q[7S.0]\lin: (S8) M=7 N=0 sign=true\lout: (S8)\lscale=(0.124362, )\loffset=(-48, )\l\lTranspose_32_out_0 FLOAT( 1 48 16 48 )\lTranspose_32_out_0 live(12, 13, id=275)\lpool=8[110592, 147456]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
dma_3i13:s->dma_7i14:n [ penwidth=2, style=dashed  ]; 
dma_7i14:s->Pad_33:i0:n [ label="cloned=0\ledge id=[1555]\ltid=7328 7329\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x48x16x48\lin=out Q[7S.0]\lin=out: (S8) M=7 N=0 sign=true\lTranspose_32_out_0 FLOAT( 1 48 16 48 )\lTranspose_32_out_0_cp_in_56 live(13, 14, id=276)\lpool=8[147456, 184320]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=1\lbatch iter=1\ltotal iter=48\l"   ]; 
dma_4i14->Transpose_34:i0:n [ label="edge id=[1556]\ltid=6482 6485\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x48x32x48\lin=out Q[7S.0]\lin: (S8)\lscale=(0.124362, )\loffset=(-48, )\lout: (S8) M=7 N=0 sign=true\l\lPad_33_out_0 FLOAT( 1 48 32 48 )\lPad_33_out_0 live(14, 15, id=277)\lpool=8[73728, 147456]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lout bw=72.00 KB\l" ]; 
PReLU_44_3_relu_x_activ_ROM0:o0:s->PReLU_44_3_relu_x:i1:n [ label="edge id=[1557]\ltid=7336 7337\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_44_3_relu_x_activ_ROM0\lPReLU_44_3_relu_x_activ_ROM0 live(0, inf, id=18)\lpool=7[21296, 21328]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_44_3_relu_x_activ_ROM1:o0:s->PReLU_44_3_relu_x:i2:n [ label="edge id=[1558]\ltid=7343 7344\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_44_3_relu_x_activ_ROM1\lPReLU_44_3_relu_x_activ_ROM1 live(0, inf, id=6)\lpool=7[17984, 18092]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_44_3_clip_x:o0:s->PReLU_44_3_mul_x:i0:n [ label="edge id=[1559]\ltid=1107 1108\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin: (S8)\lscale=(0.159312, )\loffset=(0, )\lout: (S8)\lscale=(0.159312, )\loffset=(-9, )\l\lPReLU_44_3_clip_x FLOAT( 1 32 48 48 )\lPReLU_44_3_clip_x live(16, 16, id=280) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_44_alpha_bc_32_1630:o0:s->PReLU_44_3_mul_x_mul_sub2_:i1:n [ label="edge id=[1560]\ltid=7350 7351\l1x32x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_44_alpha_copy_in_5\lPReLU_44_alpha_bc_32_1630 live(0, inf, id=23)\lpool=7[14336, 14464]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i17:s->dma_9i18:n [ penwidth=2, style=dashed  ]; 
dma_9i18:s->Conv2D_45_conv_identity:i0:n [ label="cloned=0\ledge id=[1561]\ltid=7354 7355\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.127498, )\loffset=(-44, )\lPReLU_44_out_0 FLOAT( 1 32 48 48 )\lPReLU_44_out_0 live(17, 21, id=284)\lpool=8[0, 73728]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
dma_0i18:s->dma_5i19:n [ penwidth=2, style=dashed  ]; 
dma_5i19:s->Conv2D_45:i0:n [ label="cloned=0\ledge id=[1562]\ltid=7356 7357\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.127498, )\loffset=(-44, )\lPReLU_44_out_0 FLOAT( 1 32 48 48 )\lPReLU_44_out_0_cp_in_57 live(18, 19, id=285)\lpool=8[147456, 221184]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\lbatch depth=4\lbatch iter=1\ltotal iter=8\l"   ]; 
PReLU_54_4_relu_x_activ_ROM0:o0:s->PReLU_54_4_relu_x:i1:n [ label="edge id=[1563]\ltid=7364 7365\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_54_4_relu_x_activ_ROM0\lPReLU_54_4_relu_x_activ_ROM0 live(0, inf, id=104)\lpool=7[21328, 21360]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_54_4_relu_x_activ_ROM1:o0:s->PReLU_54_4_relu_x:i2:n [ label="edge id=[1564]\ltid=7371 7372\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_54_4_relu_x_activ_ROM1\lPReLU_54_4_relu_x_activ_ROM1 live(0, inf, id=114)\lpool=7[18096, 18204]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_54_4_clip_x:o0:s->PReLU_54_4_mul_x:i0:n [ label="edge id=[1565]\ltid=1386 1387\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin: (S8)\lscale=(0.177636, )\loffset=(0, )\lout: (S8)\lscale=(0.177636, )\loffset=(21, )\l\lPReLU_54_4_clip_x FLOAT( 1 32 48 48 )\lPReLU_54_4_clip_x live(21, 21, id=294) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_54_alpha_bc_32_1638:o0:s->PReLU_54_4_mul_x_mul_sub2_:i1:n [ label="edge id=[1566]\ltid=7378 7379\l1x32x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_54_alpha_copy_in_7\lPReLU_54_alpha_bc_32_1638 live(0, inf, id=83)\lpool=7[14464, 14592]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i22:s->dma_3i23:n [ penwidth=2, style=dashed  ]; 
dma_3i23:s->Conv2D_55_conv_identity:i0:n [ label="cloned=0\ledge id=[1567]\ltid=7382 7383\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0917042, )\loffset=(-78, )\lPReLU_54_out_0 FLOAT( 1 32 48 48 )\lPReLU_54_out_0 live(22, 26, id=298)\lpool=8[0, 73728]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
dma_7i23:s->dma_2i24:n [ penwidth=2, style=dashed  ]; 
dma_2i24:s->Conv2D_55:i0:n [ label="cloned=0\ledge id=[1568]\ltid=7384 7385\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.0917042, )\loffset=(-78, )\lPReLU_54_out_0 FLOAT( 1 32 48 48 )\lPReLU_54_out_0_cp_in_58 live(23, 24, id=299)\lpool=8[147456, 221184]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\lbatch depth=4\lbatch iter=1\ltotal iter=8\l"   ]; 
PReLU_64_5_relu_x_activ_ROM0:o0:s->PReLU_64_5_relu_x:i1:n [ label="edge id=[1569]\ltid=7392 7393\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_64_5_relu_x_activ_ROM0\lPReLU_64_5_relu_x_activ_ROM0 live(0, inf, id=134)\lpool=7[21360, 21392]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_64_5_relu_x_activ_ROM1:o0:s->PReLU_64_5_relu_x:i2:n [ label="edge id=[1570]\ltid=7399 7400\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_64_5_relu_x_activ_ROM1\lPReLU_64_5_relu_x_activ_ROM1 live(0, inf, id=144)\lpool=7[18208, 18316]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_64_5_clip_x:o0:s->PReLU_64_5_mul_x:i0:n [ label="edge id=[1571]\ltid=1665 1666\lbatch: 1(in) 1(out,L) 1(mem) \l1x32x48x48\lbits=8\lin: (S8)\lscale=(0.152996, )\loffset=(0, )\lout: (S8)\lscale=(0.152996, )\loffset=(-24, )\l\lPReLU_64_5_clip_x FLOAT( 1 32 48 48 )\lPReLU_64_5_clip_x live(26, 26, id=308) edge bs=73728\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_64_alpha_bc_32_1646:o0:s->PReLU_64_5_mul_x_mul_sub2_:i1:n [ label="edge id=[1572]\ltid=7406 7407\l1x32x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_64_alpha_copy_in_9\lPReLU_64_alpha_bc_32_1646 live(0, inf, id=90)\lpool=7[14592, 14720]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_8i27:s->dma_4i28:n [ penwidth=2, style=dashed  ]; 
dma_4i28:s->Conv2D_69_conv_identity:i0:n [ label="cloned=0\ledge id=[1573]\ltid=7410 7411\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lPReLU_64_out_0 FLOAT( 1 32 48 48 )\lPReLU_64_out_0 live(27, 28, id=312)\lpool=8[0, 73728]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\l"   ]; 
dma_5i28:s->dma_6i30:n [ penwidth=2, style=dashed  ]; 
dma_6i30:s->Conv2D_69:i0:n [ label="cloned=0\ledge id=[1574]\ltid=7412 7413\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x48x48\lbits=8\lin=out: (S8)\lscale=(0.10405, )\loffset=(-95, )\lPReLU_64_out_0 FLOAT( 1 32 48 48 )\lPReLU_64_out_0_cp_in_59 live(28, 30, id=315)\lpool=8[73728, 147456]=72.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=73728\l context[0](1,0)\lin bw=72.00 KB\lbatch depth=4\lbatch iter=1\ltotal iter=8\l"   ]; 
Transpose_66:o0:s->dma_0i28:n [ penwidth=2, style=dashed  ]; 
dma_0i28:s->Pad_67:i0:n [ label="cloned=0\ledge id=[1575]\ltid=1703 1704\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x24x32x24\lin=out Q[7S.0]\lin: (S8) M=7 N=0 sign=true\lout: (S8)\lscale=(0.10405, )\loffset=(-95, )\l\lTranspose_66_out_0 FLOAT( 1 24 32 24 )\lTranspose_66_out_0 live(27, 28, id=313)\lpool=8[294912, 313344]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\lbatch depth=1\lbatch iter=1\ltotal iter=24\l"   ]; 
dma_6i28->Transpose_68:i0:n [ label="edge id=[1576]\ltid=6583 6586\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x24x64x24\lin=out Q[7S.0]\lin: (S8)\lscale=(0.10405, )\loffset=(-95, )\lout: (S8) M=7 N=0 sign=true\l\lPad_67_out_0 FLOAT( 1 24 64 24 )\lPad_67_out_0 live(28, 29, id=314)\lpool=8[147456, 184320]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lout bw=36.00 KB\l" ]; 
PReLU_78_6_relu_x_activ_ROM0:o0:s->PReLU_78_6_relu_x:i1:n [ label="edge id=[1577]\ltid=7420 7421\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_78_6_relu_x_activ_ROM0\lPReLU_78_6_relu_x_activ_ROM0 live(0, inf, id=29)\lpool=7[21392, 21424]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_78_6_relu_x_activ_ROM1:o0:s->PReLU_78_6_relu_x:i2:n [ label="edge id=[1578]\ltid=7427 7428\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_78_6_relu_x_activ_ROM1\lPReLU_78_6_relu_x_activ_ROM1 live(0, inf, id=30)\lpool=7[18320, 18428]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_78_6_clip_x:o0:s->PReLU_78_6_mul_x:i0:n [ label="edge id=[1579]\ltid=1982 1983\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin: (S8)\lscale=(0.12617, )\loffset=(0, )\lout: (S8)\lscale=(0.12617, )\loffset=(-37, )\l\lPReLU_78_6_clip_x FLOAT( 1 64 24 24 )\lPReLU_78_6_clip_x live(32, 32, id=325) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_78_alpha_bc_32_1654:o0:s->PReLU_78_6_mul_x_mul_sub2_:i1:n [ label="edge id=[1580]\ltid=7434 7435\l1x64x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_78_alpha_copy_in_12\lPReLU_78_alpha_bc_32_1654 live(0, inf, id=67)\lpool=7[11008, 11264]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i33:s->dma_2i34:n [ penwidth=2, style=dashed  ]; 
dma_2i34:s->Conv2D_79_conv_identity:i0:n [ label="cloned=0\ledge id=[1581]\ltid=7438 7439\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.107545, )\loffset=(-65, )\lPReLU_78_out_0 FLOAT( 1 64 24 24 )\lPReLU_78_out_0 live(33, 37, id=329)\lpool=8[0, 36864]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
dma_5i34:s->dma_8i35:n [ penwidth=2, style=dashed  ]; 
dma_8i35:s->Conv2D_79:i0:n [ label="cloned=0\ledge id=[1582]\ltid=7440 7441\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.107545, )\loffset=(-65, )\lPReLU_78_out_0 FLOAT( 1 64 24 24 )\lPReLU_78_out_0_cp_in_60 live(34, 35, id=330)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=4\lbatch iter=1\ltotal iter=16\l"   ]; 
PReLU_88_7_relu_x_activ_ROM0:o0:s->PReLU_88_7_relu_x:i1:n [ label="edge id=[1583]\ltid=7448 7449\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_88_7_relu_x_activ_ROM0\lPReLU_88_7_relu_x_activ_ROM0 live(0, inf, id=62)\lpool=7[21424, 21456]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_88_7_relu_x_activ_ROM1:o0:s->PReLU_88_7_relu_x:i2:n [ label="edge id=[1584]\ltid=7455 7456\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_88_7_relu_x_activ_ROM1\lPReLU_88_7_relu_x_activ_ROM1 live(0, inf, id=1)\lpool=7[18432, 18540]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_88_7_clip_x:o0:s->PReLU_88_7_mul_x:i0:n [ label="edge id=[1585]\ltid=2261 2262\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin: (S8)\lscale=(0.144077, )\loffset=(0, )\lout: (S8)\lscale=(0.144077, )\loffset=(-12, )\l\lPReLU_88_7_clip_x FLOAT( 1 64 24 24 )\lPReLU_88_7_clip_x live(37, 37, id=341) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_88_alpha_bc_32_1662:o0:s->PReLU_88_7_mul_x_mul_sub2_:i1:n [ label="edge id=[1586]\ltid=7462 7463\l1x64x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_88_alpha_copy_in_16\lPReLU_88_alpha_bc_32_1662 live(0, inf, id=50)\lpool=7[11264, 11520]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i38:s->dma_7i39:n [ penwidth=2, style=dashed  ]; 
dma_7i39:s->Conv2D_89_conv_identity:i0:n [ label="cloned=0\ledge id=[1587]\ltid=7466 7467\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.104021, )\loffset=(-66, )\lPReLU_88_out_0 FLOAT( 1 64 24 24 )\lPReLU_88_out_0 live(38, 42, id=345)\lpool=8[0, 36864]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
dma_3i39:s->dma_5i40:n [ penwidth=2, style=dashed  ]; 
dma_5i40:s->Conv2D_89:i0:n [ label="cloned=0\ledge id=[1588]\ltid=7468 7469\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.104021, )\loffset=(-66, )\lPReLU_88_out_0 FLOAT( 1 64 24 24 )\lPReLU_88_out_0_cp_in_61 live(39, 40, id=346)\lpool=8[73728, 110592]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=4\lbatch iter=1\ltotal iter=16\l"   ]; 
PReLU_98_8_relu_x_activ_ROM0:o0:s->PReLU_98_8_relu_x:i1:n [ label="edge id=[1589]\ltid=7476 7477\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_98_8_relu_x_activ_ROM0\lPReLU_98_8_relu_x_activ_ROM0 live(0, inf, id=78)\lpool=7[21456, 21488]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_98_8_relu_x_activ_ROM1:o0:s->PReLU_98_8_relu_x:i2:n [ label="edge id=[1590]\ltid=7483 7484\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_98_8_relu_x_activ_ROM1\lPReLU_98_8_relu_x_activ_ROM1 live(0, inf, id=3)\lpool=7[18544, 18652]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_98_8_clip_x:o0:s->PReLU_98_8_mul_x:i0:n [ label="edge id=[1591]\ltid=2540 2541\lbatch: 1(in) 1(out,L) 1(mem) \l1x64x24x24\lbits=8\lin: (S8)\lscale=(0.120122, )\loffset=(0, )\lout: (S8)\lscale=(0.120122, )\loffset=(-22, )\l\lPReLU_98_8_clip_x FLOAT( 1 64 24 24 )\lPReLU_98_8_clip_x live(42, 42, id=357) edge bs=36864\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_98_alpha_bc_32_1670:o0:s->PReLU_98_8_mul_x_mul_sub2_:i1:n [ label="edge id=[1592]\ltid=7490 7491\l1x64x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_98_alpha_copy_in_20\lPReLU_98_alpha_bc_32_1670 live(0, inf, id=59)\lpool=7[11520, 11776]=256 B\lec params pool edge bs=256\l context[0](1,0)\lout bw=?\l" ]; 
dma_6i43:s->dma_3i44:n [ penwidth=2, style=dashed  ]; 
dma_3i44:s->Conv2D_103_conv_identity:i0:n [ label="cloned=0\ledge id=[1593]\ltid=7494 7495\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lPReLU_98_out_0 FLOAT( 1 64 24 24 )\lPReLU_98_out_0 live(43, 44, id=361)\lpool=8[0, 36864]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\l"   ]; 
dma_7i44:s->dma_8i46:n [ penwidth=2, style=dashed  ]; 
dma_8i46:s->Conv2D_103:i0:n [ label="cloned=0\ledge id=[1594]\ltid=7496 7497\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x64x24x24\lbits=8\lin=out: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lPReLU_98_out_0 FLOAT( 1 64 24 24 )\lPReLU_98_out_0_cp_in_62 live(44, 46, id=364)\lpool=8[36864, 73728]=36.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=36864\l context[0](1,0)\lin bw=36.00 KB\lbatch depth=4\lbatch iter=1\ltotal iter=16\l"   ]; 
Transpose_100:o0:s->dma_8i44:n [ penwidth=2, style=dashed  ]; 
dma_8i44:s->Pad_101:i0:n [ label="cloned=0\ledge id=[1595]\ltid=2578 2579\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x12x64x12\lin=out Q[7S.0]\lin: (S8) M=7 N=0 sign=true\lout: (S8)\lscale=(0.0971539, )\loffset=(-58, )\l\lTranspose_100_out_0 FLOAT( 1 12 64 12 )\lTranspose_100_out_0 live(43, 44, id=362)\lpool=8[147456, 156672]=9.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=9216\l context[0](1,0)\lin bw=9.00 KB\lbatch depth=1\lbatch iter=1\ltotal iter=12\l"   ]; 
dma_1i44->Transpose_102:i0:n [ label="edge id=[1596]\ltid=6736 6739\lbatch: 1(in,L) 1(out,L) 1(mem,L) \l1x12x128x12\lin=out Q[7S.0]\lin: (S8)\lscale=(0.0971539, )\loffset=(-58, )\lout: (S8) M=7 N=0 sign=true\l\lPad_101_out_0 FLOAT( 1 12 128 12 )\lPad_101_out_0 live(44, 45, id=363)\lpool=8[73728, 92160]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lout bw=18.00 KB\l" ]; 
PReLU_112_9_relu_x_activ_ROM0:o0:s->PReLU_112_9_relu_x:i1:n [ label="edge id=[1597]\ltid=7504 7505\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_112_9_relu_x_activ_ROM0\lPReLU_112_9_relu_x_activ_ROM0 live(0, inf, id=96)\lpool=7[21488, 21520]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_112_9_relu_x_activ_ROM1:o0:s->PReLU_112_9_relu_x:i2:n [ label="edge id=[1598]\ltid=7511 7512\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_112_9_relu_x_activ_ROM1\lPReLU_112_9_relu_x_activ_ROM1 live(0, inf, id=97)\lpool=7[18656, 18764]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_112_9_clip_x:o0:s->PReLU_112_9_mul_x:i0:n [ label="edge id=[1599]\ltid=2857 2858\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin: (S8)\lscale=(0.0991911, )\loffset=(0, )\lout: (S8)\lscale=(0.0991911, )\loffset=(-43, )\l\lPReLU_112_9_clip_x FLOAT( 1 128 12 12 )\lPReLU_112_9_clip_x live(48, 48, id=376) edge bs=18432\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_112_alpha_bc_32_1678:o0:s->PReLU_112_9_mul_x_mul_sub2_:i1:n [ label="edge id=[1600]\ltid=7518 7519\l1x128x1x1\lin=out Q[9S.22]\lin=out: (S32) M=9 N=22 sign=true\lPReLU_112_alpha_copy_in_25\lPReLU_112_alpha_bc_32_1678 live(0, inf, id=105)\lpool=7[1536, 2048]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_8i49:s->dma_1i50:n [ penwidth=2, style=dashed  ]; 
dma_1i50:s->Conv2D_113_conv_identity:i0:n [ label="cloned=0\ledge id=[1601]\ltid=7522 7523\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0774702, )\loffset=(-91, )\lPReLU_112_out_0 FLOAT( 1 128 12 12 )\lPReLU_112_out_0 live(49, 53, id=380)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
dma_7i50:s->dma_5i51:n [ penwidth=2, style=dashed  ]; 
dma_5i51:s->Conv2D_113:i0:n [ label="cloned=0\ledge id=[1602]\ltid=7524 7525\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0774702, )\loffset=(-91, )\lPReLU_112_out_0 FLOAT( 1 128 12 12 )\lPReLU_112_out_0_cp_in_63 live(50, 51, id=381)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\lbatch depth=4\lbatch iter=1\ltotal iter=32\l"   ]; 
PReLU_122_10_relu_x_activ_ROM0:o0:s->PReLU_122_10_relu_x:i1:n [ label="edge id=[1603]\ltid=7532 7533\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_122_10_relu_x_activ_ROM0\lPReLU_122_10_relu_x_activ_ROM0 live(0, inf, id=169)\lpool=7[21520, 21552]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_122_10_relu_x_activ_ROM1:o0:s->PReLU_122_10_relu_x:i2:n [ label="edge id=[1604]\ltid=7539 7540\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_122_10_relu_x_activ_ROM1\lPReLU_122_10_relu_x_activ_ROM1 live(0, inf, id=224)\lpool=7[18768, 18876]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_122_10_clip_x:o0:s->PReLU_122_10_mul_x:i0:n [ label="edge id=[1605]\ltid=3136 3137\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin: (S8)\lscale=(0.119299, )\loffset=(0, )\lout: (S8)\lscale=(0.119299, )\loffset=(-32, )\l\lPReLU_122_10_clip_x FLOAT( 1 128 12 12 )\lPReLU_122_10_clip_x live(53, 53, id=392) edge bs=18432\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_122_alpha_bc_32_1686:o0:s->PReLU_122_10_mul_x_mul_sub2_:i1:n [ label="edge id=[1606]\ltid=7546 7547\l1x128x1x1\lin=out Q[9S.22]\lin=out: (S32) M=9 N=22 sign=true\lPReLU_122_alpha_copy_in_29\lPReLU_122_alpha_bc_32_1686 live(0, inf, id=115)\lpool=7[2048, 2560]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i54:s->dma_5i55:n [ penwidth=2, style=dashed  ]; 
dma_5i55:s->Conv2D_123_conv_identity:i0:n [ label="cloned=0\ledge id=[1607]\ltid=7550 7551\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911863, )\loffset=(-82, )\lPReLU_122_out_0 FLOAT( 1 128 12 12 )\lPReLU_122_out_0 live(54, 58, id=396)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
dma_0i55:s->dma_5i56:n [ penwidth=2, style=dashed  ]; 
dma_5i56:s->Conv2D_123:i0:n [ label="cloned=0\ledge id=[1608]\ltid=7552 7553\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911863, )\loffset=(-82, )\lPReLU_122_out_0 FLOAT( 1 128 12 12 )\lPReLU_122_out_0_cp_in_64 live(55, 56, id=397)\lpool=8[55296, 73728]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\lbatch depth=4\lbatch iter=1\ltotal iter=32\l"   ]; 
PReLU_132_11_relu_x_activ_ROM0:o0:s->PReLU_132_11_relu_x:i1:n [ label="edge id=[1609]\ltid=7560 7561\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_132_11_relu_x_activ_ROM0\lPReLU_132_11_relu_x_activ_ROM0 live(0, inf, id=177)\lpool=7[21552, 21584]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_132_11_relu_x_activ_ROM1:o0:s->PReLU_132_11_relu_x:i2:n [ label="edge id=[1610]\ltid=7567 7568\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_132_11_relu_x_activ_ROM1\lPReLU_132_11_relu_x_activ_ROM1 live(0, inf, id=205)\lpool=7[18880, 18988]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_132_11_clip_x:o0:s->PReLU_132_11_mul_x:i0:n [ label="edge id=[1611]\ltid=3415 3416\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x12x12\lbits=8\lin: (S8)\lscale=(0.13274, )\loffset=(0, )\lout: (S8)\lscale=(0.13274, )\loffset=(-31, )\l\lPReLU_132_11_clip_x FLOAT( 1 128 12 12 )\lPReLU_132_11_clip_x live(58, 58, id=408) edge bs=18432\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_132_alpha_bc_32_1694:o0:s->PReLU_132_11_mul_x_mul_sub2_:i1:n [ label="edge id=[1612]\ltid=7574 7575\l1x128x1x1\lin=out Q[9S.22]\lin=out: (S32) M=9 N=22 sign=true\lPReLU_132_alpha_copy_in_33\lPReLU_132_alpha_bc_32_1694 live(0, inf, id=125)\lpool=7[2560, 3072]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_1i59:s->dma_3i60:n [ penwidth=2, style=dashed  ]; 
dma_3i60:s->Conv2D_134_conv_identity:i0:n [ label="cloned=0\ledge id=[1613]\ltid=7578 7579\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lPReLU_132_out_0 FLOAT( 1 128 12 12 )\lPReLU_132_out_0 live(59, 60, id=412)\lpool=8[0, 18432]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\l"   ]; 
dma_8i60:s->dma_9i61:n [ penwidth=2, style=dashed  ]; 
dma_9i61:s->Conv2D_134:i0:n [ label="cloned=0\ledge id=[1614]\ltid=7580 7581\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x12x12\lbits=8\lin=out: (S8)\lscale=(0.0911523, )\loffset=(-103, )\lPReLU_132_out_0 FLOAT( 1 128 12 12 )\lPReLU_132_out_0_cp_in_65 live(60, 61, id=413)\lpool=8[18432, 36864]=18.00 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=18432\l context[0](1,0)\lin bw=18.00 KB\lbatch depth=4\lbatch iter=1\ltotal iter=32\l"   ]; 
dma_2i61:s->dma_4i62:n [ penwidth=2, style=dashed  ]; 
dma_4i62:s->Conv2D_137_conv_identity:i0:n [ label="cloned=0\ledge id=[1615]\ltid=7584 7585\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.129846, )\loffset=(5, )\lDequantize_136_out_0 FLOAT( 1 128 6 6 )\lConv2D_134_off_bias_out_237 live(61, 62, id=417)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_5i62:s->dma_9i63:n [ penwidth=2, style=dashed  ]; 
dma_9i63:s->Conv2D_137:i0:n [ label="cloned=0\ledge id=[1616]\ltid=7592 7587\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.129846, )\loffset=(5, )\lDequantize_136_out_0 FLOAT( 1 128 6 6 )\lConv2D_134_off_bias_out_237_cp_in_66 live(62, 63, id=418)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_5i62:s->dma_4i63:n [ penwidth=2, style=dashed  ]; 
dma_4i63:s->Conv2D_137_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1617]\ltid=7592 7589\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.129846, )\loffset=(5, )\lDequantize_136_out_0 FLOAT( 1 128 6 6 )\lConv2D_134_off_bias_out_237_cp_in_66 live(62, 63, id=418)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_5i62:s->dma_5i63:n [ penwidth=2, style=dashed  ]; 
dma_5i63:s->Conv2D_137_ca_pipe_2:i0:n [ label="cloned=0\ledge id=[1618]\ltid=7592 7591\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.129846, )\loffset=(5, )\lDequantize_136_out_0 FLOAT( 1 128 6 6 )\lConv2D_134_off_bias_out_237_cp_in_66 live(62, 63, id=418)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch offset=2\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_5i62:s->dma_1i63:n [ penwidth=2, style=dashed  ]; 
dma_1i63:s->Conv2D_137_ca_pipe_3:i0:n [ label="cloned=0\ledge id=[1619]\ltid=7592 7593\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.129846, )\loffset=(5, )\lDequantize_136_out_0 FLOAT( 1 128 6 6 )\lConv2D_134_off_bias_out_237_cp_in_66 live(62, 63, id=418)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch offset=3\lbatch stride=4\ltotal iter=16\l"   ]; 
PReLU_143_12_relu_x_activ_ROM0:o0:s->PReLU_143_12_relu_x:i1:n [ label="edge id=[1620]\ltid=7600 7601\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_143_12_relu_x_activ_ROM0\lPReLU_143_12_relu_x_activ_ROM0 live(0, inf, id=210)\lpool=7[21584, 21616]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_143_12_relu_x_activ_ROM1:o0:s->PReLU_143_12_relu_x:i2:n [ label="edge id=[1621]\ltid=7607 7608\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_143_12_relu_x_activ_ROM1\lPReLU_143_12_relu_x_activ_ROM1 live(0, inf, id=226)\lpool=7[18992, 19100]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_143_12_clip_x:o0:s->PReLU_143_12_mul_x:i0:n [ label="edge id=[1622]\ltid=3700 3701\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin: (S8)\lscale=(0.153827, )\loffset=(0, )\lout: (S8)\lscale=(0.153827, )\loffset=(-56, )\l\lPReLU_143_12_clip_x FLOAT( 1 128 6 6 )\lPReLU_143_12_clip_x live(64, 64, id=426) edge bs=4608\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_143_alpha_bc_32_1703:o0:s->PReLU_143_12_mul_x_mul_sub2_:i1:n [ label="edge id=[1623]\ltid=7614 7615\l1x128x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_143_alpha_copy_in_37\lPReLU_143_alpha_bc_32_1703 live(0, inf, id=135)\lpool=7[4608, 5120]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i65:s->dma_6i66:n [ penwidth=2, style=dashed  ]; 
dma_6i66:s->Conv2D_144_conv_identity:i0:n [ label="cloned=0\ledge id=[1624]\ltid=7618 7619\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.131746, )\loffset=(-87, )\lPReLU_143_out_0 FLOAT( 1 128 6 6 )\lPReLU_143_out_0 live(65, 70, id=430)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_1i66:s->dma_1i67:n [ penwidth=2, style=dashed  ]; 
dma_1i67:s->Conv2D_144:i0:n [ label="cloned=0\ledge id=[1625]\ltid=7620 7621\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.131746, )\loffset=(-87, )\lPReLU_143_out_0 FLOAT( 1 128 6 6 )\lPReLU_143_out_0_cp_in_67 live(66, 67, id=431)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=4\lbatch iter=1\ltotal iter=32\l"   ]; 
dma_7i67:s->dma_5i68:n [ penwidth=2, style=dashed  ]; 
dma_5i68:s->Conv2D_147_conv_identity:i0:n [ label="cloned=0\ledge id=[1626]\ltid=7624 7625\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.135683, )\loffset=(17, )\lDequantize_146_out_0 FLOAT( 1 128 6 6 )\lConv2D_144_off_bias_out_255 live(67, 68, id=434)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_3i68:s->dma_1i69:n [ penwidth=2, style=dashed  ]; 
dma_1i69:s->Conv2D_147:i0:n [ label="cloned=0\ledge id=[1627]\ltid=7632 7627\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.135683, )\loffset=(17, )\lDequantize_146_out_0 FLOAT( 1 128 6 6 )\lConv2D_144_off_bias_out_255_cp_in_68 live(68, 69, id=435)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_3i68:s->dma_9i69:n [ penwidth=2, style=dashed  ]; 
dma_9i69:s->Conv2D_147_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1628]\ltid=7632 7629\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.135683, )\loffset=(17, )\lDequantize_146_out_0 FLOAT( 1 128 6 6 )\lConv2D_144_off_bias_out_255_cp_in_68 live(68, 69, id=435)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_3i68:s->dma_6i69:n [ penwidth=2, style=dashed  ]; 
dma_6i69:s->Conv2D_147_ca_pipe_2:i0:n [ label="cloned=0\ledge id=[1629]\ltid=7632 7631\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.135683, )\loffset=(17, )\lDequantize_146_out_0 FLOAT( 1 128 6 6 )\lConv2D_144_off_bias_out_255_cp_in_68 live(68, 69, id=435)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch offset=2\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_3i68:s->dma_0i69:n [ penwidth=2, style=dashed  ]; 
dma_0i69:s->Conv2D_147_ca_pipe_3:i0:n [ label="cloned=0\ledge id=[1630]\ltid=7632 7633\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.135683, )\loffset=(17, )\lDequantize_146_out_0 FLOAT( 1 128 6 6 )\lConv2D_144_off_bias_out_255_cp_in_68 live(68, 69, id=435)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch offset=3\lbatch stride=4\ltotal iter=16\l"   ]; 
PReLU_153_13_relu_x_activ_ROM0:o0:s->PReLU_153_13_relu_x:i1:n [ label="edge id=[1631]\ltid=7640 7641\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_153_13_relu_x_activ_ROM0\lPReLU_153_13_relu_x_activ_ROM0 live(0, inf, id=51)\lpool=7[21616, 21648]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_153_13_relu_x_activ_ROM1:o0:s->PReLU_153_13_relu_x:i2:n [ label="edge id=[1632]\ltid=7647 7648\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_153_13_relu_x_activ_ROM1\lPReLU_153_13_relu_x_activ_ROM1 live(0, inf, id=60)\lpool=7[19104, 19212]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_153_13_clip_x:o0:s->PReLU_153_13_mul_x:i0:n [ label="edge id=[1633]\ltid=3979 3980\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin: (S8)\lscale=(0.171491, )\loffset=(0, )\lout: (S8)\lscale=(0.171491, )\loffset=(-57, )\l\lPReLU_153_13_clip_x FLOAT( 1 128 6 6 )\lPReLU_153_13_clip_x live(70, 70, id=443) edge bs=4608\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_153_alpha_bc_32_1712:o0:s->PReLU_153_13_mul_x_mul_sub2_:i1:n [ label="edge id=[1634]\ltid=7654 7655\l1x128x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_153_alpha_copy_in_41\lPReLU_153_alpha_bc_32_1712 live(0, inf, id=145)\lpool=7[5120, 5632]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_8i71:s->dma_4i72:n [ penwidth=2, style=dashed  ]; 
dma_4i72:s->Conv2D_154_conv_identity:i0:n [ label="cloned=0\ledge id=[1635]\ltid=7658 7659\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.143895, )\loffset=(-93, )\lPReLU_153_out_0 FLOAT( 1 128 6 6 )\lPReLU_153_out_0 live(71, 76, id=447)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_5i72:s->dma_9i73:n [ penwidth=2, style=dashed  ]; 
dma_9i73:s->Conv2D_154:i0:n [ label="cloned=0\ledge id=[1636]\ltid=7660 7661\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.143895, )\loffset=(-93, )\lPReLU_153_out_0 FLOAT( 1 128 6 6 )\lPReLU_153_out_0_cp_in_69 live(72, 73, id=448)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=4\lbatch iter=1\ltotal iter=32\l"   ]; 
dma_2i73:s->dma_9i74:n [ penwidth=2, style=dashed  ]; 
dma_9i74:s->Conv2D_157_conv_identity:i0:n [ label="cloned=0\ledge id=[1637]\ltid=7664 7665\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.151472, )\loffset=(-2, )\lDequantize_156_out_0 FLOAT( 1 128 6 6 )\lConv2D_154_off_bias_out_273 live(73, 74, id=451)\lpool=8[13824, 18432]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_0i74:s->dma_5i75:n [ penwidth=2, style=dashed  ]; 
dma_5i75:s->Conv2D_157:i0:n [ label="cloned=0\ledge id=[1638]\ltid=7672 7667\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.151472, )\loffset=(-2, )\lDequantize_156_out_0 FLOAT( 1 128 6 6 )\lConv2D_154_off_bias_out_273_cp_in_70 live(74, 75, id=452)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_0i74:s->dma_3i75:n [ penwidth=2, style=dashed  ]; 
dma_3i75:s->Conv2D_157_ca_pipe_1:i0:n [ label="cloned=0\ledge id=[1639]\ltid=7672 7669\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.151472, )\loffset=(-2, )\lDequantize_156_out_0 FLOAT( 1 128 6 6 )\lConv2D_154_off_bias_out_273_cp_in_70 live(74, 75, id=452)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch offset=1\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_0i74:s->dma_7i75:n [ penwidth=2, style=dashed  ]; 
dma_7i75:s->Conv2D_157_ca_pipe_2:i0:n [ label="cloned=0\ledge id=[1640]\ltid=7672 7671\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.151472, )\loffset=(-2, )\lDequantize_156_out_0 FLOAT( 1 128 6 6 )\lConv2D_154_off_bias_out_273_cp_in_70 live(74, 75, id=452)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch offset=2\lbatch stride=4\ltotal iter=16\l"   ]; 
dma_0i74:s->dma_4i75:n [ penwidth=2, style=dashed  ]; 
dma_4i75:s->Conv2D_157_ca_pipe_3:i0:n [ label="cloned=0\ledge id=[1641]\ltid=7672 7673\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.151472, )\loffset=(-2, )\lDequantize_156_out_0 FLOAT( 1 128 6 6 )\lConv2D_154_off_bias_out_273_cp_in_70 live(74, 75, id=452)\lpool=8[9216, 13824]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\lbatch offset=3\lbatch stride=4\ltotal iter=16\l"   ]; 
PReLU_163_14_relu_x_activ_ROM0:o0:s->PReLU_163_14_relu_x:i1:n [ label="edge id=[1642]\ltid=7680 7681\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_163_14_relu_x_activ_ROM0\lPReLU_163_14_relu_x_activ_ROM0 live(0, inf, id=116)\lpool=7[21648, 21680]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_163_14_relu_x_activ_ROM1:o0:s->PReLU_163_14_relu_x:i2:n [ label="edge id=[1643]\ltid=7687 7688\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_163_14_relu_x_activ_ROM1\lPReLU_163_14_relu_x_activ_ROM1 live(0, inf, id=121)\lpool=7[19216, 19324]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_163_14_clip_x:o0:s->PReLU_163_14_mul_x:i0:n [ label="edge id=[1644]\ltid=4258 4259\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x6x6\lbits=8\lin: (S8)\lscale=(0.190499, )\loffset=(0, )\lout: (S8)\lscale=(0.190499, )\loffset=(-60, )\l\lPReLU_163_14_clip_x FLOAT( 1 128 6 6 )\lPReLU_163_14_clip_x live(76, 76, id=460) edge bs=4608\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_163_alpha_bc_32_1721:o0:s->PReLU_163_14_mul_x_mul_sub2_:i1:n [ label="edge id=[1645]\ltid=7694 7695\l1x128x1x1\lin=out Q[9S.22]\lin=out: (S32) M=9 N=22 sign=true\lPReLU_163_alpha_copy_in_45\lPReLU_163_alpha_bc_32_1721 live(0, inf, id=154)\lpool=7[5632, 6144]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i77:s->dma_7i78:n [ penwidth=2, style=dashed  ]; 
dma_7i78:s->Conv2D_192_conv_identity:i0:n [ label="cloned=0\ledge id=[1646]\ltid=7698 7699\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lPReLU_163_out_0 FLOAT( 1 128 6 6 )\lPReLU_163_out_0 live(77, 78, id=464)\lpool=8[0, 4608]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\l"   ]; 
dma_2i78:s->dma_3i79:n [ penwidth=2, style=dashed  ]; 
dma_3i79:s->Conv2D_192:i0:n [ label="cloned=0\ledge id=[1647]\ltid=7702 7701\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lPReLU_163_out_0 FLOAT( 1 128 6 6 )\lPReLU_163_out_0_cp_in_71 live(78, 79, id=466)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=4\lbatch iter=1\ltotal iter=32\l"   ]; 
dma_2i78:s->dma_2i79:n [ penwidth=2, style=dashed  ]; 
dma_2i79:s->Conv2D_165:i0:n [ label="cloned=0\ledge id=[1648]\ltid=7702 7703\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x6x6\lbits=8\lin=out: (S8)\lscale=(0.153248, )\loffset=(-105, )\lPReLU_163_out_0 FLOAT( 1 128 6 6 )\lPReLU_163_out_0_cp_in_71 live(78, 79, id=466)\lpool=8[4608, 9216]=4.50 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=4608\l context[0](1,0)\lin bw=4.50 KB\lbatch depth=4\lbatch iter=1\ltotal iter=32\l"   ]; 
dma_5i79:s->dma_6i80:n [ penwidth=2, style=dashed  ]; 
dma_6i80:s->Conv2D_195_conv_identity:i0:n [ label="cloned=0\ledge id=[1649]\ltid=7706 7707\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.152692, )\loffset=(-15, )\lDequantize_194_out_0 FLOAT( 1 128 3 3 )\lConv2D_192_off_bias_out_345 live(79, 80, id=472)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_0i80:s->dma_4i81:n [ penwidth=2, style=dashed  ]; 
dma_4i81:s->Conv2D_195:i0:n [ label="cloned=0\ledge id=[1650]\ltid=7708 7709\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.152692, )\loffset=(-15, )\lDequantize_194_out_0 FLOAT( 1 128 3 3 )\lConv2D_192_off_bias_out_345_cp_in_72 live(80, 81, id=474)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\ltotal iter=64\l"   ]; 
dma_9i79:s->dma_2i80:n [ penwidth=2, style=dashed  ]; 
dma_2i80:s->Conv2D_168_conv_identity:i0:n [ label="cloned=0\ledge id=[1651]\ltid=7712 7713\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.196734, )\loffset=(-12, )\lDequantize_167_out_0 FLOAT( 1 128 3 3 )\lConv2D_165_off_bias_out_291 live(79, 80, id=469)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_5i80:s->dma_6i81:n [ penwidth=2, style=dashed  ]; 
dma_6i81:s->Conv2D_168:i0:n [ label="cloned=0\ledge id=[1652]\ltid=7714 7715\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.196734, )\loffset=(-12, )\lDequantize_167_out_0 FLOAT( 1 128 3 3 )\lConv2D_165_off_bias_out_291_cp_in_73 live(80, 81, id=473)\lpool=8[3456, 4608]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\ltotal iter=64\l"   ]; 
PReLU_201_18_relu_x_activ_ROM0:o0:s->PReLU_201_18_relu_x:i1:n [ label="edge id=[1653]\ltid=7723 7724\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_201_18_relu_x_activ_ROM0\lPReLU_201_18_relu_x_activ_ROM0 live(0, inf, id=46)\lpool=7[21776, 21808]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_201_18_relu_x_activ_ROM1:o0:s->PReLU_201_18_relu_x:i2:n [ label="edge id=[1654]\ltid=7730 7731\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_201_18_relu_x_activ_ROM1\lPReLU_201_18_relu_x_activ_ROM1 live(0, inf, id=15)\lpool=7[19664, 19772]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_174_15_relu_x_activ_ROM0:o0:s->PReLU_174_15_relu_x:i1:n [ label="edge id=[1655]\ltid=7737 7738\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_174_15_relu_x_activ_ROM0\lPReLU_174_15_relu_x_activ_ROM0 live(0, inf, id=14)\lpool=7[21680, 21712]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_174_15_relu_x_activ_ROM1:o0:s->PReLU_174_15_relu_x:i2:n [ label="edge id=[1656]\ltid=7744 7745\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_174_15_relu_x_activ_ROM1\lPReLU_174_15_relu_x_activ_ROM1 live(0, inf, id=130)\lpool=7[19328, 19436]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_201_18_clip_x:o0:s->PReLU_201_18_mul_x:i0:n [ label="edge id=[1657]\ltid=5316 5317\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin: (S8)\lscale=(0.16901, )\loffset=(0, )\lout: (S8)\lscale=(0.16901, )\loffset=(-75, )\l\lPReLU_201_18_clip_x FLOAT( 1 128 3 3 )\lPReLU_201_18_clip_x live(83, 83, id=488) edge bs=1152\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_174_15_clip_x:o0:s->PReLU_174_15_mul_x:i0:n [ label="edge id=[1658]\ltid=4543 4544\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin: (S8)\lscale=(0.164664, )\loffset=(0, )\lout: (S8)\lscale=(0.164664, )\loffset=(-75, )\l\lPReLU_174_15_clip_x FLOAT( 1 128 3 3 )\lPReLU_174_15_clip_x live(82, 82, id=482) edge bs=1152\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_201_alpha_bc_32_1736:o0:s->PReLU_201_18_mul_x_mul_sub2_:i1:n [ label="edge id=[1659]\ltid=7751 7752\l1x128x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_201_alpha_copy_in_46\lPReLU_201_alpha_bc_32_1736 live(0, inf, id=40)\lpool=7[9728, 10240]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_174_alpha_bc_32_1738:o0:s->PReLU_174_15_mul_x_mul_sub2_:i1:n [ label="edge id=[1660]\ltid=7758 7759\l1x128x1x1\lin=out Q[11S.20]\lin=out: (S32) M=11 N=20 sign=true\lPReLU_174_alpha_copy_in_47\lPReLU_174_alpha_bc_32_1738 live(0, inf, id=156)\lpool=7[7680, 8192]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_2i84:s->dma_8i85:n [ penwidth=2, style=dashed  ]; 
dma_8i85:s->Conv2D_202_conv_identity:i0:n [ label="cloned=0\ledge id=[1661]\ltid=7762 7763\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.154758, )\loffset=(-94, )\lPReLU_201_out_0 FLOAT( 1 128 3 3 )\lPReLU_201_out_0 live(84, 89, id=493)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_5i85:s->dma_4i86:n [ penwidth=2, style=dashed  ]; 
dma_4i86:s->Conv2D_202:i0:n [ label="cloned=0\ledge id=[1662]\ltid=7764 7765\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.154758, )\loffset=(-94, )\lPReLU_201_out_0 FLOAT( 1 128 3 3 )\lPReLU_201_out_0_cp_in_74 live(85, 86, id=499)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=4\lbatch iter=1\ltotal iter=32\l"   ]; 
dma_9i83:s->dma_9i84:n [ penwidth=2, style=dashed  ]; 
dma_9i84:s->Conv2D_175_conv_identity:i0:n [ label="cloned=0\ledge id=[1663]\ltid=7768 7769\lbatch: 16(in,L) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.133995, )\loffset=(-121, )\lPReLU_174_out_0 FLOAT( 1 128 3 3 )\lPReLU_174_out_0 live(83, 84, id=486)\lpool=8[6912, 8064]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_4i84:s->dma_9i85:n [ penwidth=2, style=dashed  ]; 
dma_9i85:s->Conv2D_175:i0:n [ label="cloned=0\ledge id=[1664]\ltid=7770 7771\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.133995, )\loffset=(-121, )\lPReLU_174_out_0 FLOAT( 1 128 3 3 )\lPReLU_174_out_0_cp_in_75 live(84, 85, id=490)\lpool=8[4608, 5760]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\ltotal iter=16\l"   ]; 
dma_2i86:s->dma_9i87:n [ penwidth=2, style=dashed  ]; 
dma_9i87:s->Conv2D_205_conv_identity:i0:n [ label="cloned=0\ledge id=[1665]\ltid=7775 7776\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.179941, )\loffset=(-6, )\lDequantize_204_out_0 FLOAT( 1 128 3 3 )\lConv2D_202_off_bias_out_363 live(86, 87, id=505)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_3i87:s->dma_4i88:n [ penwidth=2, style=dashed  ]; 
dma_4i88:s->Conv2D_205:i0:n [ label="cloned=0\ledge id=[1666]\ltid=7777 7778\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.179941, )\loffset=(-6, )\lDequantize_204_out_0 FLOAT( 1 128 3 3 )\lConv2D_202_off_bias_out_363_cp_in_76 live(87, 88, id=507)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\ltotal iter=64\l"   ]; 
PReLU_178_16_relu_x_activ_ROM0:o0:s->PReLU_178_16_relu_x:i1:n [ label="edge id=[1667]\ltid=7784 7785\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_178_16_relu_x_activ_ROM0\lPReLU_178_16_relu_x_activ_ROM0 live(0, inf, id=39)\lpool=7[21712, 21744]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_178_16_relu_x_activ_ROM1:o0:s->PReLU_178_16_relu_x:i2:n [ label="edge id=[1668]\ltid=7791 7792\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_178_16_relu_x_activ_ROM1\lPReLU_178_16_relu_x_activ_ROM1 live(0, inf, id=76)\lpool=7[19440, 19548]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_178_16_clip_x:o0:s->PReLU_178_16_mul_x:i0:n [ label="edge id=[1669]\ltid=4682 4683\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin: (S8)\lscale=(0.0528963, )\loffset=(0, )\lout: (S8)\lscale=(0.0528963, )\loffset=(-17, )\l\lPReLU_178_16_clip_x FLOAT( 1 32 3 3 )\lPReLU_178_16_clip_x live(85, 85, id=497) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_178_alpha_bc_32_1748:o0:s->PReLU_178_16_mul_x_mul_sub2_:i1:n [ label="edge id=[1670]\ltid=7798 7799\l1x32x1x1\lin=out Q[9S.22]\lin=out: (S32) M=9 N=22 sign=true\lPReLU_178_alpha_copy_in_48\lPReLU_178_alpha_bc_32_1748 live(0, inf, id=197)\lpool=7[15872, 16000]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_7i86:s->dma_8i87:n [ penwidth=2, style=dashed  ]; 
dma_8i87:s->Conv2D_179_conv_identity:i0:n [ label="cloned=0\ledge id=[1671]\ltid=7803 7804\lbatch: 4(in,L) 16(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0395778, )\loffset=(-66, )\lPReLU_178_out_0 FLOAT( 1 32 3 3 )\lPReLU_178_out_0 live(86, 90, id=502)\lpool=8[6912, 7200]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
dma_2i87:s->dma_6i88:n [ penwidth=2, style=dashed  ]; 
dma_6i88:s->Conv2D_179:i0:n [ label="cloned=0\ledge id=[1672]\ltid=7805 7806\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0395778, )\loffset=(-66, )\lPReLU_178_out_0 FLOAT( 1 32 3 3 )\lPReLU_178_out_0_cp_in_77 live(87, 88, id=506)\lpool=8[4608, 4896]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\lbatch depth=4\lbatch iter=1\ltotal iter=8\l"   ]; 
PReLU_211_19_relu_x_activ_ROM0:o0:s->PReLU_211_19_relu_x:i1:n [ label="edge id=[1673]\ltid=7812 7813\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_211_19_relu_x_activ_ROM0\lPReLU_211_19_relu_x_activ_ROM0 live(0, inf, id=63)\lpool=7[21104, 21136]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_211_19_relu_x_activ_ROM1:o0:s->PReLU_211_19_relu_x:i2:n [ label="edge id=[1674]\ltid=7819 7820\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_211_19_relu_x_activ_ROM1\lPReLU_211_19_relu_x_activ_ROM1 live(0, inf, id=68)\lpool=7[17536, 17644]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_211_19_clip_x:o0:s->PReLU_211_19_mul_x:i0:n [ label="edge id=[1675]\ltid=5595 5596\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin: (S8)\lscale=(0.171041, )\loffset=(0, )\lout: (S8)\lscale=(0.171041, )\loffset=(-61, )\l\lPReLU_211_19_clip_x FLOAT( 1 128 3 3 )\lPReLU_211_19_clip_x live(89, 89, id=516) edge bs=1152\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_211_alpha_bc_32_1756:o0:s->PReLU_211_19_mul_x_mul_sub2_:i1:n [ label="edge id=[1676]\ltid=7826 7827\l1x128x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_211_alpha_copy_in_49\lPReLU_211_alpha_bc_32_1756 live(0, inf, id=200)\lpool=7[9216, 9728]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_5i88:s->dma_5i89:n [ penwidth=2, style=dashed  ]; 
dma_5i89:s->Conv2D_182_conv_identity:i0:n [ label="cloned=0\ledge id=[1677]\ltid=7830 7831\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0427957, )\loffset=(7, )\lDequantize_181_out_0 FLOAT( 1 32 3 3 )\lConv2D_179_off_bias_out_318 live(88, 89, id=510)\lpool=8[5760, 6048]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
dma_4i89:s->dma_8i90:n [ penwidth=2, style=dashed  ]; 
dma_8i90:s->Conv2D_182:i0:n [ label="cloned=0\ledge id=[1678]\ltid=7832 7833\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0427957, )\loffset=(7, )\lDequantize_181_out_0 FLOAT( 1 32 3 3 )\lConv2D_179_off_bias_out_318_cp_in_78 live(89, 90, id=514)\lpool=8[6048, 6336]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\lbatch depth=16\lbatch iter=1\ltotal iter=4\l"   ]; 
dma_6i93:s->dma_9i94:n [ penwidth=2, style=dashed  ]; 
dma_9i94:s->Conv2D_212_conv_identity:i0:n [ label="cloned=0\ledge id=[1679]\ltid=7836 7837\lbatch: 4(in,L) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.148522, )\loffset=(-89, )\lPReLU_211_out_0 FLOAT( 1 128 3 3 )\lPReLU_211_out_0 live(93, 98, id=533)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_3i94:s->dma_3i95:n [ penwidth=2, style=dashed  ]; 
dma_3i95:s->Conv2D_212:i0:n [ label="cloned=0\ledge id=[1680]\ltid=7838 7839\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.148522, )\loffset=(-89, )\lPReLU_211_out_0 FLOAT( 1 128 3 3 )\lPReLU_211_out_0_cp_in_79 live(94, 95, id=534)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=4\lbatch iter=1\ltotal iter=32\l"   ]; 
dma_2i95:s->dma_4i96:n [ penwidth=2, style=dashed  ]; 
dma_4i96:s->Conv2D_215_conv_identity:i0:n [ label="cloned=0\ledge id=[1681]\ltid=7843 7844\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.144413, )\loffset=(-4, )\lDequantize_214_out_0 FLOAT( 1 128 3 3 )\lConv2D_212_off_bias_out_381 live(95, 96, id=537)\lpool=8[1152, 2304]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_5i96:s->dma_2i97:n [ penwidth=2, style=dashed  ]; 
dma_2i97:s->Conv2D_215:i0:n [ label="cloned=0\ledge id=[1682]\ltid=7845 7846\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.144413, )\loffset=(-4, )\lDequantize_214_out_0 FLOAT( 1 128 3 3 )\lConv2D_212_off_bias_out_381_cp_in_80 live(96, 97, id=538)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\ltotal iter=64\l"   ]; 
PReLU_188_17_relu_x_activ_ROM0:o0:s->PReLU_188_17_relu_x:i1:n [ label="edge id=[1683]\ltid=7852 7853\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_188_17_relu_x_activ_ROM0\lPReLU_188_17_relu_x_activ_ROM0 live(0, inf, id=110)\lpool=7[21744, 21776]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_188_17_relu_x_activ_ROM1:o0:s->PReLU_188_17_relu_x:i2:n [ label="edge id=[1684]\ltid=7859 7860\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_188_17_relu_x_activ_ROM1\lPReLU_188_17_relu_x_activ_ROM1 live(0, inf, id=160)\lpool=7[19552, 19660]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
dma_4i90:s->dma_8i91:n [ penwidth=2, style=dashed  ]; 
dma_8i91:s->PReLU_188_17_mul_x:i0:n [ label="cloned=0\ledge id=[1685]\ltid=4961 4962\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin: (S8)\lscale=(0.064435, )\loffset=(0, )\lout: (S8)\lscale=(0.064435, )\loffset=(-47, )\l\lPReLU_188_17_clip_x FLOAT( 1 32 3 3 )\lPReLU_188_17_clip_x live(90, 91, id=523)\lpool=8[6336, 6624]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
PReLU_188_alpha_bc_32_1766:o0:s->PReLU_188_17_mul_x_mul_sub2_:i1:n [ label="edge id=[1686]\ltid=7866 7867\l1x32x1x1\lin=out Q[9S.22]\lin=out: (S32) M=9 N=22 sign=true\lPReLU_188_alpha_copy_in_50\lPReLU_188_alpha_bc_32_1766 live(0, inf, id=173)\lpool=7[16000, 16128]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_221_20_relu_x_activ_ROM0:o0:s->PReLU_221_20_relu_x:i1:n [ label="edge id=[1687]\ltid=7874 7875\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_221_20_relu_x_activ_ROM0\lPReLU_221_20_relu_x_activ_ROM0 live(0, inf, id=70)\lpool=7[21808, 21840]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_221_20_relu_x_activ_ROM1:o0:s->PReLU_221_20_relu_x:i2:n [ label="edge id=[1688]\ltid=7881 7882\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_221_20_relu_x_activ_ROM1\lPReLU_221_20_relu_x_activ_ROM1 live(0, inf, id=94)\lpool=7[19776, 19884]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
dma_0i91->SpaceToDepth_inserted_id1067:i0:n [ label="edge id=[1689]\ltid=4997 7198\lbatch: 0(in,L) 16(out,L) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.0471963, )\loffset=(0, )\lConv2D_189_zero_off_out_330 FLOAT( 1 32 3 3 )\lConv2D_189_zero_off_out_330 live(91, 92, id=528)\lpool=8[2304, 2880]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lout bw=576 B\l" ]; 
PReLU_221_20_clip_x:o0:s->PReLU_221_20_mul_x:i0:n [ label="edge id=[1690]\ltid=5874 5875\lbatch: 1(in) 1(out,L) 1(mem) \l1x128x3x3\lbits=8\lin: (S8)\lscale=(0.192546, )\loffset=(0, )\lout: (S8)\lscale=(0.192546, )\loffset=(-51, )\l\lPReLU_221_20_clip_x FLOAT( 1 128 3 3 )\lPReLU_221_20_clip_x live(98, 98, id=543) edge bs=1152\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_221_alpha_bc_32_1773:o0:s->PReLU_221_20_mul_x_mul_sub2_:i1:n [ label="edge id=[1691]\ltid=7888 7889\l1x128x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_221_alpha_copy_in_51\lPReLU_221_alpha_bc_32_1773 live(0, inf, id=209)\lpool=7[8192, 8704]=512 B\lec params pool edge bs=512\l context[0](1,0)\lout bw=?\l" ]; 
dma_9i99:s->dma_2i100:n [ penwidth=2, style=dashed  ]; 
dma_2i100:s->Conv2D_222_conv_identity:i0:n [ label="cloned=0\ledge id=[1692]\ltid=7892 7893\lbatch: 16(in,L) 1(out,L) 0(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.151429, )\loffset=(-99, )\lPReLU_221_out_0 FLOAT( 1 128 3 3 )\lPReLU_221_out_0 live(99, 100, id=547)\lpool=8[2304, 3456]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\l"   ]; 
dma_5i100:s->dma_7i101:n [ penwidth=2, style=dashed  ]; 
dma_7i101:s->Conv2D_222:i0:n [ label="cloned=0\ledge id=[1693]\ltid=7894 7895\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x128x3x3\lbits=8\lin=out: (S8)\lscale=(0.151429, )\loffset=(-99, )\lPReLU_221_out_0 FLOAT( 1 128 3 3 )\lPReLU_221_out_0_cp_in_81 live(100, 101, id=548)\lpool=8[0, 1152]=1.12 KB\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=1152\l context[0](1,0)\lin bw=1.12 KB\lbatch depth=16\lbatch iter=1\ltotal iter=16\l"   ]; 
PReLU_225_21_relu_x_activ_ROM0:o0:s->PReLU_225_21_relu_x:i1:n [ label="edge id=[1694]\ltid=7902 7903\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_225_21_relu_x_activ_ROM0\lPReLU_225_21_relu_x_activ_ROM0 live(0, inf, id=191)\lpool=7[21840, 21872]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_225_21_relu_x_activ_ROM1:o0:s->PReLU_225_21_relu_x:i2:n [ label="edge id=[1695]\ltid=7909 7910\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_225_21_relu_x_activ_ROM1\lPReLU_225_21_relu_x_activ_ROM1 live(0, inf, id=225)\lpool=7[19888, 19996]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_225_21_clip_x:o0:s->PReLU_225_21_mul_x:i0:n [ label="edge id=[1696]\ltid=6013 6014\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin: (S8)\lscale=(0.0472496, )\loffset=(0, )\lout: (S8)\lscale=(0.0472496, )\loffset=(-23, )\l\lPReLU_225_21_clip_x FLOAT( 1 32 3 3 )\lPReLU_225_21_clip_x live(101, 101, id=552) edge bs=288\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_225_alpha_bc_32_1781:o0:s->PReLU_225_21_mul_x_mul_sub2_:i1:n [ label="edge id=[1697]\ltid=7916 7917\l1x32x1x1\lin=out Q[9S.22]\lin=out: (S32) M=9 N=22 sign=true\lPReLU_225_alpha_copy_in_53\lPReLU_225_alpha_bc_32_1781 live(0, inf, id=184)\lpool=7[16128, 16256]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_9i102:s->dma_3i103:n [ penwidth=2, style=dashed  ]; 
dma_3i103:s->Conv2D_226_conv_identity:i0:n [ label="cloned=0\ledge id=[1698]\ltid=7920 7921\lbatch: 4(in,L) 16(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.035386, )\loffset=(-74, )\lPReLU_225_out_0 FLOAT( 1 32 3 3 )\lPReLU_225_out_0 live(102, 106, id=556)\lpool=8[864, 1152]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
dma_7i103:s->dma_8i104:n [ penwidth=2, style=dashed  ]; 
dma_8i104:s->Conv2D_226:i0:n [ label="cloned=0\ledge id=[1699]\ltid=7922 7923\lbatch: 4(in,L) 4(out,L) 4(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.035386, )\loffset=(-74, )\lPReLU_225_out_0 FLOAT( 1 32 3 3 )\lPReLU_225_out_0_cp_in_82 live(103, 104, id=557)\lpool=8[0, 288]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\lbatch depth=4\lbatch iter=1\ltotal iter=8\l"   ]; 
dma_6i104:s->dma_4i105:n [ penwidth=2, style=dashed  ]; 
dma_4i105:s->Conv2D_229_conv_identity:i0:n [ label="cloned=0\ledge id=[1700]\ltid=7926 7927\lbatch: 16(in,L) 4(out,L) 0(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0377941, )\loffset=(-5, )\lDequantize_228_out_0 FLOAT( 1 32 3 3 )\lConv2D_226_off_bias_out_408 live(104, 105, id=560)\lpool=8[288, 576]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
dma_5i105:s->dma_9i106:n [ penwidth=2, style=dashed  ]; 
dma_9i106:s->Conv2D_229:i0:n [ label="cloned=0\ledge id=[1701]\ltid=7928 7929\lbatch: 16(in,L) 16(out,L) 16(mem,L) \l1x32x3x3\lbits=8\lin=out: (S8)\lscale=(0.0377941, )\loffset=(-5, )\lDequantize_228_out_0 FLOAT( 1 32 3 3 )\lConv2D_226_off_bias_out_408_cp_in_83 live(105, 106, id=561)\lpool=8[0, 288]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\lbatch depth=16\lbatch iter=1\ltotal iter=4\l"   ]; 
PReLU_235_22_relu_x_activ_ROM0:o0:s->PReLU_235_22_relu_x:i1:n [ label="edge id=[1702]\ltid=7936 7937\l32x1\lin=out Q[8U.0]\lin=out: (U8) M=8 N=0 sign=false\lPReLU_235_22_relu_x_activ_ROM0\lPReLU_235_22_relu_x_activ_ROM0 live(0, inf, id=140)\lpool=7[21872, 21904]=32 B\lec params pool edge bs=32\l context[0](1,0)\lout bw=?\l" ]; 
PReLU_235_22_relu_x_activ_ROM1:o0:s->PReLU_235_22_relu_x:i2:n [ label="edge id=[1703]\ltid=7943 7944\l18x3\lin=out Q[16U.0]\lin=out: (U16) M=16 N=0 sign=false\lPReLU_235_22_relu_x_activ_ROM1\lPReLU_235_22_relu_x_activ_ROM1 live(0, inf, id=150)\lpool=7[20000, 20108]=108 B\lec params pool edge bs=108\l context[0](1,0)\lout bw=?\l" ]; 
dma_4i106:s->dma_6i107:n [ penwidth=2, style=dashed  ]; 
dma_6i107:s->PReLU_235_22_mul_x:i0:n [ label="cloned=0\ledge id=[1704]\ltid=6292 6293\lbatch: 16(in) 16(out,L) 16(mem) \l1x32x3x3\lbits=8\lin: (S8)\lscale=(0.0566065, )\loffset=(0, )\lout: (S8)\lscale=(0.0566065, )\loffset=(-53, )\l\lPReLU_235_22_clip_x FLOAT( 1 32 3 3 )\lPReLU_235_22_clip_x live(106, 107, id=566)\lpool=8[1440, 1728]=288 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=288\l context[0](1,0)\lin bw=288 B\l"   ]; 
PReLU_235_alpha_bc_32_1790:o0:s->PReLU_235_22_mul_x_mul_sub2_:i1:n [ label="edge id=[1705]\ltid=7950 7951\l1x32x1x1\lin=out Q[10S.21]\lin=out: (S32) M=10 N=21 sign=true\lPReLU_235_alpha_copy_in_54\lPReLU_235_alpha_bc_32_1790 live(0, inf, id=220)\lpool=7[16256, 16384]=128 B\lec params pool edge bs=128\l context[0](1,0)\lout bw=?\l" ]; 
dma_4i107->SpaceToDepth_inserted_id1075:i0:n [ label="edge id=[1706]\ltid=6328 7253\lbatch: 0(in,L) 16(out,L) \l1x32x3x3\lbits=16\lin=out: (S16)\lscale=(0.0510776, )\loffset=(0, )\lConv2D_236_zero_off_out_420 FLOAT( 1 32 3 3 )\lConv2D_236_zero_off_out_420 live(107, 108, id=570)\lpool=8[0, 576]=576 B\lnpuRAM3_npuRAM4_npuRAM5_npuRAM6 edge bs=576\l context[0](1,0)\lout bw=576 B\l" ]; 
}
