================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Mar 28 11:44:21 CEST 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         add
    * Solution:        add_solution (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  50 ns
    * C-Synthesis target clock:    50 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1090
FF:               298
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 50.000      |
| Post-Route | 14.793      |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                     | LUT  | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                     | 1090 | 298 |     |      |      |     |        |      |         |          |        |
|   (inst)                                                 | 137  | 83  |     |      |      |     |        |      |         |          |        |
|   grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49               | 953  | 215 |     |      |      |     |        |      |         |          |        |
|     (grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49)           | 414  | 87  |     |      |      |     |        |      |         |          |        |
|     grp_adjust_9_s_fu_252                                | 539  | 128 |     |      |      |     |        |      |         |          |        |
|       (grp_adjust_9_s_fu_252)                            | 195  | 91  |     |      |      |     |        |      |         |          |        |
|       grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186     | 228  | 34  |     |      |      |     |        |      |         |          |        |
|         (grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186) | 189  | 32  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U         | 39   | 2   |     |      |      |     |        |      |         |          |        |
|       tab_U                                              | 116  | 3   |     |      |      |     |        |      |         |          |        |
|         bind_storage rom_1p                              |      |     |     |      |      |     |        | auto | 1       | tab      |        |
+----------------------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.05%  | OK     |
| FD                                                        | 50%       | 0.28%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 13     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+--------+------------------------------+---------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  |  SLACK | STARTPOINT PIN               | ENDPOINT PIN                                                              | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |        |                              |                                                                           |              |            |                |          DELAY |        DELAY |
+-------+--------+------------------------------+---------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 35.207 | trunc_ln691_reg_72_reg[70]/C | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/D |           31 |        183 |         14.818 |          7.334 |        7.484 |
| Path2 | 35.312 | trunc_ln691_reg_72_reg[70]/C | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[23]/D |           31 |        183 |         14.713 |          7.229 |        7.484 |
| Path3 | 35.324 | trunc_ln691_reg_72_reg[70]/C | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[20]/D |           30 |        183 |         14.701 |          7.217 |        7.484 |
| Path4 | 35.330 | trunc_ln691_reg_72_reg[70]/C | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]/D |           30 |        183 |         14.695 |          7.211 |        7.484 |
| Path5 | 35.405 | trunc_ln691_reg_72_reg[70]/C | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[21]/D |           30 |        183 |         14.620 |          7.136 |        7.484 |
+-------+--------+------------------------------+---------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | trunc_ln691_reg_72_reg[70]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64           | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_41           | LUT.others.LUT2      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_107                                        | CARRY.others.CARRY4  |
    | phi_ln609_reg_98_reg[8]_i_95                                                | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_123                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_65                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017[24]_i_68                                             | LUT.others.LUT2      |
    | trunc_ln609_4_reg_1017_reg[24]_i_26                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_8                                          | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[22]_i_25    | LUT.others.LUT4      |
    | trunc_ln609_4_reg_1017[24]_i_82                                             | LUT.others.LUT1      |
    | trunc_ln609_4_reg_1017_reg[24]_i_34                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_78                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_183                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_189                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_118                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_182                                        | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_49     | LUT.others.LUT4      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_35     | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_61    | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_29     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_15     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_4      | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[2]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | trunc_ln691_reg_72_reg[70]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64           | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_41           | LUT.others.LUT2      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_107                                        | CARRY.others.CARRY4  |
    | phi_ln609_reg_98_reg[8]_i_95                                                | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_123                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_65                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017[24]_i_68                                             | LUT.others.LUT2      |
    | trunc_ln609_4_reg_1017_reg[24]_i_26                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_8                                          | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[22]_i_25    | LUT.others.LUT4      |
    | trunc_ln609_4_reg_1017[24]_i_82                                             | LUT.others.LUT1      |
    | trunc_ln609_4_reg_1017_reg[24]_i_34                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_78                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_183                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_189                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_118                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_182                                        | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_49     | LUT.others.LUT4      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_35     | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_61    | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_29     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_15     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_4      | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[2]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[23]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | trunc_ln691_reg_72_reg[70]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64           | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_41           | LUT.others.LUT2      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_107                                        | CARRY.others.CARRY4  |
    | phi_ln609_reg_98_reg[8]_i_95                                                | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_123                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_65                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017[24]_i_68                                             | LUT.others.LUT2      |
    | trunc_ln609_4_reg_1017_reg[24]_i_26                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_8                                          | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[22]_i_25    | LUT.others.LUT4      |
    | trunc_ln609_4_reg_1017[24]_i_82                                             | LUT.others.LUT1      |
    | trunc_ln609_4_reg_1017_reg[24]_i_34                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_78                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_183                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_189                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_118                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_182                                        | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_49     | LUT.others.LUT4      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_35     | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_61    | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_29     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_15     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_4      | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[2]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[20]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | trunc_ln691_reg_72_reg[70]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64           | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_41           | LUT.others.LUT2      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_107                                        | CARRY.others.CARRY4  |
    | phi_ln609_reg_98_reg[8]_i_95                                                | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_123                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_65                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017[24]_i_68                                             | LUT.others.LUT2      |
    | trunc_ln609_4_reg_1017_reg[24]_i_26                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_8                                          | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[22]_i_25    | LUT.others.LUT4      |
    | trunc_ln609_4_reg_1017[24]_i_82                                             | LUT.others.LUT1      |
    | trunc_ln609_4_reg_1017_reg[24]_i_34                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_78                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_183                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_189                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_118                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_182                                        | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_49     | LUT.others.LUT4      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_35     | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_61    | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_29     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_15     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_4      | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[2]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | trunc_ln691_reg_72_reg[70]                                                  | FLOP_LATCH.flop.FDRE |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64           | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_41           | LUT.others.LUT2      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_107                                        | CARRY.others.CARRY4  |
    | phi_ln609_reg_98_reg[8]_i_95                                                | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_123                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_65                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017[24]_i_68                                             | LUT.others.LUT2      |
    | trunc_ln609_4_reg_1017_reg[24]_i_26                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_8                                          | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[22]_i_25    | LUT.others.LUT4      |
    | trunc_ln609_4_reg_1017[24]_i_82                                             | LUT.others.LUT1      |
    | trunc_ln609_4_reg_1017_reg[24]_i_34                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_78                                         | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_183                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_189                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_118                                        | CARRY.others.CARRY4  |
    | trunc_ln609_4_reg_1017_reg[24]_i_182                                        | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_49     | LUT.others.LUT4      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_35     | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_61    | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_29     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_15     | LUT.others.LUT6      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_4      | LUT.others.LUT5      |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[2]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1  | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1 | CARRY.others.CARRY4  |
    | grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[21]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/add_top_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/add_top_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/add_top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/add_top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/add_top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/add_top_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------+


