{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 04 15:37:44 2016 " "Info: Processing started: Thu Aug 04 15:37:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } } { "e:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register y_cnt\[4\] register vga_r~reg0 96.1 MHz 10.406 ns Internal " "Info: Clock \"clk\" has Internal fmax of 96.1 MHz between source register \"y_cnt\[4\]\" and destination register \"vga_r~reg0\" (period= 10.406 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.697 ns + Longest register register " "Info: + Longest register to register delay is 9.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y_cnt\[4\] 1 REG LC_X10_Y3_N4 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N4; Fanout = 9; REG Node = 'y_cnt\[4\]'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_cnt[4] } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.200 ns) 2.264 ns LessThan4~0 2 COMB LC_X11_Y3_N9 3 " "Info: 2: + IC(2.064 ns) + CELL(0.200 ns) = 2.264 ns; Loc. = LC_X11_Y3_N9; Fanout = 3; COMB Node = 'LessThan4~0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { y_cnt[4] LessThan4~0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(0.200 ns) 4.839 ns LessThan4~1 3 COMB LC_X12_Y2_N3 2 " "Info: 3: + IC(2.375 ns) + CELL(0.200 ns) = 4.839 ns; Loc. = LC_X12_Y2_N3; Fanout = 2; COMB Node = 'LessThan4~1'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { LessThan4~0 LessThan4~1 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.511 ns) 7.026 ns vga_r~8 4 COMB LC_X12_Y2_N4 2 " "Info: 4: + IC(1.676 ns) + CELL(0.511 ns) = 7.026 ns; Loc. = LC_X12_Y2_N4; Fanout = 2; COMB Node = 'vga_r~8'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { LessThan4~1 vga_r~8 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.200 ns) 8.373 ns vga_r~13 5 COMB LC_X12_Y2_N9 1 " "Info: 5: + IC(1.147 ns) + CELL(0.200 ns) = 8.373 ns; Loc. = LC_X12_Y2_N9; Fanout = 1; COMB Node = 'vga_r~13'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { vga_r~8 vga_r~13 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.591 ns) 9.697 ns vga_r~reg0 6 REG LC_X12_Y2_N0 1 " "Info: 6: + IC(0.733 ns) + CELL(0.591 ns) = 9.697 ns; Loc. = LC_X12_Y2_N0; Fanout = 1; REG Node = 'vga_r~reg0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { vga_r~13 vga_r~reg0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.702 ns ( 17.55 % ) " "Info: Total cell delay = 1.702 ns ( 17.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.995 ns ( 82.45 % ) " "Info: Total interconnect delay = 7.995 ns ( 82.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.697 ns" { y_cnt[4] LessThan4~0 LessThan4~1 vga_r~8 vga_r~13 vga_r~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.697 ns" { y_cnt[4] {} LessThan4~0 {} LessThan4~1 {} vga_r~8 {} vga_r~13 {} vga_r~reg0 {} } { 0.000ns 2.064ns 2.375ns 1.676ns 1.147ns 0.733ns } { 0.000ns 0.200ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'clk'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns vga_r~reg0 2 REG LC_X12_Y2_N0 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y2_N0; Fanout = 1; REG Node = 'vga_r~reg0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk vga_r~reg0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk vga_r~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} vga_r~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'clk'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns y_cnt\[4\] 2 REG LC_X10_Y3_N4 9 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y3_N4; Fanout = 9; REG Node = 'y_cnt\[4\]'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk y_cnt[4] } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk y_cnt[4] } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} y_cnt[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk vga_r~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} vga_r~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk y_cnt[4] } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} y_cnt[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 41 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.697 ns" { y_cnt[4] LessThan4~0 LessThan4~1 vga_r~8 vga_r~13 vga_r~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.697 ns" { y_cnt[4] {} LessThan4~0 {} LessThan4~1 {} vga_r~8 {} vga_r~13 {} vga_r~reg0 {} } { 0.000ns 2.064ns 2.375ns 1.676ns 1.147ns 0.733ns } { 0.000ns 0.200ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk vga_r~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} vga_r~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk y_cnt[4] } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} y_cnt[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hsync_r hsync_r~reg0 8.633 ns register " "Info: tco from clock \"clk\" to destination pin \"hsync_r\" through register \"hsync_r~reg0\" is 8.633 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'clk'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns hsync_r~reg0 2 REG LC_X12_Y6_N7 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y6_N7; Fanout = 4; REG Node = 'hsync_r~reg0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk hsync_r~reg0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk hsync_r~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} hsync_r~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 23 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.576 ns + Longest register pin " "Info: + Longest register to pin delay is 4.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hsync_r~reg0 1 REG LC_X12_Y6_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N7; Fanout = 4; REG Node = 'hsync_r~reg0'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hsync_r~reg0 } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.254 ns) + CELL(2.322 ns) 4.576 ns hsync_r 2 PIN PIN_57 0 " "Info: 2: + IC(2.254 ns) + CELL(2.322 ns) = 4.576 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'hsync_r'" {  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { hsync_r~reg0 hsync_r } "NODE_NAME" } } { "vga.v" "" { Text "C:/Users/qq448/Desktop/cpld/vga/vga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 50.74 % ) " "Info: Total cell delay = 2.322 ns ( 50.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.254 ns ( 49.26 % ) " "Info: Total interconnect delay = 2.254 ns ( 49.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { hsync_r~reg0 hsync_r } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.576 ns" { hsync_r~reg0 {} hsync_r {} } { 0.000ns 2.254ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk hsync_r~reg0 } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} hsync_r~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { hsync_r~reg0 hsync_r } "NODE_NAME" } } { "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.576 ns" { hsync_r~reg0 {} hsync_r {} } { 0.000ns 2.254ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 04 15:37:44 2016 " "Info: Processing ended: Thu Aug 04 15:37:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
