
---------- Begin Simulation Statistics ----------
final_tick                               417908604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 724536                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729844                       # Number of bytes of host memory used
host_op_rate                                  1397542                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   276.04                       # Real time elapsed on the host
host_tick_rate                             1513948816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000000                       # Number of instructions simulated
sim_ops                                     385775746                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.417909                       # Number of seconds simulated
sim_ticks                                417908604500                       # Number of ticks simulated
system.cpu.Branches                          46054036                       # Number of branches fetched
system.cpu.committedInsts                   200000000                       # Number of instructions committed
system.cpu.committedOps                     385775746                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        835817209                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  835817209                       # Number of busy cycles
system.cpu.num_cc_register_reads            234264441                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           121311849                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     45535707                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                       10322                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             385764805                       # Number of integer alu accesses
system.cpu.num_int_insts                    385764805                       # number of integer instructions
system.cpu.num_int_register_reads           863501985                       # number of times the integer registers were read
system.cpu.num_int_register_writes          330577637                       # number of times the integer registers were written
system.cpu.num_load_insts                    84474984                       # Number of load instructions
system.cpu.num_mem_refs                      93320912                       # number of memory refs
system.cpu.num_store_insts                    8845928                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                150604      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                 292440754     75.78%     75.82% # Class of executed instruction
system.cpu.op_class::IntMult                      157      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::MemRead                 84181168     21.81%     97.63% # Class of executed instruction
system.cpu.op_class::MemWrite                 8553423      2.22%     99.85% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.08%     99.92% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.08%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  385923113                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       135051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        303325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3190342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          592                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6381687                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            592                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     89975515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         89975515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     90011866                       # number of overall hits
system.cpu.dcache.overall_hits::total        90011866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3154152                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3154152                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3190177                       # number of overall misses
system.cpu.dcache.overall_misses::total       3190177                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  53369387500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53369387500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53369387500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53369387500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     93129667                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     93129667                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     93202043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     93202043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033868                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033868                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034229                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034229                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16920.360052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16920.360052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16729.287278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16729.287278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1482410                       # number of writebacks
system.cpu.dcache.writebacks::total           1482410                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3154151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3154151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3190145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3190145                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50215233500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50215233500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50925758500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50925758500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033868                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.034228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034228                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15920.364466                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15920.364466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15963.462006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15963.462006                       # average overall mshr miss latency
system.cpu.dcache.replacements                3189633                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     81833814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        81833814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2597164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2597164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  36021130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36021130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     84430978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     84430978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13869.409094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13869.409094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2597163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2597163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  33423964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  33423964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12869.413279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12869.413279                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8141701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8141701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       556988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       556988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17348257500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17348257500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8698689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8698689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.064031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31146.555222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31146.555222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       556988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       556988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16791269500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16791269500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.064031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30146.555222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30146.555222                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.921394                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            93202011                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3190145                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.215603                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.921394                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         189594231                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        189594231                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    84503418                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     8845936                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        322366                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        466864                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    274416351                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        274416351                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    274416351                       # number of overall hits
system.cpu.icache.overall_hits::total       274416351                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1200                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1200                       # number of overall misses
system.cpu.icache.overall_misses::total          1200                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89528000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89528000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89528000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89528000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    274417551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    274417551                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    274417551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    274417551                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74606.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74606.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74606.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74606.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          709                       # number of writebacks
system.cpu.icache.writebacks::total               709                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1200                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88328000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88328000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73606.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73606.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73606.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73606.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    709                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    274416351                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       274416351                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    274417551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    274417551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74606.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74606.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73606.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73606.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.054987                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           274417551                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1200                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          228681.292500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.054987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         548836302                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        548836302                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   274417600                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 417908604500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              3022969                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3023071                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data             3022969                       # number of overall hits
system.l2.overall_hits::total                 3023071                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             167176                       # number of demand (read+write) misses
system.l2.demand_misses::total                 168274                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1098                       # number of overall misses
system.l2.overall_misses::.cpu.data            167176                       # number of overall misses
system.l2.overall_misses::total                168274                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     85417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14398940500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14484357500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     85417000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14398940500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14484357500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3190145                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3191345                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3190145                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3191345                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.915000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.052404                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052728                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.915000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.052404                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052728                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77793.260474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86130.428411                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86076.027788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77793.260474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86130.428411                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86076.027788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              119858                       # number of writebacks
system.l2.writebacks::total                    119858                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        167176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            168274                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       167176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           168274                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     74437000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12727180500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12801617500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     74437000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12727180500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12801617500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.915000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.052404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052728                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.915000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.052404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052728                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67793.260474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76130.428411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76076.027788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67793.260474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76130.428411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76076.027788                       # average overall mshr miss latency
system.l2.replacements                         135643                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1482410                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1482410                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1482410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1482410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          709                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              709                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          709                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          709                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            425341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                425341                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          131647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131647                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11489449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11489449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        556988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            556988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.236355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.236355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87274.673939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87274.673939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       131647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10172979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10172979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.236355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.236355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77274.673939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77274.673939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     85417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.915000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77793.260474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77793.260474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     74437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     74437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.915000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.915000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67793.260474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67793.260474                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       2597628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2597628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        35529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           35529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2909491500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2909491500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2633157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2633157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81890.610487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81890.610487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        35529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        35529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2554201500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2554201500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71890.610487                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71890.610487                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32598.543224                       # Cycle average of tags in use
system.l2.tags.total_refs                     6381686                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    168411                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.893522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.370869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.694410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32514.477945                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994829                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51221899                       # Number of tag accesses
system.l2.tags.data_accesses                 51221899                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    119858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    166837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.179087434500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              560447                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113135                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      168274                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     119858                       # Number of write requests accepted
system.mem_ctrls.readBursts                    168274                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   119858                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    339                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                168274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               119858                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.463869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.860999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.713613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6754     98.40%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          107      1.56%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6864                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.457459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.434099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1819     26.50%     26.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              118      1.72%     28.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4895     71.31%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6864                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10769536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7670912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     25.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  416164156500                       # Total gap between requests
system.mem_ctrls.avgGap                    1444352.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        70272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10677568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7668992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 168151.598802508030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25550007.549557406455                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18350883.225233998150                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1098                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       167176                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       119858                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29587000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5873170250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7697933501250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26946.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35131.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  64225445.95                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        70272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10699264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10769536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        70272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7670912                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7670912                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1098                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       167176                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         168274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       119858                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        119858                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       168152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25601923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         25770075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       168152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       168152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     18355478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        18355478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     18355478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       168152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25601923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        44125552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               167935                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              119828                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        10863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        10423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        10409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        10057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        10551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7529                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8923                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2753976000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             839675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5902757250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16399.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35149.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               74856                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              50350                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           42.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       162557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   113.294611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.118853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   153.016548                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       125438     77.17%     77.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        25006     15.38%     92.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3716      2.29%     94.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1932      1.19%     96.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2786      1.71%     97.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          275      0.17%     97.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          319      0.20%     98.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          410      0.25%     98.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2675      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       162557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10747840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7668992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               25.718159                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               18.350883                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               43.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       579189660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       307846605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      593305440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     311158980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 32988958080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30629017260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 134684047680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  200093523705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   478.797329                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 349826027500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  13954720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54127857000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       581467320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       309057210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      605750460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     314343180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 32988958080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31596648690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 133869200160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  200265425100                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.208667                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 347694267750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  13954720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56259616750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              36627                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       119858                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15193                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131647                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131647                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         36627                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       471599                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       471599                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 471599                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     18440448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     18440448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                18440448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            168274                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  168274    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              168274                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           797010500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          914248500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2634357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1602268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          709                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1723008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           556988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          556988                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2633157                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3109                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9569923                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               9573032                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       122176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    299043520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              299165696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          135643                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7670912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3326988                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000178                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3326395     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    593      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3326988                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 417908604500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4673962500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1800000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4785217500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
