[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2508877 heartbeat IPC: 3.986 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2508877 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2508877 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 10844269 heartbeat IPC: 1.2 cumulative IPC: 1.2 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 19222570 heartbeat IPC: 1.194 cumulative IPC: 1.197 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 27600514 heartbeat IPC: 1.194 cumulative IPC: 1.196 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 35981856 heartbeat IPC: 1.193 cumulative IPC: 1.195 (Simulation time: 00 hr 02 min 10 sec)
Simulation finished CPU 0 instructions: 50000001 cycles: 41850078 cumulative IPC: 1.195 (Simulation time: 00 hr 02 min 39 sec)
Simulation complete CPU 0 instructions: 50000001 cycles: 41850078 cumulative IPC: 1.195 (Simulation time: 00 hr 02 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 621.wrf_s-575B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.195 instructions: 50000001 cycles: 41850078
CPU 0 Branch Prediction Accuracy: 93.01% MPKI: 9.32 Average ROB Occupancy at Mispredict: 65.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.305
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.01462

cpu0->cpu0_STLB TOTAL        ACCESS:       1976 HIT:       1928 MISS:         48 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       1976 HIT:       1928 MISS:         48 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 396.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       2369 HIT:       1130 MISS:       1239 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:        804 HIT:        347 MISS:        457 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        766 HIT:         20 MISS:        746 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        757 HIT:        757 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         42 HIT:          6 MISS:         36 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 190.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1140565 HIT:    1140117 MISS:        448 MSHR_MERGE:        123
cpu0->cpu0_L1I LOAD         ACCESS:    1140565 HIT:    1140117 MISS:        448 MSHR_MERGE:        123
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.049 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    9341434 HIT:    9338653 MISS:       2781 MSHR_MERGE:       1494
cpu0->cpu0_L1D LOAD         ACCESS:    7406459 HIT:    7405311 MISS:       1148 MSHR_MERGE:        669
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1934927 HIT:    1933336 MISS:       1591 MSHR_MERGE:        825
cpu0->cpu0_L1D TRANSLATION  ACCESS:         48 HIT:          6 MISS:         42 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 192.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     942229 HIT:     942229 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     942229 HIT:     942229 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    9183935 HIT:    9181409 MISS:       2526 MSHR_MERGE:        550
cpu0->cpu0_DTLB LOAD         ACCESS:    9183935 HIT:    9181409 MISS:       2526 MSHR_MERGE:        550
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.66 cycles
cpu0->LLC TOTAL        ACCESS:       1239 HIT:          0 MISS:       1239 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:        457 HIT:          0 MISS:        457 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        746 HIT:          0 MISS:        746 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         36 HIT:          0 MISS:         36 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 174.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:       1239
  AVG DBUS CONGESTED CYCLE: 2.846
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       3487
