// Seed: 1170791202
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output reg id_4
);
  type_6(
      1'b0, id_1, (id_4), 1
  );
  assign id_4 = 1;
  initial begin
    id_4 <= 1;
  end
endmodule
