
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//indxbib_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015e8 <.init>:
  4015e8:	stp	x29, x30, [sp, #-16]!
  4015ec:	mov	x29, sp
  4015f0:	bl	401a60 <sqrt@plt+0x60>
  4015f4:	ldp	x29, x30, [sp], #16
  4015f8:	ret

Disassembly of section .plt:

0000000000401600 <_Znam@plt-0x20>:
  401600:	stp	x16, x30, [sp, #-16]!
  401604:	adrp	x16, 41a000 <_ZdlPvm@@Base+0x12fa8>
  401608:	ldr	x17, [x16, #4088]
  40160c:	add	x16, x16, #0xff8
  401610:	br	x17
  401614:	nop
  401618:	nop
  40161c:	nop

0000000000401620 <_Znam@plt>:
  401620:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16]
  401628:	add	x16, x16, #0x0
  40162c:	br	x17

0000000000401630 <fputs@plt>:
  401630:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #8]
  401638:	add	x16, x16, #0x8
  40163c:	br	x17

0000000000401640 <memcpy@plt>:
  401640:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #16]
  401648:	add	x16, x16, #0x10
  40164c:	br	x17

0000000000401650 <tolower@plt>:
  401650:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #24]
  401658:	add	x16, x16, #0x18
  40165c:	br	x17

0000000000401660 <ungetc@plt>:
  401660:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #32]
  401668:	add	x16, x16, #0x20
  40166c:	br	x17

0000000000401670 <isalnum@plt>:
  401670:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #40]
  401678:	add	x16, x16, #0x28
  40167c:	br	x17

0000000000401680 <strlen@plt>:
  401680:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #48]
  401688:	add	x16, x16, #0x30
  40168c:	br	x17

0000000000401690 <fprintf@plt>:
  401690:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #56]
  401698:	add	x16, x16, #0x38
  40169c:	br	x17

00000000004016a0 <putc@plt>:
  4016a0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #64]
  4016a8:	add	x16, x16, #0x40
  4016ac:	br	x17

00000000004016b0 <islower@plt>:
  4016b0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #72]
  4016b8:	add	x16, x16, #0x48
  4016bc:	br	x17

00000000004016c0 <fclose@plt>:
  4016c0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #80]
  4016c8:	add	x16, x16, #0x50
  4016cc:	br	x17

00000000004016d0 <isspace@plt>:
  4016d0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #88]
  4016d8:	add	x16, x16, #0x58
  4016dc:	br	x17

00000000004016e0 <memcmp@plt>:
  4016e0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #96]
  4016e8:	add	x16, x16, #0x60
  4016ec:	br	x17

00000000004016f0 <strtol@plt>:
  4016f0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #104]
  4016f8:	add	x16, x16, #0x68
  4016fc:	br	x17

0000000000401700 <free@plt>:
  401700:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #112]
  401708:	add	x16, x16, #0x70
  40170c:	br	x17

0000000000401710 <strchr@plt>:
  401710:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #120]
  401718:	add	x16, x16, #0x78
  40171c:	br	x17

0000000000401720 <_exit@plt>:
  401720:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #128]
  401728:	add	x16, x16, #0x80
  40172c:	br	x17

0000000000401730 <strerror@plt>:
  401730:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #136]
  401738:	add	x16, x16, #0x88
  40173c:	br	x17

0000000000401740 <strcpy@plt>:
  401740:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #144]
  401748:	add	x16, x16, #0x90
  40174c:	br	x17

0000000000401750 <sprintf@plt>:
  401750:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #152]
  401758:	add	x16, x16, #0x98
  40175c:	br	x17

0000000000401760 <isxdigit@plt>:
  401760:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #160]
  401768:	add	x16, x16, #0xa0
  40176c:	br	x17

0000000000401770 <unlink@plt>:
  401770:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #168]
  401778:	add	x16, x16, #0xa8
  40177c:	br	x17

0000000000401780 <__libc_start_main@plt>:
  401780:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #176]
  401788:	add	x16, x16, #0xb0
  40178c:	br	x17

0000000000401790 <memchr@plt>:
  401790:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #184]
  401798:	add	x16, x16, #0xb8
  40179c:	br	x17

00000000004017a0 <mkstemp@plt>:
  4017a0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #192]
  4017a8:	add	x16, x16, #0xc0
  4017ac:	br	x17

00000000004017b0 <getpid@plt>:
  4017b0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #200]
  4017b8:	add	x16, x16, #0xc8
  4017bc:	br	x17

00000000004017c0 <isgraph@plt>:
  4017c0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #208]
  4017c8:	add	x16, x16, #0xd0
  4017cc:	br	x17

00000000004017d0 <getc@plt>:
  4017d0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #216]
  4017d8:	add	x16, x16, #0xd8
  4017dc:	br	x17

00000000004017e0 <strncmp@plt>:
  4017e0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #224]
  4017e8:	add	x16, x16, #0xe0
  4017ec:	br	x17

00000000004017f0 <isprint@plt>:
  4017f0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #232]
  4017f8:	add	x16, x16, #0xe8
  4017fc:	br	x17

0000000000401800 <rename@plt>:
  401800:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #240]
  401808:	add	x16, x16, #0xf0
  40180c:	br	x17

0000000000401810 <isupper@plt>:
  401810:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #248]
  401818:	add	x16, x16, #0xf8
  40181c:	br	x17

0000000000401820 <fputc@plt>:
  401820:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #256]
  401828:	add	x16, x16, #0x100
  40182c:	br	x17

0000000000401830 <__cxa_atexit@plt>:
  401830:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #264]
  401838:	add	x16, x16, #0x108
  40183c:	br	x17

0000000000401840 <fflush@plt>:
  401840:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #272]
  401848:	add	x16, x16, #0x110
  40184c:	br	x17

0000000000401850 <pathconf@plt>:
  401850:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #280]
  401858:	add	x16, x16, #0x118
  40185c:	br	x17

0000000000401860 <kill@plt>:
  401860:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #288]
  401868:	add	x16, x16, #0x120
  40186c:	br	x17

0000000000401870 <isalpha@plt>:
  401870:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #296]
  401878:	add	x16, x16, #0x128
  40187c:	br	x17

0000000000401880 <strrchr@plt>:
  401880:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #304]
  401888:	add	x16, x16, #0x130
  40188c:	br	x17

0000000000401890 <_ZdaPv@plt>:
  401890:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #312]
  401898:	add	x16, x16, #0x138
  40189c:	br	x17

00000000004018a0 <__errno_location@plt>:
  4018a0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #320]
  4018a8:	add	x16, x16, #0x140
  4018ac:	br	x17

00000000004018b0 <getcwd@plt>:
  4018b0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #328]
  4018b8:	add	x16, x16, #0x148
  4018bc:	br	x17

00000000004018c0 <fopen@plt>:
  4018c0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #336]
  4018c8:	add	x16, x16, #0x150
  4018cc:	br	x17

00000000004018d0 <__cxa_throw_bad_array_new_length@plt>:
  4018d0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #344]
  4018d8:	add	x16, x16, #0x158
  4018dc:	br	x17

00000000004018e0 <strcmp@plt>:
  4018e0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #352]
  4018e8:	add	x16, x16, #0x160
  4018ec:	br	x17

00000000004018f0 <toupper@plt>:
  4018f0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #360]
  4018f8:	add	x16, x16, #0x168
  4018fc:	br	x17

0000000000401900 <write@plt>:
  401900:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #368]
  401908:	add	x16, x16, #0x170
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #376]
  401918:	add	x16, x16, #0x178
  40191c:	br	x17

0000000000401920 <ispunct@plt>:
  401920:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #384]
  401928:	add	x16, x16, #0x180
  40192c:	br	x17

0000000000401930 <iscntrl@plt>:
  401930:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #392]
  401938:	add	x16, x16, #0x188
  40193c:	br	x17

0000000000401940 <abort@plt>:
  401940:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #400]
  401948:	add	x16, x16, #0x190
  40194c:	br	x17

0000000000401950 <getenv@plt>:
  401950:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #408]
  401958:	add	x16, x16, #0x198
  40195c:	br	x17

0000000000401960 <signal@plt>:
  401960:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #416]
  401968:	add	x16, x16, #0x1a0
  40196c:	br	x17

0000000000401970 <__gxx_personality_v0@plt>:
  401970:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #424]
  401978:	add	x16, x16, #0x1a8
  40197c:	br	x17

0000000000401980 <exit@plt>:
  401980:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #432]
  401988:	add	x16, x16, #0x1b0
  40198c:	br	x17

0000000000401990 <fwrite@plt>:
  401990:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #440]
  401998:	add	x16, x16, #0x1b8
  40199c:	br	x17

00000000004019a0 <_Unwind_Resume@plt>:
  4019a0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #448]
  4019a8:	add	x16, x16, #0x1c0
  4019ac:	br	x17

00000000004019b0 <fdopen@plt>:
  4019b0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #456]
  4019b8:	add	x16, x16, #0x1c8
  4019bc:	br	x17

00000000004019c0 <__gmon_start__@plt>:
  4019c0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #464]
  4019c8:	add	x16, x16, #0x1d0
  4019cc:	br	x17

00000000004019d0 <setbuf@plt>:
  4019d0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #472]
  4019d8:	add	x16, x16, #0x1d8
  4019dc:	br	x17

00000000004019e0 <fseek@plt>:
  4019e0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #480]
  4019e8:	add	x16, x16, #0x1e0
  4019ec:	br	x17

00000000004019f0 <printf@plt>:
  4019f0:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #488]
  4019f8:	add	x16, x16, #0x1e8
  4019fc:	br	x17

0000000000401a00 <sqrt@plt>:
  401a00:	adrp	x16, 41b000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #496]
  401a08:	add	x16, x16, #0x1f0
  401a0c:	br	x17

Disassembly of section .text:

0000000000401a10 <_Znwm@@Base-0x558c>:
  401a10:	mov	x29, #0x0                   	// #0
  401a14:	mov	x30, #0x0                   	// #0
  401a18:	mov	x5, x0
  401a1c:	ldr	x1, [sp]
  401a20:	add	x2, sp, #0x8
  401a24:	mov	x6, sp
  401a28:	movz	x0, #0x0, lsl #48
  401a2c:	movk	x0, #0x0, lsl #32
  401a30:	movk	x0, #0x40, lsl #16
  401a34:	movk	x0, #0x1bd8
  401a38:	movz	x3, #0x0, lsl #48
  401a3c:	movk	x3, #0x0, lsl #32
  401a40:	movk	x3, #0x40, lsl #16
  401a44:	movk	x3, #0x8490
  401a48:	movz	x4, #0x0, lsl #48
  401a4c:	movk	x4, #0x0, lsl #32
  401a50:	movk	x4, #0x40, lsl #16
  401a54:	movk	x4, #0x8510
  401a58:	bl	401780 <__libc_start_main@plt>
  401a5c:	bl	401940 <abort@plt>
  401a60:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x12fa8>
  401a64:	ldr	x0, [x0, #4064]
  401a68:	cbz	x0, 401a70 <sqrt@plt+0x70>
  401a6c:	b	4019c0 <__gmon_start__@plt>
  401a70:	ret
  401a74:	stp	x29, x30, [sp, #-32]!
  401a78:	mov	x29, sp
  401a7c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401a80:	add	x0, x0, #0x268
  401a84:	str	x0, [sp, #24]
  401a88:	ldr	x0, [sp, #24]
  401a8c:	str	x0, [sp, #24]
  401a90:	ldr	x1, [sp, #24]
  401a94:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401a98:	add	x0, x0, #0x268
  401a9c:	cmp	x1, x0
  401aa0:	b.eq	401adc <sqrt@plt+0xdc>  // b.none
  401aa4:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  401aa8:	add	x0, x0, #0x530
  401aac:	ldr	x0, [x0]
  401ab0:	str	x0, [sp, #16]
  401ab4:	ldr	x0, [sp, #16]
  401ab8:	str	x0, [sp, #16]
  401abc:	ldr	x0, [sp, #16]
  401ac0:	cmp	x0, #0x0
  401ac4:	b.eq	401ae0 <sqrt@plt+0xe0>  // b.none
  401ac8:	ldr	x1, [sp, #16]
  401acc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401ad0:	add	x0, x0, #0x268
  401ad4:	blr	x1
  401ad8:	b	401ae0 <sqrt@plt+0xe0>
  401adc:	nop
  401ae0:	ldp	x29, x30, [sp], #32
  401ae4:	ret
  401ae8:	stp	x29, x30, [sp, #-48]!
  401aec:	mov	x29, sp
  401af0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401af4:	add	x0, x0, #0x268
  401af8:	str	x0, [sp, #40]
  401afc:	ldr	x0, [sp, #40]
  401b00:	str	x0, [sp, #40]
  401b04:	ldr	x1, [sp, #40]
  401b08:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401b0c:	add	x0, x0, #0x268
  401b10:	sub	x0, x1, x0
  401b14:	asr	x0, x0, #3
  401b18:	lsr	x1, x0, #63
  401b1c:	add	x0, x1, x0
  401b20:	asr	x0, x0, #1
  401b24:	str	x0, [sp, #32]
  401b28:	ldr	x0, [sp, #32]
  401b2c:	cmp	x0, #0x0
  401b30:	b.eq	401b70 <sqrt@plt+0x170>  // b.none
  401b34:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  401b38:	add	x0, x0, #0x538
  401b3c:	ldr	x0, [x0]
  401b40:	str	x0, [sp, #24]
  401b44:	ldr	x0, [sp, #24]
  401b48:	str	x0, [sp, #24]
  401b4c:	ldr	x0, [sp, #24]
  401b50:	cmp	x0, #0x0
  401b54:	b.eq	401b74 <sqrt@plt+0x174>  // b.none
  401b58:	ldr	x2, [sp, #24]
  401b5c:	ldr	x1, [sp, #32]
  401b60:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401b64:	add	x0, x0, #0x268
  401b68:	blr	x2
  401b6c:	b	401b74 <sqrt@plt+0x174>
  401b70:	nop
  401b74:	ldp	x29, x30, [sp], #48
  401b78:	ret
  401b7c:	stp	x29, x30, [sp, #-16]!
  401b80:	mov	x29, sp
  401b84:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401b88:	add	x0, x0, #0x280
  401b8c:	ldrb	w0, [x0]
  401b90:	and	x0, x0, #0xff
  401b94:	cmp	x0, #0x0
  401b98:	b.ne	401bb4 <sqrt@plt+0x1b4>  // b.any
  401b9c:	bl	401a74 <sqrt@plt+0x74>
  401ba0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401ba4:	add	x0, x0, #0x280
  401ba8:	mov	w1, #0x1                   	// #1
  401bac:	strb	w1, [x0]
  401bb0:	b	401bb8 <sqrt@plt+0x1b8>
  401bb4:	nop
  401bb8:	ldp	x29, x30, [sp], #16
  401bbc:	ret
  401bc0:	stp	x29, x30, [sp, #-16]!
  401bc4:	mov	x29, sp
  401bc8:	bl	401ae8 <sqrt@plt+0xe8>
  401bcc:	nop
  401bd0:	ldp	x29, x30, [sp], #16
  401bd4:	ret
  401bd8:	stp	x29, x30, [sp, #-368]!
  401bdc:	mov	x29, sp
  401be0:	str	x19, [sp, #16]
  401be4:	str	w0, [sp, #44]
  401be8:	str	x1, [sp, #32]
  401bec:	ldr	x0, [sp, #32]
  401bf0:	ldr	x1, [x0]
  401bf4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401bf8:	add	x0, x0, #0x90
  401bfc:	str	x1, [x0]
  401c00:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401c04:	add	x0, x0, #0x278
  401c08:	ldr	x2, [x0]
  401c0c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401c10:	add	x1, x0, #0x2d8
  401c14:	mov	x0, x2
  401c18:	bl	4019d0 <setbuf@plt>
  401c1c:	str	xzr, [sp, #360]
  401c20:	adrp	x0, 403000 <sqrt@plt+0x1600>
  401c24:	add	x0, x0, #0x94
  401c28:	str	x0, [sp, #352]
  401c2c:	str	xzr, [sp, #344]
  401c30:	str	xzr, [sp, #336]
  401c34:	mov	x4, #0x0                   	// #0
  401c38:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  401c3c:	add	x3, x0, #0x588
  401c40:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  401c44:	add	x2, x0, #0x5e8
  401c48:	ldr	x1, [sp, #32]
  401c4c:	ldr	w0, [sp, #44]
  401c50:	bl	406c40 <sqrt@plt+0x5240>
  401c54:	str	w0, [sp, #280]
  401c58:	ldr	w0, [sp, #280]
  401c5c:	cmn	w0, #0x1
  401c60:	cset	w0, ne  // ne = any
  401c64:	and	w0, w0, #0xff
  401c68:	cmp	w0, #0x0
  401c6c:	b.eq	402000 <sqrt@plt+0x600>  // b.none
  401c70:	ldr	w0, [sp, #280]
  401c74:	cmp	w0, #0x100
  401c78:	b.eq	401fb0 <sqrt@plt+0x5b0>  // b.none
  401c7c:	ldr	w0, [sp, #280]
  401c80:	cmp	w0, #0x100
  401c84:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401c88:	ldr	w0, [sp, #280]
  401c8c:	cmp	w0, #0x77
  401c90:	b.eq	401f7c <sqrt@plt+0x57c>  // b.none
  401c94:	ldr	w0, [sp, #280]
  401c98:	cmp	w0, #0x77
  401c9c:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401ca0:	ldr	w0, [sp, #280]
  401ca4:	cmp	w0, #0x76
  401ca8:	b.eq	401f8c <sqrt@plt+0x58c>  // b.none
  401cac:	ldr	w0, [sp, #280]
  401cb0:	cmp	w0, #0x76
  401cb4:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401cb8:	ldr	w0, [sp, #280]
  401cbc:	cmp	w0, #0x74
  401cc0:	b.eq	401f58 <sqrt@plt+0x558>  // b.none
  401cc4:	ldr	w0, [sp, #280]
  401cc8:	cmp	w0, #0x74
  401ccc:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401cd0:	ldr	w0, [sp, #280]
  401cd4:	cmp	w0, #0x6f
  401cd8:	b.eq	401f44 <sqrt@plt+0x544>  // b.none
  401cdc:	ldr	w0, [sp, #280]
  401ce0:	cmp	w0, #0x6f
  401ce4:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401ce8:	ldr	w0, [sp, #280]
  401cec:	cmp	w0, #0x6e
  401cf0:	b.eq	401f20 <sqrt@plt+0x520>  // b.none
  401cf4:	ldr	w0, [sp, #280]
  401cf8:	cmp	w0, #0x6e
  401cfc:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401d00:	ldr	w0, [sp, #280]
  401d04:	cmp	w0, #0x6c
  401d08:	b.eq	401efc <sqrt@plt+0x4fc>  // b.none
  401d0c:	ldr	w0, [sp, #280]
  401d10:	cmp	w0, #0x6c
  401d14:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401d18:	ldr	w0, [sp, #280]
  401d1c:	cmp	w0, #0x6b
  401d20:	b.eq	401ed8 <sqrt@plt+0x4d8>  // b.none
  401d24:	ldr	w0, [sp, #280]
  401d28:	cmp	w0, #0x6b
  401d2c:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401d30:	ldr	w0, [sp, #280]
  401d34:	cmp	w0, #0x69
  401d38:	b.eq	401ebc <sqrt@plt+0x4bc>  // b.none
  401d3c:	ldr	w0, [sp, #280]
  401d40:	cmp	w0, #0x69
  401d44:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401d48:	ldr	w0, [sp, #280]
  401d4c:	cmp	w0, #0x68
  401d50:	b.eq	401dec <sqrt@plt+0x3ec>  // b.none
  401d54:	ldr	w0, [sp, #280]
  401d58:	cmp	w0, #0x68
  401d5c:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401d60:	ldr	w0, [sp, #280]
  401d64:	cmp	w0, #0x66
  401d68:	b.eq	401dd8 <sqrt@plt+0x3d8>  // b.none
  401d6c:	ldr	w0, [sp, #280]
  401d70:	cmp	w0, #0x66
  401d74:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401d78:	ldr	w0, [sp, #280]
  401d7c:	cmp	w0, #0x64
  401d80:	b.eq	401dc4 <sqrt@plt+0x3c4>  // b.none
  401d84:	ldr	w0, [sp, #280]
  401d88:	cmp	w0, #0x64
  401d8c:	b.gt	401fe0 <sqrt@plt+0x5e0>
  401d90:	ldr	w0, [sp, #280]
  401d94:	cmp	w0, #0x3f
  401d98:	b.eq	401fc8 <sqrt@plt+0x5c8>  // b.none
  401d9c:	ldr	w0, [sp, #280]
  401da0:	cmp	w0, #0x63
  401da4:	b.ne	401fe0 <sqrt@plt+0x5e0>  // b.any
  401da8:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401dac:	add	x0, x0, #0xa8
  401db0:	ldr	x1, [x0]
  401db4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401db8:	add	x0, x0, #0x218
  401dbc:	str	x1, [x0]
  401dc0:	b	401ffc <sqrt@plt+0x5fc>
  401dc4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401dc8:	add	x0, x0, #0xa8
  401dcc:	ldr	x0, [x0]
  401dd0:	str	x0, [sp, #344]
  401dd4:	b	401ffc <sqrt@plt+0x5fc>
  401dd8:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401ddc:	add	x0, x0, #0xa8
  401de0:	ldr	x0, [x0]
  401de4:	str	x0, [sp, #336]
  401de8:	b	401ffc <sqrt@plt+0x5fc>
  401dec:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401df0:	add	x0, x0, #0xa8
  401df4:	ldr	x1, [x0]
  401df8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401dfc:	add	x3, x0, #0x208
  401e00:	mov	w2, #0x1                   	// #1
  401e04:	mov	w0, #0x68                  	// #104
  401e08:	bl	402808 <sqrt@plt+0xe08>
  401e0c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401e10:	add	x0, x0, #0x208
  401e14:	ldr	w0, [x0]
  401e18:	bl	407088 <_ZdlPvm@@Base+0x30>
  401e1c:	cmp	w0, #0x0
  401e20:	cset	w0, eq  // eq = none
  401e24:	and	w0, w0, #0xff
  401e28:	cmp	w0, #0x0
  401e2c:	b.eq	401ff8 <sqrt@plt+0x5f8>  // b.none
  401e30:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401e34:	add	x0, x0, #0x208
  401e38:	ldr	w0, [x0]
  401e3c:	add	w1, w0, #0x1
  401e40:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401e44:	add	x0, x0, #0x208
  401e48:	str	w1, [x0]
  401e4c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401e50:	add	x0, x0, #0x208
  401e54:	ldr	w0, [x0]
  401e58:	bl	407088 <_ZdlPvm@@Base+0x30>
  401e5c:	cmp	w0, #0x0
  401e60:	cset	w0, eq  // eq = none
  401e64:	and	w0, w0, #0xff
  401e68:	cmp	w0, #0x0
  401e6c:	b.eq	401e74 <sqrt@plt+0x474>  // b.none
  401e70:	b	401e30 <sqrt@plt+0x430>
  401e74:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401e78:	add	x0, x0, #0xa8
  401e7c:	ldr	x1, [x0]
  401e80:	add	x0, sp, #0x48
  401e84:	bl	404bb8 <sqrt@plt+0x31b8>
  401e88:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401e8c:	add	x0, x0, #0x208
  401e90:	ldr	w1, [x0]
  401e94:	add	x0, sp, #0x58
  401e98:	bl	404c1c <sqrt@plt+0x321c>
  401e9c:	add	x2, sp, #0x58
  401ea0:	add	x1, sp, #0x48
  401ea4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401ea8:	add	x3, x0, #0x0
  401eac:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  401eb0:	add	x0, x0, #0x608
  401eb4:	bl	405384 <sqrt@plt+0x3984>
  401eb8:	b	401ff8 <sqrt@plt+0x5f8>
  401ebc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401ec0:	add	x0, x0, #0xa8
  401ec4:	ldr	x1, [x0]
  401ec8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401ecc:	add	x0, x0, #0x210
  401ed0:	str	x1, [x0]
  401ed4:	b	401ffc <sqrt@plt+0x5fc>
  401ed8:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401edc:	add	x0, x0, #0xa8
  401ee0:	ldr	x1, [x0]
  401ee4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401ee8:	add	x3, x0, #0x22c
  401eec:	mov	w2, #0x1                   	// #1
  401ef0:	mov	w0, #0x6b                  	// #107
  401ef4:	bl	402808 <sqrt@plt+0xe08>
  401ef8:	b	401ffc <sqrt@plt+0x5fc>
  401efc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401f00:	add	x0, x0, #0xa8
  401f04:	ldr	x1, [x0]
  401f08:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401f0c:	add	x3, x0, #0x228
  401f10:	mov	w2, #0x0                   	// #0
  401f14:	mov	w0, #0x6c                  	// #108
  401f18:	bl	402808 <sqrt@plt+0xe08>
  401f1c:	b	401ffc <sqrt@plt+0x5fc>
  401f20:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401f24:	add	x0, x0, #0xa8
  401f28:	ldr	x1, [x0]
  401f2c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401f30:	add	x3, x0, #0x220
  401f34:	mov	w2, #0x0                   	// #0
  401f38:	mov	w0, #0x6e                  	// #110
  401f3c:	bl	402808 <sqrt@plt+0xe08>
  401f40:	b	401ffc <sqrt@plt+0x5fc>
  401f44:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401f48:	add	x0, x0, #0xa8
  401f4c:	ldr	x0, [x0]
  401f50:	str	x0, [sp, #360]
  401f54:	b	401ffc <sqrt@plt+0x5fc>
  401f58:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  401f5c:	add	x0, x0, #0xa8
  401f60:	ldr	x1, [x0]
  401f64:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401f68:	add	x3, x0, #0x224
  401f6c:	mov	w2, #0x1                   	// #1
  401f70:	mov	w0, #0x74                  	// #116
  401f74:	bl	402808 <sqrt@plt+0xe08>
  401f78:	b	401ffc <sqrt@plt+0x5fc>
  401f7c:	adrp	x0, 402000 <sqrt@plt+0x600>
  401f80:	add	x0, x0, #0xe5c
  401f84:	str	x0, [sp, #352]
  401f88:	b	401ffc <sqrt@plt+0x5fc>
  401f8c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401f90:	add	x0, x0, #0x260
  401f94:	ldr	x0, [x0]
  401f98:	mov	x1, x0
  401f9c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  401fa0:	add	x0, x0, #0x628
  401fa4:	bl	4019f0 <printf@plt>
  401fa8:	mov	w0, #0x0                   	// #0
  401fac:	bl	401980 <exit@plt>
  401fb0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401fb4:	add	x0, x0, #0x270
  401fb8:	ldr	x0, [x0]
  401fbc:	bl	4027d0 <sqrt@plt+0xdd0>
  401fc0:	mov	w0, #0x0                   	// #0
  401fc4:	bl	401980 <exit@plt>
  401fc8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  401fcc:	add	x0, x0, #0x278
  401fd0:	ldr	x0, [x0]
  401fd4:	bl	4027d0 <sqrt@plt+0xdd0>
  401fd8:	mov	w0, #0x1                   	// #1
  401fdc:	bl	401980 <exit@plt>
  401fe0:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  401fe4:	add	x2, x0, #0x648
  401fe8:	mov	w1, #0xba                  	// #186
  401fec:	mov	w0, #0x0                   	// #0
  401ff0:	bl	404164 <sqrt@plt+0x2764>
  401ff4:	b	401ffc <sqrt@plt+0x5fc>
  401ff8:	nop
  401ffc:	b	401c34 <sqrt@plt+0x234>
  402000:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402004:	add	x0, x0, #0x240
  402008:	ldr	w0, [x0]
  40200c:	ldr	w1, [sp, #44]
  402010:	cmp	w1, w0
  402014:	b.gt	402048 <sqrt@plt+0x648>
  402018:	ldr	x0, [sp, #336]
  40201c:	cmp	x0, #0x0
  402020:	b.ne	402048 <sqrt@plt+0x648>  // b.any
  402024:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402028:	add	x3, x0, #0x0
  40202c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402030:	add	x2, x0, #0x0
  402034:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402038:	add	x1, x0, #0x0
  40203c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402040:	add	x0, x0, #0x668
  402044:	bl	4053c0 <sqrt@plt+0x39c0>
  402048:	ldr	x0, [sp, #344]
  40204c:	cmp	x0, #0x0
  402050:	b.ne	40207c <sqrt@plt+0x67c>  // b.any
  402054:	bl	402964 <sqrt@plt+0xf64>
  402058:	str	x0, [sp, #272]
  40205c:	ldr	x0, [sp, #272]
  402060:	bl	403834 <sqrt@plt+0x1e34>
  402064:	ldr	x0, [sp, #272]
  402068:	cmp	x0, #0x0
  40206c:	b.eq	402084 <sqrt@plt+0x684>  // b.none
  402070:	ldr	x0, [sp, #272]
  402074:	bl	401890 <_ZdaPv@plt>
  402078:	b	402084 <sqrt@plt+0x684>
  40207c:	ldr	x0, [sp, #344]
  402080:	bl	403834 <sqrt@plt+0x1e34>
  402084:	bl	40386c <sqrt@plt+0x1e6c>
  402088:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40208c:	add	x0, x0, #0x218
  402090:	ldr	x0, [x0]
  402094:	bl	403834 <sqrt@plt+0x1e34>
  402098:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40209c:	add	x0, x0, #0x210
  4020a0:	ldr	x0, [x0]
  4020a4:	bl	403834 <sqrt@plt+0x1e34>
  4020a8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4020ac:	add	x0, x0, #0x224
  4020b0:	ldr	w0, [x0]
  4020b4:	sxtw	x0, w0
  4020b8:	bl	401620 <_Znam@plt>
  4020bc:	mov	x1, x0
  4020c0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4020c4:	add	x0, x0, #0x290
  4020c8:	str	x1, [x0]
  4020cc:	bl	402ad8 <sqrt@plt+0x10d8>
  4020d0:	ldr	x0, [sp, #360]
  4020d4:	cmp	x0, #0x0
  4020d8:	b.ne	402124 <sqrt@plt+0x724>  // b.any
  4020dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4020e0:	add	x0, x0, #0x240
  4020e4:	ldr	w0, [x0]
  4020e8:	ldr	w1, [sp, #44]
  4020ec:	cmp	w1, w0
  4020f0:	b.le	402118 <sqrt@plt+0x718>
  4020f4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4020f8:	add	x0, x0, #0x240
  4020fc:	ldr	w0, [x0]
  402100:	sxtw	x0, w0
  402104:	lsl	x0, x0, #3
  402108:	ldr	x1, [sp, #32]
  40210c:	add	x0, x1, x0
  402110:	ldr	x0, [x0]
  402114:	b	402120 <sqrt@plt+0x720>
  402118:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40211c:	add	x0, x0, #0x688
  402120:	str	x0, [sp, #360]
  402124:	mov	w0, #0x2f                  	// #47
  402128:	mov	w1, w0
  40212c:	ldr	x0, [sp, #360]
  402130:	bl	401880 <strrchr@plt>
  402134:	str	x0, [sp, #328]
  402138:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40213c:	add	x0, x0, #0x691
  402140:	str	x0, [sp, #320]
  402144:	ldr	x0, [sp, #320]
  402148:	ldrb	w0, [x0]
  40214c:	cmp	w0, #0x0
  402150:	b.eq	4021ac <sqrt@plt+0x7ac>  // b.none
  402154:	ldr	x0, [sp, #320]
  402158:	ldrb	w0, [x0]
  40215c:	mov	w1, w0
  402160:	ldr	x0, [sp, #360]
  402164:	bl	401880 <strrchr@plt>
  402168:	str	x0, [sp, #264]
  40216c:	ldr	x0, [sp, #264]
  402170:	cmp	x0, #0x0
  402174:	b.eq	40219c <sqrt@plt+0x79c>  // b.none
  402178:	ldr	x0, [sp, #328]
  40217c:	cmp	x0, #0x0
  402180:	b.eq	402194 <sqrt@plt+0x794>  // b.none
  402184:	ldr	x1, [sp, #264]
  402188:	ldr	x0, [sp, #328]
  40218c:	cmp	x1, x0
  402190:	b.ls	40219c <sqrt@plt+0x79c>  // b.plast
  402194:	ldr	x0, [sp, #264]
  402198:	str	x0, [sp, #328]
  40219c:	ldr	x0, [sp, #320]
  4021a0:	add	x0, x0, #0x1
  4021a4:	str	x0, [sp, #320]
  4021a8:	b	402144 <sqrt@plt+0x744>
  4021ac:	ldr	x0, [sp, #328]
  4021b0:	cmp	x0, #0x0
  4021b4:	b.eq	402204 <sqrt@plt+0x804>  // b.none
  4021b8:	ldr	x0, [sp, #360]
  4021bc:	bl	408440 <_ZdlPvm@@Base+0x13e8>
  4021c0:	str	x0, [sp, #256]
  4021c4:	ldr	x1, [sp, #328]
  4021c8:	ldr	x0, [sp, #360]
  4021cc:	sub	x0, x1, x0
  4021d0:	mov	x1, x0
  4021d4:	ldr	x0, [sp, #256]
  4021d8:	add	x0, x0, x1
  4021dc:	strb	wzr, [x0]
  4021e0:	ldr	x0, [sp, #256]
  4021e4:	bl	406f4c <sqrt@plt+0x554c>
  4021e8:	str	x0, [sp, #312]
  4021ec:	ldr	x0, [sp, #256]
  4021f0:	cmp	x0, #0x0
  4021f4:	b.eq	402214 <sqrt@plt+0x814>  // b.none
  4021f8:	ldr	x0, [sp, #256]
  4021fc:	bl	401890 <_ZdaPv@plt>
  402200:	b	402214 <sqrt@plt+0x814>
  402204:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402208:	add	x0, x0, #0x698
  40220c:	bl	406f4c <sqrt@plt+0x554c>
  402210:	str	x0, [sp, #312]
  402214:	ldr	x0, [sp, #328]
  402218:	cmp	x0, #0x0
  40221c:	b.eq	40222c <sqrt@plt+0x82c>  // b.none
  402220:	ldr	x0, [sp, #328]
  402224:	add	x0, x0, #0x1
  402228:	b	402230 <sqrt@plt+0x830>
  40222c:	ldr	x0, [sp, #360]
  402230:	str	x0, [sp, #248]
  402234:	ldr	x0, [sp, #248]
  402238:	bl	401680 <strlen@plt>
  40223c:	add	x0, x0, #0x2
  402240:	ldr	x1, [sp, #312]
  402244:	cmp	x1, x0
  402248:	b.cs	402288 <sqrt@plt+0x888>  // b.hs, b.nlast
  40224c:	add	x0, sp, #0x68
  402250:	ldr	x1, [sp, #248]
  402254:	bl	404bb8 <sqrt@plt+0x31b8>
  402258:	add	x2, sp, #0x78
  40225c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402260:	add	x1, x0, #0x6a0
  402264:	mov	x0, x2
  402268:	bl	404bb8 <sqrt@plt+0x31b8>
  40226c:	add	x2, sp, #0x78
  402270:	add	x1, sp, #0x68
  402274:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402278:	add	x3, x0, #0x0
  40227c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402280:	add	x0, x0, #0x6a8
  402284:	bl	4053c0 <sqrt@plt+0x39c0>
  402288:	ldr	x0, [sp, #328]
  40228c:	cmp	x0, #0x0
  402290:	b.eq	402328 <sqrt@plt+0x928>  // b.none
  402294:	ldr	x0, [sp, #328]
  402298:	add	x0, x0, #0x1
  40229c:	str	x0, [sp, #328]
  4022a0:	ldr	x1, [sp, #328]
  4022a4:	ldr	x0, [sp, #360]
  4022a8:	sub	x0, x1, x0
  4022ac:	add	x0, x0, #0xe
  4022b0:	bl	401620 <_Znam@plt>
  4022b4:	mov	x1, x0
  4022b8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4022bc:	add	x0, x0, #0x2b8
  4022c0:	str	x1, [x0]
  4022c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4022c8:	add	x0, x0, #0x2b8
  4022cc:	ldr	x3, [x0]
  4022d0:	ldr	x1, [sp, #328]
  4022d4:	ldr	x0, [sp, #360]
  4022d8:	sub	x0, x1, x0
  4022dc:	mov	x2, x0
  4022e0:	ldr	x1, [sp, #360]
  4022e4:	mov	x0, x3
  4022e8:	bl	401640 <memcpy@plt>
  4022ec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4022f0:	add	x0, x0, #0x2b8
  4022f4:	ldr	x0, [x0]
  4022f8:	ldr	x2, [sp, #328]
  4022fc:	ldr	x1, [sp, #360]
  402300:	sub	x1, x2, x1
  402304:	add	x2, x0, x1
  402308:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40230c:	add	x1, x0, #0x6d0
  402310:	mov	x0, x2
  402314:	ldr	x2, [x1]
  402318:	str	x2, [x0]
  40231c:	ldur	x1, [x1, #6]
  402320:	stur	x1, [x0, #6]
  402324:	b	402344 <sqrt@plt+0x944>
  402328:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40232c:	add	x0, x0, #0x6d0
  402330:	bl	408440 <_ZdlPvm@@Base+0x13e8>
  402334:	mov	x1, x0
  402338:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40233c:	add	x0, x0, #0x2b8
  402340:	str	x1, [x0]
  402344:	bl	4042dc <sqrt@plt+0x28dc>
  402348:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40234c:	add	x0, x0, #0x2b8
  402350:	ldr	x0, [x0]
  402354:	bl	4017a0 <mkstemp@plt>
  402358:	str	w0, [sp, #244]
  40235c:	ldr	w0, [sp, #244]
  402360:	cmp	w0, #0x0
  402364:	b.ge	4023a0 <sqrt@plt+0x9a0>  // b.tcont
  402368:	bl	4018a0 <__errno_location@plt>
  40236c:	ldr	w0, [x0]
  402370:	bl	401730 <strerror@plt>
  402374:	mov	x1, x0
  402378:	add	x0, sp, #0x88
  40237c:	bl	404bb8 <sqrt@plt+0x31b8>
  402380:	add	x1, sp, #0x88
  402384:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402388:	add	x3, x0, #0x0
  40238c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402390:	add	x2, x0, #0x0
  402394:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402398:	add	x0, x0, #0x6e0
  40239c:	bl	4053c0 <sqrt@plt+0x39c0>
  4023a0:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4023a4:	add	x1, x0, #0x708
  4023a8:	ldr	w0, [sp, #244]
  4023ac:	bl	4019b0 <fdopen@plt>
  4023b0:	mov	x1, x0
  4023b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4023b8:	add	x0, x0, #0x298
  4023bc:	str	x1, [x0]
  4023c0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4023c4:	add	x0, x0, #0x298
  4023c8:	ldr	x0, [x0]
  4023cc:	cmp	x0, #0x0
  4023d0:	b.ne	4023f8 <sqrt@plt+0x9f8>  // b.any
  4023d4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4023d8:	add	x3, x0, #0x0
  4023dc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4023e0:	add	x2, x0, #0x0
  4023e4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4023e8:	add	x1, x0, #0x0
  4023ec:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4023f0:	add	x0, x0, #0x710
  4023f4:	bl	4053c0 <sqrt@plt+0x39c0>
  4023f8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4023fc:	add	x0, x0, #0x298
  402400:	ldr	x0, [x0]
  402404:	mov	w2, #0x0                   	// #0
  402408:	mov	x1, #0x24                  	// #36
  40240c:	bl	4019e0 <fseek@plt>
  402410:	lsr	w0, w0, #31
  402414:	and	w0, w0, #0xff
  402418:	cmp	w0, #0x0
  40241c:	b.eq	402458 <sqrt@plt+0xa58>  // b.none
  402420:	bl	4018a0 <__errno_location@plt>
  402424:	ldr	w0, [x0]
  402428:	bl	401730 <strerror@plt>
  40242c:	mov	x1, x0
  402430:	add	x0, sp, #0x98
  402434:	bl	404bb8 <sqrt@plt+0x31b8>
  402438:	add	x1, sp, #0x98
  40243c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402440:	add	x3, x0, #0x0
  402444:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402448:	add	x2, x0, #0x0
  40244c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402450:	add	x0, x0, #0x720
  402454:	bl	4053c0 <sqrt@plt+0x39c0>
  402458:	str	wzr, [sp, #308]
  40245c:	ldr	x0, [sp, #336]
  402460:	cmp	x0, #0x0
  402464:	b.eq	40262c <sqrt@plt+0xc2c>  // b.none
  402468:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40246c:	add	x0, x0, #0x268
  402470:	ldr	x0, [x0]
  402474:	str	x0, [sp, #296]
  402478:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40247c:	add	x1, x0, #0x748
  402480:	ldr	x0, [sp, #336]
  402484:	bl	4018e0 <strcmp@plt>
  402488:	cmp	w0, #0x0
  40248c:	b.eq	4024f8 <sqrt@plt+0xaf8>  // b.none
  402490:	bl	4018a0 <__errno_location@plt>
  402494:	str	wzr, [x0]
  402498:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40249c:	add	x1, x0, #0x750
  4024a0:	ldr	x0, [sp, #336]
  4024a4:	bl	4018c0 <fopen@plt>
  4024a8:	str	x0, [sp, #296]
  4024ac:	ldr	x0, [sp, #296]
  4024b0:	cmp	x0, #0x0
  4024b4:	b.ne	4024f8 <sqrt@plt+0xaf8>  // b.any
  4024b8:	add	x0, sp, #0xa8
  4024bc:	ldr	x1, [sp, #336]
  4024c0:	bl	404bb8 <sqrt@plt+0x31b8>
  4024c4:	bl	4018a0 <__errno_location@plt>
  4024c8:	ldr	w0, [x0]
  4024cc:	bl	401730 <strerror@plt>
  4024d0:	mov	x1, x0
  4024d4:	add	x0, sp, #0xb8
  4024d8:	bl	404bb8 <sqrt@plt+0x31b8>
  4024dc:	add	x2, sp, #0xb8
  4024e0:	add	x1, sp, #0xa8
  4024e4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4024e8:	add	x3, x0, #0x0
  4024ec:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4024f0:	add	x0, x0, #0x758
  4024f4:	bl	4053c0 <sqrt@plt+0x39c0>
  4024f8:	add	x0, sp, #0x38
  4024fc:	bl	4073b4 <_ZdlPvm@@Base+0x35c>
  402500:	mov	w0, #0x1                   	// #1
  402504:	str	w0, [sp, #292]
  402508:	ldr	x0, [sp, #296]
  40250c:	bl	4017d0 <getc@plt>
  402510:	str	w0, [sp, #288]
  402514:	ldr	w0, [sp, #288]
  402518:	cmp	w0, #0xa
  40251c:	b.eq	402588 <sqrt@plt+0xb88>  // b.none
  402520:	ldr	w0, [sp, #288]
  402524:	cmn	w0, #0x1
  402528:	b.eq	402588 <sqrt@plt+0xb88>  // b.none
  40252c:	ldr	w0, [sp, #288]
  402530:	cmp	w0, #0x0
  402534:	b.ne	402568 <sqrt@plt+0xb68>  // b.any
  402538:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  40253c:	add	x5, x0, #0x0
  402540:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402544:	add	x4, x0, #0x0
  402548:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  40254c:	add	x3, x0, #0x0
  402550:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402554:	add	x2, x0, #0x770
  402558:	ldr	w1, [sp, #292]
  40255c:	ldr	x0, [sp, #336]
  402560:	bl	4053fc <sqrt@plt+0x39fc>
  402564:	b	402578 <sqrt@plt+0xb78>
  402568:	ldr	w0, [sp, #288]
  40256c:	and	w1, w0, #0xff
  402570:	add	x0, sp, #0x38
  402574:	bl	4041cc <sqrt@plt+0x27cc>
  402578:	ldr	x0, [sp, #296]
  40257c:	bl	4017d0 <getc@plt>
  402580:	str	w0, [sp, #288]
  402584:	b	402514 <sqrt@plt+0xb14>
  402588:	add	x0, sp, #0x38
  40258c:	bl	40419c <sqrt@plt+0x279c>
  402590:	cmp	w0, #0x0
  402594:	cset	w0, gt
  402598:	and	w0, w0, #0xff
  40259c:	cmp	w0, #0x0
  4025a0:	b.eq	4025e4 <sqrt@plt+0xbe4>  // b.none
  4025a4:	add	x0, sp, #0x38
  4025a8:	mov	w1, #0x0                   	// #0
  4025ac:	bl	4041cc <sqrt@plt+0x27cc>
  4025b0:	add	x0, sp, #0x38
  4025b4:	bl	4041b4 <sqrt@plt+0x27b4>
  4025b8:	ldr	x1, [sp, #352]
  4025bc:	blr	x1
  4025c0:	cmp	w0, #0x0
  4025c4:	cset	w0, eq  // eq = none
  4025c8:	and	w0, w0, #0xff
  4025cc:	cmp	w0, #0x0
  4025d0:	b.eq	4025dc <sqrt@plt+0xbdc>  // b.none
  4025d4:	mov	w0, #0x1                   	// #1
  4025d8:	str	w0, [sp, #308]
  4025dc:	add	x0, sp, #0x38
  4025e0:	bl	408070 <_ZdlPvm@@Base+0x1018>
  4025e4:	ldr	w0, [sp, #288]
  4025e8:	cmn	w0, #0x1
  4025ec:	b.eq	402600 <sqrt@plt+0xc00>  // b.none
  4025f0:	ldr	w0, [sp, #292]
  4025f4:	add	w0, w0, #0x1
  4025f8:	str	w0, [sp, #292]
  4025fc:	b	402508 <sqrt@plt+0xb08>
  402600:	nop
  402604:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402608:	add	x0, x0, #0x268
  40260c:	ldr	x0, [x0]
  402610:	ldr	x1, [sp, #296]
  402614:	cmp	x1, x0
  402618:	b.eq	402624 <sqrt@plt+0xc24>  // b.none
  40261c:	ldr	x0, [sp, #296]
  402620:	bl	4016c0 <fclose@plt>
  402624:	add	x0, sp, #0x38
  402628:	bl	407610 <_ZdlPvm@@Base+0x5b8>
  40262c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402630:	add	x0, x0, #0x240
  402634:	ldr	w0, [x0]
  402638:	str	w0, [sp, #284]
  40263c:	ldr	w1, [sp, #284]
  402640:	ldr	w0, [sp, #44]
  402644:	cmp	w1, w0
  402648:	b.ge	402694 <sqrt@plt+0xc94>  // b.tcont
  40264c:	ldrsw	x0, [sp, #284]
  402650:	lsl	x0, x0, #3
  402654:	ldr	x1, [sp, #32]
  402658:	add	x0, x1, x0
  40265c:	ldr	x0, [x0]
  402660:	ldr	x1, [sp, #352]
  402664:	blr	x1
  402668:	cmp	w0, #0x0
  40266c:	cset	w0, eq  // eq = none
  402670:	and	w0, w0, #0xff
  402674:	cmp	w0, #0x0
  402678:	b.eq	402684 <sqrt@plt+0xc84>  // b.none
  40267c:	mov	w0, #0x1                   	// #1
  402680:	str	w0, [sp, #308]
  402684:	ldr	w0, [sp, #284]
  402688:	add	w0, w0, #0x1
  40268c:	str	w0, [sp, #284]
  402690:	b	40263c <sqrt@plt+0xc3c>
  402694:	bl	403ca4 <sqrt@plt+0x22a4>
  402698:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40269c:	add	x0, x0, #0x298
  4026a0:	ldr	x0, [x0]
  4026a4:	bl	4016c0 <fclose@plt>
  4026a8:	lsr	w0, w0, #31
  4026ac:	and	w0, w0, #0xff
  4026b0:	cmp	w0, #0x0
  4026b4:	b.eq	4026f0 <sqrt@plt+0xcf0>  // b.none
  4026b8:	bl	4018a0 <__errno_location@plt>
  4026bc:	ldr	w0, [x0]
  4026c0:	bl	401730 <strerror@plt>
  4026c4:	mov	x1, x0
  4026c8:	add	x0, sp, #0xc8
  4026cc:	bl	404bb8 <sqrt@plt+0x31b8>
  4026d0:	add	x1, sp, #0xc8
  4026d4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4026d8:	add	x3, x0, #0x0
  4026dc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4026e0:	add	x2, x0, #0x0
  4026e4:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4026e8:	add	x0, x0, #0x798
  4026ec:	bl	4053c0 <sqrt@plt+0x39c0>
  4026f0:	ldr	x0, [sp, #360]
  4026f4:	bl	401680 <strlen@plt>
  4026f8:	add	x0, x0, #0x3
  4026fc:	bl	401620 <_Znam@plt>
  402700:	str	x0, [sp, #232]
  402704:	ldr	x1, [sp, #360]
  402708:	ldr	x0, [sp, #232]
  40270c:	bl	401740 <strcpy@plt>
  402710:	ldr	x0, [sp, #232]
  402714:	bl	401680 <strlen@plt>
  402718:	mov	x1, x0
  40271c:	ldr	x0, [sp, #232]
  402720:	add	x2, x0, x1
  402724:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402728:	add	x1, x0, #0x6a0
  40272c:	mov	x0, x2
  402730:	ldrh	w2, [x1]
  402734:	strh	w2, [x0]
  402738:	ldrb	w1, [x1, #2]
  40273c:	strb	w1, [x0, #2]
  402740:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402744:	add	x0, x0, #0x2b8
  402748:	ldr	x0, [x0]
  40274c:	ldr	x1, [sp, #232]
  402750:	bl	401800 <rename@plt>
  402754:	lsr	w0, w0, #31
  402758:	and	w0, w0, #0xff
  40275c:	cmp	w0, #0x0
  402760:	b.eq	40279c <sqrt@plt+0xd9c>  // b.none
  402764:	bl	4018a0 <__errno_location@plt>
  402768:	ldr	w0, [x0]
  40276c:	bl	401730 <strerror@plt>
  402770:	mov	x1, x0
  402774:	add	x0, sp, #0xd8
  402778:	bl	404bb8 <sqrt@plt+0x31b8>
  40277c:	add	x1, sp, #0xd8
  402780:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402784:	add	x3, x0, #0x0
  402788:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  40278c:	add	x2, x0, #0x0
  402790:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402794:	add	x0, x0, #0x7c0
  402798:	bl	4053c0 <sqrt@plt+0x39c0>
  40279c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4027a0:	add	x0, x0, #0x2b8
  4027a4:	str	xzr, [x0]
  4027a8:	ldr	w0, [sp, #308]
  4027ac:	b	4027c4 <sqrt@plt+0xdc4>
  4027b0:	mov	x19, x0
  4027b4:	add	x0, sp, #0x38
  4027b8:	bl	407610 <_ZdlPvm@@Base+0x5b8>
  4027bc:	mov	x0, x19
  4027c0:	bl	4019a0 <_Unwind_Resume@plt>
  4027c4:	ldr	x19, [sp, #16]
  4027c8:	ldp	x29, x30, [sp], #368
  4027cc:	ret
  4027d0:	stp	x29, x30, [sp, #-32]!
  4027d4:	mov	x29, sp
  4027d8:	str	x0, [sp, #24]
  4027dc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4027e0:	add	x0, x0, #0x90
  4027e4:	ldr	x0, [x0]
  4027e8:	mov	x2, x0
  4027ec:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4027f0:	add	x1, x0, #0x7e8
  4027f4:	ldr	x0, [sp, #24]
  4027f8:	bl	401690 <fprintf@plt>
  4027fc:	nop
  402800:	ldp	x29, x30, [sp], #32
  402804:	ret
  402808:	stp	x29, x30, [sp, #-144]!
  40280c:	mov	x29, sp
  402810:	strb	w0, [sp, #47]
  402814:	str	x1, [sp, #32]
  402818:	str	w2, [sp, #40]
  40281c:	str	x3, [sp, #24]
  402820:	add	x0, sp, #0x30
  402824:	mov	w2, #0xa                   	// #10
  402828:	mov	x1, x0
  40282c:	ldr	x0, [sp, #32]
  402830:	bl	4016f0 <strtol@plt>
  402834:	str	x0, [sp, #136]
  402838:	ldr	x0, [sp, #136]
  40283c:	cmp	x0, #0x0
  402840:	b.ne	402884 <sqrt@plt+0xe84>  // b.any
  402844:	ldr	x0, [sp, #48]
  402848:	ldr	x1, [sp, #32]
  40284c:	cmp	x1, x0
  402850:	b.ne	402884 <sqrt@plt+0xe84>  // b.any
  402854:	add	x0, sp, #0x38
  402858:	ldrb	w1, [sp, #47]
  40285c:	bl	404c7c <sqrt@plt+0x327c>
  402860:	add	x1, sp, #0x38
  402864:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402868:	add	x3, x0, #0x0
  40286c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402870:	add	x2, x0, #0x0
  402874:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402878:	add	x0, x0, #0x860
  40287c:	bl	405348 <sqrt@plt+0x3948>
  402880:	b	402958 <sqrt@plt+0xf58>
  402884:	ldrsw	x0, [sp, #40]
  402888:	ldr	x1, [sp, #136]
  40288c:	cmp	x1, x0
  402890:	b.ge	4028cc <sqrt@plt+0xecc>  // b.tcont
  402894:	add	x0, sp, #0x48
  402898:	ldrb	w1, [sp, #47]
  40289c:	bl	404c7c <sqrt@plt+0x327c>
  4028a0:	add	x0, sp, #0x58
  4028a4:	ldr	w1, [sp, #40]
  4028a8:	bl	404c1c <sqrt@plt+0x321c>
  4028ac:	add	x2, sp, #0x58
  4028b0:	add	x1, sp, #0x48
  4028b4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4028b8:	add	x3, x0, #0x0
  4028bc:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4028c0:	add	x0, x0, #0x880
  4028c4:	bl	405348 <sqrt@plt+0x3948>
  4028c8:	b	402958 <sqrt@plt+0xf58>
  4028cc:	ldr	x1, [sp, #136]
  4028d0:	mov	x0, #0x7fffffff            	// #2147483647
  4028d4:	cmp	x1, x0
  4028d8:	b.le	40290c <sqrt@plt+0xf0c>
  4028dc:	add	x0, sp, #0x68
  4028e0:	ldrb	w1, [sp, #47]
  4028e4:	bl	404c7c <sqrt@plt+0x327c>
  4028e8:	add	x1, sp, #0x68
  4028ec:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4028f0:	add	x3, x0, #0x0
  4028f4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4028f8:	add	x2, x0, #0x0
  4028fc:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402900:	add	x0, x0, #0x8b0
  402904:	bl	405348 <sqrt@plt+0x3948>
  402908:	b	402948 <sqrt@plt+0xf48>
  40290c:	ldr	x0, [sp, #48]
  402910:	ldrb	w0, [x0]
  402914:	cmp	w0, #0x0
  402918:	b.eq	402948 <sqrt@plt+0xf48>  // b.none
  40291c:	add	x0, sp, #0x78
  402920:	ldrb	w1, [sp, #47]
  402924:	bl	404c7c <sqrt@plt+0x327c>
  402928:	add	x1, sp, #0x78
  40292c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402930:	add	x3, x0, #0x0
  402934:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402938:	add	x2, x0, #0x0
  40293c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402940:	add	x0, x0, #0x8e0
  402944:	bl	405348 <sqrt@plt+0x3948>
  402948:	ldr	x0, [sp, #136]
  40294c:	mov	w1, w0
  402950:	ldr	x0, [sp, #24]
  402954:	str	w1, [x0]
  402958:	nop
  40295c:	ldp	x29, x30, [sp], #144
  402960:	ret
  402964:	stp	x29, x30, [sp, #-48]!
  402968:	mov	x29, sp
  40296c:	mov	w0, #0xc                   	// #12
  402970:	str	w0, [sp, #44]
  402974:	ldrsw	x0, [sp, #44]
  402978:	bl	401620 <_Znam@plt>
  40297c:	str	x0, [sp, #32]
  402980:	ldrsw	x0, [sp, #44]
  402984:	mov	x1, x0
  402988:	ldr	x0, [sp, #32]
  40298c:	bl	4018b0 <getcwd@plt>
  402990:	cmp	x0, #0x0
  402994:	cset	w0, ne  // ne = any
  402998:	and	w0, w0, #0xff
  40299c:	cmp	w0, #0x0
  4029a0:	b.ne	402a60 <sqrt@plt+0x1060>  // b.any
  4029a4:	bl	4018a0 <__errno_location@plt>
  4029a8:	ldr	w0, [x0]
  4029ac:	cmp	w0, #0x22
  4029b0:	b.eq	4029ec <sqrt@plt+0xfec>  // b.none
  4029b4:	bl	4018a0 <__errno_location@plt>
  4029b8:	ldr	w0, [x0]
  4029bc:	bl	401730 <strerror@plt>
  4029c0:	mov	x1, x0
  4029c4:	add	x0, sp, #0x10
  4029c8:	bl	404bb8 <sqrt@plt+0x31b8>
  4029cc:	add	x1, sp, #0x10
  4029d0:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4029d4:	add	x3, x0, #0x0
  4029d8:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4029dc:	add	x2, x0, #0x0
  4029e0:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4029e4:	add	x0, x0, #0x908
  4029e8:	bl	4053c0 <sqrt@plt+0x39c0>
  4029ec:	ldr	x0, [sp, #32]
  4029f0:	cmp	x0, #0x0
  4029f4:	b.eq	402a00 <sqrt@plt+0x1000>  // b.none
  4029f8:	ldr	x0, [sp, #32]
  4029fc:	bl	401890 <_ZdaPv@plt>
  402a00:	ldr	w1, [sp, #44]
  402a04:	mov	w0, #0x7fffffff            	// #2147483647
  402a08:	cmp	w1, w0
  402a0c:	b.ne	402a34 <sqrt@plt+0x1034>  // b.any
  402a10:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402a14:	add	x3, x0, #0x0
  402a18:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402a1c:	add	x2, x0, #0x0
  402a20:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402a24:	add	x1, x0, #0x0
  402a28:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402a2c:	add	x0, x0, #0x938
  402a30:	bl	4053c0 <sqrt@plt+0x39c0>
  402a34:	ldr	w1, [sp, #44]
  402a38:	mov	w0, #0x3fffffff            	// #1073741823
  402a3c:	cmp	w1, w0
  402a40:	b.le	402a50 <sqrt@plt+0x1050>
  402a44:	mov	w0, #0x7fffffff            	// #2147483647
  402a48:	str	w0, [sp, #44]
  402a4c:	b	402974 <sqrt@plt+0xf74>
  402a50:	ldr	w0, [sp, #44]
  402a54:	lsl	w0, w0, #1
  402a58:	str	w0, [sp, #44]
  402a5c:	b	402974 <sqrt@plt+0xf74>
  402a60:	nop
  402a64:	ldr	x0, [sp, #32]
  402a68:	ldp	x29, x30, [sp], #48
  402a6c:	ret
  402a70:	stp	x29, x30, [sp, #-48]!
  402a74:	mov	x29, sp
  402a78:	str	x0, [sp, #40]
  402a7c:	str	x1, [sp, #32]
  402a80:	str	w2, [sp, #28]
  402a84:	str	x3, [sp, #16]
  402a88:	ldr	x0, [sp, #40]
  402a8c:	ldr	x1, [sp, #16]
  402a90:	str	x1, [x0]
  402a94:	ldr	x0, [sp, #40]
  402a98:	ldr	w1, [sp, #28]
  402a9c:	str	w1, [x0, #16]
  402aa0:	ldrsw	x0, [sp, #28]
  402aa4:	bl	401620 <_Znam@plt>
  402aa8:	mov	x1, x0
  402aac:	ldr	x0, [sp, #40]
  402ab0:	str	x1, [x0, #8]
  402ab4:	ldr	x0, [sp, #40]
  402ab8:	ldr	x0, [x0, #8]
  402abc:	ldrsw	x1, [sp, #28]
  402ac0:	mov	x2, x1
  402ac4:	ldr	x1, [sp, #32]
  402ac8:	bl	401640 <memcpy@plt>
  402acc:	nop
  402ad0:	ldp	x29, x30, [sp], #48
  402ad4:	ret
  402ad8:	stp	x29, x30, [sp, #-96]!
  402adc:	mov	x29, sp
  402ae0:	stp	x19, x20, [sp, #16]
  402ae4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402ae8:	add	x0, x0, #0x220
  402aec:	ldr	w0, [x0]
  402af0:	cmp	w0, #0x0
  402af4:	b.le	402e4c <sqrt@plt+0x144c>
  402af8:	bl	4018a0 <__errno_location@plt>
  402afc:	str	wzr, [x0]
  402b00:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402b04:	add	x0, x0, #0x218
  402b08:	ldr	x2, [x0]
  402b0c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402b10:	add	x1, x0, #0x750
  402b14:	mov	x0, x2
  402b18:	bl	4018c0 <fopen@plt>
  402b1c:	str	x0, [sp, #72]
  402b20:	ldr	x0, [sp, #72]
  402b24:	cmp	x0, #0x0
  402b28:	b.ne	402b74 <sqrt@plt+0x1174>  // b.any
  402b2c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402b30:	add	x0, x0, #0x218
  402b34:	ldr	x1, [x0]
  402b38:	add	x0, sp, #0x20
  402b3c:	bl	404bb8 <sqrt@plt+0x31b8>
  402b40:	bl	4018a0 <__errno_location@plt>
  402b44:	ldr	w0, [x0]
  402b48:	bl	401730 <strerror@plt>
  402b4c:	mov	x1, x0
  402b50:	add	x0, sp, #0x30
  402b54:	bl	404bb8 <sqrt@plt+0x31b8>
  402b58:	add	x2, sp, #0x30
  402b5c:	add	x1, sp, #0x20
  402b60:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402b64:	add	x3, x0, #0x0
  402b68:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402b6c:	add	x0, x0, #0x758
  402b70:	bl	4053c0 <sqrt@plt+0x39c0>
  402b74:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402b78:	add	x0, x0, #0x208
  402b7c:	ldr	w0, [x0]
  402b80:	sxtw	x0, w0
  402b84:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  402b88:	cmp	x0, x1
  402b8c:	b.hi	402bb0 <sqrt@plt+0x11b0>  // b.pmore
  402b90:	lsl	x0, x0, #3
  402b94:	bl	401620 <_Znam@plt>
  402b98:	mov	x1, x0
  402b9c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402ba0:	add	x0, x0, #0x2d0
  402ba4:	str	x1, [x0]
  402ba8:	str	wzr, [sp, #92]
  402bac:	b	402bb4 <sqrt@plt+0x11b4>
  402bb0:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  402bb4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402bb8:	add	x0, x0, #0x208
  402bbc:	ldr	w0, [x0]
  402bc0:	ldr	w1, [sp, #92]
  402bc4:	cmp	w1, w0
  402bc8:	b.ge	402bf8 <sqrt@plt+0x11f8>  // b.tcont
  402bcc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402bd0:	add	x0, x0, #0x2d0
  402bd4:	ldr	x1, [x0]
  402bd8:	ldrsw	x0, [sp, #92]
  402bdc:	lsl	x0, x0, #3
  402be0:	add	x0, x1, x0
  402be4:	str	xzr, [x0]
  402be8:	ldr	w0, [sp, #92]
  402bec:	add	w0, w0, #0x1
  402bf0:	str	w0, [sp, #92]
  402bf4:	b	402bb4 <sqrt@plt+0x11b4>
  402bf8:	str	wzr, [sp, #88]
  402bfc:	str	wzr, [sp, #84]
  402c00:	ldr	x0, [sp, #72]
  402c04:	bl	4017d0 <getc@plt>
  402c08:	str	w0, [sp, #80]
  402c0c:	ldr	w0, [sp, #80]
  402c10:	cmn	w0, #0x1
  402c14:	b.eq	402c40 <sqrt@plt+0x1240>  // b.none
  402c18:	ldr	w0, [sp, #80]
  402c1c:	and	w0, w0, #0xff
  402c20:	mov	w1, w0
  402c24:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  402c28:	add	x0, x0, #0xbf0
  402c2c:	bl	404234 <sqrt@plt+0x2834>
  402c30:	cmp	w0, #0x0
  402c34:	b.ne	402c40 <sqrt@plt+0x1240>  // b.any
  402c38:	mov	w0, #0x1                   	// #1
  402c3c:	b	402c44 <sqrt@plt+0x1244>
  402c40:	mov	w0, #0x0                   	// #0
  402c44:	cmp	w0, #0x0
  402c48:	b.eq	402c5c <sqrt@plt+0x125c>  // b.none
  402c4c:	ldr	x0, [sp, #72]
  402c50:	bl	4017d0 <getc@plt>
  402c54:	str	w0, [sp, #80]
  402c58:	b	402c0c <sqrt@plt+0x120c>
  402c5c:	ldr	w0, [sp, #80]
  402c60:	cmn	w0, #0x1
  402c64:	b.eq	402e04 <sqrt@plt+0x1404>  // b.none
  402c68:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402c6c:	add	x0, x0, #0x224
  402c70:	ldr	w0, [x0]
  402c74:	ldr	w1, [sp, #84]
  402c78:	cmp	w1, w0
  402c7c:	b.ge	402cc4 <sqrt@plt+0x12c4>  // b.tcont
  402c80:	ldr	w0, [sp, #80]
  402c84:	and	w0, w0, #0xff
  402c88:	mov	w1, w0
  402c8c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  402c90:	add	x0, x0, #0x2e0
  402c94:	bl	404258 <sqrt@plt+0x2858>
  402c98:	mov	w3, w0
  402c9c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402ca0:	add	x0, x0, #0x290
  402ca4:	ldr	x1, [x0]
  402ca8:	ldr	w0, [sp, #84]
  402cac:	add	w2, w0, #0x1
  402cb0:	str	w2, [sp, #84]
  402cb4:	sxtw	x0, w0
  402cb8:	add	x0, x1, x0
  402cbc:	and	w1, w3, #0xff
  402cc0:	strb	w1, [x0]
  402cc4:	ldr	x0, [sp, #72]
  402cc8:	bl	4017d0 <getc@plt>
  402ccc:	str	w0, [sp, #80]
  402cd0:	ldr	w0, [sp, #80]
  402cd4:	cmn	w0, #0x1
  402cd8:	b.eq	402d04 <sqrt@plt+0x1304>  // b.none
  402cdc:	ldr	w0, [sp, #80]
  402ce0:	and	w0, w0, #0xff
  402ce4:	mov	w1, w0
  402ce8:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  402cec:	add	x0, x0, #0xbf0
  402cf0:	bl	404234 <sqrt@plt+0x2834>
  402cf4:	cmp	w0, #0x0
  402cf8:	b.eq	402d04 <sqrt@plt+0x1304>  // b.none
  402cfc:	mov	w0, #0x1                   	// #1
  402d00:	b	402d08 <sqrt@plt+0x1308>
  402d04:	mov	w0, #0x0                   	// #0
  402d08:	cmp	w0, #0x0
  402d0c:	b.eq	402d14 <sqrt@plt+0x1314>  // b.none
  402d10:	b	402c68 <sqrt@plt+0x1268>
  402d14:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402d18:	add	x0, x0, #0x228
  402d1c:	ldr	w0, [x0]
  402d20:	ldr	w1, [sp, #84]
  402d24:	cmp	w1, w0
  402d28:	b.lt	402dc0 <sqrt@plt+0x13c0>  // b.tstop
  402d2c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402d30:	add	x0, x0, #0x290
  402d34:	ldr	x0, [x0]
  402d38:	ldr	w1, [sp, #84]
  402d3c:	bl	404320 <sqrt@plt+0x2920>
  402d40:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402d44:	add	x1, x1, #0x208
  402d48:	ldr	w1, [x1]
  402d4c:	udiv	w2, w0, w1
  402d50:	mul	w1, w2, w1
  402d54:	sub	w0, w0, w1
  402d58:	str	w0, [sp, #68]
  402d5c:	mov	x0, #0x18                  	// #24
  402d60:	bl	406f9c <_Znwm@@Base>
  402d64:	mov	x19, x0
  402d68:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402d6c:	add	x0, x0, #0x290
  402d70:	ldr	x4, [x0]
  402d74:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402d78:	add	x0, x0, #0x2d0
  402d7c:	ldr	x1, [x0]
  402d80:	ldrsw	x0, [sp, #68]
  402d84:	lsl	x0, x0, #3
  402d88:	add	x0, x1, x0
  402d8c:	ldr	x0, [x0]
  402d90:	mov	x3, x0
  402d94:	ldr	w2, [sp, #84]
  402d98:	mov	x1, x4
  402d9c:	mov	x0, x19
  402da0:	bl	402a70 <sqrt@plt+0x1070>
  402da4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402da8:	add	x0, x0, #0x2d0
  402dac:	ldr	x1, [x0]
  402db0:	ldrsw	x0, [sp, #68]
  402db4:	lsl	x0, x0, #3
  402db8:	add	x0, x1, x0
  402dbc:	str	x19, [x0]
  402dc0:	ldr	w0, [sp, #88]
  402dc4:	add	w0, w0, #0x1
  402dc8:	str	w0, [sp, #88]
  402dcc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402dd0:	add	x0, x0, #0x220
  402dd4:	ldr	w0, [x0]
  402dd8:	ldr	w1, [sp, #88]
  402ddc:	cmp	w1, w0
  402de0:	cset	w0, ge  // ge = tcont
  402de4:	and	w0, w0, #0xff
  402de8:	cmp	w0, #0x0
  402dec:	b.ne	402e0c <sqrt@plt+0x140c>  // b.any
  402df0:	str	wzr, [sp, #84]
  402df4:	ldr	w0, [sp, #80]
  402df8:	cmn	w0, #0x1
  402dfc:	b.eq	402e14 <sqrt@plt+0x1414>  // b.none
  402e00:	b	402c00 <sqrt@plt+0x1200>
  402e04:	nop
  402e08:	b	402e18 <sqrt@plt+0x1418>
  402e0c:	nop
  402e10:	b	402e18 <sqrt@plt+0x1418>
  402e14:	nop
  402e18:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402e1c:	add	x0, x0, #0x220
  402e20:	ldr	w1, [sp, #88]
  402e24:	str	w1, [x0]
  402e28:	ldr	x0, [sp, #72]
  402e2c:	bl	4016c0 <fclose@plt>
  402e30:	b	402e50 <sqrt@plt+0x1450>
  402e34:	mov	x20, x0
  402e38:	mov	x1, #0x18                  	// #24
  402e3c:	mov	x0, x19
  402e40:	bl	407058 <_ZdlPvm@@Base>
  402e44:	mov	x0, x20
  402e48:	bl	4019a0 <_Unwind_Resume@plt>
  402e4c:	nop
  402e50:	ldp	x19, x20, [sp, #16]
  402e54:	ldp	x29, x30, [sp], #96
  402e58:	ret
  402e5c:	stp	x29, x30, [sp, #-96]!
  402e60:	mov	x29, sp
  402e64:	str	x0, [sp, #24]
  402e68:	bl	4018a0 <__errno_location@plt>
  402e6c:	str	wzr, [x0]
  402e70:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402e74:	add	x1, x0, #0x750
  402e78:	ldr	x0, [sp, #24]
  402e7c:	bl	4018c0 <fopen@plt>
  402e80:	str	x0, [sp, #80]
  402e84:	ldr	x0, [sp, #80]
  402e88:	cmp	x0, #0x0
  402e8c:	b.ne	402ed8 <sqrt@plt+0x14d8>  // b.any
  402e90:	add	x0, sp, #0x28
  402e94:	ldr	x1, [sp, #24]
  402e98:	bl	404bb8 <sqrt@plt+0x31b8>
  402e9c:	bl	4018a0 <__errno_location@plt>
  402ea0:	ldr	w0, [x0]
  402ea4:	bl	401730 <strerror@plt>
  402ea8:	mov	x1, x0
  402eac:	add	x0, sp, #0x38
  402eb0:	bl	404bb8 <sqrt@plt+0x31b8>
  402eb4:	add	x2, sp, #0x38
  402eb8:	add	x1, sp, #0x28
  402ebc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  402ec0:	add	x3, x0, #0x0
  402ec4:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  402ec8:	add	x0, x0, #0x758
  402ecc:	bl	405348 <sqrt@plt+0x3948>
  402ed0:	mov	w0, #0x0                   	// #0
  402ed4:	b	40308c <sqrt@plt+0x168c>
  402ed8:	str	wzr, [sp, #92]
  402edc:	str	wzr, [sp, #88]
  402ee0:	ldr	x0, [sp, #80]
  402ee4:	bl	4017d0 <getc@plt>
  402ee8:	str	w0, [sp, #76]
  402eec:	ldr	w0, [sp, #76]
  402ef0:	cmn	w0, #0x1
  402ef4:	cset	w0, ne  // ne = any
  402ef8:	and	w0, w0, #0xff
  402efc:	cmp	w0, #0x0
  402f00:	b.eq	403060 <sqrt@plt+0x1660>  // b.none
  402f04:	ldr	w0, [sp, #76]
  402f08:	and	w0, w0, #0xff
  402f0c:	mov	w1, w0
  402f10:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  402f14:	add	x0, x0, #0xbf0
  402f18:	bl	404234 <sqrt@plt+0x2834>
  402f1c:	cmp	w0, #0x0
  402f20:	cset	w0, ne  // ne = any
  402f24:	and	w0, w0, #0xff
  402f28:	cmp	w0, #0x0
  402f2c:	b.eq	402ee0 <sqrt@plt+0x14e0>  // b.none
  402f30:	mov	w0, #0x1                   	// #1
  402f34:	str	w0, [sp, #88]
  402f38:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402f3c:	add	x0, x0, #0x290
  402f40:	ldr	x0, [x0]
  402f44:	ldr	w1, [sp, #76]
  402f48:	and	w1, w1, #0xff
  402f4c:	strb	w1, [x0]
  402f50:	ldr	x0, [sp, #80]
  402f54:	bl	4017d0 <getc@plt>
  402f58:	str	w0, [sp, #76]
  402f5c:	ldr	w0, [sp, #76]
  402f60:	cmn	w0, #0x1
  402f64:	cset	w0, ne  // ne = any
  402f68:	and	w0, w0, #0xff
  402f6c:	cmp	w0, #0x0
  402f70:	b.eq	402fec <sqrt@plt+0x15ec>  // b.none
  402f74:	ldr	w0, [sp, #76]
  402f78:	and	w0, w0, #0xff
  402f7c:	mov	w1, w0
  402f80:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  402f84:	add	x0, x0, #0xbf0
  402f88:	bl	404234 <sqrt@plt+0x2834>
  402f8c:	cmp	w0, #0x0
  402f90:	cset	w0, eq  // eq = none
  402f94:	and	w0, w0, #0xff
  402f98:	cmp	w0, #0x0
  402f9c:	b.ne	402fe8 <sqrt@plt+0x15e8>  // b.any
  402fa0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402fa4:	add	x0, x0, #0x224
  402fa8:	ldr	w0, [x0]
  402fac:	ldr	w1, [sp, #88]
  402fb0:	cmp	w1, w0
  402fb4:	b.ge	402f50 <sqrt@plt+0x1550>  // b.tcont
  402fb8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402fbc:	add	x0, x0, #0x290
  402fc0:	ldr	x1, [x0]
  402fc4:	ldr	w0, [sp, #88]
  402fc8:	add	w2, w0, #0x1
  402fcc:	str	w2, [sp, #88]
  402fd0:	sxtw	x0, w0
  402fd4:	add	x0, x1, x0
  402fd8:	ldr	w1, [sp, #76]
  402fdc:	and	w1, w1, #0xff
  402fe0:	strb	w1, [x0]
  402fe4:	b	402f50 <sqrt@plt+0x1550>
  402fe8:	nop
  402fec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  402ff0:	add	x0, x0, #0x290
  402ff4:	ldr	x0, [x0]
  402ff8:	ldr	w1, [sp, #88]
  402ffc:	bl	4039c0 <sqrt@plt+0x1fc0>
  403000:	cmp	w0, #0x0
  403004:	cset	w0, ne  // ne = any
  403008:	and	w0, w0, #0xff
  40300c:	cmp	w0, #0x0
  403010:	b.eq	403044 <sqrt@plt+0x1644>  // b.none
  403014:	ldr	w0, [sp, #92]
  403018:	add	w0, w0, #0x1
  40301c:	str	w0, [sp, #92]
  403020:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403024:	add	x0, x0, #0x22c
  403028:	ldr	w0, [x0]
  40302c:	ldr	w1, [sp, #92]
  403030:	cmp	w1, w0
  403034:	cset	w0, ge  // ge = tcont
  403038:	and	w0, w0, #0xff
  40303c:	cmp	w0, #0x0
  403040:	b.ne	403054 <sqrt@plt+0x1654>  // b.any
  403044:	ldr	w0, [sp, #76]
  403048:	cmn	w0, #0x1
  40304c:	b.eq	40305c <sqrt@plt+0x165c>  // b.none
  403050:	b	402ee0 <sqrt@plt+0x14e0>
  403054:	nop
  403058:	b	403060 <sqrt@plt+0x1660>
  40305c:	nop
  403060:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403064:	add	x0, x0, #0x2a8
  403068:	bl	40419c <sqrt@plt+0x279c>
  40306c:	mov	w2, #0x0                   	// #0
  403070:	mov	w1, #0x0                   	// #0
  403074:	bl	4037c0 <sqrt@plt+0x1dc0>
  403078:	ldr	x0, [sp, #24]
  40307c:	bl	403834 <sqrt@plt+0x1e34>
  403080:	ldr	x0, [sp, #80]
  403084:	bl	4016c0 <fclose@plt>
  403088:	mov	w0, #0x1                   	// #1
  40308c:	ldp	x29, x30, [sp], #96
  403090:	ret
  403094:	stp	x29, x30, [sp, #-112]!
  403098:	mov	x29, sp
  40309c:	str	x0, [sp, #24]
  4030a0:	bl	4018a0 <__errno_location@plt>
  4030a4:	str	wzr, [x0]
  4030a8:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4030ac:	add	x1, x0, #0x750
  4030b0:	ldr	x0, [sp, #24]
  4030b4:	bl	4018c0 <fopen@plt>
  4030b8:	str	x0, [sp, #80]
  4030bc:	ldr	x0, [sp, #80]
  4030c0:	cmp	x0, #0x0
  4030c4:	b.ne	403110 <sqrt@plt+0x1710>  // b.any
  4030c8:	add	x0, sp, #0x28
  4030cc:	ldr	x1, [sp, #24]
  4030d0:	bl	404bb8 <sqrt@plt+0x31b8>
  4030d4:	bl	4018a0 <__errno_location@plt>
  4030d8:	ldr	w0, [x0]
  4030dc:	bl	401730 <strerror@plt>
  4030e0:	mov	x1, x0
  4030e4:	add	x0, sp, #0x38
  4030e8:	bl	404bb8 <sqrt@plt+0x31b8>
  4030ec:	add	x2, sp, #0x38
  4030f0:	add	x1, sp, #0x28
  4030f4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4030f8:	add	x3, x0, #0x0
  4030fc:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  403100:	add	x0, x0, #0x758
  403104:	bl	405348 <sqrt@plt+0x3948>
  403108:	mov	w0, #0x0                   	// #0
  40310c:	b	4037b8 <sqrt@plt+0x1db8>
  403110:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403114:	add	x0, x0, #0x2a8
  403118:	bl	40419c <sqrt@plt+0x279c>
  40311c:	str	w0, [sp, #76]
  403120:	ldr	x0, [sp, #24]
  403124:	bl	403834 <sqrt@plt+0x1e34>
  403128:	str	wzr, [sp, #108]
  40312c:	str	wzr, [sp, #104]
  403130:	str	wzr, [sp, #100]
  403134:	str	wzr, [sp, #96]
  403138:	mov	w0, #0xffffffff            	// #-1
  40313c:	str	w0, [sp, #92]
  403140:	ldr	x0, [sp, #80]
  403144:	bl	4017d0 <getc@plt>
  403148:	str	w0, [sp, #88]
  40314c:	ldr	w0, [sp, #88]
  403150:	cmn	w0, #0x1
  403154:	b.eq	40370c <sqrt@plt+0x1d0c>  // b.none
  403158:	ldr	w0, [sp, #88]
  40315c:	cmp	w0, #0xd
  403160:	b.ne	4031a0 <sqrt@plt+0x17a0>  // b.any
  403164:	ldr	x0, [sp, #80]
  403168:	bl	4017d0 <getc@plt>
  40316c:	str	w0, [sp, #72]
  403170:	ldr	w0, [sp, #72]
  403174:	cmp	w0, #0xa
  403178:	b.ne	403194 <sqrt@plt+0x1794>  // b.any
  40317c:	ldr	w0, [sp, #100]
  403180:	add	w0, w0, #0x1
  403184:	str	w0, [sp, #100]
  403188:	ldr	w0, [sp, #72]
  40318c:	str	w0, [sp, #88]
  403190:	b	4031a0 <sqrt@plt+0x17a0>
  403194:	ldr	x1, [sp, #80]
  403198:	ldr	w0, [sp, #72]
  40319c:	bl	401660 <ungetc@plt>
  4031a0:	ldr	w0, [sp, #100]
  4031a4:	add	w0, w0, #0x1
  4031a8:	str	w0, [sp, #100]
  4031ac:	ldr	w0, [sp, #108]
  4031b0:	cmp	w0, #0x7
  4031b4:	b.eq	40366c <sqrt@plt+0x1c6c>  // b.none
  4031b8:	cmp	w0, #0x7
  4031bc:	b.gt	4036dc <sqrt@plt+0x1cdc>
  4031c0:	cmp	w0, #0x6
  4031c4:	b.eq	403604 <sqrt@plt+0x1c04>  // b.none
  4031c8:	cmp	w0, #0x6
  4031cc:	b.gt	4036dc <sqrt@plt+0x1cdc>
  4031d0:	cmp	w0, #0x5
  4031d4:	b.eq	403548 <sqrt@plt+0x1b48>  // b.none
  4031d8:	cmp	w0, #0x5
  4031dc:	b.gt	4036dc <sqrt@plt+0x1cdc>
  4031e0:	cmp	w0, #0x4
  4031e4:	b.eq	40347c <sqrt@plt+0x1a7c>  // b.none
  4031e8:	cmp	w0, #0x4
  4031ec:	b.gt	4036dc <sqrt@plt+0x1cdc>
  4031f0:	cmp	w0, #0x3
  4031f4:	b.eq	403464 <sqrt@plt+0x1a64>  // b.none
  4031f8:	cmp	w0, #0x3
  4031fc:	b.gt	4036dc <sqrt@plt+0x1cdc>
  403200:	cmp	w0, #0x2
  403204:	b.eq	403418 <sqrt@plt+0x1a18>  // b.none
  403208:	cmp	w0, #0x2
  40320c:	b.gt	4036dc <sqrt@plt+0x1cdc>
  403210:	cmp	w0, #0x0
  403214:	b.eq	403224 <sqrt@plt+0x1824>  // b.none
  403218:	cmp	w0, #0x1
  40321c:	b.eq	4032f4 <sqrt@plt+0x18f4>  // b.none
  403220:	b	4036dc <sqrt@plt+0x1cdc>
  403224:	ldr	w0, [sp, #88]
  403228:	cmp	w0, #0x20
  40322c:	b.eq	40323c <sqrt@plt+0x183c>  // b.none
  403230:	ldr	w0, [sp, #88]
  403234:	cmp	w0, #0x9
  403238:	b.ne	40324c <sqrt@plt+0x184c>  // b.any
  40323c:	ldr	w0, [sp, #104]
  403240:	add	w0, w0, #0x1
  403244:	str	w0, [sp, #104]
  403248:	b	403708 <sqrt@plt+0x1d08>
  40324c:	ldr	w0, [sp, #88]
  403250:	cmp	w0, #0xa
  403254:	b.ne	403260 <sqrt@plt+0x1860>  // b.any
  403258:	str	wzr, [sp, #104]
  40325c:	b	403708 <sqrt@plt+0x1d08>
  403260:	ldr	w1, [sp, #100]
  403264:	ldr	w0, [sp, #104]
  403268:	sub	w0, w1, w0
  40326c:	sub	w0, w0, #0x1
  403270:	str	w0, [sp, #92]
  403274:	str	wzr, [sp, #104]
  403278:	ldr	w0, [sp, #88]
  40327c:	cmp	w0, #0x25
  403280:	b.ne	403290 <sqrt@plt+0x1890>  // b.any
  403284:	mov	w0, #0x2                   	// #2
  403288:	str	w0, [sp, #108]
  40328c:	b	403708 <sqrt@plt+0x1d08>
  403290:	ldr	w0, [sp, #88]
  403294:	and	w0, w0, #0xff
  403298:	mov	w1, w0
  40329c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4032a0:	add	x0, x0, #0xbf0
  4032a4:	bl	404234 <sqrt@plt+0x2834>
  4032a8:	cmp	w0, #0x0
  4032ac:	cset	w0, ne  // ne = any
  4032b0:	and	w0, w0, #0xff
  4032b4:	cmp	w0, #0x0
  4032b8:	b.eq	4032e8 <sqrt@plt+0x18e8>  // b.none
  4032bc:	mov	w0, #0x5                   	// #5
  4032c0:	str	w0, [sp, #108]
  4032c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4032c8:	add	x0, x0, #0x290
  4032cc:	ldr	x0, [x0]
  4032d0:	ldr	w1, [sp, #88]
  4032d4:	and	w1, w1, #0xff
  4032d8:	strb	w1, [x0]
  4032dc:	mov	w0, #0x1                   	// #1
  4032e0:	str	w0, [sp, #96]
  4032e4:	b	403708 <sqrt@plt+0x1d08>
  4032e8:	mov	w0, #0x7                   	// #7
  4032ec:	str	w0, [sp, #108]
  4032f0:	b	403708 <sqrt@plt+0x1d08>
  4032f4:	ldr	w0, [sp, #88]
  4032f8:	cmp	w0, #0x25
  4032fc:	b.eq	403340 <sqrt@plt+0x1940>  // b.none
  403300:	ldr	w0, [sp, #88]
  403304:	cmp	w0, #0x25
  403308:	b.gt	4033ac <sqrt@plt+0x19ac>
  40330c:	ldr	w0, [sp, #88]
  403310:	cmp	w0, #0x20
  403314:	b.eq	403368 <sqrt@plt+0x1968>  // b.none
  403318:	ldr	w0, [sp, #88]
  40331c:	cmp	w0, #0x20
  403320:	b.gt	4033ac <sqrt@plt+0x19ac>
  403324:	ldr	w0, [sp, #88]
  403328:	cmp	w0, #0x9
  40332c:	b.eq	403368 <sqrt@plt+0x1968>  // b.none
  403330:	ldr	w0, [sp, #88]
  403334:	cmp	w0, #0xa
  403338:	b.eq	403378 <sqrt@plt+0x1978>  // b.none
  40333c:	b	4033ac <sqrt@plt+0x19ac>
  403340:	ldr	w0, [sp, #104]
  403344:	cmp	w0, #0x0
  403348:	b.le	40335c <sqrt@plt+0x195c>
  40334c:	str	wzr, [sp, #104]
  403350:	mov	w0, #0x7                   	// #7
  403354:	str	w0, [sp, #108]
  403358:	b	403414 <sqrt@plt+0x1a14>
  40335c:	mov	w0, #0x2                   	// #2
  403360:	str	w0, [sp, #108]
  403364:	b	403414 <sqrt@plt+0x1a14>
  403368:	ldr	w0, [sp, #104]
  40336c:	add	w0, w0, #0x1
  403370:	str	w0, [sp, #104]
  403374:	b	403414 <sqrt@plt+0x1a14>
  403378:	ldr	w0, [sp, #100]
  40337c:	sub	w1, w0, #0x1
  403380:	ldr	w0, [sp, #104]
  403384:	sub	w1, w1, w0
  403388:	ldr	w0, [sp, #92]
  40338c:	sub	w0, w1, w0
  403390:	mov	w2, w0
  403394:	ldr	w1, [sp, #92]
  403398:	ldr	w0, [sp, #76]
  40339c:	bl	4037c0 <sqrt@plt+0x1dc0>
  4033a0:	str	wzr, [sp, #108]
  4033a4:	str	wzr, [sp, #104]
  4033a8:	b	403414 <sqrt@plt+0x1a14>
  4033ac:	str	wzr, [sp, #104]
  4033b0:	ldr	w0, [sp, #88]
  4033b4:	and	w0, w0, #0xff
  4033b8:	mov	w1, w0
  4033bc:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4033c0:	add	x0, x0, #0xbf0
  4033c4:	bl	404234 <sqrt@plt+0x2834>
  4033c8:	cmp	w0, #0x0
  4033cc:	cset	w0, ne  // ne = any
  4033d0:	and	w0, w0, #0xff
  4033d4:	cmp	w0, #0x0
  4033d8:	b.eq	403408 <sqrt@plt+0x1a08>  // b.none
  4033dc:	mov	w0, #0x5                   	// #5
  4033e0:	str	w0, [sp, #108]
  4033e4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4033e8:	add	x0, x0, #0x290
  4033ec:	ldr	x0, [x0]
  4033f0:	ldr	w1, [sp, #88]
  4033f4:	and	w1, w1, #0xff
  4033f8:	strb	w1, [x0]
  4033fc:	mov	w0, #0x1                   	// #1
  403400:	str	w0, [sp, #96]
  403404:	b	403708 <sqrt@plt+0x1d08>
  403408:	mov	w0, #0x7                   	// #7
  40340c:	str	w0, [sp, #108]
  403410:	b	403708 <sqrt@plt+0x1d08>
  403414:	b	403708 <sqrt@plt+0x1d08>
  403418:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40341c:	add	x0, x0, #0x210
  403420:	ldr	x0, [x0]
  403424:	ldr	w1, [sp, #88]
  403428:	bl	401710 <strchr@plt>
  40342c:	cmp	x0, #0x0
  403430:	b.eq	403440 <sqrt@plt+0x1a40>  // b.none
  403434:	mov	w0, #0x3                   	// #3
  403438:	str	w0, [sp, #108]
  40343c:	b	403708 <sqrt@plt+0x1d08>
  403440:	ldr	w0, [sp, #88]
  403444:	cmp	w0, #0xa
  403448:	b.ne	403458 <sqrt@plt+0x1a58>  // b.any
  40344c:	mov	w0, #0x1                   	// #1
  403450:	str	w0, [sp, #108]
  403454:	b	403708 <sqrt@plt+0x1d08>
  403458:	mov	w0, #0x7                   	// #7
  40345c:	str	w0, [sp, #108]
  403460:	b	403708 <sqrt@plt+0x1d08>
  403464:	ldr	w0, [sp, #88]
  403468:	cmp	w0, #0xa
  40346c:	b.ne	4036f4 <sqrt@plt+0x1cf4>  // b.any
  403470:	mov	w0, #0x4                   	// #4
  403474:	str	w0, [sp, #108]
  403478:	b	4036f4 <sqrt@plt+0x1cf4>
  40347c:	ldr	w0, [sp, #88]
  403480:	cmp	w0, #0x25
  403484:	b.eq	4034c8 <sqrt@plt+0x1ac8>  // b.none
  403488:	ldr	w0, [sp, #88]
  40348c:	cmp	w0, #0x25
  403490:	b.gt	403534 <sqrt@plt+0x1b34>
  403494:	ldr	w0, [sp, #88]
  403498:	cmp	w0, #0x20
  40349c:	b.eq	4034f0 <sqrt@plt+0x1af0>  // b.none
  4034a0:	ldr	w0, [sp, #88]
  4034a4:	cmp	w0, #0x20
  4034a8:	b.gt	403534 <sqrt@plt+0x1b34>
  4034ac:	ldr	w0, [sp, #88]
  4034b0:	cmp	w0, #0x9
  4034b4:	b.eq	4034f0 <sqrt@plt+0x1af0>  // b.none
  4034b8:	ldr	w0, [sp, #88]
  4034bc:	cmp	w0, #0xa
  4034c0:	b.eq	403500 <sqrt@plt+0x1b00>  // b.none
  4034c4:	b	403534 <sqrt@plt+0x1b34>
  4034c8:	ldr	w0, [sp, #104]
  4034cc:	cmp	w0, #0x0
  4034d0:	b.le	4034e4 <sqrt@plt+0x1ae4>
  4034d4:	mov	w0, #0x3                   	// #3
  4034d8:	str	w0, [sp, #108]
  4034dc:	str	wzr, [sp, #104]
  4034e0:	b	403544 <sqrt@plt+0x1b44>
  4034e4:	mov	w0, #0x2                   	// #2
  4034e8:	str	w0, [sp, #108]
  4034ec:	b	403544 <sqrt@plt+0x1b44>
  4034f0:	ldr	w0, [sp, #104]
  4034f4:	add	w0, w0, #0x1
  4034f8:	str	w0, [sp, #104]
  4034fc:	b	403544 <sqrt@plt+0x1b44>
  403500:	ldr	w0, [sp, #100]
  403504:	sub	w1, w0, #0x1
  403508:	ldr	w0, [sp, #104]
  40350c:	sub	w1, w1, w0
  403510:	ldr	w0, [sp, #92]
  403514:	sub	w0, w1, w0
  403518:	mov	w2, w0
  40351c:	ldr	w1, [sp, #92]
  403520:	ldr	w0, [sp, #76]
  403524:	bl	4037c0 <sqrt@plt+0x1dc0>
  403528:	str	wzr, [sp, #108]
  40352c:	str	wzr, [sp, #104]
  403530:	b	403544 <sqrt@plt+0x1b44>
  403534:	str	wzr, [sp, #104]
  403538:	mov	w0, #0x3                   	// #3
  40353c:	str	w0, [sp, #108]
  403540:	b	403708 <sqrt@plt+0x1d08>
  403544:	b	403708 <sqrt@plt+0x1d08>
  403548:	ldr	w0, [sp, #88]
  40354c:	and	w0, w0, #0xff
  403550:	mov	w1, w0
  403554:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  403558:	add	x0, x0, #0xbf0
  40355c:	bl	404234 <sqrt@plt+0x2834>
  403560:	cmp	w0, #0x0
  403564:	cset	w0, ne  // ne = any
  403568:	and	w0, w0, #0xff
  40356c:	cmp	w0, #0x0
  403570:	b.eq	4035c8 <sqrt@plt+0x1bc8>  // b.none
  403574:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403578:	add	x0, x0, #0x224
  40357c:	ldr	w0, [x0]
  403580:	ldr	w1, [sp, #96]
  403584:	cmp	w1, w0
  403588:	b.ge	4035bc <sqrt@plt+0x1bbc>  // b.tcont
  40358c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403590:	add	x0, x0, #0x290
  403594:	ldr	x1, [x0]
  403598:	ldr	w0, [sp, #96]
  40359c:	add	w2, w0, #0x1
  4035a0:	str	w2, [sp, #96]
  4035a4:	sxtw	x0, w0
  4035a8:	add	x0, x1, x0
  4035ac:	ldr	w1, [sp, #88]
  4035b0:	and	w1, w1, #0xff
  4035b4:	strb	w1, [x0]
  4035b8:	b	403708 <sqrt@plt+0x1d08>
  4035bc:	mov	w0, #0x6                   	// #6
  4035c0:	str	w0, [sp, #108]
  4035c4:	b	403708 <sqrt@plt+0x1d08>
  4035c8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4035cc:	add	x0, x0, #0x290
  4035d0:	ldr	x0, [x0]
  4035d4:	ldr	w1, [sp, #96]
  4035d8:	bl	403904 <sqrt@plt+0x1f04>
  4035dc:	str	wzr, [sp, #96]
  4035e0:	ldr	w0, [sp, #88]
  4035e4:	cmp	w0, #0xa
  4035e8:	b.ne	4035f8 <sqrt@plt+0x1bf8>  // b.any
  4035ec:	mov	w0, #0x1                   	// #1
  4035f0:	str	w0, [sp, #108]
  4035f4:	b	403708 <sqrt@plt+0x1d08>
  4035f8:	mov	w0, #0x7                   	// #7
  4035fc:	str	w0, [sp, #108]
  403600:	b	403708 <sqrt@plt+0x1d08>
  403604:	ldr	w0, [sp, #88]
  403608:	and	w0, w0, #0xff
  40360c:	mov	w1, w0
  403610:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  403614:	add	x0, x0, #0xbf0
  403618:	bl	404234 <sqrt@plt+0x2834>
  40361c:	cmp	w0, #0x0
  403620:	cset	w0, eq  // eq = none
  403624:	and	w0, w0, #0xff
  403628:	cmp	w0, #0x0
  40362c:	b.eq	4036fc <sqrt@plt+0x1cfc>  // b.none
  403630:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403634:	add	x0, x0, #0x290
  403638:	ldr	x0, [x0]
  40363c:	ldr	w1, [sp, #96]
  403640:	bl	403904 <sqrt@plt+0x1f04>
  403644:	str	wzr, [sp, #96]
  403648:	ldr	w0, [sp, #88]
  40364c:	cmp	w0, #0xa
  403650:	b.ne	403660 <sqrt@plt+0x1c60>  // b.any
  403654:	mov	w0, #0x1                   	// #1
  403658:	str	w0, [sp, #108]
  40365c:	b	4036fc <sqrt@plt+0x1cfc>
  403660:	mov	w0, #0x7                   	// #7
  403664:	str	w0, [sp, #108]
  403668:	b	4036fc <sqrt@plt+0x1cfc>
  40366c:	ldr	w0, [sp, #88]
  403670:	and	w0, w0, #0xff
  403674:	mov	w1, w0
  403678:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  40367c:	add	x0, x0, #0xbf0
  403680:	bl	404234 <sqrt@plt+0x2834>
  403684:	cmp	w0, #0x0
  403688:	cset	w0, ne  // ne = any
  40368c:	and	w0, w0, #0xff
  403690:	cmp	w0, #0x0
  403694:	b.eq	4036c4 <sqrt@plt+0x1cc4>  // b.none
  403698:	mov	w0, #0x5                   	// #5
  40369c:	str	w0, [sp, #108]
  4036a0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4036a4:	add	x0, x0, #0x290
  4036a8:	ldr	x0, [x0]
  4036ac:	ldr	w1, [sp, #88]
  4036b0:	and	w1, w1, #0xff
  4036b4:	strb	w1, [x0]
  4036b8:	mov	w0, #0x1                   	// #1
  4036bc:	str	w0, [sp, #96]
  4036c0:	b	403704 <sqrt@plt+0x1d04>
  4036c4:	ldr	w0, [sp, #88]
  4036c8:	cmp	w0, #0xa
  4036cc:	b.ne	403704 <sqrt@plt+0x1d04>  // b.any
  4036d0:	mov	w0, #0x1                   	// #1
  4036d4:	str	w0, [sp, #108]
  4036d8:	b	403704 <sqrt@plt+0x1d04>
  4036dc:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4036e0:	add	x2, x0, #0x648
  4036e4:	mov	w1, #0x272                 	// #626
  4036e8:	mov	w0, #0x0                   	// #0
  4036ec:	bl	404164 <sqrt@plt+0x2764>
  4036f0:	b	403140 <sqrt@plt+0x1740>
  4036f4:	nop
  4036f8:	b	403140 <sqrt@plt+0x1740>
  4036fc:	nop
  403700:	b	403140 <sqrt@plt+0x1740>
  403704:	nop
  403708:	b	403140 <sqrt@plt+0x1740>
  40370c:	nop
  403710:	ldr	w0, [sp, #108]
  403714:	cmp	w0, #0x7
  403718:	b.eq	403768 <sqrt@plt+0x1d68>  // b.none
  40371c:	cmp	w0, #0x7
  403720:	b.gt	403790 <sqrt@plt+0x1d90>
  403724:	cmp	w0, #0x6
  403728:	b.gt	403790 <sqrt@plt+0x1d90>
  40372c:	cmp	w0, #0x5
  403730:	b.ge	403754 <sqrt@plt+0x1d54>  // b.tcont
  403734:	cmp	w0, #0x0
  403738:	b.eq	4037a8 <sqrt@plt+0x1da8>  // b.none
  40373c:	cmp	w0, #0x0
  403740:	b.lt	403790 <sqrt@plt+0x1d90>  // b.tstop
  403744:	sub	w0, w0, #0x1
  403748:	cmp	w0, #0x3
  40374c:	b.hi	403790 <sqrt@plt+0x1d90>  // b.pmore
  403750:	b	403768 <sqrt@plt+0x1d68>
  403754:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403758:	add	x0, x0, #0x290
  40375c:	ldr	x0, [x0]
  403760:	ldr	w1, [sp, #96]
  403764:	bl	403904 <sqrt@plt+0x1f04>
  403768:	ldr	w1, [sp, #100]
  40376c:	ldr	w0, [sp, #92]
  403770:	sub	w1, w1, w0
  403774:	ldr	w0, [sp, #104]
  403778:	sub	w0, w1, w0
  40377c:	mov	w2, w0
  403780:	ldr	w1, [sp, #92]
  403784:	ldr	w0, [sp, #76]
  403788:	bl	4037c0 <sqrt@plt+0x1dc0>
  40378c:	b	4037ac <sqrt@plt+0x1dac>
  403790:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  403794:	add	x2, x0, #0x648
  403798:	mov	w1, #0x285                 	// #645
  40379c:	mov	w0, #0x0                   	// #0
  4037a0:	bl	404164 <sqrt@plt+0x2764>
  4037a4:	b	4037ac <sqrt@plt+0x1dac>
  4037a8:	nop
  4037ac:	ldr	x0, [sp, #80]
  4037b0:	bl	4016c0 <fclose@plt>
  4037b4:	mov	w0, #0x1                   	// #1
  4037b8:	ldp	x29, x30, [sp], #112
  4037bc:	ret
  4037c0:	stp	x29, x30, [sp, #-48]!
  4037c4:	mov	x29, sp
  4037c8:	str	w0, [sp, #28]
  4037cc:	str	w1, [sp, #24]
  4037d0:	str	w2, [sp, #20]
  4037d4:	ldr	w0, [sp, #28]
  4037d8:	str	w0, [sp, #32]
  4037dc:	ldr	w0, [sp, #24]
  4037e0:	str	w0, [sp, #36]
  4037e4:	ldr	w0, [sp, #20]
  4037e8:	str	w0, [sp, #40]
  4037ec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4037f0:	add	x0, x0, #0x298
  4037f4:	ldr	x1, [x0]
  4037f8:	add	x0, sp, #0x20
  4037fc:	mov	x3, x1
  403800:	mov	w2, #0x1                   	// #1
  403804:	mov	w1, #0xc                   	// #12
  403808:	bl	403ff0 <sqrt@plt+0x25f0>
  40380c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403810:	add	x0, x0, #0x2a0
  403814:	ldr	w0, [x0]
  403818:	add	w1, w0, #0x1
  40381c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403820:	add	x0, x0, #0x2a0
  403824:	str	w1, [x0]
  403828:	nop
  40382c:	ldp	x29, x30, [sp], #48
  403830:	ret
  403834:	stp	x29, x30, [sp, #-32]!
  403838:	mov	x29, sp
  40383c:	str	x0, [sp, #24]
  403840:	ldr	x1, [sp, #24]
  403844:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403848:	add	x0, x0, #0x2a8
  40384c:	bl	407908 <_ZdlPvm@@Base+0x8b0>
  403850:	mov	w1, #0x0                   	// #0
  403854:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403858:	add	x0, x0, #0x2a8
  40385c:	bl	4041cc <sqrt@plt+0x27cc>
  403860:	nop
  403864:	ldp	x29, x30, [sp], #32
  403868:	ret
  40386c:	stp	x29, x30, [sp, #-32]!
  403870:	mov	x29, sp
  403874:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403878:	add	x0, x0, #0x208
  40387c:	ldr	w0, [x0]
  403880:	sxtw	x0, w0
  403884:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  403888:	cmp	x0, x1
  40388c:	b.hi	4038b0 <sqrt@plt+0x1eb0>  // b.pmore
  403890:	lsl	x0, x0, #3
  403894:	bl	401620 <_Znam@plt>
  403898:	mov	x1, x0
  40389c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4038a0:	add	x0, x0, #0x288
  4038a4:	str	x1, [x0]
  4038a8:	str	wzr, [sp, #28]
  4038ac:	b	4038b4 <sqrt@plt+0x1eb4>
  4038b0:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  4038b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4038b8:	add	x0, x0, #0x208
  4038bc:	ldr	w0, [x0]
  4038c0:	ldr	w1, [sp, #28]
  4038c4:	cmp	w1, w0
  4038c8:	b.ge	4038f8 <sqrt@plt+0x1ef8>  // b.tcont
  4038cc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4038d0:	add	x0, x0, #0x288
  4038d4:	ldr	x1, [x0]
  4038d8:	ldrsw	x0, [sp, #28]
  4038dc:	lsl	x0, x0, #3
  4038e0:	add	x0, x1, x0
  4038e4:	str	xzr, [x0]
  4038e8:	ldr	w0, [sp, #28]
  4038ec:	add	w0, w0, #0x1
  4038f0:	str	w0, [sp, #28]
  4038f4:	b	4038b4 <sqrt@plt+0x1eb4>
  4038f8:	nop
  4038fc:	ldp	x29, x30, [sp], #32
  403900:	ret
  403904:	stp	x29, x30, [sp, #-32]!
  403908:	mov	x29, sp
  40390c:	str	x0, [sp, #24]
  403910:	str	w1, [sp, #20]
  403914:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403918:	add	x0, x0, #0x230
  40391c:	ldr	w1, [x0]
  403920:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403924:	add	x0, x0, #0x2a0
  403928:	ldr	w0, [x0]
  40392c:	cmp	w1, w0
  403930:	b.eq	403958 <sqrt@plt+0x1f58>  // b.none
  403934:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403938:	add	x0, x0, #0x2a0
  40393c:	ldr	w1, [x0]
  403940:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403944:	add	x0, x0, #0x230
  403948:	str	w1, [x0]
  40394c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  403950:	add	x0, x0, #0x2d8
  403954:	str	wzr, [x0]
  403958:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  40395c:	add	x0, x0, #0x2d8
  403960:	ldr	w1, [x0]
  403964:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403968:	add	x0, x0, #0x22c
  40396c:	ldr	w0, [x0]
  403970:	cmp	w1, w0
  403974:	b.ge	4039b4 <sqrt@plt+0x1fb4>  // b.tcont
  403978:	ldr	w1, [sp, #20]
  40397c:	ldr	x0, [sp, #24]
  403980:	bl	4039c0 <sqrt@plt+0x1fc0>
  403984:	cmp	w0, #0x0
  403988:	cset	w0, ne  // ne = any
  40398c:	and	w0, w0, #0xff
  403990:	cmp	w0, #0x0
  403994:	b.eq	4039b4 <sqrt@plt+0x1fb4>  // b.none
  403998:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  40399c:	add	x0, x0, #0x2d8
  4039a0:	ldr	w0, [x0]
  4039a4:	add	w1, w0, #0x1
  4039a8:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4039ac:	add	x0, x0, #0x2d8
  4039b0:	str	w1, [x0]
  4039b4:	nop
  4039b8:	ldp	x29, x30, [sp], #32
  4039bc:	ret
  4039c0:	stp	x29, x30, [sp, #-80]!
  4039c4:	mov	x29, sp
  4039c8:	str	x19, [sp, #16]
  4039cc:	str	x0, [sp, #40]
  4039d0:	str	w1, [sp, #36]
  4039d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4039d8:	add	x0, x0, #0x228
  4039dc:	ldr	w0, [x0]
  4039e0:	ldr	w1, [sp, #36]
  4039e4:	cmp	w1, w0
  4039e8:	b.ge	4039f4 <sqrt@plt+0x1ff4>  // b.tcont
  4039ec:	mov	w0, #0x0                   	// #0
  4039f0:	b	403c98 <sqrt@plt+0x2298>
  4039f4:	mov	w0, #0x1                   	// #1
  4039f8:	str	w0, [sp, #76]
  4039fc:	str	wzr, [sp, #72]
  403a00:	ldr	w1, [sp, #72]
  403a04:	ldr	w0, [sp, #36]
  403a08:	cmp	w1, w0
  403a0c:	b.ge	403a90 <sqrt@plt+0x2090>  // b.tcont
  403a10:	ldrsw	x0, [sp, #72]
  403a14:	ldr	x1, [sp, #40]
  403a18:	add	x0, x1, x0
  403a1c:	ldrb	w0, [x0]
  403a20:	mov	w1, w0
  403a24:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  403a28:	add	x0, x0, #0x7f0
  403a2c:	bl	404234 <sqrt@plt+0x2834>
  403a30:	cmp	w0, #0x0
  403a34:	cset	w0, eq  // eq = none
  403a38:	and	w0, w0, #0xff
  403a3c:	cmp	w0, #0x0
  403a40:	b.eq	403a80 <sqrt@plt+0x2080>  // b.none
  403a44:	str	wzr, [sp, #76]
  403a48:	ldrsw	x0, [sp, #72]
  403a4c:	ldr	x1, [sp, #40]
  403a50:	add	x0, x1, x0
  403a54:	ldrb	w0, [x0]
  403a58:	mov	w1, w0
  403a5c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  403a60:	add	x0, x0, #0x2e0
  403a64:	bl	404258 <sqrt@plt+0x2858>
  403a68:	mov	w2, w0
  403a6c:	ldrsw	x0, [sp, #72]
  403a70:	ldr	x1, [sp, #40]
  403a74:	add	x0, x1, x0
  403a78:	and	w1, w2, #0xff
  403a7c:	strb	w1, [x0]
  403a80:	ldr	w0, [sp, #72]
  403a84:	add	w0, w0, #0x1
  403a88:	str	w0, [sp, #72]
  403a8c:	b	403a00 <sqrt@plt+0x2000>
  403a90:	ldr	w0, [sp, #76]
  403a94:	cmp	w0, #0x0
  403a98:	b.eq	403ad4 <sqrt@plt+0x20d4>  // b.none
  403a9c:	ldr	w0, [sp, #36]
  403aa0:	cmp	w0, #0x4
  403aa4:	b.ne	403acc <sqrt@plt+0x20cc>  // b.any
  403aa8:	ldr	x0, [sp, #40]
  403aac:	ldrb	w0, [x0]
  403ab0:	cmp	w0, #0x31
  403ab4:	b.ne	403acc <sqrt@plt+0x20cc>  // b.any
  403ab8:	ldr	x0, [sp, #40]
  403abc:	add	x0, x0, #0x1
  403ac0:	ldrb	w0, [x0]
  403ac4:	cmp	w0, #0x39
  403ac8:	b.eq	403ad4 <sqrt@plt+0x20d4>  // b.none
  403acc:	mov	w0, #0x0                   	// #0
  403ad0:	b	403c98 <sqrt@plt+0x2298>
  403ad4:	ldr	w1, [sp, #36]
  403ad8:	ldr	x0, [sp, #40]
  403adc:	bl	404320 <sqrt@plt+0x2920>
  403ae0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403ae4:	add	x1, x1, #0x208
  403ae8:	ldr	w1, [x1]
  403aec:	udiv	w2, w0, w1
  403af0:	mul	w1, w2, w1
  403af4:	sub	w0, w0, w1
  403af8:	str	w0, [sp, #60]
  403afc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403b00:	add	x0, x0, #0x2d0
  403b04:	ldr	x0, [x0]
  403b08:	cmp	x0, #0x0
  403b0c:	b.eq	403b8c <sqrt@plt+0x218c>  // b.none
  403b10:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403b14:	add	x0, x0, #0x2d0
  403b18:	ldr	x1, [x0]
  403b1c:	ldrsw	x0, [sp, #60]
  403b20:	lsl	x0, x0, #3
  403b24:	add	x0, x1, x0
  403b28:	ldr	x0, [x0]
  403b2c:	str	x0, [sp, #64]
  403b30:	ldr	x0, [sp, #64]
  403b34:	cmp	x0, #0x0
  403b38:	b.eq	403b8c <sqrt@plt+0x218c>  // b.none
  403b3c:	ldr	x0, [sp, #64]
  403b40:	ldr	w0, [x0, #16]
  403b44:	ldr	w1, [sp, #36]
  403b48:	cmp	w1, w0
  403b4c:	b.ne	403b7c <sqrt@plt+0x217c>  // b.any
  403b50:	ldr	x0, [sp, #64]
  403b54:	ldr	x0, [x0, #8]
  403b58:	ldrsw	x1, [sp, #36]
  403b5c:	mov	x2, x1
  403b60:	mov	x1, x0
  403b64:	ldr	x0, [sp, #40]
  403b68:	bl	4016e0 <memcmp@plt>
  403b6c:	cmp	w0, #0x0
  403b70:	b.ne	403b7c <sqrt@plt+0x217c>  // b.any
  403b74:	mov	w0, #0x0                   	// #0
  403b78:	b	403c98 <sqrt@plt+0x2298>
  403b7c:	ldr	x0, [sp, #64]
  403b80:	ldr	x0, [x0]
  403b84:	str	x0, [sp, #64]
  403b88:	b	403b30 <sqrt@plt+0x2130>
  403b8c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403b90:	add	x0, x0, #0x288
  403b94:	ldr	x1, [x0]
  403b98:	ldrsw	x0, [sp, #60]
  403b9c:	lsl	x0, x0, #3
  403ba0:	add	x0, x1, x0
  403ba4:	str	x0, [sp, #48]
  403ba8:	ldr	x0, [sp, #48]
  403bac:	ldr	x0, [x0]
  403bb0:	cmp	x0, #0x0
  403bb4:	b.ne	403bdc <sqrt@plt+0x21dc>  // b.any
  403bb8:	mov	x0, #0x3f0                 	// #1008
  403bbc:	bl	406f9c <_Znwm@@Base>
  403bc0:	mov	x19, x0
  403bc4:	mov	x1, #0x0                   	// #0
  403bc8:	mov	x0, x19
  403bcc:	bl	40427c <sqrt@plt+0x287c>
  403bd0:	ldr	x0, [sp, #48]
  403bd4:	str	x19, [x0]
  403bd8:	b	403c5c <sqrt@plt+0x225c>
  403bdc:	ldr	x0, [sp, #48]
  403be0:	ldr	x1, [x0]
  403be4:	ldr	x0, [sp, #48]
  403be8:	ldr	x0, [x0]
  403bec:	ldr	w0, [x0, #8]
  403bf0:	sub	w0, w0, #0x1
  403bf4:	sxtw	x0, w0
  403bf8:	lsl	x0, x0, #2
  403bfc:	add	x0, x1, x0
  403c00:	ldr	w1, [x0, #12]
  403c04:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403c08:	add	x0, x0, #0x2a0
  403c0c:	ldr	w0, [x0]
  403c10:	cmp	w1, w0
  403c14:	b.ne	403c20 <sqrt@plt+0x2220>  // b.any
  403c18:	mov	w0, #0x1                   	// #1
  403c1c:	b	403c98 <sqrt@plt+0x2298>
  403c20:	ldr	x0, [sp, #48]
  403c24:	ldr	x0, [x0]
  403c28:	ldr	w0, [x0, #8]
  403c2c:	cmp	w0, #0xf8
  403c30:	b.le	403c5c <sqrt@plt+0x225c>
  403c34:	mov	x0, #0x3f0                 	// #1008
  403c38:	bl	406f9c <_Znwm@@Base>
  403c3c:	mov	x19, x0
  403c40:	ldr	x0, [sp, #48]
  403c44:	ldr	x0, [x0]
  403c48:	mov	x1, x0
  403c4c:	mov	x0, x19
  403c50:	bl	40427c <sqrt@plt+0x287c>
  403c54:	ldr	x0, [sp, #48]
  403c58:	str	x19, [x0]
  403c5c:	ldr	x0, [sp, #48]
  403c60:	ldr	x3, [x0]
  403c64:	ldr	x0, [sp, #48]
  403c68:	ldr	x0, [x0]
  403c6c:	ldr	w1, [x0, #8]
  403c70:	add	w2, w1, #0x1
  403c74:	str	w2, [x0, #8]
  403c78:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403c7c:	add	x0, x0, #0x2a0
  403c80:	ldr	w2, [x0]
  403c84:	sxtw	x0, w1
  403c88:	lsl	x0, x0, #2
  403c8c:	add	x0, x3, x0
  403c90:	str	w2, [x0, #12]
  403c94:	mov	w0, #0x1                   	// #1
  403c98:	ldr	x19, [sp, #16]
  403c9c:	ldp	x29, x30, [sp], #80
  403ca0:	ret
  403ca4:	stp	x29, x30, [sp, #-144]!
  403ca8:	mov	x29, sp
  403cac:	str	x19, [sp, #16]
  403cb0:	mov	w0, #0xffffffff            	// #-1
  403cb4:	str	w0, [sp, #76]
  403cb8:	str	wzr, [sp, #140]
  403cbc:	str	wzr, [sp, #136]
  403cc0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403cc4:	add	x0, x0, #0x208
  403cc8:	ldr	w0, [x0]
  403ccc:	ldr	w1, [sp, #136]
  403cd0:	cmp	w1, w0
  403cd4:	b.ge	403e3c <sqrt@plt+0x243c>  // b.tcont
  403cd8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403cdc:	add	x0, x0, #0x288
  403ce0:	ldr	x1, [x0]
  403ce4:	ldrsw	x0, [sp, #136]
  403ce8:	lsl	x0, x0, #3
  403cec:	add	x0, x1, x0
  403cf0:	ldr	x0, [x0]
  403cf4:	str	x0, [sp, #128]
  403cf8:	ldr	x0, [sp, #128]
  403cfc:	cmp	x0, #0x0
  403d00:	b.ne	403d28 <sqrt@plt+0x2328>  // b.any
  403d04:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403d08:	add	x0, x0, #0x288
  403d0c:	ldr	x1, [x0]
  403d10:	ldrsw	x0, [sp, #136]
  403d14:	lsl	x0, x0, #3
  403d18:	add	x0, x1, x0
  403d1c:	mov	w1, #0xffffffff            	// #-1
  403d20:	str	w1, [x0]
  403d24:	b	403e2c <sqrt@plt+0x242c>
  403d28:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403d2c:	add	x0, x0, #0x288
  403d30:	ldr	x1, [x0]
  403d34:	ldrsw	x0, [sp, #136]
  403d38:	lsl	x0, x0, #3
  403d3c:	add	x0, x1, x0
  403d40:	ldr	w1, [sp, #140]
  403d44:	str	w1, [x0]
  403d48:	str	xzr, [sp, #120]
  403d4c:	ldr	x0, [sp, #128]
  403d50:	cmp	x0, #0x0
  403d54:	b.eq	403d84 <sqrt@plt+0x2384>  // b.none
  403d58:	ldr	x0, [sp, #128]
  403d5c:	str	x0, [sp, #104]
  403d60:	ldr	x0, [sp, #128]
  403d64:	ldr	x0, [x0]
  403d68:	str	x0, [sp, #128]
  403d6c:	ldr	x0, [sp, #104]
  403d70:	ldr	x1, [sp, #120]
  403d74:	str	x1, [x0]
  403d78:	ldr	x0, [sp, #104]
  403d7c:	str	x0, [sp, #120]
  403d80:	b	403d4c <sqrt@plt+0x234c>
  403d84:	ldr	x0, [sp, #120]
  403d88:	cmp	x0, #0x0
  403d8c:	b.eq	403e00 <sqrt@plt+0x2400>  // b.none
  403d90:	ldr	x0, [sp, #120]
  403d94:	add	x4, x0, #0xc
  403d98:	ldr	x0, [sp, #120]
  403d9c:	ldr	w1, [x0, #8]
  403da0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403da4:	add	x0, x0, #0x298
  403da8:	ldr	x0, [x0]
  403dac:	mov	x3, x0
  403db0:	mov	w2, w1
  403db4:	mov	w1, #0x4                   	// #4
  403db8:	mov	x0, x4
  403dbc:	bl	403ff0 <sqrt@plt+0x25f0>
  403dc0:	ldr	x0, [sp, #120]
  403dc4:	ldr	w0, [x0, #8]
  403dc8:	ldr	w1, [sp, #140]
  403dcc:	add	w0, w1, w0
  403dd0:	str	w0, [sp, #140]
  403dd4:	ldr	x0, [sp, #120]
  403dd8:	str	x0, [sp, #96]
  403ddc:	ldr	x0, [sp, #120]
  403de0:	ldr	x0, [x0]
  403de4:	str	x0, [sp, #120]
  403de8:	ldr	x0, [sp, #96]
  403dec:	cmp	x0, #0x0
  403df0:	b.eq	403d84 <sqrt@plt+0x2384>  // b.none
  403df4:	mov	x1, #0x3f0                 	// #1008
  403df8:	bl	407058 <_ZdlPvm@@Base>
  403dfc:	b	403d84 <sqrt@plt+0x2384>
  403e00:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403e04:	add	x0, x0, #0x298
  403e08:	ldr	x1, [x0]
  403e0c:	add	x0, sp, #0x4c
  403e10:	mov	x3, x1
  403e14:	mov	w2, #0x1                   	// #1
  403e18:	mov	w1, #0x4                   	// #4
  403e1c:	bl	403ff0 <sqrt@plt+0x25f0>
  403e20:	ldr	w0, [sp, #140]
  403e24:	add	w0, w0, #0x1
  403e28:	str	w0, [sp, #140]
  403e2c:	ldr	w0, [sp, #136]
  403e30:	add	w0, w0, #0x1
  403e34:	str	w0, [sp, #136]
  403e38:	b	403cc0 <sqrt@plt+0x22c0>
  403e3c:	str	wzr, [sp, #116]
  403e40:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403e44:	add	x0, x0, #0x208
  403e48:	ldr	w0, [x0]
  403e4c:	ldr	w1, [sp, #116]
  403e50:	cmp	w1, w0
  403e54:	b.ge	403ea4 <sqrt@plt+0x24a4>  // b.tcont
  403e58:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403e5c:	add	x0, x0, #0x288
  403e60:	ldr	x1, [x0]
  403e64:	ldrsw	x0, [sp, #116]
  403e68:	lsl	x0, x0, #3
  403e6c:	add	x0, x1, x0
  403e70:	mov	x4, x0
  403e74:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403e78:	add	x0, x0, #0x298
  403e7c:	ldr	x0, [x0]
  403e80:	mov	x3, x0
  403e84:	mov	w2, #0x1                   	// #1
  403e88:	mov	w1, #0x4                   	// #4
  403e8c:	mov	x0, x4
  403e90:	bl	403ff0 <sqrt@plt+0x25f0>
  403e94:	ldr	w0, [sp, #116]
  403e98:	add	w0, w0, #0x1
  403e9c:	str	w0, [sp, #116]
  403ea0:	b	403e40 <sqrt@plt+0x2440>
  403ea4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403ea8:	add	x0, x0, #0x2a8
  403eac:	bl	4041b4 <sqrt@plt+0x27b4>
  403eb0:	mov	x19, x0
  403eb4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403eb8:	add	x0, x0, #0x2a8
  403ebc:	bl	40419c <sqrt@plt+0x279c>
  403ec0:	mov	w1, w0
  403ec4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403ec8:	add	x0, x0, #0x298
  403ecc:	ldr	x0, [x0]
  403ed0:	mov	x3, x0
  403ed4:	mov	w2, w1
  403ed8:	mov	w1, #0x1                   	// #1
  403edc:	mov	x0, x19
  403ee0:	bl	403ff0 <sqrt@plt+0x25f0>
  403ee4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403ee8:	add	x0, x0, #0x298
  403eec:	ldr	x0, [x0]
  403ef0:	mov	w2, #0x0                   	// #0
  403ef4:	mov	x1, #0x0                   	// #0
  403ef8:	bl	4019e0 <fseek@plt>
  403efc:	lsr	w0, w0, #31
  403f00:	and	w0, w0, #0xff
  403f04:	cmp	w0, #0x0
  403f08:	b.eq	403f44 <sqrt@plt+0x2544>  // b.none
  403f0c:	bl	4018a0 <__errno_location@plt>
  403f10:	ldr	w0, [x0]
  403f14:	bl	401730 <strerror@plt>
  403f18:	mov	x1, x0
  403f1c:	add	x0, sp, #0x50
  403f20:	bl	404bb8 <sqrt@plt+0x31b8>
  403f24:	add	x1, sp, #0x50
  403f28:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  403f2c:	add	x3, x0, #0x0
  403f30:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  403f34:	add	x2, x0, #0x0
  403f38:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  403f3c:	add	x0, x0, #0x968
  403f40:	bl	4053c0 <sqrt@plt+0x39c0>
  403f44:	mov	w0, #0x1964                	// #6500
  403f48:	movk	w0, #0x2302, lsl #16
  403f4c:	str	w0, [sp, #40]
  403f50:	mov	w0, #0x1                   	// #1
  403f54:	str	w0, [sp, #44]
  403f58:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403f5c:	add	x0, x0, #0x2a0
  403f60:	ldr	w0, [x0]
  403f64:	str	w0, [sp, #48]
  403f68:	ldr	w0, [sp, #140]
  403f6c:	str	w0, [sp, #56]
  403f70:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403f74:	add	x0, x0, #0x208
  403f78:	ldr	w0, [x0]
  403f7c:	str	w0, [sp, #52]
  403f80:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403f84:	add	x0, x0, #0x2a8
  403f88:	bl	40419c <sqrt@plt+0x279c>
  403f8c:	str	w0, [sp, #60]
  403f90:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403f94:	add	x0, x0, #0x224
  403f98:	ldr	w0, [x0]
  403f9c:	str	w0, [sp, #64]
  403fa0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403fa4:	add	x0, x0, #0x228
  403fa8:	ldr	w0, [x0]
  403fac:	str	w0, [sp, #68]
  403fb0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403fb4:	add	x0, x0, #0x220
  403fb8:	ldr	w0, [x0]
  403fbc:	str	w0, [sp, #72]
  403fc0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  403fc4:	add	x0, x0, #0x298
  403fc8:	ldr	x1, [x0]
  403fcc:	add	x0, sp, #0x28
  403fd0:	mov	x3, x1
  403fd4:	mov	w2, #0x1                   	// #1
  403fd8:	mov	w1, #0x24                  	// #36
  403fdc:	bl	403ff0 <sqrt@plt+0x25f0>
  403fe0:	nop
  403fe4:	ldr	x19, [sp, #16]
  403fe8:	ldp	x29, x30, [sp], #144
  403fec:	ret
  403ff0:	stp	x29, x30, [sp, #-64]!
  403ff4:	mov	x29, sp
  403ff8:	str	x0, [sp, #40]
  403ffc:	str	w1, [sp, #36]
  404000:	str	w2, [sp, #32]
  404004:	str	x3, [sp, #24]
  404008:	ldrsw	x0, [sp, #36]
  40400c:	ldrsw	x1, [sp, #32]
  404010:	ldr	x3, [sp, #24]
  404014:	mov	x2, x1
  404018:	mov	x1, x0
  40401c:	ldr	x0, [sp, #40]
  404020:	bl	401990 <fwrite@plt>
  404024:	mov	x1, x0
  404028:	ldrsw	x0, [sp, #32]
  40402c:	cmp	x1, x0
  404030:	cset	w0, ne  // ne = any
  404034:	and	w0, w0, #0xff
  404038:	cmp	w0, #0x0
  40403c:	b.eq	404078 <sqrt@plt+0x2678>  // b.none
  404040:	bl	4018a0 <__errno_location@plt>
  404044:	ldr	w0, [x0]
  404048:	bl	401730 <strerror@plt>
  40404c:	mov	x1, x0
  404050:	add	x0, sp, #0x30
  404054:	bl	404bb8 <sqrt@plt+0x31b8>
  404058:	add	x1, sp, #0x30
  40405c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  404060:	add	x3, x0, #0x0
  404064:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  404068:	add	x2, x0, #0x0
  40406c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  404070:	add	x0, x0, #0x988
  404074:	bl	4053c0 <sqrt@plt+0x39c0>
  404078:	nop
  40407c:	ldp	x29, x30, [sp], #64
  404080:	ret
  404084:	stp	x29, x30, [sp, #-16]!
  404088:	mov	x29, sp
  40408c:	bl	404098 <sqrt@plt+0x2698>
  404090:	mov	w0, #0x3                   	// #3
  404094:	bl	401980 <exit@plt>
  404098:	stp	x29, x30, [sp, #-16]!
  40409c:	mov	x29, sp
  4040a0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4040a4:	add	x0, x0, #0x2b8
  4040a8:	ldr	x0, [x0]
  4040ac:	cmp	x0, #0x0
  4040b0:	b.eq	4040c4 <sqrt@plt+0x26c4>  // b.none
  4040b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4040b8:	add	x0, x0, #0x2b8
  4040bc:	ldr	x0, [x0]
  4040c0:	bl	401770 <unlink@plt>
  4040c4:	nop
  4040c8:	ldp	x29, x30, [sp], #16
  4040cc:	ret
  4040d0:	stp	x29, x30, [sp, #-32]!
  4040d4:	mov	x29, sp
  4040d8:	str	w0, [sp, #28]
  4040dc:	str	w1, [sp, #24]
  4040e0:	ldr	w0, [sp, #28]
  4040e4:	cmp	w0, #0x1
  4040e8:	b.ne	40413c <sqrt@plt+0x273c>  // b.any
  4040ec:	ldr	w1, [sp, #24]
  4040f0:	mov	w0, #0xffff                	// #65535
  4040f4:	cmp	w1, w0
  4040f8:	b.ne	40413c <sqrt@plt+0x273c>  // b.any
  4040fc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404100:	add	x0, x0, #0x2c0
  404104:	bl	404780 <sqrt@plt+0x2d80>
  404108:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40410c:	add	x0, x0, #0x2c8
  404110:	bl	404484 <sqrt@plt+0x2a84>
  404114:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404118:	add	x0, x0, #0x2a8
  40411c:	bl	4073b4 <_ZdlPvm@@Base+0x35c>
  404120:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404124:	add	x2, x0, #0x200
  404128:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40412c:	add	x1, x0, #0x2a8
  404130:	adrp	x0, 407000 <_Znwm@@Base+0x64>
  404134:	add	x0, x0, #0x610
  404138:	bl	401830 <__cxa_atexit@plt>
  40413c:	nop
  404140:	ldp	x29, x30, [sp], #32
  404144:	ret
  404148:	stp	x29, x30, [sp, #-16]!
  40414c:	mov	x29, sp
  404150:	mov	w1, #0xffff                	// #65535
  404154:	mov	w0, #0x1                   	// #1
  404158:	bl	4040d0 <sqrt@plt+0x26d0>
  40415c:	ldp	x29, x30, [sp], #16
  404160:	ret
  404164:	stp	x29, x30, [sp, #-32]!
  404168:	mov	x29, sp
  40416c:	str	w0, [sp, #28]
  404170:	str	w1, [sp, #24]
  404174:	str	x2, [sp, #16]
  404178:	ldr	w0, [sp, #28]
  40417c:	cmp	w0, #0x0
  404180:	b.ne	404190 <sqrt@plt+0x2790>  // b.any
  404184:	ldr	x1, [sp, #16]
  404188:	ldr	w0, [sp, #24]
  40418c:	bl	404390 <sqrt@plt+0x2990>
  404190:	nop
  404194:	ldp	x29, x30, [sp], #32
  404198:	ret
  40419c:	sub	sp, sp, #0x10
  4041a0:	str	x0, [sp, #8]
  4041a4:	ldr	x0, [sp, #8]
  4041a8:	ldr	w0, [x0, #8]
  4041ac:	add	sp, sp, #0x10
  4041b0:	ret
  4041b4:	sub	sp, sp, #0x10
  4041b8:	str	x0, [sp, #8]
  4041bc:	ldr	x0, [sp, #8]
  4041c0:	ldr	x0, [x0]
  4041c4:	add	sp, sp, #0x10
  4041c8:	ret
  4041cc:	stp	x29, x30, [sp, #-32]!
  4041d0:	mov	x29, sp
  4041d4:	str	x0, [sp, #24]
  4041d8:	strb	w1, [sp, #23]
  4041dc:	ldr	x0, [sp, #24]
  4041e0:	ldr	w1, [x0, #8]
  4041e4:	ldr	x0, [sp, #24]
  4041e8:	ldr	w0, [x0, #12]
  4041ec:	cmp	w1, w0
  4041f0:	b.lt	4041fc <sqrt@plt+0x27fc>  // b.tstop
  4041f4:	ldr	x0, [sp, #24]
  4041f8:	bl	4078ac <_ZdlPvm@@Base+0x854>
  4041fc:	ldr	x0, [sp, #24]
  404200:	ldr	x1, [x0]
  404204:	ldr	x0, [sp, #24]
  404208:	ldr	w0, [x0, #8]
  40420c:	add	w3, w0, #0x1
  404210:	ldr	x2, [sp, #24]
  404214:	str	w3, [x2, #8]
  404218:	sxtw	x0, w0
  40421c:	add	x0, x1, x0
  404220:	ldrb	w1, [sp, #23]
  404224:	strb	w1, [x0]
  404228:	ldr	x0, [sp, #24]
  40422c:	ldp	x29, x30, [sp], #32
  404230:	ret
  404234:	sub	sp, sp, #0x10
  404238:	str	x0, [sp, #8]
  40423c:	strb	w1, [sp, #7]
  404240:	ldrb	w0, [sp, #7]
  404244:	ldr	x1, [sp, #8]
  404248:	sxtw	x0, w0
  40424c:	ldrb	w0, [x1, x0]
  404250:	add	sp, sp, #0x10
  404254:	ret
  404258:	sub	sp, sp, #0x10
  40425c:	str	x0, [sp, #8]
  404260:	strb	w1, [sp, #7]
  404264:	ldrb	w0, [sp, #7]
  404268:	ldr	x1, [sp, #8]
  40426c:	sxtw	x0, w0
  404270:	ldrb	w0, [x1, x0]
  404274:	add	sp, sp, #0x10
  404278:	ret
  40427c:	sub	sp, sp, #0x10
  404280:	str	x0, [sp, #8]
  404284:	str	x1, [sp]
  404288:	ldr	x0, [sp, #8]
  40428c:	ldr	x1, [sp]
  404290:	str	x1, [x0]
  404294:	ldr	x0, [sp, #8]
  404298:	str	wzr, [x0, #8]
  40429c:	nop
  4042a0:	add	sp, sp, #0x10
  4042a4:	ret
  4042a8:	stp	x29, x30, [sp, #-32]!
  4042ac:	mov	x29, sp
  4042b0:	str	w0, [sp, #28]
  4042b4:	mov	x1, #0x0                   	// #0
  4042b8:	ldr	w0, [sp, #28]
  4042bc:	bl	401960 <signal@plt>
  4042c0:	bl	404098 <sqrt@plt+0x2698>
  4042c4:	bl	4017b0 <getpid@plt>
  4042c8:	ldr	w1, [sp, #28]
  4042cc:	bl	401860 <kill@plt>
  4042d0:	nop
  4042d4:	ldp	x29, x30, [sp], #32
  4042d8:	ret
  4042dc:	stp	x29, x30, [sp, #-16]!
  4042e0:	mov	x29, sp
  4042e4:	adrp	x0, 404000 <sqrt@plt+0x2600>
  4042e8:	add	x1, x0, #0x2a8
  4042ec:	mov	w0, #0x1                   	// #1
  4042f0:	bl	401960 <signal@plt>
  4042f4:	adrp	x0, 404000 <sqrt@plt+0x2600>
  4042f8:	add	x1, x0, #0x2a8
  4042fc:	mov	w0, #0x2                   	// #2
  404300:	bl	401960 <signal@plt>
  404304:	adrp	x0, 404000 <sqrt@plt+0x2600>
  404308:	add	x1, x0, #0x2a8
  40430c:	mov	w0, #0xf                   	// #15
  404310:	bl	401960 <signal@plt>
  404314:	nop
  404318:	ldp	x29, x30, [sp], #16
  40431c:	ret
  404320:	sub	sp, sp, #0x20
  404324:	str	x0, [sp, #8]
  404328:	str	w1, [sp, #4]
  40432c:	str	wzr, [sp, #28]
  404330:	ldr	w0, [sp, #4]
  404334:	sub	w0, w0, #0x1
  404338:	str	w0, [sp, #4]
  40433c:	ldr	w0, [sp, #4]
  404340:	mvn	w0, w0
  404344:	lsr	w0, w0, #31
  404348:	and	w0, w0, #0xff
  40434c:	cmp	w0, #0x0
  404350:	b.eq	404384 <sqrt@plt+0x2984>  // b.none
  404354:	ldr	x0, [sp, #8]
  404358:	add	x1, x0, #0x1
  40435c:	str	x1, [sp, #8]
  404360:	ldrb	w0, [x0]
  404364:	mov	w2, w0
  404368:	ldr	w1, [sp, #28]
  40436c:	mov	w0, #0x33                  	// #51
  404370:	movk	w0, #0x1, lsl #16
  404374:	mul	w0, w1, w0
  404378:	add	w0, w2, w0
  40437c:	str	w0, [sp, #28]
  404380:	b	404330 <sqrt@plt+0x2930>
  404384:	ldr	w0, [sp, #28]
  404388:	add	sp, sp, #0x20
  40438c:	ret
  404390:	stp	x29, x30, [sp, #-32]!
  404394:	mov	x29, sp
  404398:	str	w0, [sp, #28]
  40439c:	str	x1, [sp, #16]
  4043a0:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4043a4:	add	x0, x0, #0x90
  4043a8:	ldr	x0, [x0]
  4043ac:	cmp	x0, #0x0
  4043b0:	b.eq	4043e0 <sqrt@plt+0x29e0>  // b.none
  4043b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4043b8:	add	x0, x0, #0x278
  4043bc:	ldr	x3, [x0]
  4043c0:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4043c4:	add	x0, x0, #0x90
  4043c8:	ldr	x0, [x0]
  4043cc:	mov	x2, x0
  4043d0:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4043d4:	add	x1, x0, #0x9a0
  4043d8:	mov	x0, x3
  4043dc:	bl	401690 <fprintf@plt>
  4043e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4043e4:	add	x0, x0, #0x278
  4043e8:	ldr	x4, [x0]
  4043ec:	ldr	x3, [sp, #16]
  4043f0:	ldr	w2, [sp, #28]
  4043f4:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4043f8:	add	x1, x0, #0x9a8
  4043fc:	mov	x0, x4
  404400:	bl	401690 <fprintf@plt>
  404404:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404408:	add	x0, x0, #0x278
  40440c:	ldr	x0, [x0]
  404410:	bl	401840 <fflush@plt>
  404414:	bl	401940 <abort@plt>
  404418:	sub	sp, sp, #0x20
  40441c:	str	x0, [sp, #8]
  404420:	ldr	x0, [sp, #8]
  404424:	str	x0, [sp, #16]
  404428:	str	wzr, [sp, #28]
  40442c:	ldr	w0, [sp, #28]
  404430:	cmp	w0, #0xff
  404434:	b.gt	404460 <sqrt@plt+0x2a60>
  404438:	ldrsw	x0, [sp, #28]
  40443c:	ldr	x1, [sp, #16]
  404440:	add	x0, x1, x0
  404444:	ldr	w1, [sp, #28]
  404448:	and	w1, w1, #0xff
  40444c:	strb	w1, [x0]
  404450:	ldr	w0, [sp, #28]
  404454:	add	w0, w0, #0x1
  404458:	str	w0, [sp, #28]
  40445c:	b	40442c <sqrt@plt+0x2a2c>
  404460:	nop
  404464:	add	sp, sp, #0x20
  404468:	ret
  40446c:	sub	sp, sp, #0x10
  404470:	str	x0, [sp, #8]
  404474:	str	w1, [sp, #4]
  404478:	nop
  40447c:	add	sp, sp, #0x10
  404480:	ret
  404484:	stp	x29, x30, [sp, #-48]!
  404488:	mov	x29, sp
  40448c:	str	x0, [sp, #24]
  404490:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404494:	add	x0, x0, #0x4e0
  404498:	ldr	w0, [x0]
  40449c:	cmp	w0, #0x0
  4044a0:	b.ne	404564 <sqrt@plt+0x2b64>  // b.any
  4044a4:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4044a8:	add	x0, x0, #0x4e0
  4044ac:	mov	w1, #0x1                   	// #1
  4044b0:	str	w1, [x0]
  4044b4:	str	wzr, [sp, #44]
  4044b8:	ldr	w0, [sp, #44]
  4044bc:	cmp	w0, #0xff
  4044c0:	b.gt	404568 <sqrt@plt+0x2b68>
  4044c4:	ldr	w0, [sp, #44]
  4044c8:	and	w0, w0, #0xffffff80
  4044cc:	cmp	w0, #0x0
  4044d0:	b.ne	4044f4 <sqrt@plt+0x2af4>  // b.any
  4044d4:	ldr	w0, [sp, #44]
  4044d8:	bl	4016b0 <islower@plt>
  4044dc:	cmp	w0, #0x0
  4044e0:	b.eq	4044f4 <sqrt@plt+0x2af4>  // b.none
  4044e4:	ldr	w0, [sp, #44]
  4044e8:	bl	4018f0 <toupper@plt>
  4044ec:	and	w0, w0, #0xff
  4044f0:	b	4044fc <sqrt@plt+0x2afc>
  4044f4:	ldr	w0, [sp, #44]
  4044f8:	and	w0, w0, #0xff
  4044fc:	adrp	x1, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404500:	add	x2, x1, #0x3e0
  404504:	ldrsw	x1, [sp, #44]
  404508:	strb	w0, [x2, x1]
  40450c:	ldr	w0, [sp, #44]
  404510:	and	w0, w0, #0xffffff80
  404514:	cmp	w0, #0x0
  404518:	b.ne	40453c <sqrt@plt+0x2b3c>  // b.any
  40451c:	ldr	w0, [sp, #44]
  404520:	bl	401810 <isupper@plt>
  404524:	cmp	w0, #0x0
  404528:	b.eq	40453c <sqrt@plt+0x2b3c>  // b.none
  40452c:	ldr	w0, [sp, #44]
  404530:	bl	401650 <tolower@plt>
  404534:	and	w0, w0, #0xff
  404538:	b	404544 <sqrt@plt+0x2b44>
  40453c:	ldr	w0, [sp, #44]
  404540:	and	w0, w0, #0xff
  404544:	adrp	x1, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404548:	add	x2, x1, #0x2e0
  40454c:	ldrsw	x1, [sp, #44]
  404550:	strb	w0, [x2, x1]
  404554:	ldr	w0, [sp, #44]
  404558:	add	w0, w0, #0x1
  40455c:	str	w0, [sp, #44]
  404560:	b	4044b8 <sqrt@plt+0x2ab8>
  404564:	nop
  404568:	ldp	x29, x30, [sp], #48
  40456c:	ret
  404570:	stp	x29, x30, [sp, #-32]!
  404574:	mov	x29, sp
  404578:	str	w0, [sp, #28]
  40457c:	str	w1, [sp, #24]
  404580:	ldr	w0, [sp, #28]
  404584:	cmp	w0, #0x1
  404588:	b.ne	4045c8 <sqrt@plt+0x2bc8>  // b.any
  40458c:	ldr	w1, [sp, #24]
  404590:	mov	w0, #0xffff                	// #65535
  404594:	cmp	w1, w0
  404598:	b.ne	4045c8 <sqrt@plt+0x2bc8>  // b.any
  40459c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4045a0:	add	x0, x0, #0x4e8
  4045a4:	bl	404484 <sqrt@plt+0x2a84>
  4045a8:	mov	w1, #0x0                   	// #0
  4045ac:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4045b0:	add	x0, x0, #0x2e0
  4045b4:	bl	40446c <sqrt@plt+0x2a6c>
  4045b8:	mov	w1, #0x0                   	// #0
  4045bc:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4045c0:	add	x0, x0, #0x3e0
  4045c4:	bl	40446c <sqrt@plt+0x2a6c>
  4045c8:	nop
  4045cc:	ldp	x29, x30, [sp], #32
  4045d0:	ret
  4045d4:	stp	x29, x30, [sp, #-16]!
  4045d8:	mov	x29, sp
  4045dc:	mov	w1, #0xffff                	// #65535
  4045e0:	mov	w0, #0x1                   	// #1
  4045e4:	bl	404570 <sqrt@plt+0x2b70>
  4045e8:	ldp	x29, x30, [sp], #16
  4045ec:	ret
  4045f0:	sub	sp, sp, #0x20
  4045f4:	str	x0, [sp, #8]
  4045f8:	ldr	x0, [sp, #8]
  4045fc:	str	x0, [sp, #16]
  404600:	str	wzr, [sp, #28]
  404604:	ldr	w0, [sp, #28]
  404608:	cmp	w0, #0xff
  40460c:	b.gt	404630 <sqrt@plt+0x2c30>
  404610:	ldrsw	x0, [sp, #28]
  404614:	ldr	x1, [sp, #16]
  404618:	add	x0, x1, x0
  40461c:	strb	wzr, [x0]
  404620:	ldr	w0, [sp, #28]
  404624:	add	w0, w0, #0x1
  404628:	str	w0, [sp, #28]
  40462c:	b	404604 <sqrt@plt+0x2c04>
  404630:	nop
  404634:	add	sp, sp, #0x20
  404638:	ret
  40463c:	stp	x29, x30, [sp, #-32]!
  404640:	mov	x29, sp
  404644:	str	x0, [sp, #24]
  404648:	ldr	x0, [sp, #24]
  40464c:	bl	4045f0 <sqrt@plt+0x2bf0>
  404650:	nop
  404654:	ldp	x29, x30, [sp], #32
  404658:	ret
  40465c:	stp	x29, x30, [sp, #-32]!
  404660:	mov	x29, sp
  404664:	str	x0, [sp, #24]
  404668:	str	x1, [sp, #16]
  40466c:	ldr	x0, [sp, #24]
  404670:	bl	4045f0 <sqrt@plt+0x2bf0>
  404674:	ldr	x0, [sp, #16]
  404678:	ldrb	w0, [x0]
  40467c:	cmp	w0, #0x0
  404680:	b.eq	4046a8 <sqrt@plt+0x2ca8>  // b.none
  404684:	ldr	x0, [sp, #16]
  404688:	add	x1, x0, #0x1
  40468c:	str	x1, [sp, #16]
  404690:	ldrb	w0, [x0]
  404694:	ldr	x1, [sp, #24]
  404698:	sxtw	x0, w0
  40469c:	mov	w2, #0x1                   	// #1
  4046a0:	strb	w2, [x1, x0]
  4046a4:	b	404674 <sqrt@plt+0x2c74>
  4046a8:	nop
  4046ac:	ldp	x29, x30, [sp], #32
  4046b0:	ret
  4046b4:	stp	x29, x30, [sp, #-32]!
  4046b8:	mov	x29, sp
  4046bc:	str	x0, [sp, #24]
  4046c0:	str	x1, [sp, #16]
  4046c4:	ldr	x0, [sp, #24]
  4046c8:	bl	4045f0 <sqrt@plt+0x2bf0>
  4046cc:	ldr	x0, [sp, #16]
  4046d0:	ldrb	w0, [x0]
  4046d4:	cmp	w0, #0x0
  4046d8:	b.eq	404700 <sqrt@plt+0x2d00>  // b.none
  4046dc:	ldr	x0, [sp, #16]
  4046e0:	add	x1, x0, #0x1
  4046e4:	str	x1, [sp, #16]
  4046e8:	ldrb	w0, [x0]
  4046ec:	ldr	x1, [sp, #24]
  4046f0:	sxtw	x0, w0
  4046f4:	mov	w2, #0x1                   	// #1
  4046f8:	strb	w2, [x1, x0]
  4046fc:	b	4046cc <sqrt@plt+0x2ccc>
  404700:	nop
  404704:	ldp	x29, x30, [sp], #32
  404708:	ret
  40470c:	sub	sp, sp, #0x10
  404710:	str	x0, [sp, #8]
  404714:	str	w1, [sp, #4]
  404718:	nop
  40471c:	add	sp, sp, #0x10
  404720:	ret
  404724:	sub	sp, sp, #0x20
  404728:	str	x0, [sp, #8]
  40472c:	str	x1, [sp]
  404730:	str	wzr, [sp, #28]
  404734:	ldr	w0, [sp, #28]
  404738:	cmp	w0, #0xff
  40473c:	b.gt	404774 <sqrt@plt+0x2d74>
  404740:	ldr	x1, [sp]
  404744:	ldrsw	x0, [sp, #28]
  404748:	ldrb	w0, [x1, x0]
  40474c:	cmp	w0, #0x0
  404750:	b.eq	404764 <sqrt@plt+0x2d64>  // b.none
  404754:	ldr	x1, [sp, #8]
  404758:	ldrsw	x0, [sp, #28]
  40475c:	mov	w2, #0x1                   	// #1
  404760:	strb	w2, [x1, x0]
  404764:	ldr	w0, [sp, #28]
  404768:	add	w0, w0, #0x1
  40476c:	str	w0, [sp, #28]
  404770:	b	404734 <sqrt@plt+0x2d34>
  404774:	ldr	x0, [sp, #8]
  404778:	add	sp, sp, #0x20
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-48]!
  404784:	mov	x29, sp
  404788:	str	x0, [sp, #24]
  40478c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404790:	add	x0, x0, #0xff0
  404794:	ldr	w0, [x0]
  404798:	cmp	w0, #0x0
  40479c:	b.ne	404a9c <sqrt@plt+0x309c>  // b.any
  4047a0:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4047a4:	add	x0, x0, #0xff0
  4047a8:	mov	w1, #0x1                   	// #1
  4047ac:	str	w1, [x0]
  4047b0:	str	wzr, [sp, #44]
  4047b4:	ldr	w0, [sp, #44]
  4047b8:	cmp	w0, #0xff
  4047bc:	b.gt	404aa0 <sqrt@plt+0x30a0>
  4047c0:	ldr	w0, [sp, #44]
  4047c4:	and	w0, w0, #0xffffff80
  4047c8:	cmp	w0, #0x0
  4047cc:	b.ne	4047e8 <sqrt@plt+0x2de8>  // b.any
  4047d0:	ldr	w0, [sp, #44]
  4047d4:	bl	401870 <isalpha@plt>
  4047d8:	cmp	w0, #0x0
  4047dc:	b.eq	4047e8 <sqrt@plt+0x2de8>  // b.none
  4047e0:	mov	w0, #0x1                   	// #1
  4047e4:	b	4047ec <sqrt@plt+0x2dec>
  4047e8:	mov	w0, #0x0                   	// #0
  4047ec:	mov	w2, w0
  4047f0:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4047f4:	add	x1, x0, #0x4f0
  4047f8:	ldrsw	x0, [sp, #44]
  4047fc:	strb	w2, [x1, x0]
  404800:	ldr	w0, [sp, #44]
  404804:	and	w0, w0, #0xffffff80
  404808:	cmp	w0, #0x0
  40480c:	b.ne	404828 <sqrt@plt+0x2e28>  // b.any
  404810:	ldr	w0, [sp, #44]
  404814:	bl	401810 <isupper@plt>
  404818:	cmp	w0, #0x0
  40481c:	b.eq	404828 <sqrt@plt+0x2e28>  // b.none
  404820:	mov	w0, #0x1                   	// #1
  404824:	b	40482c <sqrt@plt+0x2e2c>
  404828:	mov	w0, #0x0                   	// #0
  40482c:	mov	w2, w0
  404830:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404834:	add	x1, x0, #0x5f0
  404838:	ldrsw	x0, [sp, #44]
  40483c:	strb	w2, [x1, x0]
  404840:	ldr	w0, [sp, #44]
  404844:	and	w0, w0, #0xffffff80
  404848:	cmp	w0, #0x0
  40484c:	b.ne	404868 <sqrt@plt+0x2e68>  // b.any
  404850:	ldr	w0, [sp, #44]
  404854:	bl	4016b0 <islower@plt>
  404858:	cmp	w0, #0x0
  40485c:	b.eq	404868 <sqrt@plt+0x2e68>  // b.none
  404860:	mov	w0, #0x1                   	// #1
  404864:	b	40486c <sqrt@plt+0x2e6c>
  404868:	mov	w0, #0x0                   	// #0
  40486c:	mov	w2, w0
  404870:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404874:	add	x1, x0, #0x6f0
  404878:	ldrsw	x0, [sp, #44]
  40487c:	strb	w2, [x1, x0]
  404880:	ldr	w0, [sp, #44]
  404884:	and	w0, w0, #0xffffff80
  404888:	cmp	w0, #0x0
  40488c:	b.ne	4048b4 <sqrt@plt+0x2eb4>  // b.any
  404890:	ldr	w0, [sp, #44]
  404894:	sub	w0, w0, #0x30
  404898:	cmp	w0, #0x9
  40489c:	cset	w0, ls  // ls = plast
  4048a0:	and	w0, w0, #0xff
  4048a4:	cmp	w0, #0x0
  4048a8:	b.eq	4048b4 <sqrt@plt+0x2eb4>  // b.none
  4048ac:	mov	w0, #0x1                   	// #1
  4048b0:	b	4048b8 <sqrt@plt+0x2eb8>
  4048b4:	mov	w0, #0x0                   	// #0
  4048b8:	mov	w2, w0
  4048bc:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4048c0:	add	x1, x0, #0x7f0
  4048c4:	ldrsw	x0, [sp, #44]
  4048c8:	strb	w2, [x1, x0]
  4048cc:	ldr	w0, [sp, #44]
  4048d0:	and	w0, w0, #0xffffff80
  4048d4:	cmp	w0, #0x0
  4048d8:	b.ne	4048f4 <sqrt@plt+0x2ef4>  // b.any
  4048dc:	ldr	w0, [sp, #44]
  4048e0:	bl	401760 <isxdigit@plt>
  4048e4:	cmp	w0, #0x0
  4048e8:	b.eq	4048f4 <sqrt@plt+0x2ef4>  // b.none
  4048ec:	mov	w0, #0x1                   	// #1
  4048f0:	b	4048f8 <sqrt@plt+0x2ef8>
  4048f4:	mov	w0, #0x0                   	// #0
  4048f8:	mov	w2, w0
  4048fc:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404900:	add	x1, x0, #0x8f0
  404904:	ldrsw	x0, [sp, #44]
  404908:	strb	w2, [x1, x0]
  40490c:	ldr	w0, [sp, #44]
  404910:	and	w0, w0, #0xffffff80
  404914:	cmp	w0, #0x0
  404918:	b.ne	404934 <sqrt@plt+0x2f34>  // b.any
  40491c:	ldr	w0, [sp, #44]
  404920:	bl	4016d0 <isspace@plt>
  404924:	cmp	w0, #0x0
  404928:	b.eq	404934 <sqrt@plt+0x2f34>  // b.none
  40492c:	mov	w0, #0x1                   	// #1
  404930:	b	404938 <sqrt@plt+0x2f38>
  404934:	mov	w0, #0x0                   	// #0
  404938:	mov	w2, w0
  40493c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404940:	add	x1, x0, #0x9f0
  404944:	ldrsw	x0, [sp, #44]
  404948:	strb	w2, [x1, x0]
  40494c:	ldr	w0, [sp, #44]
  404950:	and	w0, w0, #0xffffff80
  404954:	cmp	w0, #0x0
  404958:	b.ne	404974 <sqrt@plt+0x2f74>  // b.any
  40495c:	ldr	w0, [sp, #44]
  404960:	bl	401920 <ispunct@plt>
  404964:	cmp	w0, #0x0
  404968:	b.eq	404974 <sqrt@plt+0x2f74>  // b.none
  40496c:	mov	w0, #0x1                   	// #1
  404970:	b	404978 <sqrt@plt+0x2f78>
  404974:	mov	w0, #0x0                   	// #0
  404978:	mov	w2, w0
  40497c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404980:	add	x1, x0, #0xaf0
  404984:	ldrsw	x0, [sp, #44]
  404988:	strb	w2, [x1, x0]
  40498c:	ldr	w0, [sp, #44]
  404990:	and	w0, w0, #0xffffff80
  404994:	cmp	w0, #0x0
  404998:	b.ne	4049b4 <sqrt@plt+0x2fb4>  // b.any
  40499c:	ldr	w0, [sp, #44]
  4049a0:	bl	401670 <isalnum@plt>
  4049a4:	cmp	w0, #0x0
  4049a8:	b.eq	4049b4 <sqrt@plt+0x2fb4>  // b.none
  4049ac:	mov	w0, #0x1                   	// #1
  4049b0:	b	4049b8 <sqrt@plt+0x2fb8>
  4049b4:	mov	w0, #0x0                   	// #0
  4049b8:	mov	w2, w0
  4049bc:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  4049c0:	add	x1, x0, #0xbf0
  4049c4:	ldrsw	x0, [sp, #44]
  4049c8:	strb	w2, [x1, x0]
  4049cc:	ldr	w0, [sp, #44]
  4049d0:	and	w0, w0, #0xffffff80
  4049d4:	cmp	w0, #0x0
  4049d8:	b.ne	4049f4 <sqrt@plt+0x2ff4>  // b.any
  4049dc:	ldr	w0, [sp, #44]
  4049e0:	bl	4017f0 <isprint@plt>
  4049e4:	cmp	w0, #0x0
  4049e8:	b.eq	4049f4 <sqrt@plt+0x2ff4>  // b.none
  4049ec:	mov	w0, #0x1                   	// #1
  4049f0:	b	4049f8 <sqrt@plt+0x2ff8>
  4049f4:	mov	w0, #0x0                   	// #0
  4049f8:	mov	w2, w0
  4049fc:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404a00:	add	x1, x0, #0xcf0
  404a04:	ldrsw	x0, [sp, #44]
  404a08:	strb	w2, [x1, x0]
  404a0c:	ldr	w0, [sp, #44]
  404a10:	and	w0, w0, #0xffffff80
  404a14:	cmp	w0, #0x0
  404a18:	b.ne	404a34 <sqrt@plt+0x3034>  // b.any
  404a1c:	ldr	w0, [sp, #44]
  404a20:	bl	4017c0 <isgraph@plt>
  404a24:	cmp	w0, #0x0
  404a28:	b.eq	404a34 <sqrt@plt+0x3034>  // b.none
  404a2c:	mov	w0, #0x1                   	// #1
  404a30:	b	404a38 <sqrt@plt+0x3038>
  404a34:	mov	w0, #0x0                   	// #0
  404a38:	mov	w2, w0
  404a3c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404a40:	add	x1, x0, #0xdf0
  404a44:	ldrsw	x0, [sp, #44]
  404a48:	strb	w2, [x1, x0]
  404a4c:	ldr	w0, [sp, #44]
  404a50:	and	w0, w0, #0xffffff80
  404a54:	cmp	w0, #0x0
  404a58:	b.ne	404a74 <sqrt@plt+0x3074>  // b.any
  404a5c:	ldr	w0, [sp, #44]
  404a60:	bl	401930 <iscntrl@plt>
  404a64:	cmp	w0, #0x0
  404a68:	b.eq	404a74 <sqrt@plt+0x3074>  // b.none
  404a6c:	mov	w0, #0x1                   	// #1
  404a70:	b	404a78 <sqrt@plt+0x3078>
  404a74:	mov	w0, #0x0                   	// #0
  404a78:	mov	w2, w0
  404a7c:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404a80:	add	x1, x0, #0xef0
  404a84:	ldrsw	x0, [sp, #44]
  404a88:	strb	w2, [x1, x0]
  404a8c:	ldr	w0, [sp, #44]
  404a90:	add	w0, w0, #0x1
  404a94:	str	w0, [sp, #44]
  404a98:	b	4047b4 <sqrt@plt+0x2db4>
  404a9c:	nop
  404aa0:	ldp	x29, x30, [sp], #48
  404aa4:	ret
  404aa8:	stp	x29, x30, [sp, #-32]!
  404aac:	mov	x29, sp
  404ab0:	str	w0, [sp, #28]
  404ab4:	str	w1, [sp, #24]
  404ab8:	ldr	w0, [sp, #28]
  404abc:	cmp	w0, #0x1
  404ac0:	b.ne	404b90 <sqrt@plt+0x3190>  // b.any
  404ac4:	ldr	w1, [sp, #24]
  404ac8:	mov	w0, #0xffff                	// #65535
  404acc:	cmp	w1, w0
  404ad0:	b.ne	404b90 <sqrt@plt+0x3190>  // b.any
  404ad4:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404ad8:	add	x0, x0, #0xff8
  404adc:	bl	404780 <sqrt@plt+0x2d80>
  404ae0:	mov	w1, #0x0                   	// #0
  404ae4:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404ae8:	add	x0, x0, #0x4f0
  404aec:	bl	40470c <sqrt@plt+0x2d0c>
  404af0:	mov	w1, #0x0                   	// #0
  404af4:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404af8:	add	x0, x0, #0x5f0
  404afc:	bl	40470c <sqrt@plt+0x2d0c>
  404b00:	mov	w1, #0x0                   	// #0
  404b04:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404b08:	add	x0, x0, #0x6f0
  404b0c:	bl	40470c <sqrt@plt+0x2d0c>
  404b10:	mov	w1, #0x0                   	// #0
  404b14:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404b18:	add	x0, x0, #0x7f0
  404b1c:	bl	40470c <sqrt@plt+0x2d0c>
  404b20:	mov	w1, #0x0                   	// #0
  404b24:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404b28:	add	x0, x0, #0x8f0
  404b2c:	bl	40470c <sqrt@plt+0x2d0c>
  404b30:	mov	w1, #0x0                   	// #0
  404b34:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404b38:	add	x0, x0, #0x9f0
  404b3c:	bl	40470c <sqrt@plt+0x2d0c>
  404b40:	mov	w1, #0x0                   	// #0
  404b44:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404b48:	add	x0, x0, #0xaf0
  404b4c:	bl	40470c <sqrt@plt+0x2d0c>
  404b50:	mov	w1, #0x0                   	// #0
  404b54:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404b58:	add	x0, x0, #0xbf0
  404b5c:	bl	40470c <sqrt@plt+0x2d0c>
  404b60:	mov	w1, #0x0                   	// #0
  404b64:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404b68:	add	x0, x0, #0xcf0
  404b6c:	bl	40470c <sqrt@plt+0x2d0c>
  404b70:	mov	w1, #0x0                   	// #0
  404b74:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404b78:	add	x0, x0, #0xdf0
  404b7c:	bl	40470c <sqrt@plt+0x2d0c>
  404b80:	mov	w1, #0x0                   	// #0
  404b84:	adrp	x0, 41d000 <stderr@@GLIBC_2.17+0x1d88>
  404b88:	add	x0, x0, #0xef0
  404b8c:	bl	40470c <sqrt@plt+0x2d0c>
  404b90:	nop
  404b94:	ldp	x29, x30, [sp], #32
  404b98:	ret
  404b9c:	stp	x29, x30, [sp, #-16]!
  404ba0:	mov	x29, sp
  404ba4:	mov	w1, #0xffff                	// #65535
  404ba8:	mov	w0, #0x1                   	// #1
  404bac:	bl	404aa8 <sqrt@plt+0x30a8>
  404bb0:	ldp	x29, x30, [sp], #16
  404bb4:	ret
  404bb8:	sub	sp, sp, #0x10
  404bbc:	str	x0, [sp, #8]
  404bc0:	str	x1, [sp]
  404bc4:	ldr	x0, [sp, #8]
  404bc8:	mov	w1, #0x1                   	// #1
  404bcc:	str	w1, [x0]
  404bd0:	ldr	x0, [sp]
  404bd4:	cmp	x0, #0x0
  404bd8:	b.eq	404be4 <sqrt@plt+0x31e4>  // b.none
  404bdc:	ldr	x0, [sp]
  404be0:	b	404bec <sqrt@plt+0x31ec>
  404be4:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  404be8:	add	x0, x0, #0x9e0
  404bec:	ldr	x1, [sp, #8]
  404bf0:	str	x0, [x1, #8]
  404bf4:	nop
  404bf8:	add	sp, sp, #0x10
  404bfc:	ret
  404c00:	sub	sp, sp, #0x10
  404c04:	str	x0, [sp, #8]
  404c08:	ldr	x0, [sp, #8]
  404c0c:	str	wzr, [x0]
  404c10:	nop
  404c14:	add	sp, sp, #0x10
  404c18:	ret
  404c1c:	sub	sp, sp, #0x10
  404c20:	str	x0, [sp, #8]
  404c24:	str	w1, [sp, #4]
  404c28:	ldr	x0, [sp, #8]
  404c2c:	mov	w1, #0x3                   	// #3
  404c30:	str	w1, [x0]
  404c34:	ldr	x0, [sp, #8]
  404c38:	ldr	w1, [sp, #4]
  404c3c:	str	w1, [x0, #8]
  404c40:	nop
  404c44:	add	sp, sp, #0x10
  404c48:	ret
  404c4c:	sub	sp, sp, #0x10
  404c50:	str	x0, [sp, #8]
  404c54:	str	w1, [sp, #4]
  404c58:	ldr	x0, [sp, #8]
  404c5c:	mov	w1, #0x4                   	// #4
  404c60:	str	w1, [x0]
  404c64:	ldr	x0, [sp, #8]
  404c68:	ldr	w1, [sp, #4]
  404c6c:	str	w1, [x0, #8]
  404c70:	nop
  404c74:	add	sp, sp, #0x10
  404c78:	ret
  404c7c:	sub	sp, sp, #0x10
  404c80:	str	x0, [sp, #8]
  404c84:	strb	w1, [sp, #7]
  404c88:	ldr	x0, [sp, #8]
  404c8c:	mov	w1, #0x2                   	// #2
  404c90:	str	w1, [x0]
  404c94:	ldr	x0, [sp, #8]
  404c98:	ldrb	w1, [sp, #7]
  404c9c:	strb	w1, [x0, #8]
  404ca0:	nop
  404ca4:	add	sp, sp, #0x10
  404ca8:	ret
  404cac:	sub	sp, sp, #0x10
  404cb0:	str	x0, [sp, #8]
  404cb4:	strb	w1, [sp, #7]
  404cb8:	ldr	x0, [sp, #8]
  404cbc:	mov	w1, #0x2                   	// #2
  404cc0:	str	w1, [x0]
  404cc4:	ldr	x0, [sp, #8]
  404cc8:	ldrb	w1, [sp, #7]
  404ccc:	strb	w1, [x0, #8]
  404cd0:	nop
  404cd4:	add	sp, sp, #0x10
  404cd8:	ret
  404cdc:	sub	sp, sp, #0x10
  404ce0:	str	x0, [sp, #8]
  404ce4:	str	d0, [sp]
  404ce8:	ldr	x0, [sp, #8]
  404cec:	mov	w1, #0x5                   	// #5
  404cf0:	str	w1, [x0]
  404cf4:	ldr	x0, [sp, #8]
  404cf8:	ldr	d0, [sp]
  404cfc:	str	d0, [x0, #8]
  404d00:	nop
  404d04:	add	sp, sp, #0x10
  404d08:	ret
  404d0c:	sub	sp, sp, #0x10
  404d10:	str	x0, [sp, #8]
  404d14:	ldr	x0, [sp, #8]
  404d18:	ldr	w0, [x0]
  404d1c:	cmp	w0, #0x0
  404d20:	cset	w0, eq  // eq = none
  404d24:	and	w0, w0, #0xff
  404d28:	add	sp, sp, #0x10
  404d2c:	ret
  404d30:	stp	x29, x30, [sp, #-32]!
  404d34:	mov	x29, sp
  404d38:	str	x0, [sp, #24]
  404d3c:	ldr	x0, [sp, #24]
  404d40:	ldr	w0, [x0]
  404d44:	cmp	w0, #0x5
  404d48:	b.eq	404e3c <sqrt@plt+0x343c>  // b.none
  404d4c:	cmp	w0, #0x5
  404d50:	b.gt	404e68 <sqrt@plt+0x3468>
  404d54:	cmp	w0, #0x4
  404d58:	b.eq	404dc4 <sqrt@plt+0x33c4>  // b.none
  404d5c:	cmp	w0, #0x4
  404d60:	b.gt	404e68 <sqrt@plt+0x3468>
  404d64:	cmp	w0, #0x3
  404d68:	b.eq	404d98 <sqrt@plt+0x3398>  // b.none
  404d6c:	cmp	w0, #0x3
  404d70:	b.gt	404e68 <sqrt@plt+0x3468>
  404d74:	cmp	w0, #0x2
  404d78:	b.eq	404df0 <sqrt@plt+0x33f0>  // b.none
  404d7c:	cmp	w0, #0x2
  404d80:	b.gt	404e68 <sqrt@plt+0x3468>
  404d84:	cmp	w0, #0x0
  404d88:	b.eq	404e64 <sqrt@plt+0x3464>  // b.none
  404d8c:	cmp	w0, #0x1
  404d90:	b.eq	404e18 <sqrt@plt+0x3418>  // b.none
  404d94:	b	404e68 <sqrt@plt+0x3468>
  404d98:	ldr	x0, [sp, #24]
  404d9c:	ldr	w0, [x0, #8]
  404da0:	bl	406d60 <sqrt@plt+0x5360>
  404da4:	mov	x2, x0
  404da8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404dac:	add	x0, x0, #0x278
  404db0:	ldr	x0, [x0]
  404db4:	mov	x1, x0
  404db8:	mov	x0, x2
  404dbc:	bl	401630 <fputs@plt>
  404dc0:	b	404e68 <sqrt@plt+0x3468>
  404dc4:	ldr	x0, [sp, #24]
  404dc8:	ldr	w0, [x0, #8]
  404dcc:	bl	406eb8 <sqrt@plt+0x54b8>
  404dd0:	mov	x2, x0
  404dd4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404dd8:	add	x0, x0, #0x278
  404ddc:	ldr	x0, [x0]
  404de0:	mov	x1, x0
  404de4:	mov	x0, x2
  404de8:	bl	401630 <fputs@plt>
  404dec:	b	404e68 <sqrt@plt+0x3468>
  404df0:	ldr	x0, [sp, #24]
  404df4:	ldrb	w0, [x0, #8]
  404df8:	mov	w2, w0
  404dfc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404e00:	add	x0, x0, #0x278
  404e04:	ldr	x0, [x0]
  404e08:	mov	x1, x0
  404e0c:	mov	w0, w2
  404e10:	bl	4016a0 <putc@plt>
  404e14:	b	404e68 <sqrt@plt+0x3468>
  404e18:	ldr	x0, [sp, #24]
  404e1c:	ldr	x2, [x0, #8]
  404e20:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404e24:	add	x0, x0, #0x278
  404e28:	ldr	x0, [x0]
  404e2c:	mov	x1, x0
  404e30:	mov	x0, x2
  404e34:	bl	401630 <fputs@plt>
  404e38:	b	404e68 <sqrt@plt+0x3468>
  404e3c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404e40:	add	x0, x0, #0x278
  404e44:	ldr	x2, [x0]
  404e48:	ldr	x0, [sp, #24]
  404e4c:	ldr	d0, [x0, #8]
  404e50:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  404e54:	add	x1, x0, #0x9e8
  404e58:	mov	x0, x2
  404e5c:	bl	401690 <fprintf@plt>
  404e60:	b	404e68 <sqrt@plt+0x3468>
  404e64:	nop
  404e68:	nop
  404e6c:	ldp	x29, x30, [sp], #32
  404e70:	ret
  404e74:	stp	x29, x30, [sp, #-64]!
  404e78:	mov	x29, sp
  404e7c:	str	x0, [sp, #40]
  404e80:	str	x1, [sp, #32]
  404e84:	str	x2, [sp, #24]
  404e88:	str	x3, [sp, #16]
  404e8c:	ldr	x0, [sp, #40]
  404e90:	cmp	x0, #0x0
  404e94:	cset	w0, ne  // ne = any
  404e98:	and	w0, w0, #0xff
  404e9c:	mov	w3, w0
  404ea0:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  404ea4:	add	x2, x0, #0x9f0
  404ea8:	mov	w1, #0x62                  	// #98
  404eac:	mov	w0, w3
  404eb0:	bl	404164 <sqrt@plt+0x2764>
  404eb4:	ldr	x0, [sp, #40]
  404eb8:	add	x1, x0, #0x1
  404ebc:	str	x1, [sp, #40]
  404ec0:	ldrb	w0, [x0]
  404ec4:	strb	w0, [sp, #63]
  404ec8:	ldrb	w0, [sp, #63]
  404ecc:	cmp	w0, #0x0
  404ed0:	cset	w0, ne  // ne = any
  404ed4:	and	w0, w0, #0xff
  404ed8:	cmp	w0, #0x0
  404edc:	b.eq	405034 <sqrt@plt+0x3634>  // b.none
  404ee0:	ldrb	w0, [sp, #63]
  404ee4:	cmp	w0, #0x25
  404ee8:	b.ne	405014 <sqrt@plt+0x3614>  // b.any
  404eec:	ldr	x0, [sp, #40]
  404ef0:	add	x1, x0, #0x1
  404ef4:	str	x1, [sp, #40]
  404ef8:	ldrb	w0, [x0]
  404efc:	strb	w0, [sp, #63]
  404f00:	ldrb	w0, [sp, #63]
  404f04:	cmp	w0, #0x33
  404f08:	b.eq	404fc4 <sqrt@plt+0x35c4>  // b.none
  404f0c:	cmp	w0, #0x33
  404f10:	b.gt	404ffc <sqrt@plt+0x35fc>
  404f14:	cmp	w0, #0x32
  404f18:	b.eq	404f8c <sqrt@plt+0x358c>  // b.none
  404f1c:	cmp	w0, #0x32
  404f20:	b.gt	404ffc <sqrt@plt+0x35fc>
  404f24:	cmp	w0, #0x25
  404f28:	b.eq	404f38 <sqrt@plt+0x3538>  // b.none
  404f2c:	cmp	w0, #0x31
  404f30:	b.eq	404f54 <sqrt@plt+0x3554>  // b.none
  404f34:	b	404ffc <sqrt@plt+0x35fc>
  404f38:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  404f3c:	add	x0, x0, #0x278
  404f40:	ldr	x0, [x0]
  404f44:	mov	x1, x0
  404f48:	mov	w0, #0x25                  	// #37
  404f4c:	bl	401820 <fputc@plt>
  404f50:	b	405030 <sqrt@plt+0x3630>
  404f54:	ldr	x0, [sp, #32]
  404f58:	bl	404d0c <sqrt@plt+0x330c>
  404f5c:	cmp	w0, #0x0
  404f60:	cset	w0, eq  // eq = none
  404f64:	and	w0, w0, #0xff
  404f68:	mov	w3, w0
  404f6c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  404f70:	add	x2, x0, #0x9f0
  404f74:	mov	w1, #0x6c                  	// #108
  404f78:	mov	w0, w3
  404f7c:	bl	404164 <sqrt@plt+0x2764>
  404f80:	ldr	x0, [sp, #32]
  404f84:	bl	404d30 <sqrt@plt+0x3330>
  404f88:	b	405030 <sqrt@plt+0x3630>
  404f8c:	ldr	x0, [sp, #24]
  404f90:	bl	404d0c <sqrt@plt+0x330c>
  404f94:	cmp	w0, #0x0
  404f98:	cset	w0, eq  // eq = none
  404f9c:	and	w0, w0, #0xff
  404fa0:	mov	w3, w0
  404fa4:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  404fa8:	add	x2, x0, #0x9f0
  404fac:	mov	w1, #0x70                  	// #112
  404fb0:	mov	w0, w3
  404fb4:	bl	404164 <sqrt@plt+0x2764>
  404fb8:	ldr	x0, [sp, #24]
  404fbc:	bl	404d30 <sqrt@plt+0x3330>
  404fc0:	b	405030 <sqrt@plt+0x3630>
  404fc4:	ldr	x0, [sp, #16]
  404fc8:	bl	404d0c <sqrt@plt+0x330c>
  404fcc:	cmp	w0, #0x0
  404fd0:	cset	w0, eq  // eq = none
  404fd4:	and	w0, w0, #0xff
  404fd8:	mov	w3, w0
  404fdc:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  404fe0:	add	x2, x0, #0x9f0
  404fe4:	mov	w1, #0x74                  	// #116
  404fe8:	mov	w0, w3
  404fec:	bl	404164 <sqrt@plt+0x2764>
  404ff0:	ldr	x0, [sp, #16]
  404ff4:	bl	404d30 <sqrt@plt+0x3330>
  404ff8:	b	405030 <sqrt@plt+0x3630>
  404ffc:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  405000:	add	x2, x0, #0x9f0
  405004:	mov	w1, #0x78                  	// #120
  405008:	mov	w0, #0x0                   	// #0
  40500c:	bl	404164 <sqrt@plt+0x2764>
  405010:	b	404eb4 <sqrt@plt+0x34b4>
  405014:	ldrb	w2, [sp, #63]
  405018:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40501c:	add	x0, x0, #0x278
  405020:	ldr	x0, [x0]
  405024:	mov	x1, x0
  405028:	mov	w0, w2
  40502c:	bl	4016a0 <putc@plt>
  405030:	b	404eb4 <sqrt@plt+0x34b4>
  405034:	nop
  405038:	ldp	x29, x30, [sp], #64
  40503c:	ret
  405040:	stp	x29, x30, [sp, #-32]!
  405044:	mov	x29, sp
  405048:	str	w0, [sp, #28]
  40504c:	str	w1, [sp, #24]
  405050:	ldr	w0, [sp, #28]
  405054:	cmp	w0, #0x1
  405058:	b.ne	405078 <sqrt@plt+0x3678>  // b.any
  40505c:	ldr	w1, [sp, #24]
  405060:	mov	w0, #0xffff                	// #65535
  405064:	cmp	w1, w0
  405068:	b.ne	405078 <sqrt@plt+0x3678>  // b.any
  40506c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  405070:	add	x0, x0, #0x0
  405074:	bl	404c00 <sqrt@plt+0x3200>
  405078:	nop
  40507c:	ldp	x29, x30, [sp], #32
  405080:	ret
  405084:	stp	x29, x30, [sp, #-16]!
  405088:	mov	x29, sp
  40508c:	mov	w1, #0xffff                	// #65535
  405090:	mov	w0, #0x1                   	// #1
  405094:	bl	405040 <sqrt@plt+0x3640>
  405098:	ldp	x29, x30, [sp], #16
  40509c:	ret
  4050a0:	stp	x29, x30, [sp, #-96]!
  4050a4:	mov	x29, sp
  4050a8:	str	x0, [sp, #72]
  4050ac:	str	x1, [sp, #64]
  4050b0:	str	w2, [sp, #60]
  4050b4:	str	w3, [sp, #56]
  4050b8:	str	x4, [sp, #48]
  4050bc:	str	x5, [sp, #40]
  4050c0:	str	x6, [sp, #32]
  4050c4:	str	x7, [sp, #24]
  4050c8:	str	wzr, [sp, #92]
  4050cc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4050d0:	add	x0, x0, #0x90
  4050d4:	ldr	x0, [x0]
  4050d8:	cmp	x0, #0x0
  4050dc:	b.eq	405114 <sqrt@plt+0x3714>  // b.none
  4050e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4050e4:	add	x0, x0, #0x278
  4050e8:	ldr	x3, [x0]
  4050ec:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4050f0:	add	x0, x0, #0x90
  4050f4:	ldr	x0, [x0]
  4050f8:	mov	x2, x0
  4050fc:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  405100:	add	x1, x0, #0xa10
  405104:	mov	x0, x3
  405108:	bl	401690 <fprintf@plt>
  40510c:	mov	w0, #0x1                   	// #1
  405110:	str	w0, [sp, #92]
  405114:	ldr	w0, [sp, #60]
  405118:	cmp	w0, #0x0
  40511c:	b.lt	4051b4 <sqrt@plt+0x37b4>  // b.tstop
  405120:	ldr	x0, [sp, #72]
  405124:	cmp	x0, #0x0
  405128:	b.eq	4051b4 <sqrt@plt+0x37b4>  // b.none
  40512c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  405130:	add	x1, x0, #0xa18
  405134:	ldr	x0, [sp, #72]
  405138:	bl	4018e0 <strcmp@plt>
  40513c:	cmp	w0, #0x0
  405140:	b.ne	405150 <sqrt@plt+0x3750>  // b.any
  405144:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  405148:	add	x0, x0, #0xa20
  40514c:	str	x0, [sp, #72]
  405150:	ldr	x0, [sp, #64]
  405154:	cmp	x0, #0x0
  405158:	b.eq	405188 <sqrt@plt+0x3788>  // b.none
  40515c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  405160:	add	x0, x0, #0x278
  405164:	ldr	x5, [x0]
  405168:	ldr	w4, [sp, #60]
  40516c:	ldr	x3, [sp, #64]
  405170:	ldr	x2, [sp, #72]
  405174:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  405178:	add	x1, x0, #0xa38
  40517c:	mov	x0, x5
  405180:	bl	401690 <fprintf@plt>
  405184:	b	4051ac <sqrt@plt+0x37ac>
  405188:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40518c:	add	x0, x0, #0x278
  405190:	ldr	x4, [x0]
  405194:	ldr	w3, [sp, #60]
  405198:	ldr	x2, [sp, #72]
  40519c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4051a0:	add	x1, x0, #0xa48
  4051a4:	mov	x0, x4
  4051a8:	bl	401690 <fprintf@plt>
  4051ac:	mov	w0, #0x1                   	// #1
  4051b0:	str	w0, [sp, #92]
  4051b4:	ldr	w0, [sp, #92]
  4051b8:	cmp	w0, #0x0
  4051bc:	b.eq	4051dc <sqrt@plt+0x37dc>  // b.none
  4051c0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4051c4:	add	x0, x0, #0x278
  4051c8:	ldr	x0, [x0]
  4051cc:	mov	x1, x0
  4051d0:	mov	w0, #0x20                  	// #32
  4051d4:	bl	401820 <fputc@plt>
  4051d8:	str	wzr, [sp, #92]
  4051dc:	ldr	w0, [sp, #56]
  4051e0:	cmp	w0, #0x2
  4051e4:	b.eq	405200 <sqrt@plt+0x3800>  // b.none
  4051e8:	cmp	w0, #0x2
  4051ec:	b.gt	405260 <sqrt@plt+0x3860>
  4051f0:	cmp	w0, #0x0
  4051f4:	b.eq	405230 <sqrt@plt+0x3830>  // b.none
  4051f8:	cmp	w0, #0x1
  4051fc:	b	405260 <sqrt@plt+0x3860>
  405200:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  405204:	add	x0, x0, #0x278
  405208:	ldr	x0, [x0]
  40520c:	mov	x3, x0
  405210:	mov	x2, #0xc                   	// #12
  405214:	mov	x1, #0x1                   	// #1
  405218:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40521c:	add	x0, x0, #0xa50
  405220:	bl	401990 <fwrite@plt>
  405224:	mov	w0, #0x1                   	// #1
  405228:	str	w0, [sp, #92]
  40522c:	b	405260 <sqrt@plt+0x3860>
  405230:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  405234:	add	x0, x0, #0x278
  405238:	ldr	x0, [x0]
  40523c:	mov	x3, x0
  405240:	mov	x2, #0x8                   	// #8
  405244:	mov	x1, #0x1                   	// #1
  405248:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40524c:	add	x0, x0, #0xa60
  405250:	bl	401990 <fwrite@plt>
  405254:	mov	w0, #0x1                   	// #1
  405258:	str	w0, [sp, #92]
  40525c:	nop
  405260:	ldr	w0, [sp, #92]
  405264:	cmp	w0, #0x0
  405268:	b.eq	405284 <sqrt@plt+0x3884>  // b.none
  40526c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  405270:	add	x0, x0, #0x278
  405274:	ldr	x0, [x0]
  405278:	mov	x1, x0
  40527c:	mov	w0, #0x20                  	// #32
  405280:	bl	401820 <fputc@plt>
  405284:	ldr	x3, [sp, #24]
  405288:	ldr	x2, [sp, #32]
  40528c:	ldr	x1, [sp, #40]
  405290:	ldr	x0, [sp, #48]
  405294:	bl	404e74 <sqrt@plt+0x3474>
  405298:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  40529c:	add	x0, x0, #0x278
  4052a0:	ldr	x0, [x0]
  4052a4:	mov	x1, x0
  4052a8:	mov	w0, #0xa                   	// #10
  4052ac:	bl	401820 <fputc@plt>
  4052b0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4052b4:	add	x0, x0, #0x278
  4052b8:	ldr	x0, [x0]
  4052bc:	bl	401840 <fflush@plt>
  4052c0:	ldr	w0, [sp, #56]
  4052c4:	cmp	w0, #0x2
  4052c8:	b.ne	4052d0 <sqrt@plt+0x38d0>  // b.any
  4052cc:	bl	404084 <sqrt@plt+0x2684>
  4052d0:	nop
  4052d4:	ldp	x29, x30, [sp], #96
  4052d8:	ret
  4052dc:	stp	x29, x30, [sp, #-64]!
  4052e0:	mov	x29, sp
  4052e4:	str	w0, [sp, #60]
  4052e8:	str	x1, [sp, #48]
  4052ec:	str	x2, [sp, #40]
  4052f0:	str	x3, [sp, #32]
  4052f4:	str	x4, [sp, #24]
  4052f8:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  4052fc:	add	x0, x0, #0x10
  405300:	ldr	x8, [x0]
  405304:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  405308:	add	x0, x0, #0x18
  40530c:	ldr	x1, [x0]
  405310:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  405314:	add	x0, x0, #0x88
  405318:	ldr	w0, [x0]
  40531c:	ldr	x7, [sp, #24]
  405320:	ldr	x6, [sp, #32]
  405324:	ldr	x5, [sp, #40]
  405328:	ldr	x4, [sp, #48]
  40532c:	ldr	w3, [sp, #60]
  405330:	mov	w2, w0
  405334:	mov	x0, x8
  405338:	bl	4050a0 <sqrt@plt+0x36a0>
  40533c:	nop
  405340:	ldp	x29, x30, [sp], #64
  405344:	ret
  405348:	stp	x29, x30, [sp, #-48]!
  40534c:	mov	x29, sp
  405350:	str	x0, [sp, #40]
  405354:	str	x1, [sp, #32]
  405358:	str	x2, [sp, #24]
  40535c:	str	x3, [sp, #16]
  405360:	ldr	x4, [sp, #16]
  405364:	ldr	x3, [sp, #24]
  405368:	ldr	x2, [sp, #32]
  40536c:	ldr	x1, [sp, #40]
  405370:	mov	w0, #0x1                   	// #1
  405374:	bl	4052dc <sqrt@plt+0x38dc>
  405378:	nop
  40537c:	ldp	x29, x30, [sp], #48
  405380:	ret
  405384:	stp	x29, x30, [sp, #-48]!
  405388:	mov	x29, sp
  40538c:	str	x0, [sp, #40]
  405390:	str	x1, [sp, #32]
  405394:	str	x2, [sp, #24]
  405398:	str	x3, [sp, #16]
  40539c:	ldr	x4, [sp, #16]
  4053a0:	ldr	x3, [sp, #24]
  4053a4:	ldr	x2, [sp, #32]
  4053a8:	ldr	x1, [sp, #40]
  4053ac:	mov	w0, #0x0                   	// #0
  4053b0:	bl	4052dc <sqrt@plt+0x38dc>
  4053b4:	nop
  4053b8:	ldp	x29, x30, [sp], #48
  4053bc:	ret
  4053c0:	stp	x29, x30, [sp, #-48]!
  4053c4:	mov	x29, sp
  4053c8:	str	x0, [sp, #40]
  4053cc:	str	x1, [sp, #32]
  4053d0:	str	x2, [sp, #24]
  4053d4:	str	x3, [sp, #16]
  4053d8:	ldr	x4, [sp, #16]
  4053dc:	ldr	x3, [sp, #24]
  4053e0:	ldr	x2, [sp, #32]
  4053e4:	ldr	x1, [sp, #40]
  4053e8:	mov	w0, #0x2                   	// #2
  4053ec:	bl	4052dc <sqrt@plt+0x38dc>
  4053f0:	nop
  4053f4:	ldp	x29, x30, [sp], #48
  4053f8:	ret
  4053fc:	stp	x29, x30, [sp, #-64]!
  405400:	mov	x29, sp
  405404:	str	x0, [sp, #56]
  405408:	str	w1, [sp, #52]
  40540c:	str	x2, [sp, #40]
  405410:	str	x3, [sp, #32]
  405414:	str	x4, [sp, #24]
  405418:	str	x5, [sp, #16]
  40541c:	ldr	x7, [sp, #16]
  405420:	ldr	x6, [sp, #24]
  405424:	ldr	x5, [sp, #32]
  405428:	ldr	x4, [sp, #40]
  40542c:	mov	w3, #0x1                   	// #1
  405430:	ldr	w2, [sp, #52]
  405434:	mov	x1, #0x0                   	// #0
  405438:	ldr	x0, [sp, #56]
  40543c:	bl	4050a0 <sqrt@plt+0x36a0>
  405440:	nop
  405444:	ldp	x29, x30, [sp], #64
  405448:	ret
  40544c:	stp	x29, x30, [sp, #-64]!
  405450:	mov	x29, sp
  405454:	str	x0, [sp, #56]
  405458:	str	w1, [sp, #52]
  40545c:	str	x2, [sp, #40]
  405460:	str	x3, [sp, #32]
  405464:	str	x4, [sp, #24]
  405468:	str	x5, [sp, #16]
  40546c:	ldr	x7, [sp, #16]
  405470:	ldr	x6, [sp, #24]
  405474:	ldr	x5, [sp, #32]
  405478:	ldr	x4, [sp, #40]
  40547c:	mov	w3, #0x0                   	// #0
  405480:	ldr	w2, [sp, #52]
  405484:	mov	x1, #0x0                   	// #0
  405488:	ldr	x0, [sp, #56]
  40548c:	bl	4050a0 <sqrt@plt+0x36a0>
  405490:	nop
  405494:	ldp	x29, x30, [sp], #64
  405498:	ret
  40549c:	stp	x29, x30, [sp, #-64]!
  4054a0:	mov	x29, sp
  4054a4:	str	x0, [sp, #56]
  4054a8:	str	w1, [sp, #52]
  4054ac:	str	x2, [sp, #40]
  4054b0:	str	x3, [sp, #32]
  4054b4:	str	x4, [sp, #24]
  4054b8:	str	x5, [sp, #16]
  4054bc:	ldr	x7, [sp, #16]
  4054c0:	ldr	x6, [sp, #24]
  4054c4:	ldr	x5, [sp, #32]
  4054c8:	ldr	x4, [sp, #40]
  4054cc:	mov	w3, #0x2                   	// #2
  4054d0:	ldr	w2, [sp, #52]
  4054d4:	mov	x1, #0x0                   	// #0
  4054d8:	ldr	x0, [sp, #56]
  4054dc:	bl	4050a0 <sqrt@plt+0x36a0>
  4054e0:	nop
  4054e4:	ldp	x29, x30, [sp], #64
  4054e8:	ret
  4054ec:	str	x19, [sp, #-64]!
  4054f0:	str	x0, [sp, #24]
  4054f4:	str	x1, [sp, #16]
  4054f8:	ldr	x0, [sp, #16]
  4054fc:	ldr	w0, [x0, #48]
  405500:	str	w0, [sp, #60]
  405504:	ldr	x0, [sp, #16]
  405508:	ldr	w0, [x0, #52]
  40550c:	str	w0, [sp, #52]
  405510:	ldr	x0, [sp, #16]
  405514:	ldr	w0, [x0]
  405518:	str	w0, [sp, #56]
  40551c:	b	4056c4 <sqrt@plt+0x3cc4>
  405520:	ldr	w1, [sp, #56]
  405524:	ldr	w0, [sp, #52]
  405528:	sub	w1, w1, w0
  40552c:	ldr	w2, [sp, #52]
  405530:	ldr	w0, [sp, #60]
  405534:	sub	w0, w2, w0
  405538:	cmp	w1, w0
  40553c:	b.le	405614 <sqrt@plt+0x3c14>
  405540:	ldr	w1, [sp, #52]
  405544:	ldr	w0, [sp, #60]
  405548:	sub	w0, w1, w0
  40554c:	str	w0, [sp, #36]
  405550:	mov	w19, #0x0                   	// #0
  405554:	b	4055f4 <sqrt@plt+0x3bf4>
  405558:	ldr	w0, [sp, #60]
  40555c:	add	w0, w19, w0
  405560:	sxtw	x0, w0
  405564:	lsl	x0, x0, #3
  405568:	ldr	x1, [sp, #24]
  40556c:	add	x0, x1, x0
  405570:	ldr	x0, [x0]
  405574:	str	x0, [sp, #40]
  405578:	ldr	w1, [sp, #52]
  40557c:	ldr	w0, [sp, #60]
  405580:	sub	w0, w1, w0
  405584:	ldr	w1, [sp, #56]
  405588:	sub	w0, w1, w0
  40558c:	add	w0, w19, w0
  405590:	sxtw	x0, w0
  405594:	lsl	x0, x0, #3
  405598:	ldr	x1, [sp, #24]
  40559c:	add	x1, x1, x0
  4055a0:	ldr	w0, [sp, #60]
  4055a4:	add	w0, w19, w0
  4055a8:	sxtw	x0, w0
  4055ac:	lsl	x0, x0, #3
  4055b0:	ldr	x2, [sp, #24]
  4055b4:	add	x0, x2, x0
  4055b8:	ldr	x1, [x1]
  4055bc:	str	x1, [x0]
  4055c0:	ldr	w1, [sp, #52]
  4055c4:	ldr	w0, [sp, #60]
  4055c8:	sub	w0, w1, w0
  4055cc:	ldr	w1, [sp, #56]
  4055d0:	sub	w0, w1, w0
  4055d4:	add	w0, w19, w0
  4055d8:	sxtw	x0, w0
  4055dc:	lsl	x0, x0, #3
  4055e0:	ldr	x1, [sp, #24]
  4055e4:	add	x0, x1, x0
  4055e8:	ldr	x1, [sp, #40]
  4055ec:	str	x1, [x0]
  4055f0:	add	w19, w19, #0x1
  4055f4:	ldr	w0, [sp, #36]
  4055f8:	cmp	w19, w0
  4055fc:	b.lt	405558 <sqrt@plt+0x3b58>  // b.tstop
  405600:	ldr	w1, [sp, #56]
  405604:	ldr	w0, [sp, #36]
  405608:	sub	w0, w1, w0
  40560c:	str	w0, [sp, #56]
  405610:	b	4056c4 <sqrt@plt+0x3cc4>
  405614:	ldr	w1, [sp, #56]
  405618:	ldr	w0, [sp, #52]
  40561c:	sub	w0, w1, w0
  405620:	str	w0, [sp, #48]
  405624:	mov	w19, #0x0                   	// #0
  405628:	b	4056a8 <sqrt@plt+0x3ca8>
  40562c:	ldr	w0, [sp, #60]
  405630:	add	w0, w19, w0
  405634:	sxtw	x0, w0
  405638:	lsl	x0, x0, #3
  40563c:	ldr	x1, [sp, #24]
  405640:	add	x0, x1, x0
  405644:	ldr	x0, [x0]
  405648:	str	x0, [sp, #40]
  40564c:	ldr	w0, [sp, #52]
  405650:	add	w0, w19, w0
  405654:	sxtw	x0, w0
  405658:	lsl	x0, x0, #3
  40565c:	ldr	x1, [sp, #24]
  405660:	add	x1, x1, x0
  405664:	ldr	w0, [sp, #60]
  405668:	add	w0, w19, w0
  40566c:	sxtw	x0, w0
  405670:	lsl	x0, x0, #3
  405674:	ldr	x2, [sp, #24]
  405678:	add	x0, x2, x0
  40567c:	ldr	x1, [x1]
  405680:	str	x1, [x0]
  405684:	ldr	w0, [sp, #52]
  405688:	add	w0, w19, w0
  40568c:	sxtw	x0, w0
  405690:	lsl	x0, x0, #3
  405694:	ldr	x1, [sp, #24]
  405698:	add	x0, x1, x0
  40569c:	ldr	x1, [sp, #40]
  4056a0:	str	x1, [x0]
  4056a4:	add	w19, w19, #0x1
  4056a8:	ldr	w0, [sp, #48]
  4056ac:	cmp	w19, w0
  4056b0:	b.lt	40562c <sqrt@plt+0x3c2c>  // b.tstop
  4056b4:	ldr	w1, [sp, #60]
  4056b8:	ldr	w0, [sp, #48]
  4056bc:	add	w0, w1, w0
  4056c0:	str	w0, [sp, #60]
  4056c4:	ldr	w1, [sp, #56]
  4056c8:	ldr	w0, [sp, #52]
  4056cc:	cmp	w1, w0
  4056d0:	b.le	4056e4 <sqrt@plt+0x3ce4>
  4056d4:	ldr	w1, [sp, #52]
  4056d8:	ldr	w0, [sp, #60]
  4056dc:	cmp	w1, w0
  4056e0:	b.gt	405520 <sqrt@plt+0x3b20>
  4056e4:	ldr	x0, [sp, #16]
  4056e8:	ldr	w1, [x0, #48]
  4056ec:	ldr	x0, [sp, #16]
  4056f0:	ldr	w2, [x0]
  4056f4:	ldr	x0, [sp, #16]
  4056f8:	ldr	w0, [x0, #52]
  4056fc:	sub	w0, w2, w0
  405700:	add	w1, w1, w0
  405704:	ldr	x0, [sp, #16]
  405708:	str	w1, [x0, #48]
  40570c:	ldr	x0, [sp, #16]
  405710:	ldr	w1, [x0]
  405714:	ldr	x0, [sp, #16]
  405718:	str	w1, [x0, #52]
  40571c:	nop
  405720:	ldr	x19, [sp], #64
  405724:	ret
  405728:	stp	x29, x30, [sp, #-48]!
  40572c:	mov	x29, sp
  405730:	str	w0, [sp, #44]
  405734:	str	x1, [sp, #32]
  405738:	str	x2, [sp, #24]
  40573c:	str	w3, [sp, #40]
  405740:	str	x4, [sp, #16]
  405744:	ldr	x0, [sp, #16]
  405748:	ldr	w1, [x0]
  40574c:	ldr	x0, [sp, #16]
  405750:	str	w1, [x0, #52]
  405754:	ldr	x0, [sp, #16]
  405758:	ldr	w1, [x0, #52]
  40575c:	ldr	x0, [sp, #16]
  405760:	str	w1, [x0, #48]
  405764:	ldr	x0, [sp, #16]
  405768:	str	xzr, [x0, #32]
  40576c:	ldr	w0, [sp, #40]
  405770:	cmp	w0, #0x0
  405774:	b.ne	40578c <sqrt@plt+0x3d8c>  // b.any
  405778:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40577c:	add	x0, x0, #0xa70
  405780:	bl	401950 <getenv@plt>
  405784:	cmp	x0, #0x0
  405788:	b.eq	405794 <sqrt@plt+0x3d94>  // b.none
  40578c:	mov	w0, #0x1                   	// #1
  405790:	b	405798 <sqrt@plt+0x3d98>
  405794:	mov	w0, #0x0                   	// #0
  405798:	ldr	x1, [sp, #16]
  40579c:	str	w0, [x1, #44]
  4057a0:	ldr	x0, [sp, #24]
  4057a4:	ldrb	w0, [x0]
  4057a8:	cmp	w0, #0x2d
  4057ac:	b.ne	4057cc <sqrt@plt+0x3dcc>  // b.any
  4057b0:	ldr	x0, [sp, #16]
  4057b4:	mov	w1, #0x2                   	// #2
  4057b8:	str	w1, [x0, #40]
  4057bc:	ldr	x0, [sp, #24]
  4057c0:	add	x0, x0, #0x1
  4057c4:	str	x0, [sp, #24]
  4057c8:	b	40581c <sqrt@plt+0x3e1c>
  4057cc:	ldr	x0, [sp, #24]
  4057d0:	ldrb	w0, [x0]
  4057d4:	cmp	w0, #0x2b
  4057d8:	b.ne	4057f4 <sqrt@plt+0x3df4>  // b.any
  4057dc:	ldr	x0, [sp, #16]
  4057e0:	str	wzr, [x0, #40]
  4057e4:	ldr	x0, [sp, #24]
  4057e8:	add	x0, x0, #0x1
  4057ec:	str	x0, [sp, #24]
  4057f0:	b	40581c <sqrt@plt+0x3e1c>
  4057f4:	ldr	x0, [sp, #16]
  4057f8:	ldr	w0, [x0, #44]
  4057fc:	cmp	w0, #0x0
  405800:	b.eq	405810 <sqrt@plt+0x3e10>  // b.none
  405804:	ldr	x0, [sp, #16]
  405808:	str	wzr, [x0, #40]
  40580c:	b	40581c <sqrt@plt+0x3e1c>
  405810:	ldr	x0, [sp, #16]
  405814:	mov	w1, #0x1                   	// #1
  405818:	str	w1, [x0, #40]
  40581c:	ldr	x0, [sp, #24]
  405820:	ldp	x29, x30, [sp], #48
  405824:	ret
  405828:	stp	x29, x30, [sp, #-208]!
  40582c:	mov	x29, sp
  405830:	str	x19, [sp, #16]
  405834:	str	w0, [sp, #92]
  405838:	str	x1, [sp, #80]
  40583c:	str	x2, [sp, #72]
  405840:	str	x3, [sp, #64]
  405844:	str	x4, [sp, #56]
  405848:	str	w5, [sp, #88]
  40584c:	str	w6, [sp, #52]
  405850:	str	x7, [sp, #40]
  405854:	ldr	x0, [sp, #40]
  405858:	ldr	w0, [x0, #4]
  40585c:	str	w0, [sp, #204]
  405860:	ldr	x0, [sp, #72]
  405864:	ldrb	w0, [x0]
  405868:	cmp	w0, #0x3a
  40586c:	b.ne	405874 <sqrt@plt+0x3e74>  // b.any
  405870:	str	wzr, [sp, #204]
  405874:	ldr	w0, [sp, #92]
  405878:	cmp	w0, #0x0
  40587c:	b.gt	405888 <sqrt@plt+0x3e88>
  405880:	mov	w0, #0xffffffff            	// #-1
  405884:	b	406b24 <sqrt@plt+0x5124>
  405888:	ldr	x0, [sp, #40]
  40588c:	str	xzr, [x0, #16]
  405890:	ldr	x0, [sp, #40]
  405894:	ldr	w0, [x0]
  405898:	cmp	w0, #0x0
  40589c:	b.eq	4058b0 <sqrt@plt+0x3eb0>  // b.none
  4058a0:	ldr	x0, [sp, #40]
  4058a4:	ldr	w0, [x0, #24]
  4058a8:	cmp	w0, #0x0
  4058ac:	b.ne	4058f4 <sqrt@plt+0x3ef4>  // b.any
  4058b0:	ldr	x0, [sp, #40]
  4058b4:	ldr	w0, [x0]
  4058b8:	cmp	w0, #0x0
  4058bc:	b.ne	4058cc <sqrt@plt+0x3ecc>  // b.any
  4058c0:	ldr	x0, [sp, #40]
  4058c4:	mov	w1, #0x1                   	// #1
  4058c8:	str	w1, [x0]
  4058cc:	ldr	x4, [sp, #40]
  4058d0:	ldr	w3, [sp, #52]
  4058d4:	ldr	x2, [sp, #72]
  4058d8:	ldr	x1, [sp, #80]
  4058dc:	ldr	w0, [sp, #92]
  4058e0:	bl	405728 <sqrt@plt+0x3d28>
  4058e4:	str	x0, [sp, #72]
  4058e8:	ldr	x0, [sp, #40]
  4058ec:	mov	w1, #0x1                   	// #1
  4058f0:	str	w1, [x0, #24]
  4058f4:	ldr	x0, [sp, #40]
  4058f8:	ldr	x0, [x0, #32]
  4058fc:	cmp	x0, #0x0
  405900:	b.eq	405918 <sqrt@plt+0x3f18>  // b.none
  405904:	ldr	x0, [sp, #40]
  405908:	ldr	x0, [x0, #32]
  40590c:	ldrb	w0, [x0]
  405910:	cmp	w0, #0x0
  405914:	b.ne	405ca8 <sqrt@plt+0x42a8>  // b.any
  405918:	ldr	x0, [sp, #40]
  40591c:	ldr	w1, [x0, #52]
  405920:	ldr	x0, [sp, #40]
  405924:	ldr	w0, [x0]
  405928:	cmp	w1, w0
  40592c:	b.le	405940 <sqrt@plt+0x3f40>
  405930:	ldr	x0, [sp, #40]
  405934:	ldr	w1, [x0]
  405938:	ldr	x0, [sp, #40]
  40593c:	str	w1, [x0, #52]
  405940:	ldr	x0, [sp, #40]
  405944:	ldr	w1, [x0, #48]
  405948:	ldr	x0, [sp, #40]
  40594c:	ldr	w0, [x0]
  405950:	cmp	w1, w0
  405954:	b.le	405968 <sqrt@plt+0x3f68>
  405958:	ldr	x0, [sp, #40]
  40595c:	ldr	w1, [x0]
  405960:	ldr	x0, [sp, #40]
  405964:	str	w1, [x0, #48]
  405968:	ldr	x0, [sp, #40]
  40596c:	ldr	w0, [x0, #40]
  405970:	cmp	w0, #0x1
  405974:	b.ne	405a70 <sqrt@plt+0x4070>  // b.any
  405978:	ldr	x0, [sp, #40]
  40597c:	ldr	w1, [x0, #48]
  405980:	ldr	x0, [sp, #40]
  405984:	ldr	w0, [x0, #52]
  405988:	cmp	w1, w0
  40598c:	b.eq	4059b8 <sqrt@plt+0x3fb8>  // b.none
  405990:	ldr	x0, [sp, #40]
  405994:	ldr	w1, [x0, #52]
  405998:	ldr	x0, [sp, #40]
  40599c:	ldr	w0, [x0]
  4059a0:	cmp	w1, w0
  4059a4:	b.eq	4059b8 <sqrt@plt+0x3fb8>  // b.none
  4059a8:	ldr	x1, [sp, #40]
  4059ac:	ldr	x0, [sp, #80]
  4059b0:	bl	4054ec <sqrt@plt+0x3aec>
  4059b4:	b	4059e0 <sqrt@plt+0x3fe0>
  4059b8:	ldr	x0, [sp, #40]
  4059bc:	ldr	w1, [x0, #52]
  4059c0:	ldr	x0, [sp, #40]
  4059c4:	ldr	w0, [x0]
  4059c8:	cmp	w1, w0
  4059cc:	b.eq	4059f8 <sqrt@plt+0x3ff8>  // b.none
  4059d0:	ldr	x0, [sp, #40]
  4059d4:	ldr	w1, [x0]
  4059d8:	ldr	x0, [sp, #40]
  4059dc:	str	w1, [x0, #48]
  4059e0:	b	4059f8 <sqrt@plt+0x3ff8>
  4059e4:	ldr	x0, [sp, #40]
  4059e8:	ldr	w0, [x0]
  4059ec:	add	w1, w0, #0x1
  4059f0:	ldr	x0, [sp, #40]
  4059f4:	str	w1, [x0]
  4059f8:	ldr	x0, [sp, #40]
  4059fc:	ldr	w0, [x0]
  405a00:	ldr	w1, [sp, #92]
  405a04:	cmp	w1, w0
  405a08:	b.le	405a60 <sqrt@plt+0x4060>
  405a0c:	ldr	x0, [sp, #40]
  405a10:	ldr	w0, [x0]
  405a14:	sxtw	x0, w0
  405a18:	lsl	x0, x0, #3
  405a1c:	ldr	x1, [sp, #80]
  405a20:	add	x0, x1, x0
  405a24:	ldr	x0, [x0]
  405a28:	ldrb	w0, [x0]
  405a2c:	cmp	w0, #0x2d
  405a30:	b.ne	4059e4 <sqrt@plt+0x3fe4>  // b.any
  405a34:	ldr	x0, [sp, #40]
  405a38:	ldr	w0, [x0]
  405a3c:	sxtw	x0, w0
  405a40:	lsl	x0, x0, #3
  405a44:	ldr	x1, [sp, #80]
  405a48:	add	x0, x1, x0
  405a4c:	ldr	x0, [x0]
  405a50:	add	x0, x0, #0x1
  405a54:	ldrb	w0, [x0]
  405a58:	cmp	w0, #0x0
  405a5c:	b.eq	4059e4 <sqrt@plt+0x3fe4>  // b.none
  405a60:	ldr	x0, [sp, #40]
  405a64:	ldr	w1, [x0]
  405a68:	ldr	x0, [sp, #40]
  405a6c:	str	w1, [x0, #52]
  405a70:	ldr	x0, [sp, #40]
  405a74:	ldr	w0, [x0]
  405a78:	ldr	w1, [sp, #92]
  405a7c:	cmp	w1, w0
  405a80:	b.eq	405b4c <sqrt@plt+0x414c>  // b.none
  405a84:	ldr	x0, [sp, #40]
  405a88:	ldr	w0, [x0]
  405a8c:	sxtw	x0, w0
  405a90:	lsl	x0, x0, #3
  405a94:	ldr	x1, [sp, #80]
  405a98:	add	x0, x1, x0
  405a9c:	ldr	x2, [x0]
  405aa0:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  405aa4:	add	x1, x0, #0xa80
  405aa8:	mov	x0, x2
  405aac:	bl	4018e0 <strcmp@plt>
  405ab0:	cmp	w0, #0x0
  405ab4:	b.ne	405b4c <sqrt@plt+0x414c>  // b.any
  405ab8:	ldr	x0, [sp, #40]
  405abc:	ldr	w0, [x0]
  405ac0:	add	w1, w0, #0x1
  405ac4:	ldr	x0, [sp, #40]
  405ac8:	str	w1, [x0]
  405acc:	ldr	x0, [sp, #40]
  405ad0:	ldr	w1, [x0, #48]
  405ad4:	ldr	x0, [sp, #40]
  405ad8:	ldr	w0, [x0, #52]
  405adc:	cmp	w1, w0
  405ae0:	b.eq	405b0c <sqrt@plt+0x410c>  // b.none
  405ae4:	ldr	x0, [sp, #40]
  405ae8:	ldr	w1, [x0, #52]
  405aec:	ldr	x0, [sp, #40]
  405af0:	ldr	w0, [x0]
  405af4:	cmp	w1, w0
  405af8:	b.eq	405b0c <sqrt@plt+0x410c>  // b.none
  405afc:	ldr	x1, [sp, #40]
  405b00:	ldr	x0, [sp, #80]
  405b04:	bl	4054ec <sqrt@plt+0x3aec>
  405b08:	b	405b34 <sqrt@plt+0x4134>
  405b0c:	ldr	x0, [sp, #40]
  405b10:	ldr	w1, [x0, #48]
  405b14:	ldr	x0, [sp, #40]
  405b18:	ldr	w0, [x0, #52]
  405b1c:	cmp	w1, w0
  405b20:	b.ne	405b34 <sqrt@plt+0x4134>  // b.any
  405b24:	ldr	x0, [sp, #40]
  405b28:	ldr	w1, [x0]
  405b2c:	ldr	x0, [sp, #40]
  405b30:	str	w1, [x0, #48]
  405b34:	ldr	x0, [sp, #40]
  405b38:	ldr	w1, [sp, #92]
  405b3c:	str	w1, [x0, #52]
  405b40:	ldr	x0, [sp, #40]
  405b44:	ldr	w1, [sp, #92]
  405b48:	str	w1, [x0]
  405b4c:	ldr	x0, [sp, #40]
  405b50:	ldr	w0, [x0]
  405b54:	ldr	w1, [sp, #92]
  405b58:	cmp	w1, w0
  405b5c:	b.ne	405b90 <sqrt@plt+0x4190>  // b.any
  405b60:	ldr	x0, [sp, #40]
  405b64:	ldr	w1, [x0, #48]
  405b68:	ldr	x0, [sp, #40]
  405b6c:	ldr	w0, [x0, #52]
  405b70:	cmp	w1, w0
  405b74:	b.eq	405b88 <sqrt@plt+0x4188>  // b.none
  405b78:	ldr	x0, [sp, #40]
  405b7c:	ldr	w1, [x0, #48]
  405b80:	ldr	x0, [sp, #40]
  405b84:	str	w1, [x0]
  405b88:	mov	w0, #0xffffffff            	// #-1
  405b8c:	b	406b24 <sqrt@plt+0x5124>
  405b90:	ldr	x0, [sp, #40]
  405b94:	ldr	w0, [x0]
  405b98:	sxtw	x0, w0
  405b9c:	lsl	x0, x0, #3
  405ba0:	ldr	x1, [sp, #80]
  405ba4:	add	x0, x1, x0
  405ba8:	ldr	x0, [x0]
  405bac:	ldrb	w0, [x0]
  405bb0:	cmp	w0, #0x2d
  405bb4:	b.ne	405be4 <sqrt@plt+0x41e4>  // b.any
  405bb8:	ldr	x0, [sp, #40]
  405bbc:	ldr	w0, [x0]
  405bc0:	sxtw	x0, w0
  405bc4:	lsl	x0, x0, #3
  405bc8:	ldr	x1, [sp, #80]
  405bcc:	add	x0, x1, x0
  405bd0:	ldr	x0, [x0]
  405bd4:	add	x0, x0, #0x1
  405bd8:	ldrb	w0, [x0]
  405bdc:	cmp	w0, #0x0
  405be0:	b.ne	405c34 <sqrt@plt+0x4234>  // b.any
  405be4:	ldr	x0, [sp, #40]
  405be8:	ldr	w0, [x0, #40]
  405bec:	cmp	w0, #0x0
  405bf0:	b.ne	405bfc <sqrt@plt+0x41fc>  // b.any
  405bf4:	mov	w0, #0xffffffff            	// #-1
  405bf8:	b	406b24 <sqrt@plt+0x5124>
  405bfc:	ldr	x0, [sp, #40]
  405c00:	ldr	w0, [x0]
  405c04:	add	w2, w0, #0x1
  405c08:	ldr	x1, [sp, #40]
  405c0c:	str	w2, [x1]
  405c10:	sxtw	x0, w0
  405c14:	lsl	x0, x0, #3
  405c18:	ldr	x1, [sp, #80]
  405c1c:	add	x0, x1, x0
  405c20:	ldr	x1, [x0]
  405c24:	ldr	x0, [sp, #40]
  405c28:	str	x1, [x0, #16]
  405c2c:	mov	w0, #0x1                   	// #1
  405c30:	b	406b24 <sqrt@plt+0x5124>
  405c34:	ldr	x0, [sp, #40]
  405c38:	ldr	w0, [x0]
  405c3c:	sxtw	x0, w0
  405c40:	lsl	x0, x0, #3
  405c44:	ldr	x1, [sp, #80]
  405c48:	add	x0, x1, x0
  405c4c:	ldr	x1, [x0]
  405c50:	ldr	x0, [sp, #64]
  405c54:	cmp	x0, #0x0
  405c58:	b.eq	405c90 <sqrt@plt+0x4290>  // b.none
  405c5c:	ldr	x0, [sp, #40]
  405c60:	ldr	w0, [x0]
  405c64:	sxtw	x0, w0
  405c68:	lsl	x0, x0, #3
  405c6c:	ldr	x2, [sp, #80]
  405c70:	add	x0, x2, x0
  405c74:	ldr	x0, [x0]
  405c78:	add	x0, x0, #0x1
  405c7c:	ldrb	w0, [x0]
  405c80:	cmp	w0, #0x2d
  405c84:	b.ne	405c90 <sqrt@plt+0x4290>  // b.any
  405c88:	mov	w0, #0x1                   	// #1
  405c8c:	b	405c94 <sqrt@plt+0x4294>
  405c90:	mov	w0, #0x0                   	// #0
  405c94:	sxtw	x0, w0
  405c98:	add	x0, x0, #0x1
  405c9c:	add	x1, x1, x0
  405ca0:	ldr	x0, [sp, #40]
  405ca4:	str	x1, [x0, #32]
  405ca8:	ldr	x0, [sp, #64]
  405cac:	cmp	x0, #0x0
  405cb0:	b.eq	4063a0 <sqrt@plt+0x49a0>  // b.none
  405cb4:	ldr	x0, [sp, #40]
  405cb8:	ldr	w0, [x0]
  405cbc:	sxtw	x0, w0
  405cc0:	lsl	x0, x0, #3
  405cc4:	ldr	x1, [sp, #80]
  405cc8:	add	x0, x1, x0
  405ccc:	ldr	x0, [x0]
  405cd0:	add	x0, x0, #0x1
  405cd4:	ldrb	w0, [x0]
  405cd8:	cmp	w0, #0x2d
  405cdc:	b.eq	405d50 <sqrt@plt+0x4350>  // b.none
  405ce0:	ldr	w0, [sp, #88]
  405ce4:	cmp	w0, #0x0
  405ce8:	b.eq	4063a0 <sqrt@plt+0x49a0>  // b.none
  405cec:	ldr	x0, [sp, #40]
  405cf0:	ldr	w0, [x0]
  405cf4:	sxtw	x0, w0
  405cf8:	lsl	x0, x0, #3
  405cfc:	ldr	x1, [sp, #80]
  405d00:	add	x0, x1, x0
  405d04:	ldr	x0, [x0]
  405d08:	add	x0, x0, #0x2
  405d0c:	ldrb	w0, [x0]
  405d10:	cmp	w0, #0x0
  405d14:	b.ne	405d50 <sqrt@plt+0x4350>  // b.any
  405d18:	ldr	x0, [sp, #40]
  405d1c:	ldr	w0, [x0]
  405d20:	sxtw	x0, w0
  405d24:	lsl	x0, x0, #3
  405d28:	ldr	x1, [sp, #80]
  405d2c:	add	x0, x1, x0
  405d30:	ldr	x0, [x0]
  405d34:	add	x0, x0, #0x1
  405d38:	ldrb	w0, [x0]
  405d3c:	mov	w1, w0
  405d40:	ldr	x0, [sp, #72]
  405d44:	bl	401710 <strchr@plt>
  405d48:	cmp	x0, #0x0
  405d4c:	b.ne	4063a0 <sqrt@plt+0x49a0>  // b.any
  405d50:	str	xzr, [sp, #176]
  405d54:	str	wzr, [sp, #172]
  405d58:	str	wzr, [sp, #168]
  405d5c:	mov	w0, #0xffffffff            	// #-1
  405d60:	str	w0, [sp, #164]
  405d64:	ldr	x0, [sp, #40]
  405d68:	ldr	x0, [x0, #32]
  405d6c:	str	x0, [sp, #192]
  405d70:	b	405d80 <sqrt@plt+0x4380>
  405d74:	ldr	x0, [sp, #192]
  405d78:	add	x0, x0, #0x1
  405d7c:	str	x0, [sp, #192]
  405d80:	ldr	x0, [sp, #192]
  405d84:	ldrb	w0, [x0]
  405d88:	cmp	w0, #0x0
  405d8c:	b.eq	405da0 <sqrt@plt+0x43a0>  // b.none
  405d90:	ldr	x0, [sp, #192]
  405d94:	ldrb	w0, [x0]
  405d98:	cmp	w0, #0x3d
  405d9c:	b.ne	405d74 <sqrt@plt+0x4374>  // b.any
  405da0:	ldr	x0, [sp, #64]
  405da4:	str	x0, [sp, #184]
  405da8:	str	wzr, [sp, #160]
  405dac:	b	405ec0 <sqrt@plt+0x44c0>
  405db0:	ldr	x0, [sp, #184]
  405db4:	ldr	x3, [x0]
  405db8:	ldr	x0, [sp, #40]
  405dbc:	ldr	x4, [x0, #32]
  405dc0:	ldr	x0, [sp, #40]
  405dc4:	ldr	x0, [x0, #32]
  405dc8:	ldr	x1, [sp, #192]
  405dcc:	sub	x0, x1, x0
  405dd0:	mov	x2, x0
  405dd4:	mov	x1, x4
  405dd8:	mov	x0, x3
  405ddc:	bl	4017e0 <strncmp@plt>
  405de0:	cmp	w0, #0x0
  405de4:	b.ne	405ea8 <sqrt@plt+0x44a8>  // b.any
  405de8:	ldr	x0, [sp, #40]
  405dec:	ldr	x0, [x0, #32]
  405df0:	ldr	x1, [sp, #192]
  405df4:	sub	x0, x1, x0
  405df8:	mov	w19, w0
  405dfc:	ldr	x0, [sp, #184]
  405e00:	ldr	x0, [x0]
  405e04:	bl	401680 <strlen@plt>
  405e08:	cmp	w19, w0
  405e0c:	b.ne	405e2c <sqrt@plt+0x442c>  // b.any
  405e10:	ldr	x0, [sp, #184]
  405e14:	str	x0, [sp, #176]
  405e18:	ldr	w0, [sp, #160]
  405e1c:	str	w0, [sp, #164]
  405e20:	mov	w0, #0x1                   	// #1
  405e24:	str	w0, [sp, #172]
  405e28:	b	405ed0 <sqrt@plt+0x44d0>
  405e2c:	ldr	x0, [sp, #176]
  405e30:	cmp	x0, #0x0
  405e34:	b.ne	405e4c <sqrt@plt+0x444c>  // b.any
  405e38:	ldr	x0, [sp, #184]
  405e3c:	str	x0, [sp, #176]
  405e40:	ldr	w0, [sp, #160]
  405e44:	str	w0, [sp, #164]
  405e48:	b	405ea8 <sqrt@plt+0x44a8>
  405e4c:	ldr	w0, [sp, #88]
  405e50:	cmp	w0, #0x0
  405e54:	b.ne	405ea0 <sqrt@plt+0x44a0>  // b.any
  405e58:	ldr	x0, [sp, #176]
  405e5c:	ldr	w1, [x0, #8]
  405e60:	ldr	x0, [sp, #184]
  405e64:	ldr	w0, [x0, #8]
  405e68:	cmp	w1, w0
  405e6c:	b.ne	405ea0 <sqrt@plt+0x44a0>  // b.any
  405e70:	ldr	x0, [sp, #176]
  405e74:	ldr	x1, [x0, #16]
  405e78:	ldr	x0, [sp, #184]
  405e7c:	ldr	x0, [x0, #16]
  405e80:	cmp	x1, x0
  405e84:	b.ne	405ea0 <sqrt@plt+0x44a0>  // b.any
  405e88:	ldr	x0, [sp, #176]
  405e8c:	ldr	w1, [x0, #24]
  405e90:	ldr	x0, [sp, #184]
  405e94:	ldr	w0, [x0, #24]
  405e98:	cmp	w1, w0
  405e9c:	b.eq	405ea8 <sqrt@plt+0x44a8>  // b.none
  405ea0:	mov	w0, #0x1                   	// #1
  405ea4:	str	w0, [sp, #168]
  405ea8:	ldr	x0, [sp, #184]
  405eac:	add	x0, x0, #0x20
  405eb0:	str	x0, [sp, #184]
  405eb4:	ldr	w0, [sp, #160]
  405eb8:	add	w0, w0, #0x1
  405ebc:	str	w0, [sp, #160]
  405ec0:	ldr	x0, [sp, #184]
  405ec4:	ldr	x0, [x0]
  405ec8:	cmp	x0, #0x0
  405ecc:	b.ne	405db0 <sqrt@plt+0x43b0>  // b.any
  405ed0:	ldr	w0, [sp, #168]
  405ed4:	cmp	w0, #0x0
  405ed8:	b.eq	405f7c <sqrt@plt+0x457c>  // b.none
  405edc:	ldr	w0, [sp, #172]
  405ee0:	cmp	w0, #0x0
  405ee4:	b.ne	405f7c <sqrt@plt+0x457c>  // b.any
  405ee8:	ldr	w0, [sp, #204]
  405eec:	cmp	w0, #0x0
  405ef0:	b.eq	405f38 <sqrt@plt+0x4538>  // b.none
  405ef4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  405ef8:	add	x0, x0, #0x278
  405efc:	ldr	x4, [x0]
  405f00:	ldr	x0, [sp, #80]
  405f04:	ldr	x2, [x0]
  405f08:	ldr	x0, [sp, #40]
  405f0c:	ldr	w0, [x0]
  405f10:	sxtw	x0, w0
  405f14:	lsl	x0, x0, #3
  405f18:	ldr	x1, [sp, #80]
  405f1c:	add	x0, x1, x0
  405f20:	ldr	x0, [x0]
  405f24:	mov	x3, x0
  405f28:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  405f2c:	add	x1, x0, #0xa88
  405f30:	mov	x0, x4
  405f34:	bl	401690 <fprintf@plt>
  405f38:	ldr	x0, [sp, #40]
  405f3c:	ldr	x19, [x0, #32]
  405f40:	ldr	x0, [sp, #40]
  405f44:	ldr	x0, [x0, #32]
  405f48:	bl	401680 <strlen@plt>
  405f4c:	add	x1, x19, x0
  405f50:	ldr	x0, [sp, #40]
  405f54:	str	x1, [x0, #32]
  405f58:	ldr	x0, [sp, #40]
  405f5c:	ldr	w0, [x0]
  405f60:	add	w1, w0, #0x1
  405f64:	ldr	x0, [sp, #40]
  405f68:	str	w1, [x0]
  405f6c:	ldr	x0, [sp, #40]
  405f70:	str	wzr, [x0, #8]
  405f74:	mov	w0, #0x3f                  	// #63
  405f78:	b	406b24 <sqrt@plt+0x5124>
  405f7c:	ldr	x0, [sp, #176]
  405f80:	cmp	x0, #0x0
  405f84:	b.eq	40624c <sqrt@plt+0x484c>  // b.none
  405f88:	ldr	w0, [sp, #164]
  405f8c:	str	w0, [sp, #160]
  405f90:	ldr	x0, [sp, #40]
  405f94:	ldr	w0, [x0]
  405f98:	add	w1, w0, #0x1
  405f9c:	ldr	x0, [sp, #40]
  405fa0:	str	w1, [x0]
  405fa4:	ldr	x0, [sp, #192]
  405fa8:	ldrb	w0, [x0]
  405fac:	cmp	w0, #0x0
  405fb0:	b.eq	4060e0 <sqrt@plt+0x46e0>  // b.none
  405fb4:	ldr	x0, [sp, #176]
  405fb8:	ldr	w0, [x0, #8]
  405fbc:	cmp	w0, #0x0
  405fc0:	b.eq	405fd8 <sqrt@plt+0x45d8>  // b.none
  405fc4:	ldr	x0, [sp, #192]
  405fc8:	add	x1, x0, #0x1
  405fcc:	ldr	x0, [sp, #40]
  405fd0:	str	x1, [x0, #16]
  405fd4:	b	4061dc <sqrt@plt+0x47dc>
  405fd8:	ldr	w0, [sp, #204]
  405fdc:	cmp	w0, #0x0
  405fe0:	b.eq	4060a8 <sqrt@plt+0x46a8>  // b.none
  405fe4:	ldr	x0, [sp, #40]
  405fe8:	ldr	w0, [x0]
  405fec:	sxtw	x0, w0
  405ff0:	lsl	x0, x0, #3
  405ff4:	sub	x0, x0, #0x8
  405ff8:	ldr	x1, [sp, #80]
  405ffc:	add	x0, x1, x0
  406000:	ldr	x0, [x0]
  406004:	add	x0, x0, #0x1
  406008:	ldrb	w0, [x0]
  40600c:	cmp	w0, #0x2d
  406010:	b.ne	40604c <sqrt@plt+0x464c>  // b.any
  406014:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406018:	add	x0, x0, #0x278
  40601c:	ldr	x4, [x0]
  406020:	ldr	x0, [sp, #80]
  406024:	ldr	x1, [x0]
  406028:	ldr	x0, [sp, #176]
  40602c:	ldr	x0, [x0]
  406030:	mov	x3, x0
  406034:	mov	x2, x1
  406038:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40603c:	add	x1, x0, #0xaa8
  406040:	mov	x0, x4
  406044:	bl	401690 <fprintf@plt>
  406048:	b	4060a8 <sqrt@plt+0x46a8>
  40604c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406050:	add	x0, x0, #0x278
  406054:	ldr	x5, [x0]
  406058:	ldr	x0, [sp, #80]
  40605c:	ldr	x2, [x0]
  406060:	ldr	x0, [sp, #40]
  406064:	ldr	w0, [x0]
  406068:	sxtw	x0, w0
  40606c:	lsl	x0, x0, #3
  406070:	sub	x0, x0, #0x8
  406074:	ldr	x1, [sp, #80]
  406078:	add	x0, x1, x0
  40607c:	ldr	x0, [x0]
  406080:	ldrb	w0, [x0]
  406084:	mov	w1, w0
  406088:	ldr	x0, [sp, #176]
  40608c:	ldr	x0, [x0]
  406090:	mov	x4, x0
  406094:	mov	w3, w1
  406098:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40609c:	add	x1, x0, #0xad8
  4060a0:	mov	x0, x5
  4060a4:	bl	401690 <fprintf@plt>
  4060a8:	ldr	x0, [sp, #40]
  4060ac:	ldr	x19, [x0, #32]
  4060b0:	ldr	x0, [sp, #40]
  4060b4:	ldr	x0, [x0, #32]
  4060b8:	bl	401680 <strlen@plt>
  4060bc:	add	x1, x19, x0
  4060c0:	ldr	x0, [sp, #40]
  4060c4:	str	x1, [x0, #32]
  4060c8:	ldr	x0, [sp, #176]
  4060cc:	ldr	w1, [x0, #24]
  4060d0:	ldr	x0, [sp, #40]
  4060d4:	str	w1, [x0, #8]
  4060d8:	mov	w0, #0x3f                  	// #63
  4060dc:	b	406b24 <sqrt@plt+0x5124>
  4060e0:	ldr	x0, [sp, #176]
  4060e4:	ldr	w0, [x0, #8]
  4060e8:	cmp	w0, #0x1
  4060ec:	b.ne	4061dc <sqrt@plt+0x47dc>  // b.any
  4060f0:	ldr	x0, [sp, #40]
  4060f4:	ldr	w0, [x0]
  4060f8:	ldr	w1, [sp, #92]
  4060fc:	cmp	w1, w0
  406100:	b.le	406138 <sqrt@plt+0x4738>
  406104:	ldr	x0, [sp, #40]
  406108:	ldr	w0, [x0]
  40610c:	add	w2, w0, #0x1
  406110:	ldr	x1, [sp, #40]
  406114:	str	w2, [x1]
  406118:	sxtw	x0, w0
  40611c:	lsl	x0, x0, #3
  406120:	ldr	x1, [sp, #80]
  406124:	add	x0, x1, x0
  406128:	ldr	x1, [x0]
  40612c:	ldr	x0, [sp, #40]
  406130:	str	x1, [x0, #16]
  406134:	b	4061dc <sqrt@plt+0x47dc>
  406138:	ldr	w0, [sp, #204]
  40613c:	cmp	w0, #0x0
  406140:	b.eq	40618c <sqrt@plt+0x478c>  // b.none
  406144:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406148:	add	x0, x0, #0x278
  40614c:	ldr	x4, [x0]
  406150:	ldr	x0, [sp, #80]
  406154:	ldr	x2, [x0]
  406158:	ldr	x0, [sp, #40]
  40615c:	ldr	w0, [x0]
  406160:	sxtw	x0, w0
  406164:	lsl	x0, x0, #3
  406168:	sub	x0, x0, #0x8
  40616c:	ldr	x1, [sp, #80]
  406170:	add	x0, x1, x0
  406174:	ldr	x0, [x0]
  406178:	mov	x3, x0
  40617c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  406180:	add	x1, x0, #0xb08
  406184:	mov	x0, x4
  406188:	bl	401690 <fprintf@plt>
  40618c:	ldr	x0, [sp, #40]
  406190:	ldr	x19, [x0, #32]
  406194:	ldr	x0, [sp, #40]
  406198:	ldr	x0, [x0, #32]
  40619c:	bl	401680 <strlen@plt>
  4061a0:	add	x1, x19, x0
  4061a4:	ldr	x0, [sp, #40]
  4061a8:	str	x1, [x0, #32]
  4061ac:	ldr	x0, [sp, #176]
  4061b0:	ldr	w1, [x0, #24]
  4061b4:	ldr	x0, [sp, #40]
  4061b8:	str	w1, [x0, #8]
  4061bc:	ldr	x0, [sp, #72]
  4061c0:	ldrb	w0, [x0]
  4061c4:	cmp	w0, #0x3a
  4061c8:	b.ne	4061d4 <sqrt@plt+0x47d4>  // b.any
  4061cc:	mov	w0, #0x3a                  	// #58
  4061d0:	b	406b24 <sqrt@plt+0x5124>
  4061d4:	mov	w0, #0x3f                  	// #63
  4061d8:	b	406b24 <sqrt@plt+0x5124>
  4061dc:	ldr	x0, [sp, #40]
  4061e0:	ldr	x19, [x0, #32]
  4061e4:	ldr	x0, [sp, #40]
  4061e8:	ldr	x0, [x0, #32]
  4061ec:	bl	401680 <strlen@plt>
  4061f0:	add	x1, x19, x0
  4061f4:	ldr	x0, [sp, #40]
  4061f8:	str	x1, [x0, #32]
  4061fc:	ldr	x0, [sp, #56]
  406200:	cmp	x0, #0x0
  406204:	b.eq	406214 <sqrt@plt+0x4814>  // b.none
  406208:	ldr	x0, [sp, #56]
  40620c:	ldr	w1, [sp, #160]
  406210:	str	w1, [x0]
  406214:	ldr	x0, [sp, #176]
  406218:	ldr	x0, [x0, #16]
  40621c:	cmp	x0, #0x0
  406220:	b.eq	406240 <sqrt@plt+0x4840>  // b.none
  406224:	ldr	x0, [sp, #176]
  406228:	ldr	x0, [x0, #16]
  40622c:	ldr	x1, [sp, #176]
  406230:	ldr	w1, [x1, #24]
  406234:	str	w1, [x0]
  406238:	mov	w0, #0x0                   	// #0
  40623c:	b	406b24 <sqrt@plt+0x5124>
  406240:	ldr	x0, [sp, #176]
  406244:	ldr	w0, [x0, #24]
  406248:	b	406b24 <sqrt@plt+0x5124>
  40624c:	ldr	w0, [sp, #88]
  406250:	cmp	w0, #0x0
  406254:	b.eq	4062a4 <sqrt@plt+0x48a4>  // b.none
  406258:	ldr	x0, [sp, #40]
  40625c:	ldr	w0, [x0]
  406260:	sxtw	x0, w0
  406264:	lsl	x0, x0, #3
  406268:	ldr	x1, [sp, #80]
  40626c:	add	x0, x1, x0
  406270:	ldr	x0, [x0]
  406274:	add	x0, x0, #0x1
  406278:	ldrb	w0, [x0]
  40627c:	cmp	w0, #0x2d
  406280:	b.eq	4062a4 <sqrt@plt+0x48a4>  // b.none
  406284:	ldr	x0, [sp, #40]
  406288:	ldr	x0, [x0, #32]
  40628c:	ldrb	w0, [x0]
  406290:	mov	w1, w0
  406294:	ldr	x0, [sp, #72]
  406298:	bl	401710 <strchr@plt>
  40629c:	cmp	x0, #0x0
  4062a0:	b.ne	4063a0 <sqrt@plt+0x49a0>  // b.any
  4062a4:	ldr	w0, [sp, #204]
  4062a8:	cmp	w0, #0x0
  4062ac:	b.eq	40636c <sqrt@plt+0x496c>  // b.none
  4062b0:	ldr	x0, [sp, #40]
  4062b4:	ldr	w0, [x0]
  4062b8:	sxtw	x0, w0
  4062bc:	lsl	x0, x0, #3
  4062c0:	ldr	x1, [sp, #80]
  4062c4:	add	x0, x1, x0
  4062c8:	ldr	x0, [x0]
  4062cc:	add	x0, x0, #0x1
  4062d0:	ldrb	w0, [x0]
  4062d4:	cmp	w0, #0x2d
  4062d8:	b.ne	406314 <sqrt@plt+0x4914>  // b.any
  4062dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4062e0:	add	x0, x0, #0x278
  4062e4:	ldr	x4, [x0]
  4062e8:	ldr	x0, [sp, #80]
  4062ec:	ldr	x1, [x0]
  4062f0:	ldr	x0, [sp, #40]
  4062f4:	ldr	x0, [x0, #32]
  4062f8:	mov	x3, x0
  4062fc:	mov	x2, x1
  406300:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  406304:	add	x1, x0, #0xb30
  406308:	mov	x0, x4
  40630c:	bl	401690 <fprintf@plt>
  406310:	b	40636c <sqrt@plt+0x496c>
  406314:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406318:	add	x0, x0, #0x278
  40631c:	ldr	x5, [x0]
  406320:	ldr	x0, [sp, #80]
  406324:	ldr	x2, [x0]
  406328:	ldr	x0, [sp, #40]
  40632c:	ldr	w0, [x0]
  406330:	sxtw	x0, w0
  406334:	lsl	x0, x0, #3
  406338:	ldr	x1, [sp, #80]
  40633c:	add	x0, x1, x0
  406340:	ldr	x0, [x0]
  406344:	ldrb	w0, [x0]
  406348:	mov	w1, w0
  40634c:	ldr	x0, [sp, #40]
  406350:	ldr	x0, [x0, #32]
  406354:	mov	x4, x0
  406358:	mov	w3, w1
  40635c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  406360:	add	x1, x0, #0xb50
  406364:	mov	x0, x5
  406368:	bl	401690 <fprintf@plt>
  40636c:	ldr	x0, [sp, #40]
  406370:	adrp	x1, 408000 <_ZdlPvm@@Base+0xfa8>
  406374:	add	x1, x1, #0xb70
  406378:	str	x1, [x0, #32]
  40637c:	ldr	x0, [sp, #40]
  406380:	ldr	w0, [x0]
  406384:	add	w1, w0, #0x1
  406388:	ldr	x0, [sp, #40]
  40638c:	str	w1, [x0]
  406390:	ldr	x0, [sp, #40]
  406394:	str	wzr, [x0, #8]
  406398:	mov	w0, #0x3f                  	// #63
  40639c:	b	406b24 <sqrt@plt+0x5124>
  4063a0:	ldr	x0, [sp, #40]
  4063a4:	ldr	x0, [x0, #32]
  4063a8:	add	x2, x0, #0x1
  4063ac:	ldr	x1, [sp, #40]
  4063b0:	str	x2, [x1, #32]
  4063b4:	ldrb	w0, [x0]
  4063b8:	strb	w0, [sp, #159]
  4063bc:	ldrb	w0, [sp, #159]
  4063c0:	mov	w1, w0
  4063c4:	ldr	x0, [sp, #72]
  4063c8:	bl	401710 <strchr@plt>
  4063cc:	str	x0, [sp, #104]
  4063d0:	ldr	x0, [sp, #40]
  4063d4:	ldr	x0, [x0, #32]
  4063d8:	ldrb	w0, [x0]
  4063dc:	cmp	w0, #0x0
  4063e0:	b.ne	4063f8 <sqrt@plt+0x49f8>  // b.any
  4063e4:	ldr	x0, [sp, #40]
  4063e8:	ldr	w0, [x0]
  4063ec:	add	w1, w0, #0x1
  4063f0:	ldr	x0, [sp, #40]
  4063f4:	str	w1, [x0]
  4063f8:	ldr	x0, [sp, #104]
  4063fc:	cmp	x0, #0x0
  406400:	b.eq	406410 <sqrt@plt+0x4a10>  // b.none
  406404:	ldrb	w0, [sp, #159]
  406408:	cmp	w0, #0x3a
  40640c:	b.ne	4064a4 <sqrt@plt+0x4aa4>  // b.any
  406410:	ldr	w0, [sp, #204]
  406414:	cmp	w0, #0x0
  406418:	b.eq	406490 <sqrt@plt+0x4a90>  // b.none
  40641c:	ldr	x0, [sp, #40]
  406420:	ldr	w0, [x0, #44]
  406424:	cmp	w0, #0x0
  406428:	b.eq	406460 <sqrt@plt+0x4a60>  // b.none
  40642c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406430:	add	x0, x0, #0x278
  406434:	ldr	x4, [x0]
  406438:	ldr	x0, [sp, #80]
  40643c:	ldr	x0, [x0]
  406440:	ldrb	w1, [sp, #159]
  406444:	mov	w3, w1
  406448:	mov	x2, x0
  40644c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  406450:	add	x1, x0, #0xb78
  406454:	mov	x0, x4
  406458:	bl	401690 <fprintf@plt>
  40645c:	b	406490 <sqrt@plt+0x4a90>
  406460:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406464:	add	x0, x0, #0x278
  406468:	ldr	x4, [x0]
  40646c:	ldr	x0, [sp, #80]
  406470:	ldr	x0, [x0]
  406474:	ldrb	w1, [sp, #159]
  406478:	mov	w3, w1
  40647c:	mov	x2, x0
  406480:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  406484:	add	x1, x0, #0xb98
  406488:	mov	x0, x4
  40648c:	bl	401690 <fprintf@plt>
  406490:	ldrb	w1, [sp, #159]
  406494:	ldr	x0, [sp, #40]
  406498:	str	w1, [x0, #8]
  40649c:	mov	w0, #0x3f                  	// #63
  4064a0:	b	406b24 <sqrt@plt+0x5124>
  4064a4:	ldr	x0, [sp, #104]
  4064a8:	ldrb	w0, [x0]
  4064ac:	cmp	w0, #0x57
  4064b0:	b.ne	4069b0 <sqrt@plt+0x4fb0>  // b.any
  4064b4:	ldr	x0, [sp, #104]
  4064b8:	add	x0, x0, #0x1
  4064bc:	ldrb	w0, [x0]
  4064c0:	cmp	w0, #0x3b
  4064c4:	b.ne	4069b0 <sqrt@plt+0x4fb0>  // b.any
  4064c8:	str	xzr, [sp, #128]
  4064cc:	str	wzr, [sp, #124]
  4064d0:	str	wzr, [sp, #120]
  4064d4:	str	wzr, [sp, #116]
  4064d8:	ldr	x0, [sp, #40]
  4064dc:	ldr	x0, [x0, #32]
  4064e0:	ldrb	w0, [x0]
  4064e4:	cmp	w0, #0x0
  4064e8:	b.eq	406514 <sqrt@plt+0x4b14>  // b.none
  4064ec:	ldr	x0, [sp, #40]
  4064f0:	ldr	x1, [x0, #32]
  4064f4:	ldr	x0, [sp, #40]
  4064f8:	str	x1, [x0, #16]
  4064fc:	ldr	x0, [sp, #40]
  406500:	ldr	w0, [x0]
  406504:	add	w1, w0, #0x1
  406508:	ldr	x0, [sp, #40]
  40650c:	str	w1, [x0]
  406510:	b	4065cc <sqrt@plt+0x4bcc>
  406514:	ldr	x0, [sp, #40]
  406518:	ldr	w0, [x0]
  40651c:	ldr	w1, [sp, #92]
  406520:	cmp	w1, w0
  406524:	b.ne	40659c <sqrt@plt+0x4b9c>  // b.any
  406528:	ldr	w0, [sp, #204]
  40652c:	cmp	w0, #0x0
  406530:	b.eq	406564 <sqrt@plt+0x4b64>  // b.none
  406534:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406538:	add	x0, x0, #0x278
  40653c:	ldr	x4, [x0]
  406540:	ldr	x0, [sp, #80]
  406544:	ldr	x0, [x0]
  406548:	ldrb	w1, [sp, #159]
  40654c:	mov	w3, w1
  406550:	mov	x2, x0
  406554:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  406558:	add	x1, x0, #0xbb8
  40655c:	mov	x0, x4
  406560:	bl	401690 <fprintf@plt>
  406564:	ldrb	w1, [sp, #159]
  406568:	ldr	x0, [sp, #40]
  40656c:	str	w1, [x0, #8]
  406570:	ldr	x0, [sp, #72]
  406574:	ldrb	w0, [x0]
  406578:	cmp	w0, #0x3a
  40657c:	b.ne	40658c <sqrt@plt+0x4b8c>  // b.any
  406580:	mov	w0, #0x3a                  	// #58
  406584:	strb	w0, [sp, #159]
  406588:	b	406594 <sqrt@plt+0x4b94>
  40658c:	mov	w0, #0x3f                  	// #63
  406590:	strb	w0, [sp, #159]
  406594:	ldrb	w0, [sp, #159]
  406598:	b	406b24 <sqrt@plt+0x5124>
  40659c:	ldr	x0, [sp, #40]
  4065a0:	ldr	w0, [x0]
  4065a4:	add	w2, w0, #0x1
  4065a8:	ldr	x1, [sp, #40]
  4065ac:	str	w2, [x1]
  4065b0:	sxtw	x0, w0
  4065b4:	lsl	x0, x0, #3
  4065b8:	ldr	x1, [sp, #80]
  4065bc:	add	x0, x1, x0
  4065c0:	ldr	x1, [x0]
  4065c4:	ldr	x0, [sp, #40]
  4065c8:	str	x1, [x0, #16]
  4065cc:	ldr	x0, [sp, #40]
  4065d0:	ldr	x0, [x0, #16]
  4065d4:	str	x0, [sp, #144]
  4065d8:	ldr	x0, [sp, #40]
  4065dc:	ldr	x1, [sp, #144]
  4065e0:	str	x1, [x0, #32]
  4065e4:	b	4065f4 <sqrt@plt+0x4bf4>
  4065e8:	ldr	x0, [sp, #144]
  4065ec:	add	x0, x0, #0x1
  4065f0:	str	x0, [sp, #144]
  4065f4:	ldr	x0, [sp, #144]
  4065f8:	ldrb	w0, [x0]
  4065fc:	cmp	w0, #0x0
  406600:	b.eq	406614 <sqrt@plt+0x4c14>  // b.none
  406604:	ldr	x0, [sp, #144]
  406608:	ldrb	w0, [x0]
  40660c:	cmp	w0, #0x3d
  406610:	b.ne	4065e8 <sqrt@plt+0x4be8>  // b.any
  406614:	ldr	x0, [sp, #64]
  406618:	str	x0, [sp, #136]
  40661c:	str	wzr, [sp, #112]
  406620:	b	4066e0 <sqrt@plt+0x4ce0>
  406624:	ldr	x0, [sp, #136]
  406628:	ldr	x3, [x0]
  40662c:	ldr	x0, [sp, #40]
  406630:	ldr	x4, [x0, #32]
  406634:	ldr	x0, [sp, #40]
  406638:	ldr	x0, [x0, #32]
  40663c:	ldr	x1, [sp, #144]
  406640:	sub	x0, x1, x0
  406644:	mov	x2, x0
  406648:	mov	x1, x4
  40664c:	mov	x0, x3
  406650:	bl	4017e0 <strncmp@plt>
  406654:	cmp	w0, #0x0
  406658:	b.ne	4066c8 <sqrt@plt+0x4cc8>  // b.any
  40665c:	ldr	x0, [sp, #40]
  406660:	ldr	x0, [x0, #32]
  406664:	ldr	x1, [sp, #144]
  406668:	sub	x0, x1, x0
  40666c:	mov	w19, w0
  406670:	ldr	x0, [sp, #136]
  406674:	ldr	x0, [x0]
  406678:	bl	401680 <strlen@plt>
  40667c:	cmp	x19, x0
  406680:	b.ne	4066a0 <sqrt@plt+0x4ca0>  // b.any
  406684:	ldr	x0, [sp, #136]
  406688:	str	x0, [sp, #128]
  40668c:	ldr	w0, [sp, #112]
  406690:	str	w0, [sp, #116]
  406694:	mov	w0, #0x1                   	// #1
  406698:	str	w0, [sp, #124]
  40669c:	b	4066f0 <sqrt@plt+0x4cf0>
  4066a0:	ldr	x0, [sp, #128]
  4066a4:	cmp	x0, #0x0
  4066a8:	b.ne	4066c0 <sqrt@plt+0x4cc0>  // b.any
  4066ac:	ldr	x0, [sp, #136]
  4066b0:	str	x0, [sp, #128]
  4066b4:	ldr	w0, [sp, #112]
  4066b8:	str	w0, [sp, #116]
  4066bc:	b	4066c8 <sqrt@plt+0x4cc8>
  4066c0:	mov	w0, #0x1                   	// #1
  4066c4:	str	w0, [sp, #120]
  4066c8:	ldr	x0, [sp, #136]
  4066cc:	add	x0, x0, #0x20
  4066d0:	str	x0, [sp, #136]
  4066d4:	ldr	w0, [sp, #112]
  4066d8:	add	w0, w0, #0x1
  4066dc:	str	w0, [sp, #112]
  4066e0:	ldr	x0, [sp, #136]
  4066e4:	ldr	x0, [x0]
  4066e8:	cmp	x0, #0x0
  4066ec:	b.ne	406624 <sqrt@plt+0x4c24>  // b.any
  4066f0:	ldr	w0, [sp, #120]
  4066f4:	cmp	w0, #0x0
  4066f8:	b.eq	406794 <sqrt@plt+0x4d94>  // b.none
  4066fc:	ldr	w0, [sp, #124]
  406700:	cmp	w0, #0x0
  406704:	b.ne	406794 <sqrt@plt+0x4d94>  // b.any
  406708:	ldr	w0, [sp, #204]
  40670c:	cmp	w0, #0x0
  406710:	b.eq	406758 <sqrt@plt+0x4d58>  // b.none
  406714:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406718:	add	x0, x0, #0x278
  40671c:	ldr	x4, [x0]
  406720:	ldr	x0, [sp, #80]
  406724:	ldr	x2, [x0]
  406728:	ldr	x0, [sp, #40]
  40672c:	ldr	w0, [x0]
  406730:	sxtw	x0, w0
  406734:	lsl	x0, x0, #3
  406738:	ldr	x1, [sp, #80]
  40673c:	add	x0, x1, x0
  406740:	ldr	x0, [x0]
  406744:	mov	x3, x0
  406748:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  40674c:	add	x1, x0, #0xbe0
  406750:	mov	x0, x4
  406754:	bl	401690 <fprintf@plt>
  406758:	ldr	x0, [sp, #40]
  40675c:	ldr	x19, [x0, #32]
  406760:	ldr	x0, [sp, #40]
  406764:	ldr	x0, [x0, #32]
  406768:	bl	401680 <strlen@plt>
  40676c:	add	x1, x19, x0
  406770:	ldr	x0, [sp, #40]
  406774:	str	x1, [x0, #32]
  406778:	ldr	x0, [sp, #40]
  40677c:	ldr	w0, [x0]
  406780:	add	w1, w0, #0x1
  406784:	ldr	x0, [sp, #40]
  406788:	str	w1, [x0]
  40678c:	mov	w0, #0x3f                  	// #63
  406790:	b	406b24 <sqrt@plt+0x5124>
  406794:	ldr	x0, [sp, #128]
  406798:	cmp	x0, #0x0
  40679c:	b.eq	4069a0 <sqrt@plt+0x4fa0>  // b.none
  4067a0:	ldr	w0, [sp, #116]
  4067a4:	str	w0, [sp, #112]
  4067a8:	ldr	x0, [sp, #144]
  4067ac:	ldrb	w0, [x0]
  4067b0:	cmp	w0, #0x0
  4067b4:	b.eq	406844 <sqrt@plt+0x4e44>  // b.none
  4067b8:	ldr	x0, [sp, #128]
  4067bc:	ldr	w0, [x0, #8]
  4067c0:	cmp	w0, #0x0
  4067c4:	b.eq	4067dc <sqrt@plt+0x4ddc>  // b.none
  4067c8:	ldr	x0, [sp, #144]
  4067cc:	add	x1, x0, #0x1
  4067d0:	ldr	x0, [sp, #40]
  4067d4:	str	x1, [x0, #16]
  4067d8:	b	406930 <sqrt@plt+0x4f30>
  4067dc:	ldr	w0, [sp, #204]
  4067e0:	cmp	w0, #0x0
  4067e4:	b.eq	40681c <sqrt@plt+0x4e1c>  // b.none
  4067e8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4067ec:	add	x0, x0, #0x278
  4067f0:	ldr	x4, [x0]
  4067f4:	ldr	x0, [sp, #80]
  4067f8:	ldr	x1, [x0]
  4067fc:	ldr	x0, [sp, #128]
  406800:	ldr	x0, [x0]
  406804:	mov	x3, x0
  406808:	mov	x2, x1
  40680c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  406810:	add	x1, x0, #0xc08
  406814:	mov	x0, x4
  406818:	bl	401690 <fprintf@plt>
  40681c:	ldr	x0, [sp, #40]
  406820:	ldr	x19, [x0, #32]
  406824:	ldr	x0, [sp, #40]
  406828:	ldr	x0, [x0, #32]
  40682c:	bl	401680 <strlen@plt>
  406830:	add	x1, x19, x0
  406834:	ldr	x0, [sp, #40]
  406838:	str	x1, [x0, #32]
  40683c:	mov	w0, #0x3f                  	// #63
  406840:	b	406b24 <sqrt@plt+0x5124>
  406844:	ldr	x0, [sp, #128]
  406848:	ldr	w0, [x0, #8]
  40684c:	cmp	w0, #0x1
  406850:	b.ne	406930 <sqrt@plt+0x4f30>  // b.any
  406854:	ldr	x0, [sp, #40]
  406858:	ldr	w0, [x0]
  40685c:	ldr	w1, [sp, #92]
  406860:	cmp	w1, w0
  406864:	b.le	40689c <sqrt@plt+0x4e9c>
  406868:	ldr	x0, [sp, #40]
  40686c:	ldr	w0, [x0]
  406870:	add	w2, w0, #0x1
  406874:	ldr	x1, [sp, #40]
  406878:	str	w2, [x1]
  40687c:	sxtw	x0, w0
  406880:	lsl	x0, x0, #3
  406884:	ldr	x1, [sp, #80]
  406888:	add	x0, x1, x0
  40688c:	ldr	x1, [x0]
  406890:	ldr	x0, [sp, #40]
  406894:	str	x1, [x0, #16]
  406898:	b	406930 <sqrt@plt+0x4f30>
  40689c:	ldr	w0, [sp, #204]
  4068a0:	cmp	w0, #0x0
  4068a4:	b.eq	4068f0 <sqrt@plt+0x4ef0>  // b.none
  4068a8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  4068ac:	add	x0, x0, #0x278
  4068b0:	ldr	x4, [x0]
  4068b4:	ldr	x0, [sp, #80]
  4068b8:	ldr	x2, [x0]
  4068bc:	ldr	x0, [sp, #40]
  4068c0:	ldr	w0, [x0]
  4068c4:	sxtw	x0, w0
  4068c8:	lsl	x0, x0, #3
  4068cc:	sub	x0, x0, #0x8
  4068d0:	ldr	x1, [sp, #80]
  4068d4:	add	x0, x1, x0
  4068d8:	ldr	x0, [x0]
  4068dc:	mov	x3, x0
  4068e0:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  4068e4:	add	x1, x0, #0xb08
  4068e8:	mov	x0, x4
  4068ec:	bl	401690 <fprintf@plt>
  4068f0:	ldr	x0, [sp, #40]
  4068f4:	ldr	x19, [x0, #32]
  4068f8:	ldr	x0, [sp, #40]
  4068fc:	ldr	x0, [x0, #32]
  406900:	bl	401680 <strlen@plt>
  406904:	add	x1, x19, x0
  406908:	ldr	x0, [sp, #40]
  40690c:	str	x1, [x0, #32]
  406910:	ldr	x0, [sp, #72]
  406914:	ldrb	w0, [x0]
  406918:	cmp	w0, #0x3a
  40691c:	b.ne	406928 <sqrt@plt+0x4f28>  // b.any
  406920:	mov	w0, #0x3a                  	// #58
  406924:	b	406b24 <sqrt@plt+0x5124>
  406928:	mov	w0, #0x3f                  	// #63
  40692c:	b	406b24 <sqrt@plt+0x5124>
  406930:	ldr	x0, [sp, #40]
  406934:	ldr	x19, [x0, #32]
  406938:	ldr	x0, [sp, #40]
  40693c:	ldr	x0, [x0, #32]
  406940:	bl	401680 <strlen@plt>
  406944:	add	x1, x19, x0
  406948:	ldr	x0, [sp, #40]
  40694c:	str	x1, [x0, #32]
  406950:	ldr	x0, [sp, #56]
  406954:	cmp	x0, #0x0
  406958:	b.eq	406968 <sqrt@plt+0x4f68>  // b.none
  40695c:	ldr	x0, [sp, #56]
  406960:	ldr	w1, [sp, #112]
  406964:	str	w1, [x0]
  406968:	ldr	x0, [sp, #128]
  40696c:	ldr	x0, [x0, #16]
  406970:	cmp	x0, #0x0
  406974:	b.eq	406994 <sqrt@plt+0x4f94>  // b.none
  406978:	ldr	x0, [sp, #128]
  40697c:	ldr	x0, [x0, #16]
  406980:	ldr	x1, [sp, #128]
  406984:	ldr	w1, [x1, #24]
  406988:	str	w1, [x0]
  40698c:	mov	w0, #0x0                   	// #0
  406990:	b	406b24 <sqrt@plt+0x5124>
  406994:	ldr	x0, [sp, #128]
  406998:	ldr	w0, [x0, #24]
  40699c:	b	406b24 <sqrt@plt+0x5124>
  4069a0:	ldr	x0, [sp, #40]
  4069a4:	str	xzr, [x0, #32]
  4069a8:	mov	w0, #0x57                  	// #87
  4069ac:	b	406b24 <sqrt@plt+0x5124>
  4069b0:	ldr	x0, [sp, #104]
  4069b4:	add	x0, x0, #0x1
  4069b8:	ldrb	w0, [x0]
  4069bc:	cmp	w0, #0x3a
  4069c0:	b.ne	406b20 <sqrt@plt+0x5120>  // b.any
  4069c4:	ldr	x0, [sp, #104]
  4069c8:	add	x0, x0, #0x2
  4069cc:	ldrb	w0, [x0]
  4069d0:	cmp	w0, #0x3a
  4069d4:	b.ne	406a28 <sqrt@plt+0x5028>  // b.any
  4069d8:	ldr	x0, [sp, #40]
  4069dc:	ldr	x0, [x0, #32]
  4069e0:	ldrb	w0, [x0]
  4069e4:	cmp	w0, #0x0
  4069e8:	b.eq	406a14 <sqrt@plt+0x5014>  // b.none
  4069ec:	ldr	x0, [sp, #40]
  4069f0:	ldr	x1, [x0, #32]
  4069f4:	ldr	x0, [sp, #40]
  4069f8:	str	x1, [x0, #16]
  4069fc:	ldr	x0, [sp, #40]
  406a00:	ldr	w0, [x0]
  406a04:	add	w1, w0, #0x1
  406a08:	ldr	x0, [sp, #40]
  406a0c:	str	w1, [x0]
  406a10:	b	406a1c <sqrt@plt+0x501c>
  406a14:	ldr	x0, [sp, #40]
  406a18:	str	xzr, [x0, #16]
  406a1c:	ldr	x0, [sp, #40]
  406a20:	str	xzr, [x0, #32]
  406a24:	b	406b20 <sqrt@plt+0x5120>
  406a28:	ldr	x0, [sp, #40]
  406a2c:	ldr	x0, [x0, #32]
  406a30:	ldrb	w0, [x0]
  406a34:	cmp	w0, #0x0
  406a38:	b.eq	406a64 <sqrt@plt+0x5064>  // b.none
  406a3c:	ldr	x0, [sp, #40]
  406a40:	ldr	x1, [x0, #32]
  406a44:	ldr	x0, [sp, #40]
  406a48:	str	x1, [x0, #16]
  406a4c:	ldr	x0, [sp, #40]
  406a50:	ldr	w0, [x0]
  406a54:	add	w1, w0, #0x1
  406a58:	ldr	x0, [sp, #40]
  406a5c:	str	w1, [x0]
  406a60:	b	406b18 <sqrt@plt+0x5118>
  406a64:	ldr	x0, [sp, #40]
  406a68:	ldr	w0, [x0]
  406a6c:	ldr	w1, [sp, #92]
  406a70:	cmp	w1, w0
  406a74:	b.ne	406ae8 <sqrt@plt+0x50e8>  // b.any
  406a78:	ldr	w0, [sp, #204]
  406a7c:	cmp	w0, #0x0
  406a80:	b.eq	406ab4 <sqrt@plt+0x50b4>  // b.none
  406a84:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406a88:	add	x0, x0, #0x278
  406a8c:	ldr	x4, [x0]
  406a90:	ldr	x0, [sp, #80]
  406a94:	ldr	x0, [x0]
  406a98:	ldrb	w1, [sp, #159]
  406a9c:	mov	w3, w1
  406aa0:	mov	x2, x0
  406aa4:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  406aa8:	add	x1, x0, #0xbb8
  406aac:	mov	x0, x4
  406ab0:	bl	401690 <fprintf@plt>
  406ab4:	ldrb	w1, [sp, #159]
  406ab8:	ldr	x0, [sp, #40]
  406abc:	str	w1, [x0, #8]
  406ac0:	ldr	x0, [sp, #72]
  406ac4:	ldrb	w0, [x0]
  406ac8:	cmp	w0, #0x3a
  406acc:	b.ne	406adc <sqrt@plt+0x50dc>  // b.any
  406ad0:	mov	w0, #0x3a                  	// #58
  406ad4:	strb	w0, [sp, #159]
  406ad8:	b	406b18 <sqrt@plt+0x5118>
  406adc:	mov	w0, #0x3f                  	// #63
  406ae0:	strb	w0, [sp, #159]
  406ae4:	b	406b18 <sqrt@plt+0x5118>
  406ae8:	ldr	x0, [sp, #40]
  406aec:	ldr	w0, [x0]
  406af0:	add	w2, w0, #0x1
  406af4:	ldr	x1, [sp, #40]
  406af8:	str	w2, [x1]
  406afc:	sxtw	x0, w0
  406b00:	lsl	x0, x0, #3
  406b04:	ldr	x1, [sp, #80]
  406b08:	add	x0, x1, x0
  406b0c:	ldr	x1, [x0]
  406b10:	ldr	x0, [sp, #40]
  406b14:	str	x1, [x0, #16]
  406b18:	ldr	x0, [sp, #40]
  406b1c:	str	xzr, [x0, #32]
  406b20:	ldrb	w0, [sp, #159]
  406b24:	ldr	x19, [sp, #16]
  406b28:	ldp	x29, x30, [sp], #208
  406b2c:	ret
  406b30:	stp	x29, x30, [sp, #-80]!
  406b34:	mov	x29, sp
  406b38:	str	w0, [sp, #60]
  406b3c:	str	x1, [sp, #48]
  406b40:	str	x2, [sp, #40]
  406b44:	str	x3, [sp, #32]
  406b48:	str	x4, [sp, #24]
  406b4c:	str	w5, [sp, #56]
  406b50:	str	w6, [sp, #20]
  406b54:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406b58:	add	x0, x0, #0x240
  406b5c:	ldr	w1, [x0]
  406b60:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406b64:	add	x0, x0, #0x20
  406b68:	str	w1, [x0]
  406b6c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406b70:	add	x0, x0, #0x244
  406b74:	ldr	w1, [x0]
  406b78:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406b7c:	add	x0, x0, #0x20
  406b80:	str	w1, [x0, #4]
  406b84:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406b88:	add	x7, x0, #0x20
  406b8c:	ldr	w6, [sp, #20]
  406b90:	ldr	w5, [sp, #56]
  406b94:	ldr	x4, [sp, #24]
  406b98:	ldr	x3, [sp, #32]
  406b9c:	ldr	x2, [sp, #40]
  406ba0:	ldr	x1, [sp, #48]
  406ba4:	ldr	w0, [sp, #60]
  406ba8:	bl	405828 <sqrt@plt+0x3e28>
  406bac:	str	w0, [sp, #76]
  406bb0:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406bb4:	add	x0, x0, #0x20
  406bb8:	ldr	w1, [x0]
  406bbc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406bc0:	add	x0, x0, #0x240
  406bc4:	str	w1, [x0]
  406bc8:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406bcc:	add	x0, x0, #0x20
  406bd0:	ldr	x1, [x0, #16]
  406bd4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406bd8:	add	x0, x0, #0xa8
  406bdc:	str	x1, [x0]
  406be0:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406be4:	add	x0, x0, #0x20
  406be8:	ldr	w1, [x0, #8]
  406bec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x13fa8>
  406bf0:	add	x0, x0, #0x248
  406bf4:	str	w1, [x0]
  406bf8:	ldr	w0, [sp, #76]
  406bfc:	ldp	x29, x30, [sp], #80
  406c00:	ret
  406c04:	stp	x29, x30, [sp, #-48]!
  406c08:	mov	x29, sp
  406c0c:	str	w0, [sp, #44]
  406c10:	str	x1, [sp, #32]
  406c14:	str	x2, [sp, #24]
  406c18:	mov	w6, #0x1                   	// #1
  406c1c:	mov	w5, #0x0                   	// #0
  406c20:	mov	x4, #0x0                   	// #0
  406c24:	mov	x3, #0x0                   	// #0
  406c28:	ldr	x2, [sp, #24]
  406c2c:	ldr	x1, [sp, #32]
  406c30:	ldr	w0, [sp, #44]
  406c34:	bl	406b30 <sqrt@plt+0x5130>
  406c38:	ldp	x29, x30, [sp], #48
  406c3c:	ret
  406c40:	stp	x29, x30, [sp, #-64]!
  406c44:	mov	x29, sp
  406c48:	str	w0, [sp, #60]
  406c4c:	str	x1, [sp, #48]
  406c50:	str	x2, [sp, #40]
  406c54:	str	x3, [sp, #32]
  406c58:	str	x4, [sp, #24]
  406c5c:	mov	w6, #0x0                   	// #0
  406c60:	mov	w5, #0x0                   	// #0
  406c64:	ldr	x4, [sp, #24]
  406c68:	ldr	x3, [sp, #32]
  406c6c:	ldr	x2, [sp, #40]
  406c70:	ldr	x1, [sp, #48]
  406c74:	ldr	w0, [sp, #60]
  406c78:	bl	406b30 <sqrt@plt+0x5130>
  406c7c:	ldp	x29, x30, [sp], #64
  406c80:	ret
  406c84:	stp	x29, x30, [sp, #-64]!
  406c88:	mov	x29, sp
  406c8c:	str	w0, [sp, #60]
  406c90:	str	x1, [sp, #48]
  406c94:	str	x2, [sp, #40]
  406c98:	str	x3, [sp, #32]
  406c9c:	str	x4, [sp, #24]
  406ca0:	str	x5, [sp, #16]
  406ca4:	ldr	x7, [sp, #16]
  406ca8:	mov	w6, #0x0                   	// #0
  406cac:	mov	w5, #0x0                   	// #0
  406cb0:	ldr	x4, [sp, #24]
  406cb4:	ldr	x3, [sp, #32]
  406cb8:	ldr	x2, [sp, #40]
  406cbc:	ldr	x1, [sp, #48]
  406cc0:	ldr	w0, [sp, #60]
  406cc4:	bl	405828 <sqrt@plt+0x3e28>
  406cc8:	ldp	x29, x30, [sp], #64
  406ccc:	ret
  406cd0:	stp	x29, x30, [sp, #-64]!
  406cd4:	mov	x29, sp
  406cd8:	str	w0, [sp, #60]
  406cdc:	str	x1, [sp, #48]
  406ce0:	str	x2, [sp, #40]
  406ce4:	str	x3, [sp, #32]
  406ce8:	str	x4, [sp, #24]
  406cec:	mov	w6, #0x0                   	// #0
  406cf0:	mov	w5, #0x1                   	// #1
  406cf4:	ldr	x4, [sp, #24]
  406cf8:	ldr	x3, [sp, #32]
  406cfc:	ldr	x2, [sp, #40]
  406d00:	ldr	x1, [sp, #48]
  406d04:	ldr	w0, [sp, #60]
  406d08:	bl	406b30 <sqrt@plt+0x5130>
  406d0c:	ldp	x29, x30, [sp], #64
  406d10:	ret
  406d14:	stp	x29, x30, [sp, #-64]!
  406d18:	mov	x29, sp
  406d1c:	str	w0, [sp, #60]
  406d20:	str	x1, [sp, #48]
  406d24:	str	x2, [sp, #40]
  406d28:	str	x3, [sp, #32]
  406d2c:	str	x4, [sp, #24]
  406d30:	str	x5, [sp, #16]
  406d34:	ldr	x7, [sp, #16]
  406d38:	mov	w6, #0x0                   	// #0
  406d3c:	mov	w5, #0x1                   	// #1
  406d40:	ldr	x4, [sp, #24]
  406d44:	ldr	x3, [sp, #32]
  406d48:	ldr	x2, [sp, #40]
  406d4c:	ldr	x1, [sp, #48]
  406d50:	ldr	w0, [sp, #60]
  406d54:	bl	405828 <sqrt@plt+0x3e28>
  406d58:	ldp	x29, x30, [sp], #64
  406d5c:	ret
  406d60:	sub	sp, sp, #0x20
  406d64:	str	w0, [sp, #12]
  406d68:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406d6c:	add	x0, x0, #0x6c
  406d70:	str	x0, [sp, #24]
  406d74:	ldr	w0, [sp, #12]
  406d78:	cmp	w0, #0x0
  406d7c:	b.lt	406e0c <sqrt@plt+0x540c>  // b.tstop
  406d80:	ldr	w1, [sp, #12]
  406d84:	mov	w0, #0x6667                	// #26215
  406d88:	movk	w0, #0x6666, lsl #16
  406d8c:	smull	x0, w1, w0
  406d90:	lsr	x0, x0, #32
  406d94:	asr	w2, w0, #2
  406d98:	asr	w0, w1, #31
  406d9c:	sub	w2, w2, w0
  406da0:	mov	w0, w2
  406da4:	lsl	w0, w0, #2
  406da8:	add	w0, w0, w2
  406dac:	lsl	w0, w0, #1
  406db0:	sub	w2, w1, w0
  406db4:	and	w0, w2, #0xff
  406db8:	ldr	x1, [sp, #24]
  406dbc:	sub	x1, x1, #0x1
  406dc0:	str	x1, [sp, #24]
  406dc4:	add	w0, w0, #0x30
  406dc8:	and	w1, w0, #0xff
  406dcc:	ldr	x0, [sp, #24]
  406dd0:	strb	w1, [x0]
  406dd4:	ldr	w0, [sp, #12]
  406dd8:	mov	w1, #0x6667                	// #26215
  406ddc:	movk	w1, #0x6666, lsl #16
  406de0:	smull	x1, w0, w1
  406de4:	lsr	x1, x1, #32
  406de8:	asr	w1, w1, #2
  406dec:	asr	w0, w0, #31
  406df0:	sub	w0, w1, w0
  406df4:	str	w0, [sp, #12]
  406df8:	ldr	w0, [sp, #12]
  406dfc:	cmp	w0, #0x0
  406e00:	b.ne	406d80 <sqrt@plt+0x5380>  // b.any
  406e04:	ldr	x0, [sp, #24]
  406e08:	b	406eb0 <sqrt@plt+0x54b0>
  406e0c:	ldr	w1, [sp, #12]
  406e10:	mov	w0, #0x6667                	// #26215
  406e14:	movk	w0, #0x6666, lsl #16
  406e18:	smull	x0, w1, w0
  406e1c:	lsr	x0, x0, #32
  406e20:	asr	w2, w0, #2
  406e24:	asr	w0, w1, #31
  406e28:	sub	w2, w2, w0
  406e2c:	mov	w0, w2
  406e30:	lsl	w0, w0, #2
  406e34:	add	w0, w0, w2
  406e38:	lsl	w0, w0, #1
  406e3c:	sub	w2, w1, w0
  406e40:	and	w0, w2, #0xff
  406e44:	ldr	x1, [sp, #24]
  406e48:	sub	x1, x1, #0x1
  406e4c:	str	x1, [sp, #24]
  406e50:	mov	w1, #0x30                  	// #48
  406e54:	sub	w0, w1, w0
  406e58:	and	w1, w0, #0xff
  406e5c:	ldr	x0, [sp, #24]
  406e60:	strb	w1, [x0]
  406e64:	ldr	w0, [sp, #12]
  406e68:	mov	w1, #0x6667                	// #26215
  406e6c:	movk	w1, #0x6666, lsl #16
  406e70:	smull	x1, w0, w1
  406e74:	lsr	x1, x1, #32
  406e78:	asr	w1, w1, #2
  406e7c:	asr	w0, w0, #31
  406e80:	sub	w0, w1, w0
  406e84:	str	w0, [sp, #12]
  406e88:	ldr	w0, [sp, #12]
  406e8c:	cmp	w0, #0x0
  406e90:	b.ne	406e0c <sqrt@plt+0x540c>  // b.any
  406e94:	ldr	x0, [sp, #24]
  406e98:	sub	x0, x0, #0x1
  406e9c:	str	x0, [sp, #24]
  406ea0:	ldr	x0, [sp, #24]
  406ea4:	mov	w1, #0x2d                  	// #45
  406ea8:	strb	w1, [x0]
  406eac:	ldr	x0, [sp, #24]
  406eb0:	add	sp, sp, #0x20
  406eb4:	ret
  406eb8:	sub	sp, sp, #0x20
  406ebc:	str	w0, [sp, #12]
  406ec0:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406ec4:	add	x0, x0, #0x84
  406ec8:	str	x0, [sp, #24]
  406ecc:	ldr	w2, [sp, #12]
  406ed0:	mov	w0, #0xcccd                	// #52429
  406ed4:	movk	w0, #0xcccc, lsl #16
  406ed8:	umull	x0, w2, w0
  406edc:	lsr	x0, x0, #32
  406ee0:	lsr	w1, w0, #3
  406ee4:	mov	w0, w1
  406ee8:	lsl	w0, w0, #2
  406eec:	add	w0, w0, w1
  406ef0:	lsl	w0, w0, #1
  406ef4:	sub	w1, w2, w0
  406ef8:	and	w0, w1, #0xff
  406efc:	ldr	x1, [sp, #24]
  406f00:	sub	x1, x1, #0x1
  406f04:	str	x1, [sp, #24]
  406f08:	add	w0, w0, #0x30
  406f0c:	and	w1, w0, #0xff
  406f10:	ldr	x0, [sp, #24]
  406f14:	strb	w1, [x0]
  406f18:	ldr	w1, [sp, #12]
  406f1c:	mov	w0, #0xcccd                	// #52429
  406f20:	movk	w0, #0xcccc, lsl #16
  406f24:	umull	x0, w1, w0
  406f28:	lsr	x0, x0, #32
  406f2c:	lsr	w0, w0, #3
  406f30:	str	w0, [sp, #12]
  406f34:	ldr	w0, [sp, #12]
  406f38:	cmp	w0, #0x0
  406f3c:	b.ne	406ecc <sqrt@plt+0x54cc>  // b.any
  406f40:	ldr	x0, [sp, #24]
  406f44:	add	sp, sp, #0x20
  406f48:	ret
  406f4c:	stp	x29, x30, [sp, #-32]!
  406f50:	mov	x29, sp
  406f54:	str	x0, [sp, #24]
  406f58:	mov	w1, #0x3                   	// #3
  406f5c:	ldr	x0, [sp, #24]
  406f60:	bl	401850 <pathconf@plt>
  406f64:	ldp	x29, x30, [sp], #32
  406f68:	ret
  406f6c:	stp	x29, x30, [sp, #-32]!
  406f70:	mov	x29, sp
  406f74:	str	x0, [sp, #24]
  406f78:	ldr	x0, [sp, #24]
  406f7c:	bl	401680 <strlen@plt>
  406f80:	mov	x2, x0
  406f84:	ldr	x1, [sp, #24]
  406f88:	mov	w0, #0x2                   	// #2
  406f8c:	bl	401900 <write@plt>
  406f90:	nop
  406f94:	ldp	x29, x30, [sp], #32
  406f98:	ret

0000000000406f9c <_Znwm@@Base>:
  406f9c:	stp	x29, x30, [sp, #-48]!
  406fa0:	mov	x29, sp
  406fa4:	str	x0, [sp, #24]
  406fa8:	ldr	x0, [sp, #24]
  406fac:	cmp	x0, #0x0
  406fb0:	b.ne	406fc0 <_Znwm@@Base+0x24>  // b.any
  406fb4:	ldr	x0, [sp, #24]
  406fb8:	add	x0, x0, #0x1
  406fbc:	str	x0, [sp, #24]
  406fc0:	ldr	x0, [sp, #24]
  406fc4:	mov	w0, w0
  406fc8:	bl	401910 <malloc@plt>
  406fcc:	str	x0, [sp, #40]
  406fd0:	ldr	x0, [sp, #40]
  406fd4:	cmp	x0, #0x0
  406fd8:	b.ne	407020 <_Znwm@@Base+0x84>  // b.any
  406fdc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406fe0:	add	x0, x0, #0x90
  406fe4:	ldr	x0, [x0]
  406fe8:	cmp	x0, #0x0
  406fec:	b.eq	40700c <_Znwm@@Base+0x70>  // b.none
  406ff0:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  406ff4:	add	x0, x0, #0x90
  406ff8:	ldr	x0, [x0]
  406ffc:	bl	406f6c <sqrt@plt+0x556c>
  407000:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  407004:	add	x0, x0, #0xc48
  407008:	bl	406f6c <sqrt@plt+0x556c>
  40700c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  407010:	add	x0, x0, #0xc50
  407014:	bl	406f6c <sqrt@plt+0x556c>
  407018:	mov	w0, #0xffffffff            	// #-1
  40701c:	bl	401720 <_exit@plt>
  407020:	ldr	x0, [sp, #40]
  407024:	ldp	x29, x30, [sp], #48
  407028:	ret

000000000040702c <_ZdlPv@@Base>:
  40702c:	stp	x29, x30, [sp, #-32]!
  407030:	mov	x29, sp
  407034:	str	x0, [sp, #24]
  407038:	ldr	x0, [sp, #24]
  40703c:	cmp	x0, #0x0
  407040:	b.eq	40704c <_ZdlPv@@Base+0x20>  // b.none
  407044:	ldr	x0, [sp, #24]
  407048:	bl	401700 <free@plt>
  40704c:	nop
  407050:	ldp	x29, x30, [sp], #32
  407054:	ret

0000000000407058 <_ZdlPvm@@Base>:
  407058:	stp	x29, x30, [sp, #-32]!
  40705c:	mov	x29, sp
  407060:	str	x0, [sp, #24]
  407064:	str	x1, [sp, #16]
  407068:	ldr	x0, [sp, #24]
  40706c:	cmp	x0, #0x0
  407070:	b.eq	40707c <_ZdlPvm@@Base+0x24>  // b.none
  407074:	ldr	x0, [sp, #24]
  407078:	bl	401700 <free@plt>
  40707c:	nop
  407080:	ldp	x29, x30, [sp], #32
  407084:	ret
  407088:	stp	x29, x30, [sp, #-48]!
  40708c:	mov	x29, sp
  407090:	str	w0, [sp, #28]
  407094:	ldr	w0, [sp, #28]
  407098:	cmp	w0, #0x3
  40709c:	b.hi	4070a8 <_ZdlPvm@@Base+0x50>  // b.pmore
  4070a0:	mov	w0, #0x1                   	// #1
  4070a4:	b	4071b0 <_ZdlPvm@@Base+0x158>
  4070a8:	ldr	w0, [sp, #28]
  4070ac:	and	w0, w0, #0x1
  4070b0:	cmp	w0, #0x0
  4070b4:	b.ne	4070c0 <_ZdlPvm@@Base+0x68>  // b.any
  4070b8:	mov	w0, #0x0                   	// #0
  4070bc:	b	4071b0 <_ZdlPvm@@Base+0x158>
  4070c0:	ldr	w2, [sp, #28]
  4070c4:	mov	w0, #0xaaab                	// #43691
  4070c8:	movk	w0, #0xaaaa, lsl #16
  4070cc:	umull	x0, w2, w0
  4070d0:	lsr	x0, x0, #32
  4070d4:	lsr	w1, w0, #1
  4070d8:	mov	w0, w1
  4070dc:	lsl	w0, w0, #1
  4070e0:	add	w0, w0, w1
  4070e4:	sub	w1, w2, w0
  4070e8:	cmp	w1, #0x0
  4070ec:	b.ne	4070f8 <_ZdlPvm@@Base+0xa0>  // b.any
  4070f0:	mov	w0, #0x0                   	// #0
  4070f4:	b	4071b0 <_ZdlPvm@@Base+0x158>
  4070f8:	ldr	w0, [sp, #28]
  4070fc:	ucvtf	d0, w0
  407100:	bl	401a00 <sqrt@plt>
  407104:	fcvtzu	w0, d0
  407108:	str	w0, [sp, #40]
  40710c:	mov	w0, #0x5                   	// #5
  407110:	str	w0, [sp, #44]
  407114:	ldr	w1, [sp, #44]
  407118:	ldr	w0, [sp, #40]
  40711c:	cmp	w1, w0
  407120:	b.hi	4071a0 <_ZdlPvm@@Base+0x148>  // b.pmore
  407124:	ldr	w0, [sp, #28]
  407128:	ldr	w1, [sp, #44]
  40712c:	udiv	w2, w0, w1
  407130:	ldr	w1, [sp, #44]
  407134:	mul	w1, w2, w1
  407138:	sub	w0, w0, w1
  40713c:	cmp	w0, #0x0
  407140:	b.ne	40714c <_ZdlPvm@@Base+0xf4>  // b.any
  407144:	mov	w0, #0x0                   	// #0
  407148:	b	4071b0 <_ZdlPvm@@Base+0x158>
  40714c:	ldr	w0, [sp, #44]
  407150:	add	w0, w0, #0x2
  407154:	str	w0, [sp, #44]
  407158:	ldr	w1, [sp, #44]
  40715c:	ldr	w0, [sp, #40]
  407160:	cmp	w1, w0
  407164:	b.hi	4071a8 <_ZdlPvm@@Base+0x150>  // b.pmore
  407168:	ldr	w0, [sp, #28]
  40716c:	ldr	w1, [sp, #44]
  407170:	udiv	w2, w0, w1
  407174:	ldr	w1, [sp, #44]
  407178:	mul	w1, w2, w1
  40717c:	sub	w0, w0, w1
  407180:	cmp	w0, #0x0
  407184:	b.ne	407190 <_ZdlPvm@@Base+0x138>  // b.any
  407188:	mov	w0, #0x0                   	// #0
  40718c:	b	4071b0 <_ZdlPvm@@Base+0x158>
  407190:	ldr	w0, [sp, #44]
  407194:	add	w0, w0, #0x4
  407198:	str	w0, [sp, #44]
  40719c:	b	407114 <_ZdlPvm@@Base+0xbc>
  4071a0:	nop
  4071a4:	b	4071ac <_ZdlPvm@@Base+0x154>
  4071a8:	nop
  4071ac:	mov	w0, #0x1                   	// #1
  4071b0:	ldp	x29, x30, [sp], #48
  4071b4:	ret
  4071b8:	stp	x29, x30, [sp, #-32]!
  4071bc:	mov	x29, sp
  4071c0:	str	w0, [sp, #28]
  4071c4:	str	x1, [sp, #16]
  4071c8:	ldr	w0, [sp, #28]
  4071cc:	cmp	w0, #0x0
  4071d0:	b.ne	4071e4 <_ZdlPvm@@Base+0x18c>  // b.any
  4071d4:	ldr	x0, [sp, #16]
  4071d8:	str	wzr, [x0]
  4071dc:	mov	x0, #0x0                   	// #0
  4071e0:	b	407204 <_ZdlPvm@@Base+0x1ac>
  4071e4:	ldr	w0, [sp, #28]
  4071e8:	lsl	w1, w0, #1
  4071ec:	ldr	x0, [sp, #16]
  4071f0:	str	w1, [x0]
  4071f4:	ldr	x0, [sp, #16]
  4071f8:	ldr	w0, [x0]
  4071fc:	sxtw	x0, w0
  407200:	bl	401620 <_Znam@plt>
  407204:	ldp	x29, x30, [sp], #32
  407208:	ret
  40720c:	stp	x29, x30, [sp, #-32]!
  407210:	mov	x29, sp
  407214:	str	x0, [sp, #24]
  407218:	str	w1, [sp, #20]
  40721c:	ldr	x0, [sp, #24]
  407220:	cmp	x0, #0x0
  407224:	b.eq	407230 <_ZdlPvm@@Base+0x1d8>  // b.none
  407228:	ldr	x0, [sp, #24]
  40722c:	bl	401890 <_ZdaPv@plt>
  407230:	nop
  407234:	ldp	x29, x30, [sp], #32
  407238:	ret
  40723c:	stp	x29, x30, [sp, #-48]!
  407240:	mov	x29, sp
  407244:	str	x0, [sp, #40]
  407248:	str	w1, [sp, #36]
  40724c:	str	w2, [sp, #32]
  407250:	str	x3, [sp, #24]
  407254:	ldr	w1, [sp, #36]
  407258:	ldr	w0, [sp, #32]
  40725c:	cmp	w1, w0
  407260:	b.lt	407278 <_ZdlPvm@@Base+0x220>  // b.tstop
  407264:	ldr	x0, [sp, #24]
  407268:	ldr	w1, [sp, #36]
  40726c:	str	w1, [x0]
  407270:	ldr	x0, [sp, #40]
  407274:	b	4072c8 <_ZdlPvm@@Base+0x270>
  407278:	ldr	x0, [sp, #40]
  40727c:	cmp	x0, #0x0
  407280:	b.eq	40728c <_ZdlPvm@@Base+0x234>  // b.none
  407284:	ldr	x0, [sp, #40]
  407288:	bl	401890 <_ZdaPv@plt>
  40728c:	ldr	w0, [sp, #32]
  407290:	cmp	w0, #0x0
  407294:	b.ne	4072a8 <_ZdlPvm@@Base+0x250>  // b.any
  407298:	ldr	x0, [sp, #24]
  40729c:	str	wzr, [x0]
  4072a0:	mov	x0, #0x0                   	// #0
  4072a4:	b	4072c8 <_ZdlPvm@@Base+0x270>
  4072a8:	ldr	w0, [sp, #32]
  4072ac:	lsl	w1, w0, #1
  4072b0:	ldr	x0, [sp, #24]
  4072b4:	str	w1, [x0]
  4072b8:	ldr	x0, [sp, #24]
  4072bc:	ldr	w0, [x0]
  4072c0:	sxtw	x0, w0
  4072c4:	bl	401620 <_Znam@plt>
  4072c8:	ldp	x29, x30, [sp], #48
  4072cc:	ret
  4072d0:	stp	x29, x30, [sp, #-64]!
  4072d4:	mov	x29, sp
  4072d8:	str	x0, [sp, #40]
  4072dc:	str	w1, [sp, #36]
  4072e0:	str	w2, [sp, #32]
  4072e4:	str	w3, [sp, #28]
  4072e8:	str	x4, [sp, #16]
  4072ec:	ldr	w1, [sp, #36]
  4072f0:	ldr	w0, [sp, #28]
  4072f4:	cmp	w1, w0
  4072f8:	b.lt	407310 <_ZdlPvm@@Base+0x2b8>  // b.tstop
  4072fc:	ldr	x0, [sp, #16]
  407300:	ldr	w1, [sp, #36]
  407304:	str	w1, [x0]
  407308:	ldr	x0, [sp, #40]
  40730c:	b	4073ac <_ZdlPvm@@Base+0x354>
  407310:	ldr	w0, [sp, #28]
  407314:	cmp	w0, #0x0
  407318:	b.ne	407340 <_ZdlPvm@@Base+0x2e8>  // b.any
  40731c:	ldr	x0, [sp, #40]
  407320:	cmp	x0, #0x0
  407324:	b.eq	407330 <_ZdlPvm@@Base+0x2d8>  // b.none
  407328:	ldr	x0, [sp, #40]
  40732c:	bl	401890 <_ZdaPv@plt>
  407330:	ldr	x0, [sp, #16]
  407334:	str	wzr, [x0]
  407338:	mov	x0, #0x0                   	// #0
  40733c:	b	4073ac <_ZdlPvm@@Base+0x354>
  407340:	ldr	w0, [sp, #28]
  407344:	lsl	w1, w0, #1
  407348:	ldr	x0, [sp, #16]
  40734c:	str	w1, [x0]
  407350:	ldr	x0, [sp, #16]
  407354:	ldr	w0, [x0]
  407358:	sxtw	x0, w0
  40735c:	bl	401620 <_Znam@plt>
  407360:	str	x0, [sp, #56]
  407364:	ldr	w1, [sp, #32]
  407368:	ldr	w0, [sp, #28]
  40736c:	cmp	w1, w0
  407370:	b.ge	407394 <_ZdlPvm@@Base+0x33c>  // b.tcont
  407374:	ldr	w0, [sp, #32]
  407378:	cmp	w0, #0x0
  40737c:	b.eq	407394 <_ZdlPvm@@Base+0x33c>  // b.none
  407380:	ldrsw	x0, [sp, #32]
  407384:	mov	x2, x0
  407388:	ldr	x1, [sp, #40]
  40738c:	ldr	x0, [sp, #56]
  407390:	bl	401640 <memcpy@plt>
  407394:	ldr	x0, [sp, #40]
  407398:	cmp	x0, #0x0
  40739c:	b.eq	4073a8 <_ZdlPvm@@Base+0x350>  // b.none
  4073a0:	ldr	x0, [sp, #40]
  4073a4:	bl	401890 <_ZdaPv@plt>
  4073a8:	ldr	x0, [sp, #56]
  4073ac:	ldp	x29, x30, [sp], #64
  4073b0:	ret
  4073b4:	sub	sp, sp, #0x10
  4073b8:	str	x0, [sp, #8]
  4073bc:	ldr	x0, [sp, #8]
  4073c0:	str	xzr, [x0]
  4073c4:	ldr	x0, [sp, #8]
  4073c8:	str	wzr, [x0, #8]
  4073cc:	ldr	x0, [sp, #8]
  4073d0:	str	wzr, [x0, #12]
  4073d4:	nop
  4073d8:	add	sp, sp, #0x10
  4073dc:	ret
  4073e0:	stp	x29, x30, [sp, #-48]!
  4073e4:	mov	x29, sp
  4073e8:	str	x0, [sp, #40]
  4073ec:	str	x1, [sp, #32]
  4073f0:	str	w2, [sp, #28]
  4073f4:	ldr	x0, [sp, #40]
  4073f8:	ldr	w1, [sp, #28]
  4073fc:	str	w1, [x0, #8]
  407400:	ldr	w0, [sp, #28]
  407404:	mvn	w0, w0
  407408:	lsr	w0, w0, #31
  40740c:	and	w0, w0, #0xff
  407410:	mov	w3, w0
  407414:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  407418:	add	x2, x0, #0xc68
  40741c:	mov	w1, #0x57                  	// #87
  407420:	mov	w0, w3
  407424:	bl	404164 <sqrt@plt+0x2764>
  407428:	ldr	x0, [sp, #40]
  40742c:	add	x0, x0, #0xc
  407430:	mov	x1, x0
  407434:	ldr	w0, [sp, #28]
  407438:	bl	4071b8 <_ZdlPvm@@Base+0x160>
  40743c:	mov	x1, x0
  407440:	ldr	x0, [sp, #40]
  407444:	str	x1, [x0]
  407448:	ldr	w0, [sp, #28]
  40744c:	cmp	w0, #0x0
  407450:	b.eq	40746c <_ZdlPvm@@Base+0x414>  // b.none
  407454:	ldr	x0, [sp, #40]
  407458:	ldr	x0, [x0]
  40745c:	ldrsw	x1, [sp, #28]
  407460:	mov	x2, x1
  407464:	ldr	x1, [sp, #32]
  407468:	bl	401640 <memcpy@plt>
  40746c:	nop
  407470:	ldp	x29, x30, [sp], #48
  407474:	ret
  407478:	stp	x29, x30, [sp, #-32]!
  40747c:	mov	x29, sp
  407480:	str	x0, [sp, #24]
  407484:	str	x1, [sp, #16]
  407488:	ldr	x0, [sp, #16]
  40748c:	cmp	x0, #0x0
  407490:	b.ne	4074b0 <_ZdlPvm@@Base+0x458>  // b.any
  407494:	ldr	x0, [sp, #24]
  407498:	str	wzr, [x0, #8]
  40749c:	ldr	x0, [sp, #24]
  4074a0:	str	xzr, [x0]
  4074a4:	ldr	x0, [sp, #24]
  4074a8:	str	wzr, [x0, #12]
  4074ac:	b	407520 <_ZdlPvm@@Base+0x4c8>
  4074b0:	ldr	x0, [sp, #16]
  4074b4:	bl	401680 <strlen@plt>
  4074b8:	mov	w1, w0
  4074bc:	ldr	x0, [sp, #24]
  4074c0:	str	w1, [x0, #8]
  4074c4:	ldr	x0, [sp, #24]
  4074c8:	ldr	w2, [x0, #8]
  4074cc:	ldr	x0, [sp, #24]
  4074d0:	add	x0, x0, #0xc
  4074d4:	mov	x1, x0
  4074d8:	mov	w0, w2
  4074dc:	bl	4071b8 <_ZdlPvm@@Base+0x160>
  4074e0:	mov	x1, x0
  4074e4:	ldr	x0, [sp, #24]
  4074e8:	str	x1, [x0]
  4074ec:	ldr	x0, [sp, #24]
  4074f0:	ldr	w0, [x0, #8]
  4074f4:	cmp	w0, #0x0
  4074f8:	b.eq	407520 <_ZdlPvm@@Base+0x4c8>  // b.none
  4074fc:	ldr	x0, [sp, #24]
  407500:	ldr	x3, [x0]
  407504:	ldr	x0, [sp, #24]
  407508:	ldr	w0, [x0, #8]
  40750c:	sxtw	x0, w0
  407510:	mov	x2, x0
  407514:	ldr	x1, [sp, #16]
  407518:	mov	x0, x3
  40751c:	bl	401640 <memcpy@plt>
  407520:	nop
  407524:	ldp	x29, x30, [sp], #32
  407528:	ret
  40752c:	stp	x29, x30, [sp, #-32]!
  407530:	mov	x29, sp
  407534:	str	x0, [sp, #24]
  407538:	strb	w1, [sp, #23]
  40753c:	ldr	x0, [sp, #24]
  407540:	mov	w1, #0x1                   	// #1
  407544:	str	w1, [x0, #8]
  407548:	ldr	x0, [sp, #24]
  40754c:	add	x0, x0, #0xc
  407550:	mov	x1, x0
  407554:	mov	w0, #0x1                   	// #1
  407558:	bl	4071b8 <_ZdlPvm@@Base+0x160>
  40755c:	mov	x1, x0
  407560:	ldr	x0, [sp, #24]
  407564:	str	x1, [x0]
  407568:	ldr	x0, [sp, #24]
  40756c:	ldr	x0, [x0]
  407570:	ldrb	w1, [sp, #23]
  407574:	strb	w1, [x0]
  407578:	nop
  40757c:	ldp	x29, x30, [sp], #32
  407580:	ret
  407584:	stp	x29, x30, [sp, #-32]!
  407588:	mov	x29, sp
  40758c:	str	x0, [sp, #24]
  407590:	str	x1, [sp, #16]
  407594:	ldr	x0, [sp, #16]
  407598:	ldr	w1, [x0, #8]
  40759c:	ldr	x0, [sp, #24]
  4075a0:	str	w1, [x0, #8]
  4075a4:	ldr	x0, [sp, #24]
  4075a8:	ldr	w2, [x0, #8]
  4075ac:	ldr	x0, [sp, #24]
  4075b0:	add	x0, x0, #0xc
  4075b4:	mov	x1, x0
  4075b8:	mov	w0, w2
  4075bc:	bl	4071b8 <_ZdlPvm@@Base+0x160>
  4075c0:	mov	x1, x0
  4075c4:	ldr	x0, [sp, #24]
  4075c8:	str	x1, [x0]
  4075cc:	ldr	x0, [sp, #24]
  4075d0:	ldr	w0, [x0, #8]
  4075d4:	cmp	w0, #0x0
  4075d8:	b.eq	407604 <_ZdlPvm@@Base+0x5ac>  // b.none
  4075dc:	ldr	x0, [sp, #24]
  4075e0:	ldr	x3, [x0]
  4075e4:	ldr	x0, [sp, #16]
  4075e8:	ldr	x1, [x0]
  4075ec:	ldr	x0, [sp, #24]
  4075f0:	ldr	w0, [x0, #8]
  4075f4:	sxtw	x0, w0
  4075f8:	mov	x2, x0
  4075fc:	mov	x0, x3
  407600:	bl	401640 <memcpy@plt>
  407604:	nop
  407608:	ldp	x29, x30, [sp], #32
  40760c:	ret
  407610:	stp	x29, x30, [sp, #-32]!
  407614:	mov	x29, sp
  407618:	str	x0, [sp, #24]
  40761c:	ldr	x0, [sp, #24]
  407620:	ldr	x2, [x0]
  407624:	ldr	x0, [sp, #24]
  407628:	ldr	w0, [x0, #12]
  40762c:	mov	w1, w0
  407630:	mov	x0, x2
  407634:	bl	40720c <_ZdlPvm@@Base+0x1b4>
  407638:	nop
  40763c:	ldp	x29, x30, [sp], #32
  407640:	ret
  407644:	stp	x29, x30, [sp, #-32]!
  407648:	mov	x29, sp
  40764c:	str	x0, [sp, #24]
  407650:	str	x1, [sp, #16]
  407654:	ldr	x0, [sp, #24]
  407658:	ldr	x4, [x0]
  40765c:	ldr	x0, [sp, #24]
  407660:	ldr	w1, [x0, #12]
  407664:	ldr	x0, [sp, #16]
  407668:	ldr	w2, [x0, #8]
  40766c:	ldr	x0, [sp, #24]
  407670:	add	x0, x0, #0xc
  407674:	mov	x3, x0
  407678:	mov	x0, x4
  40767c:	bl	40723c <_ZdlPvm@@Base+0x1e4>
  407680:	mov	x1, x0
  407684:	ldr	x0, [sp, #24]
  407688:	str	x1, [x0]
  40768c:	ldr	x0, [sp, #16]
  407690:	ldr	w1, [x0, #8]
  407694:	ldr	x0, [sp, #24]
  407698:	str	w1, [x0, #8]
  40769c:	ldr	x0, [sp, #24]
  4076a0:	ldr	w0, [x0, #8]
  4076a4:	cmp	w0, #0x0
  4076a8:	b.eq	4076d4 <_ZdlPvm@@Base+0x67c>  // b.none
  4076ac:	ldr	x0, [sp, #24]
  4076b0:	ldr	x3, [x0]
  4076b4:	ldr	x0, [sp, #16]
  4076b8:	ldr	x1, [x0]
  4076bc:	ldr	x0, [sp, #24]
  4076c0:	ldr	w0, [x0, #8]
  4076c4:	sxtw	x0, w0
  4076c8:	mov	x2, x0
  4076cc:	mov	x0, x3
  4076d0:	bl	401640 <memcpy@plt>
  4076d4:	ldr	x0, [sp, #24]
  4076d8:	ldp	x29, x30, [sp], #32
  4076dc:	ret
  4076e0:	stp	x29, x30, [sp, #-48]!
  4076e4:	mov	x29, sp
  4076e8:	str	x0, [sp, #24]
  4076ec:	str	x1, [sp, #16]
  4076f0:	ldr	x0, [sp, #16]
  4076f4:	cmp	x0, #0x0
  4076f8:	b.ne	407734 <_ZdlPvm@@Base+0x6dc>  // b.any
  4076fc:	ldr	x0, [sp, #24]
  407700:	ldr	x2, [x0]
  407704:	ldr	x0, [sp, #24]
  407708:	ldr	w0, [x0, #8]
  40770c:	mov	w1, w0
  407710:	mov	x0, x2
  407714:	bl	40720c <_ZdlPvm@@Base+0x1b4>
  407718:	ldr	x0, [sp, #24]
  40771c:	str	wzr, [x0, #8]
  407720:	ldr	x0, [sp, #24]
  407724:	str	xzr, [x0]
  407728:	ldr	x0, [sp, #24]
  40772c:	str	wzr, [x0, #12]
  407730:	b	4077b4 <_ZdlPvm@@Base+0x75c>
  407734:	ldr	x0, [sp, #16]
  407738:	bl	401680 <strlen@plt>
  40773c:	str	w0, [sp, #44]
  407740:	ldr	x0, [sp, #24]
  407744:	ldr	x4, [x0]
  407748:	ldr	x0, [sp, #24]
  40774c:	ldr	w1, [x0, #12]
  407750:	ldr	x0, [sp, #24]
  407754:	add	x0, x0, #0xc
  407758:	mov	x3, x0
  40775c:	ldr	w2, [sp, #44]
  407760:	mov	x0, x4
  407764:	bl	40723c <_ZdlPvm@@Base+0x1e4>
  407768:	mov	x1, x0
  40776c:	ldr	x0, [sp, #24]
  407770:	str	x1, [x0]
  407774:	ldr	x0, [sp, #24]
  407778:	ldr	w1, [sp, #44]
  40777c:	str	w1, [x0, #8]
  407780:	ldr	x0, [sp, #24]
  407784:	ldr	w0, [x0, #8]
  407788:	cmp	w0, #0x0
  40778c:	b.eq	4077b4 <_ZdlPvm@@Base+0x75c>  // b.none
  407790:	ldr	x0, [sp, #24]
  407794:	ldr	x3, [x0]
  407798:	ldr	x0, [sp, #24]
  40779c:	ldr	w0, [x0, #8]
  4077a0:	sxtw	x0, w0
  4077a4:	mov	x2, x0
  4077a8:	ldr	x1, [sp, #16]
  4077ac:	mov	x0, x3
  4077b0:	bl	401640 <memcpy@plt>
  4077b4:	ldr	x0, [sp, #24]
  4077b8:	ldp	x29, x30, [sp], #48
  4077bc:	ret
  4077c0:	stp	x29, x30, [sp, #-32]!
  4077c4:	mov	x29, sp
  4077c8:	str	x0, [sp, #24]
  4077cc:	strb	w1, [sp, #23]
  4077d0:	ldr	x0, [sp, #24]
  4077d4:	ldr	x4, [x0]
  4077d8:	ldr	x0, [sp, #24]
  4077dc:	ldr	w1, [x0, #12]
  4077e0:	ldr	x0, [sp, #24]
  4077e4:	add	x0, x0, #0xc
  4077e8:	mov	x3, x0
  4077ec:	mov	w2, #0x1                   	// #1
  4077f0:	mov	x0, x4
  4077f4:	bl	40723c <_ZdlPvm@@Base+0x1e4>
  4077f8:	mov	x1, x0
  4077fc:	ldr	x0, [sp, #24]
  407800:	str	x1, [x0]
  407804:	ldr	x0, [sp, #24]
  407808:	mov	w1, #0x1                   	// #1
  40780c:	str	w1, [x0, #8]
  407810:	ldr	x0, [sp, #24]
  407814:	ldr	x0, [x0]
  407818:	ldrb	w1, [sp, #23]
  40781c:	strb	w1, [x0]
  407820:	ldr	x0, [sp, #24]
  407824:	ldp	x29, x30, [sp], #32
  407828:	ret
  40782c:	stp	x29, x30, [sp, #-32]!
  407830:	mov	x29, sp
  407834:	str	x0, [sp, #24]
  407838:	str	x1, [sp, #16]
  40783c:	ldr	x0, [sp, #24]
  407840:	ldr	x2, [x0]
  407844:	ldr	x0, [sp, #24]
  407848:	ldr	w0, [x0, #12]
  40784c:	mov	w1, w0
  407850:	mov	x0, x2
  407854:	bl	40720c <_ZdlPvm@@Base+0x1b4>
  407858:	ldr	x0, [sp, #16]
  40785c:	ldr	x1, [x0]
  407860:	ldr	x0, [sp, #24]
  407864:	str	x1, [x0]
  407868:	ldr	x0, [sp, #16]
  40786c:	ldr	w1, [x0, #8]
  407870:	ldr	x0, [sp, #24]
  407874:	str	w1, [x0, #8]
  407878:	ldr	x0, [sp, #16]
  40787c:	ldr	w1, [x0, #12]
  407880:	ldr	x0, [sp, #24]
  407884:	str	w1, [x0, #12]
  407888:	ldr	x0, [sp, #16]
  40788c:	str	xzr, [x0]
  407890:	ldr	x0, [sp, #16]
  407894:	str	wzr, [x0, #8]
  407898:	ldr	x0, [sp, #16]
  40789c:	str	wzr, [x0, #12]
  4078a0:	nop
  4078a4:	ldp	x29, x30, [sp], #32
  4078a8:	ret
  4078ac:	stp	x29, x30, [sp, #-32]!
  4078b0:	mov	x29, sp
  4078b4:	str	x0, [sp, #24]
  4078b8:	ldr	x0, [sp, #24]
  4078bc:	ldr	x5, [x0]
  4078c0:	ldr	x0, [sp, #24]
  4078c4:	ldr	w1, [x0, #12]
  4078c8:	ldr	x0, [sp, #24]
  4078cc:	ldr	w2, [x0, #8]
  4078d0:	ldr	x0, [sp, #24]
  4078d4:	ldr	w0, [x0, #8]
  4078d8:	add	w3, w0, #0x1
  4078dc:	ldr	x0, [sp, #24]
  4078e0:	add	x0, x0, #0xc
  4078e4:	mov	x4, x0
  4078e8:	mov	x0, x5
  4078ec:	bl	4072d0 <_ZdlPvm@@Base+0x278>
  4078f0:	mov	x1, x0
  4078f4:	ldr	x0, [sp, #24]
  4078f8:	str	x1, [x0]
  4078fc:	nop
  407900:	ldp	x29, x30, [sp], #32
  407904:	ret
  407908:	stp	x29, x30, [sp, #-48]!
  40790c:	mov	x29, sp
  407910:	str	x0, [sp, #24]
  407914:	str	x1, [sp, #16]
  407918:	ldr	x0, [sp, #16]
  40791c:	cmp	x0, #0x0
  407920:	b.eq	4079c8 <_ZdlPvm@@Base+0x970>  // b.none
  407924:	ldr	x0, [sp, #16]
  407928:	bl	401680 <strlen@plt>
  40792c:	str	w0, [sp, #44]
  407930:	ldr	x0, [sp, #24]
  407934:	ldr	w0, [x0, #8]
  407938:	ldr	w1, [sp, #44]
  40793c:	add	w0, w1, w0
  407940:	str	w0, [sp, #40]
  407944:	ldr	x0, [sp, #24]
  407948:	ldr	w0, [x0, #12]
  40794c:	ldr	w1, [sp, #40]
  407950:	cmp	w1, w0
  407954:	b.le	407994 <_ZdlPvm@@Base+0x93c>
  407958:	ldr	x0, [sp, #24]
  40795c:	ldr	x5, [x0]
  407960:	ldr	x0, [sp, #24]
  407964:	ldr	w1, [x0, #12]
  407968:	ldr	x0, [sp, #24]
  40796c:	ldr	w2, [x0, #8]
  407970:	ldr	x0, [sp, #24]
  407974:	add	x0, x0, #0xc
  407978:	mov	x4, x0
  40797c:	ldr	w3, [sp, #40]
  407980:	mov	x0, x5
  407984:	bl	4072d0 <_ZdlPvm@@Base+0x278>
  407988:	mov	x1, x0
  40798c:	ldr	x0, [sp, #24]
  407990:	str	x1, [x0]
  407994:	ldr	x0, [sp, #24]
  407998:	ldr	x1, [x0]
  40799c:	ldr	x0, [sp, #24]
  4079a0:	ldr	w0, [x0, #8]
  4079a4:	sxtw	x0, w0
  4079a8:	add	x0, x1, x0
  4079ac:	ldrsw	x1, [sp, #44]
  4079b0:	mov	x2, x1
  4079b4:	ldr	x1, [sp, #16]
  4079b8:	bl	401640 <memcpy@plt>
  4079bc:	ldr	x0, [sp, #24]
  4079c0:	ldr	w1, [sp, #40]
  4079c4:	str	w1, [x0, #8]
  4079c8:	ldr	x0, [sp, #24]
  4079cc:	ldp	x29, x30, [sp], #48
  4079d0:	ret
  4079d4:	stp	x29, x30, [sp, #-48]!
  4079d8:	mov	x29, sp
  4079dc:	str	x0, [sp, #24]
  4079e0:	str	x1, [sp, #16]
  4079e4:	ldr	x0, [sp, #16]
  4079e8:	ldr	w0, [x0, #8]
  4079ec:	cmp	w0, #0x0
  4079f0:	b.eq	407aa0 <_ZdlPvm@@Base+0xa48>  // b.none
  4079f4:	ldr	x0, [sp, #24]
  4079f8:	ldr	w1, [x0, #8]
  4079fc:	ldr	x0, [sp, #16]
  407a00:	ldr	w0, [x0, #8]
  407a04:	add	w0, w1, w0
  407a08:	str	w0, [sp, #44]
  407a0c:	ldr	x0, [sp, #24]
  407a10:	ldr	w0, [x0, #12]
  407a14:	ldr	w1, [sp, #44]
  407a18:	cmp	w1, w0
  407a1c:	b.le	407a5c <_ZdlPvm@@Base+0xa04>
  407a20:	ldr	x0, [sp, #24]
  407a24:	ldr	x5, [x0]
  407a28:	ldr	x0, [sp, #24]
  407a2c:	ldr	w1, [x0, #12]
  407a30:	ldr	x0, [sp, #24]
  407a34:	ldr	w2, [x0, #8]
  407a38:	ldr	x0, [sp, #24]
  407a3c:	add	x0, x0, #0xc
  407a40:	mov	x4, x0
  407a44:	ldr	w3, [sp, #44]
  407a48:	mov	x0, x5
  407a4c:	bl	4072d0 <_ZdlPvm@@Base+0x278>
  407a50:	mov	x1, x0
  407a54:	ldr	x0, [sp, #24]
  407a58:	str	x1, [x0]
  407a5c:	ldr	x0, [sp, #24]
  407a60:	ldr	x1, [x0]
  407a64:	ldr	x0, [sp, #24]
  407a68:	ldr	w0, [x0, #8]
  407a6c:	sxtw	x0, w0
  407a70:	add	x3, x1, x0
  407a74:	ldr	x0, [sp, #16]
  407a78:	ldr	x1, [x0]
  407a7c:	ldr	x0, [sp, #16]
  407a80:	ldr	w0, [x0, #8]
  407a84:	sxtw	x0, w0
  407a88:	mov	x2, x0
  407a8c:	mov	x0, x3
  407a90:	bl	401640 <memcpy@plt>
  407a94:	ldr	x0, [sp, #24]
  407a98:	ldr	w1, [sp, #44]
  407a9c:	str	w1, [x0, #8]
  407aa0:	ldr	x0, [sp, #24]
  407aa4:	ldp	x29, x30, [sp], #48
  407aa8:	ret
  407aac:	stp	x29, x30, [sp, #-64]!
  407ab0:	mov	x29, sp
  407ab4:	str	x0, [sp, #40]
  407ab8:	str	x1, [sp, #32]
  407abc:	str	w2, [sp, #28]
  407ac0:	ldr	w0, [sp, #28]
  407ac4:	cmp	w0, #0x0
  407ac8:	b.le	407b64 <_ZdlPvm@@Base+0xb0c>
  407acc:	ldr	x0, [sp, #40]
  407ad0:	ldr	w0, [x0, #8]
  407ad4:	ldr	w1, [sp, #28]
  407ad8:	add	w0, w1, w0
  407adc:	str	w0, [sp, #60]
  407ae0:	ldr	x0, [sp, #40]
  407ae4:	ldr	w0, [x0, #12]
  407ae8:	ldr	w1, [sp, #60]
  407aec:	cmp	w1, w0
  407af0:	b.le	407b30 <_ZdlPvm@@Base+0xad8>
  407af4:	ldr	x0, [sp, #40]
  407af8:	ldr	x5, [x0]
  407afc:	ldr	x0, [sp, #40]
  407b00:	ldr	w1, [x0, #12]
  407b04:	ldr	x0, [sp, #40]
  407b08:	ldr	w2, [x0, #8]
  407b0c:	ldr	x0, [sp, #40]
  407b10:	add	x0, x0, #0xc
  407b14:	mov	x4, x0
  407b18:	ldr	w3, [sp, #60]
  407b1c:	mov	x0, x5
  407b20:	bl	4072d0 <_ZdlPvm@@Base+0x278>
  407b24:	mov	x1, x0
  407b28:	ldr	x0, [sp, #40]
  407b2c:	str	x1, [x0]
  407b30:	ldr	x0, [sp, #40]
  407b34:	ldr	x1, [x0]
  407b38:	ldr	x0, [sp, #40]
  407b3c:	ldr	w0, [x0, #8]
  407b40:	sxtw	x0, w0
  407b44:	add	x0, x1, x0
  407b48:	ldrsw	x1, [sp, #28]
  407b4c:	mov	x2, x1
  407b50:	ldr	x1, [sp, #32]
  407b54:	bl	401640 <memcpy@plt>
  407b58:	ldr	x0, [sp, #40]
  407b5c:	ldr	w1, [sp, #60]
  407b60:	str	w1, [x0, #8]
  407b64:	nop
  407b68:	ldp	x29, x30, [sp], #64
  407b6c:	ret
  407b70:	stp	x29, x30, [sp, #-48]!
  407b74:	mov	x29, sp
  407b78:	str	x0, [sp, #40]
  407b7c:	str	x1, [sp, #32]
  407b80:	str	w2, [sp, #28]
  407b84:	str	x3, [sp, #16]
  407b88:	str	w4, [sp, #24]
  407b8c:	ldr	w0, [sp, #28]
  407b90:	cmp	w0, #0x0
  407b94:	b.lt	407bac <_ZdlPvm@@Base+0xb54>  // b.tstop
  407b98:	ldr	w0, [sp, #24]
  407b9c:	cmp	w0, #0x0
  407ba0:	b.lt	407bac <_ZdlPvm@@Base+0xb54>  // b.tstop
  407ba4:	mov	w0, #0x1                   	// #1
  407ba8:	b	407bb0 <_ZdlPvm@@Base+0xb58>
  407bac:	mov	w0, #0x0                   	// #0
  407bb0:	mov	w3, w0
  407bb4:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  407bb8:	add	x2, x0, #0xc68
  407bbc:	mov	w1, #0xd7                  	// #215
  407bc0:	mov	w0, w3
  407bc4:	bl	404164 <sqrt@plt+0x2764>
  407bc8:	ldr	w1, [sp, #28]
  407bcc:	ldr	w0, [sp, #24]
  407bd0:	add	w1, w1, w0
  407bd4:	ldr	x0, [sp, #40]
  407bd8:	str	w1, [x0, #8]
  407bdc:	ldr	x0, [sp, #40]
  407be0:	ldr	w0, [x0, #8]
  407be4:	cmp	w0, #0x0
  407be8:	b.ne	407c00 <_ZdlPvm@@Base+0xba8>  // b.any
  407bec:	ldr	x0, [sp, #40]
  407bf0:	str	wzr, [x0, #12]
  407bf4:	ldr	x0, [sp, #40]
  407bf8:	str	xzr, [x0]
  407bfc:	b	407c94 <_ZdlPvm@@Base+0xc3c>
  407c00:	ldr	x0, [sp, #40]
  407c04:	ldr	w2, [x0, #8]
  407c08:	ldr	x0, [sp, #40]
  407c0c:	add	x0, x0, #0xc
  407c10:	mov	x1, x0
  407c14:	mov	w0, w2
  407c18:	bl	4071b8 <_ZdlPvm@@Base+0x160>
  407c1c:	mov	x1, x0
  407c20:	ldr	x0, [sp, #40]
  407c24:	str	x1, [x0]
  407c28:	ldr	w0, [sp, #28]
  407c2c:	cmp	w0, #0x0
  407c30:	b.ne	407c50 <_ZdlPvm@@Base+0xbf8>  // b.any
  407c34:	ldr	x0, [sp, #40]
  407c38:	ldr	x0, [x0]
  407c3c:	ldrsw	x1, [sp, #24]
  407c40:	mov	x2, x1
  407c44:	ldr	x1, [sp, #16]
  407c48:	bl	401640 <memcpy@plt>
  407c4c:	b	407c94 <_ZdlPvm@@Base+0xc3c>
  407c50:	ldr	x0, [sp, #40]
  407c54:	ldr	x0, [x0]
  407c58:	ldrsw	x1, [sp, #28]
  407c5c:	mov	x2, x1
  407c60:	ldr	x1, [sp, #32]
  407c64:	bl	401640 <memcpy@plt>
  407c68:	ldr	w0, [sp, #24]
  407c6c:	cmp	w0, #0x0
  407c70:	b.eq	407c94 <_ZdlPvm@@Base+0xc3c>  // b.none
  407c74:	ldr	x0, [sp, #40]
  407c78:	ldr	x1, [x0]
  407c7c:	ldrsw	x0, [sp, #28]
  407c80:	add	x0, x1, x0
  407c84:	ldrsw	x1, [sp, #24]
  407c88:	mov	x2, x1
  407c8c:	ldr	x1, [sp, #16]
  407c90:	bl	401640 <memcpy@plt>
  407c94:	nop
  407c98:	ldp	x29, x30, [sp], #48
  407c9c:	ret
  407ca0:	stp	x29, x30, [sp, #-32]!
  407ca4:	mov	x29, sp
  407ca8:	str	x0, [sp, #24]
  407cac:	str	x1, [sp, #16]
  407cb0:	ldr	x0, [sp, #24]
  407cb4:	ldr	w1, [x0, #8]
  407cb8:	ldr	x0, [sp, #16]
  407cbc:	ldr	w0, [x0, #8]
  407cc0:	cmp	w1, w0
  407cc4:	b.gt	407d18 <_ZdlPvm@@Base+0xcc0>
  407cc8:	ldr	x0, [sp, #24]
  407ccc:	ldr	w0, [x0, #8]
  407cd0:	cmp	w0, #0x0
  407cd4:	b.eq	407d08 <_ZdlPvm@@Base+0xcb0>  // b.none
  407cd8:	ldr	x0, [sp, #24]
  407cdc:	ldr	x3, [x0]
  407ce0:	ldr	x0, [sp, #16]
  407ce4:	ldr	x1, [x0]
  407ce8:	ldr	x0, [sp, #24]
  407cec:	ldr	w0, [x0, #8]
  407cf0:	sxtw	x0, w0
  407cf4:	mov	x2, x0
  407cf8:	mov	x0, x3
  407cfc:	bl	4016e0 <memcmp@plt>
  407d00:	cmp	w0, #0x0
  407d04:	b.gt	407d10 <_ZdlPvm@@Base+0xcb8>
  407d08:	mov	w0, #0x1                   	// #1
  407d0c:	b	407d14 <_ZdlPvm@@Base+0xcbc>
  407d10:	mov	w0, #0x0                   	// #0
  407d14:	b	407d64 <_ZdlPvm@@Base+0xd0c>
  407d18:	ldr	x0, [sp, #16]
  407d1c:	ldr	w0, [x0, #8]
  407d20:	cmp	w0, #0x0
  407d24:	b.eq	407d60 <_ZdlPvm@@Base+0xd08>  // b.none
  407d28:	ldr	x0, [sp, #24]
  407d2c:	ldr	x3, [x0]
  407d30:	ldr	x0, [sp, #16]
  407d34:	ldr	x1, [x0]
  407d38:	ldr	x0, [sp, #16]
  407d3c:	ldr	w0, [x0, #8]
  407d40:	sxtw	x0, w0
  407d44:	mov	x2, x0
  407d48:	mov	x0, x3
  407d4c:	bl	4016e0 <memcmp@plt>
  407d50:	cmp	w0, #0x0
  407d54:	b.ge	407d60 <_ZdlPvm@@Base+0xd08>  // b.tcont
  407d58:	mov	w0, #0x1                   	// #1
  407d5c:	b	407d64 <_ZdlPvm@@Base+0xd0c>
  407d60:	mov	w0, #0x0                   	// #0
  407d64:	ldp	x29, x30, [sp], #32
  407d68:	ret
  407d6c:	stp	x29, x30, [sp, #-32]!
  407d70:	mov	x29, sp
  407d74:	str	x0, [sp, #24]
  407d78:	str	x1, [sp, #16]
  407d7c:	ldr	x0, [sp, #24]
  407d80:	ldr	w1, [x0, #8]
  407d84:	ldr	x0, [sp, #16]
  407d88:	ldr	w0, [x0, #8]
  407d8c:	cmp	w1, w0
  407d90:	b.ge	407de4 <_ZdlPvm@@Base+0xd8c>  // b.tcont
  407d94:	ldr	x0, [sp, #24]
  407d98:	ldr	w0, [x0, #8]
  407d9c:	cmp	w0, #0x0
  407da0:	b.eq	407dd4 <_ZdlPvm@@Base+0xd7c>  // b.none
  407da4:	ldr	x0, [sp, #24]
  407da8:	ldr	x3, [x0]
  407dac:	ldr	x0, [sp, #16]
  407db0:	ldr	x1, [x0]
  407db4:	ldr	x0, [sp, #24]
  407db8:	ldr	w0, [x0, #8]
  407dbc:	sxtw	x0, w0
  407dc0:	mov	x2, x0
  407dc4:	mov	x0, x3
  407dc8:	bl	4016e0 <memcmp@plt>
  407dcc:	cmp	w0, #0x0
  407dd0:	b.gt	407ddc <_ZdlPvm@@Base+0xd84>
  407dd4:	mov	w0, #0x1                   	// #1
  407dd8:	b	407de0 <_ZdlPvm@@Base+0xd88>
  407ddc:	mov	w0, #0x0                   	// #0
  407de0:	b	407e30 <_ZdlPvm@@Base+0xdd8>
  407de4:	ldr	x0, [sp, #16]
  407de8:	ldr	w0, [x0, #8]
  407dec:	cmp	w0, #0x0
  407df0:	b.eq	407e2c <_ZdlPvm@@Base+0xdd4>  // b.none
  407df4:	ldr	x0, [sp, #24]
  407df8:	ldr	x3, [x0]
  407dfc:	ldr	x0, [sp, #16]
  407e00:	ldr	x1, [x0]
  407e04:	ldr	x0, [sp, #16]
  407e08:	ldr	w0, [x0, #8]
  407e0c:	sxtw	x0, w0
  407e10:	mov	x2, x0
  407e14:	mov	x0, x3
  407e18:	bl	4016e0 <memcmp@plt>
  407e1c:	cmp	w0, #0x0
  407e20:	b.ge	407e2c <_ZdlPvm@@Base+0xdd4>  // b.tcont
  407e24:	mov	w0, #0x1                   	// #1
  407e28:	b	407e30 <_ZdlPvm@@Base+0xdd8>
  407e2c:	mov	w0, #0x0                   	// #0
  407e30:	ldp	x29, x30, [sp], #32
  407e34:	ret
  407e38:	stp	x29, x30, [sp, #-32]!
  407e3c:	mov	x29, sp
  407e40:	str	x0, [sp, #24]
  407e44:	str	x1, [sp, #16]
  407e48:	ldr	x0, [sp, #24]
  407e4c:	ldr	w1, [x0, #8]
  407e50:	ldr	x0, [sp, #16]
  407e54:	ldr	w0, [x0, #8]
  407e58:	cmp	w1, w0
  407e5c:	b.lt	407eb0 <_ZdlPvm@@Base+0xe58>  // b.tstop
  407e60:	ldr	x0, [sp, #16]
  407e64:	ldr	w0, [x0, #8]
  407e68:	cmp	w0, #0x0
  407e6c:	b.eq	407ea0 <_ZdlPvm@@Base+0xe48>  // b.none
  407e70:	ldr	x0, [sp, #24]
  407e74:	ldr	x3, [x0]
  407e78:	ldr	x0, [sp, #16]
  407e7c:	ldr	x1, [x0]
  407e80:	ldr	x0, [sp, #16]
  407e84:	ldr	w0, [x0, #8]
  407e88:	sxtw	x0, w0
  407e8c:	mov	x2, x0
  407e90:	mov	x0, x3
  407e94:	bl	4016e0 <memcmp@plt>
  407e98:	cmp	w0, #0x0
  407e9c:	b.lt	407ea8 <_ZdlPvm@@Base+0xe50>  // b.tstop
  407ea0:	mov	w0, #0x1                   	// #1
  407ea4:	b	407eac <_ZdlPvm@@Base+0xe54>
  407ea8:	mov	w0, #0x0                   	// #0
  407eac:	b	407efc <_ZdlPvm@@Base+0xea4>
  407eb0:	ldr	x0, [sp, #24]
  407eb4:	ldr	w0, [x0, #8]
  407eb8:	cmp	w0, #0x0
  407ebc:	b.eq	407ef8 <_ZdlPvm@@Base+0xea0>  // b.none
  407ec0:	ldr	x0, [sp, #24]
  407ec4:	ldr	x3, [x0]
  407ec8:	ldr	x0, [sp, #16]
  407ecc:	ldr	x1, [x0]
  407ed0:	ldr	x0, [sp, #24]
  407ed4:	ldr	w0, [x0, #8]
  407ed8:	sxtw	x0, w0
  407edc:	mov	x2, x0
  407ee0:	mov	x0, x3
  407ee4:	bl	4016e0 <memcmp@plt>
  407ee8:	cmp	w0, #0x0
  407eec:	b.le	407ef8 <_ZdlPvm@@Base+0xea0>
  407ef0:	mov	w0, #0x1                   	// #1
  407ef4:	b	407efc <_ZdlPvm@@Base+0xea4>
  407ef8:	mov	w0, #0x0                   	// #0
  407efc:	ldp	x29, x30, [sp], #32
  407f00:	ret
  407f04:	stp	x29, x30, [sp, #-32]!
  407f08:	mov	x29, sp
  407f0c:	str	x0, [sp, #24]
  407f10:	str	x1, [sp, #16]
  407f14:	ldr	x0, [sp, #24]
  407f18:	ldr	w1, [x0, #8]
  407f1c:	ldr	x0, [sp, #16]
  407f20:	ldr	w0, [x0, #8]
  407f24:	cmp	w1, w0
  407f28:	b.le	407f7c <_ZdlPvm@@Base+0xf24>
  407f2c:	ldr	x0, [sp, #16]
  407f30:	ldr	w0, [x0, #8]
  407f34:	cmp	w0, #0x0
  407f38:	b.eq	407f6c <_ZdlPvm@@Base+0xf14>  // b.none
  407f3c:	ldr	x0, [sp, #24]
  407f40:	ldr	x3, [x0]
  407f44:	ldr	x0, [sp, #16]
  407f48:	ldr	x1, [x0]
  407f4c:	ldr	x0, [sp, #16]
  407f50:	ldr	w0, [x0, #8]
  407f54:	sxtw	x0, w0
  407f58:	mov	x2, x0
  407f5c:	mov	x0, x3
  407f60:	bl	4016e0 <memcmp@plt>
  407f64:	cmp	w0, #0x0
  407f68:	b.lt	407f74 <_ZdlPvm@@Base+0xf1c>  // b.tstop
  407f6c:	mov	w0, #0x1                   	// #1
  407f70:	b	407f78 <_ZdlPvm@@Base+0xf20>
  407f74:	mov	w0, #0x0                   	// #0
  407f78:	b	407fc8 <_ZdlPvm@@Base+0xf70>
  407f7c:	ldr	x0, [sp, #24]
  407f80:	ldr	w0, [x0, #8]
  407f84:	cmp	w0, #0x0
  407f88:	b.eq	407fc4 <_ZdlPvm@@Base+0xf6c>  // b.none
  407f8c:	ldr	x0, [sp, #24]
  407f90:	ldr	x3, [x0]
  407f94:	ldr	x0, [sp, #16]
  407f98:	ldr	x1, [x0]
  407f9c:	ldr	x0, [sp, #24]
  407fa0:	ldr	w0, [x0, #8]
  407fa4:	sxtw	x0, w0
  407fa8:	mov	x2, x0
  407fac:	mov	x0, x3
  407fb0:	bl	4016e0 <memcmp@plt>
  407fb4:	cmp	w0, #0x0
  407fb8:	b.le	407fc4 <_ZdlPvm@@Base+0xf6c>
  407fbc:	mov	w0, #0x1                   	// #1
  407fc0:	b	407fc8 <_ZdlPvm@@Base+0xf70>
  407fc4:	mov	w0, #0x0                   	// #0
  407fc8:	ldp	x29, x30, [sp], #32
  407fcc:	ret
  407fd0:	stp	x29, x30, [sp, #-32]!
  407fd4:	mov	x29, sp
  407fd8:	str	x0, [sp, #24]
  407fdc:	str	w1, [sp, #20]
  407fe0:	ldr	w0, [sp, #20]
  407fe4:	mvn	w0, w0
  407fe8:	lsr	w0, w0, #31
  407fec:	and	w0, w0, #0xff
  407ff0:	mov	w3, w0
  407ff4:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  407ff8:	add	x2, x0, #0xc68
  407ffc:	mov	w1, #0x107                 	// #263
  408000:	mov	w0, w3
  408004:	bl	404164 <sqrt@plt+0x2764>
  408008:	ldr	x0, [sp, #24]
  40800c:	ldr	w0, [x0, #12]
  408010:	ldr	w1, [sp, #20]
  408014:	cmp	w1, w0
  408018:	b.le	408058 <_ZdlPvm@@Base+0x1000>
  40801c:	ldr	x0, [sp, #24]
  408020:	ldr	x5, [x0]
  408024:	ldr	x0, [sp, #24]
  408028:	ldr	w1, [x0, #12]
  40802c:	ldr	x0, [sp, #24]
  408030:	ldr	w2, [x0, #8]
  408034:	ldr	x0, [sp, #24]
  408038:	add	x0, x0, #0xc
  40803c:	mov	x4, x0
  408040:	ldr	w3, [sp, #20]
  408044:	mov	x0, x5
  408048:	bl	4072d0 <_ZdlPvm@@Base+0x278>
  40804c:	mov	x1, x0
  408050:	ldr	x0, [sp, #24]
  408054:	str	x1, [x0]
  408058:	ldr	x0, [sp, #24]
  40805c:	ldr	w1, [sp, #20]
  408060:	str	w1, [x0, #8]
  408064:	nop
  408068:	ldp	x29, x30, [sp], #32
  40806c:	ret
  408070:	sub	sp, sp, #0x10
  408074:	str	x0, [sp, #8]
  408078:	ldr	x0, [sp, #8]
  40807c:	str	wzr, [x0, #8]
  408080:	nop
  408084:	add	sp, sp, #0x10
  408088:	ret
  40808c:	stp	x29, x30, [sp, #-48]!
  408090:	mov	x29, sp
  408094:	str	x0, [sp, #24]
  408098:	strb	w1, [sp, #23]
  40809c:	ldr	x0, [sp, #24]
  4080a0:	ldr	x0, [x0]
  4080a4:	cmp	x0, #0x0
  4080a8:	b.eq	4080d4 <_ZdlPvm@@Base+0x107c>  // b.none
  4080ac:	ldr	x0, [sp, #24]
  4080b0:	ldr	x3, [x0]
  4080b4:	ldrb	w1, [sp, #23]
  4080b8:	ldr	x0, [sp, #24]
  4080bc:	ldr	w0, [x0, #8]
  4080c0:	sxtw	x0, w0
  4080c4:	mov	x2, x0
  4080c8:	mov	x0, x3
  4080cc:	bl	401790 <memchr@plt>
  4080d0:	b	4080d8 <_ZdlPvm@@Base+0x1080>
  4080d4:	mov	x0, #0x0                   	// #0
  4080d8:	str	x0, [sp, #40]
  4080dc:	ldr	x0, [sp, #40]
  4080e0:	cmp	x0, #0x0
  4080e4:	b.eq	4080fc <_ZdlPvm@@Base+0x10a4>  // b.none
  4080e8:	ldr	x0, [sp, #24]
  4080ec:	ldr	x0, [x0]
  4080f0:	ldr	x1, [sp, #40]
  4080f4:	sub	x0, x1, x0
  4080f8:	b	408100 <_ZdlPvm@@Base+0x10a8>
  4080fc:	mov	w0, #0xffffffff            	// #-1
  408100:	ldp	x29, x30, [sp], #48
  408104:	ret
  408108:	stp	x29, x30, [sp, #-80]!
  40810c:	mov	x29, sp
  408110:	str	x0, [sp, #24]
  408114:	ldr	x0, [sp, #24]
  408118:	ldr	x0, [x0]
  40811c:	str	x0, [sp, #56]
  408120:	ldr	x0, [sp, #24]
  408124:	ldr	w0, [x0, #8]
  408128:	str	w0, [sp, #52]
  40812c:	str	wzr, [sp, #76]
  408130:	str	wzr, [sp, #72]
  408134:	ldr	w1, [sp, #72]
  408138:	ldr	w0, [sp, #52]
  40813c:	cmp	w1, w0
  408140:	b.ge	408178 <_ZdlPvm@@Base+0x1120>  // b.tcont
  408144:	ldrsw	x0, [sp, #72]
  408148:	ldr	x1, [sp, #56]
  40814c:	add	x0, x1, x0
  408150:	ldrb	w0, [x0]
  408154:	cmp	w0, #0x0
  408158:	b.ne	408168 <_ZdlPvm@@Base+0x1110>  // b.any
  40815c:	ldr	w0, [sp, #76]
  408160:	add	w0, w0, #0x1
  408164:	str	w0, [sp, #76]
  408168:	ldr	w0, [sp, #72]
  40816c:	add	w0, w0, #0x1
  408170:	str	w0, [sp, #72]
  408174:	b	408134 <_ZdlPvm@@Base+0x10dc>
  408178:	ldr	w0, [sp, #52]
  40817c:	add	w1, w0, #0x1
  408180:	ldr	w0, [sp, #76]
  408184:	sub	w0, w1, w0
  408188:	sxtw	x0, w0
  40818c:	bl	401910 <malloc@plt>
  408190:	str	x0, [sp, #40]
  408194:	ldr	x0, [sp, #40]
  408198:	str	x0, [sp, #64]
  40819c:	str	wzr, [sp, #72]
  4081a0:	ldr	w1, [sp, #72]
  4081a4:	ldr	w0, [sp, #52]
  4081a8:	cmp	w1, w0
  4081ac:	b.ge	4081f8 <_ZdlPvm@@Base+0x11a0>  // b.tcont
  4081b0:	ldrsw	x0, [sp, #72]
  4081b4:	ldr	x1, [sp, #56]
  4081b8:	add	x0, x1, x0
  4081bc:	ldrb	w0, [x0]
  4081c0:	cmp	w0, #0x0
  4081c4:	b.eq	4081e8 <_ZdlPvm@@Base+0x1190>  // b.none
  4081c8:	ldrsw	x0, [sp, #72]
  4081cc:	ldr	x1, [sp, #56]
  4081d0:	add	x1, x1, x0
  4081d4:	ldr	x0, [sp, #64]
  4081d8:	add	x2, x0, #0x1
  4081dc:	str	x2, [sp, #64]
  4081e0:	ldrb	w1, [x1]
  4081e4:	strb	w1, [x0]
  4081e8:	ldr	w0, [sp, #72]
  4081ec:	add	w0, w0, #0x1
  4081f0:	str	w0, [sp, #72]
  4081f4:	b	4081a0 <_ZdlPvm@@Base+0x1148>
  4081f8:	ldr	x0, [sp, #64]
  4081fc:	strb	wzr, [x0]
  408200:	ldr	x0, [sp, #40]
  408204:	ldp	x29, x30, [sp], #80
  408208:	ret
  40820c:	stp	x29, x30, [sp, #-64]!
  408210:	mov	x29, sp
  408214:	str	x0, [sp, #24]
  408218:	ldr	x0, [sp, #24]
  40821c:	ldr	w0, [x0, #8]
  408220:	sub	w0, w0, #0x1
  408224:	str	w0, [sp, #60]
  408228:	ldr	w0, [sp, #60]
  40822c:	cmp	w0, #0x0
  408230:	b.lt	408260 <_ZdlPvm@@Base+0x1208>  // b.tstop
  408234:	ldr	x0, [sp, #24]
  408238:	ldr	x1, [x0]
  40823c:	ldrsw	x0, [sp, #60]
  408240:	add	x0, x1, x0
  408244:	ldrb	w0, [x0]
  408248:	cmp	w0, #0x20
  40824c:	b.ne	408260 <_ZdlPvm@@Base+0x1208>  // b.any
  408250:	ldr	w0, [sp, #60]
  408254:	sub	w0, w0, #0x1
  408258:	str	w0, [sp, #60]
  40825c:	b	408228 <_ZdlPvm@@Base+0x11d0>
  408260:	ldr	x0, [sp, #24]
  408264:	ldr	x0, [x0]
  408268:	str	x0, [sp, #48]
  40826c:	ldr	w0, [sp, #60]
  408270:	cmp	w0, #0x0
  408274:	b.le	4082a4 <_ZdlPvm@@Base+0x124c>
  408278:	ldr	x0, [sp, #48]
  40827c:	ldrb	w0, [x0]
  408280:	cmp	w0, #0x20
  408284:	b.ne	4082a4 <_ZdlPvm@@Base+0x124c>  // b.any
  408288:	ldr	x0, [sp, #48]
  40828c:	add	x0, x0, #0x1
  408290:	str	x0, [sp, #48]
  408294:	ldr	w0, [sp, #60]
  408298:	sub	w0, w0, #0x1
  40829c:	str	w0, [sp, #60]
  4082a0:	b	408278 <_ZdlPvm@@Base+0x1220>
  4082a4:	ldr	x0, [sp, #24]
  4082a8:	ldr	w0, [x0, #8]
  4082ac:	sub	w0, w0, #0x1
  4082b0:	ldr	w1, [sp, #60]
  4082b4:	cmp	w1, w0
  4082b8:	b.eq	408378 <_ZdlPvm@@Base+0x1320>  // b.none
  4082bc:	ldr	w0, [sp, #60]
  4082c0:	cmp	w0, #0x0
  4082c4:	b.lt	408334 <_ZdlPvm@@Base+0x12dc>  // b.tstop
  4082c8:	ldr	w0, [sp, #60]
  4082cc:	add	w1, w0, #0x1
  4082d0:	ldr	x0, [sp, #24]
  4082d4:	str	w1, [x0, #8]
  4082d8:	ldr	x0, [sp, #24]
  4082dc:	ldr	w0, [x0, #12]
  4082e0:	sxtw	x0, w0
  4082e4:	bl	401620 <_Znam@plt>
  4082e8:	str	x0, [sp, #40]
  4082ec:	ldr	x0, [sp, #24]
  4082f0:	ldr	w0, [x0, #8]
  4082f4:	sxtw	x0, w0
  4082f8:	mov	x2, x0
  4082fc:	ldr	x1, [sp, #48]
  408300:	ldr	x0, [sp, #40]
  408304:	bl	401640 <memcpy@plt>
  408308:	ldr	x0, [sp, #24]
  40830c:	ldr	x0, [x0]
  408310:	cmp	x0, #0x0
  408314:	b.eq	408324 <_ZdlPvm@@Base+0x12cc>  // b.none
  408318:	ldr	x0, [sp, #24]
  40831c:	ldr	x0, [x0]
  408320:	bl	401890 <_ZdaPv@plt>
  408324:	ldr	x0, [sp, #24]
  408328:	ldr	x1, [sp, #40]
  40832c:	str	x1, [x0]
  408330:	b	408378 <_ZdlPvm@@Base+0x1320>
  408334:	ldr	x0, [sp, #24]
  408338:	str	wzr, [x0, #8]
  40833c:	ldr	x0, [sp, #24]
  408340:	ldr	x0, [x0]
  408344:	cmp	x0, #0x0
  408348:	b.eq	408378 <_ZdlPvm@@Base+0x1320>  // b.none
  40834c:	ldr	x0, [sp, #24]
  408350:	ldr	x0, [x0]
  408354:	cmp	x0, #0x0
  408358:	b.eq	408368 <_ZdlPvm@@Base+0x1310>  // b.none
  40835c:	ldr	x0, [sp, #24]
  408360:	ldr	x0, [x0]
  408364:	bl	401890 <_ZdaPv@plt>
  408368:	ldr	x0, [sp, #24]
  40836c:	str	xzr, [x0]
  408370:	ldr	x0, [sp, #24]
  408374:	str	wzr, [x0, #12]
  408378:	nop
  40837c:	ldp	x29, x30, [sp], #64
  408380:	ret
  408384:	stp	x29, x30, [sp, #-48]!
  408388:	mov	x29, sp
  40838c:	str	x0, [sp, #24]
  408390:	str	x1, [sp, #16]
  408394:	ldr	x0, [sp, #24]
  408398:	bl	40419c <sqrt@plt+0x279c>
  40839c:	str	w0, [sp, #40]
  4083a0:	ldr	x0, [sp, #24]
  4083a4:	bl	4041b4 <sqrt@plt+0x27b4>
  4083a8:	str	x0, [sp, #32]
  4083ac:	str	wzr, [sp, #44]
  4083b0:	ldr	w1, [sp, #44]
  4083b4:	ldr	w0, [sp, #40]
  4083b8:	cmp	w1, w0
  4083bc:	b.ge	4083e8 <_ZdlPvm@@Base+0x1390>  // b.tcont
  4083c0:	ldrsw	x0, [sp, #44]
  4083c4:	ldr	x1, [sp, #32]
  4083c8:	add	x0, x1, x0
  4083cc:	ldrb	w0, [x0]
  4083d0:	ldr	x1, [sp, #16]
  4083d4:	bl	4016a0 <putc@plt>
  4083d8:	ldr	w0, [sp, #44]
  4083dc:	add	w0, w0, #0x1
  4083e0:	str	w0, [sp, #44]
  4083e4:	b	4083b0 <_ZdlPvm@@Base+0x1358>
  4083e8:	nop
  4083ec:	ldp	x29, x30, [sp], #48
  4083f0:	ret
  4083f4:	stp	x29, x30, [sp, #-48]!
  4083f8:	mov	x29, sp
  4083fc:	str	x19, [sp, #16]
  408400:	mov	x19, x8
  408404:	str	w0, [sp, #44]
  408408:	ldr	w2, [sp, #44]
  40840c:	adrp	x0, 408000 <_ZdlPvm@@Base+0xfa8>
  408410:	add	x1, x0, #0xc88
  408414:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  408418:	add	x0, x0, #0x98
  40841c:	bl	401750 <sprintf@plt>
  408420:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x2d88>
  408424:	add	x1, x0, #0x98
  408428:	mov	x0, x19
  40842c:	bl	407478 <_ZdlPvm@@Base+0x420>
  408430:	mov	x0, x19
  408434:	ldr	x19, [sp, #16]
  408438:	ldp	x29, x30, [sp], #48
  40843c:	ret
  408440:	stp	x29, x30, [sp, #-48]!
  408444:	mov	x29, sp
  408448:	str	x0, [sp, #24]
  40844c:	ldr	x0, [sp, #24]
  408450:	cmp	x0, #0x0
  408454:	b.ne	408460 <_ZdlPvm@@Base+0x1408>  // b.any
  408458:	mov	x0, #0x0                   	// #0
  40845c:	b	408484 <_ZdlPvm@@Base+0x142c>
  408460:	ldr	x0, [sp, #24]
  408464:	bl	401680 <strlen@plt>
  408468:	add	x0, x0, #0x1
  40846c:	bl	401910 <malloc@plt>
  408470:	str	x0, [sp, #40]
  408474:	ldr	x1, [sp, #24]
  408478:	ldr	x0, [sp, #40]
  40847c:	bl	401740 <strcpy@plt>
  408480:	ldr	x0, [sp, #40]
  408484:	ldp	x29, x30, [sp], #48
  408488:	ret
  40848c:	nop
  408490:	stp	x29, x30, [sp, #-64]!
  408494:	mov	x29, sp
  408498:	stp	x19, x20, [sp, #16]
  40849c:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x12fa8>
  4084a0:	add	x20, x20, #0xdc0
  4084a4:	stp	x21, x22, [sp, #32]
  4084a8:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x12fa8>
  4084ac:	add	x21, x21, #0xd98
  4084b0:	sub	x20, x20, x21
  4084b4:	mov	w22, w0
  4084b8:	stp	x23, x24, [sp, #48]
  4084bc:	mov	x23, x1
  4084c0:	mov	x24, x2
  4084c4:	bl	4015e8 <_Znam@plt-0x38>
  4084c8:	cmp	xzr, x20, asr #3
  4084cc:	b.eq	4084f8 <_ZdlPvm@@Base+0x14a0>  // b.none
  4084d0:	asr	x20, x20, #3
  4084d4:	mov	x19, #0x0                   	// #0
  4084d8:	ldr	x3, [x21, x19, lsl #3]
  4084dc:	mov	x2, x24
  4084e0:	add	x19, x19, #0x1
  4084e4:	mov	x1, x23
  4084e8:	mov	w0, w22
  4084ec:	blr	x3
  4084f0:	cmp	x20, x19
  4084f4:	b.ne	4084d8 <_ZdlPvm@@Base+0x1480>  // b.any
  4084f8:	ldp	x19, x20, [sp, #16]
  4084fc:	ldp	x21, x22, [sp, #32]
  408500:	ldp	x23, x24, [sp, #48]
  408504:	ldp	x29, x30, [sp], #64
  408508:	ret
  40850c:	nop
  408510:	ret

Disassembly of section .fini:

0000000000408514 <.fini>:
  408514:	stp	x29, x30, [sp, #-16]!
  408518:	mov	x29, sp
  40851c:	ldp	x29, x30, [sp], #16
  408520:	ret
