$date
	Sat Oct  1 16:12:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec4to16_tb $end
$var wire 16 ! Y [15:0] $end
$var reg 4 " W [3:0] $end
$scope module Dec4to16 $end
$var wire 4 # W [3:0] $end
$var wire 16 $ Y [15:0] $end
$scope module s1 $end
$var wire 1 % En $end
$var wire 3 & W [2:0] $end
$var reg 8 ' Y [7:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$scope module s2 $end
$var wire 1 ) En $end
$var wire 3 * W [2:0] $end
$var reg 8 + Y [7:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
b0 +
b0 *
0)
b1000 (
b1 '
b0 &
1%
b1 $
b0 #
b0 "
b1 !
$end
#20
b10 !
b10 $
b10 '
b1000 (
b1 &
b1 *
b1 "
b1 #
#40
b100 !
b100 $
b100 '
b1000 (
b10 &
b10 *
b10 "
b10 #
#60
b1000 !
b1000 $
b1000 '
b1000 (
b11 &
b11 *
b11 "
b11 #
#80
b10000 !
b10000 $
b10000 '
b1000 (
b100 &
b100 *
b100 "
b100 #
#100
b100000 !
b100000 $
b100000 '
b1000 (
b101 &
b101 *
b101 "
b101 #
#120
b1000000 !
b1000000 $
b1000000 '
b1000 (
b110 &
b110 *
b110 "
b110 #
#140
b10000000 !
b10000000 $
b10000000 '
b1000 (
b111 &
b111 *
b111 "
b111 #
#160
b0 '
0%
b100000000 !
b100000000 $
b1 +
b1000 ,
b0 &
b0 *
1)
b1000 "
b1000 #
#180
b1000000000 !
b1000000000 $
b10 +
b1000 ,
b1 &
b1 *
b1001 "
b1001 #
#200
b10000000000 !
b10000000000 $
b100 +
b1000 ,
b10 &
b10 *
b1010 "
b1010 #
#220
b100000000000 !
b100000000000 $
b1000 +
b1000 ,
b11 &
b11 *
b1011 "
b1011 #
#240
b1000000000000 !
b1000000000000 $
b10000 +
b1000 ,
b100 &
b100 *
b1100 "
b1100 #
#260
b10000000000000 !
b10000000000000 $
b100000 +
b1000 ,
b101 &
b101 *
b1101 "
b1101 #
#280
b100000000000000 !
b100000000000000 $
b1000000 +
b1000 ,
b110 &
b110 *
b1110 "
b1110 #
#300
b1000000000000000 !
b1000000000000000 $
b10000000 +
b1000 ,
b111 &
b111 *
b1111 "
b1111 #
#320
