ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB334:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "Config.h"
  25:Core/Src/main.c **** #include "Functions.h"
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** #include <string.h>
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  46:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  49:Core/Src/main.c **** UART_HandleTypeDef huart4;
  50:Core/Src/main.c **** DMA_HandleTypeDef hdma_lpuart1_rx;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  53:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_DMA_Init(void);
  65:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  66:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  67:Core/Src/main.c **** static void MX_TIM4_Init(void);
  68:Core/Src/main.c **** static void MX_UART4_Init(void);
  69:Core/Src/main.c **** static void MX_TIM3_Init(void);
  70:Core/Src/main.c **** static void MX_ADC1_Init(void);
  71:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  72:Core/Src/main.c **** /* USER CODE END PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  75:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  76:Core/Src/main.c **** uint32_t value[ADC_CHANNELS]; 
  77:Core/Src/main.c **** uint8_t RxBuf[RxBuf_SIZE];
  78:Core/Src/main.c **** uint8_t MainBuf[MainBuf_SIZE];
  79:Core/Src/main.c **** uint16_t oldPos = 0;
  80:Core/Src/main.c **** uint16_t newPos = 0;
  81:Core/Src/main.c **** int isOK = 0;
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
  84:Core/Src/main.c **** {
  85:Core/Src/main.c ****   if (huart->Instance == LPUART1)
  86:Core/Src/main.c **** 	{
  87:Core/Src/main.c **** 		oldPos = newPos; 
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 3


  89:Core/Src/main.c **** 		if (oldPos+Size > MainBuf_SIZE) 
  90:Core/Src/main.c **** 		{
  91:Core/Src/main.c **** 			uint16_t datatocopy = MainBuf_SIZE-oldPos; 
  92:Core/Src/main.c **** 			memcpy ((uint8_t *)MainBuf+oldPos, RxBuf, datatocopy);  
  93:Core/Src/main.c **** 			oldPos = 0;
  94:Core/Src/main.c **** 			memcpy ((uint8_t *)MainBuf, (uint8_t *)RxBuf+datatocopy, (Size-datatocopy)); 
  95:Core/Src/main.c **** 			newPos = (Size-datatocopy);  
  96:Core/Src/main.c **** 		}
  97:Core/Src/main.c **** 		else
  98:Core/Src/main.c **** 		{
  99:Core/Src/main.c **** 			memcpy ((uint8_t *)MainBuf+oldPos, RxBuf, Size);
 100:Core/Src/main.c **** 			newPos = Size+oldPos;
 101:Core/Src/main.c **** 		}
 102:Core/Src/main.c **** 		HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, (uint8_t *) RxBuf, RxBuf_SIZE);
 103:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** 	}
 106:Core/Src/main.c **** }
 107:Core/Src/main.c **** /* USER CODE END 0 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /**
 110:Core/Src/main.c ****   * @brief  The application entry point.
 111:Core/Src/main.c ****   * @retval int
 112:Core/Src/main.c ****   */
 113:Core/Src/main.c **** int main(void)
 114:Core/Src/main.c **** {
 115:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE END 1 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 122:Core/Src/main.c ****   HAL_Init();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE END Init */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Configure the system clock */
 129:Core/Src/main.c ****   SystemClock_Config();
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE END SysInit */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Initialize all configured peripherals */
 136:Core/Src/main.c ****   MX_GPIO_Init();
 137:Core/Src/main.c ****   MX_DMA_Init();
 138:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 139:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 140:Core/Src/main.c ****   MX_TIM4_Init();
 141:Core/Src/main.c ****   MX_UART4_Init();
 142:Core/Src/main.c ****   MX_TIM3_Init();
 143:Core/Src/main.c ****   MX_ADC1_Init();
 144:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 145:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 4


 146:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 147:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 148:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 149:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim4);
 150:Core/Src/main.c ****   HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, RxBuf, RxBuf_SIZE);
 151:Core/Src/main.c ****   __HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 152:Core/Src/main.c ****   /* USER CODE END 2 */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* Infinite loop */
 155:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 156:Core/Src/main.c ****   while (1)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****     // HAL_Delay(200);
 160:Core/Src/main.c ****     // uint16_t speed = 300;
 161:Core/Src/main.c ****     // TIM3->CCR3 = 100;
 162:Core/Src/main.c ****       // char buffer[30];
 163:Core/Src/main.c ****  
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****     // sprintf(buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_END]), 
 167:Core/Src/main.c ****     // HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****     SetFanSpeed(HOT_END_FAN, 100);
 170:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 171:Core/Src/main.c **** 	  {
 172:Core/Src/main.c ****       CHANGE_MOTOR_DIR(E_AXIS_DIR, COUNTERCLOCKWISE);
 173:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 174:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 175:Core/Src/main.c ****       SetHeating(HOT_END, 30);
 176:Core/Src/main.c ****       SetFanSpeed(HOT_END_FAN, 50);
 177:Core/Src/main.c **** 	  }
 178:Core/Src/main.c ****     /* USER CODE END WHILE */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c ****   /* USER CODE END 3 */
 183:Core/Src/main.c **** }
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /**
 186:Core/Src/main.c ****   * @brief System Clock Configuration
 187:Core/Src/main.c ****   * @retval None
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c **** void SystemClock_Config(void)
 190:Core/Src/main.c **** {
 191:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 192:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 202:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 5


 203:Core/Src/main.c ****   */
 204:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 205:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 206:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 207:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 208:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 216:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 217:Core/Src/main.c ****   {
 218:Core/Src/main.c ****     Error_Handler();
 219:Core/Src/main.c ****   }
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 224:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 225:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 226:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 227:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 228:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c **** }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** /**
 237:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 238:Core/Src/main.c ****   * @param None
 239:Core/Src/main.c ****   * @retval None
 240:Core/Src/main.c ****   */
 241:Core/Src/main.c **** static void MX_ADC1_Init(void)
 242:Core/Src/main.c **** {
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 249:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /** Common config
 256:Core/Src/main.c ****   */
 257:Core/Src/main.c ****   hadc1.Instance = ADC1;
 258:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 259:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 6


 260:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 261:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 262:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 263:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 264:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 265:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 266:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 267:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 268:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 269:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 270:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 271:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 272:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 273:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 274:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 275:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 276:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 277:Core/Src/main.c ****   {
 278:Core/Src/main.c ****     Error_Handler();
 279:Core/Src/main.c ****   }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /** Configure the ADC multi-mode
 282:Core/Src/main.c ****   */
 283:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 284:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 285:Core/Src/main.c ****   {
 286:Core/Src/main.c ****     Error_Handler();
 287:Core/Src/main.c ****   }
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /** Configure Regular Channel
 290:Core/Src/main.c ****   */
 291:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 292:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 293:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 294:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 295:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 296:Core/Src/main.c ****   sConfig.Offset = 0;
 297:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /** Configure Regular Channel
 303:Core/Src/main.c ****   */
 304:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 305:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 306:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     Error_Handler();
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /** Configure Regular Channel
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 314:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 315:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 316:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 7


 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
 319:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** }
 324:Core/Src/main.c **** 
 325:Core/Src/main.c **** /**
 326:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 327:Core/Src/main.c ****   * @param None
 328:Core/Src/main.c ****   * @retval None
 329:Core/Src/main.c ****   */
 330:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 331:Core/Src/main.c **** {
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 340:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 341:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 342:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 343:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 344:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 345:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 346:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 347:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 348:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 349:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 350:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 351:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 352:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 353:Core/Src/main.c ****   {
 354:Core/Src/main.c ****     Error_Handler();
 355:Core/Src/main.c ****   }
 356:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 357:Core/Src/main.c ****   {
 358:Core/Src/main.c ****     Error_Handler();
 359:Core/Src/main.c ****   }
 360:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 361:Core/Src/main.c ****   {
 362:Core/Src/main.c ****     Error_Handler();
 363:Core/Src/main.c ****   }
 364:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 365:Core/Src/main.c ****   {
 366:Core/Src/main.c ****     Error_Handler();
 367:Core/Src/main.c ****   }
 368:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c **** }
 373:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 8


 374:Core/Src/main.c **** /**
 375:Core/Src/main.c ****   * @brief UART4 Initialization Function
 376:Core/Src/main.c ****   * @param None
 377:Core/Src/main.c ****   * @retval None
 378:Core/Src/main.c ****   */
 379:Core/Src/main.c **** static void MX_UART4_Init(void)
 380:Core/Src/main.c **** {
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 389:Core/Src/main.c ****   huart4.Instance = UART4;
 390:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 391:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 392:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 393:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 394:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 395:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 396:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 397:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 398:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 399:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 400:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 401:Core/Src/main.c ****   {
 402:Core/Src/main.c ****     Error_Handler();
 403:Core/Src/main.c ****   }
 404:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 405:Core/Src/main.c ****   {
 406:Core/Src/main.c ****     Error_Handler();
 407:Core/Src/main.c ****   }
 408:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 409:Core/Src/main.c ****   {
 410:Core/Src/main.c ****     Error_Handler();
 411:Core/Src/main.c ****   }
 412:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 413:Core/Src/main.c ****   {
 414:Core/Src/main.c ****     Error_Handler();
 415:Core/Src/main.c ****   }
 416:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** }
 421:Core/Src/main.c **** 
 422:Core/Src/main.c **** /**
 423:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 424:Core/Src/main.c ****   * @param None
 425:Core/Src/main.c ****   * @retval None
 426:Core/Src/main.c ****   */
 427:Core/Src/main.c **** static void MX_TIM3_Init(void)
 428:Core/Src/main.c **** {
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 9


 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 436:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 441:Core/Src/main.c ****   htim3.Instance = TIM3;
 442:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 443:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 444:Core/Src/main.c ****   htim3.Init.Period = 99;
 445:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 446:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 447:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****     Error_Handler();
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 452:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 457:Core/Src/main.c ****   {
 458:Core/Src/main.c ****     Error_Handler();
 459:Core/Src/main.c ****   }
 460:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 461:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 462:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 463:Core/Src/main.c ****   {
 464:Core/Src/main.c ****     Error_Handler();
 465:Core/Src/main.c ****   }
 466:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 467:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 468:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 469:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 470:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 471:Core/Src/main.c ****   {
 472:Core/Src/main.c ****     Error_Handler();
 473:Core/Src/main.c ****   }
 474:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 475:Core/Src/main.c ****   {
 476:Core/Src/main.c ****     Error_Handler();
 477:Core/Src/main.c ****   }
 478:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 479:Core/Src/main.c ****   {
 480:Core/Src/main.c ****     Error_Handler();
 481:Core/Src/main.c ****   }
 482:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 485:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 486:Core/Src/main.c **** 
 487:Core/Src/main.c **** }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 10


 488:Core/Src/main.c **** 
 489:Core/Src/main.c **** /**
 490:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 491:Core/Src/main.c ****   * @param None
 492:Core/Src/main.c ****   * @retval None
 493:Core/Src/main.c ****   */
 494:Core/Src/main.c **** static void MX_TIM4_Init(void)
 495:Core/Src/main.c **** {
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 502:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 505:Core/Src/main.c **** 
 506:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 507:Core/Src/main.c ****   htim4.Instance = TIM4;
 508:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 509:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 510:Core/Src/main.c ****   htim4.Init.Period = 65535;
 511:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 512:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 513:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 514:Core/Src/main.c ****   {
 515:Core/Src/main.c ****     Error_Handler();
 516:Core/Src/main.c ****   }
 517:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 518:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 519:Core/Src/main.c ****   {
 520:Core/Src/main.c ****     Error_Handler();
 521:Core/Src/main.c ****   }
 522:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 523:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 524:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 525:Core/Src/main.c ****   {
 526:Core/Src/main.c ****     Error_Handler();
 527:Core/Src/main.c ****   }
 528:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 529:Core/Src/main.c **** 
 530:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 531:Core/Src/main.c **** 
 532:Core/Src/main.c **** }
 533:Core/Src/main.c **** 
 534:Core/Src/main.c **** /**
 535:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 536:Core/Src/main.c ****   * @param None
 537:Core/Src/main.c ****   * @retval None
 538:Core/Src/main.c ****   */
 539:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 540:Core/Src/main.c **** {
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 11


 545:Core/Src/main.c **** 
 546:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 549:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 550:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 551:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 552:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 553:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 554:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 555:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 556:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 557:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 558:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 559:Core/Src/main.c ****   {
 560:Core/Src/main.c ****     Error_Handler();
 561:Core/Src/main.c ****   }
 562:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 565:Core/Src/main.c **** 
 566:Core/Src/main.c **** }
 567:Core/Src/main.c **** 
 568:Core/Src/main.c **** /**
 569:Core/Src/main.c ****   * Enable DMA controller clock
 570:Core/Src/main.c ****   */
 571:Core/Src/main.c **** static void MX_DMA_Init(void)
 572:Core/Src/main.c **** {
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /* DMA controller clock enable */
 575:Core/Src/main.c ****   __HAL_RCC_DMAMUX1_CLK_ENABLE();
 576:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* DMA interrupt init */
 579:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 580:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 581:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 582:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 583:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 584:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 585:Core/Src/main.c **** 
 586:Core/Src/main.c **** }
 587:Core/Src/main.c **** 
 588:Core/Src/main.c **** /**
 589:Core/Src/main.c ****   * @brief GPIO Initialization Function
 590:Core/Src/main.c ****   * @param None
 591:Core/Src/main.c ****   * @retval None
 592:Core/Src/main.c ****   */
 593:Core/Src/main.c **** static void MX_GPIO_Init(void)
 594:Core/Src/main.c **** {
  28              		.loc 1 594 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 12


  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 8DB0     		sub	sp, sp, #52
  42              		.cfi_def_cfa_offset 80
 595:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 595 3 view .LVU1
  44              		.loc 1 595 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0794     		str	r4, [sp, #28]
  47 000a 0894     		str	r4, [sp, #32]
  48 000c 0994     		str	r4, [sp, #36]
  49 000e 0A94     		str	r4, [sp, #40]
  50 0010 0B94     		str	r4, [sp, #44]
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 598:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 598 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 598 3 view .LVU4
  54              		.loc 1 598 3 view .LVU5
  55 0012 594B     		ldr	r3, .L3
  56 0014 DA6C     		ldr	r2, [r3, #76]
  57 0016 42F01002 		orr	r2, r2, #16
  58 001a DA64     		str	r2, [r3, #76]
  59              		.loc 1 598 3 view .LVU6
  60 001c DA6C     		ldr	r2, [r3, #76]
  61 001e 02F01002 		and	r2, r2, #16
  62 0022 0092     		str	r2, [sp]
  63              		.loc 1 598 3 view .LVU7
  64 0024 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 598 3 view .LVU8
 599:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  67              		.loc 1 599 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 599 3 view .LVU10
  70              		.loc 1 599 3 view .LVU11
  71 0026 DA6C     		ldr	r2, [r3, #76]
  72 0028 42F00402 		orr	r2, r2, #4
  73 002c DA64     		str	r2, [r3, #76]
  74              		.loc 1 599 3 view .LVU12
  75 002e DA6C     		ldr	r2, [r3, #76]
  76 0030 02F00402 		and	r2, r2, #4
  77 0034 0192     		str	r2, [sp, #4]
  78              		.loc 1 599 3 view .LVU13
  79 0036 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 599 3 view .LVU14
 600:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  82              		.loc 1 600 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 600 3 view .LVU16
  85              		.loc 1 600 3 view .LVU17
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 13


  86 0038 DA6C     		ldr	r2, [r3, #76]
  87 003a 42F02002 		orr	r2, r2, #32
  88 003e DA64     		str	r2, [r3, #76]
  89              		.loc 1 600 3 view .LVU18
  90 0040 DA6C     		ldr	r2, [r3, #76]
  91 0042 02F02002 		and	r2, r2, #32
  92 0046 0292     		str	r2, [sp, #8]
  93              		.loc 1 600 3 view .LVU19
  94 0048 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 600 3 view .LVU20
 601:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  97              		.loc 1 601 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 601 3 view .LVU22
 100              		.loc 1 601 3 view .LVU23
 101 004a DA6C     		ldr	r2, [r3, #76]
 102 004c 42F08002 		orr	r2, r2, #128
 103 0050 DA64     		str	r2, [r3, #76]
 104              		.loc 1 601 3 view .LVU24
 105 0052 DA6C     		ldr	r2, [r3, #76]
 106 0054 02F08002 		and	r2, r2, #128
 107 0058 0392     		str	r2, [sp, #12]
 108              		.loc 1 601 3 view .LVU25
 109 005a 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 601 3 view .LVU26
 602:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 112              		.loc 1 602 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 602 3 view .LVU28
 115              		.loc 1 602 3 view .LVU29
 116 005c DA6C     		ldr	r2, [r3, #76]
 117 005e 42F00102 		orr	r2, r2, #1
 118 0062 DA64     		str	r2, [r3, #76]
 119              		.loc 1 602 3 view .LVU30
 120 0064 DA6C     		ldr	r2, [r3, #76]
 121 0066 02F00102 		and	r2, r2, #1
 122 006a 0492     		str	r2, [sp, #16]
 123              		.loc 1 602 3 view .LVU31
 124 006c 049A     		ldr	r2, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 602 3 view .LVU32
 603:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 127              		.loc 1 603 3 view .LVU33
 128              	.LBB9:
 129              		.loc 1 603 3 view .LVU34
 130              		.loc 1 603 3 view .LVU35
 131 006e DA6C     		ldr	r2, [r3, #76]
 132 0070 42F00202 		orr	r2, r2, #2
 133 0074 DA64     		str	r2, [r3, #76]
 134              		.loc 1 603 3 view .LVU36
 135 0076 DA6C     		ldr	r2, [r3, #76]
 136 0078 02F00202 		and	r2, r2, #2
 137 007c 0592     		str	r2, [sp, #20]
 138              		.loc 1 603 3 view .LVU37
 139 007e 059A     		ldr	r2, [sp, #20]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 14


 140              	.LBE9:
 141              		.loc 1 603 3 view .LVU38
 604:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 142              		.loc 1 604 3 view .LVU39
 143              	.LBB10:
 144              		.loc 1 604 3 view .LVU40
 145              		.loc 1 604 3 view .LVU41
 146 0080 DA6C     		ldr	r2, [r3, #76]
 147 0082 42F04002 		orr	r2, r2, #64
 148 0086 DA64     		str	r2, [r3, #76]
 149              		.loc 1 604 3 view .LVU42
 150 0088 DB6C     		ldr	r3, [r3, #76]
 151 008a 03F04003 		and	r3, r3, #64
 152 008e 0693     		str	r3, [sp, #24]
 153              		.loc 1 604 3 view .LVU43
 154 0090 069B     		ldr	r3, [sp, #24]
 155              	.LBE10:
 156              		.loc 1 604 3 view .LVU44
 605:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 157              		.loc 1 605 3 view .LVU45
 158 0092 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 159              	.LVL0:
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 608:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 160              		.loc 1 608 3 view .LVU46
 161 0096 DFF8EC80 		ldr	r8, .L3+12
 162 009a 2246     		mov	r2, r4
 163 009c C821     		movs	r1, #200
 164 009e 4046     		mov	r0, r8
 165 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 166              	.LVL1:
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 611:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 167              		.loc 1 611 3 view .LVU47
 168 00a4 2246     		mov	r2, r4
 169 00a6 8021     		movs	r1, #128
 170 00a8 4FF09040 		mov	r0, #1207959552
 171 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 614:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 173              		.loc 1 614 3 view .LVU48
 174 00b0 DFF8D490 		ldr	r9, .L3+16
 175 00b4 2246     		mov	r2, r4
 176 00b6 44F28301 		movw	r1, #16515
 177 00ba 4846     		mov	r0, r9
 178 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
 615:Core/Src/main.c **** 
 616:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 617:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 180              		.loc 1 617 3 view .LVU49
 181 00c0 2E4F     		ldr	r7, .L3+4
 182 00c2 2246     		mov	r2, r4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 15


 183 00c4 4021     		movs	r1, #64
 184 00c6 3846     		mov	r0, r7
 185 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL4:
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 620:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 187              		.loc 1 620 3 view .LVU50
 188 00cc 2C4E     		ldr	r6, .L3+8
 189 00ce 2246     		mov	r2, r4
 190 00d0 4021     		movs	r1, #64
 191 00d2 3046     		mov	r0, r6
 192 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL5:
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 623:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 194              		.loc 1 623 3 view .LVU51
 195              		.loc 1 623 23 is_stmt 0 view .LVU52
 196 00d8 4FF40053 		mov	r3, #8192
 197 00dc 0793     		str	r3, [sp, #28]
 624:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 198              		.loc 1 624 3 is_stmt 1 view .LVU53
 199              		.loc 1 624 24 is_stmt 0 view .LVU54
 200 00de 4FF48813 		mov	r3, #1114112
 201 00e2 0893     		str	r3, [sp, #32]
 625:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 625 3 is_stmt 1 view .LVU55
 203              		.loc 1 625 24 is_stmt 0 view .LVU56
 204 00e4 0994     		str	r4, [sp, #36]
 626:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 205              		.loc 1 626 3 is_stmt 1 view .LVU57
 206 00e6 07A9     		add	r1, sp, #28
 207 00e8 3046     		mov	r0, r6
 208 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL6:
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   /*Configure GPIO pin : PF0 */
 629:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 210              		.loc 1 629 3 view .LVU58
 211              		.loc 1 629 23 is_stmt 0 view .LVU59
 212 00ee 0125     		movs	r5, #1
 213 00f0 0795     		str	r5, [sp, #28]
 630:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214              		.loc 1 630 3 is_stmt 1 view .LVU60
 215              		.loc 1 630 24 is_stmt 0 view .LVU61
 216 00f2 0894     		str	r4, [sp, #32]
 631:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 631 3 is_stmt 1 view .LVU62
 218              		.loc 1 631 24 is_stmt 0 view .LVU63
 219 00f4 0994     		str	r4, [sp, #36]
 632:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 220              		.loc 1 632 3 is_stmt 1 view .LVU64
 221 00f6 07A9     		add	r1, sp, #28
 222 00f8 4046     		mov	r0, r8
 223 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL7:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 16


 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   /*Configure GPIO pins : PF3 PF6 PF7 */
 635:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 225              		.loc 1 635 3 view .LVU65
 226              		.loc 1 635 23 is_stmt 0 view .LVU66
 227 00fe C823     		movs	r3, #200
 228 0100 0793     		str	r3, [sp, #28]
 636:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 229              		.loc 1 636 3 is_stmt 1 view .LVU67
 230              		.loc 1 636 24 is_stmt 0 view .LVU68
 231 0102 0895     		str	r5, [sp, #32]
 637:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 637 3 is_stmt 1 view .LVU69
 233              		.loc 1 637 24 is_stmt 0 view .LVU70
 234 0104 0994     		str	r4, [sp, #36]
 638:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 235              		.loc 1 638 3 is_stmt 1 view .LVU71
 236              		.loc 1 638 25 is_stmt 0 view .LVU72
 237 0106 0A94     		str	r4, [sp, #40]
 639:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 238              		.loc 1 639 3 is_stmt 1 view .LVU73
 239 0108 07A9     		add	r1, sp, #28
 240 010a 4046     		mov	r0, r8
 241 010c FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL8:
 640:Core/Src/main.c **** 
 641:Core/Src/main.c ****   /*Configure GPIO pin : PA7 */
 642:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 243              		.loc 1 642 3 view .LVU74
 244              		.loc 1 642 23 is_stmt 0 view .LVU75
 245 0110 8023     		movs	r3, #128
 246 0112 0793     		str	r3, [sp, #28]
 643:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 247              		.loc 1 643 3 is_stmt 1 view .LVU76
 248              		.loc 1 643 24 is_stmt 0 view .LVU77
 249 0114 0895     		str	r5, [sp, #32]
 644:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 644 3 is_stmt 1 view .LVU78
 251              		.loc 1 644 24 is_stmt 0 view .LVU79
 252 0116 0994     		str	r4, [sp, #36]
 645:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 645 3 is_stmt 1 view .LVU80
 254              		.loc 1 645 25 is_stmt 0 view .LVU81
 255 0118 0A94     		str	r4, [sp, #40]
 646:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256              		.loc 1 646 3 is_stmt 1 view .LVU82
 257 011a 07A9     		add	r1, sp, #28
 258 011c 4FF09040 		mov	r0, #1207959552
 259 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 260              	.LVL9:
 647:Core/Src/main.c **** 
 648:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 LD3_Pin LD2_Pin */
 649:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin;
 261              		.loc 1 649 3 view .LVU83
 262              		.loc 1 649 23 is_stmt 0 view .LVU84
 263 0124 44F28303 		movw	r3, #16515
 264 0128 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 17


 650:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 265              		.loc 1 650 3 is_stmt 1 view .LVU85
 266              		.loc 1 650 24 is_stmt 0 view .LVU86
 267 012a 0895     		str	r5, [sp, #32]
 651:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 651 3 is_stmt 1 view .LVU87
 269              		.loc 1 651 24 is_stmt 0 view .LVU88
 270 012c 0994     		str	r4, [sp, #36]
 652:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 652 3 is_stmt 1 view .LVU89
 272              		.loc 1 652 25 is_stmt 0 view .LVU90
 273 012e 0A94     		str	r4, [sp, #40]
 653:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 274              		.loc 1 653 3 is_stmt 1 view .LVU91
 275 0130 07A9     		add	r1, sp, #28
 276 0132 4846     		mov	r0, r9
 277 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL10:
 654:Core/Src/main.c **** 
 655:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 656:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 279              		.loc 1 656 3 view .LVU92
 280              		.loc 1 656 23 is_stmt 0 view .LVU93
 281 0138 2023     		movs	r3, #32
 282 013a 0793     		str	r3, [sp, #28]
 657:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 283              		.loc 1 657 3 is_stmt 1 view .LVU94
 284              		.loc 1 657 24 is_stmt 0 view .LVU95
 285 013c 0894     		str	r4, [sp, #32]
 658:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 658 3 is_stmt 1 view .LVU96
 287              		.loc 1 658 24 is_stmt 0 view .LVU97
 288 013e 0994     		str	r4, [sp, #36]
 659:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 289              		.loc 1 659 3 is_stmt 1 view .LVU98
 290 0140 07A9     		add	r1, sp, #28
 291 0142 3846     		mov	r0, r7
 292 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL11:
 660:Core/Src/main.c **** 
 661:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 662:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 294              		.loc 1 662 3 view .LVU99
 295              		.loc 1 662 23 is_stmt 0 view .LVU100
 296 0148 4FF04008 		mov	r8, #64
 297 014c CDF81C80 		str	r8, [sp, #28]
 663:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 298              		.loc 1 663 3 is_stmt 1 view .LVU101
 299              		.loc 1 663 24 is_stmt 0 view .LVU102
 300 0150 0895     		str	r5, [sp, #32]
 664:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 664 3 is_stmt 1 view .LVU103
 302              		.loc 1 664 24 is_stmt 0 view .LVU104
 303 0152 0994     		str	r4, [sp, #36]
 665:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 665 3 is_stmt 1 view .LVU105
 305              		.loc 1 665 25 is_stmt 0 view .LVU106
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 18


 306 0154 0A94     		str	r4, [sp, #40]
 666:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 307              		.loc 1 666 3 is_stmt 1 view .LVU107
 308 0156 07A9     		add	r1, sp, #28
 309 0158 3846     		mov	r0, r7
 310 015a FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL12:
 667:Core/Src/main.c **** 
 668:Core/Src/main.c ****   /*Configure GPIO pin : PC6 */
 669:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
 312              		.loc 1 669 3 view .LVU108
 313              		.loc 1 669 23 is_stmt 0 view .LVU109
 314 015e CDF81C80 		str	r8, [sp, #28]
 670:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 315              		.loc 1 670 3 is_stmt 1 view .LVU110
 316              		.loc 1 670 24 is_stmt 0 view .LVU111
 317 0162 0895     		str	r5, [sp, #32]
 671:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 671 3 is_stmt 1 view .LVU112
 319              		.loc 1 671 24 is_stmt 0 view .LVU113
 320 0164 0994     		str	r4, [sp, #36]
 672:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 321              		.loc 1 672 3 is_stmt 1 view .LVU114
 322              		.loc 1 672 25 is_stmt 0 view .LVU115
 323 0166 0A94     		str	r4, [sp, #40]
 673:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 324              		.loc 1 673 3 is_stmt 1 view .LVU116
 325 0168 07A9     		add	r1, sp, #28
 326 016a 3046     		mov	r0, r6
 327 016c FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL13:
 674:Core/Src/main.c **** 
 675:Core/Src/main.c **** }
 329              		.loc 1 675 1 is_stmt 0 view .LVU117
 330 0170 0DB0     		add	sp, sp, #52
 331              		.cfi_def_cfa_offset 28
 332              		@ sp needed
 333 0172 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 334              	.L4:
 335 0176 00BF     		.align	2
 336              	.L3:
 337 0178 00100240 		.word	1073876992
 338 017c 00180048 		.word	1207965696
 339 0180 00080048 		.word	1207961600
 340 0184 00140048 		.word	1207964672
 341 0188 00040048 		.word	1207960576
 342              		.cfi_endproc
 343              	.LFE334:
 345              		.section	.text.MX_DMA_Init,"ax",%progbits
 346              		.align	1
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	MX_DMA_Init:
 352              	.LFB333:
 572:Core/Src/main.c **** 
 353              		.loc 1 572 1 is_stmt 1 view -0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 19


 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357 0000 00B5     		push	{lr}
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 83B0     		sub	sp, sp, #12
 361              		.cfi_def_cfa_offset 16
 575:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 362              		.loc 1 575 3 view .LVU119
 363              	.LBB11:
 575:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 364              		.loc 1 575 3 view .LVU120
 575:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 365              		.loc 1 575 3 view .LVU121
 366 0004 124B     		ldr	r3, .L7
 367 0006 9A6C     		ldr	r2, [r3, #72]
 368 0008 42F00402 		orr	r2, r2, #4
 369 000c 9A64     		str	r2, [r3, #72]
 575:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 370              		.loc 1 575 3 view .LVU122
 371 000e 9A6C     		ldr	r2, [r3, #72]
 372 0010 02F00402 		and	r2, r2, #4
 373 0014 0092     		str	r2, [sp]
 575:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 374              		.loc 1 575 3 view .LVU123
 375 0016 009A     		ldr	r2, [sp]
 376              	.LBE11:
 575:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 377              		.loc 1 575 3 view .LVU124
 576:Core/Src/main.c **** 
 378              		.loc 1 576 3 view .LVU125
 379              	.LBB12:
 576:Core/Src/main.c **** 
 380              		.loc 1 576 3 view .LVU126
 576:Core/Src/main.c **** 
 381              		.loc 1 576 3 view .LVU127
 382 0018 9A6C     		ldr	r2, [r3, #72]
 383 001a 42F00102 		orr	r2, r2, #1
 384 001e 9A64     		str	r2, [r3, #72]
 576:Core/Src/main.c **** 
 385              		.loc 1 576 3 view .LVU128
 386 0020 9B6C     		ldr	r3, [r3, #72]
 387 0022 03F00103 		and	r3, r3, #1
 388 0026 0193     		str	r3, [sp, #4]
 576:Core/Src/main.c **** 
 389              		.loc 1 576 3 view .LVU129
 390 0028 019B     		ldr	r3, [sp, #4]
 391              	.LBE12:
 576:Core/Src/main.c **** 
 392              		.loc 1 576 3 view .LVU130
 580:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 393              		.loc 1 580 3 view .LVU131
 394 002a 0022     		movs	r2, #0
 395 002c 1146     		mov	r1, r2
 396 002e 0B20     		movs	r0, #11
 397 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 20


 398              	.LVL14:
 581:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 399              		.loc 1 581 3 view .LVU132
 400 0034 0B20     		movs	r0, #11
 401 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 402              	.LVL15:
 583:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 403              		.loc 1 583 3 view .LVU133
 404 003a 0022     		movs	r2, #0
 405 003c 1146     		mov	r1, r2
 406 003e 0C20     		movs	r0, #12
 407 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 408              	.LVL16:
 584:Core/Src/main.c **** 
 409              		.loc 1 584 3 view .LVU134
 410 0044 0C20     		movs	r0, #12
 411 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 412              	.LVL17:
 586:Core/Src/main.c **** 
 413              		.loc 1 586 1 is_stmt 0 view .LVU135
 414 004a 03B0     		add	sp, sp, #12
 415              		.cfi_def_cfa_offset 4
 416              		@ sp needed
 417 004c 5DF804FB 		ldr	pc, [sp], #4
 418              	.L8:
 419              		.align	2
 420              	.L7:
 421 0050 00100240 		.word	1073876992
 422              		.cfi_endproc
 423              	.LFE333:
 425              		.section	.text.HAL_UARTEx_RxEventCallback,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_UARTEx_RxEventCallback
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 432              	HAL_UARTEx_RxEventCallback:
 433              	.LVL18:
 434              	.LFB324:
  84:Core/Src/main.c ****   if (huart->Instance == LPUART1)
 435              		.loc 1 84 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
  84:Core/Src/main.c ****   if (huart->Instance == LPUART1)
 439              		.loc 1 84 1 is_stmt 0 view .LVU137
 440 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 441              		.cfi_def_cfa_offset 24
 442              		.cfi_offset 4, -24
 443              		.cfi_offset 5, -20
 444              		.cfi_offset 6, -16
 445              		.cfi_offset 7, -12
 446              		.cfi_offset 8, -8
 447              		.cfi_offset 14, -4
  85:Core/Src/main.c **** 	{
 448              		.loc 1 85 3 is_stmt 1 view .LVU138
  85:Core/Src/main.c **** 	{
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 21


 449              		.loc 1 85 12 is_stmt 0 view .LVU139
 450 0004 0468     		ldr	r4, [r0]
  85:Core/Src/main.c **** 	{
 451              		.loc 1 85 6 view .LVU140
 452 0006 1E48     		ldr	r0, .L15
 453              	.LVL19:
  85:Core/Src/main.c **** 	{
 454              		.loc 1 85 6 view .LVU141
 455 0008 8442     		cmp	r4, r0
 456 000a 01D0     		beq	.L14
 457              	.LVL20:
 458              	.L9:
 106:Core/Src/main.c **** /* USER CODE END 0 */
 459              		.loc 1 106 1 view .LVU142
 460 000c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 461              	.LVL21:
 462              	.L14:
 106:Core/Src/main.c **** /* USER CODE END 0 */
 463              		.loc 1 106 1 view .LVU143
 464 0010 0D46     		mov	r5, r1
  87:Core/Src/main.c **** 
 465              		.loc 1 87 3 is_stmt 1 view .LVU144
  87:Core/Src/main.c **** 
 466              		.loc 1 87 10 is_stmt 0 view .LVU145
 467 0012 1C4B     		ldr	r3, .L15+4
 468 0014 1C88     		ldrh	r4, [r3]
 469 0016 1C4B     		ldr	r3, .L15+8
 470 0018 1C80     		strh	r4, [r3]	@ movhi
  89:Core/Src/main.c **** 		{
 471              		.loc 1 89 3 is_stmt 1 view .LVU146
  89:Core/Src/main.c **** 		{
 472              		.loc 1 89 13 is_stmt 0 view .LVU147
 473 001a 6318     		adds	r3, r4, r1
  89:Core/Src/main.c **** 		{
 474              		.loc 1 89 6 view .LVU148
 475 001c 142B     		cmp	r3, #20
 476 001e 23DD     		ble	.L11
 477              	.LBB13:
  91:Core/Src/main.c **** 			memcpy ((uint8_t *)MainBuf+oldPos, RxBuf, datatocopy);  
 478              		.loc 1 91 4 is_stmt 1 view .LVU149
  91:Core/Src/main.c **** 			memcpy ((uint8_t *)MainBuf+oldPos, RxBuf, datatocopy);  
 479              		.loc 1 91 13 is_stmt 0 view .LVU150
 480 0020 C4F11406 		rsb	r6, r4, #20
 481 0024 B6B2     		uxth	r6, r6
 482              	.LVL22:
  92:Core/Src/main.c **** 			oldPos = 0;
 483              		.loc 1 92 4 is_stmt 1 view .LVU151
 484 0026 194F     		ldr	r7, .L15+12
 485 0028 DFF86480 		ldr	r8, .L15+16
 486 002c 3246     		mov	r2, r6
 487 002e 4146     		mov	r1, r8
 488              	.LVL23:
  92:Core/Src/main.c **** 			oldPos = 0;
 489              		.loc 1 92 4 is_stmt 0 view .LVU152
 490 0030 3819     		adds	r0, r7, r4
 491 0032 FFF7FEFF 		bl	memcpy
 492              	.LVL24:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 22


  93:Core/Src/main.c **** 			memcpy ((uint8_t *)MainBuf, (uint8_t *)RxBuf+datatocopy, (Size-datatocopy)); 
 493              		.loc 1 93 4 is_stmt 1 view .LVU153
  93:Core/Src/main.c **** 			memcpy ((uint8_t *)MainBuf, (uint8_t *)RxBuf+datatocopy, (Size-datatocopy)); 
 494              		.loc 1 93 11 is_stmt 0 view .LVU154
 495 0036 144B     		ldr	r3, .L15+8
 496 0038 0022     		movs	r2, #0
 497 003a 1A80     		strh	r2, [r3]	@ movhi
  94:Core/Src/main.c **** 			newPos = (Size-datatocopy);  
 498              		.loc 1 94 4 is_stmt 1 view .LVU155
 499 003c AA1B     		subs	r2, r5, r6
 500 003e 08EB0601 		add	r1, r8, r6
 501 0042 3846     		mov	r0, r7
 502 0044 FFF7FEFF 		bl	memcpy
 503              	.LVL25:
  95:Core/Src/main.c **** 		}
 504              		.loc 1 95 4 view .LVU156
  95:Core/Src/main.c **** 		}
 505              		.loc 1 95 18 is_stmt 0 view .LVU157
 506 0048 143C     		subs	r4, r4, #20
 507 004a 2C44     		add	r4, r4, r5
  95:Core/Src/main.c **** 		}
 508              		.loc 1 95 11 view .LVU158
 509 004c 0D4B     		ldr	r3, .L15+4
 510 004e 1C80     		strh	r4, [r3]	@ movhi
 511              	.LVL26:
 512              	.L12:
  95:Core/Src/main.c **** 		}
 513              		.loc 1 95 11 view .LVU159
 514              	.LBE13:
 102:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 515              		.loc 1 102 3 is_stmt 1 view .LVU160
 516 0050 0A22     		movs	r2, #10
 517 0052 0F49     		ldr	r1, .L15+16
 518 0054 0F48     		ldr	r0, .L15+20
 519 0056 FFF7FEFF 		bl	HAL_UARTEx_ReceiveToIdle_DMA
 520              	.LVL27:
 103:Core/Src/main.c **** 
 521              		.loc 1 103 3 view .LVU161
 522 005a 0F4B     		ldr	r3, .L15+24
 523 005c 1A68     		ldr	r2, [r3]
 524 005e 1368     		ldr	r3, [r2]
 525 0060 23F00403 		bic	r3, r3, #4
 526 0064 1360     		str	r3, [r2]
 106:Core/Src/main.c **** /* USER CODE END 0 */
 527              		.loc 1 106 1 is_stmt 0 view .LVU162
 528 0066 D1E7     		b	.L9
 529              	.LVL28:
 530              	.L11:
  99:Core/Src/main.c **** 			newPos = Size+oldPos;
 531              		.loc 1 99 4 is_stmt 1 view .LVU163
 532 0068 0A46     		mov	r2, r1
 533 006a 0949     		ldr	r1, .L15+16
 534              	.LVL29:
  99:Core/Src/main.c **** 			newPos = Size+oldPos;
 535              		.loc 1 99 4 is_stmt 0 view .LVU164
 536 006c 0748     		ldr	r0, .L15+12
 537 006e 2044     		add	r0, r0, r4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 23


 538 0070 FFF7FEFF 		bl	memcpy
 539              	.LVL30:
 100:Core/Src/main.c **** 		}
 540              		.loc 1 100 4 is_stmt 1 view .LVU165
 100:Core/Src/main.c **** 		}
 541              		.loc 1 100 17 is_stmt 0 view .LVU166
 542 0074 044B     		ldr	r3, .L15+8
 543 0076 1B88     		ldrh	r3, [r3]
 544 0078 2B44     		add	r3, r3, r5
 100:Core/Src/main.c **** 		}
 545              		.loc 1 100 11 view .LVU167
 546 007a 024A     		ldr	r2, .L15+4
 547 007c 1380     		strh	r3, [r2]	@ movhi
 548 007e E7E7     		b	.L12
 549              	.L16:
 550              		.align	2
 551              	.L15:
 552 0080 00800040 		.word	1073774592
 553 0084 00000000 		.word	.LANCHOR0
 554 0088 00000000 		.word	.LANCHOR1
 555 008c 00000000 		.word	.LANCHOR2
 556 0090 00000000 		.word	.LANCHOR3
 557 0094 00000000 		.word	.LANCHOR4
 558 0098 00000000 		.word	.LANCHOR5
 559              		.cfi_endproc
 560              	.LFE324:
 562              		.section	.text.Error_Handler,"ax",%progbits
 563              		.align	1
 564              		.global	Error_Handler
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 569              	Error_Handler:
 570              	.LFB335:
 676:Core/Src/main.c **** 
 677:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 678:Core/Src/main.c **** 
 679:Core/Src/main.c **** /* USER CODE END 4 */
 680:Core/Src/main.c **** 
 681:Core/Src/main.c **** /**
 682:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 683:Core/Src/main.c ****   * @retval None
 684:Core/Src/main.c ****   */
 685:Core/Src/main.c **** void Error_Handler(void)
 686:Core/Src/main.c **** {
 571              		.loc 1 686 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ Volatile: function does not return.
 574              		@ args = 0, pretend = 0, frame = 0
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576              		@ link register save eliminated.
 687:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 688:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 689:Core/Src/main.c ****   __disable_irq();
 577              		.loc 1 689 3 view .LVU169
 578              	.LBB14:
 579              	.LBI14:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 24


 580              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 25


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 26


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 27


 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 581              		.loc 2 207 27 view .LVU170
 582              	.LBB15:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 583              		.loc 2 209 3 view .LVU171
 584              		.syntax unified
 585              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 586 0000 72B6     		cpsid i
 587              	@ 0 "" 2
 588              		.thumb
 589              		.syntax unified
 590              	.L18:
 591              	.LBE15:
 592              	.LBE14:
 690:Core/Src/main.c ****   while (1)
 593              		.loc 1 690 3 discriminator 1 view .LVU172
 691:Core/Src/main.c ****   {
 692:Core/Src/main.c ****   }
 594              		.loc 1 692 3 discriminator 1 view .LVU173
 690:Core/Src/main.c ****   while (1)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 28


 595              		.loc 1 690 9 discriminator 1 view .LVU174
 596 0002 FEE7     		b	.L18
 597              		.cfi_endproc
 598              	.LFE335:
 600              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 601              		.align	1
 602              		.syntax unified
 603              		.thumb
 604              		.thumb_func
 606              	MX_LPUART1_UART_Init:
 607              	.LFB328:
 331:Core/Src/main.c **** 
 608              		.loc 1 331 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612 0000 08B5     		push	{r3, lr}
 613              		.cfi_def_cfa_offset 8
 614              		.cfi_offset 3, -8
 615              		.cfi_offset 14, -4
 340:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 616              		.loc 1 340 3 view .LVU176
 340:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 617              		.loc 1 340 21 is_stmt 0 view .LVU177
 618 0002 1748     		ldr	r0, .L29
 619 0004 174B     		ldr	r3, .L29+4
 620 0006 0360     		str	r3, [r0]
 341:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 621              		.loc 1 341 3 is_stmt 1 view .LVU178
 341:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 622              		.loc 1 341 26 is_stmt 0 view .LVU179
 623 0008 4FF4E133 		mov	r3, #115200
 624 000c 4360     		str	r3, [r0, #4]
 342:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 625              		.loc 1 342 3 is_stmt 1 view .LVU180
 342:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 626              		.loc 1 342 28 is_stmt 0 view .LVU181
 627 000e 0023     		movs	r3, #0
 628 0010 8360     		str	r3, [r0, #8]
 343:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 629              		.loc 1 343 3 is_stmt 1 view .LVU182
 343:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 630              		.loc 1 343 26 is_stmt 0 view .LVU183
 631 0012 C360     		str	r3, [r0, #12]
 344:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 632              		.loc 1 344 3 is_stmt 1 view .LVU184
 344:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 633              		.loc 1 344 24 is_stmt 0 view .LVU185
 634 0014 0361     		str	r3, [r0, #16]
 345:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 635              		.loc 1 345 3 is_stmt 1 view .LVU186
 345:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 636              		.loc 1 345 22 is_stmt 0 view .LVU187
 637 0016 0C22     		movs	r2, #12
 638 0018 4261     		str	r2, [r0, #20]
 346:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 639              		.loc 1 346 3 is_stmt 1 view .LVU188
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 29


 346:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 640              		.loc 1 346 27 is_stmt 0 view .LVU189
 641 001a 8361     		str	r3, [r0, #24]
 347:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 642              		.loc 1 347 3 is_stmt 1 view .LVU190
 347:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 643              		.loc 1 347 32 is_stmt 0 view .LVU191
 644 001c 0362     		str	r3, [r0, #32]
 348:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 645              		.loc 1 348 3 is_stmt 1 view .LVU192
 348:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 646              		.loc 1 348 32 is_stmt 0 view .LVU193
 647 001e 4362     		str	r3, [r0, #36]
 349:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 648              		.loc 1 349 3 is_stmt 1 view .LVU194
 349:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 649              		.loc 1 349 40 is_stmt 0 view .LVU195
 650 0020 1022     		movs	r2, #16
 651 0022 8262     		str	r2, [r0, #40]
 350:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 652              		.loc 1 350 3 is_stmt 1 view .LVU196
 350:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 653              		.loc 1 350 40 is_stmt 0 view .LVU197
 654 0024 4FF48052 		mov	r2, #4096
 655 0028 C263     		str	r2, [r0, #60]
 351:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 656              		.loc 1 351 3 is_stmt 1 view .LVU198
 351:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 657              		.loc 1 351 21 is_stmt 0 view .LVU199
 658 002a 4366     		str	r3, [r0, #100]
 352:Core/Src/main.c ****   {
 659              		.loc 1 352 3 is_stmt 1 view .LVU200
 352:Core/Src/main.c ****   {
 660              		.loc 1 352 7 is_stmt 0 view .LVU201
 661 002c FFF7FEFF 		bl	HAL_UART_Init
 662              	.LVL31:
 352:Core/Src/main.c ****   {
 663              		.loc 1 352 6 view .LVU202
 664 0030 70B9     		cbnz	r0, .L25
 356:Core/Src/main.c ****   {
 665              		.loc 1 356 3 is_stmt 1 view .LVU203
 356:Core/Src/main.c ****   {
 666              		.loc 1 356 7 is_stmt 0 view .LVU204
 667 0032 0021     		movs	r1, #0
 668 0034 0A48     		ldr	r0, .L29
 669 0036 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 670              	.LVL32:
 356:Core/Src/main.c ****   {
 671              		.loc 1 356 6 view .LVU205
 672 003a 58B9     		cbnz	r0, .L26
 360:Core/Src/main.c ****   {
 673              		.loc 1 360 3 is_stmt 1 view .LVU206
 360:Core/Src/main.c ****   {
 674              		.loc 1 360 7 is_stmt 0 view .LVU207
 675 003c 0021     		movs	r1, #0
 676 003e 0848     		ldr	r0, .L29
 677 0040 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 30


 678              	.LVL33:
 360:Core/Src/main.c ****   {
 679              		.loc 1 360 6 view .LVU208
 680 0044 40B9     		cbnz	r0, .L27
 364:Core/Src/main.c ****   {
 681              		.loc 1 364 3 is_stmt 1 view .LVU209
 364:Core/Src/main.c ****   {
 682              		.loc 1 364 7 is_stmt 0 view .LVU210
 683 0046 0648     		ldr	r0, .L29
 684 0048 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 685              	.LVL34:
 364:Core/Src/main.c ****   {
 686              		.loc 1 364 6 view .LVU211
 687 004c 30B9     		cbnz	r0, .L28
 372:Core/Src/main.c **** 
 688              		.loc 1 372 1 view .LVU212
 689 004e 08BD     		pop	{r3, pc}
 690              	.L25:
 354:Core/Src/main.c ****   }
 691              		.loc 1 354 5 is_stmt 1 view .LVU213
 692 0050 FFF7FEFF 		bl	Error_Handler
 693              	.LVL35:
 694              	.L26:
 358:Core/Src/main.c ****   }
 695              		.loc 1 358 5 view .LVU214
 696 0054 FFF7FEFF 		bl	Error_Handler
 697              	.LVL36:
 698              	.L27:
 362:Core/Src/main.c ****   }
 699              		.loc 1 362 5 view .LVU215
 700 0058 FFF7FEFF 		bl	Error_Handler
 701              	.LVL37:
 702              	.L28:
 366:Core/Src/main.c ****   }
 703              		.loc 1 366 5 view .LVU216
 704 005c FFF7FEFF 		bl	Error_Handler
 705              	.LVL38:
 706              	.L30:
 707              		.align	2
 708              	.L29:
 709 0060 00000000 		.word	.LANCHOR4
 710 0064 00800040 		.word	1073774592
 711              		.cfi_endproc
 712              	.LFE328:
 714              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 715              		.align	1
 716              		.syntax unified
 717              		.thumb
 718              		.thumb_func
 720              	MX_USB_OTG_FS_PCD_Init:
 721              	.LFB332:
 540:Core/Src/main.c **** 
 722              		.loc 1 540 1 view -0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 0
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 726 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 31


 727              		.cfi_def_cfa_offset 8
 728              		.cfi_offset 3, -8
 729              		.cfi_offset 14, -4
 549:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 730              		.loc 1 549 3 view .LVU218
 549:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 731              		.loc 1 549 28 is_stmt 0 view .LVU219
 732 0002 0B48     		ldr	r0, .L35
 733 0004 4FF0A043 		mov	r3, #1342177280
 734 0008 0360     		str	r3, [r0]
 550:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 735              		.loc 1 550 3 is_stmt 1 view .LVU220
 550:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 736              		.loc 1 550 38 is_stmt 0 view .LVU221
 737 000a 0623     		movs	r3, #6
 738 000c 4360     		str	r3, [r0, #4]
 551:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 739              		.loc 1 551 3 is_stmt 1 view .LVU222
 551:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 740              		.loc 1 551 35 is_stmt 0 view .LVU223
 741 000e 0223     		movs	r3, #2
 742 0010 8361     		str	r3, [r0, #24]
 552:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 743              		.loc 1 552 3 is_stmt 1 view .LVU224
 552:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 744              		.loc 1 552 35 is_stmt 0 view .LVU225
 745 0012 0123     		movs	r3, #1
 746 0014 C361     		str	r3, [r0, #28]
 553:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 747              		.loc 1 553 3 is_stmt 1 view .LVU226
 553:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 748              		.loc 1 553 41 is_stmt 0 view .LVU227
 749 0016 0022     		movs	r2, #0
 750 0018 0262     		str	r2, [r0, #32]
 554:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 751              		.loc 1 554 3 is_stmt 1 view .LVU228
 554:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 752              		.loc 1 554 35 is_stmt 0 view .LVU229
 753 001a 4262     		str	r2, [r0, #36]
 555:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 754              		.loc 1 555 3 is_stmt 1 view .LVU230
 555:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 755              		.loc 1 555 48 is_stmt 0 view .LVU231
 756 001c 8362     		str	r3, [r0, #40]
 556:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 757              		.loc 1 556 3 is_stmt 1 view .LVU232
 556:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 758              		.loc 1 556 42 is_stmt 0 view .LVU233
 759 001e 0263     		str	r2, [r0, #48]
 557:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 760              		.loc 1 557 3 is_stmt 1 view .LVU234
 557:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 761              		.loc 1 557 44 is_stmt 0 view .LVU235
 762 0020 C362     		str	r3, [r0, #44]
 558:Core/Src/main.c ****   {
 763              		.loc 1 558 3 is_stmt 1 view .LVU236
 558:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 32


 764              		.loc 1 558 7 is_stmt 0 view .LVU237
 765 0022 FFF7FEFF 		bl	HAL_PCD_Init
 766              	.LVL39:
 558:Core/Src/main.c ****   {
 767              		.loc 1 558 6 view .LVU238
 768 0026 00B9     		cbnz	r0, .L34
 566:Core/Src/main.c **** 
 769              		.loc 1 566 1 view .LVU239
 770 0028 08BD     		pop	{r3, pc}
 771              	.L34:
 560:Core/Src/main.c ****   }
 772              		.loc 1 560 5 is_stmt 1 view .LVU240
 773 002a FFF7FEFF 		bl	Error_Handler
 774              	.LVL40:
 775              	.L36:
 776 002e 00BF     		.align	2
 777              	.L35:
 778 0030 00000000 		.word	.LANCHOR6
 779              		.cfi_endproc
 780              	.LFE332:
 782              		.section	.text.MX_TIM4_Init,"ax",%progbits
 783              		.align	1
 784              		.syntax unified
 785              		.thumb
 786              		.thumb_func
 788              	MX_TIM4_Init:
 789              	.LFB331:
 495:Core/Src/main.c **** 
 790              		.loc 1 495 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 32
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794 0000 00B5     		push	{lr}
 795              		.cfi_def_cfa_offset 4
 796              		.cfi_offset 14, -4
 797 0002 89B0     		sub	sp, sp, #36
 798              		.cfi_def_cfa_offset 40
 501:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 799              		.loc 1 501 3 view .LVU242
 501:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 800              		.loc 1 501 26 is_stmt 0 view .LVU243
 801 0004 0023     		movs	r3, #0
 802 0006 0493     		str	r3, [sp, #16]
 803 0008 0593     		str	r3, [sp, #20]
 804 000a 0693     		str	r3, [sp, #24]
 805 000c 0793     		str	r3, [sp, #28]
 502:Core/Src/main.c **** 
 806              		.loc 1 502 3 is_stmt 1 view .LVU244
 502:Core/Src/main.c **** 
 807              		.loc 1 502 27 is_stmt 0 view .LVU245
 808 000e 0193     		str	r3, [sp, #4]
 809 0010 0293     		str	r3, [sp, #8]
 810 0012 0393     		str	r3, [sp, #12]
 507:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 811              		.loc 1 507 3 is_stmt 1 view .LVU246
 507:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 812              		.loc 1 507 18 is_stmt 0 view .LVU247
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 33


 813 0014 1348     		ldr	r0, .L45
 814 0016 144A     		ldr	r2, .L45+4
 815 0018 0260     		str	r2, [r0]
 508:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 816              		.loc 1 508 3 is_stmt 1 view .LVU248
 508:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 817              		.loc 1 508 24 is_stmt 0 view .LVU249
 818 001a 7722     		movs	r2, #119
 819 001c 4260     		str	r2, [r0, #4]
 509:Core/Src/main.c ****   htim4.Init.Period = 65535;
 820              		.loc 1 509 3 is_stmt 1 view .LVU250
 509:Core/Src/main.c ****   htim4.Init.Period = 65535;
 821              		.loc 1 509 26 is_stmt 0 view .LVU251
 822 001e 8360     		str	r3, [r0, #8]
 510:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 823              		.loc 1 510 3 is_stmt 1 view .LVU252
 510:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 824              		.loc 1 510 21 is_stmt 0 view .LVU253
 825 0020 4FF6FF72 		movw	r2, #65535
 826 0024 C260     		str	r2, [r0, #12]
 511:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 827              		.loc 1 511 3 is_stmt 1 view .LVU254
 511:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 828              		.loc 1 511 28 is_stmt 0 view .LVU255
 829 0026 0361     		str	r3, [r0, #16]
 512:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 830              		.loc 1 512 3 is_stmt 1 view .LVU256
 512:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 831              		.loc 1 512 32 is_stmt 0 view .LVU257
 832 0028 8361     		str	r3, [r0, #24]
 513:Core/Src/main.c ****   {
 833              		.loc 1 513 3 is_stmt 1 view .LVU258
 513:Core/Src/main.c ****   {
 834              		.loc 1 513 7 is_stmt 0 view .LVU259
 835 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 836              	.LVL41:
 513:Core/Src/main.c ****   {
 837              		.loc 1 513 6 view .LVU260
 838 002e 90B9     		cbnz	r0, .L42
 517:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 839              		.loc 1 517 3 is_stmt 1 view .LVU261
 517:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 840              		.loc 1 517 34 is_stmt 0 view .LVU262
 841 0030 4FF48053 		mov	r3, #4096
 842 0034 0493     		str	r3, [sp, #16]
 518:Core/Src/main.c ****   {
 843              		.loc 1 518 3 is_stmt 1 view .LVU263
 518:Core/Src/main.c ****   {
 844              		.loc 1 518 7 is_stmt 0 view .LVU264
 845 0036 04A9     		add	r1, sp, #16
 846 0038 0A48     		ldr	r0, .L45
 847 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 848              	.LVL42:
 518:Core/Src/main.c ****   {
 849              		.loc 1 518 6 view .LVU265
 850 003e 60B9     		cbnz	r0, .L43
 522:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 34


 851              		.loc 1 522 3 is_stmt 1 view .LVU266
 522:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 852              		.loc 1 522 37 is_stmt 0 view .LVU267
 853 0040 0023     		movs	r3, #0
 854 0042 0193     		str	r3, [sp, #4]
 523:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 855              		.loc 1 523 3 is_stmt 1 view .LVU268
 523:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 856              		.loc 1 523 33 is_stmt 0 view .LVU269
 857 0044 0393     		str	r3, [sp, #12]
 524:Core/Src/main.c ****   {
 858              		.loc 1 524 3 is_stmt 1 view .LVU270
 524:Core/Src/main.c ****   {
 859              		.loc 1 524 7 is_stmt 0 view .LVU271
 860 0046 01A9     		add	r1, sp, #4
 861 0048 0648     		ldr	r0, .L45
 862 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 863              	.LVL43:
 524:Core/Src/main.c ****   {
 864              		.loc 1 524 6 view .LVU272
 865 004e 30B9     		cbnz	r0, .L44
 532:Core/Src/main.c **** 
 866              		.loc 1 532 1 view .LVU273
 867 0050 09B0     		add	sp, sp, #36
 868              		.cfi_remember_state
 869              		.cfi_def_cfa_offset 4
 870              		@ sp needed
 871 0052 5DF804FB 		ldr	pc, [sp], #4
 872              	.L42:
 873              		.cfi_restore_state
 515:Core/Src/main.c ****   }
 874              		.loc 1 515 5 is_stmt 1 view .LVU274
 875 0056 FFF7FEFF 		bl	Error_Handler
 876              	.LVL44:
 877              	.L43:
 520:Core/Src/main.c ****   }
 878              		.loc 1 520 5 view .LVU275
 879 005a FFF7FEFF 		bl	Error_Handler
 880              	.LVL45:
 881              	.L44:
 526:Core/Src/main.c ****   }
 882              		.loc 1 526 5 view .LVU276
 883 005e FFF7FEFF 		bl	Error_Handler
 884              	.LVL46:
 885              	.L46:
 886 0062 00BF     		.align	2
 887              	.L45:
 888 0064 00000000 		.word	.LANCHOR7
 889 0068 00080040 		.word	1073743872
 890              		.cfi_endproc
 891              	.LFE331:
 893              		.section	.text.MX_UART4_Init,"ax",%progbits
 894              		.align	1
 895              		.syntax unified
 896              		.thumb
 897              		.thumb_func
 899              	MX_UART4_Init:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 35


 900              	.LFB329:
 380:Core/Src/main.c **** 
 901              		.loc 1 380 1 view -0
 902              		.cfi_startproc
 903              		@ args = 0, pretend = 0, frame = 0
 904              		@ frame_needed = 0, uses_anonymous_args = 0
 905 0000 08B5     		push	{r3, lr}
 906              		.cfi_def_cfa_offset 8
 907              		.cfi_offset 3, -8
 908              		.cfi_offset 14, -4
 389:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 909              		.loc 1 389 3 view .LVU278
 389:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 910              		.loc 1 389 19 is_stmt 0 view .LVU279
 911 0002 1548     		ldr	r0, .L57
 912 0004 154B     		ldr	r3, .L57+4
 913 0006 0360     		str	r3, [r0]
 390:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 914              		.loc 1 390 3 is_stmt 1 view .LVU280
 390:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 915              		.loc 1 390 24 is_stmt 0 view .LVU281
 916 0008 4FF4E133 		mov	r3, #115200
 917 000c 4360     		str	r3, [r0, #4]
 391:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 918              		.loc 1 391 3 is_stmt 1 view .LVU282
 391:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 919              		.loc 1 391 26 is_stmt 0 view .LVU283
 920 000e 0023     		movs	r3, #0
 921 0010 8360     		str	r3, [r0, #8]
 392:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 922              		.loc 1 392 3 is_stmt 1 view .LVU284
 392:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 923              		.loc 1 392 24 is_stmt 0 view .LVU285
 924 0012 C360     		str	r3, [r0, #12]
 393:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 925              		.loc 1 393 3 is_stmt 1 view .LVU286
 393:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 926              		.loc 1 393 22 is_stmt 0 view .LVU287
 927 0014 0361     		str	r3, [r0, #16]
 394:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 928              		.loc 1 394 3 is_stmt 1 view .LVU288
 394:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 929              		.loc 1 394 20 is_stmt 0 view .LVU289
 930 0016 0C22     		movs	r2, #12
 931 0018 4261     		str	r2, [r0, #20]
 395:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 932              		.loc 1 395 3 is_stmt 1 view .LVU290
 395:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 933              		.loc 1 395 25 is_stmt 0 view .LVU291
 934 001a 8361     		str	r3, [r0, #24]
 396:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 935              		.loc 1 396 3 is_stmt 1 view .LVU292
 396:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 936              		.loc 1 396 28 is_stmt 0 view .LVU293
 937 001c C361     		str	r3, [r0, #28]
 397:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 938              		.loc 1 397 3 is_stmt 1 view .LVU294
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 36


 397:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 939              		.loc 1 397 30 is_stmt 0 view .LVU295
 940 001e 0362     		str	r3, [r0, #32]
 398:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 941              		.loc 1 398 3 is_stmt 1 view .LVU296
 398:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 942              		.loc 1 398 30 is_stmt 0 view .LVU297
 943 0020 4362     		str	r3, [r0, #36]
 399:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 944              		.loc 1 399 3 is_stmt 1 view .LVU298
 399:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 945              		.loc 1 399 38 is_stmt 0 view .LVU299
 946 0022 8362     		str	r3, [r0, #40]
 400:Core/Src/main.c ****   {
 947              		.loc 1 400 3 is_stmt 1 view .LVU300
 400:Core/Src/main.c ****   {
 948              		.loc 1 400 7 is_stmt 0 view .LVU301
 949 0024 FFF7FEFF 		bl	HAL_UART_Init
 950              	.LVL47:
 400:Core/Src/main.c ****   {
 951              		.loc 1 400 6 view .LVU302
 952 0028 70B9     		cbnz	r0, .L53
 404:Core/Src/main.c ****   {
 953              		.loc 1 404 3 is_stmt 1 view .LVU303
 404:Core/Src/main.c ****   {
 954              		.loc 1 404 7 is_stmt 0 view .LVU304
 955 002a 0021     		movs	r1, #0
 956 002c 0A48     		ldr	r0, .L57
 957 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 958              	.LVL48:
 404:Core/Src/main.c ****   {
 959              		.loc 1 404 6 view .LVU305
 960 0032 58B9     		cbnz	r0, .L54
 408:Core/Src/main.c ****   {
 961              		.loc 1 408 3 is_stmt 1 view .LVU306
 408:Core/Src/main.c ****   {
 962              		.loc 1 408 7 is_stmt 0 view .LVU307
 963 0034 0021     		movs	r1, #0
 964 0036 0848     		ldr	r0, .L57
 965 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 966              	.LVL49:
 408:Core/Src/main.c ****   {
 967              		.loc 1 408 6 view .LVU308
 968 003c 40B9     		cbnz	r0, .L55
 412:Core/Src/main.c ****   {
 969              		.loc 1 412 3 is_stmt 1 view .LVU309
 412:Core/Src/main.c ****   {
 970              		.loc 1 412 7 is_stmt 0 view .LVU310
 971 003e 0648     		ldr	r0, .L57
 972 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 973              	.LVL50:
 412:Core/Src/main.c ****   {
 974              		.loc 1 412 6 view .LVU311
 975 0044 30B9     		cbnz	r0, .L56
 420:Core/Src/main.c **** 
 976              		.loc 1 420 1 view .LVU312
 977 0046 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 37


 978              	.L53:
 402:Core/Src/main.c ****   }
 979              		.loc 1 402 5 is_stmt 1 view .LVU313
 980 0048 FFF7FEFF 		bl	Error_Handler
 981              	.LVL51:
 982              	.L54:
 406:Core/Src/main.c ****   }
 983              		.loc 1 406 5 view .LVU314
 984 004c FFF7FEFF 		bl	Error_Handler
 985              	.LVL52:
 986              	.L55:
 410:Core/Src/main.c ****   }
 987              		.loc 1 410 5 view .LVU315
 988 0050 FFF7FEFF 		bl	Error_Handler
 989              	.LVL53:
 990              	.L56:
 414:Core/Src/main.c ****   }
 991              		.loc 1 414 5 view .LVU316
 992 0054 FFF7FEFF 		bl	Error_Handler
 993              	.LVL54:
 994              	.L58:
 995              		.align	2
 996              	.L57:
 997 0058 00000000 		.word	.LANCHOR8
 998 005c 004C0040 		.word	1073761280
 999              		.cfi_endproc
 1000              	.LFE329:
 1002              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1003              		.align	1
 1004              		.syntax unified
 1005              		.thumb
 1006              		.thumb_func
 1008              	MX_TIM3_Init:
 1009              	.LFB330:
 428:Core/Src/main.c **** 
 1010              		.loc 1 428 1 view -0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 56
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014 0000 00B5     		push	{lr}
 1015              		.cfi_def_cfa_offset 4
 1016              		.cfi_offset 14, -4
 1017 0002 8FB0     		sub	sp, sp, #60
 1018              		.cfi_def_cfa_offset 64
 434:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1019              		.loc 1 434 3 view .LVU318
 434:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1020              		.loc 1 434 26 is_stmt 0 view .LVU319
 1021 0004 0023     		movs	r3, #0
 1022 0006 0A93     		str	r3, [sp, #40]
 1023 0008 0B93     		str	r3, [sp, #44]
 1024 000a 0C93     		str	r3, [sp, #48]
 1025 000c 0D93     		str	r3, [sp, #52]
 435:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1026              		.loc 1 435 3 is_stmt 1 view .LVU320
 435:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1027              		.loc 1 435 27 is_stmt 0 view .LVU321
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 38


 1028 000e 0793     		str	r3, [sp, #28]
 1029 0010 0893     		str	r3, [sp, #32]
 1030 0012 0993     		str	r3, [sp, #36]
 436:Core/Src/main.c **** 
 1031              		.loc 1 436 3 is_stmt 1 view .LVU322
 436:Core/Src/main.c **** 
 1032              		.loc 1 436 22 is_stmt 0 view .LVU323
 1033 0014 0093     		str	r3, [sp]
 1034 0016 0193     		str	r3, [sp, #4]
 1035 0018 0293     		str	r3, [sp, #8]
 1036 001a 0393     		str	r3, [sp, #12]
 1037 001c 0493     		str	r3, [sp, #16]
 1038 001e 0593     		str	r3, [sp, #20]
 1039 0020 0693     		str	r3, [sp, #24]
 441:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 1040              		.loc 1 441 3 is_stmt 1 view .LVU324
 441:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 1041              		.loc 1 441 18 is_stmt 0 view .LVU325
 1042 0022 2748     		ldr	r0, .L75
 1043 0024 274A     		ldr	r2, .L75+4
 1044 0026 0260     		str	r2, [r0]
 442:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1045              		.loc 1 442 3 is_stmt 1 view .LVU326
 442:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1046              		.loc 1 442 24 is_stmt 0 view .LVU327
 1047 0028 7722     		movs	r2, #119
 1048 002a 4260     		str	r2, [r0, #4]
 443:Core/Src/main.c ****   htim3.Init.Period = 99;
 1049              		.loc 1 443 3 is_stmt 1 view .LVU328
 443:Core/Src/main.c ****   htim3.Init.Period = 99;
 1050              		.loc 1 443 26 is_stmt 0 view .LVU329
 1051 002c 8360     		str	r3, [r0, #8]
 444:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1052              		.loc 1 444 3 is_stmt 1 view .LVU330
 444:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1053              		.loc 1 444 21 is_stmt 0 view .LVU331
 1054 002e 6322     		movs	r2, #99
 1055 0030 C260     		str	r2, [r0, #12]
 445:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1056              		.loc 1 445 3 is_stmt 1 view .LVU332
 445:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1057              		.loc 1 445 28 is_stmt 0 view .LVU333
 1058 0032 0361     		str	r3, [r0, #16]
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1059              		.loc 1 446 3 is_stmt 1 view .LVU334
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1060              		.loc 1 446 32 is_stmt 0 view .LVU335
 1061 0034 8023     		movs	r3, #128
 1062 0036 8361     		str	r3, [r0, #24]
 447:Core/Src/main.c ****   {
 1063              		.loc 1 447 3 is_stmt 1 view .LVU336
 447:Core/Src/main.c ****   {
 1064              		.loc 1 447 7 is_stmt 0 view .LVU337
 1065 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1066              	.LVL55:
 447:Core/Src/main.c ****   {
 1067              		.loc 1 447 6 view .LVU338
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 39


 1068 003c 0028     		cmp	r0, #0
 1069 003e 30D1     		bne	.L68
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1070              		.loc 1 451 3 is_stmt 1 view .LVU339
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1071              		.loc 1 451 34 is_stmt 0 view .LVU340
 1072 0040 4FF48053 		mov	r3, #4096
 1073 0044 0A93     		str	r3, [sp, #40]
 452:Core/Src/main.c ****   {
 1074              		.loc 1 452 3 is_stmt 1 view .LVU341
 452:Core/Src/main.c ****   {
 1075              		.loc 1 452 7 is_stmt 0 view .LVU342
 1076 0046 0AA9     		add	r1, sp, #40
 1077 0048 1D48     		ldr	r0, .L75
 1078 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1079              	.LVL56:
 452:Core/Src/main.c ****   {
 1080              		.loc 1 452 6 view .LVU343
 1081 004e 50BB     		cbnz	r0, .L69
 456:Core/Src/main.c ****   {
 1082              		.loc 1 456 3 is_stmt 1 view .LVU344
 456:Core/Src/main.c ****   {
 1083              		.loc 1 456 7 is_stmt 0 view .LVU345
 1084 0050 1B48     		ldr	r0, .L75
 1085 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1086              	.LVL57:
 456:Core/Src/main.c ****   {
 1087              		.loc 1 456 6 view .LVU346
 1088 0056 40BB     		cbnz	r0, .L70
 460:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1089              		.loc 1 460 3 is_stmt 1 view .LVU347
 460:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1090              		.loc 1 460 37 is_stmt 0 view .LVU348
 1091 0058 0023     		movs	r3, #0
 1092 005a 0793     		str	r3, [sp, #28]
 461:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1093              		.loc 1 461 3 is_stmt 1 view .LVU349
 461:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1094              		.loc 1 461 33 is_stmt 0 view .LVU350
 1095 005c 0993     		str	r3, [sp, #36]
 462:Core/Src/main.c ****   {
 1096              		.loc 1 462 3 is_stmt 1 view .LVU351
 462:Core/Src/main.c ****   {
 1097              		.loc 1 462 7 is_stmt 0 view .LVU352
 1098 005e 07A9     		add	r1, sp, #28
 1099 0060 1748     		ldr	r0, .L75
 1100 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1101              	.LVL58:
 462:Core/Src/main.c ****   {
 1102              		.loc 1 462 6 view .LVU353
 1103 0066 10BB     		cbnz	r0, .L71
 466:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1104              		.loc 1 466 3 is_stmt 1 view .LVU354
 466:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1105              		.loc 1 466 20 is_stmt 0 view .LVU355
 1106 0068 6023     		movs	r3, #96
 1107 006a 0093     		str	r3, [sp]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 40


 467:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1108              		.loc 1 467 3 is_stmt 1 view .LVU356
 467:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1109              		.loc 1 467 19 is_stmt 0 view .LVU357
 1110 006c 0022     		movs	r2, #0
 1111 006e 0192     		str	r2, [sp, #4]
 468:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1112              		.loc 1 468 3 is_stmt 1 view .LVU358
 468:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1113              		.loc 1 468 24 is_stmt 0 view .LVU359
 1114 0070 0292     		str	r2, [sp, #8]
 469:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1115              		.loc 1 469 3 is_stmt 1 view .LVU360
 469:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1116              		.loc 1 469 24 is_stmt 0 view .LVU361
 1117 0072 0492     		str	r2, [sp, #16]
 470:Core/Src/main.c ****   {
 1118              		.loc 1 470 3 is_stmt 1 view .LVU362
 470:Core/Src/main.c ****   {
 1119              		.loc 1 470 7 is_stmt 0 view .LVU363
 1120 0074 6946     		mov	r1, sp
 1121 0076 1248     		ldr	r0, .L75
 1122 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1123              	.LVL59:
 470:Core/Src/main.c ****   {
 1124              		.loc 1 470 6 view .LVU364
 1125 007c C8B9     		cbnz	r0, .L72
 474:Core/Src/main.c ****   {
 1126              		.loc 1 474 3 is_stmt 1 view .LVU365
 474:Core/Src/main.c ****   {
 1127              		.loc 1 474 7 is_stmt 0 view .LVU366
 1128 007e 0422     		movs	r2, #4
 1129 0080 6946     		mov	r1, sp
 1130 0082 0F48     		ldr	r0, .L75
 1131 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1132              	.LVL60:
 474:Core/Src/main.c ****   {
 1133              		.loc 1 474 6 view .LVU367
 1134 0088 A8B9     		cbnz	r0, .L73
 478:Core/Src/main.c ****   {
 1135              		.loc 1 478 3 is_stmt 1 view .LVU368
 478:Core/Src/main.c ****   {
 1136              		.loc 1 478 7 is_stmt 0 view .LVU369
 1137 008a 0822     		movs	r2, #8
 1138 008c 6946     		mov	r1, sp
 1139 008e 0C48     		ldr	r0, .L75
 1140 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1141              	.LVL61:
 478:Core/Src/main.c ****   {
 1142              		.loc 1 478 6 view .LVU370
 1143 0094 88B9     		cbnz	r0, .L74
 485:Core/Src/main.c **** 
 1144              		.loc 1 485 3 is_stmt 1 view .LVU371
 1145 0096 0A48     		ldr	r0, .L75
 1146 0098 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1147              	.LVL62:
 487:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 41


 1148              		.loc 1 487 1 is_stmt 0 view .LVU372
 1149 009c 0FB0     		add	sp, sp, #60
 1150              		.cfi_remember_state
 1151              		.cfi_def_cfa_offset 4
 1152              		@ sp needed
 1153 009e 5DF804FB 		ldr	pc, [sp], #4
 1154              	.L68:
 1155              		.cfi_restore_state
 449:Core/Src/main.c ****   }
 1156              		.loc 1 449 5 is_stmt 1 view .LVU373
 1157 00a2 FFF7FEFF 		bl	Error_Handler
 1158              	.LVL63:
 1159              	.L69:
 454:Core/Src/main.c ****   }
 1160              		.loc 1 454 5 view .LVU374
 1161 00a6 FFF7FEFF 		bl	Error_Handler
 1162              	.LVL64:
 1163              	.L70:
 458:Core/Src/main.c ****   }
 1164              		.loc 1 458 5 view .LVU375
 1165 00aa FFF7FEFF 		bl	Error_Handler
 1166              	.LVL65:
 1167              	.L71:
 464:Core/Src/main.c ****   }
 1168              		.loc 1 464 5 view .LVU376
 1169 00ae FFF7FEFF 		bl	Error_Handler
 1170              	.LVL66:
 1171              	.L72:
 472:Core/Src/main.c ****   }
 1172              		.loc 1 472 5 view .LVU377
 1173 00b2 FFF7FEFF 		bl	Error_Handler
 1174              	.LVL67:
 1175              	.L73:
 476:Core/Src/main.c ****   }
 1176              		.loc 1 476 5 view .LVU378
 1177 00b6 FFF7FEFF 		bl	Error_Handler
 1178              	.LVL68:
 1179              	.L74:
 480:Core/Src/main.c ****   }
 1180              		.loc 1 480 5 view .LVU379
 1181 00ba FFF7FEFF 		bl	Error_Handler
 1182              	.LVL69:
 1183              	.L76:
 1184 00be 00BF     		.align	2
 1185              	.L75:
 1186 00c0 00000000 		.word	.LANCHOR9
 1187 00c4 00040040 		.word	1073742848
 1188              		.cfi_endproc
 1189              	.LFE330:
 1191              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1192              		.align	1
 1193              		.syntax unified
 1194              		.thumb
 1195              		.thumb_func
 1197              	MX_ADC1_Init:
 1198              	.LFB327:
 242:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 42


 1199              		.loc 1 242 1 view -0
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 40
 1202              		@ frame_needed = 0, uses_anonymous_args = 0
 1203 0000 00B5     		push	{lr}
 1204              		.cfi_def_cfa_offset 4
 1205              		.cfi_offset 14, -4
 1206 0002 8BB0     		sub	sp, sp, #44
 1207              		.cfi_def_cfa_offset 48
 248:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1208              		.loc 1 248 3 view .LVU381
 248:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1209              		.loc 1 248 24 is_stmt 0 view .LVU382
 1210 0004 0023     		movs	r3, #0
 1211 0006 0793     		str	r3, [sp, #28]
 1212 0008 0893     		str	r3, [sp, #32]
 1213 000a 0993     		str	r3, [sp, #36]
 249:Core/Src/main.c **** 
 1214              		.loc 1 249 3 is_stmt 1 view .LVU383
 249:Core/Src/main.c **** 
 1215              		.loc 1 249 26 is_stmt 0 view .LVU384
 1216 000c 0193     		str	r3, [sp, #4]
 1217 000e 0293     		str	r3, [sp, #8]
 1218 0010 0393     		str	r3, [sp, #12]
 1219 0012 0493     		str	r3, [sp, #16]
 1220 0014 0593     		str	r3, [sp, #20]
 1221 0016 0693     		str	r3, [sp, #24]
 257:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1222              		.loc 1 257 3 is_stmt 1 view .LVU385
 257:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1223              		.loc 1 257 18 is_stmt 0 view .LVU386
 1224 0018 2A48     		ldr	r0, .L89
 1225 001a 2B4A     		ldr	r2, .L89+4
 1226 001c 0260     		str	r2, [r0]
 258:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1227              		.loc 1 258 3 is_stmt 1 view .LVU387
 258:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1228              		.loc 1 258 29 is_stmt 0 view .LVU388
 1229 001e 4360     		str	r3, [r0, #4]
 259:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1230              		.loc 1 259 3 is_stmt 1 view .LVU389
 259:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1231              		.loc 1 259 25 is_stmt 0 view .LVU390
 1232 0020 8360     		str	r3, [r0, #8]
 260:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1233              		.loc 1 260 3 is_stmt 1 view .LVU391
 260:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1234              		.loc 1 260 24 is_stmt 0 view .LVU392
 1235 0022 C360     		str	r3, [r0, #12]
 261:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1236              		.loc 1 261 3 is_stmt 1 view .LVU393
 261:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1237              		.loc 1 261 27 is_stmt 0 view .LVU394
 1238 0024 0122     		movs	r2, #1
 1239 0026 0261     		str	r2, [r0, #16]
 262:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1240              		.loc 1 262 3 is_stmt 1 view .LVU395
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 43


 262:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1241              		.loc 1 262 27 is_stmt 0 view .LVU396
 1242 0028 0421     		movs	r1, #4
 1243 002a 4161     		str	r1, [r0, #20]
 263:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1244              		.loc 1 263 3 is_stmt 1 view .LVU397
 263:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1245              		.loc 1 263 31 is_stmt 0 view .LVU398
 1246 002c 0376     		strb	r3, [r0, #24]
 264:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1247              		.loc 1 264 3 is_stmt 1 view .LVU399
 264:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1248              		.loc 1 264 33 is_stmt 0 view .LVU400
 1249 002e 4276     		strb	r2, [r0, #25]
 265:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1250              		.loc 1 265 3 is_stmt 1 view .LVU401
 265:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1251              		.loc 1 265 30 is_stmt 0 view .LVU402
 1252 0030 0321     		movs	r1, #3
 1253 0032 C161     		str	r1, [r0, #28]
 266:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1254              		.loc 1 266 3 is_stmt 1 view .LVU403
 266:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1255              		.loc 1 266 36 is_stmt 0 view .LVU404
 1256 0034 80F82030 		strb	r3, [r0, #32]
 267:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1257              		.loc 1 267 3 is_stmt 1 view .LVU405
 267:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1258              		.loc 1 267 31 is_stmt 0 view .LVU406
 1259 0038 8362     		str	r3, [r0, #40]
 268:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1260              		.loc 1 268 3 is_stmt 1 view .LVU407
 268:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1261              		.loc 1 268 35 is_stmt 0 view .LVU408
 1262 003a C362     		str	r3, [r0, #44]
 269:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1263              		.loc 1 269 3 is_stmt 1 view .LVU409
 269:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1264              		.loc 1 269 36 is_stmt 0 view .LVU410
 1265 003c 80F83020 		strb	r2, [r0, #48]
 270:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1266              		.loc 1 270 3 is_stmt 1 view .LVU411
 270:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1267              		.loc 1 270 22 is_stmt 0 view .LVU412
 1268 0040 4363     		str	r3, [r0, #52]
 271:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1269              		.loc 1 271 3 is_stmt 1 view .LVU413
 271:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1270              		.loc 1 271 31 is_stmt 0 view .LVU414
 1271 0042 80F83820 		strb	r2, [r0, #56]
 272:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1272              		.loc 1 272 3 is_stmt 1 view .LVU415
 272:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1273              		.loc 1 272 33 is_stmt 0 view .LVU416
 1274 0046 0C21     		movs	r1, #12
 1275 0048 C163     		str	r1, [r0, #60]
 273:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 44


 1276              		.loc 1 273 3 is_stmt 1 view .LVU417
 273:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1277              		.loc 1 273 41 is_stmt 0 view .LVU418
 1278 004a 0364     		str	r3, [r0, #64]
 274:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1279              		.loc 1 274 3 is_stmt 1 view .LVU419
 274:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1280              		.loc 1 274 41 is_stmt 0 view .LVU420
 1281 004c 4364     		str	r3, [r0, #68]
 275:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1282              		.loc 1 275 3 is_stmt 1 view .LVU421
 275:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1283              		.loc 1 275 49 is_stmt 0 view .LVU422
 1284 004e 8264     		str	r2, [r0, #72]
 276:Core/Src/main.c ****   {
 1285              		.loc 1 276 3 is_stmt 1 view .LVU423
 276:Core/Src/main.c ****   {
 1286              		.loc 1 276 7 is_stmt 0 view .LVU424
 1287 0050 FFF7FEFF 		bl	HAL_ADC_Init
 1288              	.LVL70:
 276:Core/Src/main.c ****   {
 1289              		.loc 1 276 6 view .LVU425
 1290 0054 0028     		cmp	r0, #0
 1291 0056 2BD1     		bne	.L84
 283:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1292              		.loc 1 283 3 is_stmt 1 view .LVU426
 283:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1293              		.loc 1 283 18 is_stmt 0 view .LVU427
 1294 0058 0023     		movs	r3, #0
 1295 005a 0793     		str	r3, [sp, #28]
 284:Core/Src/main.c ****   {
 1296              		.loc 1 284 3 is_stmt 1 view .LVU428
 284:Core/Src/main.c ****   {
 1297              		.loc 1 284 7 is_stmt 0 view .LVU429
 1298 005c 07A9     		add	r1, sp, #28
 1299 005e 1948     		ldr	r0, .L89
 1300 0060 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1301              	.LVL71:
 284:Core/Src/main.c ****   {
 1302              		.loc 1 284 6 view .LVU430
 1303 0064 30BB     		cbnz	r0, .L85
 291:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1304              		.loc 1 291 3 is_stmt 1 view .LVU431
 291:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1305              		.loc 1 291 19 is_stmt 0 view .LVU432
 1306 0066 194B     		ldr	r3, .L89+8
 1307 0068 0193     		str	r3, [sp, #4]
 292:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1308              		.loc 1 292 3 is_stmt 1 view .LVU433
 292:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1309              		.loc 1 292 16 is_stmt 0 view .LVU434
 1310 006a 0623     		movs	r3, #6
 1311 006c 0293     		str	r3, [sp, #8]
 293:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1312              		.loc 1 293 3 is_stmt 1 view .LVU435
 293:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1313              		.loc 1 293 24 is_stmt 0 view .LVU436
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 45


 1314 006e 0393     		str	r3, [sp, #12]
 294:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1315              		.loc 1 294 3 is_stmt 1 view .LVU437
 294:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1316              		.loc 1 294 22 is_stmt 0 view .LVU438
 1317 0070 7F23     		movs	r3, #127
 1318 0072 0493     		str	r3, [sp, #16]
 295:Core/Src/main.c ****   sConfig.Offset = 0;
 1319              		.loc 1 295 3 is_stmt 1 view .LVU439
 295:Core/Src/main.c ****   sConfig.Offset = 0;
 1320              		.loc 1 295 24 is_stmt 0 view .LVU440
 1321 0074 0423     		movs	r3, #4
 1322 0076 0593     		str	r3, [sp, #20]
 296:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1323              		.loc 1 296 3 is_stmt 1 view .LVU441
 296:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1324              		.loc 1 296 18 is_stmt 0 view .LVU442
 1325 0078 0023     		movs	r3, #0
 1326 007a 0693     		str	r3, [sp, #24]
 297:Core/Src/main.c ****   {
 1327              		.loc 1 297 3 is_stmt 1 view .LVU443
 297:Core/Src/main.c ****   {
 1328              		.loc 1 297 7 is_stmt 0 view .LVU444
 1329 007c 01A9     		add	r1, sp, #4
 1330 007e 1148     		ldr	r0, .L89
 1331 0080 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1332              	.LVL72:
 297:Core/Src/main.c ****   {
 1333              		.loc 1 297 6 view .LVU445
 1334 0084 C0B9     		cbnz	r0, .L86
 304:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1335              		.loc 1 304 3 is_stmt 1 view .LVU446
 304:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1336              		.loc 1 304 19 is_stmt 0 view .LVU447
 1337 0086 124B     		ldr	r3, .L89+12
 1338 0088 0193     		str	r3, [sp, #4]
 305:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1339              		.loc 1 305 3 is_stmt 1 view .LVU448
 305:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1340              		.loc 1 305 16 is_stmt 0 view .LVU449
 1341 008a 0C23     		movs	r3, #12
 1342 008c 0293     		str	r3, [sp, #8]
 306:Core/Src/main.c ****   {
 1343              		.loc 1 306 3 is_stmt 1 view .LVU450
 306:Core/Src/main.c ****   {
 1344              		.loc 1 306 7 is_stmt 0 view .LVU451
 1345 008e 01A9     		add	r1, sp, #4
 1346 0090 0C48     		ldr	r0, .L89
 1347 0092 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1348              	.LVL73:
 306:Core/Src/main.c ****   {
 1349              		.loc 1 306 6 view .LVU452
 1350 0096 88B9     		cbnz	r0, .L87
 313:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1351              		.loc 1 313 3 is_stmt 1 view .LVU453
 313:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1352              		.loc 1 313 19 is_stmt 0 view .LVU454
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 46


 1353 0098 0E4B     		ldr	r3, .L89+16
 1354 009a 0193     		str	r3, [sp, #4]
 314:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1355              		.loc 1 314 3 is_stmt 1 view .LVU455
 314:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1356              		.loc 1 314 16 is_stmt 0 view .LVU456
 1357 009c 1223     		movs	r3, #18
 1358 009e 0293     		str	r3, [sp, #8]
 315:Core/Src/main.c ****   {
 1359              		.loc 1 315 3 is_stmt 1 view .LVU457
 315:Core/Src/main.c ****   {
 1360              		.loc 1 315 7 is_stmt 0 view .LVU458
 1361 00a0 01A9     		add	r1, sp, #4
 1362 00a2 0848     		ldr	r0, .L89
 1363 00a4 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1364              	.LVL74:
 315:Core/Src/main.c ****   {
 1365              		.loc 1 315 6 view .LVU459
 1366 00a8 50B9     		cbnz	r0, .L88
 323:Core/Src/main.c **** 
 1367              		.loc 1 323 1 view .LVU460
 1368 00aa 0BB0     		add	sp, sp, #44
 1369              		.cfi_remember_state
 1370              		.cfi_def_cfa_offset 4
 1371              		@ sp needed
 1372 00ac 5DF804FB 		ldr	pc, [sp], #4
 1373              	.L84:
 1374              		.cfi_restore_state
 278:Core/Src/main.c ****   }
 1375              		.loc 1 278 5 is_stmt 1 view .LVU461
 1376 00b0 FFF7FEFF 		bl	Error_Handler
 1377              	.LVL75:
 1378              	.L85:
 286:Core/Src/main.c ****   }
 1379              		.loc 1 286 5 view .LVU462
 1380 00b4 FFF7FEFF 		bl	Error_Handler
 1381              	.LVL76:
 1382              	.L86:
 299:Core/Src/main.c ****   }
 1383              		.loc 1 299 5 view .LVU463
 1384 00b8 FFF7FEFF 		bl	Error_Handler
 1385              	.LVL77:
 1386              	.L87:
 308:Core/Src/main.c ****   }
 1387              		.loc 1 308 5 view .LVU464
 1388 00bc FFF7FEFF 		bl	Error_Handler
 1389              	.LVL78:
 1390              	.L88:
 317:Core/Src/main.c ****   }
 1391              		.loc 1 317 5 view .LVU465
 1392 00c0 FFF7FEFF 		bl	Error_Handler
 1393              	.LVL79:
 1394              	.L90:
 1395              		.align	2
 1396              	.L89:
 1397 00c4 00000000 		.word	.LANCHOR10
 1398 00c8 00000450 		.word	1342439424
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 47


 1399 00cc 02003004 		.word	70254594
 1400 00d0 04006008 		.word	140509188
 1401 00d4 000052C7 		.word	-950927360
 1402              		.cfi_endproc
 1403              	.LFE327:
 1405              		.section	.text.SystemClock_Config,"ax",%progbits
 1406              		.align	1
 1407              		.global	SystemClock_Config
 1408              		.syntax unified
 1409              		.thumb
 1410              		.thumb_func
 1412              	SystemClock_Config:
 1413              	.LFB326:
 190:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1414              		.loc 1 190 1 view -0
 1415              		.cfi_startproc
 1416              		@ args = 0, pretend = 0, frame = 96
 1417              		@ frame_needed = 0, uses_anonymous_args = 0
 1418 0000 00B5     		push	{lr}
 1419              		.cfi_def_cfa_offset 4
 1420              		.cfi_offset 14, -4
 1421 0002 99B0     		sub	sp, sp, #100
 1422              		.cfi_def_cfa_offset 104
 191:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1423              		.loc 1 191 3 view .LVU467
 191:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1424              		.loc 1 191 22 is_stmt 0 view .LVU468
 1425 0004 4822     		movs	r2, #72
 1426 0006 0021     		movs	r1, #0
 1427 0008 06A8     		add	r0, sp, #24
 1428 000a FFF7FEFF 		bl	memset
 1429              	.LVL80:
 192:Core/Src/main.c **** 
 1430              		.loc 1 192 3 is_stmt 1 view .LVU469
 192:Core/Src/main.c **** 
 1431              		.loc 1 192 22 is_stmt 0 view .LVU470
 1432 000e 0020     		movs	r0, #0
 1433 0010 0190     		str	r0, [sp, #4]
 1434 0012 0290     		str	r0, [sp, #8]
 1435 0014 0390     		str	r0, [sp, #12]
 1436 0016 0490     		str	r0, [sp, #16]
 1437 0018 0590     		str	r0, [sp, #20]
 196:Core/Src/main.c ****   {
 1438              		.loc 1 196 3 is_stmt 1 view .LVU471
 196:Core/Src/main.c ****   {
 1439              		.loc 1 196 7 is_stmt 0 view .LVU472
 1440 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1441              	.LVL81:
 196:Core/Src/main.c ****   {
 1442              		.loc 1 196 6 view .LVU473
 1443 001e 28BB     		cbnz	r0, .L96
 204:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1444              		.loc 1 204 3 is_stmt 1 view .LVU474
 204:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1445              		.loc 1 204 36 is_stmt 0 view .LVU475
 1446 0020 3023     		movs	r3, #48
 1447 0022 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 48


 205:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1448              		.loc 1 205 3 is_stmt 1 view .LVU476
 205:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1449              		.loc 1 205 32 is_stmt 0 view .LVU477
 1450 0024 0122     		movs	r2, #1
 1451 0026 1092     		str	r2, [sp, #64]
 206:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1452              		.loc 1 206 3 is_stmt 1 view .LVU478
 206:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1453              		.loc 1 206 30 is_stmt 0 view .LVU479
 1454 0028 0D92     		str	r2, [sp, #52]
 207:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1455              		.loc 1 207 3 is_stmt 1 view .LVU480
 207:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1456              		.loc 1 207 41 is_stmt 0 view .LVU481
 1457 002a 0023     		movs	r3, #0
 1458 002c 0E93     		str	r3, [sp, #56]
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1459              		.loc 1 208 3 is_stmt 1 view .LVU482
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1460              		.loc 1 208 35 is_stmt 0 view .LVU483
 1461 002e 6023     		movs	r3, #96
 1462 0030 0F93     		str	r3, [sp, #60]
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1463              		.loc 1 209 3 is_stmt 1 view .LVU484
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1464              		.loc 1 209 34 is_stmt 0 view .LVU485
 1465 0032 0223     		movs	r3, #2
 1466 0034 1193     		str	r3, [sp, #68]
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1467              		.loc 1 210 3 is_stmt 1 view .LVU486
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1468              		.loc 1 210 35 is_stmt 0 view .LVU487
 1469 0036 1292     		str	r2, [sp, #72]
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1470              		.loc 1 211 3 is_stmt 1 view .LVU488
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1471              		.loc 1 211 30 is_stmt 0 view .LVU489
 1472 0038 1392     		str	r2, [sp, #76]
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1473              		.loc 1 212 3 is_stmt 1 view .LVU490
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1474              		.loc 1 212 30 is_stmt 0 view .LVU491
 1475 003a 3C22     		movs	r2, #60
 1476 003c 1492     		str	r2, [sp, #80]
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1477              		.loc 1 213 3 is_stmt 1 view .LVU492
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1478              		.loc 1 213 30 is_stmt 0 view .LVU493
 1479 003e 1593     		str	r3, [sp, #84]
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1480              		.loc 1 214 3 is_stmt 1 view .LVU494
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1481              		.loc 1 214 30 is_stmt 0 view .LVU495
 1482 0040 1693     		str	r3, [sp, #88]
 215:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1483              		.loc 1 215 3 is_stmt 1 view .LVU496
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 49


 215:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1484              		.loc 1 215 30 is_stmt 0 view .LVU497
 1485 0042 1793     		str	r3, [sp, #92]
 216:Core/Src/main.c ****   {
 1486              		.loc 1 216 3 is_stmt 1 view .LVU498
 216:Core/Src/main.c ****   {
 1487              		.loc 1 216 7 is_stmt 0 view .LVU499
 1488 0044 06A8     		add	r0, sp, #24
 1489 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1490              	.LVL82:
 216:Core/Src/main.c ****   {
 1491              		.loc 1 216 6 view .LVU500
 1492 004a 88B9     		cbnz	r0, .L97
 223:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1493              		.loc 1 223 3 is_stmt 1 view .LVU501
 223:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1494              		.loc 1 223 31 is_stmt 0 view .LVU502
 1495 004c 0F23     		movs	r3, #15
 1496 004e 0193     		str	r3, [sp, #4]
 225:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1497              		.loc 1 225 3 is_stmt 1 view .LVU503
 225:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1498              		.loc 1 225 34 is_stmt 0 view .LVU504
 1499 0050 0323     		movs	r3, #3
 1500 0052 0293     		str	r3, [sp, #8]
 226:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1501              		.loc 1 226 3 is_stmt 1 view .LVU505
 226:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1502              		.loc 1 226 35 is_stmt 0 view .LVU506
 1503 0054 0023     		movs	r3, #0
 1504 0056 0393     		str	r3, [sp, #12]
 227:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1505              		.loc 1 227 3 is_stmt 1 view .LVU507
 227:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1506              		.loc 1 227 36 is_stmt 0 view .LVU508
 1507 0058 0493     		str	r3, [sp, #16]
 228:Core/Src/main.c **** 
 1508              		.loc 1 228 3 is_stmt 1 view .LVU509
 228:Core/Src/main.c **** 
 1509              		.loc 1 228 36 is_stmt 0 view .LVU510
 1510 005a 0593     		str	r3, [sp, #20]
 230:Core/Src/main.c ****   {
 1511              		.loc 1 230 3 is_stmt 1 view .LVU511
 230:Core/Src/main.c ****   {
 1512              		.loc 1 230 7 is_stmt 0 view .LVU512
 1513 005c 0521     		movs	r1, #5
 1514 005e 01A8     		add	r0, sp, #4
 1515 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1516              	.LVL83:
 230:Core/Src/main.c ****   {
 1517              		.loc 1 230 6 view .LVU513
 1518 0064 30B9     		cbnz	r0, .L98
 234:Core/Src/main.c **** 
 1519              		.loc 1 234 1 view .LVU514
 1520 0066 19B0     		add	sp, sp, #100
 1521              		.cfi_remember_state
 1522              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 50


 1523              		@ sp needed
 1524 0068 5DF804FB 		ldr	pc, [sp], #4
 1525              	.L96:
 1526              		.cfi_restore_state
 198:Core/Src/main.c ****   }
 1527              		.loc 1 198 5 is_stmt 1 view .LVU515
 1528 006c FFF7FEFF 		bl	Error_Handler
 1529              	.LVL84:
 1530              	.L97:
 218:Core/Src/main.c ****   }
 1531              		.loc 1 218 5 view .LVU516
 1532 0070 FFF7FEFF 		bl	Error_Handler
 1533              	.LVL85:
 1534              	.L98:
 232:Core/Src/main.c ****   }
 1535              		.loc 1 232 5 view .LVU517
 1536 0074 FFF7FEFF 		bl	Error_Handler
 1537              	.LVL86:
 1538              		.cfi_endproc
 1539              	.LFE326:
 1541              		.section	.text.main,"ax",%progbits
 1542              		.align	1
 1543              		.global	main
 1544              		.syntax unified
 1545              		.thumb
 1546              		.thumb_func
 1548              	main:
 1549              	.LFB325:
 114:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1550              		.loc 1 114 1 view -0
 1551              		.cfi_startproc
 1552              		@ Volatile: function does not return.
 1553              		@ args = 0, pretend = 0, frame = 0
 1554              		@ frame_needed = 0, uses_anonymous_args = 0
 1555 0000 08B5     		push	{r3, lr}
 1556              		.cfi_def_cfa_offset 8
 1557              		.cfi_offset 3, -8
 1558              		.cfi_offset 14, -4
 122:Core/Src/main.c **** 
 1559              		.loc 1 122 3 view .LVU519
 1560 0002 FFF7FEFF 		bl	HAL_Init
 1561              	.LVL87:
 129:Core/Src/main.c **** 
 1562              		.loc 1 129 3 view .LVU520
 1563 0006 FFF7FEFF 		bl	SystemClock_Config
 1564              	.LVL88:
 136:Core/Src/main.c ****   MX_DMA_Init();
 1565              		.loc 1 136 3 view .LVU521
 1566 000a FFF7FEFF 		bl	MX_GPIO_Init
 1567              	.LVL89:
 137:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1568              		.loc 1 137 3 view .LVU522
 1569 000e FFF7FEFF 		bl	MX_DMA_Init
 1570              	.LVL90:
 138:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1571              		.loc 1 138 3 view .LVU523
 1572 0012 FFF7FEFF 		bl	MX_LPUART1_UART_Init
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 51


 1573              	.LVL91:
 139:Core/Src/main.c ****   MX_TIM4_Init();
 1574              		.loc 1 139 3 view .LVU524
 1575 0016 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1576              	.LVL92:
 140:Core/Src/main.c ****   MX_UART4_Init();
 1577              		.loc 1 140 3 view .LVU525
 1578 001a FFF7FEFF 		bl	MX_TIM4_Init
 1579              	.LVL93:
 141:Core/Src/main.c ****   MX_TIM3_Init();
 1580              		.loc 1 141 3 view .LVU526
 1581 001e FFF7FEFF 		bl	MX_UART4_Init
 1582              	.LVL94:
 142:Core/Src/main.c ****   MX_ADC1_Init();
 1583              		.loc 1 142 3 view .LVU527
 1584 0022 FFF7FEFF 		bl	MX_TIM3_Init
 1585              	.LVL95:
 143:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1586              		.loc 1 143 3 view .LVU528
 1587 0026 FFF7FEFF 		bl	MX_ADC1_Init
 1588              	.LVL96:
 145:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 1589              		.loc 1 145 3 view .LVU529
 1590 002a 204C     		ldr	r4, .L103
 1591 002c 0021     		movs	r1, #0
 1592 002e 2046     		mov	r0, r4
 1593 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1594              	.LVL97:
 146:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 1595              		.loc 1 146 3 view .LVU530
 1596 0034 0421     		movs	r1, #4
 1597 0036 2046     		mov	r0, r4
 1598 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1599              	.LVL98:
 147:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 1600              		.loc 1 147 3 view .LVU531
 1601 003c 0821     		movs	r1, #8
 1602 003e 2046     		mov	r0, r4
 1603 0040 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1604              	.LVL99:
 148:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim4);
 1605              		.loc 1 148 3 view .LVU532
 1606 0044 0322     		movs	r2, #3
 1607 0046 1A49     		ldr	r1, .L103+4
 1608 0048 1A48     		ldr	r0, .L103+8
 1609 004a FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1610              	.LVL100:
 149:Core/Src/main.c ****   HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, RxBuf, RxBuf_SIZE);
 1611              		.loc 1 149 3 view .LVU533
 1612 004e 1A48     		ldr	r0, .L103+12
 1613 0050 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1614              	.LVL101:
 150:Core/Src/main.c ****   __HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 1615              		.loc 1 150 3 view .LVU534
 1616 0054 0A22     		movs	r2, #10
 1617 0056 1949     		ldr	r1, .L103+16
 1618 0058 1948     		ldr	r0, .L103+20
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 52


 1619 005a FFF7FEFF 		bl	HAL_UARTEx_ReceiveToIdle_DMA
 1620              	.LVL102:
 151:Core/Src/main.c ****   /* USER CODE END 2 */
 1621              		.loc 1 151 3 view .LVU535
 1622 005e 194B     		ldr	r3, .L103+24
 1623 0060 1A68     		ldr	r2, [r3]
 1624 0062 1368     		ldr	r3, [r2]
 1625 0064 23F00403 		bic	r3, r3, #4
 1626 0068 1360     		str	r3, [r2]
 1627              	.L100:
 156:Core/Src/main.c ****   {
 1628              		.loc 1 156 3 view .LVU536
 169:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 1629              		.loc 1 169 5 view .LVU537
 1630 006a 6421     		movs	r1, #100
 1631 006c 0020     		movs	r0, #0
 1632 006e FFF7FEFF 		bl	SetFanSpeed
 1633              	.LVL103:
 170:Core/Src/main.c **** 	  {
 1634              		.loc 1 170 5 view .LVU538
 170:Core/Src/main.c **** 	  {
 1635              		.loc 1 170 8 is_stmt 0 view .LVU539
 1636 0072 4FF40051 		mov	r1, #8192
 1637 0076 1448     		ldr	r0, .L103+28
 1638 0078 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1639              	.LVL104:
 170:Core/Src/main.c **** 	  {
 1640              		.loc 1 170 7 view .LVU540
 1641 007c 0128     		cmp	r0, #1
 1642 007e F4D1     		bne	.L100
 172:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 1643              		.loc 1 172 7 is_stmt 1 view .LVU541
 1644 0080 0122     		movs	r2, #1
 1645 0082 0821     		movs	r1, #8
 1646 0084 1148     		ldr	r0, .L103+32
 1647 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1648              	.LVL105:
 172:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 1649              		.loc 1 172 53 view .LVU542
 173:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 1650              		.loc 1 173 7 view .LVU543
 1651 008a 0121     		movs	r1, #1
 1652 008c 1048     		ldr	r0, .L103+36
 1653 008e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1654              	.LVL106:
 173:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 1655              		.loc 1 173 35 view .LVU544
 174:Core/Src/main.c ****       SetHeating(HOT_END, 30);
 1656              		.loc 1 174 7 view .LVU545
 1657 0092 C821     		movs	r1, #200
 1658 0094 0848     		ldr	r0, .L103+12
 1659 0096 FFF7FEFF 		bl	DelayMicrosecond
 1660              	.LVL107:
 175:Core/Src/main.c ****       SetFanSpeed(HOT_END_FAN, 50);
 1661              		.loc 1 175 7 view .LVU546
 1662 009a 1E21     		movs	r1, #30
 1663 009c 0020     		movs	r0, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 53


 1664 009e FFF7FEFF 		bl	SetHeating
 1665              	.LVL108:
 176:Core/Src/main.c **** 	  }
 1666              		.loc 1 176 7 view .LVU547
 1667 00a2 3221     		movs	r1, #50
 1668 00a4 0020     		movs	r0, #0
 1669 00a6 FFF7FEFF 		bl	SetFanSpeed
 1670              	.LVL109:
 1671 00aa DEE7     		b	.L100
 1672              	.L104:
 1673              		.align	2
 1674              	.L103:
 1675 00ac 00000000 		.word	.LANCHOR9
 1676 00b0 00000000 		.word	.LANCHOR11
 1677 00b4 00000000 		.word	.LANCHOR10
 1678 00b8 00000000 		.word	.LANCHOR7
 1679 00bc 00000000 		.word	.LANCHOR3
 1680 00c0 00000000 		.word	.LANCHOR4
 1681 00c4 00000000 		.word	.LANCHOR5
 1682 00c8 00080048 		.word	1207961600
 1683 00cc 00140048 		.word	1207964672
 1684 00d0 00040048 		.word	1207960576
 1685              		.cfi_endproc
 1686              	.LFE325:
 1688              		.global	isOK
 1689              		.global	newPos
 1690              		.global	oldPos
 1691              		.global	MainBuf
 1692              		.global	RxBuf
 1693              		.global	value
 1694              		.global	hpcd_USB_OTG_FS
 1695              		.global	htim4
 1696              		.global	htim3
 1697              		.global	hdma_lpuart1_rx
 1698              		.global	huart4
 1699              		.global	hlpuart1
 1700              		.global	hdma_adc1
 1701              		.global	hadc1
 1702              		.section	.bss.MainBuf,"aw",%nobits
 1703              		.align	2
 1704              		.set	.LANCHOR2,. + 0
 1707              	MainBuf:
 1708 0000 00000000 		.space	20
 1708      00000000 
 1708      00000000 
 1708      00000000 
 1708      00000000 
 1709              		.section	.bss.RxBuf,"aw",%nobits
 1710              		.align	2
 1711              		.set	.LANCHOR3,. + 0
 1714              	RxBuf:
 1715 0000 00000000 		.space	10
 1715      00000000 
 1715      0000
 1716              		.section	.bss.hadc1,"aw",%nobits
 1717              		.align	2
 1718              		.set	.LANCHOR10,. + 0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 54


 1721              	hadc1:
 1722 0000 00000000 		.space	104
 1722      00000000 
 1722      00000000 
 1722      00000000 
 1722      00000000 
 1723              		.section	.bss.hdma_adc1,"aw",%nobits
 1724              		.align	2
 1727              	hdma_adc1:
 1728 0000 00000000 		.space	96
 1728      00000000 
 1728      00000000 
 1728      00000000 
 1728      00000000 
 1729              		.section	.bss.hdma_lpuart1_rx,"aw",%nobits
 1730              		.align	2
 1731              		.set	.LANCHOR5,. + 0
 1734              	hdma_lpuart1_rx:
 1735 0000 00000000 		.space	96
 1735      00000000 
 1735      00000000 
 1735      00000000 
 1735      00000000 
 1736              		.section	.bss.hlpuart1,"aw",%nobits
 1737              		.align	2
 1738              		.set	.LANCHOR4,. + 0
 1741              	hlpuart1:
 1742 0000 00000000 		.space	144
 1742      00000000 
 1742      00000000 
 1742      00000000 
 1742      00000000 
 1743              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1744              		.align	2
 1745              		.set	.LANCHOR6,. + 0
 1748              	hpcd_USB_OTG_FS:
 1749 0000 00000000 		.space	1292
 1749      00000000 
 1749      00000000 
 1749      00000000 
 1749      00000000 
 1750              		.section	.bss.htim3,"aw",%nobits
 1751              		.align	2
 1752              		.set	.LANCHOR9,. + 0
 1755              	htim3:
 1756 0000 00000000 		.space	76
 1756      00000000 
 1756      00000000 
 1756      00000000 
 1756      00000000 
 1757              		.section	.bss.htim4,"aw",%nobits
 1758              		.align	2
 1759              		.set	.LANCHOR7,. + 0
 1762              	htim4:
 1763 0000 00000000 		.space	76
 1763      00000000 
 1763      00000000 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 55


 1763      00000000 
 1763      00000000 
 1764              		.section	.bss.huart4,"aw",%nobits
 1765              		.align	2
 1766              		.set	.LANCHOR8,. + 0
 1769              	huart4:
 1770 0000 00000000 		.space	144
 1770      00000000 
 1770      00000000 
 1770      00000000 
 1770      00000000 
 1771              		.section	.bss.isOK,"aw",%nobits
 1772              		.align	2
 1775              	isOK:
 1776 0000 00000000 		.space	4
 1777              		.section	.bss.newPos,"aw",%nobits
 1778              		.align	1
 1779              		.set	.LANCHOR0,. + 0
 1782              	newPos:
 1783 0000 0000     		.space	2
 1784              		.section	.bss.oldPos,"aw",%nobits
 1785              		.align	1
 1786              		.set	.LANCHOR1,. + 0
 1789              	oldPos:
 1790 0000 0000     		.space	2
 1791              		.section	.bss.value,"aw",%nobits
 1792              		.align	2
 1793              		.set	.LANCHOR11,. + 0
 1796              	value:
 1797 0000 00000000 		.space	12
 1797      00000000 
 1797      00000000 
 1798              		.text
 1799              	.Letext0:
 1800              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1801              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1802              		.file 5 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1803              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1804              		.file 7 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1805              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1806              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1807              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1808              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1809              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1810              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h"
 1811              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1812              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1813              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1814              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1815              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1816              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1817              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1818              		.file 21 "Core/Inc/main.h"
 1819              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1820              		.file 23 "Core/Inc/Functions.h"
 1821              		.file 24 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1822              		.file 25 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 56


 1823              		.file 26 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 57


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:20     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:337    .text.MX_GPIO_Init:0000000000000178 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:346    .text.MX_DMA_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:351    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:421    .text.MX_DMA_Init:0000000000000050 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:426    .text.HAL_UARTEx_RxEventCallback:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:432    .text.HAL_UARTEx_RxEventCallback:0000000000000000 HAL_UARTEx_RxEventCallback
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:552    .text.HAL_UARTEx_RxEventCallback:0000000000000080 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:563    .text.Error_Handler:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:569    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:601    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:606    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:709    .text.MX_LPUART1_UART_Init:0000000000000060 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:715    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:720    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:778    .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:783    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:788    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:888    .text.MX_TIM4_Init:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:894    .text.MX_UART4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:899    .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:997    .text.MX_UART4_Init:0000000000000058 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1003   .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1008   .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1186   .text.MX_TIM3_Init:00000000000000c0 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1192   .text.MX_ADC1_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1197   .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1397   .text.MX_ADC1_Init:00000000000000c4 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1406   .text.SystemClock_Config:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1412   .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1542   .text.main:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1548   .text.main:0000000000000000 main
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1675   .text.main:00000000000000ac $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1775   .bss.isOK:0000000000000000 isOK
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1782   .bss.newPos:0000000000000000 newPos
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1789   .bss.oldPos:0000000000000000 oldPos
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1707   .bss.MainBuf:0000000000000000 MainBuf
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1714   .bss.RxBuf:0000000000000000 RxBuf
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1796   .bss.value:0000000000000000 value
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1748   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1762   .bss.htim4:0000000000000000 htim4
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1755   .bss.htim3:0000000000000000 htim3
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1734   .bss.hdma_lpuart1_rx:0000000000000000 hdma_lpuart1_rx
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1769   .bss.huart4:0000000000000000 huart4
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1741   .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1727   .bss.hdma_adc1:0000000000000000 hdma_adc1
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1721   .bss.hadc1:0000000000000000 hadc1
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1703   .bss.MainBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1710   .bss.RxBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1717   .bss.hadc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1724   .bss.hdma_adc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1730   .bss.hdma_lpuart1_rx:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1737   .bss.hlpuart1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1744   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s 			page 58


C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1751   .bss.htim3:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1758   .bss.htim4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1765   .bss.huart4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1772   .bss.isOK:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1778   .bss.newPos:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1785   .bss.oldPos:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccMdqgse.s:1792   .bss.value:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_PWREx_EnableVddIO2
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memcpy
HAL_UARTEx_ReceiveToIdle_DMA
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_ADC_Start_DMA
HAL_TIM_Base_Start
SetFanSpeed
HAL_GPIO_ReadPin
HAL_GPIO_TogglePin
DelayMicrosecond
SetHeating
