#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue May  3 19:53:30 2022
# Process ID: 13948
# Current directory: D:/project/project_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16288 D:\project\project_cpu\project_cpu.xpr
# Log file: D:/project/project_cpu/vivado.log
# Journal file: D:/project/project_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/project_cpu/project_cpu.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0_1.xci] -no_script -reset -force -quiet
remove_files  D:/project/project_cpu/project_cpu.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0_1.xci
remove_files  D:/project/project_cpu/project_cpu.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0_1.xci
file delete -force D:/project/project_cpu/project_cpu.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0_1.xci
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v w ]
add_files D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v
update_compile_order -fileset sources_1
close [ open D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v w ]
add_files D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v] -no_script -reset -force -quiet
remove_files  D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v
file delete -force D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v
update_compile_order -fileset sources_1
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe}] [get_ips ram_code]
generate_target all [get_files  D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci]
export_ip_user_files -of_objects [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci] -no_script -sync -force -quiet
reset_run ram_code_synth_1
launch_runs -jobs 4 ram_code_synth_1
export_simulation -of_objects [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci] -directory D:/project/project_cpu/project_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/project/project_cpu/project_cpu.ip_user_files -ipstatic_source_dir D:/project/project_cpu/project_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/project_cpu/project_cpu.cache/compile_simlib/modelsim} {questa=D:/project/project_cpu/project_cpu.cache/compile_simlib/questa} {riviera=D:/project/project_cpu/project_cpu.cache/compile_simlib/riviera} {activehdl=D:/project/project_cpu/project_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v] -no_script -reset -force -quiet
remove_files  D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v
close_sim
launch_simulation
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
set_property -dict [list CONFIG.Coe_File {d:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe}] [get_ips ram_code]
generate_target all [get_files  D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci]
export_ip_user_files -of_objects [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci] -no_script -sync -force -quiet
reset_run ram_code_synth_1
launch_runs -jobs 4 ram_code_synth_1
export_simulation -of_objects [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci] -directory D:/project/project_cpu/project_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/project/project_cpu/project_cpu.ip_user_files -ipstatic_source_dir D:/project/project_cpu/project_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/project_cpu/project_cpu.cache/compile_simlib/modelsim} {questa=D:/project/project_cpu/project_cpu.cache/compile_simlib/questa} {riviera=D:/project/project_cpu/project_cpu.cache/compile_simlib/riviera} {activehdl=D:/project/project_cpu/project_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
launch_simulation
reset_run ram_code_synth_1
