Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 10:07:25 2021
| Host         : 104PC18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.602        0.000                      0                  564        0.168        0.000                      0                  564        3.000        0.000                       0                   297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       27.602        0.000                      0                  564        0.168        0.000                      0                  564       19.500        0.000                       0                   293  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.602ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_3/four_bit_1/bit1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.834ns  (logic 1.329ns (11.230%)  route 10.505ns (88.770%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.117     9.716 r  my_baby/bit0_i_1__29/O
                         net (fo=4, routed)           1.168    10.885    Rs_wall_3/four_bit_1/CE0
    SLICE_X15Y17         FDRE                                         r  Rs_wall_3/four_bit_1/bit1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.442    38.447    Rs_wall_3/four_bit_1/clk_out
    SLICE_X15Y17         FDRE                                         r  Rs_wall_3/four_bit_1/bit1/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X15Y17         FDRE (Setup_fdre_C_CE)      -0.429    38.487    Rs_wall_3/four_bit_1/bit1
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 27.602    

Slack (MET) :             27.602ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_3/four_bit_1/bit2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.834ns  (logic 1.329ns (11.230%)  route 10.505ns (88.770%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.117     9.716 r  my_baby/bit0_i_1__29/O
                         net (fo=4, routed)           1.168    10.885    Rs_wall_3/four_bit_1/CE0
    SLICE_X15Y17         FDRE                                         r  Rs_wall_3/four_bit_1/bit2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.442    38.447    Rs_wall_3/four_bit_1/clk_out
    SLICE_X15Y17         FDRE                                         r  Rs_wall_3/four_bit_1/bit2/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X15Y17         FDRE (Setup_fdre_C_CE)      -0.429    38.487    Rs_wall_3/four_bit_1/bit2
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 27.602    

Slack (MET) :             27.602ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_3/four_bit_1/bit3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.834ns  (logic 1.329ns (11.230%)  route 10.505ns (88.770%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.117     9.716 r  my_baby/bit0_i_1__29/O
                         net (fo=4, routed)           1.168    10.885    Rs_wall_3/four_bit_1/CE0
    SLICE_X15Y17         FDRE                                         r  Rs_wall_3/four_bit_1/bit3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.442    38.447    Rs_wall_3/four_bit_1/clk_out
    SLICE_X15Y17         FDRE                                         r  Rs_wall_3/four_bit_1/bit3/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X15Y17         FDRE (Setup_fdre_C_CE)      -0.429    38.487    Rs_wall_3/four_bit_1/bit3
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 27.602    

Slack (MET) :             27.828ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_3/four_bit_1/bit0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.645ns  (logic 1.329ns (11.413%)  route 10.316ns (88.587%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.117     9.716 r  my_baby/bit0_i_1__29/O
                         net (fo=4, routed)           0.979    10.695    Rs_wall_3/four_bit_1/CE0
    SLICE_X14Y17         FDRE                                         r  Rs_wall_3/four_bit_1/bit0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.442    38.447    Rs_wall_3/four_bit_1/clk_out
    SLICE_X14Y17         FDRE                                         r  Rs_wall_3/four_bit_1/bit0/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X14Y17         FDRE (Setup_fdre_C_CE)      -0.393    38.523    Rs_wall_3/four_bit_1/bit0
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 27.828    

Slack (MET) :             28.069ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ls_wall_1/four_bit_1/bit0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.652ns  (logic 1.336ns (11.466%)  route 10.316ns (88.534%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  my_baby/bit0_i_1__60/O
                         net (fo=8, routed)           0.979    10.702    Ls_wall_1/four_bit_1/CE0
    SLICE_X0Y24          FDRE                                         r  Ls_wall_1/four_bit_1/bit0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.502    38.507    Ls_wall_1/four_bit_1/clk_out
    SLICE_X0Y24          FDRE                                         r  Ls_wall_1/four_bit_1/bit0/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205    38.771    Ls_wall_1/four_bit_1/bit0
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 28.069    

Slack (MET) :             28.069ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_1/four_bit_1/bit0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.652ns  (logic 1.336ns (11.466%)  route 10.316ns (88.534%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  my_baby/bit0_i_1__60/O
                         net (fo=8, routed)           0.979    10.702    Rs_wall_1/four_bit_1/CE0
    SLICE_X0Y24          FDRE                                         r  Rs_wall_1/four_bit_1/bit0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.502    38.507    Rs_wall_1/four_bit_1/clk_out
    SLICE_X0Y24          FDRE                                         r  Rs_wall_1/four_bit_1/bit0/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205    38.771    Rs_wall_1/four_bit_1/bit0
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 28.069    

Slack (MET) :             28.069ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_1/four_bit_1/bit1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.652ns  (logic 1.336ns (11.466%)  route 10.316ns (88.534%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  my_baby/bit0_i_1__60/O
                         net (fo=8, routed)           0.979    10.702    Rs_wall_1/four_bit_1/CE0
    SLICE_X0Y24          FDRE                                         r  Rs_wall_1/four_bit_1/bit1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.502    38.507    Rs_wall_1/four_bit_1/clk_out
    SLICE_X0Y24          FDRE                                         r  Rs_wall_1/four_bit_1/bit1/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205    38.771    Rs_wall_1/four_bit_1/bit1
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 28.069    

Slack (MET) :             28.069ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_1/four_bit_1/bit2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.652ns  (logic 1.336ns (11.466%)  route 10.316ns (88.534%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  my_baby/bit0_i_1__60/O
                         net (fo=8, routed)           0.979    10.702    Rs_wall_1/four_bit_1/CE0
    SLICE_X0Y24          FDRE                                         r  Rs_wall_1/four_bit_1/bit2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.502    38.507    Rs_wall_1/four_bit_1/clk_out
    SLICE_X0Y24          FDRE                                         r  Rs_wall_1/four_bit_1/bit2/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205    38.771    Rs_wall_1/four_bit_1/bit2
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 28.069    

Slack (MET) :             28.069ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_1/four_bit_1/bit3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.652ns  (logic 1.336ns (11.466%)  route 10.316ns (88.534%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  my_baby/bit0_i_1__60/O
                         net (fo=8, routed)           0.979    10.702    Rs_wall_1/four_bit_1/CE0
    SLICE_X0Y24          FDRE                                         r  Rs_wall_1/four_bit_1/bit3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.502    38.507    Rs_wall_1/four_bit_1/clk_out
    SLICE_X0Y24          FDRE                                         r  Rs_wall_1/four_bit_1/bit3/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205    38.771    Rs_wall_1/four_bit_1/bit3
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 28.069    

Slack (MET) :             28.551ns  (required time - arrival time)
  Source:                 controller/Vsync_counter/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ls_wall_1/four_bit_1/bit1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 1.336ns (11.955%)  route 9.840ns (88.045%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.562    -0.950    controller/Vsync_counter/four_bit_1/clk_out
    SLICE_X11Y15         FDRE                                         r  controller/Vsync_counter/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  controller/Vsync_counter/four_bit_1/bit3/Q
                         net (fo=56, routed)          3.380     2.850    controller/Vsync_counter/four_bit_4/bit0_i_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.297     3.147 f  controller/Vsync_counter/four_bit_4/bit0_i_17/O
                         net (fo=1, routed)           0.286     3.433    controller/Vsync_counter/four_bit_1/bit0_i_16_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.557 r  controller/Vsync_counter/four_bit_1/bit0_i_14/O
                         net (fo=5, routed)           0.318     3.876    controller/Vsync_counter/four_bit_2/bit3_i_3__0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.000 f  controller/Vsync_counter/four_bit_2/bit0_i_8__0/O
                         net (fo=7, routed)           0.646     4.646    controller/Vsync_counter/four_bit_2/bit3_14
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.770 f  controller/Vsync_counter/four_bit_2/bit0_i_11__0/O
                         net (fo=25, routed)          1.379     6.149    my_baby/bit0_4
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.273 r  my_baby/bit0_i_3__18/O
                         net (fo=41, routed)          3.326     9.599    my_baby/Down0
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  my_baby/bit0_i_1__60/O
                         net (fo=8, routed)           0.503    10.226    Ls_wall_1/four_bit_1/CE0
    SLICE_X1Y19          FDRE                                         r  Ls_wall_1/four_bit_1/bit1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         1.508    38.513    Ls_wall_1/four_bit_1/clk_out
    SLICE_X1Y19          FDRE                                         r  Ls_wall_1/four_bit_1/bit1/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    38.777    Ls_wall_1/four_bit_1/bit1
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 28.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 random_gap/bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gap_3/four_bit_3/bit0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.580    -0.601    random_gap/clk
    SLICE_X4Y24          FDRE                                         r  random_gap/bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  random_gap/bit_4/Q
                         net (fo=13, routed)          0.087    -0.373    random_gap/Q_rand[3]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.045    -0.328 r  random_gap/bit0_i_1__46/O
                         net (fo=1, routed)           0.000    -0.328    Gap_3/four_bit_3/bit0_4
    SLICE_X5Y24          FDRE                                         r  Gap_3/four_bit_3/bit0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.848    -0.842    Gap_3/four_bit_3/clk_out
    SLICE_X5Y24          FDRE                                         r  Gap_3/four_bit_3/bit0/C
                         clock pessimism              0.253    -0.588    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.092    -0.496    Gap_3/four_bit_3/bit0
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 random_gap/bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gap_3/four_bit_2/bit0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.580    -0.601    random_gap/clk
    SLICE_X4Y24          FDRE                                         r  random_gap/bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  random_gap/bit_4/Q
                         net (fo=13, routed)          0.088    -0.372    random_gap/Q_rand[3]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.045    -0.327 r  random_gap/bit0_i_1__45/O
                         net (fo=1, routed)           0.000    -0.327    Gap_3/four_bit_2/bit0_7
    SLICE_X5Y24          FDRE                                         r  Gap_3/four_bit_2/bit0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.848    -0.842    Gap_3/four_bit_2/clk_out
    SLICE_X5Y24          FDRE                                         r  Gap_3/four_bit_2/bit0/C
                         clock pessimism              0.253    -0.588    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.091    -0.497    Gap_3/four_bit_2/bit0
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Ls_wall_2/four_bit_1/bit2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ls_wall_2/four_bit_1/bit3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.554    -0.627    Ls_wall_2/four_bit_1/clk_out
    SLICE_X9Y26          FDRE                                         r  Ls_wall_2/four_bit_1/bit2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Ls_wall_2/four_bit_1/bit2/Q
                         net (fo=8, routed)           0.123    -0.364    Ls_wall_2/four_bit_1/bit2_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  Ls_wall_2/four_bit_1/bit3_i_1__27/O
                         net (fo=1, routed)           0.000    -0.319    Ls_wall_2/four_bit_1/D0
    SLICE_X8Y26          FDRE                                         r  Ls_wall_2/four_bit_1/bit3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.821    -0.869    Ls_wall_2/four_bit_1/clk_out
    SLICE_X8Y26          FDRE                                         r  Ls_wall_2/four_bit_1/bit3/C
                         clock pessimism              0.254    -0.614    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.120    -0.494    Ls_wall_2/four_bit_1/bit3
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Ls_wall_1/four_bit_1/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ls_wall_1/four_bit_2/bit0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.587    -0.594    Ls_wall_1/four_bit_1/clk_out
    SLICE_X1Y19          FDRE                                         r  Ls_wall_1/four_bit_1/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Ls_wall_1/four_bit_1/bit3/Q
                         net (fo=7, routed)           0.104    -0.350    Ls_wall_1/four_bit_1/bit3_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  Ls_wall_1/four_bit_1/bit0_i_2__15/O
                         net (fo=1, routed)           0.000    -0.305    Ls_wall_1/four_bit_2/bit0_1
    SLICE_X0Y19          FDRE                                         r  Ls_wall_1/four_bit_2/bit0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.856    -0.834    Ls_wall_1/four_bit_2/clk_out
    SLICE_X0Y19          FDRE                                         r  Ls_wall_1/four_bit_2/bit0/C
                         clock pessimism              0.252    -0.581    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.092    -0.489    Ls_wall_1/four_bit_2/bit0
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Ls_wall_2/four_bit_3/bit1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ls_wall_2/four_bit_3/bit2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.583    -0.598    Ls_wall_2/four_bit_3/clk_out
    SLICE_X7Y27          FDRE                                         r  Ls_wall_2/four_bit_3/bit1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Ls_wall_2/four_bit_3/bit1/Q
                         net (fo=7, routed)           0.137    -0.321    Ls_wall_2/four_bit_3/bit1_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045    -0.276 r  Ls_wall_2/four_bit_3/bit2_i_1__25/O
                         net (fo=1, routed)           0.000    -0.276    Ls_wall_2/four_bit_3/D08_out
    SLICE_X6Y27          FDRE                                         r  Ls_wall_2/four_bit_3/bit2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.851    -0.839    Ls_wall_2/four_bit_3/clk_out
    SLICE_X6Y27          FDRE                                         r  Ls_wall_2/four_bit_3/bit2/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121    -0.464    Ls_wall_2/four_bit_3/bit2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Rs_wall_1/four_bit_4/bit0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_1/four_bit_4/bit1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.459%)  route 0.138ns (42.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.583    -0.598    Rs_wall_1/four_bit_4/clk_out
    SLICE_X3Y26          FDRE                                         r  Rs_wall_1/four_bit_4/bit0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Rs_wall_1/four_bit_4/bit0/Q
                         net (fo=7, routed)           0.138    -0.320    Rs_wall_1/four_bit_4/bit0_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.045    -0.275 r  Rs_wall_1/four_bit_4/bit1_i_1__21/O
                         net (fo=1, routed)           0.000    -0.275    Rs_wall_1/four_bit_4/D04_out
    SLICE_X2Y26          FDRE                                         r  Rs_wall_1/four_bit_4/bit1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.851    -0.839    Rs_wall_1/four_bit_4/clk_out
    SLICE_X2Y26          FDRE                                         r  Rs_wall_1/four_bit_4/bit1/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121    -0.464    Rs_wall_1/four_bit_4/bit1
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Ls_wall_3/four_bit_2/bit0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ls_wall_3/four_bit_3/bit0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.143%)  route 0.118ns (38.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.562    -0.619    Ls_wall_3/four_bit_2/clk_out
    SLICE_X15Y14         FDRE                                         r  Ls_wall_3/four_bit_2/bit0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Ls_wall_3/four_bit_2/bit0/Q
                         net (fo=9, routed)           0.118    -0.360    Ls_wall_3/four_bit_2/bit0_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.315 r  Ls_wall_3/four_bit_2/bit0_i_2__27/O
                         net (fo=1, routed)           0.000    -0.315    Ls_wall_3/four_bit_3/bit0_1
    SLICE_X13Y14         FDRE                                         r  Ls_wall_3/four_bit_3/bit0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.831    -0.859    Ls_wall_3/four_bit_3/clk_out
    SLICE_X13Y14         FDRE                                         r  Ls_wall_3/four_bit_3/bit0/C
                         clock pessimism              0.254    -0.604    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.092    -0.512    Ls_wall_3/four_bit_3/bit0
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Ls_wall_2/four_bit_2/bit0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ls_wall_2/four_bit_2/bit3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.502%)  route 0.155ns (45.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.581    -0.600    Ls_wall_2/four_bit_2/clk_out
    SLICE_X5Y26          FDRE                                         r  Ls_wall_2/four_bit_2/bit0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Ls_wall_2/four_bit_2/bit0/Q
                         net (fo=9, routed)           0.155    -0.304    Ls_wall_2/four_bit_2/bit0_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I3_O)        0.045    -0.259 r  Ls_wall_2/four_bit_2/bit3_i_1__26/O
                         net (fo=1, routed)           0.000    -0.259    Ls_wall_2/four_bit_2/D0
    SLICE_X6Y26          FDRE                                         r  Ls_wall_2/four_bit_2/bit3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.849    -0.841    Ls_wall_2/four_bit_2/clk_out
    SLICE_X6Y26          FDRE                                         r  Ls_wall_2/four_bit_2/bit3/C
                         clock pessimism              0.253    -0.587    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120    -0.467    Ls_wall_2/four_bit_2/bit3
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 score/four_bit_3/bit3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/four_bit_4/bit0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.559    -0.622    score/four_bit_3/clk
    SLICE_X8Y31          FDRE                                         r  score/four_bit_3/bit3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  score/four_bit_3/bit3/Q
                         net (fo=4, routed)           0.104    -0.354    score/four_bit_3/bit3_0[3]
    SLICE_X9Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  score/four_bit_3/bit0_i_2__46/O
                         net (fo=1, routed)           0.000    -0.309    score/four_bit_4/bit0_1
    SLICE_X9Y31          FDRE                                         r  score/four_bit_4/bit0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.827    -0.863    score/four_bit_4/clk
    SLICE_X9Y31          FDRE                                         r  score/four_bit_4/bit0/C
                         clock pessimism              0.253    -0.609    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.091    -0.518    score/four_bit_4/bit0
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Rs_wall_4/four_bit_2/bit0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rs_wall_4/four_bit_2/bit1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.564    -0.617    Rs_wall_4/four_bit_2/clk_out
    SLICE_X12Y11         FDRE                                         r  Rs_wall_4/four_bit_2/bit0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Rs_wall_4/four_bit_2/bit0/Q
                         net (fo=10, routed)          0.106    -0.347    Rs_wall_4/four_bit_2/bit0_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  Rs_wall_4/four_bit_2/bit1_i_1__45/O
                         net (fo=1, routed)           0.000    -0.302    Rs_wall_4/four_bit_2/D04_out_0
    SLICE_X13Y11         FDRE                                         r  Rs_wall_4/four_bit_2/bit1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=291, routed)         0.834    -0.856    Rs_wall_4/four_bit_2/clk_out
    SLICE_X13Y11         FDRE                                         r  Rs_wall_4/four_bit_2/bit1/C
                         clock pessimism              0.251    -0.604    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.091    -0.513    Rs_wall_4/four_bit_2/bit1
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y18      Gap_1/four_bit_1/bit1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y18      Gap_1/four_bit_1/bit2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y18      Gap_1/four_bit_1/bit3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y25     Gap_2/four_bit_2/bit0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y25     Gap_2/four_bit_2/bit1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y25     Gap_2/four_bit_2/bit2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y25     Gap_2/four_bit_2/bit3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y23      Gap_4/four_bit_3/bit0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      Gap_2/four_bit_3/bit0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y25     Rs_wall_2/four_bit_3/bit0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y25     Rs_wall_2/four_bit_3/bit1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     gate_passing1/bit1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     gate_passing1/bit2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     gate_passing2/bit2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     Rs_wall_2/four_bit_4/bit0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     Rs_wall_2/four_bit_4/bit1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     Rs_wall_2/four_bit_4/bit2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     Rs_wall_2/four_bit_4/bit3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y18      Gap_1/four_bit_1/bit1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y18      Gap_1/four_bit_1/bit1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y18      Gap_1/four_bit_1/bit2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y18      Gap_1/four_bit_1/bit2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y18      Gap_1/four_bit_1/bit3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y18      Gap_1/four_bit_1/bit3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25     Gap_2/four_bit_2/bit0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25     Gap_2/four_bit_2/bit1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25     Gap_2/four_bit_2/bit2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25     Gap_2/four_bit_2/bit3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



