0.7
2020.2
Nov  8 2024
22:36:57
E:/Downloads/RISC8b/BTL-LSI-Design/RISC8b/RISC8b.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/RISC8b/RISC8b.srcs/sim_1/new/tb_risc8b.sv,1744366736,systemVerilog,,,,tb_risc8b,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/src/Address Mux.sv,1742481484,systemVerilog,,E:/Downloads/RISC8b/BTL-LSI-Design/src/Memory.sv,,ADD_MUX,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/src/Memory.sv,1744365718,systemVerilog,,E:/Downloads/RISC8b/BTL-LSI-Design/src/Register.sv,,memory,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/src/Register.sv,1745298923,systemVerilog,,E:/Downloads/RISC8b/BTL-LSI-Design/src/accumulator.sv,,Register,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/src/accumulator.sv,1742481460,systemVerilog,,E:/Downloads/RISC8b/BTL-LSI-Design/src/alu.sv,,accumulator,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/src/alu.sv,1742907214,systemVerilog,,E:/Downloads/RISC8b/BTL-LSI-Design/src/bus_control.sv,,alu,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/src/bus_control.sv,1743997066,systemVerilog,,E:/Downloads/RISC8b/BTL-LSI-Design/src/controller.sv,,bus_control,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/src/controller.sv,1745691565,systemVerilog,,E:/Downloads/RISC8b/BTL-LSI-Design/src/program_counter.sv,,controller,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/src/program_counter.sv,1742485400,systemVerilog,,E:/Downloads/RISC8b/BTL-LSI-Design/src/risc_8b.sv,,program_counter,,uvm,,,,,,
E:/Downloads/RISC8b/BTL-LSI-Design/src/risc_8b.sv,1743997062,systemVerilog,,E:/Downloads/RISC8b/BTL-LSI-Design/RISC8b/RISC8b.srcs/sim_1/new/tb_risc8b.sv,,risc_8b,,uvm,,,,,,
