
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.724653                       # Number of seconds simulated
sim_ticks                                724653045500                       # Number of ticks simulated
final_tick                               1354415913500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184973                       # Simulator instruction rate (inst/s)
host_op_rate                                   202911                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               67020574                       # Simulator tick rate (ticks/s)
host_mem_usage                                2249296                       # Number of bytes of host memory used
host_seconds                                 10812.40                       # Real time elapsed on the host
sim_insts                                  2000000004                       # Number of instructions simulated
sim_ops                                    2193956245                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    996304640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst       809792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    418313792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1415428224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       809792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        809792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    253112384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       253112384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher     15567260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst        12653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      6536153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22116066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3954881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3954881                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher    1374871252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst      1117489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    577260793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1953249535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1117489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1117489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       349287684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            349287684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       349287684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher   1374871252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1117489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    577260793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2302537219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    22116066                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3954881                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22116066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3954881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1414429760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  998464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               253110848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1415428224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            253112384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  15601                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1344421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1487373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1490409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1439270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1420833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1379593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1449274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1445741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1386260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1341964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1265818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1324833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1343378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1324392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1329123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1327783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            244806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            273159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            267556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            265548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            270628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            250982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            239425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            238752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            245169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            255425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           248086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           241085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           226348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           213967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           237392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           236529                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  724652670500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22116066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3954881                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6462450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5465979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2792655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1567712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1215003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  998735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  827987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  687976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  895841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  504048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 267323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 176833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 134477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  96448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 126633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 185777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 215534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 231364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 241567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 248584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 253475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 256131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 257672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 259336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 261309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 263879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 266066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 266243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 257829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 254707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5193349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.091353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.248700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.668444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2095048     40.34%     40.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1148377     22.11%     62.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       420399      8.09%     70.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       245106      4.72%     75.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       189933      3.66%     78.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       138683      2.67%     81.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       108635      2.09%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        91864      1.77%     85.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       755304     14.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5193349                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       244155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.518146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.630990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.287391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        243515     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          591      0.24%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        244155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       244155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.198141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.711111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           222183     91.00%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4863      1.99%     92.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11259      4.61%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3866      1.58%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1234      0.51%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              426      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              167      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        244155                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 655414361527                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1069798080277                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               110502325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29656.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48406.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1951.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       349.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1953.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    349.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 18992739                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1869228                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      27795.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              18970444500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10083015195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             81802365960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            10705468320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         57267238080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         129500576010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1638665760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    181030364100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12168670080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2499832650                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           505670658855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            697.810714                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         436361012193                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    949349433                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   24232376000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7698582000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  31687807371                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  263110164124                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 396974766572                       # Time in different power states
system.mem_ctrls_1.actEnergy              18110110200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               9625744260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             75994954140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             9938885220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         57325014240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         127116504270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1727773920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    182208338640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     13332667200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2360209935                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           497745148635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            686.873742                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         441361574789                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1050893896                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   24256888000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7078182000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  34718341041                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  257983654065                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 399565086498                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   149                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          27619599                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           234234521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          27620623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.480421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.880067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.119933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          711                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         658095107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        658095107                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    193579805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       193579805                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     39657761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39657761                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        56499                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         56499                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1735                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2119                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    233237566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        233237566                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    233294065                       # number of overall hits
system.cpu.dcache.overall_hits::total       233294065                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     76383584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      76383584                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5484580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5484580                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        71285                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        71285                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          385                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          385                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     81868164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       81868164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     81939449                       # number of overall misses
system.cpu.dcache.overall_misses::total      81939449                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2361175634500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2361175634500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  98613782462                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  98613782462                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     16773000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16773000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data         9500                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total         9500                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 2459789416962                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2459789416962                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 2459789416962                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2459789416962                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    269963389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    269963389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     45142341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45142341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       127784                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       127784                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    315105730                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    315105730                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    315233514                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    315233514                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.282941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.282941                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.121495                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.121495                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.557855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.557855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.181604                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.181604                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000472                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000472                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.259812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.259812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.259933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.259933                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 30912.082294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30912.082294                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 17980.188540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17980.188540                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 43566.233766                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 43566.233766                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data         9500                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         9500                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30045.738133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30045.738133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30019.599192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30019.599192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1071490                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    122805716                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             59281                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1670793                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.074763                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.501455                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     27619599                       # number of writebacks
system.cpu.dcache.writebacks::total          27619599                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     50831056                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     50831056                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      3454267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3454267                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     54285323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     54285323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     54285323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     54285323                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     25552528                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     25552528                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2030313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2030313                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        36390                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        36390                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     27582841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     27582841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     27619231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     27619231                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 666602716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 666602716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  41877660937                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41877660937                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data   3151929500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3151929500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16388000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16388000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 708480377437                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 708480377437                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 711632306937                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 711632306937                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.094652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.094652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.044976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.284777                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.284777                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.181604                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.181604                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000472                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.087535                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.087535                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.087615                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.087615                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 26087.544704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26087.544704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 20626.209327                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20626.209327                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 86615.265183                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86615.265183                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 42566.233766                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42566.233766                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data         8500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         8500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25685.547672                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25685.547672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25765.826244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25765.826244                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             31480                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.026926                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1131155746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31992                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          35357.456427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      708679248000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    52.672962                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   458.353964                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.102877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.895223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         752597658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        752597658                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    376248570                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       376248570                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    376248570                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        376248570                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    376248570                       # number of overall hits
system.cpu.icache.overall_hits::total       376248570                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        34510                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34510                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        34510                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34510                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        34510                       # number of overall misses
system.cpu.icache.overall_misses::total         34510                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1369468476                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1369468476                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1369468476                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1369468476                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1369468476                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1369468476                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    376283080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    376283080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    376283080                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    376283080                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    376283080                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    376283080                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000092                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000092                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 39683.236048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39683.236048                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 39683.236048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39683.236048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 39683.236048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39683.236048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       111985                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          553                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1540                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.717532                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   110.600000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        31480                       # number of writebacks
system.cpu.icache.writebacks::total             31480                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         3012                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3012                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         3012                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3012                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         3012                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3012                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        31498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31498                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        31498                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31498                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        31498                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31498                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1202327486                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1202327486                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1202327486                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1202327486                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1202327486                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1202327486                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 38171.550130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38171.550130                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 38171.550130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38171.550130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 38171.550130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38171.550130                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued        125796865                       # number of hwpf issued
system.l2.prefetcher.pfIdentified           126714575                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               703045                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             125844                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              13329201                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  22110640                       # number of replacements
system.l2.tags.tagsinuse                 32189.195095                       # Cycle average of tags in use
system.l2.tags.total_refs                    20890149                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22142981                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.943421                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    29573.529330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  2615.665765                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.902512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.079824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982336                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1093                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        18114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10424                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.033356                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953613                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 485586874                       # Number of tag accesses
system.l2.tags.data_accesses                485586874                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8442212                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8442212                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     19203369                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         19203369                       # number of WritebackClean hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1693739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1693739                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        18796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18796                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     19128534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19128534                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         18796                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      20822273                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20841069                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        18796                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     20822273                       # number of overall hits
system.l2.overall_hits::total                20841069                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       336616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              336616                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        12691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12691                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      6460710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6460710                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        12691                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      6797326                       # number of demand (read+write) misses
system.l2.demand_misses::total                6810017                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        12691                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      6797326                       # number of overall misses
system.l2.overall_misses::total               6810017                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        99000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        99000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  27561595401                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27561595401                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   1044373000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1044373000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 503374102413                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 503374102413                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1044373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 530935697814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     531980070814                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1044373000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 530935697814                       # number of overall miss cycles
system.l2.overall_miss_latency::total    531980070814                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8442212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8442212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     19203369                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     19203369                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               17                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2030355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2030355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        31487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          31487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     25589244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25589244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        31487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     27619599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27651086                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        31487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     27619599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27651086                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.165792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.165792                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.403055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.403055                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.252478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.252478                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.403055                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.246105                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246284                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.403055                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.246105                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246284                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  5823.529412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5823.529412                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81878.447254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81878.447254                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 82292.411945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82292.411945                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 77913.124473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77913.124473                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82292.411945                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 78109.494500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78117.289695                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82292.411945                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 78109.494500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78117.289695                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             280598                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4867                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      57.653174                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1817434                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              3954881                       # number of writebacks
system.l2.writebacks::total                   3954881                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data       105571                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           105571                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            38                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data       155854                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       155854                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data       261425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              261463                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data       261425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             261463                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher     16232070                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16232070                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       231045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         231045                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        12653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12653                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      6304856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6304856                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        12653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      6535901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6548554                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher     16232070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        12653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      6535901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22780624                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1200896368737                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1200896368737                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       178500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       178500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  20412714931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20412714931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    965957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    965957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 456112990944                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 456112990944                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    965957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 476525705875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 477491663375                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1200896368737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    965957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 476525705875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1678388032112                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.113795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.113795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.401848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.401848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.246387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.246387                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.401848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.236640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.236828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.401848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.236640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.823860                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 73982.946644                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73982.946644                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 88349.520358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88349.520358                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 76342.171817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76342.171817                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 72343.125829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72343.125829                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 76342.171817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72908.954079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72915.587682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 73982.946644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 76342.171817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72908.954079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73676.121958                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      44226728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     22116086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21884891                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3954881                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18155759                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               22                       # Transaction distribution
system.membus.trans_dist::ReadExReq            231175                       # Transaction distribution
system.membus.trans_dist::ReadExResp           231175                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21884891                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     66342794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               66342794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1668540608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1668540608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22116088                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22116088    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22116088                       # Request fanout histogram
system.membus.reqLayer0.occupancy         34424127951                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        60302858656                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       209598733                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    192005164                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      7688538                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    129729374                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       119467293                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     92.089624                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         5097137                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          116                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      3884845                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      3842928                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        41917                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          621                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1354415913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1449306091                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      6717741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1321768724                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           209598733                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    128407358                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1433626403                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        15391846                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1538                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         2802                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         376283096                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          9045                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1448045573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.951632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.257696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        855036660     59.05%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        134947093      9.32%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        131126566      9.06%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        326935254     22.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1448045573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.144620                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.912001                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        102883493                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     899525347                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         344416296                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      93591364                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7629071                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    104827888                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         67461                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1211159462                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      24150821                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        7629071                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        166842091                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       783222188                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       206548                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         364046233                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     126099440                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1177895150                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      12807456                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      73338339                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5166406                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3340375                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       14501520                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents       687044                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2274362306                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6995451309                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1016117286                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    650577113                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1993451210                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        280911006                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2396                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2373                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         213237245                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    285355267                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     50620097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      1489134                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1102460                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1166407259                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         6746                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1126269297                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3009279                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    123199576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    348051204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          237                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1448045573                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.777786                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.084143                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    851008079     58.77%     58.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    232420210     16.05%     74.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    227622193     15.72%     90.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    113626540      7.85%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19256275      1.33%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3973675      0.27%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       138601      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1448045573                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        84965326     43.36%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           7397      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        14844      0.01%     43.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     43.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp      1492977      0.76%     44.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          603      0.00%     44.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        98093      0.05%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      1046080      0.53%     44.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       268466      0.14%     44.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc         7748      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       41145172     21.00%     65.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5098765      2.60%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     60433736     30.84%     99.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite      1381915      0.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     619495361     55.00%     55.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4215480      0.37%     55.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        103245      0.01%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            2      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     11324102      1.01%     56.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     42373809      3.76%     60.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       295195      0.03%     60.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      4830691      0.43%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     54774405      4.86%     65.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     16601929      1.47%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41105782      3.65%     70.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    131776451     11.70%     82.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     24466813      2.17%     84.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    150385133     13.35%     97.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     24520899      2.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1126269297                       # Type of FU issued
system.switch_cpus.iq.rate                   0.777109                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           195961122                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.173991                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3222680962                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    937384198                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    810959409                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    676873603                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    352237018                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    297031985                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      951751592                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       370478827                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      6812983                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     25545448                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        57727                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8036                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4158063                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       309814                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       622793                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7629071                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       292685043                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       4753355                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1166414143                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     285355267                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     50620097                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2362                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1928918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1826643                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         8036                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      4355459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3589820                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      7945279                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1114232599                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     277791142                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     12036695                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   138                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            326356409                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        164191942                       # Number of branches executed
system.switch_cpus.iew.exec_stores           48565267                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.768804                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1108459604                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1107991394                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         734007777                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1175526456                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.764498                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.624408                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    110995001                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         6509                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7621686                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1430232740                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.729402                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.887623                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1113012280     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    128732401      9.00%     86.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     60189421      4.21%     91.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     26894512      1.88%     92.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     14036585      0.98%     93.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6875073      0.48%     94.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6561477      0.46%     94.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7918877      0.55%     95.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     66012114      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1430232740                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1043214397                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              306271842                       # Number of memory references committed
system.switch_cpus.commit.loads             259809808                       # Number of loads committed
system.switch_cpus.commit.membars                4240                       # Number of memory barriers committed
system.switch_cpus.commit.branches          156383015                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          283750065                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         745909269                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      4648601                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    572324969     54.86%     54.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      4209333      0.40%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        95560      0.01%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     11234601      1.08%     56.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     56.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     37778668      3.62%     59.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       291784      0.03%     60.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      3783412      0.36%     60.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     51037557      4.89%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     15111126      1.45%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41075545      3.94%     70.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    123080499     11.80%     82.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     22037957      2.11%     84.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    136729309     13.11%     97.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     24424077      2.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1043214397                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      66012114                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2518428087                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2326249925                       # The number of ROB writes
system.switch_cpus.timesIdled                   18197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1260518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1043214397                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.449306                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.449306                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.689985                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.689985                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        967293070                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       513179254                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         593531818                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        449739845                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4176540600                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1063254288                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2795605779                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      116339431                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     55302894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     27651401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5854                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         665035                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       665035                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1354415913500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25620742                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12397093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     19208867                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18155759                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22406798                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             156                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              17                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2030355                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2030355                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         31498                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25589244                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        94465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     82858989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              82953454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4029888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3535318656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3539348544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44517605                       # Total snoops (count)
system.tol2bus.snoopTraffic                 253123072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72168944                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009296                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095967                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               71498059     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 670885      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72168944                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        55302866182                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           234513                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          47387220                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41429436699                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
