// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/20/2024 14:17:33"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica2 (
	clock,
	ir,
	din,
	run,
	resetn,
	q);
input 	clock;
input 	[8:0] ir;
input 	[15:0] din;
input 	run;
input 	resetn;
output 	[15:0] q;

// Design Ports Information
// din[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[2]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[6]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[7]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[8]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[9]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[10]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[11]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[12]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[13]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[14]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[15]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// q[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[2]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[3]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[5]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[7]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[8]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[9]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[10]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[12]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[13]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[14]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[15]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[6]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// run	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[7]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[8]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[3]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[4]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[0]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[1]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[2]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica2_v.sdo");
// synopsys translate_on

wire \add_sub_inst|Add0~0_combout ;
wire \add_sub_inst|Add0~2_combout ;
wire \add_sub_inst|Add1~4_combout ;
wire \add_sub_inst|Add0~6_combout ;
wire \add_sub_inst|Add1~8_combout ;
wire \add_sub_inst|Add1~10_combout ;
wire \add_sub_inst|Add1~14_combout ;
wire \add_sub_inst|Add1~18_combout ;
wire \add_sub_inst|Add0~22_combout ;
wire \add_sub_inst|Add0~24_combout ;
wire \add_sub_inst|Add1~29 ;
wire \add_sub_inst|Add1~30_combout ;
wire \ctrl|add_sub~0_combout ;
wire \mux_inst|Selector0~0_combout ;
wire \mux_inst|Selector0~1_combout ;
wire \mux_inst|Selector2~1_combout ;
wire \mux_inst|Selector2~2_combout ;
wire \mux_inst|Selector3~2_combout ;
wire \mux_inst|Selector3~3_combout ;
wire \mux_inst|Selector4~2_combout ;
wire \mux_inst|Selector4~3_combout ;
wire \mux_inst|Selector5~0_combout ;
wire \mux_inst|Selector5~1_combout ;
wire \mux_inst|Selector6~1_combout ;
wire \mux_inst|Selector8~0_combout ;
wire \mux_inst|Selector9~0_combout ;
wire \mux_inst|Selector9~1_combout ;
wire \mux_inst|Selector10~0_combout ;
wire \mux_inst|Selector11~0_combout ;
wire \mux_inst|Selector12~1_combout ;
wire \mux_inst|Selector13~0_combout ;
wire \mux_inst|Selector13~2_combout ;
wire \mux_inst|Selector13~3_combout ;
wire \mux_inst|Selector14~0_combout ;
wire \mux_inst|Selector14~1_combout ;
wire \ctrl|Selector19~0_combout ;
wire \ctrl|Selector17~1_combout ;
wire \ctrl|Selector16~0_combout ;
wire \ctrl|Selector14~1_combout ;
wire \mux_inst|Selector15~0_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \reg1|data_out[1]~feeder_combout ;
wire \reg3|data_out[3]~feeder_combout ;
wire \reg1|data_out[7]~feeder_combout ;
wire \reg1|data_out[9]~feeder_combout ;
wire \reg0|data_out[10]~feeder_combout ;
wire \reg1|data_out[10]~feeder_combout ;
wire \reg1|data_out[11]~feeder_combout ;
wire \reg0|data_out[15]~feeder_combout ;
wire \add_sub_inst|Add1~0_combout ;
wire \resetn~combout ;
wire \run~combout ;
wire \ctrl|Selector31~0_combout ;
wire \ctrl|Selector31~1_combout ;
wire \ctrl|Tstate.T2~regout ;
wire \ctrl|Selector28~0_combout ;
wire \ctrl|Selector28~1_combout ;
wire \ctrl|done~regout ;
wire \ctrl|Selector30~0_combout ;
wire \ctrl|Tstate.T1~regout ;
wire \ctrl|add_sub~1_combout ;
wire \ctrl|add_sub~regout ;
wire \clock_counter~1_combout ;
wire \resetn~clkctrl_outclk ;
wire \clock_counter~0_combout ;
wire \buswire_mux_inst|out[0]~30_combout ;
wire \ctrl|Tstate~9_combout ;
wire \ctrl|Tstate~10_combout ;
wire \ctrl|Selector29~0_combout ;
wire \ctrl|Tstate.000~regout ;
wire \ctrl|Selector20~0_combout ;
wire \ctrl|Selector15~0_combout ;
wire \ctrl|Selector15~1_combout ;
wire \ctrl|r5_out~regout ;
wire \ctrl|g_out~0_combout ;
wire \ctrl|g_out~regout ;
wire \ctrl|Selector14~0_combout ;
wire \ctrl|Selector20~1_combout ;
wire \ctrl|Selector20~2_combout ;
wire \ctrl|Selector20~4_combout ;
wire \ctrl|Selector14~2_combout ;
wire \ctrl|r6_out~regout ;
wire \mux_inst|always0~3_combout ;
wire \ctrl|Selector20~5_combout ;
wire \ctrl|Selector16~1_combout ;
wire \ctrl|r4_out~regout ;
wire \mux_inst|always0~4_combout ;
wire \mux_inst|always0~4clkctrl_outclk ;
wire \ctrl|Selector22~0_combout ;
wire \ctrl|Selector26~0_combout ;
wire \ctrl|r1_in~regout ;
wire \ctrl|Selector27~0_combout ;
wire \ctrl|r0_in~regout ;
wire \ctrl|Selector17~0_combout ;
wire \ctrl|Selector19~1_combout ;
wire \ctrl|Selector19~2_combout ;
wire \ctrl|r1_out~regout ;
wire \mux_inst|Selector1~0_combout ;
wire \ctrl|Selector24~0_combout ;
wire \ctrl|r3_in~regout ;
wire \ctrl|Selector22~1_combout ;
wire \ctrl|r5_in~regout ;
wire \ctrl|Selector18~0_combout ;
wire \ctrl|Selector18~1_combout ;
wire \ctrl|Selector18~2_combout ;
wire \ctrl|r2_out~regout ;
wire \ctrl|Selector17~2_combout ;
wire \ctrl|r3_out~regout ;
wire \mux_inst|always0~0_combout ;
wire \mux_inst|Selector1~1_combout ;
wire \ctrl|Selector21~0_combout ;
wire \ctrl|r6_in~regout ;
wire \ctrl|Selector23~0_combout ;
wire \ctrl|r4_in~regout ;
wire \ctrl|Selector25~0_combout ;
wire \ctrl|r2_in~regout ;
wire \ctrl|Selector20~3_combout ;
wire \ctrl|Selector20~6_combout ;
wire \ctrl|r0_out~regout ;
wire \mux_inst|Selector1~2_combout ;
wire \mux_inst|Selector1~3_combout ;
wire \mux_inst|Selector1~4_combout ;
wire \mux_inst|Selector1~5_combout ;
wire \buswire_mux_inst|out[0]~31_combout ;
wire \add_sub_inst|Add1~1 ;
wire \add_sub_inst|Add1~2_combout ;
wire \buswire_mux_inst|out[1]~2_combout ;
wire \mux_inst|always0~2_combout ;
wire \mux_inst|always0~1_combout ;
wire \mux_inst|Selector0~2_combout ;
wire \mux_inst|Selector0~3_combout ;
wire \mux_inst|Selector0~4_combout ;
wire \mux_inst|Selector0~5_combout ;
wire \buswire_mux_inst|out[1]~3_combout ;
wire \ctrl|a_in~0_combout ;
wire \ctrl|a_in~regout ;
wire \add_sub_inst|Add0~1 ;
wire \add_sub_inst|Add0~3 ;
wire \add_sub_inst|Add0~4_combout ;
wire \buswire_mux_inst|out[2]~4_combout ;
wire \mux_inst|Selector2~0_combout ;
wire \mux_inst|Selector2~3_combout ;
wire \mux_inst|Selector2~4_combout ;
wire \mux_inst|Selector2~5_combout ;
wire \buswire_mux_inst|out[2]~5_combout ;
wire \add_sub_inst|Add1~3 ;
wire \add_sub_inst|Add1~5 ;
wire \add_sub_inst|Add1~6_combout ;
wire \buswire_mux_inst|out[3]~6_combout ;
wire \mux_inst|Selector3~0_combout ;
wire \mux_inst|Selector3~1_combout ;
wire \mux_inst|Selector3~4_combout ;
wire \mux_inst|Selector3~5_combout ;
wire \buswire_mux_inst|out[3]~7_combout ;
wire \add_sub_inst|Add0~5 ;
wire \add_sub_inst|Add0~7 ;
wire \add_sub_inst|Add0~8_combout ;
wire \buswire_mux_inst|out[4]~8_combout ;
wire \mux_inst|Selector4~0_combout ;
wire \mux_inst|Selector4~1_combout ;
wire \mux_inst|Selector4~4_combout ;
wire \mux_inst|Selector4~5_combout ;
wire \buswire_mux_inst|out[4]~9_combout ;
wire \mux_inst|Selector5~2_combout ;
wire \mux_inst|Selector5~3_combout ;
wire \mux_inst|Selector5~4_combout ;
wire \mux_inst|Selector5~5_combout ;
wire \add_sub_inst|Add0~9 ;
wire \add_sub_inst|Add0~10_combout ;
wire \buswire_mux_inst|out[5]~10_combout ;
wire \buswire_mux_inst|out[5]~11_combout ;
wire \add_sub_inst|Add1~7 ;
wire \add_sub_inst|Add1~9 ;
wire \add_sub_inst|Add1~11 ;
wire \add_sub_inst|Add1~12_combout ;
wire \add_sub_inst|Add0~11 ;
wire \add_sub_inst|Add0~12_combout ;
wire \buswire_mux_inst|out[6]~12_combout ;
wire \mux_inst|Selector6~0_combout ;
wire \mux_inst|Selector6~2_combout ;
wire \mux_inst|Selector6~3_combout ;
wire \mux_inst|Selector6~4_combout ;
wire \mux_inst|Selector6~5_combout ;
wire \buswire_mux_inst|out[6]~13_combout ;
wire \add_sub_inst|Add0~13 ;
wire \add_sub_inst|Add0~14_combout ;
wire \buswire_mux_inst|out[7]~14_combout ;
wire \mux_inst|Selector7~0_combout ;
wire \mux_inst|Selector7~2_combout ;
wire \mux_inst|Selector7~3_combout ;
wire \mux_inst|Selector7~1_combout ;
wire \mux_inst|Selector7~4_combout ;
wire \mux_inst|Selector7~5_combout ;
wire \buswire_mux_inst|out[7]~15_combout ;
wire \add_sub_inst|Add0~15 ;
wire \add_sub_inst|Add0~16_combout ;
wire \add_sub_inst|Add1~13 ;
wire \add_sub_inst|Add1~15 ;
wire \add_sub_inst|Add1~16_combout ;
wire \buswire_mux_inst|out[8]~16_combout ;
wire \mux_inst|Selector8~1_combout ;
wire \mux_inst|Selector8~2_combout ;
wire \mux_inst|Selector8~3_combout ;
wire \mux_inst|Selector8~4_combout ;
wire \mux_inst|Selector8~5_combout ;
wire \buswire_mux_inst|out[8]~17_combout ;
wire \add_sub_inst|Add0~17 ;
wire \add_sub_inst|Add0~18_combout ;
wire \buswire_mux_inst|out[9]~18_combout ;
wire \reg3|data_out[9]~feeder_combout ;
wire \mux_inst|Selector9~2_combout ;
wire \mux_inst|Selector9~3_combout ;
wire \mux_inst|Selector9~4_combout ;
wire \mux_inst|Selector9~5_combout ;
wire \buswire_mux_inst|out[9]~19_combout ;
wire \mux_inst|Selector10~1_combout ;
wire \mux_inst|Selector10~2_combout ;
wire \mux_inst|Selector10~3_combout ;
wire \mux_inst|Selector10~4_combout ;
wire \mux_inst|Selector10~5_combout ;
wire \add_sub_inst|Add0~19 ;
wire \add_sub_inst|Add0~20_combout ;
wire \add_sub_inst|Add1~17 ;
wire \add_sub_inst|Add1~19 ;
wire \add_sub_inst|Add1~20_combout ;
wire \buswire_mux_inst|out[10]~20_combout ;
wire \buswire_mux_inst|out[10]~21_combout ;
wire \mux_inst|Selector11~1_combout ;
wire \mux_inst|Selector11~2_combout ;
wire \mux_inst|Selector11~3_combout ;
wire \mux_inst|Selector11~4_combout ;
wire \mux_inst|Selector11~5_combout ;
wire \add_sub_inst|Add1~21 ;
wire \add_sub_inst|Add1~22_combout ;
wire \buswire_mux_inst|out[11]~22_combout ;
wire \buswire_mux_inst|out[11]~23_combout ;
wire \mux_inst|Selector12~0_combout ;
wire \mux_inst|Selector12~2_combout ;
wire \mux_inst|Selector12~3_combout ;
wire \mux_inst|Selector12~4_combout ;
wire \mux_inst|Selector12~5_combout ;
wire \add_sub_inst|Add1~23 ;
wire \add_sub_inst|Add1~24_combout ;
wire \buswire_mux_inst|out[12]~24_combout ;
wire \buswire_mux_inst|out[12]~25_combout ;
wire \mux_inst|Selector13~1_combout ;
wire \mux_inst|Selector13~4_combout ;
wire \mux_inst|Selector13~5_combout ;
wire \add_sub_inst|Add1~25 ;
wire \add_sub_inst|Add1~26_combout ;
wire \add_sub_inst|Add0~21 ;
wire \add_sub_inst|Add0~23 ;
wire \add_sub_inst|Add0~25 ;
wire \add_sub_inst|Add0~26_combout ;
wire \buswire_mux_inst|out[13]~26_combout ;
wire \buswire_mux_inst|out[13]~27_combout ;
wire \mux_inst|Selector14~2_combout ;
wire \mux_inst|Selector14~3_combout ;
wire \mux_inst|Selector14~4_combout ;
wire \mux_inst|Selector14~5_combout ;
wire \add_sub_inst|Add1~27 ;
wire \add_sub_inst|Add1~28_combout ;
wire \regA|data_out[14]~feeder_combout ;
wire \add_sub_inst|Add0~27 ;
wire \add_sub_inst|Add0~28_combout ;
wire \buswire_mux_inst|out[14]~28_combout ;
wire \buswire_mux_inst|out[14]~29_combout ;
wire \mux_inst|Selector15~1_combout ;
wire \mux_inst|Selector15~2_combout ;
wire \mux_inst|Selector15~3_combout ;
wire \mux_inst|Selector15~4_combout ;
wire \mux_inst|Selector15~5_combout ;
wire \buswire_mux_inst|out[15]~32_combout ;
wire \add_sub_inst|Add0~29 ;
wire \add_sub_inst|Add0~30_combout ;
wire \buswire_mux_inst|out[15]~33_combout ;
wire [8:0] \ir~combout ;
wire [15:0] \reg5|data_out ;
wire [15:0] \reg1|data_out ;
wire [15:0] \mux_inst|buswires ;
wire [15:0] \regA|data_out ;
wire [15:0] \reg4|data_out ;
wire [15:0] \reg6|data_out ;
wire [15:0] \reg0|data_out ;
wire [15:0] \reg3|data_out ;
wire [1:0] clock_counter;
wire [15:0] \reg2|data_out ;


// Location: LCCOMB_X43_Y32_N0
cycloneii_lcell_comb \add_sub_inst|Add0~0 (
// Equation(s):
// \add_sub_inst|Add0~0_combout  = (\buswire_mux_inst|out[0]~31_combout  & (\regA|data_out [0] $ (VCC))) # (!\buswire_mux_inst|out[0]~31_combout  & ((\regA|data_out [0]) # (GND)))
// \add_sub_inst|Add0~1  = CARRY((\regA|data_out [0]) # (!\buswire_mux_inst|out[0]~31_combout ))

	.dataa(\buswire_mux_inst|out[0]~31_combout ),
	.datab(\regA|data_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\add_sub_inst|Add0~0_combout ),
	.cout(\add_sub_inst|Add0~1 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~0 .lut_mask = 16'h66DD;
defparam \add_sub_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneii_lcell_comb \add_sub_inst|Add0~2 (
// Equation(s):
// \add_sub_inst|Add0~2_combout  = (\buswire_mux_inst|out[1]~3_combout  & ((\regA|data_out [1] & (!\add_sub_inst|Add0~1 )) # (!\regA|data_out [1] & ((\add_sub_inst|Add0~1 ) # (GND))))) # (!\buswire_mux_inst|out[1]~3_combout  & ((\regA|data_out [1] & 
// (\add_sub_inst|Add0~1  & VCC)) # (!\regA|data_out [1] & (!\add_sub_inst|Add0~1 ))))
// \add_sub_inst|Add0~3  = CARRY((\buswire_mux_inst|out[1]~3_combout  & ((!\add_sub_inst|Add0~1 ) # (!\regA|data_out [1]))) # (!\buswire_mux_inst|out[1]~3_combout  & (!\regA|data_out [1] & !\add_sub_inst|Add0~1 )))

	.dataa(\buswire_mux_inst|out[1]~3_combout ),
	.datab(\regA|data_out [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~1 ),
	.combout(\add_sub_inst|Add0~2_combout ),
	.cout(\add_sub_inst|Add0~3 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~2 .lut_mask = 16'h692B;
defparam \add_sub_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N4
cycloneii_lcell_comb \add_sub_inst|Add1~4 (
// Equation(s):
// \add_sub_inst|Add1~4_combout  = ((\buswire_mux_inst|out[2]~5_combout  $ (\regA|data_out [2] $ (!\add_sub_inst|Add1~3 )))) # (GND)
// \add_sub_inst|Add1~5  = CARRY((\buswire_mux_inst|out[2]~5_combout  & ((\regA|data_out [2]) # (!\add_sub_inst|Add1~3 ))) # (!\buswire_mux_inst|out[2]~5_combout  & (\regA|data_out [2] & !\add_sub_inst|Add1~3 )))

	.dataa(\buswire_mux_inst|out[2]~5_combout ),
	.datab(\regA|data_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~3 ),
	.combout(\add_sub_inst|Add1~4_combout ),
	.cout(\add_sub_inst|Add1~5 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~4 .lut_mask = 16'h698E;
defparam \add_sub_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneii_lcell_comb \add_sub_inst|Add0~6 (
// Equation(s):
// \add_sub_inst|Add0~6_combout  = (\regA|data_out [3] & ((\buswire_mux_inst|out[3]~7_combout  & (!\add_sub_inst|Add0~5 )) # (!\buswire_mux_inst|out[3]~7_combout  & (\add_sub_inst|Add0~5  & VCC)))) # (!\regA|data_out [3] & 
// ((\buswire_mux_inst|out[3]~7_combout  & ((\add_sub_inst|Add0~5 ) # (GND))) # (!\buswire_mux_inst|out[3]~7_combout  & (!\add_sub_inst|Add0~5 ))))
// \add_sub_inst|Add0~7  = CARRY((\regA|data_out [3] & (\buswire_mux_inst|out[3]~7_combout  & !\add_sub_inst|Add0~5 )) # (!\regA|data_out [3] & ((\buswire_mux_inst|out[3]~7_combout ) # (!\add_sub_inst|Add0~5 ))))

	.dataa(\regA|data_out [3]),
	.datab(\buswire_mux_inst|out[3]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~5 ),
	.combout(\add_sub_inst|Add0~6_combout ),
	.cout(\add_sub_inst|Add0~7 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~6 .lut_mask = 16'h694D;
defparam \add_sub_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
cycloneii_lcell_comb \add_sub_inst|Add1~8 (
// Equation(s):
// \add_sub_inst|Add1~8_combout  = ((\regA|data_out [4] $ (\buswire_mux_inst|out[4]~9_combout  $ (!\add_sub_inst|Add1~7 )))) # (GND)
// \add_sub_inst|Add1~9  = CARRY((\regA|data_out [4] & ((\buswire_mux_inst|out[4]~9_combout ) # (!\add_sub_inst|Add1~7 ))) # (!\regA|data_out [4] & (\buswire_mux_inst|out[4]~9_combout  & !\add_sub_inst|Add1~7 )))

	.dataa(\regA|data_out [4]),
	.datab(\buswire_mux_inst|out[4]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~7 ),
	.combout(\add_sub_inst|Add1~8_combout ),
	.cout(\add_sub_inst|Add1~9 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~8 .lut_mask = 16'h698E;
defparam \add_sub_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
cycloneii_lcell_comb \add_sub_inst|Add1~10 (
// Equation(s):
// \add_sub_inst|Add1~10_combout  = (\regA|data_out [5] & ((\buswire_mux_inst|out[5]~11_combout  & (\add_sub_inst|Add1~9  & VCC)) # (!\buswire_mux_inst|out[5]~11_combout  & (!\add_sub_inst|Add1~9 )))) # (!\regA|data_out [5] & 
// ((\buswire_mux_inst|out[5]~11_combout  & (!\add_sub_inst|Add1~9 )) # (!\buswire_mux_inst|out[5]~11_combout  & ((\add_sub_inst|Add1~9 ) # (GND)))))
// \add_sub_inst|Add1~11  = CARRY((\regA|data_out [5] & (!\buswire_mux_inst|out[5]~11_combout  & !\add_sub_inst|Add1~9 )) # (!\regA|data_out [5] & ((!\add_sub_inst|Add1~9 ) # (!\buswire_mux_inst|out[5]~11_combout ))))

	.dataa(\regA|data_out [5]),
	.datab(\buswire_mux_inst|out[5]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~9 ),
	.combout(\add_sub_inst|Add1~10_combout ),
	.cout(\add_sub_inst|Add1~11 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~10 .lut_mask = 16'h9617;
defparam \add_sub_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N14
cycloneii_lcell_comb \add_sub_inst|Add1~14 (
// Equation(s):
// \add_sub_inst|Add1~14_combout  = (\buswire_mux_inst|out[7]~15_combout  & ((\regA|data_out [7] & (\add_sub_inst|Add1~13  & VCC)) # (!\regA|data_out [7] & (!\add_sub_inst|Add1~13 )))) # (!\buswire_mux_inst|out[7]~15_combout  & ((\regA|data_out [7] & 
// (!\add_sub_inst|Add1~13 )) # (!\regA|data_out [7] & ((\add_sub_inst|Add1~13 ) # (GND)))))
// \add_sub_inst|Add1~15  = CARRY((\buswire_mux_inst|out[7]~15_combout  & (!\regA|data_out [7] & !\add_sub_inst|Add1~13 )) # (!\buswire_mux_inst|out[7]~15_combout  & ((!\add_sub_inst|Add1~13 ) # (!\regA|data_out [7]))))

	.dataa(\buswire_mux_inst|out[7]~15_combout ),
	.datab(\regA|data_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~13 ),
	.combout(\add_sub_inst|Add1~14_combout ),
	.cout(\add_sub_inst|Add1~15 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~14 .lut_mask = 16'h9617;
defparam \add_sub_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N18
cycloneii_lcell_comb \add_sub_inst|Add1~18 (
// Equation(s):
// \add_sub_inst|Add1~18_combout  = (\buswire_mux_inst|out[9]~19_combout  & ((\regA|data_out [9] & (\add_sub_inst|Add1~17  & VCC)) # (!\regA|data_out [9] & (!\add_sub_inst|Add1~17 )))) # (!\buswire_mux_inst|out[9]~19_combout  & ((\regA|data_out [9] & 
// (!\add_sub_inst|Add1~17 )) # (!\regA|data_out [9] & ((\add_sub_inst|Add1~17 ) # (GND)))))
// \add_sub_inst|Add1~19  = CARRY((\buswire_mux_inst|out[9]~19_combout  & (!\regA|data_out [9] & !\add_sub_inst|Add1~17 )) # (!\buswire_mux_inst|out[9]~19_combout  & ((!\add_sub_inst|Add1~17 ) # (!\regA|data_out [9]))))

	.dataa(\buswire_mux_inst|out[9]~19_combout ),
	.datab(\regA|data_out [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~17 ),
	.combout(\add_sub_inst|Add1~18_combout ),
	.cout(\add_sub_inst|Add1~19 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~18 .lut_mask = 16'h9617;
defparam \add_sub_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneii_lcell_comb \add_sub_inst|Add0~22 (
// Equation(s):
// \add_sub_inst|Add0~22_combout  = (\regA|data_out [11] & ((\buswire_mux_inst|out[11]~23_combout  & (!\add_sub_inst|Add0~21 )) # (!\buswire_mux_inst|out[11]~23_combout  & (\add_sub_inst|Add0~21  & VCC)))) # (!\regA|data_out [11] & 
// ((\buswire_mux_inst|out[11]~23_combout  & ((\add_sub_inst|Add0~21 ) # (GND))) # (!\buswire_mux_inst|out[11]~23_combout  & (!\add_sub_inst|Add0~21 ))))
// \add_sub_inst|Add0~23  = CARRY((\regA|data_out [11] & (\buswire_mux_inst|out[11]~23_combout  & !\add_sub_inst|Add0~21 )) # (!\regA|data_out [11] & ((\buswire_mux_inst|out[11]~23_combout ) # (!\add_sub_inst|Add0~21 ))))

	.dataa(\regA|data_out [11]),
	.datab(\buswire_mux_inst|out[11]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~21 ),
	.combout(\add_sub_inst|Add0~22_combout ),
	.cout(\add_sub_inst|Add0~23 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~22 .lut_mask = 16'h694D;
defparam \add_sub_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneii_lcell_comb \add_sub_inst|Add0~24 (
// Equation(s):
// \add_sub_inst|Add0~24_combout  = ((\buswire_mux_inst|out[12]~25_combout  $ (\regA|data_out [12] $ (\add_sub_inst|Add0~23 )))) # (GND)
// \add_sub_inst|Add0~25  = CARRY((\buswire_mux_inst|out[12]~25_combout  & (\regA|data_out [12] & !\add_sub_inst|Add0~23 )) # (!\buswire_mux_inst|out[12]~25_combout  & ((\regA|data_out [12]) # (!\add_sub_inst|Add0~23 ))))

	.dataa(\buswire_mux_inst|out[12]~25_combout ),
	.datab(\regA|data_out [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~23 ),
	.combout(\add_sub_inst|Add0~24_combout ),
	.cout(\add_sub_inst|Add0~25 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~24 .lut_mask = 16'h964D;
defparam \add_sub_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
cycloneii_lcell_comb \add_sub_inst|Add1~28 (
// Equation(s):
// \add_sub_inst|Add1~28_combout  = ((\regA|data_out [14] $ (\buswire_mux_inst|out[14]~29_combout  $ (!\add_sub_inst|Add1~27 )))) # (GND)
// \add_sub_inst|Add1~29  = CARRY((\regA|data_out [14] & ((\buswire_mux_inst|out[14]~29_combout ) # (!\add_sub_inst|Add1~27 ))) # (!\regA|data_out [14] & (\buswire_mux_inst|out[14]~29_combout  & !\add_sub_inst|Add1~27 )))

	.dataa(\regA|data_out [14]),
	.datab(\buswire_mux_inst|out[14]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~27 ),
	.combout(\add_sub_inst|Add1~28_combout ),
	.cout(\add_sub_inst|Add1~29 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~28 .lut_mask = 16'h698E;
defparam \add_sub_inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
cycloneii_lcell_comb \add_sub_inst|Add1~30 (
// Equation(s):
// \add_sub_inst|Add1~30_combout  = \buswire_mux_inst|out[15]~33_combout  $ (\add_sub_inst|Add1~29  $ (\regA|data_out [15]))

	.dataa(vcc),
	.datab(\buswire_mux_inst|out[15]~33_combout ),
	.datac(vcc),
	.datad(\regA|data_out [15]),
	.cin(\add_sub_inst|Add1~29 ),
	.combout(\add_sub_inst|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_inst|Add1~30 .lut_mask = 16'hC33C;
defparam \add_sub_inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneii_lcell_comb \ctrl|add_sub~0 (
// Equation(s):
// \ctrl|add_sub~0_combout  = (\ir~combout [6] & (\run~combout  & (!\ir~combout [8] & \ir~combout [7])))

	.dataa(\ir~combout [6]),
	.datab(\run~combout ),
	.datac(\ir~combout [8]),
	.datad(\ir~combout [7]),
	.cin(gnd),
	.combout(\ctrl|add_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|add_sub~0 .lut_mask = 16'h0800;
defparam \ctrl|add_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N31
cycloneii_lcell_ff \reg0|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[1]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [1]));

// Location: LCFF_X44_Y33_N7
cycloneii_lcell_ff \reg1|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [1]));

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \mux_inst|Selector0~0 (
// Equation(s):
// \mux_inst|Selector0~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [1])))) # (!\ctrl|r0_out~regout  & (\reg1|data_out [1] & (\ctrl|r1_out~regout )))

	.dataa(\reg1|data_out [1]),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg0|data_out [1]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~0 .lut_mask = 16'hF088;
defparam \mux_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N11
cycloneii_lcell_ff \reg5|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[1]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [1]));

// Location: LCCOMB_X46_Y33_N10
cycloneii_lcell_comb \mux_inst|Selector0~1 (
// Equation(s):
// \mux_inst|Selector0~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [1] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [1]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N21
cycloneii_lcell_ff \reg0|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [2]));

// Location: LCFF_X46_Y32_N21
cycloneii_lcell_ff \reg5|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [2]));

// Location: LCCOMB_X46_Y32_N20
cycloneii_lcell_comb \mux_inst|Selector2~1 (
// Equation(s):
// \mux_inst|Selector2~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [2] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [2]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N13
cycloneii_lcell_ff \reg2|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [2]));

// Location: LCCOMB_X47_Y32_N12
cycloneii_lcell_comb \mux_inst|Selector2~2 (
// Equation(s):
// \mux_inst|Selector2~2_combout  = (!\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [2] & \ctrl|r2_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [2]),
	.datad(\ctrl|r2_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~2 .lut_mask = 16'h1000;
defparam \mux_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N29
cycloneii_lcell_ff \reg3|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [2]));

// Location: LCFF_X47_Y32_N31
cycloneii_lcell_ff \reg2|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [3]));

// Location: LCCOMB_X47_Y32_N30
cycloneii_lcell_comb \mux_inst|Selector3~2 (
// Equation(s):
// \mux_inst|Selector3~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [3] & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [3]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N9
cycloneii_lcell_ff \reg4|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [3]));

// Location: LCCOMB_X47_Y32_N8
cycloneii_lcell_comb \mux_inst|Selector3~3 (
// Equation(s):
// \mux_inst|Selector3~3_combout  = (\mux_inst|Selector3~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [3])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [3]),
	.datad(\mux_inst|Selector3~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N31
cycloneii_lcell_ff \reg3|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [3]));

// Location: LCFF_X43_Y32_N9
cycloneii_lcell_ff \regA|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [4]));

// Location: LCFF_X48_Y34_N31
cycloneii_lcell_ff \reg1|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [4]));

// Location: LCFF_X47_Y32_N27
cycloneii_lcell_ff \reg2|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [4]));

// Location: LCCOMB_X47_Y32_N26
cycloneii_lcell_comb \mux_inst|Selector4~2 (
// Equation(s):
// \mux_inst|Selector4~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [4] & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [4]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N21
cycloneii_lcell_ff \reg4|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [4]));

// Location: LCCOMB_X47_Y32_N20
cycloneii_lcell_comb \mux_inst|Selector4~3 (
// Equation(s):
// \mux_inst|Selector4~3_combout  = (\mux_inst|Selector4~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [4])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [4]),
	.datad(\mux_inst|Selector4~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N11
cycloneii_lcell_ff \regA|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[5]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [5]));

// Location: LCFF_X45_Y34_N19
cycloneii_lcell_ff \reg0|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[5]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [5]));

// Location: LCFF_X45_Y34_N5
cycloneii_lcell_ff \reg1|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[5]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [5]));

// Location: LCCOMB_X45_Y34_N18
cycloneii_lcell_comb \mux_inst|Selector5~0 (
// Equation(s):
// \mux_inst|Selector5~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [5])))) # (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & (\reg1|data_out [5])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\reg1|data_out [5]),
	.datac(\reg0|data_out [5]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~0 .lut_mask = 16'hF088;
defparam \mux_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N7
cycloneii_lcell_ff \reg5|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[5]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [5]));

// Location: LCCOMB_X46_Y32_N6
cycloneii_lcell_comb \mux_inst|Selector5~1 (
// Equation(s):
// \mux_inst|Selector5~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [5] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [5]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N13
cycloneii_lcell_ff \regA|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[6]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [6]));

// Location: LCFF_X46_Y32_N25
cycloneii_lcell_ff \reg5|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[6]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [6]));

// Location: LCCOMB_X46_Y32_N24
cycloneii_lcell_comb \mux_inst|Selector6~1 (
// Equation(s):
// \mux_inst|Selector6~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [6] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [6]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N7
cycloneii_lcell_ff \reg4|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[6]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [6]));

// Location: LCFF_X44_Y34_N25
cycloneii_lcell_ff \reg3|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[6]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [6]));

// Location: LCFF_X45_Y33_N21
cycloneii_lcell_ff \reg1|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [7]));

// Location: LCFF_X47_Y34_N25
cycloneii_lcell_ff \reg0|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[8]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [8]));

// Location: LCFF_X45_Y34_N13
cycloneii_lcell_ff \reg1|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[8]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [8]));

// Location: LCCOMB_X47_Y34_N24
cycloneii_lcell_comb \mux_inst|Selector8~0 (
// Equation(s):
// \mux_inst|Selector8~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [8])))) # (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & ((\reg1|data_out [8]))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg0|data_out [8]),
	.datad(\reg1|data_out [8]),
	.cin(gnd),
	.combout(\mux_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~0 .lut_mask = 16'hE4A0;
defparam \mux_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N19
cycloneii_lcell_ff \reg0|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\buswire_mux_inst|out[9]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [9]));

// Location: LCFF_X45_Y33_N19
cycloneii_lcell_ff \reg1|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [9]));

// Location: LCCOMB_X46_Y33_N6
cycloneii_lcell_comb \mux_inst|Selector9~0 (
// Equation(s):
// \mux_inst|Selector9~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [9])))) # (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & (\reg1|data_out [9])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\reg1|data_out [9]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [9]),
	.cin(gnd),
	.combout(\mux_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~0 .lut_mask = 16'hF808;
defparam \mux_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N5
cycloneii_lcell_ff \reg5|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[9]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [9]));

// Location: LCCOMB_X46_Y32_N4
cycloneii_lcell_comb \mux_inst|Selector9~1 (
// Equation(s):
// \mux_inst|Selector9~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [9] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [9]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N5
cycloneii_lcell_ff \reg0|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [10]));

// Location: LCFF_X48_Y34_N23
cycloneii_lcell_ff \reg1|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [10]));

// Location: LCCOMB_X47_Y34_N16
cycloneii_lcell_comb \mux_inst|Selector10~0 (
// Equation(s):
// \mux_inst|Selector10~0_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [10])) # (!\ctrl|r0_out~regout  & (((\ctrl|r1_out~regout  & \reg1|data_out [10]))))

	.dataa(\reg0|data_out [10]),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg1|data_out [10]),
	.cin(gnd),
	.combout(\mux_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~0 .lut_mask = 16'hACA0;
defparam \mux_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N13
cycloneii_lcell_ff \reg0|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[11]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [11]));

// Location: LCFF_X45_Y34_N29
cycloneii_lcell_ff \reg1|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [11]));

// Location: LCCOMB_X47_Y34_N12
cycloneii_lcell_comb \mux_inst|Selector11~0 (
// Equation(s):
// \mux_inst|Selector11~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [11])))) # (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & ((\reg1|data_out [11]))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg0|data_out [11]),
	.datad(\reg1|data_out [11]),
	.cin(gnd),
	.combout(\mux_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~0 .lut_mask = 16'hE4A0;
defparam \mux_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N23
cycloneii_lcell_ff \reg5|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[11]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [11]));

// Location: LCFF_X45_Y34_N7
cycloneii_lcell_ff \reg1|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[12]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [12]));

// Location: LCFF_X46_Y32_N23
cycloneii_lcell_ff \reg5|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[12]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [12]));

// Location: LCCOMB_X46_Y32_N22
cycloneii_lcell_comb \mux_inst|Selector12~1 (
// Equation(s):
// \mux_inst|Selector12~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [12] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [12]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N1
cycloneii_lcell_ff \reg0|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[13]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [13]));

// Location: LCFF_X48_Y34_N3
cycloneii_lcell_ff \reg1|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[13]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [13]));

// Location: LCCOMB_X48_Y34_N2
cycloneii_lcell_comb \mux_inst|Selector13~0 (
// Equation(s):
// \mux_inst|Selector13~0_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [13])) # (!\ctrl|r0_out~regout  & (((\ctrl|r1_out~regout  & \reg1|data_out [13]))))

	.dataa(\reg0|data_out [13]),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg1|data_out [13]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~0 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N25
cycloneii_lcell_ff \reg2|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[13]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [13]));

// Location: LCCOMB_X47_Y32_N24
cycloneii_lcell_comb \mux_inst|Selector13~2 (
// Equation(s):
// \mux_inst|Selector13~2_combout  = (!\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [13] & \ctrl|r2_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [13]),
	.datad(\ctrl|r2_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~2 .lut_mask = 16'h1000;
defparam \mux_inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N15
cycloneii_lcell_ff \reg4|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[13]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [13]));

// Location: LCCOMB_X47_Y32_N14
cycloneii_lcell_comb \mux_inst|Selector13~3 (
// Equation(s):
// \mux_inst|Selector13~3_combout  = (\mux_inst|Selector13~2_combout ) # ((\ctrl|r4_out~regout  & (\reg4|data_out [13] & \mux_inst|always0~0_combout )))

	.dataa(\mux_inst|Selector13~2_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [13]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~3 .lut_mask = 16'hEAAA;
defparam \mux_inst|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N9
cycloneii_lcell_ff \reg0|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[14]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [14]));

// Location: LCFF_X45_Y34_N27
cycloneii_lcell_ff \reg1|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[14]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [14]));

// Location: LCCOMB_X45_Y34_N26
cycloneii_lcell_comb \mux_inst|Selector14~0 (
// Equation(s):
// \mux_inst|Selector14~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [14])))) # (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & ((\reg1|data_out [14]))))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\reg0|data_out [14]),
	.datac(\reg1|data_out [14]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~0 .lut_mask = 16'hCCA0;
defparam \mux_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N17
cycloneii_lcell_ff \reg5|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[14]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [14]));

// Location: LCCOMB_X46_Y32_N16
cycloneii_lcell_comb \mux_inst|Selector14~1 (
// Equation(s):
// \mux_inst|Selector14~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [14] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [14]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneii_lcell_comb \ctrl|Selector19~0 (
// Equation(s):
// \ctrl|Selector19~0_combout  = (\ir~combout [3] & (\ctrl|Selector20~0_combout  & (!\ir~combout [4] & !\ir~combout [5])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector20~0_combout ),
	.datac(\ir~combout [4]),
	.datad(\ir~combout [5]),
	.cin(gnd),
	.combout(\ctrl|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~0 .lut_mask = 16'h0008;
defparam \ctrl|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneii_lcell_comb \ctrl|Selector17~1 (
// Equation(s):
// \ctrl|Selector17~1_combout  = (\ir~combout [3] & (\ctrl|Selector20~0_combout  & (\ir~combout [4] & !\ir~combout [5])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector20~0_combout ),
	.datac(\ir~combout [4]),
	.datad(\ir~combout [5]),
	.cin(gnd),
	.combout(\ctrl|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector17~1 .lut_mask = 16'h0080;
defparam \ctrl|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneii_lcell_comb \ctrl|Selector16~0 (
// Equation(s):
// \ctrl|Selector16~0_combout  = (!\ir~combout [3] & (\ctrl|Selector20~0_combout  & (!\ir~combout [4] & \ir~combout [5])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector20~0_combout ),
	.datac(\ir~combout [4]),
	.datad(\ir~combout [5]),
	.cin(gnd),
	.combout(\ctrl|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector16~0 .lut_mask = 16'h0400;
defparam \ctrl|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneii_lcell_comb \ctrl|Selector14~1 (
// Equation(s):
// \ctrl|Selector14~1_combout  = (\ir~combout [2] & \ir~combout [1])

	.dataa(\ir~combout [2]),
	.datab(vcc),
	.datac(\ir~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector14~1 .lut_mask = 16'hA0A0;
defparam \ctrl|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N1
cycloneii_lcell_ff \reg0|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [15]));

// Location: LCFF_X45_Y34_N23
cycloneii_lcell_ff \reg1|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\buswire_mux_inst|out[15]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [15]));

// Location: LCCOMB_X46_Y34_N24
cycloneii_lcell_comb \mux_inst|Selector15~0 (
// Equation(s):
// \mux_inst|Selector15~0_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [15])) # (!\ctrl|r0_out~regout  & (((\reg1|data_out [15] & \ctrl|r1_out~regout ))))

	.dataa(\reg0|data_out [15]),
	.datab(\reg1|data_out [15]),
	.datac(\ctrl|r1_out~regout ),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~0 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[6]));
// synopsys translate_off
defparam \ir[6]~I .input_async_reset = "none";
defparam \ir[6]~I .input_power_up = "low";
defparam \ir[6]~I .input_register_mode = "none";
defparam \ir[6]~I .input_sync_reset = "none";
defparam \ir[6]~I .oe_async_reset = "none";
defparam \ir[6]~I .oe_power_up = "low";
defparam \ir[6]~I .oe_register_mode = "none";
defparam \ir[6]~I .oe_sync_reset = "none";
defparam \ir[6]~I .operation_mode = "input";
defparam \ir[6]~I .output_async_reset = "none";
defparam \ir[6]~I .output_power_up = "low";
defparam \ir[6]~I .output_register_mode = "none";
defparam \ir[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[3]));
// synopsys translate_off
defparam \ir[3]~I .input_async_reset = "none";
defparam \ir[3]~I .input_power_up = "low";
defparam \ir[3]~I .input_register_mode = "none";
defparam \ir[3]~I .input_sync_reset = "none";
defparam \ir[3]~I .oe_async_reset = "none";
defparam \ir[3]~I .oe_power_up = "low";
defparam \ir[3]~I .oe_register_mode = "none";
defparam \ir[3]~I .oe_sync_reset = "none";
defparam \ir[3]~I .operation_mode = "input";
defparam \ir[3]~I .output_async_reset = "none";
defparam \ir[3]~I .output_power_up = "low";
defparam \ir[3]~I .output_register_mode = "none";
defparam \ir[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
cycloneii_lcell_comb \reg1|data_out[1]~feeder (
// Equation(s):
// \reg1|data_out[1]~feeder_combout  = \buswire_mux_inst|out[1]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[1]~3_combout ),
	.cin(gnd),
	.combout(\reg1|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneii_lcell_comb \reg3|data_out[3]~feeder (
// Equation(s):
// \reg3|data_out[3]~feeder_combout  = \buswire_mux_inst|out[3]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[3]~7_combout ),
	.cin(gnd),
	.combout(\reg3|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneii_lcell_comb \reg1|data_out[7]~feeder (
// Equation(s):
// \reg1|data_out[7]~feeder_combout  = \buswire_mux_inst|out[7]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[7]~15_combout ),
	.cin(gnd),
	.combout(\reg1|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneii_lcell_comb \reg1|data_out[9]~feeder (
// Equation(s):
// \reg1|data_out[9]~feeder_combout  = \buswire_mux_inst|out[9]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[9]~19_combout ),
	.cin(gnd),
	.combout(\reg1|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneii_lcell_comb \reg0|data_out[10]~feeder (
// Equation(s):
// \reg0|data_out[10]~feeder_combout  = \buswire_mux_inst|out[10]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[10]~21_combout ),
	.cin(gnd),
	.combout(\reg0|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneii_lcell_comb \reg1|data_out[10]~feeder (
// Equation(s):
// \reg1|data_out[10]~feeder_combout  = \buswire_mux_inst|out[10]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[10]~21_combout ),
	.cin(gnd),
	.combout(\reg1|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneii_lcell_comb \reg1|data_out[11]~feeder (
// Equation(s):
// \reg1|data_out[11]~feeder_combout  = \buswire_mux_inst|out[11]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[11]~23_combout ),
	.cin(gnd),
	.combout(\reg1|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneii_lcell_comb \reg0|data_out[15]~feeder (
// Equation(s):
// \reg0|data_out[15]~feeder_combout  = \buswire_mux_inst|out[15]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[15]~33_combout ),
	.cin(gnd),
	.combout(\reg0|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
cycloneii_lcell_comb \add_sub_inst|Add1~0 (
// Equation(s):
// \add_sub_inst|Add1~0_combout  = (\regA|data_out [0] & (\buswire_mux_inst|out[0]~31_combout  $ (VCC))) # (!\regA|data_out [0] & (\buswire_mux_inst|out[0]~31_combout  & VCC))
// \add_sub_inst|Add1~1  = CARRY((\regA|data_out [0] & \buswire_mux_inst|out[0]~31_combout ))

	.dataa(\regA|data_out [0]),
	.datab(\buswire_mux_inst|out[0]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\add_sub_inst|Add1~0_combout ),
	.cout(\add_sub_inst|Add1~1 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~0 .lut_mask = 16'h6688;
defparam \add_sub_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "input";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(run));
// synopsys translate_off
defparam \run~I .input_async_reset = "none";
defparam \run~I .input_power_up = "low";
defparam \run~I .input_register_mode = "none";
defparam \run~I .input_sync_reset = "none";
defparam \run~I .oe_async_reset = "none";
defparam \run~I .oe_power_up = "low";
defparam \run~I .oe_register_mode = "none";
defparam \run~I .oe_sync_reset = "none";
defparam \run~I .operation_mode = "input";
defparam \run~I .output_async_reset = "none";
defparam \run~I .output_power_up = "low";
defparam \run~I .output_register_mode = "none";
defparam \run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneii_lcell_comb \ctrl|Selector31~0 (
// Equation(s):
// \ctrl|Selector31~0_combout  = (\ctrl|Tstate.T1~regout  & ((\ctrl|done~regout  $ (\run~combout )))) # (!\ctrl|Tstate.T1~regout  & (\ctrl|Tstate.T2~regout  & ((!\run~combout ))))

	.dataa(\ctrl|Tstate.T1~regout ),
	.datab(\ctrl|Tstate.T2~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~0 .lut_mask = 16'h0AE4;
defparam \ctrl|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneii_lcell_comb \ctrl|Selector31~1 (
// Equation(s):
// \ctrl|Selector31~1_combout  = (!\resetn~combout  & (!\ctrl|done~regout  & \ctrl|Selector31~0_combout ))

	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Selector31~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~1 .lut_mask = 16'h0300;
defparam \ctrl|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N31
cycloneii_lcell_ff \ctrl|Tstate.T2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T2~regout ));

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[7]));
// synopsys translate_off
defparam \ir[7]~I .input_async_reset = "none";
defparam \ir[7]~I .input_power_up = "low";
defparam \ir[7]~I .input_register_mode = "none";
defparam \ir[7]~I .input_sync_reset = "none";
defparam \ir[7]~I .oe_async_reset = "none";
defparam \ir[7]~I .oe_power_up = "low";
defparam \ir[7]~I .oe_register_mode = "none";
defparam \ir[7]~I .oe_sync_reset = "none";
defparam \ir[7]~I .operation_mode = "input";
defparam \ir[7]~I .output_async_reset = "none";
defparam \ir[7]~I .output_power_up = "low";
defparam \ir[7]~I .output_register_mode = "none";
defparam \ir[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneii_lcell_comb \ctrl|Selector28~0 (
// Equation(s):
// \ctrl|Selector28~0_combout  = (\ctrl|done~regout  & (((!\ir~combout [7])))) # (!\ctrl|done~regout  & ((\ir~combout [7] & ((\ctrl|Tstate.T2~regout ))) # (!\ir~combout [7] & (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|Tstate.000~regout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.T2~regout ),
	.datad(\ir~combout [7]),
	.cin(gnd),
	.combout(\ctrl|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~0 .lut_mask = 16'h30DD;
defparam \ctrl|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneii_lcell_comb \ctrl|Selector28~1 (
// Equation(s):
// \ctrl|Selector28~1_combout  = (!\ir~combout [8] & (\ctrl|Selector28~0_combout  & \run~combout ))

	.dataa(\ir~combout [8]),
	.datab(\ctrl|Selector28~0_combout ),
	.datac(vcc),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~1 .lut_mask = 16'h4400;
defparam \ctrl|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N1
cycloneii_lcell_ff \ctrl|done (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector28~1_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\resetn~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|done~regout ));

// Location: LCCOMB_X47_Y35_N0
cycloneii_lcell_comb \ctrl|Selector30~0 (
// Equation(s):
// \ctrl|Selector30~0_combout  = (\ctrl|done~regout  & (((\run~combout )))) # (!\ctrl|done~regout  & ((\run~combout  & (!\ctrl|Tstate.000~regout )) # (!\run~combout  & ((\ctrl|Tstate.T1~regout )))))

	.dataa(\ctrl|Tstate.000~regout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.T1~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector30~0 .lut_mask = 16'hDD30;
defparam \ctrl|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N1
cycloneii_lcell_ff \ctrl|Tstate.T1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T1~regout ));

// Location: LCCOMB_X48_Y35_N8
cycloneii_lcell_comb \ctrl|add_sub~1 (
// Equation(s):
// \ctrl|add_sub~1_combout  = (\ctrl|add_sub~0_combout  & (\ctrl|Tstate.T1~regout  & !\ctrl|done~regout ))

	.dataa(\ctrl|add_sub~0_combout ),
	.datab(vcc),
	.datac(\ctrl|Tstate.T1~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|add_sub~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|add_sub~1 .lut_mask = 16'h00A0;
defparam \ctrl|add_sub~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N15
cycloneii_lcell_ff \ctrl|add_sub (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|add_sub~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|add_sub~regout ));

// Location: LCCOMB_X48_Y33_N2
cycloneii_lcell_comb \clock_counter~1 (
// Equation(s):
// \clock_counter~1_combout  = (!clock_counter[0] & !\ctrl|done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(clock_counter[0]),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\clock_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_counter~1 .lut_mask = 16'h000F;
defparam \clock_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X48_Y33_N3
cycloneii_lcell_ff \clock_counter[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_counter~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clock_counter[0]));

// Location: LCCOMB_X48_Y33_N0
cycloneii_lcell_comb \clock_counter~0 (
// Equation(s):
// \clock_counter~0_combout  = (!\ctrl|done~regout  & (clock_counter[0] $ (clock_counter[1])))

	.dataa(vcc),
	.datab(clock_counter[0]),
	.datac(clock_counter[1]),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\clock_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_counter~0 .lut_mask = 16'h003C;
defparam \clock_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N1
cycloneii_lcell_ff \clock_counter[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_counter~0_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clock_counter[1]));

// Location: LCCOMB_X48_Y33_N20
cycloneii_lcell_comb \buswire_mux_inst|out[0]~30 (
// Equation(s):
// \buswire_mux_inst|out[0]~30_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & (\add_sub_inst|Add0~0_combout )) # (!\ctrl|add_sub~regout  & ((\add_sub_inst|Add1~0_combout )))))

	.dataa(\add_sub_inst|Add0~0_combout ),
	.datab(\add_sub_inst|Add1~0_combout ),
	.datac(\ctrl|add_sub~regout ),
	.datad(clock_counter[1]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[0]~30 .lut_mask = 16'hAC00;
defparam \buswire_mux_inst|out[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneii_lcell_comb \ctrl|Tstate~9 (
// Equation(s):
// \ctrl|Tstate~9_combout  = (\ctrl|Tstate.T2~regout  & !\ctrl|done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|Tstate.T2~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~9 .lut_mask = 16'h00F0;
defparam \ctrl|Tstate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneii_lcell_comb \ctrl|Tstate~10 (
// Equation(s):
// \ctrl|Tstate~10_combout  = (\ctrl|Tstate.000~regout  & !\ctrl|done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|Tstate.000~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~10 .lut_mask = 16'h00F0;
defparam \ctrl|Tstate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneii_lcell_comb \ctrl|Selector29~0 (
// Equation(s):
// \ctrl|Selector29~0_combout  = (!\resetn~combout  & ((\run~combout  & (!\ctrl|Tstate~9_combout )) # (!\run~combout  & ((\ctrl|Tstate~9_combout ) # (\ctrl|Tstate~10_combout )))))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate~9_combout ),
	.datac(\resetn~combout ),
	.datad(\ctrl|Tstate~10_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector29~0 .lut_mask = 16'h0706;
defparam \ctrl|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N25
cycloneii_lcell_ff \ctrl|Tstate.000 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.000~regout ));

// Location: LCCOMB_X48_Y35_N20
cycloneii_lcell_comb \ctrl|Selector20~0 (
// Equation(s):
// \ctrl|Selector20~0_combout  = (!\ir~combout [8] & (\ir~combout [7] & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ir~combout [8]),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.000~regout ),
	.datad(\ir~combout [7]),
	.cin(gnd),
	.combout(\ctrl|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~0 .lut_mask = 16'h4500;
defparam \ctrl|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[4]));
// synopsys translate_off
defparam \ir[4]~I .input_async_reset = "none";
defparam \ir[4]~I .input_power_up = "low";
defparam \ir[4]~I .input_register_mode = "none";
defparam \ir[4]~I .input_sync_reset = "none";
defparam \ir[4]~I .oe_async_reset = "none";
defparam \ir[4]~I .oe_power_up = "low";
defparam \ir[4]~I .oe_register_mode = "none";
defparam \ir[4]~I .oe_sync_reset = "none";
defparam \ir[4]~I .operation_mode = "input";
defparam \ir[4]~I .output_async_reset = "none";
defparam \ir[4]~I .output_power_up = "low";
defparam \ir[4]~I .output_register_mode = "none";
defparam \ir[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[5]));
// synopsys translate_off
defparam \ir[5]~I .input_async_reset = "none";
defparam \ir[5]~I .input_power_up = "low";
defparam \ir[5]~I .input_register_mode = "none";
defparam \ir[5]~I .input_sync_reset = "none";
defparam \ir[5]~I .oe_async_reset = "none";
defparam \ir[5]~I .oe_power_up = "low";
defparam \ir[5]~I .oe_register_mode = "none";
defparam \ir[5]~I .oe_sync_reset = "none";
defparam \ir[5]~I .operation_mode = "input";
defparam \ir[5]~I .output_async_reset = "none";
defparam \ir[5]~I .output_power_up = "low";
defparam \ir[5]~I .output_register_mode = "none";
defparam \ir[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneii_lcell_comb \ctrl|Selector15~0 (
// Equation(s):
// \ctrl|Selector15~0_combout  = (\ir~combout [3] & (\ctrl|Selector20~0_combout  & (!\ir~combout [4] & \ir~combout [5])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector20~0_combout ),
	.datac(\ir~combout [4]),
	.datad(\ir~combout [5]),
	.cin(gnd),
	.combout(\ctrl|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~0 .lut_mask = 16'h0800;
defparam \ctrl|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[2]));
// synopsys translate_off
defparam \ir[2]~I .input_async_reset = "none";
defparam \ir[2]~I .input_power_up = "low";
defparam \ir[2]~I .input_register_mode = "none";
defparam \ir[2]~I .input_sync_reset = "none";
defparam \ir[2]~I .oe_async_reset = "none";
defparam \ir[2]~I .oe_power_up = "low";
defparam \ir[2]~I .oe_register_mode = "none";
defparam \ir[2]~I .oe_sync_reset = "none";
defparam \ir[2]~I .operation_mode = "input";
defparam \ir[2]~I .output_async_reset = "none";
defparam \ir[2]~I .output_power_up = "low";
defparam \ir[2]~I .output_register_mode = "none";
defparam \ir[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneii_lcell_comb \ctrl|Selector15~1 (
// Equation(s):
// \ctrl|Selector15~1_combout  = (\run~combout  & ((\ctrl|Selector15~0_combout ) # ((\ctrl|Selector19~1_combout  & \ir~combout [2]))))

	.dataa(\ctrl|Selector19~1_combout ),
	.datab(\run~combout ),
	.datac(\ctrl|Selector15~0_combout ),
	.datad(\ir~combout [2]),
	.cin(gnd),
	.combout(\ctrl|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~1 .lut_mask = 16'hC8C0;
defparam \ctrl|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N13
cycloneii_lcell_ff \ctrl|r5_out (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\ctrl|Selector15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r5_out~regout ));

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[8]));
// synopsys translate_off
defparam \ir[8]~I .input_async_reset = "none";
defparam \ir[8]~I .input_power_up = "low";
defparam \ir[8]~I .input_register_mode = "none";
defparam \ir[8]~I .input_sync_reset = "none";
defparam \ir[8]~I .oe_async_reset = "none";
defparam \ir[8]~I .oe_power_up = "low";
defparam \ir[8]~I .oe_register_mode = "none";
defparam \ir[8]~I .oe_sync_reset = "none";
defparam \ir[8]~I .operation_mode = "input";
defparam \ir[8]~I .output_async_reset = "none";
defparam \ir[8]~I .output_power_up = "low";
defparam \ir[8]~I .output_register_mode = "none";
defparam \ir[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneii_lcell_comb \ctrl|g_out~0 (
// Equation(s):
// \ctrl|g_out~0_combout  = (\ir~combout [7] & (\ctrl|Tstate~9_combout  & (!\ir~combout [8] & \run~combout )))

	.dataa(\ir~combout [7]),
	.datab(\ctrl|Tstate~9_combout ),
	.datac(\ir~combout [8]),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|g_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_out~0 .lut_mask = 16'h0800;
defparam \ctrl|g_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N9
cycloneii_lcell_ff \ctrl|g_out (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|g_out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|g_out~regout ));

// Location: LCCOMB_X46_Y35_N26
cycloneii_lcell_comb \ctrl|Selector14~0 (
// Equation(s):
// \ctrl|Selector14~0_combout  = (!\ir~combout [3] & (\ctrl|Selector20~0_combout  & (\ir~combout [4] & \ir~combout [5])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector20~0_combout ),
	.datac(\ir~combout [4]),
	.datad(\ir~combout [5]),
	.cin(gnd),
	.combout(\ctrl|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector14~0 .lut_mask = 16'h4000;
defparam \ctrl|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneii_lcell_comb \ctrl|Selector20~1 (
// Equation(s):
// \ctrl|Selector20~1_combout  = (!\ir~combout [8] & (!\ctrl|done~regout  & (\ctrl|Tstate.T1~regout  & \ir~combout [7])))

	.dataa(\ir~combout [8]),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.T1~regout ),
	.datad(\ir~combout [7]),
	.cin(gnd),
	.combout(\ctrl|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~1 .lut_mask = 16'h1000;
defparam \ctrl|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneii_lcell_comb \ctrl|Selector20~2 (
// Equation(s):
// \ctrl|Selector20~2_combout  = (!\ir~combout [8] & (!\ir~combout [7] & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ir~combout [8]),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.000~regout ),
	.datad(\ir~combout [7]),
	.cin(gnd),
	.combout(\ctrl|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~2 .lut_mask = 16'h0045;
defparam \ctrl|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[0]));
// synopsys translate_off
defparam \ir[0]~I .input_async_reset = "none";
defparam \ir[0]~I .input_power_up = "low";
defparam \ir[0]~I .input_register_mode = "none";
defparam \ir[0]~I .input_sync_reset = "none";
defparam \ir[0]~I .oe_async_reset = "none";
defparam \ir[0]~I .oe_power_up = "low";
defparam \ir[0]~I .oe_register_mode = "none";
defparam \ir[0]~I .oe_sync_reset = "none";
defparam \ir[0]~I .operation_mode = "input";
defparam \ir[0]~I .output_async_reset = "none";
defparam \ir[0]~I .output_power_up = "low";
defparam \ir[0]~I .output_register_mode = "none";
defparam \ir[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneii_lcell_comb \ctrl|Selector20~4 (
// Equation(s):
// \ctrl|Selector20~4_combout  = (!\ir~combout [0] & ((\ctrl|Selector20~1_combout ) # ((!\ir~combout [6] & \ctrl|Selector20~2_combout ))))

	.dataa(\ir~combout [6]),
	.datab(\ctrl|Selector20~1_combout ),
	.datac(\ctrl|Selector20~2_combout ),
	.datad(\ir~combout [0]),
	.cin(gnd),
	.combout(\ctrl|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~4 .lut_mask = 16'h00DC;
defparam \ctrl|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneii_lcell_comb \ctrl|Selector14~2 (
// Equation(s):
// \ctrl|Selector14~2_combout  = (\run~combout  & ((\ctrl|Selector14~0_combout ) # ((\ctrl|Selector14~1_combout  & \ctrl|Selector20~4_combout ))))

	.dataa(\ctrl|Selector14~1_combout ),
	.datab(\ctrl|Selector14~0_combout ),
	.datac(\ctrl|Selector20~4_combout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector14~2 .lut_mask = 16'hEC00;
defparam \ctrl|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N7
cycloneii_lcell_ff \ctrl|r6_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector14~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r6_out~regout ));

// Location: LCCOMB_X46_Y35_N8
cycloneii_lcell_comb \mux_inst|always0~3 (
// Equation(s):
// \mux_inst|always0~3_combout  = (\ctrl|g_out~regout ) # (\ctrl|r6_out~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|g_out~regout ),
	.datad(\ctrl|r6_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~3 .lut_mask = 16'hFFF0;
defparam \mux_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[1]));
// synopsys translate_off
defparam \ir[1]~I .input_async_reset = "none";
defparam \ir[1]~I .input_power_up = "low";
defparam \ir[1]~I .input_register_mode = "none";
defparam \ir[1]~I .input_sync_reset = "none";
defparam \ir[1]~I .oe_async_reset = "none";
defparam \ir[1]~I .oe_power_up = "low";
defparam \ir[1]~I .oe_register_mode = "none";
defparam \ir[1]~I .oe_sync_reset = "none";
defparam \ir[1]~I .operation_mode = "input";
defparam \ir[1]~I .output_async_reset = "none";
defparam \ir[1]~I .output_power_up = "low";
defparam \ir[1]~I .output_register_mode = "none";
defparam \ir[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneii_lcell_comb \ctrl|Selector20~5 (
// Equation(s):
// \ctrl|Selector20~5_combout  = (\ctrl|Selector20~4_combout  & !\ir~combout [1])

	.dataa(\ctrl|Selector20~4_combout ),
	.datab(vcc),
	.datac(\ir~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~5 .lut_mask = 16'h0A0A;
defparam \ctrl|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneii_lcell_comb \ctrl|Selector16~1 (
// Equation(s):
// \ctrl|Selector16~1_combout  = (\run~combout  & ((\ctrl|Selector16~0_combout ) # ((\ir~combout [2] & \ctrl|Selector20~5_combout ))))

	.dataa(\ctrl|Selector16~0_combout ),
	.datab(\ir~combout [2]),
	.datac(\ctrl|Selector20~5_combout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector16~1 .lut_mask = 16'hEA00;
defparam \ctrl|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N27
cycloneii_lcell_ff \ctrl|r4_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r4_out~regout ));

// Location: LCCOMB_X46_Y35_N18
cycloneii_lcell_comb \mux_inst|always0~4 (
// Equation(s):
// \mux_inst|always0~4_combout  = ((\ctrl|r5_out~regout ) # ((\mux_inst|always0~3_combout ) # (\ctrl|r4_out~regout ))) # (!\mux_inst|always0~0_combout )

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r5_out~regout ),
	.datac(\mux_inst|always0~3_combout ),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~4 .lut_mask = 16'hFFFD;
defparam \mux_inst|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \mux_inst|always0~4clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\mux_inst|always0~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux_inst|always0~4clkctrl_outclk ));
// synopsys translate_off
defparam \mux_inst|always0~4clkctrl .clock_type = "global clock";
defparam \mux_inst|always0~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneii_lcell_comb \ctrl|Selector22~0 (
// Equation(s):
// \ctrl|Selector22~0_combout  = (\ctrl|g_out~0_combout ) # ((\ctrl|Selector20~2_combout  & \run~combout ))

	.dataa(\ctrl|g_out~0_combout ),
	.datab(vcc),
	.datac(\ctrl|Selector20~2_combout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector22~0 .lut_mask = 16'hFAAA;
defparam \ctrl|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \ctrl|Selector26~0 (
// Equation(s):
// \ctrl|Selector26~0_combout  = (\ir~combout [3] & (\ctrl|Selector22~0_combout  & (!\ir~combout [5] & !\ir~combout [4])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector22~0_combout ),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector26~0 .lut_mask = 16'h0008;
defparam \ctrl|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N27
cycloneii_lcell_ff \ctrl|r1_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_in~regout ));

// Location: LCFF_X45_Y33_N5
cycloneii_lcell_ff \reg1|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [0]));

// Location: LCCOMB_X48_Y33_N24
cycloneii_lcell_comb \ctrl|Selector27~0 (
// Equation(s):
// \ctrl|Selector27~0_combout  = (!\ir~combout [3] & (\ctrl|Selector22~0_combout  & (!\ir~combout [5] & !\ir~combout [4])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector22~0_combout ),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~0 .lut_mask = 16'h0004;
defparam \ctrl|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N25
cycloneii_lcell_ff \ctrl|r0_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_in~regout ));

// Location: LCFF_X47_Y33_N3
cycloneii_lcell_ff \reg0|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [0]));

// Location: LCCOMB_X48_Y35_N10
cycloneii_lcell_comb \ctrl|Selector17~0 (
// Equation(s):
// \ctrl|Selector17~0_combout  = (\ir~combout [0] & ((\ctrl|Selector20~1_combout ) # ((!\ir~combout [6] & \ctrl|Selector20~2_combout ))))

	.dataa(\ir~combout [6]),
	.datab(\ctrl|Selector20~1_combout ),
	.datac(\ctrl|Selector20~2_combout ),
	.datad(\ir~combout [0]),
	.cin(gnd),
	.combout(\ctrl|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector17~0 .lut_mask = 16'hDC00;
defparam \ctrl|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneii_lcell_comb \ctrl|Selector19~1 (
// Equation(s):
// \ctrl|Selector19~1_combout  = (!\ir~combout [1] & \ctrl|Selector17~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ir~combout [1]),
	.datad(\ctrl|Selector17~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~1 .lut_mask = 16'h0F00;
defparam \ctrl|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
cycloneii_lcell_comb \ctrl|Selector19~2 (
// Equation(s):
// \ctrl|Selector19~2_combout  = (\run~combout  & ((\ctrl|Selector19~0_combout ) # ((!\ir~combout [2] & \ctrl|Selector19~1_combout ))))

	.dataa(\ctrl|Selector19~0_combout ),
	.datab(\ir~combout [2]),
	.datac(\ctrl|Selector19~1_combout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~2 .lut_mask = 16'hBA00;
defparam \ctrl|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N15
cycloneii_lcell_ff \ctrl|r1_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector19~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_out~regout ));

// Location: LCCOMB_X47_Y33_N2
cycloneii_lcell_comb \mux_inst|Selector1~0 (
// Equation(s):
// \mux_inst|Selector1~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [0])))) # (!\ctrl|r0_out~regout  & (\reg1|data_out [0] & ((\ctrl|r1_out~regout ))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\reg1|data_out [0]),
	.datac(\reg0|data_out [0]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~0 .lut_mask = 16'hE4A0;
defparam \mux_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneii_lcell_comb \ctrl|Selector24~0 (
// Equation(s):
// \ctrl|Selector24~0_combout  = (\ir~combout [3] & (\ctrl|Selector22~0_combout  & (!\ir~combout [5] & \ir~combout [4])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector22~0_combout ),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector24~0 .lut_mask = 16'h0800;
defparam \ctrl|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N13
cycloneii_lcell_ff \ctrl|r3_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r3_in~regout ));

// Location: LCFF_X47_Y33_N1
cycloneii_lcell_ff \reg3|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [0]));

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \ctrl|Selector22~1 (
// Equation(s):
// \ctrl|Selector22~1_combout  = (\ir~combout [3] & (\ctrl|Selector22~0_combout  & (\ir~combout [5] & !\ir~combout [4])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector22~0_combout ),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector22~1 .lut_mask = 16'h0080;
defparam \ctrl|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N9
cycloneii_lcell_ff \ctrl|r5_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector22~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r5_in~regout ));

// Location: LCFF_X46_Y32_N1
cycloneii_lcell_ff \reg5|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [0]));

// Location: LCCOMB_X46_Y35_N30
cycloneii_lcell_comb \ctrl|Selector18~0 (
// Equation(s):
// \ctrl|Selector18~0_combout  = (!\ir~combout [2] & \ir~combout [1])

	.dataa(\ir~combout [2]),
	.datab(vcc),
	.datac(\ir~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector18~0 .lut_mask = 16'h5050;
defparam \ctrl|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneii_lcell_comb \ctrl|Selector18~1 (
// Equation(s):
// \ctrl|Selector18~1_combout  = (!\ir~combout [3] & (\ctrl|Selector20~0_combout  & (\ir~combout [4] & !\ir~combout [5])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector20~0_combout ),
	.datac(\ir~combout [4]),
	.datad(\ir~combout [5]),
	.cin(gnd),
	.combout(\ctrl|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector18~1 .lut_mask = 16'h0040;
defparam \ctrl|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneii_lcell_comb \ctrl|Selector18~2 (
// Equation(s):
// \ctrl|Selector18~2_combout  = (\run~combout  & ((\ctrl|Selector18~1_combout ) # ((\ctrl|Selector20~4_combout  & \ctrl|Selector18~0_combout ))))

	.dataa(\ctrl|Selector20~4_combout ),
	.datab(\ctrl|Selector18~0_combout ),
	.datac(\ctrl|Selector18~1_combout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector18~2 .lut_mask = 16'hF800;
defparam \ctrl|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N31
cycloneii_lcell_ff \ctrl|r2_out (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\ctrl|Selector18~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r2_out~regout ));

// Location: LCCOMB_X47_Y35_N16
cycloneii_lcell_comb \ctrl|Selector17~2 (
// Equation(s):
// \ctrl|Selector17~2_combout  = (\run~combout  & ((\ctrl|Selector17~1_combout ) # ((\ctrl|Selector17~0_combout  & \ctrl|Selector18~0_combout ))))

	.dataa(\ctrl|Selector17~1_combout ),
	.datab(\ctrl|Selector17~0_combout ),
	.datac(\ctrl|Selector18~0_combout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector17~2 .lut_mask = 16'hEA00;
defparam \ctrl|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N9
cycloneii_lcell_ff \ctrl|r3_out (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\ctrl|Selector17~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r3_out~regout ));

// Location: LCCOMB_X46_Y32_N8
cycloneii_lcell_comb \mux_inst|always0~0 (
// Equation(s):
// \mux_inst|always0~0_combout  = (!\ctrl|r0_out~regout  & (!\ctrl|r2_out~regout  & (!\ctrl|r3_out~regout  & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r2_out~regout ),
	.datac(\ctrl|r3_out~regout ),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~0 .lut_mask = 16'h0001;
defparam \mux_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneii_lcell_comb \mux_inst|Selector1~1 (
// Equation(s):
// \mux_inst|Selector1~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [0] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [0]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneii_lcell_comb \ctrl|Selector21~0 (
// Equation(s):
// \ctrl|Selector21~0_combout  = (!\ir~combout [3] & (\ctrl|Selector22~0_combout  & (\ir~combout [5] & \ir~combout [4])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector22~0_combout ),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector21~0 .lut_mask = 16'h4000;
defparam \ctrl|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N23
cycloneii_lcell_ff \ctrl|r6_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r6_in~regout ));

// Location: LCFF_X46_Y34_N3
cycloneii_lcell_ff \reg6|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [0]));

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \ctrl|Selector23~0 (
// Equation(s):
// \ctrl|Selector23~0_combout  = (!\ir~combout [3] & (\ctrl|Selector22~0_combout  & (\ir~combout [5] & !\ir~combout [4])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector22~0_combout ),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector23~0 .lut_mask = 16'h0040;
defparam \ctrl|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N17
cycloneii_lcell_ff \ctrl|r4_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r4_in~regout ));

// Location: LCFF_X46_Y34_N13
cycloneii_lcell_ff \reg4|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [0]));

// Location: LCCOMB_X48_Y33_N18
cycloneii_lcell_comb \ctrl|Selector25~0 (
// Equation(s):
// \ctrl|Selector25~0_combout  = (!\ir~combout [3] & (\ctrl|Selector22~0_combout  & (!\ir~combout [5] & \ir~combout [4])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector22~0_combout ),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector25~0 .lut_mask = 16'h0400;
defparam \ctrl|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N19
cycloneii_lcell_ff \ctrl|r2_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r2_in~regout ));

// Location: LCFF_X45_Y32_N5
cycloneii_lcell_ff \reg2|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [0]));

// Location: LCCOMB_X46_Y35_N20
cycloneii_lcell_comb \ctrl|Selector20~3 (
// Equation(s):
// \ctrl|Selector20~3_combout  = (!\ir~combout [3] & (\ctrl|Selector20~0_combout  & (!\ir~combout [4] & !\ir~combout [5])))

	.dataa(\ir~combout [3]),
	.datab(\ctrl|Selector20~0_combout ),
	.datac(\ir~combout [4]),
	.datad(\ir~combout [5]),
	.cin(gnd),
	.combout(\ctrl|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~3 .lut_mask = 16'h0004;
defparam \ctrl|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
cycloneii_lcell_comb \ctrl|Selector20~6 (
// Equation(s):
// \ctrl|Selector20~6_combout  = (\run~combout  & ((\ctrl|Selector20~3_combout ) # ((\ctrl|Selector20~5_combout  & !\ir~combout [2]))))

	.dataa(\ctrl|Selector20~5_combout ),
	.datab(\ctrl|Selector20~3_combout ),
	.datac(\ir~combout [2]),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~6 .lut_mask = 16'hCE00;
defparam \ctrl|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N19
cycloneii_lcell_ff \ctrl|r0_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector20~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_out~regout ));

// Location: LCCOMB_X45_Y32_N4
cycloneii_lcell_comb \mux_inst|Selector1~2 (
// Equation(s):
// \mux_inst|Selector1~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r1_out~regout  & (\reg2|data_out [0] & !\ctrl|r0_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg2|data_out [0]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneii_lcell_comb \mux_inst|Selector1~3 (
// Equation(s):
// \mux_inst|Selector1~3_combout  = (\mux_inst|Selector1~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [0])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [0]),
	.datad(\mux_inst|Selector1~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneii_lcell_comb \mux_inst|Selector1~4 (
// Equation(s):
// \mux_inst|Selector1~4_combout  = (\mux_inst|Selector1~1_combout ) # ((\mux_inst|Selector1~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [0])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\reg6|data_out [0]),
	.datad(\mux_inst|Selector1~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \mux_inst|Selector1~5 (
// Equation(s):
// \mux_inst|Selector1~5_combout  = (\mux_inst|Selector1~0_combout ) # ((\mux_inst|Selector1~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [0])))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\mux_inst|Selector1~0_combout ),
	.datac(\reg3|data_out [0]),
	.datad(\mux_inst|Selector1~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~5 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneii_lcell_comb \mux_inst|buswires[0] (
// Equation(s):
// \mux_inst|buswires [0] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector1~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [0]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [0]),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector1~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [0]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[0] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \buswire_mux_inst|out[0]~31 (
// Equation(s):
// \buswire_mux_inst|out[0]~31_combout  = (\buswire_mux_inst|out[0]~30_combout ) # ((!clock_counter[1] & \mux_inst|buswires [0]))

	.dataa(vcc),
	.datab(\buswire_mux_inst|out[0]~30_combout ),
	.datac(clock_counter[1]),
	.datad(\mux_inst|buswires [0]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[0]~31 .lut_mask = 16'hCFCC;
defparam \buswire_mux_inst|out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
cycloneii_lcell_comb \add_sub_inst|Add1~2 (
// Equation(s):
// \add_sub_inst|Add1~2_combout  = (\regA|data_out [1] & ((\buswire_mux_inst|out[1]~3_combout  & (\add_sub_inst|Add1~1  & VCC)) # (!\buswire_mux_inst|out[1]~3_combout  & (!\add_sub_inst|Add1~1 )))) # (!\regA|data_out [1] & 
// ((\buswire_mux_inst|out[1]~3_combout  & (!\add_sub_inst|Add1~1 )) # (!\buswire_mux_inst|out[1]~3_combout  & ((\add_sub_inst|Add1~1 ) # (GND)))))
// \add_sub_inst|Add1~3  = CARRY((\regA|data_out [1] & (!\buswire_mux_inst|out[1]~3_combout  & !\add_sub_inst|Add1~1 )) # (!\regA|data_out [1] & ((!\add_sub_inst|Add1~1 ) # (!\buswire_mux_inst|out[1]~3_combout ))))

	.dataa(\regA|data_out [1]),
	.datab(\buswire_mux_inst|out[1]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~1 ),
	.combout(\add_sub_inst|Add1~2_combout ),
	.cout(\add_sub_inst|Add1~3 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~2 .lut_mask = 16'h9617;
defparam \add_sub_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneii_lcell_comb \buswire_mux_inst|out[1]~2 (
// Equation(s):
// \buswire_mux_inst|out[1]~2_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & (\add_sub_inst|Add0~2_combout )) # (!\ctrl|add_sub~regout  & ((\add_sub_inst|Add1~2_combout )))))

	.dataa(\add_sub_inst|Add0~2_combout ),
	.datab(\add_sub_inst|Add1~2_combout ),
	.datac(\ctrl|add_sub~regout ),
	.datad(clock_counter[1]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[1]~2 .lut_mask = 16'hAC00;
defparam \buswire_mux_inst|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N15
cycloneii_lcell_ff \reg3|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[1]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [1]));

// Location: LCCOMB_X46_Y32_N30
cycloneii_lcell_comb \mux_inst|always0~2 (
// Equation(s):
// \mux_inst|always0~2_combout  = (!\ctrl|r0_out~regout  & (\ctrl|r3_out~regout  & (!\ctrl|r2_out~regout  & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r3_out~regout ),
	.datac(\ctrl|r2_out~regout ),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~2 .lut_mask = 16'h0004;
defparam \mux_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneii_lcell_comb \mux_inst|always0~1 (
// Equation(s):
// \mux_inst|always0~1_combout  = (\ctrl|r6_out~regout  & (!\ctrl|r4_out~regout  & (!\ctrl|r5_out~regout  & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r6_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\ctrl|r5_out~regout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~1 .lut_mask = 16'h0200;
defparam \mux_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N9
cycloneii_lcell_ff \reg6|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[1]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [1]));

// Location: LCFF_X47_Y32_N23
cycloneii_lcell_ff \reg4|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[1]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [1]));

// Location: LCFF_X47_Y32_N1
cycloneii_lcell_ff \reg2|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[1]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [1]));

// Location: LCCOMB_X47_Y32_N0
cycloneii_lcell_comb \mux_inst|Selector0~2 (
// Equation(s):
// \mux_inst|Selector0~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [1] & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [1]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneii_lcell_comb \mux_inst|Selector0~3 (
// Equation(s):
// \mux_inst|Selector0~3_combout  = (\mux_inst|Selector0~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [1])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [1]),
	.datad(\mux_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneii_lcell_comb \mux_inst|Selector0~4 (
// Equation(s):
// \mux_inst|Selector0~4_combout  = (\mux_inst|Selector0~1_combout ) # ((\mux_inst|Selector0~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [1])))

	.dataa(\mux_inst|Selector0~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [1]),
	.datad(\mux_inst|Selector0~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \mux_inst|Selector0~5 (
// Equation(s):
// \mux_inst|Selector0~5_combout  = (\mux_inst|Selector0~0_combout ) # ((\mux_inst|Selector0~4_combout ) # ((\reg3|data_out [1] & \mux_inst|always0~2_combout )))

	.dataa(\mux_inst|Selector0~0_combout ),
	.datab(\reg3|data_out [1]),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector0~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneii_lcell_comb \mux_inst|buswires[1] (
// Equation(s):
// \mux_inst|buswires [1] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector0~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [1]))

	.dataa(\mux_inst|always0~4clkctrl_outclk ),
	.datab(\mux_inst|buswires [1]),
	.datac(vcc),
	.datad(\mux_inst|Selector0~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [1]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[1] .lut_mask = 16'hEE44;
defparam \mux_inst|buswires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \buswire_mux_inst|out[1]~3 (
// Equation(s):
// \buswire_mux_inst|out[1]~3_combout  = (\buswire_mux_inst|out[1]~2_combout ) # ((!clock_counter[1] & \mux_inst|buswires [1]))

	.dataa(vcc),
	.datab(\buswire_mux_inst|out[1]~2_combout ),
	.datac(clock_counter[1]),
	.datad(\mux_inst|buswires [1]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[1]~3 .lut_mask = 16'hCFCC;
defparam \buswire_mux_inst|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneii_lcell_comb \ctrl|a_in~0 (
// Equation(s):
// \ctrl|a_in~0_combout  = (\ir~combout [7] & (!\ctrl|Tstate~10_combout  & (!\ir~combout [8] & \run~combout )))

	.dataa(\ir~combout [7]),
	.datab(\ctrl|Tstate~10_combout ),
	.datac(\ir~combout [8]),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|a_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|a_in~0 .lut_mask = 16'h0200;
defparam \ctrl|a_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N19
cycloneii_lcell_ff \ctrl|a_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|a_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|a_in~regout ));

// Location: LCFF_X43_Y32_N5
cycloneii_lcell_ff \regA|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [2]));

// Location: LCFF_X43_Y32_N3
cycloneii_lcell_ff \regA|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[1]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [1]));

// Location: LCFF_X43_Y32_N1
cycloneii_lcell_ff \regA|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [0]));

// Location: LCCOMB_X43_Y32_N4
cycloneii_lcell_comb \add_sub_inst|Add0~4 (
// Equation(s):
// \add_sub_inst|Add0~4_combout  = ((\buswire_mux_inst|out[2]~5_combout  $ (\regA|data_out [2] $ (\add_sub_inst|Add0~3 )))) # (GND)
// \add_sub_inst|Add0~5  = CARRY((\buswire_mux_inst|out[2]~5_combout  & (\regA|data_out [2] & !\add_sub_inst|Add0~3 )) # (!\buswire_mux_inst|out[2]~5_combout  & ((\regA|data_out [2]) # (!\add_sub_inst|Add0~3 ))))

	.dataa(\buswire_mux_inst|out[2]~5_combout ),
	.datab(\regA|data_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~3 ),
	.combout(\add_sub_inst|Add0~4_combout ),
	.cout(\add_sub_inst|Add0~5 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~4 .lut_mask = 16'h964D;
defparam \add_sub_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneii_lcell_comb \buswire_mux_inst|out[2]~4 (
// Equation(s):
// \buswire_mux_inst|out[2]~4_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & ((\add_sub_inst|Add0~4_combout ))) # (!\ctrl|add_sub~regout  & (\add_sub_inst|Add1~4_combout ))))

	.dataa(\add_sub_inst|Add1~4_combout ),
	.datab(\ctrl|add_sub~regout ),
	.datac(\add_sub_inst|Add0~4_combout ),
	.datad(clock_counter[1]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[2]~4 .lut_mask = 16'hE200;
defparam \buswire_mux_inst|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N15
cycloneii_lcell_ff \reg1|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [2]));

// Location: LCCOMB_X48_Y34_N14
cycloneii_lcell_comb \mux_inst|Selector2~0 (
// Equation(s):
// \mux_inst|Selector2~0_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [2])) # (!\ctrl|r0_out~regout  & (((\reg1|data_out [2] & \ctrl|r1_out~regout ))))

	.dataa(\reg0|data_out [2]),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg1|data_out [2]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~0 .lut_mask = 16'hB888;
defparam \mux_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N21
cycloneii_lcell_ff \reg6|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [2]));

// Location: LCFF_X47_Y32_N7
cycloneii_lcell_ff \reg4|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [2]));

// Location: LCCOMB_X47_Y32_N6
cycloneii_lcell_comb \mux_inst|Selector2~3 (
// Equation(s):
// \mux_inst|Selector2~3_combout  = (\mux_inst|Selector2~2_combout ) # ((\ctrl|r4_out~regout  & (\reg4|data_out [2] & \mux_inst|always0~0_combout )))

	.dataa(\mux_inst|Selector2~2_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [2]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~3 .lut_mask = 16'hEAAA;
defparam \mux_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneii_lcell_comb \mux_inst|Selector2~4 (
// Equation(s):
// \mux_inst|Selector2~4_combout  = (\mux_inst|Selector2~1_combout ) # ((\mux_inst|Selector2~3_combout ) # ((\reg6|data_out [2] & \mux_inst|always0~1_combout )))

	.dataa(\mux_inst|Selector2~1_combout ),
	.datab(\reg6|data_out [2]),
	.datac(\mux_inst|always0~1_combout ),
	.datad(\mux_inst|Selector2~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneii_lcell_comb \mux_inst|Selector2~5 (
// Equation(s):
// \mux_inst|Selector2~5_combout  = (\mux_inst|Selector2~0_combout ) # ((\mux_inst|Selector2~4_combout ) # ((\reg3|data_out [2] & \mux_inst|always0~2_combout )))

	.dataa(\reg3|data_out [2]),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\mux_inst|Selector2~0_combout ),
	.datad(\mux_inst|Selector2~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~5 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneii_lcell_comb \mux_inst|buswires[2] (
// Equation(s):
// \mux_inst|buswires [2] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector2~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [2]))

	.dataa(\mux_inst|buswires [2]),
	.datab(vcc),
	.datac(\mux_inst|Selector2~5_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [2]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[2] .lut_mask = 16'hF0AA;
defparam \mux_inst|buswires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneii_lcell_comb \buswire_mux_inst|out[2]~5 (
// Equation(s):
// \buswire_mux_inst|out[2]~5_combout  = (\buswire_mux_inst|out[2]~4_combout ) # ((!clock_counter[1] & \mux_inst|buswires [2]))

	.dataa(vcc),
	.datab(clock_counter[1]),
	.datac(\buswire_mux_inst|out[2]~4_combout ),
	.datad(\mux_inst|buswires [2]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[2]~5 .lut_mask = 16'hF3F0;
defparam \buswire_mux_inst|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N7
cycloneii_lcell_ff \regA|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [3]));

// Location: LCCOMB_X44_Y32_N6
cycloneii_lcell_comb \add_sub_inst|Add1~6 (
// Equation(s):
// \add_sub_inst|Add1~6_combout  = (\buswire_mux_inst|out[3]~7_combout  & ((\regA|data_out [3] & (\add_sub_inst|Add1~5  & VCC)) # (!\regA|data_out [3] & (!\add_sub_inst|Add1~5 )))) # (!\buswire_mux_inst|out[3]~7_combout  & ((\regA|data_out [3] & 
// (!\add_sub_inst|Add1~5 )) # (!\regA|data_out [3] & ((\add_sub_inst|Add1~5 ) # (GND)))))
// \add_sub_inst|Add1~7  = CARRY((\buswire_mux_inst|out[3]~7_combout  & (!\regA|data_out [3] & !\add_sub_inst|Add1~5 )) # (!\buswire_mux_inst|out[3]~7_combout  & ((!\add_sub_inst|Add1~5 ) # (!\regA|data_out [3]))))

	.dataa(\buswire_mux_inst|out[3]~7_combout ),
	.datab(\regA|data_out [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~5 ),
	.combout(\add_sub_inst|Add1~6_combout ),
	.cout(\add_sub_inst|Add1~7 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~6 .lut_mask = 16'h9617;
defparam \add_sub_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneii_lcell_comb \buswire_mux_inst|out[3]~6 (
// Equation(s):
// \buswire_mux_inst|out[3]~6_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & (\add_sub_inst|Add0~6_combout )) # (!\ctrl|add_sub~regout  & ((\add_sub_inst|Add1~6_combout )))))

	.dataa(\add_sub_inst|Add0~6_combout ),
	.datab(\add_sub_inst|Add1~6_combout ),
	.datac(\ctrl|add_sub~regout ),
	.datad(clock_counter[1]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[3]~6 .lut_mask = 16'hAC00;
defparam \buswire_mux_inst|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N29
cycloneii_lcell_ff \reg1|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [3]));

// Location: LCFF_X48_Y34_N19
cycloneii_lcell_ff \reg0|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [3]));

// Location: LCCOMB_X48_Y34_N18
cycloneii_lcell_comb \mux_inst|Selector3~0 (
// Equation(s):
// \mux_inst|Selector3~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [3])))) # (!\ctrl|r0_out~regout  & (\reg1|data_out [3] & ((\ctrl|r1_out~regout ))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\reg1|data_out [3]),
	.datac(\reg0|data_out [3]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~0 .lut_mask = 16'hE4A0;
defparam \mux_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N3
cycloneii_lcell_ff \reg5|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [3]));

// Location: LCCOMB_X46_Y32_N2
cycloneii_lcell_comb \mux_inst|Selector3~1 (
// Equation(s):
// \mux_inst|Selector3~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [3] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [3]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N11
cycloneii_lcell_ff \reg6|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [3]));

// Location: LCCOMB_X48_Y32_N10
cycloneii_lcell_comb \mux_inst|Selector3~4 (
// Equation(s):
// \mux_inst|Selector3~4_combout  = (\mux_inst|Selector3~3_combout ) # ((\mux_inst|Selector3~1_combout ) # ((\reg6|data_out [3] & \mux_inst|always0~1_combout )))

	.dataa(\mux_inst|Selector3~3_combout ),
	.datab(\mux_inst|Selector3~1_combout ),
	.datac(\reg6|data_out [3]),
	.datad(\mux_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~4 .lut_mask = 16'hFEEE;
defparam \mux_inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneii_lcell_comb \mux_inst|Selector3~5 (
// Equation(s):
// \mux_inst|Selector3~5_combout  = (\mux_inst|Selector3~0_combout ) # ((\mux_inst|Selector3~4_combout ) # ((\reg3|data_out [3] & \mux_inst|always0~2_combout )))

	.dataa(\reg3|data_out [3]),
	.datab(\mux_inst|Selector3~0_combout ),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector3~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~5 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneii_lcell_comb \mux_inst|buswires[3] (
// Equation(s):
// \mux_inst|buswires [3] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector3~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [3]))

	.dataa(\mux_inst|always0~4clkctrl_outclk ),
	.datab(\mux_inst|buswires [3]),
	.datac(vcc),
	.datad(\mux_inst|Selector3~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [3]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[3] .lut_mask = 16'hEE44;
defparam \mux_inst|buswires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneii_lcell_comb \buswire_mux_inst|out[3]~7 (
// Equation(s):
// \buswire_mux_inst|out[3]~7_combout  = (\buswire_mux_inst|out[3]~6_combout ) # ((!clock_counter[1] & \mux_inst|buswires [3]))

	.dataa(\buswire_mux_inst|out[3]~6_combout ),
	.datab(clock_counter[1]),
	.datac(vcc),
	.datad(\mux_inst|buswires [3]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[3]~7 .lut_mask = 16'hBBAA;
defparam \buswire_mux_inst|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneii_lcell_comb \add_sub_inst|Add0~8 (
// Equation(s):
// \add_sub_inst|Add0~8_combout  = ((\regA|data_out [4] $ (\buswire_mux_inst|out[4]~9_combout  $ (\add_sub_inst|Add0~7 )))) # (GND)
// \add_sub_inst|Add0~9  = CARRY((\regA|data_out [4] & ((!\add_sub_inst|Add0~7 ) # (!\buswire_mux_inst|out[4]~9_combout ))) # (!\regA|data_out [4] & (!\buswire_mux_inst|out[4]~9_combout  & !\add_sub_inst|Add0~7 )))

	.dataa(\regA|data_out [4]),
	.datab(\buswire_mux_inst|out[4]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~7 ),
	.combout(\add_sub_inst|Add0~8_combout ),
	.cout(\add_sub_inst|Add0~9 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~8 .lut_mask = 16'h962B;
defparam \add_sub_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneii_lcell_comb \buswire_mux_inst|out[4]~8 (
// Equation(s):
// \buswire_mux_inst|out[4]~8_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & ((\add_sub_inst|Add0~8_combout ))) # (!\ctrl|add_sub~regout  & (\add_sub_inst|Add1~8_combout ))))

	.dataa(\add_sub_inst|Add1~8_combout ),
	.datab(\add_sub_inst|Add0~8_combout ),
	.datac(\ctrl|add_sub~regout ),
	.datad(clock_counter[1]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[4]~8 .lut_mask = 16'hCA00;
defparam \buswire_mux_inst|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N25
cycloneii_lcell_ff \reg0|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [4]));

// Location: LCCOMB_X48_Y34_N24
cycloneii_lcell_comb \mux_inst|Selector4~0 (
// Equation(s):
// \mux_inst|Selector4~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [4])))) # (!\ctrl|r0_out~regout  & (\reg1|data_out [4] & (\ctrl|r1_out~regout )))

	.dataa(\reg1|data_out [4]),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg0|data_out [4]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~0 .lut_mask = 16'hF088;
defparam \mux_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N15
cycloneii_lcell_ff \reg3|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [4]));

// Location: LCFF_X48_Y32_N1
cycloneii_lcell_ff \reg6|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [4]));

// Location: LCFF_X49_Y32_N29
cycloneii_lcell_ff \reg5|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [4]));

// Location: LCCOMB_X49_Y32_N28
cycloneii_lcell_comb \mux_inst|Selector4~1 (
// Equation(s):
// \mux_inst|Selector4~1_combout  = (!\ctrl|r4_out~regout  & (\ctrl|r5_out~regout  & (\reg5|data_out [4] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\ctrl|r5_out~regout ),
	.datac(\reg5|data_out [4]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~1 .lut_mask = 16'h4000;
defparam \mux_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneii_lcell_comb \mux_inst|Selector4~4 (
// Equation(s):
// \mux_inst|Selector4~4_combout  = (\mux_inst|Selector4~3_combout ) # ((\mux_inst|Selector4~1_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [4])))

	.dataa(\mux_inst|Selector4~3_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [4]),
	.datad(\mux_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneii_lcell_comb \mux_inst|Selector4~5 (
// Equation(s):
// \mux_inst|Selector4~5_combout  = (\mux_inst|Selector4~0_combout ) # ((\mux_inst|Selector4~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [4])))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\mux_inst|Selector4~0_combout ),
	.datac(\reg3|data_out [4]),
	.datad(\mux_inst|Selector4~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~5 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneii_lcell_comb \mux_inst|buswires[4] (
// Equation(s):
// \mux_inst|buswires [4] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector4~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [4]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [4]),
	.datac(\mux_inst|Selector4~5_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [4]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[4] .lut_mask = 16'hF0CC;
defparam \mux_inst|buswires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneii_lcell_comb \buswire_mux_inst|out[4]~9 (
// Equation(s):
// \buswire_mux_inst|out[4]~9_combout  = (\buswire_mux_inst|out[4]~8_combout ) # ((!clock_counter[1] & \mux_inst|buswires [4]))

	.dataa(vcc),
	.datab(\buswire_mux_inst|out[4]~8_combout ),
	.datac(clock_counter[1]),
	.datad(\mux_inst|buswires [4]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[4]~9 .lut_mask = 16'hCFCC;
defparam \buswire_mux_inst|out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N11
cycloneii_lcell_ff \reg3|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[5]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [5]));

// Location: LCFF_X45_Y32_N9
cycloneii_lcell_ff \reg6|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[5]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [5]));

// Location: LCFF_X44_Y32_N5
cycloneii_lcell_ff \reg4|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[5]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [5]));

// Location: LCFF_X45_Y32_N17
cycloneii_lcell_ff \reg2|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[5]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [5]));

// Location: LCCOMB_X45_Y32_N16
cycloneii_lcell_comb \mux_inst|Selector5~2 (
// Equation(s):
// \mux_inst|Selector5~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [5] & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [5]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneii_lcell_comb \mux_inst|Selector5~3 (
// Equation(s):
// \mux_inst|Selector5~3_combout  = (\mux_inst|Selector5~2_combout ) # ((\ctrl|r4_out~regout  & (\reg4|data_out [5] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\reg4|data_out [5]),
	.datac(\mux_inst|Selector5~2_combout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~3 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneii_lcell_comb \mux_inst|Selector5~4 (
// Equation(s):
// \mux_inst|Selector5~4_combout  = (\mux_inst|Selector5~1_combout ) # ((\mux_inst|Selector5~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [5])))

	.dataa(\mux_inst|Selector5~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [5]),
	.datad(\mux_inst|Selector5~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
cycloneii_lcell_comb \mux_inst|Selector5~5 (
// Equation(s):
// \mux_inst|Selector5~5_combout  = (\mux_inst|Selector5~0_combout ) # ((\mux_inst|Selector5~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [5])))

	.dataa(\mux_inst|Selector5~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [5]),
	.datad(\mux_inst|Selector5~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
cycloneii_lcell_comb \mux_inst|buswires[5] (
// Equation(s):
// \mux_inst|buswires [5] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector5~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [5]))

	.dataa(\mux_inst|buswires [5]),
	.datab(vcc),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector5~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [5]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[5] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneii_lcell_comb \add_sub_inst|Add0~10 (
// Equation(s):
// \add_sub_inst|Add0~10_combout  = (\regA|data_out [5] & ((\buswire_mux_inst|out[5]~11_combout  & (!\add_sub_inst|Add0~9 )) # (!\buswire_mux_inst|out[5]~11_combout  & (\add_sub_inst|Add0~9  & VCC)))) # (!\regA|data_out [5] & 
// ((\buswire_mux_inst|out[5]~11_combout  & ((\add_sub_inst|Add0~9 ) # (GND))) # (!\buswire_mux_inst|out[5]~11_combout  & (!\add_sub_inst|Add0~9 ))))
// \add_sub_inst|Add0~11  = CARRY((\regA|data_out [5] & (\buswire_mux_inst|out[5]~11_combout  & !\add_sub_inst|Add0~9 )) # (!\regA|data_out [5] & ((\buswire_mux_inst|out[5]~11_combout ) # (!\add_sub_inst|Add0~9 ))))

	.dataa(\regA|data_out [5]),
	.datab(\buswire_mux_inst|out[5]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~9 ),
	.combout(\add_sub_inst|Add0~10_combout ),
	.cout(\add_sub_inst|Add0~11 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~10 .lut_mask = 16'h694D;
defparam \add_sub_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \buswire_mux_inst|out[5]~10 (
// Equation(s):
// \buswire_mux_inst|out[5]~10_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & ((\add_sub_inst|Add0~10_combout ))) # (!\ctrl|add_sub~regout  & (\add_sub_inst|Add1~10_combout ))))

	.dataa(\add_sub_inst|Add1~10_combout ),
	.datab(\add_sub_inst|Add0~10_combout ),
	.datac(clock_counter[1]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[5]~10 .lut_mask = 16'hC0A0;
defparam \buswire_mux_inst|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N12
cycloneii_lcell_comb \buswire_mux_inst|out[5]~11 (
// Equation(s):
// \buswire_mux_inst|out[5]~11_combout  = (\buswire_mux_inst|out[5]~10_combout ) # ((\mux_inst|buswires [5] & !clock_counter[1]))

	.dataa(\mux_inst|buswires [5]),
	.datab(clock_counter[1]),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[5]~10_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[5]~11 .lut_mask = 16'hFF22;
defparam \buswire_mux_inst|out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
cycloneii_lcell_comb \add_sub_inst|Add1~12 (
// Equation(s):
// \add_sub_inst|Add1~12_combout  = ((\regA|data_out [6] $ (\buswire_mux_inst|out[6]~13_combout  $ (!\add_sub_inst|Add1~11 )))) # (GND)
// \add_sub_inst|Add1~13  = CARRY((\regA|data_out [6] & ((\buswire_mux_inst|out[6]~13_combout ) # (!\add_sub_inst|Add1~11 ))) # (!\regA|data_out [6] & (\buswire_mux_inst|out[6]~13_combout  & !\add_sub_inst|Add1~11 )))

	.dataa(\regA|data_out [6]),
	.datab(\buswire_mux_inst|out[6]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~11 ),
	.combout(\add_sub_inst|Add1~12_combout ),
	.cout(\add_sub_inst|Add1~13 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~12 .lut_mask = 16'h698E;
defparam \add_sub_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneii_lcell_comb \add_sub_inst|Add0~12 (
// Equation(s):
// \add_sub_inst|Add0~12_combout  = ((\regA|data_out [6] $ (\buswire_mux_inst|out[6]~13_combout  $ (\add_sub_inst|Add0~11 )))) # (GND)
// \add_sub_inst|Add0~13  = CARRY((\regA|data_out [6] & ((!\add_sub_inst|Add0~11 ) # (!\buswire_mux_inst|out[6]~13_combout ))) # (!\regA|data_out [6] & (!\buswire_mux_inst|out[6]~13_combout  & !\add_sub_inst|Add0~11 )))

	.dataa(\regA|data_out [6]),
	.datab(\buswire_mux_inst|out[6]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~11 ),
	.combout(\add_sub_inst|Add0~12_combout ),
	.cout(\add_sub_inst|Add0~13 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~12 .lut_mask = 16'h962B;
defparam \add_sub_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneii_lcell_comb \buswire_mux_inst|out[6]~12 (
// Equation(s):
// \buswire_mux_inst|out[6]~12_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & ((\add_sub_inst|Add0~12_combout ))) # (!\ctrl|add_sub~regout  & (\add_sub_inst|Add1~12_combout ))))

	.dataa(clock_counter[1]),
	.datab(\ctrl|add_sub~regout ),
	.datac(\add_sub_inst|Add1~12_combout ),
	.datad(\add_sub_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[6]~12 .lut_mask = 16'hA820;
defparam \buswire_mux_inst|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N11
cycloneii_lcell_ff \reg0|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[6]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [6]));

// Location: LCFF_X45_Y34_N21
cycloneii_lcell_ff \reg1|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[6]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [6]));

// Location: LCCOMB_X45_Y34_N20
cycloneii_lcell_comb \mux_inst|Selector6~0 (
// Equation(s):
// \mux_inst|Selector6~0_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [6])) # (!\ctrl|r0_out~regout  & (((\reg1|data_out [6] & \ctrl|r1_out~regout ))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\reg0|data_out [6]),
	.datac(\reg1|data_out [6]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N19
cycloneii_lcell_ff \reg6|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[6]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [6]));

// Location: LCFF_X45_Y32_N27
cycloneii_lcell_ff \reg2|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[6]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [6]));

// Location: LCCOMB_X45_Y32_N26
cycloneii_lcell_comb \mux_inst|Selector6~2 (
// Equation(s):
// \mux_inst|Selector6~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r1_out~regout  & (\reg2|data_out [6] & !\ctrl|r0_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg2|data_out [6]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneii_lcell_comb \mux_inst|Selector6~3 (
// Equation(s):
// \mux_inst|Selector6~3_combout  = (\mux_inst|Selector6~2_combout ) # ((\reg4|data_out [6] & (\ctrl|r4_out~regout  & \mux_inst|always0~0_combout )))

	.dataa(\reg4|data_out [6]),
	.datab(\ctrl|r4_out~regout ),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\mux_inst|Selector6~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneii_lcell_comb \mux_inst|Selector6~4 (
// Equation(s):
// \mux_inst|Selector6~4_combout  = (\mux_inst|Selector6~1_combout ) # ((\mux_inst|Selector6~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [6])))

	.dataa(\mux_inst|Selector6~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [6]),
	.datad(\mux_inst|Selector6~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneii_lcell_comb \mux_inst|Selector6~5 (
// Equation(s):
// \mux_inst|Selector6~5_combout  = (\mux_inst|Selector6~0_combout ) # ((\mux_inst|Selector6~4_combout ) # ((\reg3|data_out [6] & \mux_inst|always0~2_combout )))

	.dataa(\reg3|data_out [6]),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\mux_inst|Selector6~0_combout ),
	.datad(\mux_inst|Selector6~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~5 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneii_lcell_comb \mux_inst|buswires[6] (
// Equation(s):
// \mux_inst|buswires [6] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector6~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [6]))

	.dataa(\mux_inst|buswires [6]),
	.datab(\mux_inst|always0~4clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector6~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [6]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[6] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneii_lcell_comb \buswire_mux_inst|out[6]~13 (
// Equation(s):
// \buswire_mux_inst|out[6]~13_combout  = (\buswire_mux_inst|out[6]~12_combout ) # ((!clock_counter[1] & \mux_inst|buswires [6]))

	.dataa(clock_counter[1]),
	.datab(\buswire_mux_inst|out[6]~12_combout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [6]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[6]~13 .lut_mask = 16'hDDCC;
defparam \buswire_mux_inst|out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N15
cycloneii_lcell_ff \regA|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[7]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [7]));

// Location: LCCOMB_X43_Y32_N14
cycloneii_lcell_comb \add_sub_inst|Add0~14 (
// Equation(s):
// \add_sub_inst|Add0~14_combout  = (\buswire_mux_inst|out[7]~15_combout  & ((\regA|data_out [7] & (!\add_sub_inst|Add0~13 )) # (!\regA|data_out [7] & ((\add_sub_inst|Add0~13 ) # (GND))))) # (!\buswire_mux_inst|out[7]~15_combout  & ((\regA|data_out [7] & 
// (\add_sub_inst|Add0~13  & VCC)) # (!\regA|data_out [7] & (!\add_sub_inst|Add0~13 ))))
// \add_sub_inst|Add0~15  = CARRY((\buswire_mux_inst|out[7]~15_combout  & ((!\add_sub_inst|Add0~13 ) # (!\regA|data_out [7]))) # (!\buswire_mux_inst|out[7]~15_combout  & (!\regA|data_out [7] & !\add_sub_inst|Add0~13 )))

	.dataa(\buswire_mux_inst|out[7]~15_combout ),
	.datab(\regA|data_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~13 ),
	.combout(\add_sub_inst|Add0~14_combout ),
	.cout(\add_sub_inst|Add0~15 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~14 .lut_mask = 16'h692B;
defparam \add_sub_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneii_lcell_comb \buswire_mux_inst|out[7]~14 (
// Equation(s):
// \buswire_mux_inst|out[7]~14_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & ((\add_sub_inst|Add0~14_combout ))) # (!\ctrl|add_sub~regout  & (\add_sub_inst|Add1~14_combout ))))

	.dataa(\add_sub_inst|Add1~14_combout ),
	.datab(\add_sub_inst|Add0~14_combout ),
	.datac(clock_counter[1]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[7]~14 .lut_mask = 16'hC0A0;
defparam \buswire_mux_inst|out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N23
cycloneii_lcell_ff \reg3|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[7]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [7]));

// Location: LCFF_X47_Y33_N23
cycloneii_lcell_ff \reg0|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[7]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [7]));

// Location: LCCOMB_X47_Y33_N22
cycloneii_lcell_comb \mux_inst|Selector7~0 (
// Equation(s):
// \mux_inst|Selector7~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [7])))) # (!\ctrl|r0_out~regout  & (\reg1|data_out [7] & (\ctrl|r1_out~regout )))

	.dataa(\reg1|data_out [7]),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg0|data_out [7]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~0 .lut_mask = 16'hF088;
defparam \mux_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N17
cycloneii_lcell_ff \reg4|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[7]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [7]));

// Location: LCFF_X47_Y32_N11
cycloneii_lcell_ff \reg2|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[7]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [7]));

// Location: LCCOMB_X47_Y32_N10
cycloneii_lcell_comb \mux_inst|Selector7~2 (
// Equation(s):
// \mux_inst|Selector7~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [7] & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [7]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneii_lcell_comb \mux_inst|Selector7~3 (
// Equation(s):
// \mux_inst|Selector7~3_combout  = (\mux_inst|Selector7~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [7])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [7]),
	.datad(\mux_inst|Selector7~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N13
cycloneii_lcell_ff \reg6|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[7]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [7]));

// Location: LCFF_X49_Y32_N19
cycloneii_lcell_ff \reg5|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[7]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [7]));

// Location: LCCOMB_X49_Y32_N18
cycloneii_lcell_comb \mux_inst|Selector7~1 (
// Equation(s):
// \mux_inst|Selector7~1_combout  = (!\ctrl|r4_out~regout  & (\ctrl|r5_out~regout  & (\reg5|data_out [7] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\ctrl|r5_out~regout ),
	.datac(\reg5|data_out [7]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~1 .lut_mask = 16'h4000;
defparam \mux_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneii_lcell_comb \mux_inst|Selector7~4 (
// Equation(s):
// \mux_inst|Selector7~4_combout  = (\mux_inst|Selector7~3_combout ) # ((\mux_inst|Selector7~1_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [7])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector7~3_combout ),
	.datac(\reg6|data_out [7]),
	.datad(\mux_inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneii_lcell_comb \mux_inst|Selector7~5 (
// Equation(s):
// \mux_inst|Selector7~5_combout  = (\mux_inst|Selector7~0_combout ) # ((\mux_inst|Selector7~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [7])))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\reg3|data_out [7]),
	.datac(\mux_inst|Selector7~0_combout ),
	.datad(\mux_inst|Selector7~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~5 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneii_lcell_comb \mux_inst|buswires[7] (
// Equation(s):
// \mux_inst|buswires [7] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector7~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [7]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [7]),
	.datac(\mux_inst|Selector7~5_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [7]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[7] .lut_mask = 16'hF0CC;
defparam \mux_inst|buswires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneii_lcell_comb \buswire_mux_inst|out[7]~15 (
// Equation(s):
// \buswire_mux_inst|out[7]~15_combout  = (\buswire_mux_inst|out[7]~14_combout ) # ((!clock_counter[1] & \mux_inst|buswires [7]))

	.dataa(clock_counter[1]),
	.datab(\buswire_mux_inst|out[7]~14_combout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [7]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[7]~15 .lut_mask = 16'hDDCC;
defparam \buswire_mux_inst|out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N17
cycloneii_lcell_ff \regA|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[8]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [8]));

// Location: LCCOMB_X43_Y32_N16
cycloneii_lcell_comb \add_sub_inst|Add0~16 (
// Equation(s):
// \add_sub_inst|Add0~16_combout  = ((\buswire_mux_inst|out[8]~17_combout  $ (\regA|data_out [8] $ (\add_sub_inst|Add0~15 )))) # (GND)
// \add_sub_inst|Add0~17  = CARRY((\buswire_mux_inst|out[8]~17_combout  & (\regA|data_out [8] & !\add_sub_inst|Add0~15 )) # (!\buswire_mux_inst|out[8]~17_combout  & ((\regA|data_out [8]) # (!\add_sub_inst|Add0~15 ))))

	.dataa(\buswire_mux_inst|out[8]~17_combout ),
	.datab(\regA|data_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~15 ),
	.combout(\add_sub_inst|Add0~16_combout ),
	.cout(\add_sub_inst|Add0~17 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~16 .lut_mask = 16'h964D;
defparam \add_sub_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N16
cycloneii_lcell_comb \add_sub_inst|Add1~16 (
// Equation(s):
// \add_sub_inst|Add1~16_combout  = ((\buswire_mux_inst|out[8]~17_combout  $ (\regA|data_out [8] $ (!\add_sub_inst|Add1~15 )))) # (GND)
// \add_sub_inst|Add1~17  = CARRY((\buswire_mux_inst|out[8]~17_combout  & ((\regA|data_out [8]) # (!\add_sub_inst|Add1~15 ))) # (!\buswire_mux_inst|out[8]~17_combout  & (\regA|data_out [8] & !\add_sub_inst|Add1~15 )))

	.dataa(\buswire_mux_inst|out[8]~17_combout ),
	.datab(\regA|data_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~15 ),
	.combout(\add_sub_inst|Add1~16_combout ),
	.cout(\add_sub_inst|Add1~17 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~16 .lut_mask = 16'h698E;
defparam \add_sub_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
cycloneii_lcell_comb \buswire_mux_inst|out[8]~16 (
// Equation(s):
// \buswire_mux_inst|out[8]~16_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & (\add_sub_inst|Add0~16_combout )) # (!\ctrl|add_sub~regout  & ((\add_sub_inst|Add1~16_combout )))))

	.dataa(clock_counter[1]),
	.datab(\add_sub_inst|Add0~16_combout ),
	.datac(\ctrl|add_sub~regout ),
	.datad(\add_sub_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[8]~16 .lut_mask = 16'h8A80;
defparam \buswire_mux_inst|out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N11
cycloneii_lcell_ff \reg3|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[8]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [8]));

// Location: LCFF_X46_Y32_N11
cycloneii_lcell_ff \reg5|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[8]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [8]));

// Location: LCCOMB_X46_Y32_N10
cycloneii_lcell_comb \mux_inst|Selector8~1 (
// Equation(s):
// \mux_inst|Selector8~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [8] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [8]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N23
cycloneii_lcell_ff \reg6|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[8]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [8]));

// Location: LCFF_X46_Y34_N1
cycloneii_lcell_ff \reg4|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[8]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [8]));

// Location: LCFF_X45_Y32_N25
cycloneii_lcell_ff \reg2|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[8]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [8]));

// Location: LCCOMB_X45_Y32_N24
cycloneii_lcell_comb \mux_inst|Selector8~2 (
// Equation(s):
// \mux_inst|Selector8~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [8] & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [8]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneii_lcell_comb \mux_inst|Selector8~3 (
// Equation(s):
// \mux_inst|Selector8~3_combout  = (\mux_inst|Selector8~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [8])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [8]),
	.datad(\mux_inst|Selector8~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneii_lcell_comb \mux_inst|Selector8~4 (
// Equation(s):
// \mux_inst|Selector8~4_combout  = (\mux_inst|Selector8~1_combout ) # ((\mux_inst|Selector8~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [8])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector8~1_combout ),
	.datac(\reg6|data_out [8]),
	.datad(\mux_inst|Selector8~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneii_lcell_comb \mux_inst|Selector8~5 (
// Equation(s):
// \mux_inst|Selector8~5_combout  = (\mux_inst|Selector8~0_combout ) # ((\mux_inst|Selector8~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [8])))

	.dataa(\mux_inst|Selector8~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [8]),
	.datad(\mux_inst|Selector8~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneii_lcell_comb \mux_inst|buswires[8] (
// Equation(s):
// \mux_inst|buswires [8] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector8~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [8]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [8]),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector8~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [8]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[8] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneii_lcell_comb \buswire_mux_inst|out[8]~17 (
// Equation(s):
// \buswire_mux_inst|out[8]~17_combout  = (\buswire_mux_inst|out[8]~16_combout ) # ((!clock_counter[1] & \mux_inst|buswires [8]))

	.dataa(\buswire_mux_inst|out[8]~16_combout ),
	.datab(clock_counter[1]),
	.datac(vcc),
	.datad(\mux_inst|buswires [8]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[8]~17 .lut_mask = 16'hBBAA;
defparam \buswire_mux_inst|out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneii_lcell_comb \add_sub_inst|Add0~18 (
// Equation(s):
// \add_sub_inst|Add0~18_combout  = (\regA|data_out [9] & ((\buswire_mux_inst|out[9]~19_combout  & (!\add_sub_inst|Add0~17 )) # (!\buswire_mux_inst|out[9]~19_combout  & (\add_sub_inst|Add0~17  & VCC)))) # (!\regA|data_out [9] & 
// ((\buswire_mux_inst|out[9]~19_combout  & ((\add_sub_inst|Add0~17 ) # (GND))) # (!\buswire_mux_inst|out[9]~19_combout  & (!\add_sub_inst|Add0~17 ))))
// \add_sub_inst|Add0~19  = CARRY((\regA|data_out [9] & (\buswire_mux_inst|out[9]~19_combout  & !\add_sub_inst|Add0~17 )) # (!\regA|data_out [9] & ((\buswire_mux_inst|out[9]~19_combout ) # (!\add_sub_inst|Add0~17 ))))

	.dataa(\regA|data_out [9]),
	.datab(\buswire_mux_inst|out[9]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~17 ),
	.combout(\add_sub_inst|Add0~18_combout ),
	.cout(\add_sub_inst|Add0~19 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~18 .lut_mask = 16'h694D;
defparam \add_sub_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
cycloneii_lcell_comb \buswire_mux_inst|out[9]~18 (
// Equation(s):
// \buswire_mux_inst|out[9]~18_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & ((\add_sub_inst|Add0~18_combout ))) # (!\ctrl|add_sub~regout  & (\add_sub_inst|Add1~18_combout ))))

	.dataa(\add_sub_inst|Add1~18_combout ),
	.datab(\add_sub_inst|Add0~18_combout ),
	.datac(clock_counter[1]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[9]~18 .lut_mask = 16'hC0A0;
defparam \buswire_mux_inst|out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneii_lcell_comb \reg3|data_out[9]~feeder (
// Equation(s):
// \reg3|data_out[9]~feeder_combout  = \buswire_mux_inst|out[9]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[9]~19_combout ),
	.cin(gnd),
	.combout(\reg3|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N21
cycloneii_lcell_ff \reg3|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [9]));

// Location: LCFF_X46_Y33_N29
cycloneii_lcell_ff \reg6|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[9]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [9]));

// Location: LCFF_X47_Y32_N5
cycloneii_lcell_ff \reg4|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[9]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [9]));

// Location: LCFF_X47_Y32_N19
cycloneii_lcell_ff \reg2|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[9]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [9]));

// Location: LCCOMB_X47_Y32_N18
cycloneii_lcell_comb \mux_inst|Selector9~2 (
// Equation(s):
// \mux_inst|Selector9~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r1_out~regout  & (\reg2|data_out [9] & !\ctrl|r0_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg2|data_out [9]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneii_lcell_comb \mux_inst|Selector9~3 (
// Equation(s):
// \mux_inst|Selector9~3_combout  = (\mux_inst|Selector9~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [9])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [9]),
	.datad(\mux_inst|Selector9~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneii_lcell_comb \mux_inst|Selector9~4 (
// Equation(s):
// \mux_inst|Selector9~4_combout  = (\mux_inst|Selector9~1_combout ) # ((\mux_inst|Selector9~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [9])))

	.dataa(\mux_inst|Selector9~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [9]),
	.datad(\mux_inst|Selector9~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneii_lcell_comb \mux_inst|Selector9~5 (
// Equation(s):
// \mux_inst|Selector9~5_combout  = (\mux_inst|Selector9~0_combout ) # ((\mux_inst|Selector9~4_combout ) # ((\reg3|data_out [9] & \mux_inst|always0~2_combout )))

	.dataa(\mux_inst|Selector9~0_combout ),
	.datab(\reg3|data_out [9]),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector9~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneii_lcell_comb \mux_inst|buswires[9] (
// Equation(s):
// \mux_inst|buswires [9] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector9~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [9]))

	.dataa(\mux_inst|buswires [9]),
	.datab(vcc),
	.datac(\mux_inst|Selector9~5_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [9]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[9] .lut_mask = 16'hF0AA;
defparam \mux_inst|buswires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \buswire_mux_inst|out[9]~19 (
// Equation(s):
// \buswire_mux_inst|out[9]~19_combout  = (\buswire_mux_inst|out[9]~18_combout ) # ((!clock_counter[1] & \mux_inst|buswires [9]))

	.dataa(vcc),
	.datab(clock_counter[1]),
	.datac(\buswire_mux_inst|out[9]~18_combout ),
	.datad(\mux_inst|buswires [9]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[9]~19 .lut_mask = 16'hF3F0;
defparam \buswire_mux_inst|out[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N27
cycloneii_lcell_ff \reg3|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [10]));

// Location: LCFF_X46_Y33_N1
cycloneii_lcell_ff \reg5|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [10]));

// Location: LCCOMB_X46_Y33_N0
cycloneii_lcell_comb \mux_inst|Selector10~1 (
// Equation(s):
// \mux_inst|Selector10~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [10] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [10]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N11
cycloneii_lcell_ff \reg6|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [10]));

// Location: LCFF_X46_Y34_N29
cycloneii_lcell_ff \reg4|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [10]));

// Location: LCFF_X47_Y32_N3
cycloneii_lcell_ff \reg2|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [10]));

// Location: LCCOMB_X47_Y32_N2
cycloneii_lcell_comb \mux_inst|Selector10~2 (
// Equation(s):
// \mux_inst|Selector10~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [10] & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [10]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneii_lcell_comb \mux_inst|Selector10~3 (
// Equation(s):
// \mux_inst|Selector10~3_combout  = (\mux_inst|Selector10~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [10])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [10]),
	.datad(\mux_inst|Selector10~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneii_lcell_comb \mux_inst|Selector10~4 (
// Equation(s):
// \mux_inst|Selector10~4_combout  = (\mux_inst|Selector10~1_combout ) # ((\mux_inst|Selector10~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [10])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector10~1_combout ),
	.datac(\reg6|data_out [10]),
	.datad(\mux_inst|Selector10~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneii_lcell_comb \mux_inst|Selector10~5 (
// Equation(s):
// \mux_inst|Selector10~5_combout  = (\mux_inst|Selector10~0_combout ) # ((\mux_inst|Selector10~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [10])))

	.dataa(\mux_inst|Selector10~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [10]),
	.datad(\mux_inst|Selector10~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneii_lcell_comb \mux_inst|buswires[10] (
// Equation(s):
// \mux_inst|buswires [10] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector10~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [10]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [10]),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector10~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [10]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[10] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N13
cycloneii_lcell_ff \regA|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\buswire_mux_inst|out[10]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [10]));

// Location: LCCOMB_X43_Y32_N20
cycloneii_lcell_comb \add_sub_inst|Add0~20 (
// Equation(s):
// \add_sub_inst|Add0~20_combout  = ((\buswire_mux_inst|out[10]~21_combout  $ (\regA|data_out [10] $ (\add_sub_inst|Add0~19 )))) # (GND)
// \add_sub_inst|Add0~21  = CARRY((\buswire_mux_inst|out[10]~21_combout  & (\regA|data_out [10] & !\add_sub_inst|Add0~19 )) # (!\buswire_mux_inst|out[10]~21_combout  & ((\regA|data_out [10]) # (!\add_sub_inst|Add0~19 ))))

	.dataa(\buswire_mux_inst|out[10]~21_combout ),
	.datab(\regA|data_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~19 ),
	.combout(\add_sub_inst|Add0~20_combout ),
	.cout(\add_sub_inst|Add0~21 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~20 .lut_mask = 16'h964D;
defparam \add_sub_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y32_N19
cycloneii_lcell_ff \regA|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[9]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [9]));

// Location: LCCOMB_X44_Y32_N20
cycloneii_lcell_comb \add_sub_inst|Add1~20 (
// Equation(s):
// \add_sub_inst|Add1~20_combout  = ((\buswire_mux_inst|out[10]~21_combout  $ (\regA|data_out [10] $ (!\add_sub_inst|Add1~19 )))) # (GND)
// \add_sub_inst|Add1~21  = CARRY((\buswire_mux_inst|out[10]~21_combout  & ((\regA|data_out [10]) # (!\add_sub_inst|Add1~19 ))) # (!\buswire_mux_inst|out[10]~21_combout  & (\regA|data_out [10] & !\add_sub_inst|Add1~19 )))

	.dataa(\buswire_mux_inst|out[10]~21_combout ),
	.datab(\regA|data_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~19 ),
	.combout(\add_sub_inst|Add1~20_combout ),
	.cout(\add_sub_inst|Add1~21 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~20 .lut_mask = 16'h698E;
defparam \add_sub_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneii_lcell_comb \buswire_mux_inst|out[10]~20 (
// Equation(s):
// \buswire_mux_inst|out[10]~20_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & (\add_sub_inst|Add0~20_combout )) # (!\ctrl|add_sub~regout  & ((\add_sub_inst|Add1~20_combout )))))

	.dataa(\ctrl|add_sub~regout ),
	.datab(\add_sub_inst|Add0~20_combout ),
	.datac(\add_sub_inst|Add1~20_combout ),
	.datad(clock_counter[1]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[10]~20 .lut_mask = 16'hD800;
defparam \buswire_mux_inst|out[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneii_lcell_comb \buswire_mux_inst|out[10]~21 (
// Equation(s):
// \buswire_mux_inst|out[10]~21_combout  = (\buswire_mux_inst|out[10]~20_combout ) # ((!clock_counter[1] & \mux_inst|buswires [10]))

	.dataa(clock_counter[1]),
	.datab(vcc),
	.datac(\mux_inst|buswires [10]),
	.datad(\buswire_mux_inst|out[10]~20_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[10]~21 .lut_mask = 16'hFF50;
defparam \buswire_mux_inst|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N23
cycloneii_lcell_ff \reg3|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[11]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [11]));

// Location: LCCOMB_X46_Y34_N4
cycloneii_lcell_comb \mux_inst|Selector11~1 (
// Equation(s):
// \mux_inst|Selector11~1_combout  = (\reg5|data_out [11] & (!\ctrl|r4_out~regout  & (\ctrl|r5_out~regout  & \mux_inst|always0~0_combout )))

	.dataa(\reg5|data_out [11]),
	.datab(\ctrl|r4_out~regout ),
	.datac(\ctrl|r5_out~regout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N17
cycloneii_lcell_ff \reg6|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[11]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [11]));

// Location: LCFF_X46_Y34_N7
cycloneii_lcell_ff \reg4|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[11]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [11]));

// Location: LCFF_X45_Y32_N3
cycloneii_lcell_ff \reg2|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[11]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [11]));

// Location: LCCOMB_X45_Y32_N2
cycloneii_lcell_comb \mux_inst|Selector11~2 (
// Equation(s):
// \mux_inst|Selector11~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [11] & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [11]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneii_lcell_comb \mux_inst|Selector11~3 (
// Equation(s):
// \mux_inst|Selector11~3_combout  = (\mux_inst|Selector11~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [11])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [11]),
	.datad(\mux_inst|Selector11~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneii_lcell_comb \mux_inst|Selector11~4 (
// Equation(s):
// \mux_inst|Selector11~4_combout  = (\mux_inst|Selector11~1_combout ) # ((\mux_inst|Selector11~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [11])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector11~1_combout ),
	.datac(\reg6|data_out [11]),
	.datad(\mux_inst|Selector11~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneii_lcell_comb \mux_inst|Selector11~5 (
// Equation(s):
// \mux_inst|Selector11~5_combout  = (\mux_inst|Selector11~0_combout ) # ((\mux_inst|Selector11~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [11])))

	.dataa(\mux_inst|Selector11~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [11]),
	.datad(\mux_inst|Selector11~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneii_lcell_comb \mux_inst|buswires[11] (
// Equation(s):
// \mux_inst|buswires [11] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector11~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [11]))

	.dataa(\mux_inst|buswires [11]),
	.datab(vcc),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector11~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [11]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[11] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N23
cycloneii_lcell_ff \regA|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[11]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [11]));

// Location: LCCOMB_X44_Y32_N22
cycloneii_lcell_comb \add_sub_inst|Add1~22 (
// Equation(s):
// \add_sub_inst|Add1~22_combout  = (\buswire_mux_inst|out[11]~23_combout  & ((\regA|data_out [11] & (\add_sub_inst|Add1~21  & VCC)) # (!\regA|data_out [11] & (!\add_sub_inst|Add1~21 )))) # (!\buswire_mux_inst|out[11]~23_combout  & ((\regA|data_out [11] & 
// (!\add_sub_inst|Add1~21 )) # (!\regA|data_out [11] & ((\add_sub_inst|Add1~21 ) # (GND)))))
// \add_sub_inst|Add1~23  = CARRY((\buswire_mux_inst|out[11]~23_combout  & (!\regA|data_out [11] & !\add_sub_inst|Add1~21 )) # (!\buswire_mux_inst|out[11]~23_combout  & ((!\add_sub_inst|Add1~21 ) # (!\regA|data_out [11]))))

	.dataa(\buswire_mux_inst|out[11]~23_combout ),
	.datab(\regA|data_out [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~21 ),
	.combout(\add_sub_inst|Add1~22_combout ),
	.cout(\add_sub_inst|Add1~23 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~22 .lut_mask = 16'h9617;
defparam \add_sub_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \buswire_mux_inst|out[11]~22 (
// Equation(s):
// \buswire_mux_inst|out[11]~22_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & (\add_sub_inst|Add0~22_combout )) # (!\ctrl|add_sub~regout  & ((\add_sub_inst|Add1~22_combout )))))

	.dataa(\add_sub_inst|Add0~22_combout ),
	.datab(\ctrl|add_sub~regout ),
	.datac(clock_counter[1]),
	.datad(\add_sub_inst|Add1~22_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[11]~22 .lut_mask = 16'hB080;
defparam \buswire_mux_inst|out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneii_lcell_comb \buswire_mux_inst|out[11]~23 (
// Equation(s):
// \buswire_mux_inst|out[11]~23_combout  = (\buswire_mux_inst|out[11]~22_combout ) # ((\mux_inst|buswires [11] & !clock_counter[1]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [11]),
	.datac(clock_counter[1]),
	.datad(\buswire_mux_inst|out[11]~22_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[11]~23 .lut_mask = 16'hFF0C;
defparam \buswire_mux_inst|out[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N17
cycloneii_lcell_ff \reg0|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\buswire_mux_inst|out[12]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [12]));

// Location: LCCOMB_X46_Y34_N18
cycloneii_lcell_comb \mux_inst|Selector12~0 (
// Equation(s):
// \mux_inst|Selector12~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [12])))) # (!\ctrl|r0_out~regout  & (\reg1|data_out [12] & ((\ctrl|r1_out~regout ))))

	.dataa(\reg1|data_out [12]),
	.datab(\reg0|data_out [12]),
	.datac(\ctrl|r1_out~regout ),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~0 .lut_mask = 16'hCCA0;
defparam \mux_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N9
cycloneii_lcell_ff \reg3|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[12]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [12]));

// Location: LCFF_X46_Y34_N9
cycloneii_lcell_ff \reg4|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[12]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [12]));

// Location: LCFF_X45_Y32_N21
cycloneii_lcell_ff \reg2|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[12]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [12]));

// Location: LCCOMB_X45_Y32_N20
cycloneii_lcell_comb \mux_inst|Selector12~2 (
// Equation(s):
// \mux_inst|Selector12~2_combout  = (!\ctrl|r0_out~regout  & (!\ctrl|r1_out~regout  & (\reg2|data_out [12] & \ctrl|r2_out~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg2|data_out [12]),
	.datad(\ctrl|r2_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~2 .lut_mask = 16'h1000;
defparam \mux_inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneii_lcell_comb \mux_inst|Selector12~3 (
// Equation(s):
// \mux_inst|Selector12~3_combout  = (\mux_inst|Selector12~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [12])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [12]),
	.datad(\mux_inst|Selector12~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N15
cycloneii_lcell_ff \reg6|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[12]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [12]));

// Location: LCCOMB_X46_Y34_N14
cycloneii_lcell_comb \mux_inst|Selector12~4 (
// Equation(s):
// \mux_inst|Selector12~4_combout  = (\mux_inst|Selector12~1_combout ) # ((\mux_inst|Selector12~3_combout ) # ((\reg6|data_out [12] & \mux_inst|always0~1_combout )))

	.dataa(\mux_inst|Selector12~1_combout ),
	.datab(\mux_inst|Selector12~3_combout ),
	.datac(\reg6|data_out [12]),
	.datad(\mux_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~4 .lut_mask = 16'hFEEE;
defparam \mux_inst|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneii_lcell_comb \mux_inst|Selector12~5 (
// Equation(s):
// \mux_inst|Selector12~5_combout  = (\mux_inst|Selector12~0_combout ) # ((\mux_inst|Selector12~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [12])))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\mux_inst|Selector12~0_combout ),
	.datac(\reg3|data_out [12]),
	.datad(\mux_inst|Selector12~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~5 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneii_lcell_comb \mux_inst|buswires[12] (
// Equation(s):
// \mux_inst|buswires [12] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector12~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [12]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [12]),
	.datac(\mux_inst|Selector12~5_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [12]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[12] .lut_mask = 16'hF0CC;
defparam \mux_inst|buswires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N9
cycloneii_lcell_ff \regA|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[12]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [12]));

// Location: LCCOMB_X44_Y32_N24
cycloneii_lcell_comb \add_sub_inst|Add1~24 (
// Equation(s):
// \add_sub_inst|Add1~24_combout  = ((\buswire_mux_inst|out[12]~25_combout  $ (\regA|data_out [12] $ (!\add_sub_inst|Add1~23 )))) # (GND)
// \add_sub_inst|Add1~25  = CARRY((\buswire_mux_inst|out[12]~25_combout  & ((\regA|data_out [12]) # (!\add_sub_inst|Add1~23 ))) # (!\buswire_mux_inst|out[12]~25_combout  & (\regA|data_out [12] & !\add_sub_inst|Add1~23 )))

	.dataa(\buswire_mux_inst|out[12]~25_combout ),
	.datab(\regA|data_out [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~23 ),
	.combout(\add_sub_inst|Add1~24_combout ),
	.cout(\add_sub_inst|Add1~25 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~24 .lut_mask = 16'h698E;
defparam \add_sub_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
cycloneii_lcell_comb \buswire_mux_inst|out[12]~24 (
// Equation(s):
// \buswire_mux_inst|out[12]~24_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & (\add_sub_inst|Add0~24_combout )) # (!\ctrl|add_sub~regout  & ((\add_sub_inst|Add1~24_combout )))))

	.dataa(\add_sub_inst|Add0~24_combout ),
	.datab(\ctrl|add_sub~regout ),
	.datac(clock_counter[1]),
	.datad(\add_sub_inst|Add1~24_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[12]~24 .lut_mask = 16'hB080;
defparam \buswire_mux_inst|out[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneii_lcell_comb \buswire_mux_inst|out[12]~25 (
// Equation(s):
// \buswire_mux_inst|out[12]~25_combout  = (\buswire_mux_inst|out[12]~24_combout ) # ((\mux_inst|buswires [12] & !clock_counter[1]))

	.dataa(\mux_inst|buswires [12]),
	.datab(clock_counter[1]),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[12]~24_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[12]~25 .lut_mask = 16'hFF22;
defparam \buswire_mux_inst|out[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N25
cycloneii_lcell_ff \reg3|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[13]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [13]));

// Location: LCFF_X48_Y32_N27
cycloneii_lcell_ff \reg6|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[13]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [13]));

// Location: LCFF_X49_Y32_N21
cycloneii_lcell_ff \reg5|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[13]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [13]));

// Location: LCCOMB_X49_Y32_N20
cycloneii_lcell_comb \mux_inst|Selector13~1 (
// Equation(s):
// \mux_inst|Selector13~1_combout  = (!\ctrl|r4_out~regout  & (\ctrl|r5_out~regout  & (\reg5|data_out [13] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\ctrl|r5_out~regout ),
	.datac(\reg5|data_out [13]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~1 .lut_mask = 16'h4000;
defparam \mux_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneii_lcell_comb \mux_inst|Selector13~4 (
// Equation(s):
// \mux_inst|Selector13~4_combout  = (\mux_inst|Selector13~3_combout ) # ((\mux_inst|Selector13~1_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [13])))

	.dataa(\mux_inst|Selector13~3_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [13]),
	.datad(\mux_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneii_lcell_comb \mux_inst|Selector13~5 (
// Equation(s):
// \mux_inst|Selector13~5_combout  = (\mux_inst|Selector13~0_combout ) # ((\mux_inst|Selector13~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [13])))

	.dataa(\mux_inst|Selector13~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [13]),
	.datad(\mux_inst|Selector13~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneii_lcell_comb \mux_inst|buswires[13] (
// Equation(s):
// \mux_inst|buswires [13] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector13~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [13]))

	.dataa(\mux_inst|buswires [13]),
	.datab(vcc),
	.datac(\mux_inst|Selector13~5_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [13]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[13] .lut_mask = 16'hF0AA;
defparam \mux_inst|buswires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N15
cycloneii_lcell_ff \regA|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\buswire_mux_inst|out[13]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [13]));

// Location: LCCOMB_X44_Y32_N26
cycloneii_lcell_comb \add_sub_inst|Add1~26 (
// Equation(s):
// \add_sub_inst|Add1~26_combout  = (\buswire_mux_inst|out[13]~27_combout  & ((\regA|data_out [13] & (\add_sub_inst|Add1~25  & VCC)) # (!\regA|data_out [13] & (!\add_sub_inst|Add1~25 )))) # (!\buswire_mux_inst|out[13]~27_combout  & ((\regA|data_out [13] & 
// (!\add_sub_inst|Add1~25 )) # (!\regA|data_out [13] & ((\add_sub_inst|Add1~25 ) # (GND)))))
// \add_sub_inst|Add1~27  = CARRY((\buswire_mux_inst|out[13]~27_combout  & (!\regA|data_out [13] & !\add_sub_inst|Add1~25 )) # (!\buswire_mux_inst|out[13]~27_combout  & ((!\add_sub_inst|Add1~25 ) # (!\regA|data_out [13]))))

	.dataa(\buswire_mux_inst|out[13]~27_combout ),
	.datab(\regA|data_out [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add1~25 ),
	.combout(\add_sub_inst|Add1~26_combout ),
	.cout(\add_sub_inst|Add1~27 ));
// synopsys translate_off
defparam \add_sub_inst|Add1~26 .lut_mask = 16'h9617;
defparam \add_sub_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneii_lcell_comb \add_sub_inst|Add0~26 (
// Equation(s):
// \add_sub_inst|Add0~26_combout  = (\regA|data_out [13] & ((\buswire_mux_inst|out[13]~27_combout  & (!\add_sub_inst|Add0~25 )) # (!\buswire_mux_inst|out[13]~27_combout  & (\add_sub_inst|Add0~25  & VCC)))) # (!\regA|data_out [13] & 
// ((\buswire_mux_inst|out[13]~27_combout  & ((\add_sub_inst|Add0~25 ) # (GND))) # (!\buswire_mux_inst|out[13]~27_combout  & (!\add_sub_inst|Add0~25 ))))
// \add_sub_inst|Add0~27  = CARRY((\regA|data_out [13] & (\buswire_mux_inst|out[13]~27_combout  & !\add_sub_inst|Add0~25 )) # (!\regA|data_out [13] & ((\buswire_mux_inst|out[13]~27_combout ) # (!\add_sub_inst|Add0~25 ))))

	.dataa(\regA|data_out [13]),
	.datab(\buswire_mux_inst|out[13]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~25 ),
	.combout(\add_sub_inst|Add0~26_combout ),
	.cout(\add_sub_inst|Add0~27 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~26 .lut_mask = 16'h694D;
defparam \add_sub_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneii_lcell_comb \buswire_mux_inst|out[13]~26 (
// Equation(s):
// \buswire_mux_inst|out[13]~26_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & ((\add_sub_inst|Add0~26_combout ))) # (!\ctrl|add_sub~regout  & (\add_sub_inst|Add1~26_combout ))))

	.dataa(\ctrl|add_sub~regout ),
	.datab(\add_sub_inst|Add1~26_combout ),
	.datac(clock_counter[1]),
	.datad(\add_sub_inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[13]~26 .lut_mask = 16'hE040;
defparam \buswire_mux_inst|out[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneii_lcell_comb \buswire_mux_inst|out[13]~27 (
// Equation(s):
// \buswire_mux_inst|out[13]~27_combout  = (\buswire_mux_inst|out[13]~26_combout ) # ((!clock_counter[1] & \mux_inst|buswires [13]))

	.dataa(clock_counter[1]),
	.datab(vcc),
	.datac(\mux_inst|buswires [13]),
	.datad(\buswire_mux_inst|out[13]~26_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[13]~27 .lut_mask = 16'hFF50;
defparam \buswire_mux_inst|out[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N3
cycloneii_lcell_ff \reg3|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[14]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [14]));

// Location: LCFF_X45_Y32_N23
cycloneii_lcell_ff \reg6|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[14]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [14]));

// Location: LCFF_X44_Y34_N13
cycloneii_lcell_ff \reg4|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[14]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [14]));

// Location: LCFF_X45_Y32_N15
cycloneii_lcell_ff \reg2|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[14]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [14]));

// Location: LCCOMB_X45_Y32_N14
cycloneii_lcell_comb \mux_inst|Selector14~2 (
// Equation(s):
// \mux_inst|Selector14~2_combout  = (!\ctrl|r1_out~regout  & (\ctrl|r2_out~regout  & (\reg2|data_out [14] & !\ctrl|r0_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r2_out~regout ),
	.datac(\reg2|data_out [14]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~2 .lut_mask = 16'h0040;
defparam \mux_inst|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneii_lcell_comb \mux_inst|Selector14~3 (
// Equation(s):
// \mux_inst|Selector14~3_combout  = (\mux_inst|Selector14~2_combout ) # ((\ctrl|r4_out~regout  & (\reg4|data_out [14] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\reg4|data_out [14]),
	.datac(\mux_inst|Selector14~2_combout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~3 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneii_lcell_comb \mux_inst|Selector14~4 (
// Equation(s):
// \mux_inst|Selector14~4_combout  = (\mux_inst|Selector14~1_combout ) # ((\mux_inst|Selector14~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [14])))

	.dataa(\mux_inst|Selector14~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [14]),
	.datad(\mux_inst|Selector14~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
cycloneii_lcell_comb \mux_inst|Selector14~5 (
// Equation(s):
// \mux_inst|Selector14~5_combout  = (\mux_inst|Selector14~0_combout ) # ((\mux_inst|Selector14~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [14])))

	.dataa(\mux_inst|Selector14~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [14]),
	.datad(\mux_inst|Selector14~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N22
cycloneii_lcell_comb \mux_inst|buswires[14] (
// Equation(s):
// \mux_inst|buswires [14] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector14~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [14]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [14]),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector14~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [14]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[14] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
cycloneii_lcell_comb \regA|data_out[14]~feeder (
// Equation(s):
// \regA|data_out[14]~feeder_combout  = \buswire_mux_inst|out[14]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buswire_mux_inst|out[14]~29_combout ),
	.cin(gnd),
	.combout(\regA|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N29
cycloneii_lcell_ff \regA|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regA|data_out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [14]));

// Location: LCCOMB_X43_Y32_N28
cycloneii_lcell_comb \add_sub_inst|Add0~28 (
// Equation(s):
// \add_sub_inst|Add0~28_combout  = ((\buswire_mux_inst|out[14]~29_combout  $ (\regA|data_out [14] $ (\add_sub_inst|Add0~27 )))) # (GND)
// \add_sub_inst|Add0~29  = CARRY((\buswire_mux_inst|out[14]~29_combout  & (\regA|data_out [14] & !\add_sub_inst|Add0~27 )) # (!\buswire_mux_inst|out[14]~29_combout  & ((\regA|data_out [14]) # (!\add_sub_inst|Add0~27 ))))

	.dataa(\buswire_mux_inst|out[14]~29_combout ),
	.datab(\regA|data_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\add_sub_inst|Add0~27 ),
	.combout(\add_sub_inst|Add0~28_combout ),
	.cout(\add_sub_inst|Add0~29 ));
// synopsys translate_off
defparam \add_sub_inst|Add0~28 .lut_mask = 16'h964D;
defparam \add_sub_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
cycloneii_lcell_comb \buswire_mux_inst|out[14]~28 (
// Equation(s):
// \buswire_mux_inst|out[14]~28_combout  = (clock_counter[1] & ((\ctrl|add_sub~regout  & ((\add_sub_inst|Add0~28_combout ))) # (!\ctrl|add_sub~regout  & (\add_sub_inst|Add1~28_combout ))))

	.dataa(clock_counter[1]),
	.datab(\ctrl|add_sub~regout ),
	.datac(\add_sub_inst|Add1~28_combout ),
	.datad(\add_sub_inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[14]~28 .lut_mask = 16'hA820;
defparam \buswire_mux_inst|out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
cycloneii_lcell_comb \buswire_mux_inst|out[14]~29 (
// Equation(s):
// \buswire_mux_inst|out[14]~29_combout  = (\buswire_mux_inst|out[14]~28_combout ) # ((\mux_inst|buswires [14] & !clock_counter[1]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [14]),
	.datac(clock_counter[1]),
	.datad(\buswire_mux_inst|out[14]~28_combout ),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[14]~29 .lut_mask = 16'hFF0C;
defparam \buswire_mux_inst|out[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N7
cycloneii_lcell_ff \reg3|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[15]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [15]));

// Location: LCFF_X46_Y32_N29
cycloneii_lcell_ff \reg5|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[15]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [15]));

// Location: LCCOMB_X46_Y32_N28
cycloneii_lcell_comb \mux_inst|Selector15~1 (
// Equation(s):
// \mux_inst|Selector15~1_combout  = (\ctrl|r5_out~regout  & (!\ctrl|r4_out~regout  & (\reg5|data_out [15] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [15]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~1 .lut_mask = 16'h2000;
defparam \mux_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N21
cycloneii_lcell_ff \reg6|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[15]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [15]));

// Location: LCFF_X46_Y34_N27
cycloneii_lcell_ff \reg4|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[15]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [15]));

// Location: LCFF_X45_Y32_N31
cycloneii_lcell_ff \reg2|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[15]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [15]));

// Location: LCCOMB_X45_Y32_N30
cycloneii_lcell_comb \mux_inst|Selector15~2 (
// Equation(s):
// \mux_inst|Selector15~2_combout  = (!\ctrl|r0_out~regout  & (!\ctrl|r1_out~regout  & (\reg2|data_out [15] & \ctrl|r2_out~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg2|data_out [15]),
	.datad(\ctrl|r2_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~2 .lut_mask = 16'h1000;
defparam \mux_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneii_lcell_comb \mux_inst|Selector15~3 (
// Equation(s):
// \mux_inst|Selector15~3_combout  = (\mux_inst|Selector15~2_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|r4_out~regout  & \reg4|data_out [15])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg4|data_out [15]),
	.datad(\mux_inst|Selector15~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneii_lcell_comb \mux_inst|Selector15~4 (
// Equation(s):
// \mux_inst|Selector15~4_combout  = (\mux_inst|Selector15~1_combout ) # ((\mux_inst|Selector15~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [15])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector15~1_combout ),
	.datac(\reg6|data_out [15]),
	.datad(\mux_inst|Selector15~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneii_lcell_comb \mux_inst|Selector15~5 (
// Equation(s):
// \mux_inst|Selector15~5_combout  = (\mux_inst|Selector15~0_combout ) # ((\mux_inst|Selector15~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [15])))

	.dataa(\mux_inst|Selector15~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [15]),
	.datad(\mux_inst|Selector15~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneii_lcell_comb \mux_inst|buswires[15] (
// Equation(s):
// \mux_inst|buswires [15] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector15~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [15]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [15]),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector15~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [15]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[15] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneii_lcell_comb \buswire_mux_inst|out[15]~32 (
// Equation(s):
// \buswire_mux_inst|out[15]~32_combout  = (clock_counter[1] & (\add_sub_inst|Add1~30_combout  & ((!\ctrl|add_sub~regout )))) # (!clock_counter[1] & (((\mux_inst|buswires [15]))))

	.dataa(\add_sub_inst|Add1~30_combout ),
	.datab(\mux_inst|buswires [15]),
	.datac(\ctrl|add_sub~regout ),
	.datad(clock_counter[1]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[15]~32 .lut_mask = 16'h0ACC;
defparam \buswire_mux_inst|out[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N31
cycloneii_lcell_ff \regA|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\buswire_mux_inst|out[15]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [15]));

// Location: LCCOMB_X43_Y32_N30
cycloneii_lcell_comb \add_sub_inst|Add0~30 (
// Equation(s):
// \add_sub_inst|Add0~30_combout  = \buswire_mux_inst|out[15]~33_combout  $ (\add_sub_inst|Add0~29  $ (!\regA|data_out [15]))

	.dataa(vcc),
	.datab(\buswire_mux_inst|out[15]~33_combout ),
	.datac(vcc),
	.datad(\regA|data_out [15]),
	.cin(\add_sub_inst|Add0~29 ),
	.combout(\add_sub_inst|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_inst|Add0~30 .lut_mask = 16'h3CC3;
defparam \add_sub_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneii_lcell_comb \buswire_mux_inst|out[15]~33 (
// Equation(s):
// \buswire_mux_inst|out[15]~33_combout  = (\buswire_mux_inst|out[15]~32_combout ) # ((\add_sub_inst|Add0~30_combout  & (\ctrl|add_sub~regout  & clock_counter[1])))

	.dataa(\buswire_mux_inst|out[15]~32_combout ),
	.datab(\add_sub_inst|Add0~30_combout ),
	.datac(\ctrl|add_sub~regout ),
	.datad(clock_counter[1]),
	.cin(gnd),
	.combout(\buswire_mux_inst|out[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \buswire_mux_inst|out[15]~33 .lut_mask = 16'hEAAA;
defparam \buswire_mux_inst|out[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[0]));
// synopsys translate_off
defparam \din[0]~I .input_async_reset = "none";
defparam \din[0]~I .input_power_up = "low";
defparam \din[0]~I .input_register_mode = "none";
defparam \din[0]~I .input_sync_reset = "none";
defparam \din[0]~I .oe_async_reset = "none";
defparam \din[0]~I .oe_power_up = "low";
defparam \din[0]~I .oe_register_mode = "none";
defparam \din[0]~I .oe_sync_reset = "none";
defparam \din[0]~I .operation_mode = "input";
defparam \din[0]~I .output_async_reset = "none";
defparam \din[0]~I .output_power_up = "low";
defparam \din[0]~I .output_register_mode = "none";
defparam \din[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[1]));
// synopsys translate_off
defparam \din[1]~I .input_async_reset = "none";
defparam \din[1]~I .input_power_up = "low";
defparam \din[1]~I .input_register_mode = "none";
defparam \din[1]~I .input_sync_reset = "none";
defparam \din[1]~I .oe_async_reset = "none";
defparam \din[1]~I .oe_power_up = "low";
defparam \din[1]~I .oe_register_mode = "none";
defparam \din[1]~I .oe_sync_reset = "none";
defparam \din[1]~I .operation_mode = "input";
defparam \din[1]~I .output_async_reset = "none";
defparam \din[1]~I .output_power_up = "low";
defparam \din[1]~I .output_register_mode = "none";
defparam \din[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[2]));
// synopsys translate_off
defparam \din[2]~I .input_async_reset = "none";
defparam \din[2]~I .input_power_up = "low";
defparam \din[2]~I .input_register_mode = "none";
defparam \din[2]~I .input_sync_reset = "none";
defparam \din[2]~I .oe_async_reset = "none";
defparam \din[2]~I .oe_power_up = "low";
defparam \din[2]~I .oe_register_mode = "none";
defparam \din[2]~I .oe_sync_reset = "none";
defparam \din[2]~I .operation_mode = "input";
defparam \din[2]~I .output_async_reset = "none";
defparam \din[2]~I .output_power_up = "low";
defparam \din[2]~I .output_register_mode = "none";
defparam \din[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[3]));
// synopsys translate_off
defparam \din[3]~I .input_async_reset = "none";
defparam \din[3]~I .input_power_up = "low";
defparam \din[3]~I .input_register_mode = "none";
defparam \din[3]~I .input_sync_reset = "none";
defparam \din[3]~I .oe_async_reset = "none";
defparam \din[3]~I .oe_power_up = "low";
defparam \din[3]~I .oe_register_mode = "none";
defparam \din[3]~I .oe_sync_reset = "none";
defparam \din[3]~I .operation_mode = "input";
defparam \din[3]~I .output_async_reset = "none";
defparam \din[3]~I .output_power_up = "low";
defparam \din[3]~I .output_register_mode = "none";
defparam \din[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[4]));
// synopsys translate_off
defparam \din[4]~I .input_async_reset = "none";
defparam \din[4]~I .input_power_up = "low";
defparam \din[4]~I .input_register_mode = "none";
defparam \din[4]~I .input_sync_reset = "none";
defparam \din[4]~I .oe_async_reset = "none";
defparam \din[4]~I .oe_power_up = "low";
defparam \din[4]~I .oe_register_mode = "none";
defparam \din[4]~I .oe_sync_reset = "none";
defparam \din[4]~I .operation_mode = "input";
defparam \din[4]~I .output_async_reset = "none";
defparam \din[4]~I .output_power_up = "low";
defparam \din[4]~I .output_register_mode = "none";
defparam \din[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[5]));
// synopsys translate_off
defparam \din[5]~I .input_async_reset = "none";
defparam \din[5]~I .input_power_up = "low";
defparam \din[5]~I .input_register_mode = "none";
defparam \din[5]~I .input_sync_reset = "none";
defparam \din[5]~I .oe_async_reset = "none";
defparam \din[5]~I .oe_power_up = "low";
defparam \din[5]~I .oe_register_mode = "none";
defparam \din[5]~I .oe_sync_reset = "none";
defparam \din[5]~I .operation_mode = "input";
defparam \din[5]~I .output_async_reset = "none";
defparam \din[5]~I .output_power_up = "low";
defparam \din[5]~I .output_register_mode = "none";
defparam \din[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[6]));
// synopsys translate_off
defparam \din[6]~I .input_async_reset = "none";
defparam \din[6]~I .input_power_up = "low";
defparam \din[6]~I .input_register_mode = "none";
defparam \din[6]~I .input_sync_reset = "none";
defparam \din[6]~I .oe_async_reset = "none";
defparam \din[6]~I .oe_power_up = "low";
defparam \din[6]~I .oe_register_mode = "none";
defparam \din[6]~I .oe_sync_reset = "none";
defparam \din[6]~I .operation_mode = "input";
defparam \din[6]~I .output_async_reset = "none";
defparam \din[6]~I .output_power_up = "low";
defparam \din[6]~I .output_register_mode = "none";
defparam \din[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[7]));
// synopsys translate_off
defparam \din[7]~I .input_async_reset = "none";
defparam \din[7]~I .input_power_up = "low";
defparam \din[7]~I .input_register_mode = "none";
defparam \din[7]~I .input_sync_reset = "none";
defparam \din[7]~I .oe_async_reset = "none";
defparam \din[7]~I .oe_power_up = "low";
defparam \din[7]~I .oe_register_mode = "none";
defparam \din[7]~I .oe_sync_reset = "none";
defparam \din[7]~I .operation_mode = "input";
defparam \din[7]~I .output_async_reset = "none";
defparam \din[7]~I .output_power_up = "low";
defparam \din[7]~I .output_register_mode = "none";
defparam \din[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[8]));
// synopsys translate_off
defparam \din[8]~I .input_async_reset = "none";
defparam \din[8]~I .input_power_up = "low";
defparam \din[8]~I .input_register_mode = "none";
defparam \din[8]~I .input_sync_reset = "none";
defparam \din[8]~I .oe_async_reset = "none";
defparam \din[8]~I .oe_power_up = "low";
defparam \din[8]~I .oe_register_mode = "none";
defparam \din[8]~I .oe_sync_reset = "none";
defparam \din[8]~I .operation_mode = "input";
defparam \din[8]~I .output_async_reset = "none";
defparam \din[8]~I .output_power_up = "low";
defparam \din[8]~I .output_register_mode = "none";
defparam \din[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[9]));
// synopsys translate_off
defparam \din[9]~I .input_async_reset = "none";
defparam \din[9]~I .input_power_up = "low";
defparam \din[9]~I .input_register_mode = "none";
defparam \din[9]~I .input_sync_reset = "none";
defparam \din[9]~I .oe_async_reset = "none";
defparam \din[9]~I .oe_power_up = "low";
defparam \din[9]~I .oe_register_mode = "none";
defparam \din[9]~I .oe_sync_reset = "none";
defparam \din[9]~I .operation_mode = "input";
defparam \din[9]~I .output_async_reset = "none";
defparam \din[9]~I .output_power_up = "low";
defparam \din[9]~I .output_register_mode = "none";
defparam \din[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[10]));
// synopsys translate_off
defparam \din[10]~I .input_async_reset = "none";
defparam \din[10]~I .input_power_up = "low";
defparam \din[10]~I .input_register_mode = "none";
defparam \din[10]~I .input_sync_reset = "none";
defparam \din[10]~I .oe_async_reset = "none";
defparam \din[10]~I .oe_power_up = "low";
defparam \din[10]~I .oe_register_mode = "none";
defparam \din[10]~I .oe_sync_reset = "none";
defparam \din[10]~I .operation_mode = "input";
defparam \din[10]~I .output_async_reset = "none";
defparam \din[10]~I .output_power_up = "low";
defparam \din[10]~I .output_register_mode = "none";
defparam \din[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[11]));
// synopsys translate_off
defparam \din[11]~I .input_async_reset = "none";
defparam \din[11]~I .input_power_up = "low";
defparam \din[11]~I .input_register_mode = "none";
defparam \din[11]~I .input_sync_reset = "none";
defparam \din[11]~I .oe_async_reset = "none";
defparam \din[11]~I .oe_power_up = "low";
defparam \din[11]~I .oe_register_mode = "none";
defparam \din[11]~I .oe_sync_reset = "none";
defparam \din[11]~I .operation_mode = "input";
defparam \din[11]~I .output_async_reset = "none";
defparam \din[11]~I .output_power_up = "low";
defparam \din[11]~I .output_register_mode = "none";
defparam \din[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[12]));
// synopsys translate_off
defparam \din[12]~I .input_async_reset = "none";
defparam \din[12]~I .input_power_up = "low";
defparam \din[12]~I .input_register_mode = "none";
defparam \din[12]~I .input_sync_reset = "none";
defparam \din[12]~I .oe_async_reset = "none";
defparam \din[12]~I .oe_power_up = "low";
defparam \din[12]~I .oe_register_mode = "none";
defparam \din[12]~I .oe_sync_reset = "none";
defparam \din[12]~I .operation_mode = "input";
defparam \din[12]~I .output_async_reset = "none";
defparam \din[12]~I .output_power_up = "low";
defparam \din[12]~I .output_register_mode = "none";
defparam \din[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[13]));
// synopsys translate_off
defparam \din[13]~I .input_async_reset = "none";
defparam \din[13]~I .input_power_up = "low";
defparam \din[13]~I .input_register_mode = "none";
defparam \din[13]~I .input_sync_reset = "none";
defparam \din[13]~I .oe_async_reset = "none";
defparam \din[13]~I .oe_power_up = "low";
defparam \din[13]~I .oe_register_mode = "none";
defparam \din[13]~I .oe_sync_reset = "none";
defparam \din[13]~I .operation_mode = "input";
defparam \din[13]~I .output_async_reset = "none";
defparam \din[13]~I .output_power_up = "low";
defparam \din[13]~I .output_register_mode = "none";
defparam \din[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[14]));
// synopsys translate_off
defparam \din[14]~I .input_async_reset = "none";
defparam \din[14]~I .input_power_up = "low";
defparam \din[14]~I .input_register_mode = "none";
defparam \din[14]~I .input_sync_reset = "none";
defparam \din[14]~I .oe_async_reset = "none";
defparam \din[14]~I .oe_power_up = "low";
defparam \din[14]~I .oe_register_mode = "none";
defparam \din[14]~I .oe_sync_reset = "none";
defparam \din[14]~I .operation_mode = "input";
defparam \din[14]~I .output_async_reset = "none";
defparam \din[14]~I .output_power_up = "low";
defparam \din[14]~I .output_register_mode = "none";
defparam \din[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[15]));
// synopsys translate_off
defparam \din[15]~I .input_async_reset = "none";
defparam \din[15]~I .input_power_up = "low";
defparam \din[15]~I .input_register_mode = "none";
defparam \din[15]~I .input_sync_reset = "none";
defparam \din[15]~I .oe_async_reset = "none";
defparam \din[15]~I .oe_power_up = "low";
defparam \din[15]~I .oe_register_mode = "none";
defparam \din[15]~I .oe_sync_reset = "none";
defparam \din[15]~I .operation_mode = "input";
defparam \din[15]~I .output_async_reset = "none";
defparam \din[15]~I .output_power_up = "low";
defparam \din[15]~I .output_register_mode = "none";
defparam \din[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[0]~I (
	.datain(\buswire_mux_inst|out[0]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[0]));
// synopsys translate_off
defparam \q[0]~I .input_async_reset = "none";
defparam \q[0]~I .input_power_up = "low";
defparam \q[0]~I .input_register_mode = "none";
defparam \q[0]~I .input_sync_reset = "none";
defparam \q[0]~I .oe_async_reset = "none";
defparam \q[0]~I .oe_power_up = "low";
defparam \q[0]~I .oe_register_mode = "none";
defparam \q[0]~I .oe_sync_reset = "none";
defparam \q[0]~I .operation_mode = "output";
defparam \q[0]~I .output_async_reset = "none";
defparam \q[0]~I .output_power_up = "low";
defparam \q[0]~I .output_register_mode = "none";
defparam \q[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[1]~I (
	.datain(\buswire_mux_inst|out[1]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[1]));
// synopsys translate_off
defparam \q[1]~I .input_async_reset = "none";
defparam \q[1]~I .input_power_up = "low";
defparam \q[1]~I .input_register_mode = "none";
defparam \q[1]~I .input_sync_reset = "none";
defparam \q[1]~I .oe_async_reset = "none";
defparam \q[1]~I .oe_power_up = "low";
defparam \q[1]~I .oe_register_mode = "none";
defparam \q[1]~I .oe_sync_reset = "none";
defparam \q[1]~I .operation_mode = "output";
defparam \q[1]~I .output_async_reset = "none";
defparam \q[1]~I .output_power_up = "low";
defparam \q[1]~I .output_register_mode = "none";
defparam \q[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[2]~I (
	.datain(\buswire_mux_inst|out[2]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[2]));
// synopsys translate_off
defparam \q[2]~I .input_async_reset = "none";
defparam \q[2]~I .input_power_up = "low";
defparam \q[2]~I .input_register_mode = "none";
defparam \q[2]~I .input_sync_reset = "none";
defparam \q[2]~I .oe_async_reset = "none";
defparam \q[2]~I .oe_power_up = "low";
defparam \q[2]~I .oe_register_mode = "none";
defparam \q[2]~I .oe_sync_reset = "none";
defparam \q[2]~I .operation_mode = "output";
defparam \q[2]~I .output_async_reset = "none";
defparam \q[2]~I .output_power_up = "low";
defparam \q[2]~I .output_register_mode = "none";
defparam \q[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[3]~I (
	.datain(\buswire_mux_inst|out[3]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[3]));
// synopsys translate_off
defparam \q[3]~I .input_async_reset = "none";
defparam \q[3]~I .input_power_up = "low";
defparam \q[3]~I .input_register_mode = "none";
defparam \q[3]~I .input_sync_reset = "none";
defparam \q[3]~I .oe_async_reset = "none";
defparam \q[3]~I .oe_power_up = "low";
defparam \q[3]~I .oe_register_mode = "none";
defparam \q[3]~I .oe_sync_reset = "none";
defparam \q[3]~I .operation_mode = "output";
defparam \q[3]~I .output_async_reset = "none";
defparam \q[3]~I .output_power_up = "low";
defparam \q[3]~I .output_register_mode = "none";
defparam \q[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[4]~I (
	.datain(\buswire_mux_inst|out[4]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[4]));
// synopsys translate_off
defparam \q[4]~I .input_async_reset = "none";
defparam \q[4]~I .input_power_up = "low";
defparam \q[4]~I .input_register_mode = "none";
defparam \q[4]~I .input_sync_reset = "none";
defparam \q[4]~I .oe_async_reset = "none";
defparam \q[4]~I .oe_power_up = "low";
defparam \q[4]~I .oe_register_mode = "none";
defparam \q[4]~I .oe_sync_reset = "none";
defparam \q[4]~I .operation_mode = "output";
defparam \q[4]~I .output_async_reset = "none";
defparam \q[4]~I .output_power_up = "low";
defparam \q[4]~I .output_register_mode = "none";
defparam \q[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[5]~I (
	.datain(\buswire_mux_inst|out[5]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[5]));
// synopsys translate_off
defparam \q[5]~I .input_async_reset = "none";
defparam \q[5]~I .input_power_up = "low";
defparam \q[5]~I .input_register_mode = "none";
defparam \q[5]~I .input_sync_reset = "none";
defparam \q[5]~I .oe_async_reset = "none";
defparam \q[5]~I .oe_power_up = "low";
defparam \q[5]~I .oe_register_mode = "none";
defparam \q[5]~I .oe_sync_reset = "none";
defparam \q[5]~I .operation_mode = "output";
defparam \q[5]~I .output_async_reset = "none";
defparam \q[5]~I .output_power_up = "low";
defparam \q[5]~I .output_register_mode = "none";
defparam \q[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[6]~I (
	.datain(\buswire_mux_inst|out[6]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[6]));
// synopsys translate_off
defparam \q[6]~I .input_async_reset = "none";
defparam \q[6]~I .input_power_up = "low";
defparam \q[6]~I .input_register_mode = "none";
defparam \q[6]~I .input_sync_reset = "none";
defparam \q[6]~I .oe_async_reset = "none";
defparam \q[6]~I .oe_power_up = "low";
defparam \q[6]~I .oe_register_mode = "none";
defparam \q[6]~I .oe_sync_reset = "none";
defparam \q[6]~I .operation_mode = "output";
defparam \q[6]~I .output_async_reset = "none";
defparam \q[6]~I .output_power_up = "low";
defparam \q[6]~I .output_register_mode = "none";
defparam \q[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[7]~I (
	.datain(\buswire_mux_inst|out[7]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[7]));
// synopsys translate_off
defparam \q[7]~I .input_async_reset = "none";
defparam \q[7]~I .input_power_up = "low";
defparam \q[7]~I .input_register_mode = "none";
defparam \q[7]~I .input_sync_reset = "none";
defparam \q[7]~I .oe_async_reset = "none";
defparam \q[7]~I .oe_power_up = "low";
defparam \q[7]~I .oe_register_mode = "none";
defparam \q[7]~I .oe_sync_reset = "none";
defparam \q[7]~I .operation_mode = "output";
defparam \q[7]~I .output_async_reset = "none";
defparam \q[7]~I .output_power_up = "low";
defparam \q[7]~I .output_register_mode = "none";
defparam \q[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[8]~I (
	.datain(\buswire_mux_inst|out[8]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[8]));
// synopsys translate_off
defparam \q[8]~I .input_async_reset = "none";
defparam \q[8]~I .input_power_up = "low";
defparam \q[8]~I .input_register_mode = "none";
defparam \q[8]~I .input_sync_reset = "none";
defparam \q[8]~I .oe_async_reset = "none";
defparam \q[8]~I .oe_power_up = "low";
defparam \q[8]~I .oe_register_mode = "none";
defparam \q[8]~I .oe_sync_reset = "none";
defparam \q[8]~I .operation_mode = "output";
defparam \q[8]~I .output_async_reset = "none";
defparam \q[8]~I .output_power_up = "low";
defparam \q[8]~I .output_register_mode = "none";
defparam \q[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[9]~I (
	.datain(\buswire_mux_inst|out[9]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[9]));
// synopsys translate_off
defparam \q[9]~I .input_async_reset = "none";
defparam \q[9]~I .input_power_up = "low";
defparam \q[9]~I .input_register_mode = "none";
defparam \q[9]~I .input_sync_reset = "none";
defparam \q[9]~I .oe_async_reset = "none";
defparam \q[9]~I .oe_power_up = "low";
defparam \q[9]~I .oe_register_mode = "none";
defparam \q[9]~I .oe_sync_reset = "none";
defparam \q[9]~I .operation_mode = "output";
defparam \q[9]~I .output_async_reset = "none";
defparam \q[9]~I .output_power_up = "low";
defparam \q[9]~I .output_register_mode = "none";
defparam \q[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[10]~I (
	.datain(\buswire_mux_inst|out[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[10]));
// synopsys translate_off
defparam \q[10]~I .input_async_reset = "none";
defparam \q[10]~I .input_power_up = "low";
defparam \q[10]~I .input_register_mode = "none";
defparam \q[10]~I .input_sync_reset = "none";
defparam \q[10]~I .oe_async_reset = "none";
defparam \q[10]~I .oe_power_up = "low";
defparam \q[10]~I .oe_register_mode = "none";
defparam \q[10]~I .oe_sync_reset = "none";
defparam \q[10]~I .operation_mode = "output";
defparam \q[10]~I .output_async_reset = "none";
defparam \q[10]~I .output_power_up = "low";
defparam \q[10]~I .output_register_mode = "none";
defparam \q[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[11]~I (
	.datain(\buswire_mux_inst|out[11]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[11]));
// synopsys translate_off
defparam \q[11]~I .input_async_reset = "none";
defparam \q[11]~I .input_power_up = "low";
defparam \q[11]~I .input_register_mode = "none";
defparam \q[11]~I .input_sync_reset = "none";
defparam \q[11]~I .oe_async_reset = "none";
defparam \q[11]~I .oe_power_up = "low";
defparam \q[11]~I .oe_register_mode = "none";
defparam \q[11]~I .oe_sync_reset = "none";
defparam \q[11]~I .operation_mode = "output";
defparam \q[11]~I .output_async_reset = "none";
defparam \q[11]~I .output_power_up = "low";
defparam \q[11]~I .output_register_mode = "none";
defparam \q[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[12]~I (
	.datain(\buswire_mux_inst|out[12]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[12]));
// synopsys translate_off
defparam \q[12]~I .input_async_reset = "none";
defparam \q[12]~I .input_power_up = "low";
defparam \q[12]~I .input_register_mode = "none";
defparam \q[12]~I .input_sync_reset = "none";
defparam \q[12]~I .oe_async_reset = "none";
defparam \q[12]~I .oe_power_up = "low";
defparam \q[12]~I .oe_register_mode = "none";
defparam \q[12]~I .oe_sync_reset = "none";
defparam \q[12]~I .operation_mode = "output";
defparam \q[12]~I .output_async_reset = "none";
defparam \q[12]~I .output_power_up = "low";
defparam \q[12]~I .output_register_mode = "none";
defparam \q[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[13]~I (
	.datain(\buswire_mux_inst|out[13]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[13]));
// synopsys translate_off
defparam \q[13]~I .input_async_reset = "none";
defparam \q[13]~I .input_power_up = "low";
defparam \q[13]~I .input_register_mode = "none";
defparam \q[13]~I .input_sync_reset = "none";
defparam \q[13]~I .oe_async_reset = "none";
defparam \q[13]~I .oe_power_up = "low";
defparam \q[13]~I .oe_register_mode = "none";
defparam \q[13]~I .oe_sync_reset = "none";
defparam \q[13]~I .operation_mode = "output";
defparam \q[13]~I .output_async_reset = "none";
defparam \q[13]~I .output_power_up = "low";
defparam \q[13]~I .output_register_mode = "none";
defparam \q[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[14]~I (
	.datain(\buswire_mux_inst|out[14]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[14]));
// synopsys translate_off
defparam \q[14]~I .input_async_reset = "none";
defparam \q[14]~I .input_power_up = "low";
defparam \q[14]~I .input_register_mode = "none";
defparam \q[14]~I .input_sync_reset = "none";
defparam \q[14]~I .oe_async_reset = "none";
defparam \q[14]~I .oe_power_up = "low";
defparam \q[14]~I .oe_register_mode = "none";
defparam \q[14]~I .oe_sync_reset = "none";
defparam \q[14]~I .operation_mode = "output";
defparam \q[14]~I .output_async_reset = "none";
defparam \q[14]~I .output_power_up = "low";
defparam \q[14]~I .output_register_mode = "none";
defparam \q[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[15]~I (
	.datain(\buswire_mux_inst|out[15]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[15]));
// synopsys translate_off
defparam \q[15]~I .input_async_reset = "none";
defparam \q[15]~I .input_power_up = "low";
defparam \q[15]~I .input_register_mode = "none";
defparam \q[15]~I .input_sync_reset = "none";
defparam \q[15]~I .oe_async_reset = "none";
defparam \q[15]~I .oe_power_up = "low";
defparam \q[15]~I .oe_register_mode = "none";
defparam \q[15]~I .oe_sync_reset = "none";
defparam \q[15]~I .operation_mode = "output";
defparam \q[15]~I .output_async_reset = "none";
defparam \q[15]~I .output_power_up = "low";
defparam \q[15]~I .output_register_mode = "none";
defparam \q[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
