# Compile of testfixture.v was successful.
# Compile of MPQ.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.test
# vsim work.test 
# Start time: 16:34:50 on May 24,2024
# Loading work.test
# Loading work.MPQ
# Loading work.RAM
vlog testfixture.v +define+P0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:19 on May 24,2024
# vlog -reportprogress 300 testfixture.v "+define+P0" 
# -- Compiling module test
# -- Compiling module RAM
# 
# Top level modules:
# 	test
# End time: 16:35:19 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test
# End time: 16:35:31 on May 24,2024, Elapsed time: 0:00:41
# Errors: 0, Warnings: 4
# vsim work.test 
# Start time: 16:35:31 on May 24,2024
# Loading work.test
# Loading work.MPQ
# Loading work.RAM
add wave -position insertpoint  \
sim:/test/clk \
sim:/test/rst \
sim:/test/data_valid \
sim:/test/data \
sim:/test/cmd_valid \
sim:/test/cmd \
sim:/test/index \
sim:/test/value \
sim:/test/busy \
sim:/test/RAM_valid \
sim:/test/RAM_A \
sim:/test/RAM_D \
sim:/test/done
run -all
#  ****************************               
#  **                        **               
#  **  Congratulations !!    **               
#  **                        **       |__||  
#  **  Simulation PASS !!    **      / O.O  | 
#  **                        **    /_____   | 
#  **  Your score =100       **   /^ ^ ^ \  |
#  **                        **  |^ ^ ^ ^ |w| 
#  ****************************   \m___m__|_|
# ** Note: $finish    : testfixture.v(157)
#    Time: 127510 ns  Iteration: 0  Instance: /test
# 1
# Break in Module test at testfixture.v line 157
