

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,0:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler      warp_limiting:2:1:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
04ca1049a9a92d304ff311337d9d67db  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_hU9kAq
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uOg7E2"
Running: cat _ptx_uOg7E2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_TZdrgF
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_TZdrgF --output-file  /dev/null 2> _ptx_uOg7E2info"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uOg7E2 _ptx2_TZdrgF _ptx_uOg7E2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 1920 (ipc= 3.8) sim_rate=960 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 07:00:40 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(27,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(23,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 487360 (ipc=139.2) sim_rate=162453 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:00:41 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(12,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(51,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(34,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(33,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 924352 (ipc=205.4) sim_rate=231088 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:00:42 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(67,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1277504 (ipc=232.3) sim_rate=255500 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:00:43 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(68,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(20,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1606496 (ipc=229.5) sim_rate=267749 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:00:44 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(59,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1892448 (ipc=236.6) sim_rate=270349 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:00:45 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(3,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2231328 (ipc=234.9) sim_rate=278916 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:00:46 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(74,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(42,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(19,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2574176 (ipc=234.0) sim_rate=286019 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:00:47 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(24,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(42,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(83,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2952288 (ipc=246.0) sim_rate=295228 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:00:48 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(58,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(38,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(59,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(27,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3473360 (ipc=267.2) sim_rate=315760 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:00:49 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(14,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(48,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(3,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3873417 (ipc=276.7) sim_rate=322784 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:00:50 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(14,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(87,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(29,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(38,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(26,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4357665 (ipc=290.5) sim_rate=335205 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:00:51 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(26,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(15,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(12,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4612861 (ipc=297.6) sim_rate=329490 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:00:52 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(61,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(22,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(25,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(5,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(8,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5121939 (ipc=301.3) sim_rate=341462 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:00:53 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(70,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(7,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(22,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5523062 (ipc=306.8) sim_rate=345191 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:00:54 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(64,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(14,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(31,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 5794394 (ipc=305.0) sim_rate=340846 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:00:55 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(28,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(60,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6112890 (ipc=305.6) sim_rate=339605 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:00:56 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(10,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(18,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 6452122 (ipc=300.1) sim_rate=339585 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:00:57 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(12,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(24,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(73,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(15,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(16,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 6967898 (ipc=303.0) sim_rate=348394 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:00:58 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(63,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(41,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 7325678 (ipc=305.2) sim_rate=348841 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:00:59 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(41,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(41,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(87,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(41,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(4,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 7904745 (ipc=316.2) sim_rate=359306 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:01:00 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(18,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(11,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(62,0,0) tid=(194,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(63,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 8219427 (ipc=322.3) sim_rate=357366 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:01:01 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(15,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26075,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26076,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(36,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26147,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26148,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26309,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26329,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26330,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(45,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26451,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26452,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 8761033 (ipc=330.6) sim_rate=365043 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:01:02 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(47,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26826,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26827,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(24,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26986,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26987,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27023,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27024,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(54,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27212,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27213,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27271,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27272,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27344,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27345,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(22,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27423,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27424,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 9220604 (ipc=335.3) sim_rate=368824 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:01:03 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27530,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27531,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(71,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(18,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(83,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28017,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28018,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(52,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28139,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28140,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(48,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(47,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 9751780 (ipc=342.2) sim_rate=375068 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:01:04 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(24,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28809,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28810,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(36,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(49,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 10023767 (ipc=345.6) sim_rate=371250 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:01:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29116,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(29117,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(25,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(61,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(15,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29541,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29542,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29625,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(29626,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(15,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29641,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29642,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(100,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(19,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 10583337 (ipc=352.8) sim_rate=377976 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:01:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30204,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30205,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30230,0), 5 CTAs running
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(52,0,0) tid=(5,0,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30231,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30288,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30289,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30444,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30445,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(53,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30632,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30633,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(25,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(47,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30974,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30975,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 11020926 (ipc=355.5) sim_rate=380031 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:01:07 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31016,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31017,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(102,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31174,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31175,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(59,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(44,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11348714 (ipc=354.6) sim_rate=378290 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:01:08 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(104,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32005,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32006,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(46,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(33,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 11627059 (ipc=352.3) sim_rate=375066 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:01:09 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(91,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(33,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(81,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33616,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33617,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(95,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 12009934 (ipc=353.2) sim_rate=375310 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:01:10 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(41,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(116,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(41,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(40,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(55,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 12428810 (ipc=355.1) sim_rate=376630 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:01:11 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(102,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(108,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(60,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(30,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35831,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35832,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 12872108 (ipc=357.6) sim_rate=378591 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:01:12 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(54,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(68,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36244,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36245,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(95,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(54,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(68,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36785,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36786,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36818,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36819,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36819,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(31,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36866,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36867,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36925,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36926,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 13432700 (ipc=363.0) sim_rate=383791 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:01:13 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(38,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37050,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37051,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37064,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37183,0), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(54,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(127,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 13690014 (ipc=365.1) sim_rate=380278 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:01:14 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(67,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37800,0), 5 CTAs running
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(71,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(68,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(111,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(71,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 14122864 (ipc=366.8) sim_rate=381699 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:01:15 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(70,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(54,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38957,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38971,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38988,0), 5 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(117,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(62,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 14545344 (ipc=368.2) sim_rate=382772 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:01:16 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(112,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39663,0), 5 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(91,0,0) tid=(194,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(52,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(46,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40467,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 14970853 (ipc=369.7) sim_rate=383868 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:01:17 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(65,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(84,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(69,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(51,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41049,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41150,0), 4 CTAs running
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(61,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(63,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 15470792 (ipc=372.8) sim_rate=386769 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:01:18 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(56,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (41702,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41819,0), 5 CTAs running
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(102,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41841,0), 5 CTAs running
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(86,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (42109,0), 5 CTAs running
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(113,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42244,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (42365,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (42408,0), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(76,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 15975686 (ipc=375.9) sim_rate=389650 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:01:19 2016
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(45,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (42670,0), 5 CTAs running
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(68,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(58,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43135,0), 4 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(123,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(63,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43451,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 16464565 (ipc=378.5) sim_rate=392013 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:01:20 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(66,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(70,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (43887,0), 4 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(123,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(77,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 16843328 (ipc=378.5) sim_rate=391705 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:01:21 2016
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(64,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (44759,0), 4 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(93,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(76,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 17145501 (ipc=376.8) sim_rate=389670 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:01:22 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(84,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(99,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(61,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(104,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(87,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 17612058 (ipc=374.7) sim_rate=391379 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:01:23 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(113,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(66,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(88,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(62,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(83,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(91,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 18126136 (ipc=377.6) sim_rate=394046 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:01:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48094,0), 3 CTAs running
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(66,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(84,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(89,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48638,0), 3 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(77,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (48853,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 18589656 (ipc=379.4) sim_rate=395524 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:01:25 2016
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(102,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (49109,0), 4 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(65,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (49322,0), 3 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(82,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(82,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(113,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49742,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (49773,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49811,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (49855,0), 4 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(123,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 19106095 (ipc=382.1) sim_rate=398043 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:01:26 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(91,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(104,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(104,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50703,0), 4 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(85,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (50921,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 19542862 (ipc=383.2) sim_rate=398833 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:01:27 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(86,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (51114,0), 4 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(100,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(76,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(92,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(95,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 20001716 (ipc=384.6) sim_rate=400034 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:01:28 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(107,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52221,0), 3 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(93,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (52337,0), 4 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(119,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (52481,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (52526,0), 2 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(103,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(114,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52941,0), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(111,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 20509248 (ipc=387.0) sim_rate=402142 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:01:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (53140,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (53186,0), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(96,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(115,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(102,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53670,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (53676,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (53771,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (53843,0), 2 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(98,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (53964,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 20929261 (ipc=387.6) sim_rate=402485 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:01:30 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(102,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (54315,0), 3 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(75,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(106,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54872,0), 2 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(105,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(113,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (55269,0), 3 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(116,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 21485962 (ipc=387.1) sim_rate=405395 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:01:31 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(105,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (55870,0), 3 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(97,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (55943,0), 3 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(90,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(126,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 21872848 (ipc=387.1) sim_rate=405052 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:01:32 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(127,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (56888,0), 1 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(114,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(91,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(111,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57537,0), 1 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(93,0,0) tid=(134,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(103,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57849,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (57909,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 22512061 (ipc=388.1) sim_rate=409310 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:01:33 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(95,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (58102,0), 2 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(119,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (58459,0), 1 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(117,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (58615,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (58732,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(92,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 22857403 (ipc=387.4) sim_rate=408167 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:01:34 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (59057,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (59103,0), 2 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(110,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59218,0), 1 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(101,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (59754,0), 2 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(119,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(105,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(127,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (60467,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (60471,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 23321783 (ipc=385.5) sim_rate=409154 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:01:35 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(111,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (60750,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(109,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(94,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (61268,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (61446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61531,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(127,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (61766,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61848,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (61997,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (62002,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(116,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (62103,0), 1 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(116,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 23848745 (ipc=381.6) sim_rate=411185 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:01:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62558,0), 1 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(109,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (63164,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(127,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63585,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63821,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (63918,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64276,0), 1 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(125,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (64966,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(120,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (65491,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 24287310 (ipc=370.8) sim_rate=411649 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:01:37 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(122,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (66163,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (66252,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (66317,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (66746,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(122,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (68565,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (68746,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 68747
gpu_sim_insn = 24441600
gpu_ipc =     355.5297
gpu_tot_sim_cycle = 68747
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     355.5297
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 26284
gpu_stall_icnt2sh    = 340982
gpu_total_sim_rate=414264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 981
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27239
	L1D_cache_core[1]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26295
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25216
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32744
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32563
	L1D_cache_core[5]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26338
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29135
	L1D_cache_core[7]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27173
	L1D_cache_core[8]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29103
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24029
	L1D_cache_core[10]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26132
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32720
	L1D_cache_core[12]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29558
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31439
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31883
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 431567
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 430425
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19682
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1142
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 462635
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 981
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 431567
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 431567
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:562184	W0_Idle:45103	W0_Scoreboard:500639	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 313 
maxdqlatency = 0 
maxmflatency = 790 
averagemflatency = 343 
max_icnt2mem_latency = 225 
max_icnt2sh_latency = 68746 
mrq_lat_table:43267 	1599 	2114 	4063 	7376 	4934 	2046 	168 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	235 	64610 	962 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59667 	4135 	925 	932 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8650 	35012 	20488 	1397 	4 	0 	0 	0 	0 	0 	15 	74 	161 	6 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10         7        10         8         6         6        14         4         6         6        10         8        13         6         7         6 
dram[1]:         8         6        10         6         6         5        12         5         6         6        10         6        12         6         7         6 
dram[2]:         7        10         8        10         6         6         6        12         6         6         8        10        12        13         6         8 
dram[3]:         7        10         7        10         5         6         5        11         4         7         7        10        12        12         6         8 
dram[4]:        10         7        10         8         6         4        12         6         6         6        10         7        10         9        12         6 
dram[5]:        10         7        10         7         6         5         9         5         6         6        10         7         9        10        10         6 
maximum service time to same row:
dram[0]:      1910      2432      1883      2416      1572      2419      3229      2413      1516      2418      1879      2422      2580      2426      1862      2412 
dram[1]:      1331      2454      1891      2457      1575      2441      2998      2435      1522      2441      1889      2444      1975      2447      1875      2432 
dram[2]:      2429      1923      2429      1886      2416      1522      2412      3090      2413      1543      2418      1881      2422      2619      2426      2132 
dram[3]:      2447      1916      2469      1908      2435      1529      2440      2823      2434      1551      2438      1887      2441      1922      2446      2134 
dram[4]:      1902      2422      1910      2426      1572      2412      3166      2424      1553      2413      1871      2416      1852      2418      2187      2794 
dram[5]:      1903      2444      1919      2448      1581      2441      2922      2446      1559      2429      1890      2434      1860      2438      1953      2791 
average row accesses per activate:
dram[0]:  1.374745  1.435897  1.460870  1.411765  1.342520  1.355865  1.445585  1.410822  1.396825  1.439673  1.393075  1.408163  1.476923  1.486726  1.493333  1.464052 
dram[1]:  1.404167  1.333333  1.454545  1.391304  1.409091  1.375000  1.433809  1.402390  1.457557  1.372320  1.398773  1.361111  1.534247  1.483444  1.432836  1.382716 
dram[2]:  1.383984  1.368635  1.473684  1.445161  1.397541  1.349112  1.451546  1.425101  1.394059  1.436735  1.433962  1.400411  1.490022  1.527273  1.493333  1.510112 
dram[3]:  1.359596  1.385567  1.333333  1.423729  1.358566  1.446089  1.430894  1.478992  1.385827  1.454545  1.433962  1.394683  1.510112  1.541284  1.402923  1.496659 
dram[4]:  1.363083  1.388430  1.457701  1.429787  1.423800  1.416149  1.422222  1.416499  1.427992  1.408000  1.390342  1.397541  1.513514  1.442060  1.548387  1.483444 
dram[5]:  1.377049  1.349398  1.417722  1.382716  1.460385  1.359841  1.517241  1.454545  1.442623  1.422222  1.432150  1.403292  1.480176  1.516930  1.486726  1.417722 
average row locality = 65569/45975 = 1.426188
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       685       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       685       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65554
bank skew: 704/672 = 1.05
chip skew: 10928/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
total reads: 15
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        348       343       342       342       344       348       349       344       344       335       345       363       346       341       345       343
dram[1]:        343       343       342       342       343       346       344       344       338       341       345       357       341       347       348       348
dram[2]:        346       351       344       353       343       355       340       354       338       344       347       353       344       354       345       356
dram[3]:        328       342       329       342       333       345       334       344       324       338       328       345       329       340       328       342
dram[4]:        344       343       343       336       342       336       343       339       337       336       360       340       343       338       350       343
dram[5]:        352       343       351       345       353       346       355       347       344       335       370       341       352       339       349       347
maximum mf latency per bank:
dram[0]:        545       665       617       566       558       592       606       667       572       557       593       702       627       555       588       603
dram[1]:        594       561       585       526       626       558       545       582       575       593       588       570       528       583       615       631
dram[2]:        530       642       543       610       593       557       571       637       537       595       554       592       568       573       538       711
dram[3]:        534       595       548       567       558       657       552       601       575       595       563       577       498       585       599       663
dram[4]:        574       560       600       536       561       626       641       651       597       582       628       551       604       557       686       582
dram[5]:        556       597       603       604       565       601       629       790       561       529       573       550       602       565       554       610

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90745 n_nop=53535 n_act=7682 n_pre=7666 n_req=10933 n_rd=21856 n_write=6 bw_util=0.4818
n_activity=80476 dram_eff=0.5433
bk0: 1350a 68915i bk1: 1344a 69812i bk2: 1344a 69789i bk3: 1344a 69186i bk4: 1364a 67485i bk5: 1364a 67678i bk6: 1408a 67277i bk7: 1408a 66567i bk8: 1408a 68922i bk9: 1408a 69411i bk10: 1368a 68978i bk11: 1370a 67865i bk12: 1344a 68999i bk13: 1344a 69206i bk14: 1344a 69268i bk15: 1344a 68200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.5312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90745 n_nop=53433 n_act=7737 n_pre=7721 n_req=10928 n_rd=21852 n_write=2 bw_util=0.4817
n_activity=80263 dram_eff=0.5446
bk0: 1348a 69831i bk1: 1344a 69383i bk2: 1344a 69649i bk3: 1344a 69260i bk4: 1364a 69198i bk5: 1364a 67932i bk6: 1408a 68006i bk7: 1408a 67153i bk8: 1408a 69537i bk9: 1408a 68466i bk10: 1368a 68836i bk11: 1368a 68542i bk12: 1344a 70117i bk13: 1344a 69264i bk14: 1344a 68258i bk15: 1344a 67724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.48879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90745 n_nop=53673 n_act=7618 n_pre=7602 n_req=10926 n_rd=21852 n_write=0 bw_util=0.4816
n_activity=80108 dram_eff=0.5456
bk0: 1348a 69270i bk1: 1344a 69098i bk2: 1344a 70342i bk3: 1344a 69121i bk4: 1364a 68765i bk5: 1368a 67029i bk6: 1408a 68109i bk7: 1408a 66289i bk8: 1408a 68563i bk9: 1408a 68871i bk10: 1368a 69171i bk11: 1364a 67960i bk12: 1344a 69370i bk13: 1344a 69564i bk14: 1344a 69433i bk15: 1344a 68361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.61478
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90745 n_nop=53579 n_act=7666 n_pre=7650 n_req=10925 n_rd=21850 n_write=0 bw_util=0.4816
n_activity=80215 dram_eff=0.5448
bk0: 1346a 69871i bk1: 1344a 69404i bk2: 1344a 68828i bk3: 1344a 69874i bk4: 1364a 68908i bk5: 1368a 68708i bk6: 1408a 68223i bk7: 1408a 67997i bk8: 1408a 69656i bk9: 1408a 69315i bk10: 1368a 70182i bk11: 1364a 69194i bk12: 1344a 70731i bk13: 1344a 70460i bk14: 1344a 69738i bk15: 1344a 69507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.33846
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90745 n_nop=53628 n_act=7637 n_pre=7621 n_req=10931 n_rd=21850 n_write=9 bw_util=0.4818
n_activity=79634 dram_eff=0.549
bk0: 1344a 69098i bk1: 1344a 69121i bk2: 1344a 69751i bk3: 1344a 69693i bk4: 1364a 68815i bk5: 1368a 68610i bk6: 1408a 66849i bk7: 1408a 67276i bk8: 1408a 69127i bk9: 1408a 68828i bk10: 1370a 67862i bk11: 1364a 68325i bk12: 1344a 69589i bk13: 1344a 68879i bk14: 1344a 69056i bk15: 1344a 68433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90745 n_nop=53641 n_act=7635 n_pre=7619 n_req=10926 n_rd=21848 n_write=2 bw_util=0.4816
n_activity=80090 dram_eff=0.5456
bk0: 1344a 69258i bk1: 1344a 68749i bk2: 1344a 69321i bk3: 1344a 68646i bk4: 1364a 68982i bk5: 1368a 67278i bk6: 1408a 67715i bk7: 1408a 67143i bk8: 1408a 69165i bk9: 1408a 69018i bk10: 1368a 68748i bk11: 1364a 68741i bk12: 1344a 68818i bk13: 1344a 69559i bk14: 1344a 69026i bk15: 1344a 67802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.6435

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 435
L2_cache_bank[1]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 74
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 277
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 116
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 5, Reservation_fails = 59
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 472
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 101
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87
L2_cache_bank[8]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 108
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 86
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 220
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65554
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 2136
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1587
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 81
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 448
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.318

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.158
	minimum = 6
	maximum = 134
Network latency average = 14.0549
	minimum = 6
	maximum = 111
Slowest packet = 20719
Flit latency average = 13.8616
	minimum = 6
	maximum = 107
Slowest flit = 61429
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0710194
	minimum = 0.0599299 (at node 1)
	maximum = 0.0803526 (at node 16)
Accepted packet rate average = 0.0710194
	minimum = 0.0599299 (at node 1)
	maximum = 0.0803526 (at node 16)
Injected flit rate average = 0.212628
	minimum = 0.0601626 (at node 1)
	maximum = 0.40009 (at node 15)
Accepted flit rate average= 0.212628
	minimum = 0.0794507 (at node 20)
	maximum = 0.335956 (at node 0)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.158 (1 samples)
	minimum = 6 (1 samples)
	maximum = 134 (1 samples)
Network latency average = 14.0549 (1 samples)
	minimum = 6 (1 samples)
	maximum = 111 (1 samples)
Flit latency average = 13.8616 (1 samples)
	minimum = 6 (1 samples)
	maximum = 107 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0710194 (1 samples)
	minimum = 0.0599299 (1 samples)
	maximum = 0.0803526 (1 samples)
Accepted packet rate average = 0.0710194 (1 samples)
	minimum = 0.0599299 (1 samples)
	maximum = 0.0803526 (1 samples)
Injected flit rate average = 0.212628 (1 samples)
	minimum = 0.0601626 (1 samples)
	maximum = 0.40009 (1 samples)
Accepted flit rate average = 0.212628 (1 samples)
	minimum = 0.0794507 (1 samples)
	maximum = 0.335956 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 59 sec (59 sec)
gpgpu_simulation_rate = 414264 (inst/sec)
gpgpu_simulation_rate = 1165 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 57781.406250 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
