{
    "name": "Rift2Core",
    "folder": "Rift2Core",
    "sim_files": [
        "dependencies/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc/emulator.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/TestDriver.v",
        "tb/debugger/SimTop.v",
        "tb/verilator/SimLink.v",
        "tb/verilator/SimTop.v",
        "tb/verilator/test.v",
        "tb/verilator/mdl_test/Reservation_top.v",
        "tb/verilator/mdl_test/random_csr_req.v",
        "tb/verilator/mdl_test/random_op_rsl.v",
        "tb/verilator/mdl_test/random_wb_ack.v",
        "tb/vtb/SimJTAG.v",
        "tb/vtb/axi_full_slv_sram.v",
        "tb/vtb/debuger.v",
        "tb/vtb/gen_asymmetricFIFO.v",
        "tb/vtb/gen_bypassfifo.v",
        "tb/vtb/gen_counter.v",
        "tb/vtb/gen_csrreg.v",
        "tb/vtb/gen_dffr.v",
        "tb/vtb/gen_dffren.v",
        "tb/vtb/gen_dpdffren.v",
        "tb/vtb/gen_fifo.v",
        "tb/vtb/gen_ppbuff.v",
        "tb/vtb/gen_rsffr.v",
        "tb/vtb/gen_slffr.v",
        "tb/vtb/gen_sram.v",
        "tb/vtb/gen_suffr.v",
        "tb/vtb/gen_syn.v",
        "tb/vtb/lfsr.v",
        "tb/vtb/lzp.v",
        "tb/vtb/tl_mem.v"
    ],
    "files": [
        "dependencies/blocks/src/main/resources/BlackBoxDelayBuffer.v",
        "dependencies/blocks/vsrc/SRLatch.v",
        "dependencies/constellation/src/main/resources/vsrc/TrafficEval.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/plusarg_reader.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/whutddk/Rift2Core",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "is",
            "file": "dependencies/blocks/src/main/resources/BlackBoxDelayBuffer.v"
        },
        {
            "module": "BlackBoxDelayBuffer",
            "file": "dependencies/blocks/src/main/resources/BlackBoxDelayBuffer.v"
        },
        {
            "module": "SRLatch",
            "file": "dependencies/blocks/vsrc/SRLatch.v"
        },
        {
            "module": "TrafficEvalIngress",
            "file": "dependencies/constellation/src/main/resources/vsrc/TrafficEval.v"
        },
        {
            "module": "module",
            "file": "dependencies/constellation/src/main/resources/vsrc/TrafficEval.v"
        },
        {
            "module": "hardfloatTestHarness",
            "file": "dependencies/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc/emulator.v"
        },
        {
            "module": "AsyncResetReg",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v"
        },
        {
            "module": "ClockDivider2",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/ClockDivider2.v"
        },
        {
            "module": "ClockDivider3",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/ClockDivider3.v"
        },
        {
            "module": "EICG_wrapper",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v"
        },
        {
            "module": "RoccBlackBox",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v"
        },
        {
            "module": "SimDTM",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/SimDTM.v"
        },
        {
            "module": "SimJTAG",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/SimJTAG.v"
        },
        {
            "module": "TestDriver",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/TestDriver.v"
        },
        {
            "module": "DebugROBPushTrace",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/debug_rob.v"
        },
        {
            "module": "DebugROBPushWb",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/debug_rob.v"
        },
        {
            "module": "DebugROBPopTrace",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/debug_rob.v"
        },
        {
            "module": "plusarg_reader",
            "file": "dependencies/rocket-chip/src/main/resources/vsrc/plusarg_reader.v"
        },
        {
            "module": "SimTop",
            "file": "tb/debugger/SimTop.v"
        },
        {
            "module": "SimTop",
            "file": "tb/verilator/SimLink.v"
        },
        {
            "module": "SimTop",
            "file": "tb/verilator/SimTop.v"
        },
        {
            "module": "test",
            "file": "tb/verilator/test.v"
        },
        {
            "module": "Reservation_top",
            "file": "tb/verilator/mdl_test/Reservation_top.v"
        },
        {
            "module": "random_csr_req",
            "file": "tb/verilator/mdl_test/random_csr_req.v"
        },
        {
            "module": "random_op_rsl",
            "file": "tb/verilator/mdl_test/random_op_rsl.v"
        },
        {
            "module": "random_wb_ack",
            "file": "tb/verilator/mdl_test/random_wb_ack.v"
        },
        {
            "module": "SimJTAG",
            "file": "tb/vtb/SimJTAG.v"
        },
        {
            "module": "axi_full_slv_sram",
            "file": "tb/vtb/axi_full_slv_sram.v"
        },
        {
            "module": "debuger",
            "file": "tb/vtb/debuger.v"
        },
        {
            "module": "gen_asymmetricFIFO",
            "file": "tb/vtb/gen_asymmetricFIFO.v"
        },
        {
            "module": "is",
            "file": "tb/vtb/gen_bypassfifo.v"
        },
        {
            "module": "gen_bypassfifo",
            "file": "tb/vtb/gen_bypassfifo.v"
        },
        {
            "module": "gen_counter",
            "file": "tb/vtb/gen_counter.v"
        },
        {
            "module": "gen_csrreg",
            "file": "tb/vtb/gen_csrreg.v"
        },
        {
            "module": "gen_dffr",
            "file": "tb/vtb/gen_dffr.v"
        },
        {
            "module": "gen_dffren",
            "file": "tb/vtb/gen_dffren.v"
        },
        {
            "module": "gen_dpdffren",
            "file": "tb/vtb/gen_dpdffren.v"
        },
        {
            "module": "gen_fifo",
            "file": "tb/vtb/gen_fifo.v"
        },
        {
            "module": "gen_ppbuff",
            "file": "tb/vtb/gen_ppbuff.v"
        },
        {
            "module": "gen_rsffr",
            "file": "tb/vtb/gen_rsffr.v"
        },
        {
            "module": "gen_slffr",
            "file": "tb/vtb/gen_slffr.v"
        },
        {
            "module": "gen_sram",
            "file": "tb/vtb/gen_sram.v"
        },
        {
            "module": "gen_suffr",
            "file": "tb/vtb/gen_suffr.v"
        },
        {
            "module": "gen_syn",
            "file": "tb/vtb/gen_syn.v"
        },
        {
            "module": "lfsr",
            "file": "tb/vtb/lfsr.v"
        },
        {
            "module": "lzp",
            "file": "tb/vtb/lzp.v"
        },
        {
            "module": "tl_mem",
            "file": "tb/vtb/tl_mem.v"
        }
    ],
    "module_graph": {
        "is": [],
        "BlackBoxDelayBuffer": [],
        "SRLatch": [],
        "TrafficEvalIngress": [],
        "module": [
            "is",
            "SRLatch",
            "AsyncResetReg",
            "ClockDivider2",
            "ClockDivider3",
            "EICG_wrapper",
            "SimDTM",
            "DebugROBPushTrace",
            "DebugROBPushTrace",
            "DebugROBPushTrace",
            "SimTop",
            "SimTop",
            "SimTop",
            "test",
            "Reservation_top",
            "random_csr_req",
            "random_op_rsl",
            "random_wb_ack",
            "debuger",
            "lfsr",
            "tl_mem"
        ],
        "hardfloatTestHarness": [],
        "AsyncResetReg": [],
        "ClockDivider2": [],
        "ClockDivider3": [],
        "EICG_wrapper": [],
        "RoccBlackBox": [],
        "SimDTM": [],
        "SimJTAG": [
            "SimTop"
        ],
        "TestDriver": [],
        "DebugROBPushTrace": [],
        "DebugROBPushWb": [],
        "DebugROBPopTrace": [],
        "plusarg_reader": [],
        "SimTop": [],
        "test": [],
        "Reservation_top": [],
        "random_csr_req": [
            "Reservation_top"
        ],
        "random_op_rsl": [
            "Reservation_top"
        ],
        "random_wb_ack": [
            "Reservation_top"
        ],
        "axi_full_slv_sram": [
            "SimTop",
            "SimTop",
            "SimTop",
            "axi_full_slv_sram"
        ],
        "debuger": [
            "SimTop",
            "SimTop",
            "SimTop"
        ],
        "gen_asymmetricFIFO": [
            "gen_asymmetricFIFO"
        ],
        "gen_bypassfifo": [
            "is"
        ],
        "gen_counter": [
            "gen_counter"
        ],
        "gen_csrreg": [
            "gen_csrreg"
        ],
        "gen_dffr": [
            "gen_asymmetricFIFO",
            "gen_asymmetricFIFO",
            "gen_counter",
            "gen_fifo"
        ],
        "gen_dffren": [
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "debuger",
            "debuger",
            "gen_dffren",
            "gen_ppbuff"
        ],
        "gen_dpdffren": [
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "gen_dpdffren"
        ],
        "gen_fifo": [
            "gen_fifo"
        ],
        "gen_ppbuff": [
            "gen_ppbuff"
        ],
        "gen_rsffr": [
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "axi_full_slv_sram",
            "debuger",
            "debuger",
            "debuger",
            "debuger",
            "debuger",
            "is",
            "gen_fifo"
        ],
        "gen_slffr": [
            "gen_slffr"
        ],
        "gen_sram": [
            "axi_full_slv_sram"
        ],
        "gen_suffr": [
            "gen_suffr"
        ],
        "gen_syn": [
            "gen_syn"
        ],
        "lfsr": [
            "random_csr_req",
            "random_op_rsl",
            "random_wb_ack"
        ],
        "lzp": [],
        "tl_mem": []
    },
    "module_graph_inverse": {
        "is": [
            "module",
            "gen_bypassfifo",
            "gen_rsffr"
        ],
        "BlackBoxDelayBuffer": [],
        "SRLatch": [
            "module"
        ],
        "TrafficEvalIngress": [],
        "module": [],
        "hardfloatTestHarness": [],
        "AsyncResetReg": [
            "module"
        ],
        "ClockDivider2": [
            "module"
        ],
        "ClockDivider3": [
            "module"
        ],
        "EICG_wrapper": [
            "module"
        ],
        "RoccBlackBox": [],
        "SimDTM": [
            "module"
        ],
        "SimJTAG": [],
        "TestDriver": [],
        "DebugROBPushTrace": [
            "module",
            "module",
            "module"
        ],
        "DebugROBPushWb": [],
        "DebugROBPopTrace": [],
        "plusarg_reader": [],
        "SimTop": [
            "module",
            "SimJTAG",
            "axi_full_slv_sram",
            "debuger",
            "module",
            "axi_full_slv_sram",
            "debuger",
            "module",
            "axi_full_slv_sram",
            "debuger"
        ],
        "test": [
            "module"
        ],
        "Reservation_top": [
            "module",
            "random_csr_req",
            "random_op_rsl",
            "random_wb_ack"
        ],
        "random_csr_req": [
            "module",
            "lfsr"
        ],
        "random_op_rsl": [
            "module",
            "lfsr"
        ],
        "random_wb_ack": [
            "module",
            "lfsr"
        ],
        "axi_full_slv_sram": [
            "axi_full_slv_sram",
            "gen_dffren",
            "gen_rsffr",
            "gen_rsffr",
            "gen_dpdffren",
            "gen_dffren",
            "gen_dffren",
            "gen_dpdffren",
            "gen_rsffr",
            "gen_rsffr",
            "gen_rsffr",
            "gen_rsffr",
            "gen_dpdffren",
            "gen_dffren",
            "gen_dffren",
            "gen_rsffr",
            "gen_dpdffren",
            "gen_rsffr",
            "gen_sram"
        ],
        "debuger": [
            "module",
            "gen_dffren",
            "gen_dffren",
            "gen_rsffr",
            "gen_rsffr",
            "gen_rsffr",
            "gen_rsffr",
            "gen_rsffr"
        ],
        "gen_asymmetricFIFO": [
            "gen_asymmetricFIFO",
            "gen_dffr",
            "gen_dffr"
        ],
        "gen_bypassfifo": [],
        "gen_counter": [
            "gen_counter",
            "gen_dffr"
        ],
        "gen_csrreg": [
            "gen_csrreg"
        ],
        "gen_dffr": [],
        "gen_dffren": [
            "gen_dffren"
        ],
        "gen_dpdffren": [
            "gen_dpdffren"
        ],
        "gen_fifo": [
            "gen_fifo",
            "gen_dffr",
            "gen_rsffr"
        ],
        "gen_ppbuff": [
            "gen_ppbuff",
            "gen_dffren"
        ],
        "gen_rsffr": [],
        "gen_slffr": [
            "gen_slffr"
        ],
        "gen_sram": [],
        "gen_suffr": [
            "gen_suffr"
        ],
        "gen_syn": [
            "gen_syn"
        ],
        "lfsr": [
            "module"
        ],
        "lzp": [],
        "tl_mem": [
            "module"
        ]
    },
    "non_tb_files": [
        "dependencies/blocks/src/main/resources/BlackBoxDelayBuffer.v",
        "dependencies/blocks/vsrc/SRLatch.v",
        "dependencies/constellation/src/main/resources/vsrc/TrafficEval.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "dependencies/rocket-chip/src/main/resources/vsrc/plusarg_reader.v"
    ]
}