library	IEEE;

use IEEE.std_logic_1164.all;

entity mux2la1 is
	port (i0, i1, s : in std_logic;
	y : out std_logic);
end entity;

architecture flux of mux2la1 is
begin
	y <= (i0 and (not s)) or (i1 and s);
end architecture;
