/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ssgnp0p72v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.720000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.720000 ;
    operating_conditions ( "ssgnp0p72v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.720000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p72v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 46730.100000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.091965, 1.096825, 1.105141, 1.180849, 1.301917" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.091965, 1.096825, 1.105141, 1.180849, 1.301917" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.982769, 0.987143, 0.994627, 1.062764, 1.171725" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.982769, 0.987143, 0.994627, 1.062764, 1.171725" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.006621" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008498" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.091965, 1.096825, 1.105141, 1.180849, 1.301917" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.091965, 1.096825, 1.105141, 1.180849, 1.301917" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.982769, 0.987143, 0.994627, 1.062764, 1.171725" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.982769, 0.987143, 0.994627, 1.062764, 1.171725" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.006621" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008498" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.006486, 0.006486, 0.006486, 0.006486, 0.006486" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006486, 0.006486, 0.006486, 0.006486, 0.006486" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.581311, 0.594251, 0.607451, 0.633661, 0.686061",\
              "0.591031, 0.603971, 0.617171, 0.643381, 0.695781",\
              "0.602741, 0.615681, 0.628881, 0.655091, 0.707491",\
              "0.622351, 0.635291, 0.648491, 0.674701, 0.727101",\
              "0.649711, 0.662651, 0.675851, 0.702061, 0.754461"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.581311, 0.594251, 0.607451, 0.633661, 0.686061",\
              "0.591031, 0.603971, 0.617171, 0.643381, 0.695781",\
              "0.602741, 0.615681, 0.628881, 0.655091, 0.707491",\
              "0.622351, 0.635291, 0.648491, 0.674701, 0.727101",\
              "0.649711, 0.662651, 0.675851, 0.702061, 0.754461"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649",\
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649",\
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649",\
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649",\
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649",\
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649",\
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649",\
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649",\
              "0.017062, 0.054171, 0.101355, 0.128237, 0.255649"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.745051, 0.764056, 0.784321, 0.823906, 0.902866",\
              "0.756286, 0.775291, 0.795556, 0.835141, 0.914101",\
              "0.769516, 0.788521, 0.808786, 0.848371, 0.927331",\
              "0.792301, 0.811306, 0.831571, 0.871156, 0.950116",\
              "0.824116, 0.843121, 0.863386, 0.902971, 0.981931"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057",\
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057",\
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057",\
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057",\
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.745051, 0.764056, 0.784321, 0.823906, 0.902866",\
              "0.756286, 0.775291, 0.795556, 0.835141, 0.914101",\
              "0.769516, 0.788521, 0.808786, 0.848371, 0.927331",\
              "0.792301, 0.811306, 0.831571, 0.871156, 0.950116",\
              "0.824116, 0.843121, 0.863386, 0.902971, 0.981931"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057",\
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057",\
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057",\
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057",\
              "0.014254, 0.056982, 0.105695, 0.204193, 0.403057"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032810 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.146887, 0.158551, 0.172699, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.440712, 0.461880, 0.484992, 0.526382, 0.580863" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.091965, 1.096825, 1.105141, 1.180849, 1.301917" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.091965, 1.096825, 1.105141, 1.180849, 1.301917" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "7.373448" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.199495" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "7.053638" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.200039" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.191913" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.199943" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "6.122772" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.199991" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.032051" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001362 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.137067" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.175679" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.305443, 0.321833, 0.340643, 0.363743, 0.404773",\
              "0.305333, 0.321723, 0.340533, 0.363633, 0.404663",\
              "0.305333, 0.321723, 0.340533, 0.363633, 0.404663",\
              "0.305333, 0.321723, 0.340533, 0.363633, 0.404663",\
              "0.305443, 0.321833, 0.340643, 0.363743, 0.404773"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.305443, 0.321833, 0.340643, 0.363743, 0.404773",\
              "0.305333, 0.321723, 0.340533, 0.363633, 0.404663",\
              "0.305333, 0.321723, 0.340533, 0.363633, 0.404663",\
              "0.305333, 0.321723, 0.340533, 0.363633, 0.404663",\
              "0.305443, 0.321833, 0.340643, 0.363743, 0.404773"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107450, 0.095790, 0.086550, 0.077200, 0.060150",\
              "0.124280, 0.112620, 0.103380, 0.094030, 0.076980",\
              "0.147710, 0.136050, 0.126810, 0.117460, 0.100410",\
              "0.194900, 0.183240, 0.174000, 0.164650, 0.147600",\
              "0.270470, 0.258810, 0.249570, 0.240220, 0.223170"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107450, 0.095790, 0.086550, 0.077200, 0.060150",\
              "0.124280, 0.112620, 0.103380, 0.094030, 0.076980",\
              "0.147710, 0.136050, 0.126810, 0.117460, 0.100410",\
              "0.194900, 0.183240, 0.174000, 0.164650, 0.147600",\
              "0.270470, 0.258810, 0.249570, 0.240220, 0.223170"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001376 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.006621" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.008498" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907",\
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907",\
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907",\
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907",\
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907",\
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907",\
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907",\
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907",\
              "0.154437, 0.170717, 0.191727, 0.221537, 0.272907"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090840, 0.079840, 0.071480, 0.063670, 0.048710",\
              "0.107670, 0.096670, 0.088310, 0.080500, 0.065540",\
              "0.131100, 0.120100, 0.111740, 0.103930, 0.088970",\
              "0.177850, 0.166850, 0.158490, 0.150680, 0.135720",\
              "0.250120, 0.239120, 0.230760, 0.222950, 0.207990"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090840, 0.079840, 0.071480, 0.063670, 0.048710",\
              "0.107670, 0.096670, 0.088310, 0.080500, 0.065540",\
              "0.131100, 0.120100, 0.111740, 0.103930, 0.088970",\
              "0.177850, 0.166850, 0.158490, 0.150680, 0.135720",\
              "0.250120, 0.239120, 0.230760, 0.222950, 0.207990"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001397 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.030505" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.025972" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.372177, 0.389777, 0.411007, 0.443677, 0.492297",\
              "0.372067, 0.389667, 0.410897, 0.443567, 0.492187",\
              "0.372177, 0.389777, 0.411007, 0.443677, 0.492297",\
              "0.372177, 0.389777, 0.411007, 0.443677, 0.492297",\
              "0.372067, 0.389667, 0.410897, 0.443567, 0.492187"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.372177, 0.389777, 0.411007, 0.443677, 0.492297",\
              "0.372067, 0.389667, 0.410897, 0.443567, 0.492187",\
              "0.372177, 0.389777, 0.411007, 0.443677, 0.492297",\
              "0.372177, 0.389777, 0.411007, 0.443677, 0.492297",\
              "0.372067, 0.389667, 0.410897, 0.443567, 0.492187"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108573, 0.098123, 0.090643, 0.079973, 0.074583",\
              "0.125513, 0.115063, 0.107583, 0.096913, 0.091523",\
              "0.148833, 0.138383, 0.130903, 0.120233, 0.114843",\
              "0.196133, 0.185683, 0.178203, 0.167533, 0.162143",\
              "0.271703, 0.261253, 0.253773, 0.243103, 0.237713"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108573, 0.098123, 0.090643, 0.079973, 0.074583",\
              "0.125513, 0.115063, 0.107583, 0.096913, 0.091523",\
              "0.148833, 0.138383, 0.130903, 0.120233, 0.114843",\
              "0.196133, 0.185683, 0.178203, 0.167533, 0.162143",\
              "0.271703, 0.261253, 0.253773, 0.243103, 0.237713"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000794 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006630" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008177" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.225746, 0.243644, 0.266558, 0.303494, 0.357074",\
              "0.219134, 0.237032, 0.259946, 0.296882, 0.350462",\
              "0.206366, 0.224264, 0.247178, 0.284114, 0.337694",\
              "0.195080, 0.212978, 0.235892, 0.272828, 0.326408",\
              "0.195536, 0.213434, 0.236348, 0.273284, 0.326864"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.225746, 0.243644, 0.266558, 0.303494, 0.357074",\
              "0.219134, 0.237032, 0.259946, 0.296882, 0.350462",\
              "0.206366, 0.224264, 0.247178, 0.284114, 0.337694",\
              "0.195080, 0.212978, 0.235892, 0.272828, 0.326408",\
              "0.195536, 0.213434, 0.236348, 0.273284, 0.326864"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.031363, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.038623, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.052923, 0.038183, 0.031000, 0.031000, 0.031000",\
              "0.065023, 0.050283, 0.031473, 0.031000, 0.031000",\
              "0.064473, 0.049733, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.031363, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.038623, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.052923, 0.038183, 0.031000, 0.031000, 0.031000",\
              "0.065023, 0.050283, 0.031473, 0.031000, 0.031000",\
              "0.064473, 0.049733, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000782 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007203" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007629" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.232907, 0.250577, 0.273263, 0.309629, 0.363209",\
              "0.226295, 0.243965, 0.266651, 0.303017, 0.356597",\
              "0.213527, 0.231197, 0.253883, 0.290249, 0.343829",\
              "0.202241, 0.219911, 0.242597, 0.278963, 0.332543",\
              "0.202697, 0.220367, 0.243053, 0.279419, 0.332999"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.232907, 0.250577, 0.273263, 0.309629, 0.363209",\
              "0.226295, 0.243965, 0.266651, 0.303017, 0.356597",\
              "0.213527, 0.231197, 0.253883, 0.290249, 0.343829",\
              "0.202241, 0.219911, 0.242597, 0.278963, 0.332543",\
              "0.202697, 0.220367, 0.243053, 0.279419, 0.332999"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.033320, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.047730, 0.032990, 0.031000, 0.031000, 0.031000",\
              "0.059720, 0.044980, 0.031000, 0.031000, 0.031000",\
              "0.059060, 0.044320, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.033320, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.047730, 0.032990, 0.031000, 0.031000, 0.031000",\
              "0.059720, 0.044980, 0.031000, 0.031000, 0.031000",\
              "0.059060, 0.044320, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 220.679280 ;
    }
}
}
