 
cpldfit:  version O.87xd                            Xilinx Inc.
                                  Fitter Report
Design Name: BMS                                 Date:  1-17-2021,  2:33PM
Device Used: XC9572XL-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
23 /72  ( 32%) 60  /360  ( 17%) 43 /216 ( 20%)   22 /72  ( 31%) 11 /34  ( 32%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           8/18       13/54       21/90       4/ 9
FB2           7/18       13/54       19/90       2/ 9
FB3           2/18        5/54        3/90       3/ 9
FB4           6/18       12/54       17/90       2/ 7
             -----       -----       -----      -----    
             23/72       43/216      60/360     11/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    5           5    |  I/O              :     8      28
Output        :    6           6    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     11          11

** Power Data **

There are 23 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'BMS.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'MODE_0' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'MODE_1' based upon the LOC
   constraint 'P44'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'RESET' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'RESET_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'MODE_1_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'MODE_0_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
ACK                 4     6     FB1_8   42   I/O     O       STD  FAST RESET
K2                  3     5     FB2_2   29   I/O     O       STD  FAST RESET
K3                  3     6     FB2_8   32   I/O     O       STD  FAST RESET
K4                  3     5     FB3_5   6    I/O     O       STD  FAST RESET
K5                  0     0     FB3_14  13   I/O     O       STD  FAST 
K1                  4     6     FB4_2   19   I/O     O       STD  FAST RESET

** 17 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
Qdiv<3>             2     4     FB1_12  STD  RESET
Qdiv<2>             2     3     FB1_13  STD  RESET
Qdiv<0>             2     7     FB1_14  STD  RESET
CLK_bis             2     7     FB1_15  STD  RESET
Qdiv<5>             3     7     FB1_16  STD  RESET
Qdiv<4>             3     7     FB1_17  STD  RESET
Qdiv<1>             3     7     FB1_18  STD  RESET
Qdiv2<0>            1     1     FB2_14  STD  RESET
compteur<1>         3     5     FB2_15  STD  RESET
compteur<0>         3     5     FB2_16  STD  RESET
command_FSM_FFd2    3     7     FB2_17  STD  RESET
command_FSM_FFd1    3     7     FB2_18  STD  RESET
Qdiv2<2>            2     3     FB4_14  STD  RESET
CLK_ter             2     6     FB4_15  STD  RESET
Qdiv2<4>            3     6     FB4_16  STD  RESET
Qdiv2<3>            3     6     FB4_17  STD  RESET
Qdiv2<1>            3     6     FB4_18  STD  RESET

** 5 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
RESET               FB1_9   43   GCK/I/O I
MODE_1              FB1_11  44   GCK/I/O I
MODE_0              FB1_14  1    GCK/I/O I
CLK                 FB3_2   5    I/O     I
LOAD                FB4_17  28   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   39    I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   40    I/O     
(unused)              0       0     0   5     FB1_6   41    I/O     
(unused)              0       0     0   5     FB1_7         (b)     
ACK                   4       0     0   1     FB1_8   42    I/O     O
(unused)              0       0     0   5     FB1_9   43    GCK/I/O I
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  44    GCK/I/O I
Qdiv<3>               2       0     0   3     FB1_12        (b)     (b)
Qdiv<2>               2       0     0   3     FB1_13        (b)     (b)
Qdiv<0>               2       0     0   3     FB1_14  1     GCK/I/O I
CLK_bis               2       0     0   3     FB1_15  2     I/O     (b)
Qdiv<5>               3       0     0   2     FB1_16        (b)     (b)
Qdiv<4>               3       0     0   2     FB1_17  3     I/O     (b)
Qdiv<1>               3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ACK                6: Qdiv<2>           10: command_FSM_FFd1 
  2: CLK                7: Qdiv<3>           11: command_FSM_FFd2 
  3: CLK_bis            8: Qdiv<4>           12: compteur<0> 
  4: Qdiv<0>            9: Qdiv<5>           13: compteur<1> 
  5: Qdiv<1>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ACK                  X.X......XXXX........................... 6
Qdiv<3>              .X.XXX.................................. 4
Qdiv<2>              .X.XX................................... 3
Qdiv<0>              .X.XXXXXX............................... 7
CLK_bis              .X.XXXXXX............................... 7
Qdiv<5>              .X.XXXXXX............................... 7
Qdiv<4>              .X.XXXXXX............................... 7
Qdiv<1>              .X.XXXXXX............................... 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
K2                    3       0     0   2     FB2_2   29    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   30    I/O     
(unused)              0       0     0   5     FB2_6   31    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
K3                    3       0     0   2     FB2_8   32    I/O     O
(unused)              0       0     0   5     FB2_9   33    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  34    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
Qdiv2<0>              1       0     0   4     FB2_14  36    GTS/I/O (b)
compteur<1>           3       0     0   2     FB2_15  37    I/O     (b)
compteur<0>           3       0     0   2     FB2_16        (b)     (b)
command_FSM_FFd2      3       0     0   2     FB2_17  38    I/O     (b)
command_FSM_FFd1      3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK                6: LOAD              10: command_FSM_FFd1 
  2: CLK_bis            7: MODE_0            11: command_FSM_FFd2 
  3: CLK_ter            8: MODE_1            12: compteur<0> 
  4: K2                 9: RESET             13: compteur<1> 
  5: K3               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
K2                   .X.X......XXX........................... 5
K3                   .X..X....XXXX........................... 6
Qdiv2<0>             X....................................... 1
compteur<1>          .X.......XXXX........................... 5
compteur<0>          .X.......XXXX........................... 5
command_FSM_FFd2     ..X..XXXXXX............................. 7
command_FSM_FFd1     ..X..XXXXXX............................. 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               5/49
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   5     I/O     I
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
K4                    3       0     0   2     FB3_5   6     I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   7     I/O     
(unused)              0       0     0   5     FB3_9   8     I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  12    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
K5                    0       0     0   5     FB3_14  13    I/O     O
(unused)              0       0     0   5     FB3_15  14    I/O     
(unused)              0       0     0   5     FB3_16  18    I/O     
(unused)              0       0     0   5     FB3_17  16    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: CLK_bis            3: command_FSM_FFd2   5: compteur<1> 
  2: K4                 4: compteur<0>      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
K4                   XXXXX................................... 5
K5                   ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
K1                    4       0     0   1     FB4_2   19    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   20    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  22    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
Qdiv2<2>              2       0     0   3     FB4_14  23    I/O     (b)
CLK_ter               2       0     0   3     FB4_15  27    I/O     (b)
Qdiv2<4>              3       0     0   2     FB4_16        (b)     (b)
Qdiv2<3>              3       0     0   2     FB4_17  28    I/O     I
Qdiv2<1>              3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK                5: Qdiv2<1>           9: command_FSM_FFd1 
  2: CLK_bis            6: Qdiv2<2>          10: command_FSM_FFd2 
  3: K1                 7: Qdiv2<3>          11: compteur<0> 
  4: Qdiv2<0>           8: Qdiv2<4>          12: compteur<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
K1                   .XX.....XXXX............................ 6
Qdiv2<2>             X..XX................................... 3
CLK_ter              X..XXXXX................................ 6
Qdiv2<4>             X..XXXXX................................ 6
Qdiv2<3>             X..XXXXX................................ 6
Qdiv2<1>             X..XXXXX................................ 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_ACK: FTCPE port map (ACK,ACK_T,CLK_bis,'0','0');
ACK_T <= ((NOT ACK AND command_FSM_FFd2 AND NOT compteur(1) AND 
	compteur(0))
	OR (ACK AND NOT command_FSM_FFd2 AND NOT compteur(1) AND 
	NOT compteur(0) AND NOT command_FSM_FFd1)
	OR (NOT ACK AND NOT command_FSM_FFd2 AND compteur(1) AND 
	compteur(0) AND NOT command_FSM_FFd1));

FDCPE_CLK_bis: FDCPE port map (CLK_bis,CLK_bis_D,CLK,'0','0');
CLK_bis_D <= (NOT Qdiv(0) AND Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5));

FDCPE_CLK_ter: FDCPE port map (CLK_ter,CLK_ter_D,CLK,'0','0');
CLK_ter_D <= (Qdiv2(0) AND NOT Qdiv2(1) AND NOT Qdiv2(2) AND Qdiv2(3) AND 
	Qdiv2(4));

FTCPE_K1: FTCPE port map (K1,K1_T,CLK_bis,'0','0');
K1_T <= ((NOT K1 AND command_FSM_FFd2 AND NOT compteur(1) AND 
	compteur(0))
	OR (K1 AND NOT command_FSM_FFd2 AND NOT compteur(1) AND 
	compteur(0) AND command_FSM_FFd1)
	OR (K1 AND NOT command_FSM_FFd2 AND NOT compteur(1) AND 
	NOT compteur(0) AND NOT command_FSM_FFd1));

FTCPE_K2: FTCPE port map (K2,K2_T,CLK_bis,'0','0');
K2_T <= ((K2 AND NOT command_FSM_FFd2 AND compteur(1) AND 
	compteur(0))
	OR (NOT K2 AND command_FSM_FFd2 AND NOT compteur(1) AND 
	NOT compteur(0)));

FTCPE_K3: FTCPE port map (K3,K3_T,CLK_bis,'0','0');
K3_T <= ((K3 AND NOT command_FSM_FFd2 AND compteur(1) AND 
	NOT compteur(0))
	OR (NOT K3 AND NOT compteur(1) AND NOT compteur(0) AND 
	command_FSM_FFd1));

FTCPE_K4: FTCPE port map (K4,K4_T,CLK_bis,'0','0');
K4_T <= ((K4 AND NOT command_FSM_FFd2 AND compteur(1) AND 
	compteur(0))
	OR (NOT K4 AND command_FSM_FFd2 AND NOT compteur(1) AND 
	NOT compteur(0)));


K5 <= '0';

FTCPE_Qdiv20: FTCPE port map (Qdiv2(0),'1',CLK,'0','0');

FTCPE_Qdiv21: FTCPE port map (Qdiv2(1),Qdiv2_T(1),CLK,'0','0');
Qdiv2_T(1) <= ((NOT Qdiv2(0))
	OR (NOT Qdiv2(1) AND NOT Qdiv2(2) AND Qdiv2(3) AND Qdiv2(4)));

FTCPE_Qdiv22: FTCPE port map (Qdiv2(2),Qdiv2_T(2),CLK,'0','0');
Qdiv2_T(2) <= (Qdiv2(0) AND Qdiv2(1));

FTCPE_Qdiv23: FTCPE port map (Qdiv2(3),Qdiv2_T(3),CLK,'0','0');
Qdiv2_T(3) <= ((Qdiv2(0) AND Qdiv2(1) AND Qdiv2(2))
	OR (Qdiv2(0) AND NOT Qdiv2(1) AND NOT Qdiv2(2) AND Qdiv2(3) AND 
	Qdiv2(4)));

FTCPE_Qdiv24: FTCPE port map (Qdiv2(4),Qdiv2_T(4),CLK,'0','0');
Qdiv2_T(4) <= ((Qdiv2(0) AND Qdiv2(1) AND Qdiv2(2) AND Qdiv2(3))
	OR (Qdiv2(0) AND NOT Qdiv2(1) AND NOT Qdiv2(2) AND Qdiv2(3) AND 
	Qdiv2(4)));

FTCPE_Qdiv0: FTCPE port map (Qdiv(0),Qdiv_T(0),CLK,'0','0');
Qdiv_T(0) <= (NOT Qdiv(0) AND Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5));

FTCPE_Qdiv1: FTCPE port map (Qdiv(1),Qdiv_T(1),CLK,'0','0');
Qdiv_T(1) <= ((Qdiv(0))
	OR (Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND Qdiv(4) AND 
	Qdiv(5)));

FTCPE_Qdiv2: FTCPE port map (Qdiv(2),Qdiv_T(2),CLK,'0','0');
Qdiv_T(2) <= (Qdiv(0) AND Qdiv(1));

FTCPE_Qdiv3: FTCPE port map (Qdiv(3),Qdiv_T(3),CLK,'0','0');
Qdiv_T(3) <= (Qdiv(0) AND Qdiv(1) AND Qdiv(2));

FTCPE_Qdiv4: FTCPE port map (Qdiv(4),Qdiv_T(4),CLK,'0','0');
Qdiv_T(4) <= ((Qdiv(0) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3))
	OR (NOT Qdiv(0) AND Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5)));

FTCPE_Qdiv5: FTCPE port map (Qdiv(5),Qdiv_T(5),CLK,'0','0');
Qdiv_T(5) <= ((Qdiv(0) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND 
	Qdiv(4))
	OR (NOT Qdiv(0) AND Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5)));

FDCPE_command_FSM_FFd1: FDCPE port map (command_FSM_FFd1,command_FSM_FFd1_D,CLK_ter,'0','0');
command_FSM_FFd1_D <= ((NOT RESET AND command_FSM_FFd1)
	OR (LOAD AND MODE_1 AND MODE_0 AND NOT RESET AND 
	NOT command_FSM_FFd2));

FDCPE_command_FSM_FFd2: FDCPE port map (command_FSM_FFd2,command_FSM_FFd2_D,CLK_ter,'0','0');
command_FSM_FFd2_D <= ((NOT RESET AND command_FSM_FFd2)
	OR (LOAD AND NOT MODE_1 AND NOT MODE_0 AND NOT RESET AND 
	NOT command_FSM_FFd1));

FTCPE_compteur0: FTCPE port map (compteur(0),compteur_T(0),CLK_bis,'0','0');
compteur_T(0) <= ((command_FSM_FFd2 AND compteur(1) AND 
	NOT command_FSM_FFd1)
	OR (compteur(1) AND compteur(0) AND command_FSM_FFd1));

FDCPE_compteur1: FDCPE port map (compteur(1),compteur_D(1),CLK_bis,'0','0');
compteur_D(1) <= ((NOT compteur(1) AND NOT compteur(0))
	OR (NOT command_FSM_FFd2 AND compteur(1) AND compteur(0) AND 
	NOT command_FSM_FFd1));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC9572XL-5-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 MODE_0                           23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 CLK                              27 KPR                           
  6 K4                               28 LOAD                          
  7 KPR                              29 K2                            
  8 KPR                              30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 K3                            
 11 TCK                              33 KPR                           
 12 KPR                              34 KPR                           
 13 K5                               35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 K1                               41 KPR                           
 20 KPR                              42 ACK                           
 21 KPR                              43 RESET                         
 22 KPR                              44 MODE_1                        


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
