Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun  7 01:12:34 2022
| Host         : LAPTOP-NCO9BMV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |   151 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      4 |            3 |
|      7 |            1 |
|      8 |            2 |
|     10 |            3 |
|     11 |            3 |
|     12 |            1 |
|     14 |           14 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           53 |
| No           | No                    | Yes                    |              98 |           37 |
| No           | Yes                   | No                     |              75 |           28 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              33 |           11 |
| Yes          | Yes                   | No                     |             251 |           90 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal           |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------+------------------------------+------------------+----------------+
|  dri_clk_OBUF_BUFG   | inst_i2c_dri/i2c_done_i_1_n_0      | rr/rst_n                     |                1 |              1 |
|  dri_clk_OBUF_BUFG   | inst_i2c_dri/scl_i_1_n_0           | rr/rst_n                     |                1 |              1 |
|  clk_BUFG            |                                    |                              |                1 |              1 |
|  clk_BUFG            |                                    | mod1/hsync0                  |                1 |              1 |
|  clk_BUFG            | mod1/p_1_in                        | mod1/vsync                   |                1 |              1 |
|  pixel_clk           | ct/Is_fire_OBUF                    |                              |                2 |              4 |
|  pixel_clk           | ct/Is_warning_OBUF                 |                              |                1 |              4 |
|  pixel_clk           | pi/FSM_onehot_state_reg[1]_3       | pi/FSM_onehot_state_reg[1]_0 |                3 |              4 |
|  clk_0               | rr/p_23_in                         | rr/rst_n                     |                2 |              7 |
|  clk_0               | rr/sreceive_data2idle_start        | rr/rst_n                     |                3 |              8 |
|  tc/change_clk       |                                    |                              |                1 |              8 |
|  pixel_clk           |                                    | pi/FSM_onehot_state_reg[3]_0 |                6 |             10 |
|  clk_BUFG            |                                    | mod1/next_y[9]_i_1_n_0       |                4 |             10 |
|  clk_BUFG            | mod1/p_1_in                        | mod1/y_0                     |                4 |             10 |
|  pixel_clk           | pi/FSM_onehot_state_reg[1]_3       | mod2/addra_f[16]_i_1_n_0     |                5 |             11 |
|  clk_BUFG            |                                    | mod1/next_x[10]_i_1_n_0      |                3 |             11 |
|  clk_BUFG            |                                    | mod1/p_1_in                  |                4 |             11 |
|  pixel_clk           | pi/FSM_onehot_state_reg[1]_3       | mod2/addra_w[16]_i_1_n_0     |                5 |             12 |
|  pixel_clk           | pi/FSM_onehot_state_reg[4]_6       | tb/ones_reg[0]_0             |                5 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[4]_0       | tb/ones_reg[0]_2             |                5 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[4]_1       | tb/ones_reg[0]_1             |                5 |             14 |
|  pixel_clk           | mod1/FSM_onehot_state_reg[4]_0     | mod1/next_x_reg[8]_6         |                4 |             14 |
|  pixel_clk           | mod1/FSM_onehot_state_reg[4]_1     | mod1/next_x_reg[8]_7         |                5 |             14 |
|  pixel_clk           | mod1/FSM_onehot_state_reg[4]       | mod1/next_x_reg[8]_5         |                8 |             14 |
|  pixel_clk           | mod1/next_x_reg[8]_4               | mod1/next_x_reg[8]_11        |                4 |             14 |
|  pixel_clk           | mod1/next_x_reg[8]_0               | mod1/next_x_reg[8]_8         |                4 |             14 |
|  pixel_clk           | mod1/next_x_reg[8]_2               | mod1/next_x_reg[8]_9         |                4 |             14 |
|  pixel_clk           | mod1/next_x_reg[8]_3               | mod1/next_x_reg[8]_10        |                3 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[4]_4       | pi/addra_2_2_reg[2]          |                6 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[4]_3       | pi/addra_3_2_reg[2]          |                4 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[4]_5       | pi/ones_reg[1]               |                4 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[4]_2       | pi/addra_5_2_reg[2]          |                5 |             14 |
|  dri_clk_OBUF_BUFG   | inst_i2c_dri/i2c_r_data[7]_i_1_n_0 | rr/rst_n                     |                4 |             16 |
|  pixel_clk           | mod1/next_x_reg[10]_0              | mod1/next_x_reg[10]_1        |                6 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                    | rr/rst_n                     |                8 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                    |                              |               10 |             20 |
|  dri_clk_OBUF_BUFG   |                                    | rr/rst_n                     |               13 |             26 |
|  CLK100MHZ_IBUF_BUFG |                                    | tc/change_clk_0              |                7 |             27 |
|  clk_0               |                                    | rr/rst_n                     |               19 |             60 |
|  pixel_clk           |                                    |                              |               41 |             83 |
+----------------------+------------------------------------+------------------------------+------------------+----------------+


