#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jan 26 14:39:05 2024
# Process ID: 22096
# Current directory: C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1
# Command line: vivado.exe -log main_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_wrapper.tcl
# Log file: C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/main_wrapper.vds
# Journal file: C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1\vivado.jou
# Running On: GramForGram, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16847 MB
#-----------------------------------------------------------
source main_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 456.441 ; gain = 162.371
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 538.504 ; gain = 82.062
Command: read_checkpoint -auto_incremental -incremental C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/utils_1/imports/synth_1/rhd_axi.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/utils_1/imports/synth_1/rhd_axi.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1916.902 ; gain = 339.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_wrapper' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/hdl/main_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'main' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:13]
INFO: [Synth 8-6157] synthesizing module 'main_axi_dma_0_0' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_axi_dma_0_0' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'main_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:602]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'main_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:602]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'main_axi_dma_0_0' has 73 connections declared, but only 71 given [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:602]
INFO: [Synth 8-6157] synthesizing module 'main_clk_wiz_0_0' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_clk_wiz_0_0' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'main_clk_wiz_1_0' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_clk_wiz_1_0' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'main_smartconnect_0_0' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_smartconnect_0_0' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'main_smartconnect_0_0' is unconnected for instance 'master_smartconnect_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:702]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'main_smartconnect_0_0' is unconnected for instance 'master_smartconnect_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:702]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'main_smartconnect_0_0' is unconnected for instance 'master_smartconnect_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:702]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'main_smartconnect_0_0' is unconnected for instance 'master_smartconnect_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:702]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'main_smartconnect_0_0' is unconnected for instance 'master_smartconnect_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:702]
WARNING: [Synth 8-7023] instance 'master_smartconnect_0' of module 'main_smartconnect_0_0' has 121 connections declared, but only 116 given [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:702]
INFO: [Synth 8-6157] synthesizing module 'main_smartconnect_0_1' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_smartconnect_0_1' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'main_proc_sys_reset_0_0' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_proc_sys_reset_0_0' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'main_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_100M' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:903]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'main_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_100M' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:903]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'main_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_100M' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:903]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'main_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_100M' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:903]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_100M' of module 'main_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:903]
INFO: [Synth 8-6157] synthesizing module 'main_proc_sys_reset_0_3' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_proc_sys_reset_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_proc_sys_reset_0_3' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_proc_sys_reset_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'main_proc_sys_reset_0_3' is unconnected for instance 'proc_sys_reset_250M' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:910]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'main_proc_sys_reset_0_3' is unconnected for instance 'proc_sys_reset_250M' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:910]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'main_proc_sys_reset_0_3' is unconnected for instance 'proc_sys_reset_250M' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:910]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'main_proc_sys_reset_0_3' is unconnected for instance 'proc_sys_reset_250M' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:910]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_250M' of module 'main_proc_sys_reset_0_3' has 10 connections declared, but only 6 given [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:910]
INFO: [Synth 8-6157] synthesizing module 'main_proc_sys_reset_0_1' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_proc_sys_reset_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_proc_sys_reset_0_1' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_proc_sys_reset_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'main_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_rhd' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:917]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'main_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_rhd' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:917]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'main_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_rhd' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:917]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'main_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_rhd' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:917]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_rhd' of module 'main_proc_sys_reset_0_1' has 10 connections declared, but only 6 given [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:917]
INFO: [Synth 8-6157] synthesizing module 'main_proc_sys_reset_0_2' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_proc_sys_reset_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_proc_sys_reset_0_2' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_proc_sys_reset_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'main_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_rhs' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:924]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'main_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_rhs' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:924]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'main_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_rhs' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:924]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'main_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_rhs' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:924]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_rhs' of module 'main_proc_sys_reset_0_2' has 10 connections declared, but only 6 given [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:924]
INFO: [Synth 8-6157] synthesizing module 'main_seeg_0_0' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_seeg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_seeg_0_0' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_seeg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'main_smartconnect_0_2' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_smartconnect_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_smartconnect_0_2' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_smartconnect_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'main_zynq_ultra_ps_e_0_0' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_zynq_ultra_ps_e_0_0' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/.Xil/Vivado-22096-GramForGram/realtime/main_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'main_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:1152]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'main_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:1152]
WARNING: [Synth 8-7071] port 'emio_gpio_o' of module 'main_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:1152]
WARNING: [Synth 8-7071] port 'emio_gpio_t' of module 'main_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:1152]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'main_zynq_ultra_ps_e_0_0' has 86 connections declared, but only 82 given [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:1152]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/synth/main.v:13]
INFO: [Synth 8-6155] done synthesizing module 'main_wrapper' (0#1) [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/hdl/main_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2016.605 ; gain = 439.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2016.605 ; gain = 439.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2016.605 ; gain = 439.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2016.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_zynq_ultra_ps_e_0_0/main_zynq_ultra_ps_e_0_0/main_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'main_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2025.383 ; gain = 8.777
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_zynq_ultra_ps_e_0_0/main_zynq_ultra_ps_e_0_0/main_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'main_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/main_smartconnect_0_0/main_smartconnect_0_0_in_context.xdc] for cell 'main_i/master_smartconnect_0'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/main_smartconnect_0_0/main_smartconnect_0_0_in_context.xdc] for cell 'main_i/master_smartconnect_0'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0_in_context.xdc] for cell 'main_i/proc_sys_reset_100M'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0_in_context.xdc] for cell 'main_i/proc_sys_reset_100M'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/main_smartconnect_0_1/main_smartconnect_0_1_in_context.xdc] for cell 'main_i/master_smartconnect_1'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/main_smartconnect_0_1/main_smartconnect_0_1_in_context.xdc] for cell 'main_i/master_smartconnect_1'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0/main_clk_wiz_0_0_in_context.xdc] for cell 'main_i/clk_wiz_0'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0/main_clk_wiz_0_0_in_context.xdc] for cell 'main_i/clk_wiz_0'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_1/main_proc_sys_reset_0_1/main_proc_sys_reset_0_1_in_context.xdc] for cell 'main_i/proc_sys_reset_rhd'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_1/main_proc_sys_reset_0_1/main_proc_sys_reset_0_1_in_context.xdc] for cell 'main_i/proc_sys_reset_rhd'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_2/main_proc_sys_reset_0_2/main_proc_sys_reset_0_2_in_context.xdc] for cell 'main_i/proc_sys_reset_rhs'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_2/main_proc_sys_reset_0_2/main_proc_sys_reset_0_2_in_context.xdc] for cell 'main_i/proc_sys_reset_rhs'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_2/main_smartconnect_0_2/main_smartconnect_0_2_in_context.xdc] for cell 'main_i/slave_smartconnect_0'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_2/main_smartconnect_0_2/main_smartconnect_0_2_in_context.xdc] for cell 'main_i/slave_smartconnect_0'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_axi_dma_0_0/main_axi_dma_0_0/main_axi_dma_0_0_in_context.xdc] for cell 'main_i/axi_dma_0'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_axi_dma_0_0/main_axi_dma_0_0/main_axi_dma_0_0_in_context.xdc] for cell 'main_i/axi_dma_0'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_3/main_proc_sys_reset_0_3/main_proc_sys_reset_0_3_in_context.xdc] for cell 'main_i/proc_sys_reset_250M'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_3/main_proc_sys_reset_0_3/main_proc_sys_reset_0_3_in_context.xdc] for cell 'main_i/proc_sys_reset_250M'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0/main_clk_wiz_1_0_in_context.xdc] for cell 'main_i/clk_wiz_dma'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0/main_clk_wiz_1_0_in_context.xdc] for cell 'main_i/clk_wiz_dma'
Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc] for cell 'main_i/seeg_0'
Finished Parsing XDC File [c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc] for cell 'main_i/seeg_0'
Parsing XDC File [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'RHS_MISO1'. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'RHS_MISO2'. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'RHS_MOSI2'. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'RHS_MOSI1'. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'RHS_MISO1'. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'RHS_MISO2'. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'RHS_MOSI1'. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'RHS_MOSI2'. [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc:99]
Finished Parsing XDC File [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2025.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2025.383 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '142.859' specified during out-of-context synthesis of instance 'main_i/master_smartconnect_1' at clock pin 'aclk1' is different from the actual clock period '142.857', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '142.859' specified during out-of-context synthesis of instance 'main_i/proc_sys_reset_rhd' at clock pin 'slowest_sync_clk' is different from the actual clock period '142.857', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '142.859' specified during out-of-context synthesis of instance 'main_i/seeg_0' at clock pin 's00_axi_rhd_aclk' is different from the actual clock period '142.857', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2025.871 ; gain = 448.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2025.871 ; gain = 448.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_I_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_I_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_I_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_I_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_J_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_J_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_J_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_J_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_K_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_K_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_K_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_K_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_L_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_L_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_L_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_L_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_M_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_M_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_M_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_M_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_N_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_N_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_N_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_N_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_O_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_O_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_O_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_O_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_P_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_P_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO1_P_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO1_P_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_I_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_I_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_I_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_I_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_J_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_J_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_J_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_J_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_K_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_K_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_K_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_K_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_L_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_L_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_L_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_L_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_M_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_M_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_M_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_M_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_N_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_N_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_N_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_N_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_O_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_O_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_O_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_O_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_P_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_P_N. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for RHD_MISO2_P_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RHD_MISO2_P_P. (constraint file  c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_seeg_0_0/main_seeg_0_0/main_seeg_0_0_in_context.xdc, line 64).
Applied set_property KEEP_HIERARCHY = SOFT for main_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/master_smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/proc_sys_reset_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/master_smartconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/proc_sys_reset_rhd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/proc_sys_reset_rhs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/slave_smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/proc_sys_reset_250M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/clk_wiz_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/seeg_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2025.871 ; gain = 448.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2025.871 ; gain = 448.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 2025.871 ; gain = 448.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2568.875 ; gain = 991.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2569.023 ; gain = 991.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2580.074 ; gain = 1002.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2594.852 ; gain = 1017.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2594.852 ; gain = 1017.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2594.852 ; gain = 1017.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2594.852 ; gain = 1017.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2594.852 ; gain = 1017.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2594.852 ; gain = 1017.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |main_axi_dma_0_0         |         1|
|2     |main_clk_wiz_0_0         |         1|
|3     |main_clk_wiz_1_0         |         1|
|4     |main_smartconnect_0_0    |         1|
|5     |main_smartconnect_0_1    |         1|
|6     |main_proc_sys_reset_0_0  |         1|
|7     |main_proc_sys_reset_0_3  |         1|
|8     |main_proc_sys_reset_0_1  |         1|
|9     |main_proc_sys_reset_0_2  |         1|
|10    |main_seeg_0_0            |         1|
|11    |main_smartconnect_0_2    |         1|
|12    |main_zynq_ultra_ps_e_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |main_axi_dma_0         |     1|
|2     |main_clk_wiz_0         |     1|
|3     |main_clk_wiz_1         |     1|
|4     |main_proc_sys_reset_0  |     4|
|8     |main_seeg_0            |     1|
|9     |main_smartconnect_0    |     3|
|12    |main_zynq_ultra_ps_e_0 |     1|
|13    |IBUF                   |    32|
|14    |OBUF                   |    21|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2594.852 ; gain = 1017.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2594.852 ; gain = 1008.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2594.852 ; gain = 1017.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2606.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 32 instances

Synth Design complete | Checksum: 92fa23fa
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 2636.359 ; gain = 2077.289
INFO: [Common 17-1381] The checkpoint 'C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/synth_1/main_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_wrapper_utilization_synth.rpt -pb main_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 14:40:34 2024...
