Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/shifter_32.v" into library work
Parsing module <shifter_32>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/multiplier_34.v" into library work
Parsing module <multiplier_34>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/comparator_31.v" into library work
Parsing module <comparator_31>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/boolean_33.v" into library work
Parsing module <boolean_33>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/adder_30.v" into library work
Parsing module <adder_30>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/seven_seg_28.v" into library work
Parsing module <seven_seg_28>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/register_22.v" into library work
Parsing module <register_22>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/pipeline_16.v" into library work
Parsing module <pipeline_16>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/mux8_25.v" into library work
Parsing module <mux8_25>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/decoder_29.v" into library work
Parsing module <decoder_29>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/decoder2_21.v" into library work
Parsing module <decoder2_21>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/counter_27.v" into library work
Parsing module <counter_27>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/alu_26.v" into library work
Parsing module <alu_26>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/register_8.v" into library work
Parsing module <register_8>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/multi_seven_seg_11.v" into library work
Parsing module <multi_seven_seg_11>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/edge_detector_7.v" into library work
Parsing module <edge_detector_7>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/dig2to1_14.v" into library work
Parsing module <dig2to1_14>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v" into library work
Parsing module <cpu_10>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/counter_12.v" into library work
Parsing module <counter_12>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <button_conditioner_2>.

Elaborating module <pipeline_16>.

Elaborating module <edge_detector_7>.

Elaborating module <register_8>.

Elaborating module <cpu_10>.

Elaborating module <decoder2_21>.

Elaborating module <register_22>.

Elaborating module <mux8_25>.

Elaborating module <alu_26>.

Elaborating module <adder_30>.

Elaborating module <comparator_31>.

Elaborating module <shifter_32>.

Elaborating module <boolean_33>.

Elaborating module <multiplier_34>.
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v" Line 89: Assignment to M_alu16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v" Line 90: Assignment to M_alu16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v" Line 91: Assignment to M_alu16_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v" Line 92: Assignment to M_alu16_err ignored, since the identifier is never used

Elaborating module <multi_seven_seg_11>.

Elaborating module <counter_27>.

Elaborating module <seven_seg_28>.

Elaborating module <decoder_29>.

Elaborating module <counter_12>.

Elaborating module <dig2to1_14>.
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 200: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 201: Result of 16-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <M_player_q>.
    Found 4-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 23                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit adder for signal <n0114> created at line 214.
    Found 18-bit adder for signal <n0115> created at line 215.
    Found 127-bit shifter logical right for signal <n0094> created at line 214
    Found 127-bit shifter logical right for signal <n0095> created at line 215
    Found 1-bit tristate buffer for signal <spi_miso> created at line 191
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 191
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 191
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 191
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 191
    Found 1-bit tristate buffer for signal <avr_rx> created at line 191
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred  30 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <button_conditioner_2>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/button_conditioner_2.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_2> synthesized.

Synthesizing Unit <pipeline_16>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/pipeline_16.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_16> synthesized.

Synthesizing Unit <edge_detector_7>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/edge_detector_7.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <edge_detector_7> synthesized.

Synthesizing Unit <register_8>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/register_8.v".
    Found 1-bit register for signal <M_regs_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <register_8> synthesized.

Synthesizing Unit <cpu_10>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v".
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v" line 84: Output port <z> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v" line 84: Output port <v> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v" line 84: Output port <n> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/cpu_10.v" line 84: Output port <err> of the instance <alu16> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_10> synthesized.

Synthesizing Unit <decoder2_21>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/decoder2_21.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <decoder2_21> synthesized.

Synthesizing Unit <register_22>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/register_22.v".
    Found 16-bit register for signal <M_regs_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register_22> synthesized.

Synthesizing Unit <mux8_25>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/mux8_25.v".
    Summary:
	inferred   5 Multiplexer(s).
Unit <mux8_25> synthesized.

Synthesizing Unit <alu_26>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/alu_26.v".
    Summary:
	inferred  27 Multiplexer(s).
Unit <alu_26> synthesized.

Synthesizing Unit <adder_30>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/adder_30.v".
    Found 16-bit subtractor for signal <b[15]_unary_minus_1_OUT> created at line 30.
    Found 16-bit adder for signal <sumI> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_30> synthesized.

Synthesizing Unit <comparator_31>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/comparator_31.v".
WARNING:Xst:653 - Signal <result<15:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <comparator_31> synthesized.

Synthesizing Unit <shifter_32>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/shifter_32.v".
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_0_OUT> created at line 25
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_3_OUT> created at line 31
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_4_OUT> created at line 33
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_32> synthesized.

Synthesizing Unit <boolean_33>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/boolean_33.v".
    Summary:
	inferred  48 Multiplexer(s).
Unit <boolean_33> synthesized.

Synthesizing Unit <multiplier_34>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/multiplier_34.v".
    Found 16x16-bit multiplier for signal <n0003> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier_34> synthesized.

Synthesizing Unit <multi_seven_seg_11>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/multi_seven_seg_11.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_19_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_11> synthesized.

Synthesizing Unit <counter_27>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/counter_27.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_20_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_27> synthesized.

Synthesizing Unit <seven_seg_28>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/seven_seg_28.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_28> synthesized.

Synthesizing Unit <decoder_29>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/decoder_29.v".
    Summary:
	no macro.
Unit <decoder_29> synthesized.

Synthesizing Unit <counter_12>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/counter_12.v".
    Found 22-bit register for signal <M_ctr_q>.
    Found 22-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <counter_12> synthesized.

Synthesizing Unit <dig2to1_14>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/game/work/planAhead/game/game.srcs/sources_1/imports/verilog/dig2to1_14.v".
    Found 8-bit comparator greater for signal <num[7]_GND_24_o_LessThan_1_o> created at line 15
    Summary:
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <dig2to1_14> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 13
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 18-bit adder                                          : 3
 20-bit adder                                          : 5
 22-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 21
 1-bit register                                        : 4
 16-bit register                                       : 3
 18-bit register                                       : 1
 2-bit register                                        : 5
 20-bit register                                       : 5
 22-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 125
 1-bit 2-to-1 multiplexer                              : 88
 16-bit 2-to-1 multiplexer                             : 17
 17-bit 2-to-1 multiplexer                             : 12
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 6
 127-bit shifter logical right                         : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_2> synthesized (advanced).

Synthesizing (advanced) Unit <counter_12>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_12> synthesized (advanced).

Synthesizing (advanced) Unit <counter_27>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_27> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_28>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_28> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 2
# Counters                                             : 8
 18-bit up counter                                     : 1
 20-bit up counter                                     : 5
 22-bit up counter                                     : 2
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 123
 1-bit 2-to-1 multiplexer                              : 87
 16-bit 2-to-1 multiplexer                             : 17
 17-bit 2-to-1 multiplexer                             : 12
 24-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 6
 127-bit shifter logical right                         : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 1000  | 1000
 0110  | 0110
 0111  | 0111
 1001  | 1001
 1010  | 1010
 1011  | 1011
 0101  | 0101
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_26> ...
WARNING:Xst:1293 - FF/Latch <cpu16/r0_reg/M_regs_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_14> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_13> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_12> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_11> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_10> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_9> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_8> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_5> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu16/r0_reg/M_regs_q_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:2677 - Node <cpu16/alu16/mult/Mmult_n0003> of sequential type is unconnected in block <mojo_top_0>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 9.
FlipFlop M_player_q has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd1 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <left_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <right_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <up_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <down_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <center_cond/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 216
 Flip-Flops                                            : 216
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 737
#      GND                         : 16
#      INV                         : 14
#      LUT1                        : 154
#      LUT2                        : 5
#      LUT3                        : 8
#      LUT4                        : 48
#      LUT5                        : 43
#      LUT6                        : 82
#      MUXCY                       : 169
#      MUXF7                       : 6
#      VCC                         : 14
#      XORCY                       : 178
# FlipFlops/Latches                : 221
#      FD                          : 1
#      FDE                         : 5
#      FDR                         : 78
#      FDRE                        : 133
#      FDS                         : 4
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IBUF                        : 6
#      OBUF                        : 44
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             221  out of  11440     1%  
 Number of Slice LUTs:                  359  out of   5720     6%  
    Number used as Logic:               354  out of   5720     6%  
    Number used as Memory:                5  out of   1440     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    481
   Number with an unused Flip Flop:     260  out of    481    54%  
   Number with an unused LUT:           122  out of    481    25%  
   Number of fully used LUT-FF pairs:    99  out of    481    20%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          63
 Number of bonded IOBs:                  57  out of    102    55%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 226   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.489ns (Maximum Frequency: 105.385MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 11.717ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.489ns (frequency: 105.385MHz)
  Total number of paths / destination ports: 62766 / 564
-------------------------------------------------------------------------
Delay:               9.489ns (Levels of Logic = 19)
  Source:            up_cond/M_ctr_q_3 (FF)
  Destination:       cpu16/score2_reg/M_regs_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: up_cond/M_ctr_q_3 to cpu16/score2_reg/M_regs_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O            2   0.254   0.954  out1 (up_cond/out)
     LUT5:I2->O            1   0.235   0.958  out4 (out)
     end scope: 'up_cond:out'
     begin scope: 'cpu16:p2_button<1>'
     begin scope: 'cpu16/reg_mux8:hll<1>'
     LUT6:I2->O            1   0.254   0.000  Mmux_out103_G (N74)
     MUXF7:I1->O           4   0.175   0.804  Mmux_out103 (out<1>)
     end scope: 'cpu16/reg_mux8:out<1>'
     begin scope: 'cpu16/alu16:a<1>'
     begin scope: 'cpu16/alu16/add:a<1>'
     LUT4:I3->O            1   0.254   0.000  Madd_sumI_lut<1> (Madd_sumI_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Madd_sumI_cy<1> (Madd_sumI_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sumI_cy<2> (Madd_sumI_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sumI_cy<3> (Madd_sumI_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sumI_cy<4> (Madd_sumI_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sumI_cy<5> (Madd_sumI_cy<5>)
     XORCY:CI->O           2   0.206   1.181  Madd_sumI_xor<6> (sum<6>)
     end scope: 'cpu16/alu16/add:sum<6>'
     LUT6:I0->O            1   0.254   0.682  Mmux_result38 (Mmux_result39)
     LUT6:I5->O            1   0.254   0.682  Mmux_result319 (Mmux_result318)
     LUT6:I5->O            3   0.254   0.000  Mmux_result320 (result<0>)
     end scope: 'cpu16/alu16:result<0>'
     begin scope: 'cpu16/score2_reg:data<0>'
     FDRE:D                    0.074          M_regs_q_0
    ----------------------------------------
    Total                      9.489ns (3.047ns logic, 6.442ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1015 / 39
-------------------------------------------------------------------------
Offset:              11.717ns (Levels of Logic = 6)
  Source:            M_state_q_FSM_FFd2 (FF)
  Destination:       io_seg<3> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd2 to io_seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             49   0.525   2.032  M_state_q_FSM_FFd2 (M_state_q_FSM_FFd2)
     LUT4:I1->O            6   0.235   0.876  Sh80711 (Sh8071)
     LUT6:I5->O            5   0.254   1.296  Sh80531 (Sh8053)
     LUT6:I0->O            1   0.254   0.958  Sh8052 (Sh8052)
     LUT5:I1->O            7   0.254   1.186  Sh8054 (Sh805)
     LUT4:I0->O            1   0.254   0.681  io_seg<3>1 (io_seg_3_OBUF)
     OBUF:I->O                 2.912          io_seg_3_OBUF (io_seg<3>)
    ----------------------------------------
    Total                     11.717ns (4.688ns logic, 7.029ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.489|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.48 secs
 
--> 


Total memory usage is 400076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    6 (   0 filtered)

