
5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe                         162
     $mux                          175

=== C_LSTM_datapath ===

   Number of wires:               1143
   Number of wire bits:          20183
   Number of public wires:        1143
   Number of public wire bits:   20183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            1

=== C_LSTM_stage_1_18_10_160_512_2_16_1 ===

   Number of wires:                307
   Number of wire bits:           5203
   Number of public wires:         303
   Number of public wire bits:    5199
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and                            6

=== C_LSTM_stage_2_18_10_32_1 ===

   Number of wires:               1393
   Number of wire bits:          24241
   Number of public wires:        1393
   Number of public wire bits:   24241
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                495
     $and                            1
     $sdffe                       8066

=== C_LSTM_stage_3_18_10_64_2048_2_16_1 ===

   Number of wires:                110
   Number of wire bits:           1826
   Number of public wires:         109
   Number of public wire bits:    1809
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           1

=== abs_unit_18 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                           18
     $neg                           18
     $sdffe                         19

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== c_matrix_vec_mult_core_18_10_16_2_1 ===

   Number of wires:                505
   Number of wire bits:           8563
   Number of public wires:         488
   Number of public wire bits:    8308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $and                            7
     $neg                          252
     $not                            1
     $sdffe                       2128

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== codeBlock98050_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock99168_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== counter_14_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_31_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_31_2 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_41_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_41_1_32 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_63_2 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== dsp_signed_mac_18_13_23_32 ===

   Number of wires:                 18
   Number of wire bits:            244
   Number of public wires:          16
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                           32
     $mul                           32
     $sdff                          86
     $sdffe                          3

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                           72
     $mul                           72
     $sdffe                          3

=== dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           2907
   Number of public wires:           9
   Number of public wire bits:    1167
   Number of memories:               1
   Number of memory bits:         1728
   Number of processes:              0
   Number of cells:                 12
     $dffe                         576
     $mux                          590

=== elementwise_add_core_18_18_32 ===

   Number of wires:                233
   Number of wire bits:           4041
   Number of public wires:         201
   Number of public wire bits:    3465
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     $add                          576
     $and                            1
     $sdffe                       1730

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                          162
     $and                            1
     $sdffe                        488

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                        325

=== elementwise_mult_core_18_18_10_32_1 ===

   Number of wires:                329
   Number of wire bits:           5897
   Number of public wires:         329
   Number of public wire bits:    5897
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $sdffe                       1153

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and                            1
     $sdffe                        488
     $sub                          162

=== fp_rounding_unit_1_32_11 ===

   Number of wires:                 15
   Number of wire bits:            232
   Number of public wires:          14
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           32
     $mux                           32
     $sdffe                         88

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== idft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== lstm_gate_18_10_32_1 ===

   Number of wires:                397
   Number of wire bits:           5837
   Number of public wires:         397
   Number of public wire bits:    5837
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $and                            1

=== matrix_times_two_vectors_18_10_2_672_16_1 ===

   Number of wires:                 91
   Number of wire bits:           1519
   Number of public wires:          91
   Number of public wire bits:    1519
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 ===

   Number of wires:                355
   Number of wire bits:           6135
   Number of public wires:         355
   Number of public wire bits:    6135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $and                            1
     $sdffe                        450

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64 ===

   Number of wires:                355
   Number of wire bits:           6135
   Number of public wires:         355
   Number of public wire bits:    6135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $and                            1
     $sdffe                        450

=== output_activation_18_10_32_1 ===

   Number of wires:                233
   Number of wire bits:           2953
   Number of public wires:         233
   Number of public wire bits:    2953
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1

=== pipelined_input_18_2_16 ===

   Number of wires:                155
   Number of wire bits:           2603
   Number of public wires:         104
   Number of public wire bits:    1736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     $mux                          867
     $sdffe                        867

=== ram_288_0_42 ===

   Number of wires:                  8
   Number of wire bits:           1166
   Number of public wires:           8
   Number of public wire bits:    1166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== ram_288_0_64 ===

   Number of wires:                  8
   Number of wire bits:           1166
   Number of public wires:           8
   Number of public wire bits:    1166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== shift_register_group_18_16_1 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16

=== shift_register_group_18_16_3 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16

=== shift_register_group_18_32_10 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== shift_register_group_18_32_14 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== shift_register_group_18_32_18 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== shift_register_group_18_32_3 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== shift_register_group_18_32_6 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9

=== shift_register_unit_12 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdffe                          2

=== shift_register_unit_18_1 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                         18

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe                        180

=== shift_register_unit_18_14 ===

   Number of wires:                 19
   Number of wire bits:            291
   Number of public wires:          19
   Number of public wire bits:     291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdffe                        252

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe                        324

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                         54

=== shift_register_unit_18_6 ===

   Number of wires:                 11
   Number of wire bits:            147
   Number of public wires:          11
   Number of public wire bits:     147
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $sdffe                        108

=== shift_register_unit_1_2 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdffe                          2

=== shift_register_unit_1_3 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                          3

=== sigmoid_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $dffe                           1
     $eq                           155
     $ge                            32
     $logic_not                      5
     $mux                          901
     $not                            1
     $reduce_and                     2
     $sdffe                         38
     $sub                           32

=== single_port_ram ===

   Number of wires:                  9
   Number of wire bits:           1454
   Number of public wires:           5
   Number of public wire bits:     584
   Number of memories:               1
   Number of memory bits:         1728
   Number of processes:              0
   Number of cells:                  6
     $dffe                         288
     $mux                          295

=== stage1_parameter_buffer_18_2_16_42_2688 ===

   Number of wires:                154
   Number of wire bits:           2703
   Number of public wires:         152
   Number of public wire bits:    2639
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                           32
     $and                            1
     $eq                            14
     $mul                           31

=== stage2_Ct_buffer_18_2_16_64 ===

   Number of wires:                 62
   Number of wire bits:           1793
   Number of public wires:          59
   Number of public wire bits:    1759
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           32
     $lt                            64
     $sdff                          12

=== stage2_mt_buffer_18_2_16_64_32 ===

   Number of wires:                 72
   Number of wire bits:           1234
   Number of public wires:          50
   Number of public wire bits:    1212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $eq                            42
     $logic_and                      9
     $logic_not                     42
     $mux                           11
     $not                            2
     $reduce_bool                    4
     $sdff                           1
     $sdffe                          2

=== stage2_parameter_buffer_18_2_16_64 ===

   Number of wires:                452
   Number of wire bits:           8081
   Number of public wires:         452
   Number of public wire bits:    8081
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8

=== stage3_X_Y_buffer_18_16_2_10_32_64 ===

   Number of wires:                 98
   Number of wire bits:           1799
   Number of public wires:          82
   Number of public wire bits:    1783
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $eq                            28
     $ge                            32
     $logic_and                      6
     $logic_not                     14
     $mux                          293
     $not                            2
     $reduce_bool                    4
     $sdff                           1
     $sdffe                          2

=== stage3_parameter_buffer_18_2_16_64_2048 ===

   Number of wires:                 45
   Number of wire bits:            727
   Number of public wires:          43
   Number of public wire bits:     694
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           32
     $and                            1
     $eq                            14

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== sum_complex_vector_unit_18_18_16_42 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                          608
     $and                            1
     $eq                            14
     $mux                          590
     $reduce_and                     2
     $sdffe                        591

=== sum_complex_vector_unit_18_18_16_64 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                          608
     $and                            1
     $eq                            14
     $mux                          590
     $reduce_and                     2
     $sdffe                        591

=== tanh_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $dffe                           1
     $eq                           155
     $ge                            32
     $logic_not                      5
     $mux                          901
     $not                            1
     $reduce_and                     2
     $sdffe                         38
     $sub                           32

=== weight_buffer_18_16_2_64_Wfc_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            6
     $dff                           12

=== weight_buffer_18_16_2_64_Wic_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            6
     $dff                           12

=== weight_buffer_18_16_2_64_Woc_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            6
     $dff                           12

=== weight_buffer_18_16_2_64_bc_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            6
     $dff                           12

=== weight_buffer_18_16_2_64_bf_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            6
     $dff                           12

=== weight_buffer_18_16_2_64_bi_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            6
     $dff                           12

=== weight_buffer_18_16_2_64_bo_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            6
     $dff                           12

=== weight_buffer_18_9_2_64_2048_Wym_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            716
   Number of public wires:          27
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           11
     $dff                           22

=== weight_buffer_18_9_2_64_2048_Wym_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            716
   Number of public wires:          27
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           11
     $dff                           22

=== weight_buffer_18_9_42_2_2688Wcxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wcxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wfxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wfxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wixr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wixr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Woxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Woxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== design hierarchy ===

   C_LSTM_datapath                   1
     C_LSTM_stage_1_18_10_160_512_2_16_1      0
       matrix_times_two_vectors_18_10_2_672_16_1      0
         multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42      0
           c_matrix_vec_mult_core_18_10_16_2_1      0
             dft_16_top_18           0
               codeBlock88206_18      0
                 addfxp_18_1         0
                 multfix_alt_dsp_18      0
                   dsp_signed_mult_18x18_unit_18_36_0      0
                 shiftRegFIFO_5_1      0
                 subfxp_18_1         0
               codeBlock89324_18      0
                 addfxp_18_1         0
                 shiftRegFIFO_2_1      0
                 subfxp_18_1         0
             elementwise_add_core_18_18_9      0
             elementwise_mult_core_18_1810_9_1      0
               dsp_signed_mult_18x18_unit_18_18_1      0
               fp_rounding_unit_1_37_10      0
             elementwise_sub_core_18_18_9      0
             shift_register_group_18_910      0
               shift_register_unit_18_10      0
           idft_16_top_18            0
             codeBlock98050_18       0
               addfxp_18_1           0
               multfix_alt_dsp_18      0
                 dsp_signed_mult_18x18_unit_18_36_0      0
               shiftRegFIFO_5_1      0
               subfxp_18_1           0
             codeBlock99168_18       0
               addfxp_18_1           0
               shiftRegFIFO_2_1      0
               subfxp_18_1           0
           shift_register_group_18_16_1      0
             shift_register_unit_18_1      0
           sum_complex_vector_unit_18_18_16_42      0
     C_LSTM_stage_2_18_10_32_1       0
       elementwise_add_core_18_18_32      0
       elementwise_mult_core_18_18_10_32_1      0
         dsp_signed_mult_18x18_unit_18_18_1      0
         fp_rounding_unit_1_37_10      0
       lstm_gate_18_10_32_1          0
         elementwise_add_core_18_18_32      0
         elementwise_mult_core_18_18_10_32_1      0
           dsp_signed_mult_18x18_unit_18_18_1      0
           fp_rounding_unit_1_37_10      0
         shift_register_group_18_32_10      0
           shift_register_unit_18_18      0
         sigmoid_core_18_18_10_32_1      0
           abs_unit_18               0
           dsp_signed_mac_18_13_23_32      0
           fp_rounding_unit_1_32_11      0
           shift_register_unit_1_3      0
       output_activation_18_10_32_1      0
         elementwise_add_core_18_18_32      0
         sigmoid_core_18_18_10_32_1      0
           abs_unit_18               0
           dsp_signed_mac_18_13_23_32      0
           fp_rounding_unit_1_32_11      0
           shift_register_unit_1_3      0
       shift_register_group_18_32_14      0
         shift_register_unit_18_14      0
       shift_register_group_18_32_18      0
         shift_register_unit_18_18      0
       shift_register_group_18_32_6      0
         shift_register_unit_18_6      0
       tanh_core_18_18_10_32_1       0
         abs_unit_18                 0
         dsp_signed_mac_18_13_23_32      0
         fp_rounding_unit_1_32_11      0
         shift_register_unit_1_3      0
     C_LSTM_stage_3_18_10_64_2048_2_16_1      0
       multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64      0
         c_matrix_vec_mult_core_18_10_16_2_1      0
           dft_16_top_18             0
             codeBlock88206_18       0
               addfxp_18_1           0
               multfix_alt_dsp_18      0
                 dsp_signed_mult_18x18_unit_18_36_0      0
               shiftRegFIFO_5_1      0
               subfxp_18_1           0
             codeBlock89324_18       0
               addfxp_18_1           0
               shiftRegFIFO_2_1      0
               subfxp_18_1           0
           elementwise_add_core_18_18_9      0
           elementwise_mult_core_18_1810_9_1      0
             dsp_signed_mult_18x18_unit_18_18_1      0
             fp_rounding_unit_1_37_10      0
           elementwise_sub_core_18_18_9      0
           shift_register_group_18_910      0
             shift_register_unit_18_10      0
         idft_16_top_18              0
           codeBlock98050_18         0
             addfxp_18_1             0
             multfix_alt_dsp_18      0
               dsp_signed_mult_18x18_unit_18_36_0      0
             shiftRegFIFO_5_1        0
             subfxp_18_1             0
           codeBlock99168_18         0
             addfxp_18_1             0
             shiftRegFIFO_2_1        0
             subfxp_18_1             0
         shift_register_group_18_16_1      0
           shift_register_unit_18_1      0
         sum_complex_vector_unit_18_18_16_64      0
       shift_register_group_18_16_3      0
         shift_register_unit_18_3      0
       shift_register_unit_18_3      0
       stage3_parameter_buffer_18_2_16_64_2048      0
         counter_31_2                0
         counter_63_1                0
         weight_buffer_18_9_2_64_2048_Wym_imag_half_0      0
           $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
         weight_buffer_18_9_2_64_2048_Wym_real_half_0      0
           $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     pipelined_input_18_2_16         0
     shift_register_group_18_16_3      0
       shift_register_unit_18_3      0
     shift_register_group_18_32_3      0
       shift_register_unit_18_3      0
     shift_register_unit_1_3         0
     stage1_parameter_buffer_18_2_16_42_2688      0
       counter_41_1                  0
       counter_63_2                  0
       weight_buffer_18_9_42_2_2688Wcxr_imag_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
       weight_buffer_18_9_42_2_2688Wcxr_real_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
       weight_buffer_18_9_42_2_2688Wfxr_imag_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
       weight_buffer_18_9_42_2_2688Wfxr_real_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
       weight_buffer_18_9_42_2_2688Wixr_imag_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
       weight_buffer_18_9_42_2_2688Wixr_real_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
       weight_buffer_18_9_42_2_2688Woxr_imag_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
       weight_buffer_18_9_42_2_2688Woxr_real_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     stage2_Ct_buffer_18_2_16_64      0
       counter_63_1                  0
       ram_288_0_64                  0
         dual_port_ram               0
     stage2_mt_buffer_18_2_16_64_32      0
       counter_14_1                  0
       counter_63_1                  0
       ram_288_0_64                  0
         dual_port_ram               0
       shift_register_unit_12        0
     stage2_parameter_buffer_18_2_16_64      0
       counter_63_2                  0
       weight_buffer_18_16_2_64_Wfc_0      0
         single_port_ram             0
       weight_buffer_18_16_2_64_Wic_0      0
         single_port_ram             0
       weight_buffer_18_16_2_64_Woc_0      0
         single_port_ram             0
       weight_buffer_18_16_2_64_bc_0      0
         single_port_ram             0
       weight_buffer_18_16_2_64_bf_0      0
         single_port_ram             0
       weight_buffer_18_16_2_64_bi_0      0
         single_port_ram             0
       weight_buffer_18_16_2_64_bo_0      0
         single_port_ram             0
     stage3_X_Y_buffer_18_16_2_10_32_64      0
       counter_31_1                  0
       counter_41_1                  0
       counter_41_1_32               0
       ram_288_0_42                  0
         dual_port_ram               0
       shift_register_unit_1_2       0

   Number of wires:               1143
   Number of wire bits:          20183
   Number of public wires:        1143
   Number of public wire bits:   20183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            1

