{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529510467876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529510467876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:01:07 2018 " "Processing started: Wed Jun 20 13:01:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529510467876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529510467876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529510467877 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529510468244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL-main " "Found design unit 1: TOP_LEVEL-main" {  } { { "TOP_LEVEL.vhd" "" { Text "C:/altera/13.0sp1/VGA/TOP_LEVEL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468778 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "TOP_LEVEL.vhd" "" { Text "C:/altera/13.0sp1/VGA/TOP_LEVEL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529510468778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll/pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL/PLL/synthesis/PLL.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529510468782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/pll/pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468786 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468786 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_h542 " "Found entity 3: PLL_altpll_0_altpll_h542" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468786 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529510468786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-main " "Found design unit 1: VGA-main" {  } { { "VGA.vhd" "" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468790 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529510468790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-main " "Found design unit 1: SYNC-main" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468794 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529510468794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLAYER_CONTROLLER-main " "Found design unit 1: PLAYER_CONTROLLER-main" {  } { { "PLAYER_CONTROLLER.vhd" "" { Text "C:/altera/13.0sp1/VGA/PLAYER_CONTROLLER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468798 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLAYER_CONTROLLER " "Found entity 1: PLAYER_CONTROLLER" {  } { { "PLAYER_CONTROLLER.vhd" "" { Text "C:/altera/13.0sp1/VGA/PLAYER_CONTROLLER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529510468798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_types " "Found design unit 1: display_types" {  } { { "types.vhd" "" { Text "C:/altera/13.0sp1/VGA/types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529510468802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GAME_TIMER-main " "Found design unit 1: GAME_TIMER-main" {  } { { "GAME_TIMER.vhd" "" { Text "C:/altera/13.0sp1/VGA/GAME_TIMER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468806 ""} { "Info" "ISGN_ENTITY_NAME" "1 GAME_TIMER " "Found entity 1: GAME_TIMER" {  } { { "GAME_TIMER.vhd" "" { Text "C:/altera/13.0sp1/VGA/GAME_TIMER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529510468806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529510468806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL " "Elaborating entity \"TOP_LEVEL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529510468847 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529510468861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLAYER_CONTROLLER PLAYER_CONTROLLER:p1 " "Elaborating entity \"PLAYER_CONTROLLER\" for hierarchy \"PLAYER_CONTROLLER:p1\"" {  } { { "TOP_LEVEL.vhd" "p1" { Text "C:/altera/13.0sp1/VGA/TOP_LEVEL.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529510468863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer PLAYER_CONTROLLER.vhd(32) " "VHDL Process Statement warning at PLAYER_CONTROLLER.vhd(32): signal \"timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PLAYER_CONTROLLER.vhd" "" { Text "C:/altera/13.0sp1/VGA/PLAYER_CONTROLLER.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529510468876 "|TOP_LEVEL|PLAYER_CONTROLLER:p1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529510469567 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player_position " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player_position\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529510469567 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529510469570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GAME_TIMER PLAYER_CONTROLLER:p1\|GAME_TIMER:C3 " "Elaborating entity \"GAME_TIMER\" for hierarchy \"PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\"" {  } { { "PLAYER_CONTROLLER.vhd" "C3" { Text "C:/altera/13.0sp1/VGA/PLAYER_CONTROLLER.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529510469814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga1 " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga1\"" {  } { { "TOP_LEVEL.vhd" "vga1" { Text "C:/altera/13.0sp1/VGA/TOP_LEVEL.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529510469824 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(46) " "VHDL Signal Declaration warning at VGA.vhd(46): used explicit default value for signal \"RESET\" because signal was never assigned a value" {  } { { "VGA.vhd" "" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1529510469834 "|TOP_LEVEL|VGA:vga1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "test " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"test\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529510469834 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "test " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"test\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529510469834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC VGA:vga1\|SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"VGA:vga1\|SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529510469834 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hpos SYNC.vhd(111) " "VHDL Process Statement warning at SYNC.vhd(111): signal \"hpos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529510469854 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos SYNC.vhd(116) " "VHDL Process Statement warning at SYNC.vhd(116): signal \"vpos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529510469854 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hpos SYNC.vhd(121) " "VHDL Process Statement warning at SYNC.vhd(121): signal \"hpos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529510469854 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos SYNC.vhd(121) " "VHDL Process Statement warning at SYNC.vhd(121): signal \"vpos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529510469854 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "positions " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"positions\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529510469854 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "positions " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"positions\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529510469854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL VGA:vga1\|PLL:C2 " "Elaborating entity \"PLL\" for hierarchy \"VGA:vga1\|PLL:C2\"" {  } { { "VGA.vhd" "C2" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529510469854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0 VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0 " "Elaborating entity \"PLL_altpll_0\" for hierarchy \"VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\"" {  } { { "PLL/PLL/PLL/synthesis/PLL.v" "altpll_0" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/PLL.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529510469854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_stdsync_sv6 VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_altpll_0_stdsync_sv6\" for hierarchy \"VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "stdsync2" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529510469865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_dffpipe_l2c VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_altpll_0_dffpipe_l2c\" for hierarchy \"VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "dffpipe3" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529510469868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_altpll_h542 VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1 " "Elaborating entity \"PLL_altpll_0_altpll_h542\" for hierarchy \"VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1\"" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "sd1" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529510469871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1529510473349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529510474090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529510474090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "712 " "Implemented 712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529510474340 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529510474340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "692 " "Implemented 692 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529510474340 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1529510474340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529510474340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529510474410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:01:14 2018 " "Processing ended: Wed Jun 20 13:01:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529510474410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529510474410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529510474410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529510474410 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529510475491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529510475491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:01:15 2018 " "Processing started: Wed Jun 20 13:01:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529510475491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529510475491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529510475491 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529510475583 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1529510475583 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1529510475583 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529510475650 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529510475660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529510475722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529510475722 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] port" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/altera/13.0sp1/VGA/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529510475781 ""}  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/altera/13.0sp1/VGA/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529510475781 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529510475821 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529510475831 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529510476051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529510476051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529510476051 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529510476051 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/VGA/" { { 0 { 0 ""} 0 1398 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529510476061 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529510476061 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1529510476061 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529510476061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529510477033 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529510477033 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529510477033 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1529510477043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1529510477043 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529510477043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529510477083 ""}  } { { "TOP_LEVEL.vhd" "" { Text "C:/altera/13.0sp1/VGA/TOP_LEVEL.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/VGA/" { { 0 { 0 ""} 0 1387 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529510477083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529510477083 ""}  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 192 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA:vga1|PLL:C2|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_h542:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/VGA/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529510477083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "Automatically promoted node PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529510477083 ""}  } { { "GAME_TIMER.vhd" "" { Text "C:/altera/13.0sp1/VGA/GAME_TIMER.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLAYER_CONTROLLER:p1|GAME_TIMER:C3|timerOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/VGA/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529510477083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529510477483 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529510477483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529510477483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529510477493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529510477493 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529510477493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529510477493 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529510477493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529510477523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1529510477523 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529510477523 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529510477553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529510478514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529510478745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529510478755 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529510479816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529510479826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529510480106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1529510480923 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529510480923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529510482259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1529510482259 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529510482259 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1529510482279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529510482319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529510482657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529510482706 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529510482869 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529510483298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/VGA/output_files/VGA.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/VGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529510484231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529510484771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:01:24 2018 " "Processing ended: Wed Jun 20 13:01:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529510484771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529510484771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529510484771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529510484771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529510485704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529510485704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:01:25 2018 " "Processing started: Wed Jun 20 13:01:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529510485704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529510485704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529510485704 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529510486599 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529510486634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529510487125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:01:27 2018 " "Processing ended: Wed Jun 20 13:01:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529510487125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529510487125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529510487125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529510487125 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529510487806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529510488226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529510488226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:01:27 2018 " "Processing started: Wed Jun 20 13:01:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529510488226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529510488226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529510488226 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1529510488316 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529510488486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529510488537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529510488537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1529510488767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1529510488767 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529510488777 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga1\|C2\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{vga1\|C2\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529510488777 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529510488777 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1529510488777 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " "create_clock -period 1.000 -name PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529510488777 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529510488777 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1529510488917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1529510488917 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1529510488917 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1529510488927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1529510489006 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529510489006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.978 " "Worst-case setup slack is -5.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.978       -70.608 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -5.978       -70.608 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.473      -407.238 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "   -2.473      -407.238 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.307         0.000 clk  " "   14.307         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510489016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.396         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479         0.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "    0.479         0.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569         0.000 clk  " "    0.569         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510489026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.692 " "Worst-case recovery slack is 4.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.692         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.692         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510489037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.934 " "Worst-case removal slack is 1.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.934         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.934         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510489037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -384.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "   -1.000      -384.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.386         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.386         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688         0.000 clk  " "    9.688         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510489046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510489046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1529510489437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1529510489457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1529510489947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490017 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1529510490037 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529510490037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.271 " "Worst-case setup slack is -5.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.271       -62.124 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -5.271       -62.124 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.045      -318.187 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "   -2.045      -318.187 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.863         0.000 clk  " "   14.863         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.352         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "    0.430         0.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511         0.000 clk  " "    0.511         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.116 " "Worst-case recovery slack is 5.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.116         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.116         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.753 " "Worst-case removal slack is 1.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.753         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.753         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -384.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "   -1.000      -384.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.378         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.378         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.683         0.000 clk  " "    9.683         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490117 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1529510490408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1529510490548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529510490548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.423 " "Worst-case setup slack is -3.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.423       -40.506 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -3.423       -40.506 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970       -94.232 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "   -0.970       -94.232 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.895         0.000 clk  " "   16.895         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.209         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256         0.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "    0.256         0.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305         0.000 clk  " "    0.305         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.689 " "Worst-case recovery slack is 6.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.689         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    6.689         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.061 " "Worst-case removal slack is 1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.061         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -384.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut  " "   -1.000      -384.000 PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\|timerOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.411         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.411         0.000 vga1\|C2\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.444         0.000 clk  " "    9.444         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529510490640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529510490640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529510491288 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529510491288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529510491519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:01:31 2018 " "Processing ended: Wed Jun 20 13:01:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529510491519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529510491519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529510491519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529510491519 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529510492301 ""}
