Time resolution is 1 ps
$finish called at time : 80 ns : File "D:/develop/code/course_design/verilog/verilog_experiment/LAB3_shift_reg/LAB3_shift_reg.srcs/sim_1/new/shift_reg_simulation.v" Line 54
