// Seed: 1371131658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_7, id_8, id_9, id_10, id_11;
  assign module_1.type_6 = 0;
  assign id_9 = id_4;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  tri0 id_3;
  id_4(
      .id_0(id_1), .product(id_0), .id_1(), .id_2(id_3 ^ id_0)
  );
  uwire id_5;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5,
      id_5,
      id_3
  );
  assign id_5 = 1'b0;
endmodule
