#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002414006b4b0 .scope module, "testbench_shiftregister" "testbench_shiftregister" 2 1;
 .timescale 0 0;
v00000241400b6a10_0 .var "clk", 0 0;
v00000241400b6ab0_0 .var "data_in", 0 0;
v0000024140066510_0 .net "data_out", 7 0, L_00000241400b82d0;  1 drivers
v00000241400665b0_0 .var "reset", 0 0;
v0000024140066650_0 .var "shift_enable", 0 0;
S_0000024140069920 .scope module, "dut" "ShiftRegister" 2 12, 3 1 0, S_000002414006b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "data_out";
L_00000241400b82d0 .functor BUFZ 8, v00000241400b6970_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000024140066b90_0 .net "clk", 0 0, v00000241400b6a10_0;  1 drivers
v00000241400b66f0_0 .net "data_in", 0 0, v00000241400b6ab0_0;  1 drivers
v00000241400b6790_0 .net "data_out", 7 0, L_00000241400b82d0;  alias, 1 drivers
v00000241400b6830_0 .net "reset", 0 0, v00000241400665b0_0;  1 drivers
v00000241400b68d0_0 .net "shift_enable", 0 0, v0000024140066650_0;  1 drivers
v00000241400b6970_0 .var "stored_data", 7 0;
E_00000241400a4d80 .event posedge, v0000024140066b90_0;
    .scope S_0000024140069920;
T_0 ;
    %wait E_00000241400a4d80;
    %load/vec4 v00000241400b6830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000241400b6970_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000241400b68d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000241400b6970_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000241400b66f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000241400b6970_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002414006b4b0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v00000241400b6a10_0;
    %inv;
    %store/vec4 v00000241400b6a10_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002414006b4b0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241400665b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241400665b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241400665b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241400665b0_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002414006b4b0;
T_3 ;
    %vpi_call 2 34 "$display", "Data Out: %b", v0000024140066510_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241400b6ab0_0, 0, 1;
    %vpi_call 2 36 "$display", "Data Out: %b", v0000024140066510_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241400b6ab0_0, 0, 1;
    %vpi_call 2 38 "$display", "Data Out: %b", v0000024140066510_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241400b6ab0_0, 0, 1;
    %vpi_call 2 40 "$display", "Data Out: %b", v0000024140066510_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241400b6ab0_0, 0, 1;
    %vpi_call 2 42 "$display", "Data Out: %b", v0000024140066510_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241400b6ab0_0, 0, 1;
    %vpi_call 2 44 "$display", "Data Out: %b", v0000024140066510_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002414006b4b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024140066650_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024140066650_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024140066650_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024140066650_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024140066650_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002414006b4b0;
T_5 ;
    %wait E_00000241400a4d80;
    %delay 5, 0;
    %vpi_call 2 58 "$display", "Data Out: %b", v0000024140066510_0 {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_000002414006b4b0;
T_6 ;
    %vpi_call 2 63 "$dumpfile", "WaveOutput.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002414006b4b0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench_shiftregister.v";
    ".\shift_register.v";
