

================================================================
== Vitis HLS Report for 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop'
================================================================
* Date:           Sat Nov 13 15:33:00 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ModelComposerDesign_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.213 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      163|      163|  0.815 us|  0.815 us|  163|  163|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_Row_Loop  |      161|      161|         3|          1|          1|   160|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      30|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      45|    -|
|Register         |        -|    -|      37|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      37|      75|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |col_V_4_fu_105_p2          |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln341_fu_99_p2        |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  30|          18|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_V_3  |   9|          2|    8|         16|
    |col_V_fu_46               |   9|          2|    8|         16|
    |src_obj_456_blk_n         |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         10|   19|         38|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |col_V_fu_46                       |  8|   0|    8|          0|
    |tmp_V_reg_137                     |  8|   0|    8|          0|
    |zext_ln587_reg_132                |  8|   0|   64|         56|
    |zext_ln587_reg_132_pp0_iter1_reg  |  8|   0|   64|         56|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 37|   0|  149|        112|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                      Source Object                                     |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>_Pipeline_Clear_Row_Loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>_Pipeline_Clear_Row_Loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>_Pipeline_Clear_Row_Loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>_Pipeline_Clear_Row_Loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>_Pipeline_Clear_Row_Loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>_Pipeline_Clear_Row_Loop|  return value|
|src_obj_456_dout     |   in|    8|     ap_fifo|                                                                             src_obj_456|       pointer|
|src_obj_456_empty_n  |   in|    1|     ap_fifo|                                                                             src_obj_456|       pointer|
|src_obj_456_read     |  out|    1|     ap_fifo|                                                                             src_obj_456|       pointer|
|buf_V_address1       |  out|    8|   ap_memory|                                                                                   buf_V|         array|
|buf_V_ce1            |  out|    1|   ap_memory|                                                                                   buf_V|         array|
|buf_V_we1            |  out|    1|   ap_memory|                                                                                   buf_V|         array|
|buf_V_d1             |  out|    8|   ap_memory|                                                                                   buf_V|         array|
|buf_V_1_address1     |  out|    8|   ap_memory|                                                                                 buf_V_1|         array|
|buf_V_1_ce1          |  out|    1|   ap_memory|                                                                                 buf_V_1|         array|
|buf_V_1_we1          |  out|    1|   ap_memory|                                                                                 buf_V_1|         array|
|buf_V_1_d1           |  out|    8|   ap_memory|                                                                                 buf_V_1|         array|
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------------+--------------+

