Compile Report
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Mon Jan 19 02:48:50 2026

Device Selection
+------------------------+--------------+
| Family                 | PolarFireSoC |
| Device                 | MPFS095T     |
| Package                | FCSG325      |
| Speed Grade            | -1           |
| Core Voltage           | 1.0V         |
| Part Range             | EXT          |
| Default I/O technology | LVCMOS 1.8V  |
+------------------------+--------------+

Source Files
+---------+--------------------------------------------------------------------------------------------------------------+
| Topcell | BaseDesign                                                                                                   |
| Format  | Verilog                                                                                                      |
| Source  | C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.vm |
+---------+--------------------------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+-----------------------------+-------+-------+------------+
| Type                        | Used  | Total | Percentage |
+-----------------------------+-------+-------+------------+
| 4LUT                        | 11385 | 93516 | 12.17      |
| DFF                         | 5638  | 93516 | 6.03       |
| User I/O                    | 9     | 80    | 11.25      |
| -- Single-ended I/O         | 9     | 80    | 11.25      |
| -- Differential I/O Pairs   | 0     | 40    | 0.00       |
| -- I/Os using I/O Registers | 0     | 80    | 0.00       |
| I/O Register Flip-Flops     | 0     | 240   | 0.00       |
| -- Input  I/O Flip-Flops    | 0     | 80    | 0.00       |
| -- Output I/O Flip-Flops    | 0     | 80    | 0.00       |
| -- Enable I/O Flip-Flops    | 0     | 80    | 0.00       |
| uSRAM                       | 7     | 876   | 0.80       |
| LSRAM                       | 81    | 308   | 26.30      |
| Math                        | 4     | 292   | 1.37       |
| H-Chip Global               | 3     | 48    | 6.25       |
| PLL                         | 1     | 8     | 12.50      |
| DLL                         | 0     | 8     | 0.00       |
| UJTAG                       | 1     | 1     | 100.00     |
| INIT                        | 1     | 1     | 100.00     |
| Transceiver Lanes           | 0     | 2     | 0.00       |
| Transceiver PCIe            | 0     | 2     | 0.00       |
| ICB_CLKINT                  | 2     | 68    | 2.94       |
| MSS                         | 0     | 1     | 0.00       |
+-----------------------------+-------+-------+------------+

Detailed Logic Resource Usage
+-----------------------+-------+------+
| Type                  | 4LUT  | DFF  |
+-----------------------+-------+------+
| Fabric Logic          | 8241  | 2494 |
| uSRAM Interface Logic | 84    | 84   |
| LSRAM Interface Logic | 2916  | 2916 |
| Math Interface Logic  | 144   | 144  |
| Total Used            | 11385 | 5638 |
+-----------------------+-------+------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 6      | 1    |
| 8      | 1    |
| 11     | 3    |
| 14     | 1    |
| 17     | 4    |
| 20     | 1    |
| 30     | 1    |
| 32     | 6    |
| 33     | 5    |
| 64     | 1    |
| 65     | 2    |
| Total  | 26   |
+--------+------+

Detailed 4LUT Groups Resource Usage
+--------+------+
| Length | Used |
| 2      | 145  |
| 5      | 1    |
| Total  | 146  |
+--------+------+

Detailed Math Chains Resource Usage
+--------+------+
| Length | Used |
| 4      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 4            | 0           | 0               |
| Output I/O                    | 5            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                          |
+--------+---------+-----------------------------------------------------------------------------------------------+
| 2493   | INT_NET | Net   : PF_CCC_C0_0_OUT0_FABCLK_0_1                                                           |
|        |         | Driver: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1                                              |
|        |         | Source: NETLIST                                                                               |
| 205    | INT_NET | Net   : CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/TGT_TCK_GLB                         |
|        |         | Driver: CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1 |
|        |         | Source: NETLIST                                                                               |
| 18     | INT_NET | Net   : CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iUDRCK                              |
|        |         | Driver: CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1 |
|        |         | Source: NETLIST                                                                               |
+--------+---------+-----------------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                         |
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+
| 784    | INT_NET | Net   : CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff                                                                              |
|        |         | Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]                                                                        |
| 398    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn_Z                                                     |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn                                                       |
| 228    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/cpu_debug_mode_net                                                  |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode           |
| 166    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_Z[1]  |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[1]    |
| 157    | INT_NET | Net   : MIV_ESS_C0_0/ESS_SYS_RESETN                                                                                          |
|        |         | Driver: MIV_ESS_C0_0/MIV_ESS_RESET_CTRL_0/ESS_SYS_RESETN                                                                     |
| 142    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/N_2738_i                                        |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_6                 |
| 133    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex_Z[0]             |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex[0]               |
| 128    | INT_NET | Net   : PF_SRAM_AHB_C0_0/ahbsram_addr_t[10]                                                                                  |
|        |         | Driver: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ[10] |
| 128    | INT_NET | Net   : PF_SRAM_AHB_C0_0/ahbsram_addr_t[9]                                                                                   |
|        |         | Driver: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ[9]  |
| 128    | INT_NET | Net   : PF_SRAM_AHB_C0_0/ahbsram_addr_t[8]                                                                                   |
|        |         | Driver: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ[8]  |
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                         |
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+
| 784    | INT_NET | Net   : CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff                                                                              |
|        |         | Driver: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]                                                                        |
| 398    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn_Z                                                     |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn                                                       |
| 228    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/cpu_debug_mode_net                                                  |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode           |
| 166    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_Z[1]  |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[1]    |
| 157    | INT_NET | Net   : MIV_ESS_C0_0/ESS_SYS_RESETN                                                                                          |
|        |         | Driver: MIV_ESS_C0_0/MIV_ESS_RESET_CTRL_0/ESS_SYS_RESETN                                                                     |
| 142    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/N_2738_i                                        |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_6                 |
| 133    | INT_NET | Net   : MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex_Z[0]             |
|        |         | Driver: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex[0]               |
| 128    | INT_NET | Net   : PF_SRAM_AHB_C0_0/ahbsram_addr_t[10]                                                                                  |
|        |         | Driver: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ[10] |
| 128    | INT_NET | Net   : PF_SRAM_AHB_C0_0/ahbsram_addr_t[9]                                                                                   |
|        |         | Driver: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ[9]  |
| 128    | INT_NET | Net   : PF_SRAM_AHB_C0_0/ahbsram_addr_t[8]                                                                                   |
|        |         | Driver: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ[8]  |
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+

