
---------- Begin Simulation Statistics ----------
final_tick                                 1471951500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74541                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695908                       # Number of bytes of host memory used
host_op_rate                                   139134                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.31                       # Real time elapsed on the host
host_tick_rate                              233248908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470354                       # Number of instructions simulated
sim_ops                                        877989                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001472                       # Number of seconds simulated
sim_ticks                                  1471951500                       # Number of ticks simulated
system.cpu.BranchMispred                         5858                       # Number of branch mispredictions
system.cpu.Branches                             72623                       # Number of branches fetched
system.cpu.committedInsts                      470354                       # Number of instructions committed
system.cpu.committedOps                        877989                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2943903                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2943902.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               329985                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220680                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        50081                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253735                       # Number of float alu accesses
system.cpu.num_fp_insts                        253735                       # number of float instructions
system.cpu.num_fp_register_reads               239399                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213269                       # number of times the floating registers were written
system.cpu.num_func_calls                       13692                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                720476                       # Number of integer alu accesses
system.cpu.num_int_insts                       720476                       # number of integer instructions
system.cpu.num_int_register_reads             1480122                       # number of times the integer registers were read
system.cpu.num_int_register_writes             517942                       # number of times the integer registers were written
system.cpu.num_load_insts                      144795                       # Number of load instructions
system.cpu.num_mem_refs                        211996                       # number of memory refs
system.cpu.num_store_insts                      67201                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11338      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    504780     57.48%     58.77% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.79% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.03% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.93%     66.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.97% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.97% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9039      1.03%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.53% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.53% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.53% # Class of executed instruction
system.cpu.op_class::SimdShift                    174      0.02%     69.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.55% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.76%     73.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.60%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::MemRead                    82137      9.35%     85.21% # Class of executed instruction
system.cpu.op_class::MemWrite                   33564      3.82%     89.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.14%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     878137                       # Class of executed instruction
system.cpu.predictedBranches                    37317                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4481                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10051                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4481                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   72623                       # Number of BP lookups
system.cpu.branchPred.condPredicted             50126                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5858                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                29524                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   28208                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.542609                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    6844                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2265                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              426                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          488                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data       214261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           214261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       214261                       # number of overall hits
system.cpu.dcache.overall_hits::total          214261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5493                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5493                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5493                       # number of overall misses
system.cpu.dcache.overall_misses::total          5493                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    416210500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    416210500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    416210500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    416210500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       219754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       219754                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       219754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       219754                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024996                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024996                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024996                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75771.072274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75771.072274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75771.072274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75771.072274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          521                       # number of writebacks
system.cpu.dcache.writebacks::total               521                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         5493                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5493                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5493                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5493                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    410717500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    410717500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    410717500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    410717500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024996                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024996                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74771.072274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74771.072274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74771.072274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74771.072274                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1605                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    328515000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    328515000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76381.074169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76381.074169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4301                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4301                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    324214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    324214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75381.074169                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75381.074169                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     87695500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     87695500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73570.050336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73570.050336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86503500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86503500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72570.050336                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72570.050336                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2959.475520                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              219754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5493                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.006190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2959.475520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.722528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.722528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3888                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1617                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            445001                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           445001                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      152645                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67201                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           238                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       640425                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           640425                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       640425                       # number of overall hits
system.cpu.icache.overall_hits::total          640425                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2662                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2662                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2662                       # number of overall misses
system.cpu.icache.overall_misses::total          2662                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205158500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205158500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205158500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205158500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       643087                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       643087                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       643087                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       643087                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004139                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004139                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77069.308790                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77069.308790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77069.308790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77069.308790                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          291                       # number of writebacks
system.cpu.icache.writebacks::total               291                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2662                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2662                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2662                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2662                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    202496500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    202496500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    202496500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    202496500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76069.308790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76069.308790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76069.308790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76069.308790                       # average overall mshr miss latency
system.cpu.icache.replacements                    291                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       640425                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          640425                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2662                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2662                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205158500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205158500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       643087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       643087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77069.308790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77069.308790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2662                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2662                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    202496500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    202496500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76069.308790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76069.308790                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1514.914017                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              643087                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2662                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            241.580391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1514.914017                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.369852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.369852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2         1077                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          967                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.578857                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1288836                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1288836                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      643165                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1471951500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  176                       # number of demand (read+write) hits
system.l2.demand_hits::total                      193                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data                 176                       # number of overall hits
system.l2.overall_hits::total                     193                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2645                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5317                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7962                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2645                       # number of overall misses
system.l2.overall_misses::.cpu.data              5317                       # number of overall misses
system.l2.overall_misses::total                  7962                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    198325000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    400629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        598954000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    198325000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    400629000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       598954000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.967959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.976334                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.967959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.976334                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74981.096408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75348.692872                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75226.576237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74981.096408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75348.692872                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75226.576237                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 115                       # number of writebacks
system.l2.writebacks::total                       115                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7962                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    171875000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    347459000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    519334000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    171875000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    347459000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    519334000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.967959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.976334                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.967959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.976334                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64981.096408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65348.692872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65226.576237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64981.096408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65348.692872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65226.576237                       # average overall mshr miss latency
system.l2.replacements                           4704                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              521                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          982                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           982                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    68                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1124                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     84001500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      84001500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.942953                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.942953                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74734.430605                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74734.430605                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     72761500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72761500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.942953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.942953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64734.430605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64734.430605                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2645                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2645                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    198325000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    198325000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2662                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2662                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74981.096408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74981.096408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2645                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2645                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    171875000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    171875000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64981.096408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64981.096408                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    316627500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    316627500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.974890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.974890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75513.355593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75513.355593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    274697500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    274697500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.974890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.974890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65513.355593                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65513.355593                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3305.947883                       # Cycle average of tags in use
system.l2.tags.total_refs                        9069                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8742                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.037406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     272.602753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       821.788445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2211.556685                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.066553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.200632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.539931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.807116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2721                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          858                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985840                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     28844                       # Number of tag accesses
system.l2.tags.data_accesses                    28844                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        96.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001390758500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 60                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        115                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7962                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      115                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  7962                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  115                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1940.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    651.153706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3251.334752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2     50.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  254784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    173.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1471936500                       # Total gap between requests
system.mem_ctrls.avgGap                     182238.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        84640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       170048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2048                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57501894.593673773110                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 115525545.508802428842                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1391350.190546359867                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2645                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5317                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          115                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     63958250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    130553250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  14516573500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24180.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24553.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 126231073.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        84640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       170144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        254784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        84640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         3680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         3680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2645                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5317                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7962                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          115                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           115                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57501895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    115590765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        173092660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57501895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57501895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2500082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2500082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2500082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57501895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    115590765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       175592742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7959                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  64                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                45280250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              39795000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          194511500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5689.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24439.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6657                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 51                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   390.721461                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   236.931895                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   362.157162                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          352     26.79%     26.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          315     23.97%     50.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          146     11.11%     61.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           74      5.63%     67.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           78      5.94%     73.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           50      3.81%     77.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           37      2.82%     80.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      2.05%     82.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          235     17.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                509376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               4096                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              346.054880                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.782700                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         5404980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2869020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       28452900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         99180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    396913230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    230987040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     780893310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.515652                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    597111750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    825699750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3984120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2117610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       28374360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    362933250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    259601760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     773412960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   525.433725                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    670617000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    752194500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6838                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          115                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1090                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1124                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6838                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        17129                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        17129                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  17129                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       258464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       258464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  258464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7962                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             9414500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26258500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          291                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1192                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2662                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5615                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12591                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 18206                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        94496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       192448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 286944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            4704                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12859                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.348472                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.476505                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8378     65.15%     65.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4481     34.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12859                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1471951500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            5431500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2662000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5493000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
