vendor_name = ModelSim
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/data.mif
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/instructions.mif
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ALU.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF8.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF8.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREGS.bdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREGS.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF1.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_8BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/arithmetic_processor.sdc
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_Multiplication.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.qip
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.qip
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT6T08.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT6T08.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T016.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_3BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_16BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ROUTER.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ROUTER.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PCREG.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_10BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T010.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1_10BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/tst.bdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CONCANITATING.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_SLT.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_MUL.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_BREQ.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_BRNE.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF2.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_DMADDR.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/REG16.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/arithmetic_processor.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_9ma1.tdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_s0a2.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_3se1.tdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_nca2.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = CPU
instance = comp, \inst|ALU|neg_b[2]~4 , inst|ALU|neg_b[2]~4, CPU, 1
instance = comp, \inst|ALU|neg_b[5]~10 , inst|ALU|neg_b[5]~10, CPU, 1
instance = comp, \inst|ALU|neg_b[6]~12 , inst|ALU|neg_b[6]~12, CPU, 1
instance = comp, \inst|ALU|neg_b[7]~14 , inst|ALU|neg_b[7]~14, CPU, 1
instance = comp, \inst|ALU|neg_a[1]~2 , inst|ALU|neg_a[1]~2, CPU, 1
instance = comp, \inst|ALU|neg_a[2]~4 , inst|ALU|neg_a[2]~4, CPU, 1
instance = comp, \inst|ALU|neg_a[4]~8 , inst|ALU|neg_a[4]~8, CPU, 1
instance = comp, \inst|ALU|neg_a[5]~10 , inst|ALU|neg_a[5]~10, CPU, 1
instance = comp, \inst|ALU|neg_a[6]~12 , inst|ALU|neg_a[6]~12, CPU, 1
instance = comp, \inst|ALU|neg_a[7]~14 , inst|ALU|neg_a[7]~14, CPU, 1
instance = comp, \inst3|Add1~0 , inst3|Add1~0, CPU, 1
instance = comp, \inst3|Add1~2 , inst3|Add1~2, CPU, 1
instance = comp, \inst3|Add1~8 , inst3|Add1~8, CPU, 1
instance = comp, \inst3|Add1~10 , inst3|Add1~10, CPU, 1
instance = comp, \inst3|Add1~12 , inst3|Add1~12, CPU, 1
instance = comp, \inst3|Add1~14 , inst3|Add1~14, CPU, 1
instance = comp, \inst3|Add1~20 , inst3|Add1~20, CPU, 1
instance = comp, \inst3|Add2~22 , inst3|Add2~22, CPU, 1
instance = comp, \inst3|Add2~24 , inst3|Add2~24, CPU, 1
instance = comp, \inst3|Add2~26 , inst3|Add2~26, CPU, 1
instance = comp, \inst3|Add1~30 , inst3|Add1~30, CPU, 1
instance = comp, \inst3|Add1~32 , inst3|Add1~32, CPU, 1
instance = comp, \inst3|Add1~34 , inst3|Add1~34, CPU, 1
instance = comp, \inst3|Add1~40 , inst3|Add1~40, CPU, 1
instance = comp, \inst3|Add1~42 , inst3|Add1~42, CPU, 1
instance = comp, \inst3|Add1~44 , inst3|Add1~44, CPU, 1
instance = comp, \inst3|Add2~44 , inst3|Add2~44, CPU, 1
instance = comp, \inst3|Add1~46 , inst3|Add1~46, CPU, 1
instance = comp, \inst3|Add2~50 , inst3|Add2~50, CPU, 1
instance = comp, \inst3|Add1~52 , inst3|Add1~52, CPU, 1
instance = comp, \inst3|Add2~54 , inst3|Add2~54, CPU, 1
instance = comp, \inst3|Add2~56 , inst3|Add2~56, CPU, 1
instance = comp, \inst3|Add2~58 , inst3|Add2~58, CPU, 1
instance = comp, \inst3|Add1~60 , inst3|Add1~60, CPU, 1
instance = comp, \inst3|Add1~62 , inst3|Add1~62, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], CPU, 1
instance = comp, \inst3|Add0~26 , inst3|Add0~26, CPU, 1
instance = comp, \inst3|Add0~32 , inst3|Add0~32, CPU, 1
instance = comp, \inst3|Add0~36 , inst3|Add0~36, CPU, 1
instance = comp, \inst3|Add0~39 , inst3|Add0~39, CPU, 1
instance = comp, \inst3|Add0~42 , inst3|Add0~42, CPU, 1
instance = comp, \inst3|Add0~45 , inst3|Add0~45, CPU, 1
instance = comp, \inst3|Add0~48 , inst3|Add0~48, CPU, 1
instance = comp, \inst3|Add0~51 , inst3|Add0~51, CPU, 1
instance = comp, \inst3|Add0~57 , inst3|Add0~57, CPU, 1
instance = comp, \inst3|Add0~69 , inst3|Add0~69, CPU, 1
instance = comp, \inst3|Add0~72 , inst3|Add0~72, CPU, 1
instance = comp, \inst3|Add0~75 , inst3|Add0~75, CPU, 1
instance = comp, \inst3|Add0~78 , inst3|Add0~78, CPU, 1
instance = comp, \inst3|Add0~80 , inst3|Add0~80, CPU, 1
instance = comp, \inst3|Add0~82 , inst3|Add0~82, CPU, 1
instance = comp, \inst3|Add0~84 , inst3|Add0~84, CPU, 1
instance = comp, \inst3|Add0~92 , inst3|Add0~92, CPU, 1
instance = comp, \inst3|Add0~94 , inst3|Add0~94, CPU, 1
instance = comp, \inst3|Add0~96 , inst3|Add0~96, CPU, 1
instance = comp, \inst3|Add0~98 , inst3|Add0~98, CPU, 1
instance = comp, \inst3|Add0~100 , inst3|Add0~100, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4, CPU, 1
instance = comp, \inst|RF|reg1[7] , inst|RF|reg1[7], CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~2 , inst|RF|Read_DataB[7]~2, CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~3 , inst|RF|Read_DataB[7]~3, CPU, 1
instance = comp, \inst|MUX_B|Mux0~1 , inst|MUX_B|Mux0~1, CPU, 1
instance = comp, \inst|RF|reg4[6] , inst|RF|reg4[6], CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~5 , inst|RF|Read_DataB[6]~5, CPU, 1
instance = comp, \inst|RF|reg7[5] , inst|RF|reg7[5], CPU, 1
instance = comp, \inst|RF|reg2[5] , inst|RF|reg2[5], CPU, 1
instance = comp, \inst|RF|reg7[4] , inst|RF|reg7[4], CPU, 1
instance = comp, \inst|RF|reg4[3] , inst|RF|reg4[3], CPU, 1
instance = comp, \inst|RF|reg0[3] , inst|RF|reg0[3], CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~22 , inst|RF|Read_DataB[3]~22, CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~23 , inst|RF|Read_DataB[3]~23, CPU, 1
instance = comp, \inst|RF|reg4[2] , inst|RF|reg4[2], CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~25 , inst|RF|Read_DataB[2]~25, CPU, 1
instance = comp, \inst|RF|reg1[2] , inst|RF|reg1[2], CPU, 1
instance = comp, \inst|RF|reg0[2] , inst|RF|reg0[2], CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~27 , inst|RF|Read_DataB[2]~27, CPU, 1
instance = comp, \inst|RF|reg3[2] , inst|RF|reg3[2], CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~28 , inst|RF|Read_DataB[2]~28, CPU, 1
instance = comp, \inst|MUX_B|Mux5~0 , inst|MUX_B|Mux5~0, CPU, 1
instance = comp, \inst|RF|reg4[1] , inst|RF|reg4[1], CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~30 , inst|RF|Read_DataB[1]~30, CPU, 1
instance = comp, \inst|RF|reg0[1] , inst|RF|reg0[1], CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~32 , inst|RF|Read_DataB[1]~32, CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~33 , inst|RF|Read_DataB[1]~33, CPU, 1
instance = comp, \inst|MUX_B|Mux6~0 , inst|MUX_B|Mux6~0, CPU, 1
instance = comp, \inst|RF|reg4[0] , inst|RF|reg4[0], CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~35 , inst|RF|Read_DataB[0]~35, CPU, 1
instance = comp, \inst|RF|reg1[0] , inst|RF|reg1[0], CPU, 1
instance = comp, \inst|RF|reg0[0] , inst|RF|reg0[0], CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~37 , inst|RF|Read_DataB[0]~37, CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~38 , inst|RF|Read_DataB[0]~38, CPU, 1
instance = comp, \inst|ALU|temp~2 , inst|ALU|temp~2, CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~5 , inst|RF|Read_DataA[6]~5, CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~7 , inst|RF|Read_DataA[6]~7, CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~22 , inst|RF|Read_DataA[3]~22, CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~25 , inst|RF|Read_DataA[2]~25, CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~27 , inst|RF|Read_DataA[2]~27, CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~32 , inst|RF|Read_DataA[1]~32, CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~37 , inst|RF|Read_DataA[0]~37, CPU, 1
instance = comp, \inst|ALU|temp~3 , inst|ALU|temp~3, CPU, 1
instance = comp, \inst|ALU|temp~4 , inst|ALU|temp~4, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[7]~1 , inst|MULT_SEL_A|Output[7]~1, CPU, 1
instance = comp, \inst|ALU|temp~5 , inst|ALU|temp~5, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[7]~2 , inst|MULT_SEL_A|Output[7]~2, CPU, 1
instance = comp, \inst|ALU|temp~6 , inst|ALU|temp~6, CPU, 1
instance = comp, \inst|ALU|temp~7 , inst|ALU|temp~7, CPU, 1
instance = comp, \inst|ALU|temp~13 , inst|ALU|temp~13, CPU, 1
instance = comp, \inst|ALU|temp~20 , inst|ALU|temp~20, CPU, 1
instance = comp, \inst|ALU|temp~21 , inst|ALU|temp~21, CPU, 1
instance = comp, \inst|MUX_B|Mux5~1 , inst|MUX_B|Mux5~1, CPU, 1
instance = comp, \inst|ALU|temp~22 , inst|ALU|temp~22, CPU, 1
instance = comp, \inst|ALU|temp~23 , inst|ALU|temp~23, CPU, 1
instance = comp, \inst|ALU|temp~24 , inst|ALU|temp~24, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[2]~21 , inst|MULT_SEL_A|Output[2]~21, CPU, 1
instance = comp, \inst|ALU|temp~25 , inst|ALU|temp~25, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[2]~22 , inst|MULT_SEL_A|Output[2]~22, CPU, 1
instance = comp, \inst|MUX_B|Mux6~1 , inst|MUX_B|Mux6~1, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[1]~24 , inst|MULT_SEL_A|Output[1]~24, CPU, 1
instance = comp, \inst|ALU|temp~26 , inst|ALU|temp~26, CPU, 1
instance = comp, \inst|ALU|temp~28 , inst|ALU|temp~28, CPU, 1
instance = comp, \inst|ALU|Mux15~1 , inst|ALU|Mux15~1, CPU, 1
instance = comp, \inst|MUX_D|Mux6~0 , inst|MUX_D|Mux6~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], CPU, 1
instance = comp, \inst3|ShiftCount[2] , inst3|ShiftCount[2], CPU, 1
instance = comp, \inst3|Equal2~0 , inst3|Equal2~0, CPU, 1
instance = comp, \inst3|ShiftCount[11] , inst3|ShiftCount[11], CPU, 1
instance = comp, \inst3|ShiftCount[13] , inst3|ShiftCount[13], CPU, 1
instance = comp, \inst3|ShiftCount[16] , inst3|ShiftCount[16], CPU, 1
instance = comp, \inst3|ShiftCount[21] , inst3|ShiftCount[21], CPU, 1
instance = comp, \inst3|ShiftCount[26] , inst3|ShiftCount[26], CPU, 1
instance = comp, \inst3|ShiftCount[28] , inst3|ShiftCount[28], CPU, 1
instance = comp, \inst3|ShiftCount[29] , inst3|ShiftCount[29], CPU, 1
instance = comp, \inst3|ShiftCount[30] , inst3|ShiftCount[30], CPU, 1
instance = comp, \inst3|ShiftCount[31] , inst3|ShiftCount[31], CPU, 1
instance = comp, \inst3|Equal2~8 , inst3|Equal2~8, CPU, 1
instance = comp, \inst3|Count[2] , inst3|Count[2], CPU, 1
instance = comp, \inst3|Count~1 , inst3|Count~1, CPU, 1
instance = comp, \inst3|Count[1] , inst3|Count[1], CPU, 1
instance = comp, \inst3|Count~2 , inst3|Count~2, CPU, 1
instance = comp, \inst3|Count[6] , inst3|Count[6], CPU, 1
instance = comp, \inst3|Count~6 , inst3|Count~6, CPU, 1
instance = comp, \inst3|Count[9] , inst3|Count[9], CPU, 1
instance = comp, \inst3|Count~9 , inst3|Count~9, CPU, 1
instance = comp, \inst3|Count[10] , inst3|Count[10], CPU, 1
instance = comp, \inst3|Count~10 , inst3|Count~10, CPU, 1
instance = comp, \inst3|Count[11] , inst3|Count[11], CPU, 1
instance = comp, \inst3|Count~11 , inst3|Count~11, CPU, 1
instance = comp, \inst3|Count[12] , inst3|Count[12], CPU, 1
instance = comp, \inst3|Count~12 , inst3|Count~12, CPU, 1
instance = comp, \inst3|Count[13] , inst3|Count[13], CPU, 1
instance = comp, \inst3|Count~13 , inst3|Count~13, CPU, 1
instance = comp, \inst3|Equal7~2 , inst3|Equal7~2, CPU, 1
instance = comp, \inst3|Count[18] , inst3|Count[18], CPU, 1
instance = comp, \inst3|Count[20] , inst3|Count[20], CPU, 1
instance = comp, \inst3|Count[21] , inst3|Count[21], CPU, 1
instance = comp, \inst3|Count[22] , inst3|Count[22], CPU, 1
instance = comp, \inst3|Count~22 , inst3|Count~22, CPU, 1
instance = comp, \inst3|Count[23] , inst3|Count[23], CPU, 1
instance = comp, \inst3|Count~23 , inst3|Count~23, CPU, 1
instance = comp, \inst3|Count[24] , inst3|Count[24], CPU, 1
instance = comp, \inst3|Count~24 , inst3|Count~24, CPU, 1
instance = comp, \inst3|Count[25] , inst3|Count[25], CPU, 1
instance = comp, \inst3|Count~25 , inst3|Count~25, CPU, 1
instance = comp, \inst3|Count[26] , inst3|Count[26], CPU, 1
instance = comp, \inst3|Count~26 , inst3|Count~26, CPU, 1
instance = comp, \inst3|Count[27] , inst3|Count[27], CPU, 1
instance = comp, \inst3|Count~27 , inst3|Count~27, CPU, 1
instance = comp, \inst3|Count[28] , inst3|Count[28], CPU, 1
instance = comp, \inst3|Count~28 , inst3|Count~28, CPU, 1
instance = comp, \inst3|Count[29] , inst3|Count[29], CPU, 1
instance = comp, \inst3|Count~29 , inst3|Count~29, CPU, 1
instance = comp, \inst3|Equal7~8 , inst3|Equal7~8, CPU, 1
instance = comp, \inst3|Count[31] , inst3|Count[31], CPU, 1
instance = comp, \inst3|Count~32 , inst3|Count~32, CPU, 1
instance = comp, \inst3|Mux34~2 , inst3|Mux34~2, CPU, 1
instance = comp, \inst3|Mux45~4 , inst3|Mux45~4, CPU, 1
instance = comp, \inst|RF|reg1~1 , inst|RF|reg1~1, CPU, 1
instance = comp, \inst3|Mux35~8 , inst3|Mux35~8, CPU, 1
instance = comp, \inst3|Mux35~9 , inst3|Mux35~9, CPU, 1
instance = comp, \inst|RF|reg4~3 , inst|RF|reg4~3, CPU, 1
instance = comp, \inst|RF|reg7~4 , inst|RF|reg7~4, CPU, 1
instance = comp, \inst|RF|reg2~4 , inst|RF|reg2~4, CPU, 1
instance = comp, \inst|RF|reg7~5 , inst|RF|reg7~5, CPU, 1
instance = comp, \inst|RF|reg4~6 , inst|RF|reg4~6, CPU, 1
instance = comp, \inst|RF|reg0~6 , inst|RF|reg0~6, CPU, 1
instance = comp, \inst|RF|reg4~7 , inst|RF|reg4~7, CPU, 1
instance = comp, \inst|RF|reg1~7 , inst|RF|reg1~7, CPU, 1
instance = comp, \inst|RF|reg0~7 , inst|RF|reg0~7, CPU, 1
instance = comp, \inst|RF|reg3~7 , inst|RF|reg3~7, CPU, 1
instance = comp, \inst|RF|reg4~8 , inst|RF|reg4~8, CPU, 1
instance = comp, \inst|RF|reg0~8 , inst|RF|reg0~8, CPU, 1
instance = comp, \inst|RF|reg4~9 , inst|RF|reg4~9, CPU, 1
instance = comp, \inst|RF|reg1~9 , inst|RF|reg1~9, CPU, 1
instance = comp, \inst|RF|reg0~9 , inst|RF|reg0~9, CPU, 1
instance = comp, \inst|ALU|Mux0~0 , inst|ALU|Mux0~0, CPU, 1
instance = comp, \inst|ALU|Mux0~2 , inst|ALU|Mux0~2, CPU, 1
instance = comp, \inst|ALU|Mux0~3 , inst|ALU|Mux0~3, CPU, 1
instance = comp, \inst3|Mux51~2 , inst3|Mux51~2, CPU, 1
instance = comp, \inst3|Mux51~5 , inst3|Mux51~5, CPU, 1
instance = comp, \inst3|Mux51~6 , inst3|Mux51~6, CPU, 1
instance = comp, \inst3|Mux51~7 , inst3|Mux51~7, CPU, 1
instance = comp, \inst3|Mux51~8 , inst3|Mux51~8, CPU, 1
instance = comp, \inst3|Mux51~9 , inst3|Mux51~9, CPU, 1
instance = comp, \inst3|Mux51~10 , inst3|Mux51~10, CPU, 1
instance = comp, \inst|ALU|Mux2~0 , inst|ALU|Mux2~0, CPU, 1
instance = comp, \inst|ALU|Mux2~1 , inst|ALU|Mux2~1, CPU, 1
instance = comp, \inst|ALU|Mux2~2 , inst|ALU|Mux2~2, CPU, 1
instance = comp, \inst|ALU|Mux3~0 , inst|ALU|Mux3~0, CPU, 1
instance = comp, \inst|ALU|Mux3~1 , inst|ALU|Mux3~1, CPU, 1
instance = comp, \inst|ALU|Mux3~2 , inst|ALU|Mux3~2, CPU, 1
instance = comp, \inst|ALU|Mux5~0 , inst|ALU|Mux5~0, CPU, 1
instance = comp, \inst|ALU|Mux5~1 , inst|ALU|Mux5~1, CPU, 1
instance = comp, \inst|ALU|Mux5~2 , inst|ALU|Mux5~2, CPU, 1
instance = comp, \inst|ALU|Mux6~0 , inst|ALU|Mux6~0, CPU, 1
instance = comp, \inst|ALU|Mux6~1 , inst|ALU|Mux6~1, CPU, 1
instance = comp, \inst|ALU|Mux6~2 , inst|ALU|Mux6~2, CPU, 1
instance = comp, \inst3|WR_EN , inst3|WR_EN, CPU, 1
instance = comp, \inst3|Mux55~2 , inst3|Mux55~2, CPU, 1
instance = comp, \inst|REG_Q|Q~5 , inst|REG_Q|Q~5, CPU, 1
instance = comp, \inst3|Mux36~2 , inst3|Mux36~2, CPU, 1
instance = comp, \inst3|Mux36~7 , inst3|Mux36~7, CPU, 1
instance = comp, \inst3|Mux37~7 , inst3|Mux37~7, CPU, 1
instance = comp, \inst3|Mux37~10 , inst3|Mux37~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], CPU, 1
instance = comp, \inst3|Add0~53 , inst3|Add0~53, CPU, 1
instance = comp, \inst3|always0~3 , inst3|always0~3, CPU, 1
instance = comp, \inst3|always0~8 , inst3|always0~8, CPU, 1
instance = comp, \inst3|shift_available[0]~2 , inst3|shift_available[0]~2, CPU, 1
instance = comp, \inst3|Mux49~6 , inst3|Mux49~6, CPU, 1
instance = comp, \inst3|Mux49~7 , inst3|Mux49~7, CPU, 1
instance = comp, \inst3|Mux49~8 , inst3|Mux49~8, CPU, 1
instance = comp, \inst3|Mux48~5 , inst3|Mux48~5, CPU, 1
instance = comp, \inst3|Mux48~6 , inst3|Mux48~6, CPU, 1
instance = comp, \inst3|Mux39~2 , inst3|Mux39~2, CPU, 1
instance = comp, \inst3|Mux39~3 , inst3|Mux39~3, CPU, 1
instance = comp, \inst3|Mux39~4 , inst3|Mux39~4, CPU, 1
instance = comp, \inst3|Mux39~5 , inst3|Mux39~5, CPU, 1
instance = comp, \inst3|Mux39~6 , inst3|Mux39~6, CPU, 1
instance = comp, \inst3|Count~33 , inst3|Count~33, CPU, 1
instance = comp, \inst3|Mux117~0 , inst3|Mux117~0, CPU, 1
instance = comp, \inst3|Mux31~4 , inst3|Mux31~4, CPU, 1
instance = comp, \inst3|Mux46~6 , inst3|Mux46~6, CPU, 1
instance = comp, \inst3|Mux40~4 , inst3|Mux40~4, CPU, 1
instance = comp, \inst3|Mux40~5 , inst3|Mux40~5, CPU, 1
instance = comp, \inst3|Mux50~3 , inst3|Mux50~3, CPU, 1
instance = comp, \inst3|Mux50~4 , inst3|Mux50~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, CPU, 1
instance = comp, \inst3|Mux47~9 , inst3|Mux47~9, CPU, 1
instance = comp, \inst3|Mux45~13 , inst3|Mux45~13, CPU, 1
instance = comp, \inst3|Mux35~12 , inst3|Mux35~12, CPU, 1
instance = comp, \inst|ALU|temp~30 , inst|ALU|temp~30, CPU, 1
instance = comp, \inst3|Mux37~12 , inst3|Mux37~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, CPU, 1
instance = comp, \inst3|Add0~110 , inst3|Add0~110, CPU, 1
instance = comp, \inst3|Add0~111 , inst3|Add0~111, CPU, 1
instance = comp, \inst3|Add0~112 , inst3|Add0~112, CPU, 1
instance = comp, \inst3|Add0~113 , inst3|Add0~113, CPU, 1
instance = comp, \inst3|Mux47~10 , inst3|Mux47~10, CPU, 1
instance = comp, \inst3|Mux48~12 , inst3|Mux48~12, CPU, 1
instance = comp, \inst3|Mux48~13 , inst3|Mux48~13, CPU, 1
instance = comp, \inst3|Equal8~3 , inst3|Equal8~3, CPU, 1
instance = comp, \inst3|Mux50~5 , inst3|Mux50~5, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18, CPU, 1
instance = comp, \inst|ALU|carry[6] , inst|ALU|carry[6], CPU, 1
instance = comp, \inst|ALU|carry[5] , inst|ALU|carry[5], CPU, 1
instance = comp, \inst|ALU|carry[4] , inst|ALU|carry[4], CPU, 1
instance = comp, \inst|ALU|carry[1] , inst|ALU|carry[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, CPU, 1
instance = comp, \CLK~I , CLK, CPU, 1
instance = comp, \AUTO~I , AUTO, CPU, 1
instance = comp, \inst2|CLK~0 , inst2|CLK~0, CPU, 1
instance = comp, \RUN~I , RUN, CPU, 1
instance = comp, \inst2|CLK , inst2|CLK, CPU, 1
instance = comp, \inst2|CLK~clkctrl , inst2|CLK~clkctrl, CPU, 1
instance = comp, \inst3|RST~feeder , inst3|RST~feeder, CPU, 1
instance = comp, \inst3|RST , inst3|RST, CPU, 1
instance = comp, \altera_reserved_tck~I , altera_reserved_tck, CPU, 1
instance = comp, \altera_reserved_tdi~I , altera_reserved_tdi, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, CPU, 1
instance = comp, \~GND , ~GND, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, CPU, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, CPU, 1
instance = comp, \inst|REG_PC|Address[0]~10 , inst|REG_PC|Address[0]~10, CPU, 1
instance = comp, \inst|REG_PC|Address[0] , inst|REG_PC|Address[0], CPU, 1
instance = comp, \inst|REG_PC|Address[1]~12 , inst|REG_PC|Address[1]~12, CPU, 1
instance = comp, \inst|REG_PC|Address[1] , inst|REG_PC|Address[1], CPU, 1
instance = comp, \inst|REG_PC|Address[2]~14 , inst|REG_PC|Address[2]~14, CPU, 1
instance = comp, \inst|REG_PC|Address[2] , inst|REG_PC|Address[2], CPU, 1
instance = comp, \inst|REG_PC|Address[3]~16 , inst|REG_PC|Address[3]~16, CPU, 1
instance = comp, \inst|REG_PC|Address[3] , inst|REG_PC|Address[3], CPU, 1
instance = comp, \inst|REG_PC|Address[4]~18 , inst|REG_PC|Address[4]~18, CPU, 1
instance = comp, \inst|REG_PC|Address[4] , inst|REG_PC|Address[4], CPU, 1
instance = comp, \inst|REG_PC|Address[5]~20 , inst|REG_PC|Address[5]~20, CPU, 1
instance = comp, \inst|REG_PC|Address[5] , inst|REG_PC|Address[5], CPU, 1
instance = comp, \inst|REG_PC|Address[6]~22 , inst|REG_PC|Address[6]~22, CPU, 1
instance = comp, \inst|REG_PC|Address[6] , inst|REG_PC|Address[6], CPU, 1
instance = comp, \inst|REG_PC|Address[7]~24 , inst|REG_PC|Address[7]~24, CPU, 1
instance = comp, \inst|REG_PC|Address[7] , inst|REG_PC|Address[7], CPU, 1
instance = comp, \inst|REG_PC|Address[8]~26 , inst|REG_PC|Address[8]~26, CPU, 1
instance = comp, \inst|REG_PC|Address[8] , inst|REG_PC|Address[8], CPU, 1
instance = comp, \inst|REG_PC|Address[9]~28 , inst|REG_PC|Address[9]~28, CPU, 1
instance = comp, \inst|REG_PC|Address[9] , inst|REG_PC|Address[9], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], CPU, 1
instance = comp, \inst|inst7|Q~15 , inst|inst7|Q~15, CPU, 1
instance = comp, \inst3|Add2~0 , inst3|Add2~0, CPU, 1
instance = comp, \inst3|Add2~2 , inst3|Add2~2, CPU, 1
instance = comp, \inst3|Count~18 , inst3|Count~18, CPU, 1
instance = comp, \inst3|Add0~41 , inst3|Add0~41, CPU, 1
instance = comp, \inst3|ShiftCount[7] , inst3|ShiftCount[7], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], CPU, 1
instance = comp, \inst|inst7|Q~0 , inst|inst7|Q~0, CPU, 1
instance = comp, \inst|inst7|Q[5] , inst|inst7|Q[5], CPU, 1
instance = comp, \inst3|Mux47~4 , inst3|Mux47~4, CPU, 1
instance = comp, \inst|inst7|Q~13 , inst|inst7|Q~13, CPU, 1
instance = comp, \inst|inst7|Q[15] , inst|inst7|Q[15], CPU, 1
instance = comp, \inst3|Mux114~0 , inst3|Mux114~0, CPU, 1
instance = comp, \inst3|shift_available[0]~3 , inst3|shift_available[0]~3, CPU, 1
instance = comp, \inst3|shift_available[0] , inst3|shift_available[0], CPU, 1
instance = comp, \inst3|Mux114~1 , inst3|Mux114~1, CPU, 1
instance = comp, \inst3|Mux114~2 , inst3|Mux114~2, CPU, 1
instance = comp, \inst3|ShiftCount[5] , inst3|ShiftCount[5], CPU, 1
instance = comp, \inst3|Add0~38 , inst3|Add0~38, CPU, 1
instance = comp, \inst3|ShiftCount[6] , inst3|ShiftCount[6], CPU, 1
instance = comp, \inst3|Equal2~1 , inst3|Equal2~1, CPU, 1
instance = comp, \inst3|Add0~44 , inst3|Add0~44, CPU, 1
instance = comp, \inst3|ShiftCount[8] , inst3|ShiftCount[8], CPU, 1
instance = comp, \inst3|Add0~47 , inst3|Add0~47, CPU, 1
instance = comp, \inst3|ShiftCount[9] , inst3|ShiftCount[9], CPU, 1
instance = comp, \inst3|Add0~50 , inst3|Add0~50, CPU, 1
instance = comp, \inst3|ShiftCount[10] , inst3|ShiftCount[10], CPU, 1
instance = comp, \inst3|Equal2~2 , inst3|Equal2~2, CPU, 1
instance = comp, \inst|inst7|Q~5 , inst|inst7|Q~5, CPU, 1
instance = comp, \inst|inst7|Q[4] , inst|inst7|Q[4], CPU, 1
instance = comp, \inst3|Mux115~0 , inst3|Mux115~0, CPU, 1
instance = comp, \inst3|ShiftCount[4] , inst3|ShiftCount[4], CPU, 1
instance = comp, \inst|inst7|Q~2 , inst|inst7|Q~2, CPU, 1
instance = comp, \inst|inst7|Q[3] , inst|inst7|Q[3], CPU, 1
instance = comp, \inst|inst7|Q~11 , inst|inst7|Q~11, CPU, 1
instance = comp, \inst|inst7|Q[1] , inst|inst7|Q[1], CPU, 1
instance = comp, \inst3|Mux118~0 , inst3|Mux118~0, CPU, 1
instance = comp, \inst3|ShiftCount[1] , inst3|ShiftCount[1], CPU, 1
instance = comp, \inst3|Add0~24 , inst3|Add0~24, CPU, 1
instance = comp, \inst|inst7|Q~12 , inst|inst7|Q~12, CPU, 1
instance = comp, \inst|inst7|Q[0] , inst|inst7|Q[0], CPU, 1
instance = comp, \inst3|Mux119~0 , inst3|Mux119~0, CPU, 1
instance = comp, \inst3|ShiftCount[0] , inst3|ShiftCount[0], CPU, 1
instance = comp, \inst3|Add0~28 , inst3|Add0~28, CPU, 1
instance = comp, \inst3|Add0~30 , inst3|Add0~30, CPU, 1
instance = comp, \inst3|Mux116~0 , inst3|Mux116~0, CPU, 1
instance = comp, \inst3|ShiftCount[3] , inst3|ShiftCount[3], CPU, 1
instance = comp, \inst3|Add0~34 , inst3|Add0~34, CPU, 1
instance = comp, \inst3|Add0~54 , inst3|Add0~54, CPU, 1
instance = comp, \inst3|Add0~56 , inst3|Add0~56, CPU, 1
instance = comp, \inst3|ShiftCount[12] , inst3|ShiftCount[12], CPU, 1
instance = comp, \inst3|Add0~60 , inst3|Add0~60, CPU, 1
instance = comp, \inst3|Add0~63 , inst3|Add0~63, CPU, 1
instance = comp, \inst3|Add0~65 , inst3|Add0~65, CPU, 1
instance = comp, \inst3|ShiftCount[15] , inst3|ShiftCount[15], CPU, 1
instance = comp, \inst3|Add0~62 , inst3|Add0~62, CPU, 1
instance = comp, \inst3|ShiftCount[14] , inst3|ShiftCount[14], CPU, 1
instance = comp, \inst3|Equal2~3 , inst3|Equal2~3, CPU, 1
instance = comp, \inst3|Equal2~4 , inst3|Equal2~4, CPU, 1
instance = comp, \inst3|Equal2~10 , inst3|Equal2~10, CPU, 1
instance = comp, \inst3|Count~31 , inst3|Count~31, CPU, 1
instance = comp, \inst3|Count[0] , inst3|Count[0], CPU, 1
instance = comp, \inst3|Count~3 , inst3|Count~3, CPU, 1
instance = comp, \inst3|Add1~4 , inst3|Add1~4, CPU, 1
instance = comp, \inst3|Add2~4 , inst3|Add2~4, CPU, 1
instance = comp, \inst3|Add2~6 , inst3|Add2~6, CPU, 1
instance = comp, \inst3|Count[3] , inst3|Count[3], CPU, 1
instance = comp, \inst3|Count~0 , inst3|Count~0, CPU, 1
instance = comp, \inst3|Add1~6 , inst3|Add1~6, CPU, 1
instance = comp, \inst3|Add2~8 , inst3|Add2~8, CPU, 1
instance = comp, \inst3|Add2~10 , inst3|Add2~10, CPU, 1
instance = comp, \inst3|Add2~12 , inst3|Add2~12, CPU, 1
instance = comp, \inst3|Add2~14 , inst3|Add2~14, CPU, 1
instance = comp, \inst3|Count[7] , inst3|Count[7], CPU, 1
instance = comp, \inst3|Count~7 , inst3|Count~7, CPU, 1
instance = comp, \inst3|Count[5] , inst3|Count[5], CPU, 1
instance = comp, \inst3|Count~5 , inst3|Count~5, CPU, 1
instance = comp, \inst3|Count[4] , inst3|Count[4], CPU, 1
instance = comp, \inst3|Count~4 , inst3|Count~4, CPU, 1
instance = comp, \inst3|Add1~16 , inst3|Add1~16, CPU, 1
instance = comp, \inst3|Add2~16 , inst3|Add2~16, CPU, 1
instance = comp, \inst3|Count[8] , inst3|Count[8], CPU, 1
instance = comp, \inst3|Count~8 , inst3|Count~8, CPU, 1
instance = comp, \inst3|Add1~18 , inst3|Add1~18, CPU, 1
instance = comp, \inst3|Add1~22 , inst3|Add1~22, CPU, 1
instance = comp, \inst3|Add1~24 , inst3|Add1~24, CPU, 1
instance = comp, \inst3|Add1~26 , inst3|Add1~26, CPU, 1
instance = comp, \inst3|Add2~18 , inst3|Add2~18, CPU, 1
instance = comp, \inst3|Add2~20 , inst3|Add2~20, CPU, 1
instance = comp, \inst3|Add2~28 , inst3|Add2~28, CPU, 1
instance = comp, \inst3|Count[14] , inst3|Count[14], CPU, 1
instance = comp, \inst3|Count~14 , inst3|Count~14, CPU, 1
instance = comp, \inst3|Add1~28 , inst3|Add1~28, CPU, 1
instance = comp, \inst3|Add2~30 , inst3|Add2~30, CPU, 1
instance = comp, \inst3|Add2~32 , inst3|Add2~32, CPU, 1
instance = comp, \inst3|Add2~34 , inst3|Add2~34, CPU, 1
instance = comp, \inst3|Count[17] , inst3|Count[17], CPU, 1
instance = comp, \inst3|Count~17 , inst3|Count~17, CPU, 1
instance = comp, \inst3|Count[16] , inst3|Count[16], CPU, 1
instance = comp, \inst3|Count~16 , inst3|Count~16, CPU, 1
instance = comp, \inst3|Count[15] , inst3|Count[15], CPU, 1
instance = comp, \inst3|Count~15 , inst3|Count~15, CPU, 1
instance = comp, \inst3|Add1~36 , inst3|Add1~36, CPU, 1
instance = comp, \inst3|Add2~36 , inst3|Add2~36, CPU, 1
instance = comp, \inst3|Add2~38 , inst3|Add2~38, CPU, 1
instance = comp, \inst3|Count[19] , inst3|Count[19], CPU, 1
instance = comp, \inst3|Count~19 , inst3|Count~19, CPU, 1
instance = comp, \inst3|Add1~38 , inst3|Add1~38, CPU, 1
instance = comp, \inst3|Add2~40 , inst3|Add2~40, CPU, 1
instance = comp, \inst3|Add2~42 , inst3|Add2~42, CPU, 1
instance = comp, \inst3|Equal7~5 , inst3|Equal7~5, CPU, 1
instance = comp, \inst3|Count~21 , inst3|Count~21, CPU, 1
instance = comp, \inst3|Count~20 , inst3|Count~20, CPU, 1
instance = comp, \inst3|Add1~48 , inst3|Add1~48, CPU, 1
instance = comp, \inst3|Add1~50 , inst3|Add1~50, CPU, 1
instance = comp, \inst3|Add2~46 , inst3|Add2~46, CPU, 1
instance = comp, \inst3|Add2~48 , inst3|Add2~48, CPU, 1
instance = comp, \inst3|Add2~52 , inst3|Add2~52, CPU, 1
instance = comp, \inst3|Equal7~6 , inst3|Equal7~6, CPU, 1
instance = comp, \inst3|Equal7~7 , inst3|Equal7~7, CPU, 1
instance = comp, \inst3|Equal7~0 , inst3|Equal7~0, CPU, 1
instance = comp, \inst3|Equal7~3 , inst3|Equal7~3, CPU, 1
instance = comp, \inst3|Equal7~1 , inst3|Equal7~1, CPU, 1
instance = comp, \inst3|Equal7~4 , inst3|Equal7~4, CPU, 1
instance = comp, \inst3|Add1~54 , inst3|Add1~54, CPU, 1
instance = comp, \inst3|Add1~56 , inst3|Add1~56, CPU, 1
instance = comp, \inst3|Add1~58 , inst3|Add1~58, CPU, 1
instance = comp, \inst3|Add2~60 , inst3|Add2~60, CPU, 1
instance = comp, \inst3|Count[30] , inst3|Count[30], CPU, 1
instance = comp, \inst3|Count~30 , inst3|Count~30, CPU, 1
instance = comp, \inst3|Add2~62 , inst3|Add2~62, CPU, 1
instance = comp, \inst3|Equal7~9 , inst3|Equal7~9, CPU, 1
instance = comp, \inst3|Equal9~2 , inst3|Equal9~2, CPU, 1
instance = comp, \inst3|Equal7~10 , inst3|Equal7~10, CPU, 1
instance = comp, \inst3|Equal10~0 , inst3|Equal10~0, CPU, 1
instance = comp, \inst3|Mux31~0 , inst3|Mux31~0, CPU, 1
instance = comp, \inst3|Mux31~1 , inst3|Mux31~1, CPU, 1
instance = comp, \inst3|Equal8~2 , inst3|Equal8~2, CPU, 1
instance = comp, \inst3|available[0]~0 , inst3|available[0]~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], CPU, 1
instance = comp, \inst|inst7|Q~10 , inst|inst7|Q~10, CPU, 1
instance = comp, \inst|inst7|Q[2] , inst|inst7|Q[2], CPU, 1
instance = comp, \inst3|Equal6~0 , inst3|Equal6~0, CPU, 1
instance = comp, \inst3|Equal6~1 , inst3|Equal6~1, CPU, 1
instance = comp, \inst3|Equal6~2 , inst3|Equal6~2, CPU, 1
instance = comp, \inst3|OAP[0]~2 , inst3|OAP[0]~2, CPU, 1
instance = comp, \inst3|Mux31~2 , inst3|Mux31~2, CPU, 1
instance = comp, \inst3|Mux31~3 , inst3|Mux31~3, CPU, 1
instance = comp, \inst3|Mux31~5 , inst3|Mux31~5, CPU, 1
instance = comp, \inst3|fetch[0] , inst3|fetch[0], CPU, 1
instance = comp, \inst3|PC_EN~0 , inst3|PC_EN~0, CPU, 1
instance = comp, \inst3|PC_EN , inst3|PC_EN, CPU, 1
instance = comp, \inst|inst7|Q[7]~1 , inst|inst7|Q[7]~1, CPU, 1
instance = comp, \inst|inst7|Q[13] , inst|inst7|Q[13], CPU, 1
instance = comp, \inst3|WideNor4~4 , inst3|WideNor4~4, CPU, 1
instance = comp, \inst3|WideNor4 , inst3|WideNor4, CPU, 1
instance = comp, \inst3|Mux46~2 , inst3|Mux46~2, CPU, 1
instance = comp, \inst3|Mux40~2 , inst3|Mux40~2, CPU, 1
instance = comp, \inst3|Mux40~3 , inst3|Mux40~3, CPU, 1
instance = comp, \inst3|WideNor4~0 , inst3|WideNor4~0, CPU, 1
instance = comp, \inst3|WideNor4~1 , inst3|WideNor4~1, CPU, 1
instance = comp, \inst3|Mux40~6 , inst3|Mux40~6, CPU, 1
instance = comp, \inst3|Mux40~7 , inst3|Mux40~7, CPU, 1
instance = comp, \inst3|Mux40~8 , inst3|Mux40~8, CPU, 1
instance = comp, \inst|inst7|Q~14 , inst|inst7|Q~14, CPU, 1
instance = comp, \inst|inst7|Q[14] , inst|inst7|Q[14], CPU, 1
instance = comp, \inst3|Mux45~11 , inst3|Mux45~11, CPU, 1
instance = comp, \inst3|LDQ , inst3|LDQ, CPU, 1
instance = comp, \inst|inst7|Q~3 , inst|inst7|Q~3, CPU, 1
instance = comp, \inst|inst7|Q[9] , inst|inst7|Q[9], CPU, 1
instance = comp, \inst3|Mux45~9 , inst3|Mux45~9, CPU, 1
instance = comp, \inst3|WideNor4~2 , inst3|WideNor4~2, CPU, 1
instance = comp, \inst3|WideNor4~3 , inst3|WideNor4~3, CPU, 1
instance = comp, \inst3|Mux45~5 , inst3|Mux45~5, CPU, 1
instance = comp, \inst3|Mux45~6 , inst3|Mux45~6, CPU, 1
instance = comp, \inst3|Mux45~12 , inst3|Mux45~12, CPU, 1
instance = comp, \inst3|Mux45~7 , inst3|Mux45~7, CPU, 1
instance = comp, \inst3|Mux45~8 , inst3|Mux45~8, CPU, 1
instance = comp, \inst3|Mux45~10 , inst3|Mux45~10, CPU, 1
instance = comp, \inst3|PLUS1_SEL , inst3|PLUS1_SEL, CPU, 1
instance = comp, \inst|PLUS1_ADDER|Output[0]~2 , inst|PLUS1_ADDER|Output[0]~2, CPU, 1
instance = comp, \inst|PLUS1_ADDER|Output[1]~1 , inst|PLUS1_ADDER|Output[1]~1, CPU, 1
instance = comp, \inst3|Mux46~4 , inst3|Mux46~4, CPU, 1
instance = comp, \inst3|Mux46~3 , inst3|Mux46~3, CPU, 1
instance = comp, \inst3|Mux46~5 , inst3|Mux46~5, CPU, 1
instance = comp, \inst3|Mux46~11 , inst3|Mux46~11, CPU, 1
instance = comp, \inst3|Mux46~8 , inst3|Mux46~8, CPU, 1
instance = comp, \inst3|Mux46~7 , inst3|Mux46~7, CPU, 1
instance = comp, \inst3|Mux46~9 , inst3|Mux46~9, CPU, 1
instance = comp, \inst3|Mux46~10 , inst3|Mux46~10, CPU, 1
instance = comp, \inst3|RF_EN , inst3|RF_EN, CPU, 1
instance = comp, \inst|RF|reg0[4]~0 , inst|RF|reg0[4]~0, CPU, 1
instance = comp, \inst|REG_A|Q[2]~5 , inst|REG_A|Q[2]~5, CPU, 1
instance = comp, \inst3|Mux53~0 , inst3|Mux53~0, CPU, 1
instance = comp, \inst3|Mux53~1 , inst3|Mux53~1, CPU, 1
instance = comp, \inst3|OAP[0]~5 , inst3|OAP[0]~5, CPU, 1
instance = comp, \inst3|OAP[0]~6 , inst3|OAP[0]~6, CPU, 1
instance = comp, \inst3|OAP[0]~7 , inst3|OAP[0]~7, CPU, 1
instance = comp, \inst3|OAP[0]~8 , inst3|OAP[0]~8, CPU, 1
instance = comp, \inst3|OAP[0]~4 , inst3|OAP[0]~4, CPU, 1
instance = comp, \inst3|OAP[0]~9 , inst3|OAP[0]~9, CPU, 1
instance = comp, \inst3|OAP[0]~10 , inst3|OAP[0]~10, CPU, 1
instance = comp, \inst3|OAP[0]~12 , inst3|OAP[0]~12, CPU, 1
instance = comp, \inst3|OAP[0] , inst3|OAP[0], CPU, 1
instance = comp, \inst3|Mux38~0 , inst3|Mux38~0, CPU, 1
instance = comp, \inst3|Mux38~1 , inst3|Mux38~1, CPU, 1
instance = comp, \inst3|INST_TYPE_MUX_SEL~1 , inst3|INST_TYPE_MUX_SEL~1, CPU, 1
instance = comp, \inst3|INST_TYPE_MUX_SEL~0 , inst3|INST_TYPE_MUX_SEL~0, CPU, 1
instance = comp, \inst3|Mux38~2 , inst3|Mux38~2, CPU, 1
instance = comp, \inst3|Mux38~3 , inst3|Mux38~3, CPU, 1
instance = comp, \inst3|Mux47~5 , inst3|Mux47~5, CPU, 1
instance = comp, \inst3|INST_TYPE_MUX_SEL , inst3|INST_TYPE_MUX_SEL, CPU, 1
instance = comp, \inst|MUX_TYPE_SEL|Output[0]~1 , inst|MUX_TYPE_SEL|Output[0]~1, CPU, 1
instance = comp, \inst|MUX_TYPE_SEL|Output[1]~0 , inst|MUX_TYPE_SEL|Output[1]~0, CPU, 1
instance = comp, \inst|PLUS1_ADDER3|Output[2]~2 , inst|PLUS1_ADDER3|Output[2]~2, CPU, 1
instance = comp, \inst|PLUS1_ADDER3|Output[2]~3 , inst|PLUS1_ADDER3|Output[2]~3, CPU, 1
instance = comp, \inst|RF|reg5[1]~0 , inst|RF|reg5[1]~0, CPU, 1
instance = comp, \inst|RF|reg5~9 , inst|RF|reg5~9, CPU, 1
instance = comp, \inst|RF|reg5[1]~2 , inst|RF|reg5[1]~2, CPU, 1
instance = comp, \inst|RF|reg5[0] , inst|RF|reg5[0], CPU, 1
instance = comp, \inst|PLUS1_ADDER3|Output[0]~0 , inst|PLUS1_ADDER3|Output[0]~0, CPU, 1
instance = comp, \inst3|Mux37~4 , inst3|Mux37~4, CPU, 1
instance = comp, \inst3|Mux37~13 , inst3|Mux37~13, CPU, 1
instance = comp, \inst3|Mux37~5 , inst3|Mux37~5, CPU, 1
instance = comp, \inst3|Mux37~6 , inst3|Mux37~6, CPU, 1
instance = comp, \inst3|Mux37~8 , inst3|Mux37~8, CPU, 1
instance = comp, \inst3|Mux37~9 , inst3|Mux37~9, CPU, 1
instance = comp, \inst3|Mux37~11 , inst3|Mux37~11, CPU, 1
instance = comp, \inst3|D_SEL[0] , inst3|D_SEL[0], CPU, 1
instance = comp, \inst|RF|reg7[7]~0 , inst|RF|reg7[7]~0, CPU, 1
instance = comp, \inst|REG_A|Q[5]~2 , inst|REG_A|Q[5]~2, CPU, 1
instance = comp, \inst|inst7|Q~8 , inst|inst7|Q~8, CPU, 1
instance = comp, \inst|inst7|Q[7] , inst|inst7|Q[7], CPU, 1
instance = comp, \inst|inst7|Q~7 , inst|inst7|Q~7, CPU, 1
instance = comp, \inst|inst7|Q[8] , inst|inst7|Q[8], CPU, 1
instance = comp, \inst|REG_A|Q[6]~1 , inst|REG_A|Q[6]~1, CPU, 1
instance = comp, \inst3|Mux52~0 , inst3|Mux52~0, CPU, 1
instance = comp, \inst3|OAP[1] , inst3|OAP[1], CPU, 1
instance = comp, \inst3|Mux34~0 , inst3|Mux34~0, CPU, 1
instance = comp, \inst3|Mux34~1 , inst3|Mux34~1, CPU, 1
instance = comp, \inst3|Mux34~3 , inst3|Mux34~3, CPU, 1
instance = comp, \inst3|B_SEL[1] , inst3|B_SEL[1], CPU, 1
instance = comp, \inst|RF|reg6~3 , inst|RF|reg6~3, CPU, 1
instance = comp, \inst|RF|reg6[2]~0 , inst|RF|reg6[2]~0, CPU, 1
instance = comp, \inst|RF|reg6[2]~2 , inst|RF|reg6[2]~2, CPU, 1
instance = comp, \inst|RF|reg6[6] , inst|RF|reg6[6], CPU, 1
instance = comp, \inst|RF|reg2~3 , inst|RF|reg2~3, CPU, 1
instance = comp, \inst|RF|reg2[2]~0 , inst|RF|reg2[2]~0, CPU, 1
instance = comp, \inst|RF|reg2[2]~2 , inst|RF|reg2[2]~2, CPU, 1
instance = comp, \inst|RF|reg2[6] , inst|RF|reg2[6], CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~8 , inst|RF|Read_DataA[6]~8, CPU, 1
instance = comp, \inst|RF|reg7~3 , inst|RF|reg7~3, CPU, 1
instance = comp, \inst|RF|reg7[7]~2 , inst|RF|reg7[7]~2, CPU, 1
instance = comp, \inst|RF|reg7[6] , inst|RF|reg7[6], CPU, 1
instance = comp, \inst|RF|reg5~3 , inst|RF|reg5~3, CPU, 1
instance = comp, \inst|RF|reg5[6] , inst|RF|reg5[6], CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~6 , inst|RF|Read_DataA[6]~6, CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~9 , inst|RF|Read_DataA[6]~9, CPU, 1
instance = comp, \inst3|Mux35~13 , inst3|Mux35~13, CPU, 1
instance = comp, \inst3|Mux35~6 , inst3|Mux35~6, CPU, 1
instance = comp, \inst3|Mux35~11 , inst3|Mux35~11, CPU, 1
instance = comp, \inst3|Mux35~7 , inst3|Mux35~7, CPU, 1
instance = comp, \inst3|Mux35~10 , inst3|Mux35~10, CPU, 1
instance = comp, \inst3|B_SEL[0] , inst3|B_SEL[0], CPU, 1
instance = comp, \inst|MUX_B|Mux1~0 , inst|MUX_B|Mux1~0, CPU, 1
instance = comp, \inst|ALU|temp~8 , inst|ALU|temp~8, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[6]~5 , inst|MULT_SEL_A|Output[6]~5, CPU, 1
instance = comp, \inst|ALU|temp~9 , inst|ALU|temp~9, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[6]~6 , inst|MULT_SEL_A|Output[6]~6, CPU, 1
instance = comp, \inst|MUX_B|Mux1~1 , inst|MUX_B|Mux1~1, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[6]~4 , inst|MULT_SEL_A|Output[6]~4, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[6]~7 , inst|MULT_SEL_A|Output[6]~7, CPU, 1
instance = comp, \inst3|Mux39~0 , inst3|Mux39~0, CPU, 1
instance = comp, \inst3|Mux39~1 , inst3|Mux39~1, CPU, 1
instance = comp, \inst3|Mux39~7 , inst3|Mux39~7, CPU, 1
instance = comp, \inst3|Mux39~8 , inst3|Mux39~8, CPU, 1
instance = comp, \inst3|LDA , inst3|LDA, CPU, 1
instance = comp, \inst3|Mux40~9 , inst3|Mux40~9, CPU, 1
instance = comp, \inst3|Mux48~4 , inst3|Mux48~4, CPU, 1
instance = comp, \inst3|Mux48~8 , inst3|Mux48~8, CPU, 1
instance = comp, \inst3|Mux48~7 , inst3|Mux48~7, CPU, 1
instance = comp, \inst3|Mux48~9 , inst3|Mux48~9, CPU, 1
instance = comp, \inst3|Mux48~10 , inst3|Mux48~10, CPU, 1
instance = comp, \inst3|Mux48~11 , inst3|Mux48~11, CPU, 1
instance = comp, \inst3|SL , inst3|SL, CPU, 1
instance = comp, \inst|REG_A|Q[1]~10 , inst|REG_A|Q[1]~10, CPU, 1
instance = comp, \inst|REG_A|Q[6] , inst|REG_A|Q[6], CPU, 1
instance = comp, \inst3|Mux55~4 , inst3|Mux55~4, CPU, 1
instance = comp, \inst3|Mux50~2 , inst3|Mux50~2, CPU, 1
instance = comp, \inst3|Mux55~3 , inst3|Mux55~3, CPU, 1
instance = comp, \inst3|Mux54~2 , inst3|Mux54~2, CPU, 1
instance = comp, \inst3|UL_SEL , inst3|UL_SEL, CPU, 1
instance = comp, \inst|inst11|Output[5]~17 , inst|inst11|Output[5]~17, CPU, 1
instance = comp, \inst3|Mux54~0 , inst3|Mux54~0, CPU, 1
instance = comp, \inst3|Mux54~1 , inst3|Mux54~1, CPU, 1
instance = comp, \inst3|WB_SEL , inst3|WB_SEL, CPU, 1
instance = comp, \inst|inst11|Output[6]~16 , inst|inst11|Output[6]~16, CPU, 1
instance = comp, \inst|inst11|Output[7]~15 , inst|inst11|Output[7]~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12, CPU, 1
instance = comp, \inst|inst11|Output[15]~0 , inst|inst11|Output[15]~0, CPU, 1
instance = comp, \inst|inst11|Output[14]~1 , inst|inst11|Output[14]~1, CPU, 1
instance = comp, \inst|inst11|Output[14]~2 , inst|inst11|Output[14]~2, CPU, 1
instance = comp, \inst|inst11|Output[13]~3 , inst|inst11|Output[13]~3, CPU, 1
instance = comp, \inst|inst11|Output[13]~4 , inst|inst11|Output[13]~4, CPU, 1
instance = comp, \inst|inst11|Output[12]~5 , inst|inst11|Output[12]~5, CPU, 1
instance = comp, \inst|inst11|Output[12]~6 , inst|inst11|Output[12]~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], CPU, 1
instance = comp, \inst3|Mux36~9 , inst3|Mux36~9, CPU, 1
instance = comp, \inst3|Mux36~5 , inst3|Mux36~5, CPU, 1
instance = comp, \inst3|Mux36~6 , inst3|Mux36~6, CPU, 1
instance = comp, \inst3|Mux36~3 , inst3|Mux36~3, CPU, 1
instance = comp, \inst3|Mux36~4 , inst3|Mux36~4, CPU, 1
instance = comp, \inst3|Mux36~8 , inst3|Mux36~8, CPU, 1
instance = comp, \inst3|D_SEL[1] , inst3|D_SEL[1], CPU, 1
instance = comp, \inst|inst11|Output[1]~21 , inst|inst11|Output[1]~21, CPU, 1
instance = comp, \inst|RF|reg5~7 , inst|RF|reg5~7, CPU, 1
instance = comp, \inst|RF|reg5[2] , inst|RF|reg5[2], CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~26 , inst|RF|Read_DataB[2]~26, CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~29 , inst|RF|Read_DataB[2]~29, CPU, 1
instance = comp, \inst|REG_Q|Q~11 , inst|REG_Q|Q~11, CPU, 1
instance = comp, \inst|PLUS1_ADDER3|Output[1]~1 , inst|PLUS1_ADDER3|Output[1]~1, CPU, 1
instance = comp, \inst|inst11|Output[11]~7 , inst|inst11|Output[11]~7, CPU, 1
instance = comp, \inst|inst11|Output[11]~8 , inst|inst11|Output[11]~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, CPU, 1
instance = comp, \inst|inst11|Output[10]~9 , inst|inst11|Output[10]~9, CPU, 1
instance = comp, \inst|inst11|Output[10]~10 , inst|inst11|Output[10]~10, CPU, 1
instance = comp, \inst|MUX_D|Mux4~0 , inst|MUX_D|Mux4~0, CPU, 1
instance = comp, \inst|MUX_D|Mux4~1 , inst|MUX_D|Mux4~1, CPU, 1
instance = comp, \inst|RF|reg6~6 , inst|RF|reg6~6, CPU, 1
instance = comp, \inst|RF|reg6[3] , inst|RF|reg6[3], CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~20 , inst|RF|Read_DataB[3]~20, CPU, 1
instance = comp, \inst|RF|reg5~6 , inst|RF|reg5~6, CPU, 1
instance = comp, \inst|RF|reg5[3] , inst|RF|reg5[3], CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~21 , inst|RF|Read_DataB[3]~21, CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~24 , inst|RF|Read_DataB[3]~24, CPU, 1
instance = comp, \inst|REG_Q|Q~9 , inst|REG_Q|Q~9, CPU, 1
instance = comp, \inst|REG_Q|Q~10 , inst|REG_Q|Q~10, CPU, 1
instance = comp, \inst|REG_Q|Q[2]~2 , inst|REG_Q|Q[2]~2, CPU, 1
instance = comp, \inst|REG_Q|Q[3] , inst|REG_Q|Q[3], CPU, 1
instance = comp, \inst|REG_Q|Q~12 , inst|REG_Q|Q~12, CPU, 1
instance = comp, \inst|REG_Q|Q[2] , inst|REG_Q|Q[2], CPU, 1
instance = comp, \inst|inst11|Output[2]~20 , inst|inst11|Output[2]~20, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, CPU, 1
instance = comp, \inst|inst11|Output[3]~19 , inst|inst11|Output[3]~19, CPU, 1
instance = comp, \inst|MUX_D|Mux6~1 , inst|MUX_D|Mux6~1, CPU, 1
instance = comp, \inst|RF|reg7~8 , inst|RF|reg7~8, CPU, 1
instance = comp, \inst|RF|reg7[1] , inst|RF|reg7[1], CPU, 1
instance = comp, \inst|RF|reg5~8 , inst|RF|reg5~8, CPU, 1
instance = comp, \inst|RF|reg5[1] , inst|RF|reg5[1], CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~31 , inst|RF|Read_DataB[1]~31, CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~34 , inst|RF|Read_DataB[1]~34, CPU, 1
instance = comp, \inst|REG_Q|Q~13 , inst|REG_Q|Q~13, CPU, 1
instance = comp, \inst|REG_Q|Q~14 , inst|REG_Q|Q~14, CPU, 1
instance = comp, \inst|REG_Q|Q[1] , inst|REG_Q|Q[1], CPU, 1
instance = comp, \inst|inst11|Output[9]~11 , inst|inst11|Output[9]~11, CPU, 1
instance = comp, \inst|inst11|Output[9]~12 , inst|inst11|Output[9]~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], CPU, 1
instance = comp, \inst|MUX_D|Mux2~0 , inst|MUX_D|Mux2~0, CPU, 1
instance = comp, \inst|MUX_D|Mux2~1 , inst|MUX_D|Mux2~1, CPU, 1
instance = comp, \inst|RF|reg0~4 , inst|RF|reg0~4, CPU, 1
instance = comp, \inst|RF|reg0[4]~2 , inst|RF|reg0[4]~2, CPU, 1
instance = comp, \inst|RF|reg0[5] , inst|RF|reg0[5], CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~12 , inst|RF|Read_DataA[5]~12, CPU, 1
instance = comp, \inst|RF|reg6~4 , inst|RF|reg6~4, CPU, 1
instance = comp, \inst|RF|reg6[5] , inst|RF|reg6[5], CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~13 , inst|RF|Read_DataA[5]~13, CPU, 1
instance = comp, \inst|RF|reg3[5]~0 , inst|RF|reg3[5]~0, CPU, 1
instance = comp, \inst|RF|reg3~4 , inst|RF|reg3~4, CPU, 1
instance = comp, \inst|RF|reg3[5]~2 , inst|RF|reg3[5]~2, CPU, 1
instance = comp, \inst|RF|reg3[5] , inst|RF|reg3[5], CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~10 , inst|RF|Read_DataA[5]~10, CPU, 1
instance = comp, \inst|RF|reg5~4 , inst|RF|reg5~4, CPU, 1
instance = comp, \inst|RF|reg5[5] , inst|RF|reg5[5], CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~11 , inst|RF|Read_DataA[5]~11, CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~14 , inst|RF|Read_DataA[5]~14, CPU, 1
instance = comp, \inst|MUX_B|Mux7~0 , inst|MUX_B|Mux7~0, CPU, 1
instance = comp, \inst|ALU|neg_b[0]~1 , inst|ALU|neg_b[0]~1, CPU, 1
instance = comp, \inst|ALU|neg_b[1]~2 , inst|ALU|neg_b[1]~2, CPU, 1
instance = comp, \inst|ALU|neg_b[3]~6 , inst|ALU|neg_b[3]~6, CPU, 1
instance = comp, \inst|ALU|neg_b[4]~8 , inst|ALU|neg_b[4]~8, CPU, 1
instance = comp, \inst|ALU|temp~11 , inst|ALU|temp~11, CPU, 1
instance = comp, \inst|RF|reg1[6]~0 , inst|RF|reg1[6]~0, CPU, 1
instance = comp, \inst|RF|reg1~4 , inst|RF|reg1~4, CPU, 1
instance = comp, \inst|RF|reg1[6]~2 , inst|RF|reg1[6]~2, CPU, 1
instance = comp, \inst|RF|reg1[5] , inst|RF|reg1[5], CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~12 , inst|RF|Read_DataB[5]~12, CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~13 , inst|RF|Read_DataB[5]~13, CPU, 1
instance = comp, \inst|RF|reg4~4 , inst|RF|reg4~4, CPU, 1
instance = comp, \inst|RF|reg4[0]~0 , inst|RF|reg4[0]~0, CPU, 1
instance = comp, \inst|RF|reg4[0]~2 , inst|RF|reg4[0]~2, CPU, 1
instance = comp, \inst|RF|reg4[5] , inst|RF|reg4[5], CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~10 , inst|RF|Read_DataB[5]~10, CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~11 , inst|RF|Read_DataB[5]~11, CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~14 , inst|RF|Read_DataB[5]~14, CPU, 1
instance = comp, \inst|MUX_B|Mux2~0 , inst|MUX_B|Mux2~0, CPU, 1
instance = comp, \inst|ALU|temp~12 , inst|ALU|temp~12, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[5]~9 , inst|MULT_SEL_A|Output[5]~9, CPU, 1
instance = comp, \inst|RF|reg2~6 , inst|RF|reg2~6, CPU, 1
instance = comp, \inst|RF|reg2[3] , inst|RF|reg2[3], CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~23 , inst|RF|Read_DataA[3]~23, CPU, 1
instance = comp, \inst|RF|reg3~6 , inst|RF|reg3~6, CPU, 1
instance = comp, \inst|RF|reg3[3] , inst|RF|reg3[3], CPU, 1
instance = comp, \inst|RF|reg1~6 , inst|RF|reg1~6, CPU, 1
instance = comp, \inst|RF|reg1[3] , inst|RF|reg1[3], CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~20 , inst|RF|Read_DataA[3]~20, CPU, 1
instance = comp, \inst|RF|reg7~6 , inst|RF|reg7~6, CPU, 1
instance = comp, \inst|RF|reg7[3] , inst|RF|reg7[3], CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~21 , inst|RF|Read_DataA[3]~21, CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~24 , inst|RF|Read_DataA[3]~24, CPU, 1
instance = comp, \inst|RF|reg6~9 , inst|RF|reg6~9, CPU, 1
instance = comp, \inst|RF|reg6[0] , inst|RF|reg6[0], CPU, 1
instance = comp, \inst|RF|reg2~9 , inst|RF|reg2~9, CPU, 1
instance = comp, \inst|RF|reg2[0] , inst|RF|reg2[0], CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~38 , inst|RF|Read_DataA[0]~38, CPU, 1
instance = comp, \inst|RF|reg3~9 , inst|RF|reg3~9, CPU, 1
instance = comp, \inst|RF|reg3[0] , inst|RF|reg3[0], CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~35 , inst|RF|Read_DataA[0]~35, CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~36 , inst|RF|Read_DataA[0]~36, CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~39 , inst|RF|Read_DataA[0]~39, CPU, 1
instance = comp, \inst|ALU|neg_a[0]~1 , inst|ALU|neg_a[0]~1, CPU, 1
instance = comp, \inst|ALU|neg_a[3]~6 , inst|ALU|neg_a[3]~6, CPU, 1
instance = comp, \inst|ALU|temp~10 , inst|ALU|temp~10, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[5]~10 , inst|MULT_SEL_A|Output[5]~10, CPU, 1
instance = comp, \inst3|OAP[0]~11 , inst3|OAP[0]~11, CPU, 1
instance = comp, \inst3|Mux51~3 , inst3|Mux51~3, CPU, 1
instance = comp, \inst3|Mux51~4 , inst3|Mux51~4, CPU, 1
instance = comp, \inst3|Mux51~12 , inst3|Mux51~12, CPU, 1
instance = comp, \inst3|Mux51~11 , inst3|Mux51~11, CPU, 1
instance = comp, \inst3|OAP[2] , inst3|OAP[2], CPU, 1
instance = comp, \inst|MUX_B|Mux2~1 , inst|MUX_B|Mux2~1, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[5]~8 , inst|MULT_SEL_A|Output[5]~8, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[5]~11 , inst|MULT_SEL_A|Output[5]~11, CPU, 1
instance = comp, \inst|REG_A|Q[5] , inst|REG_A|Q[5], CPU, 1
instance = comp, \inst|REG_A|Q[4]~3 , inst|REG_A|Q[4]~3, CPU, 1
instance = comp, \inst|ALU|Mux1~0 , inst|ALU|Mux1~0, CPU, 1
instance = comp, \inst|ALU|Mux1~0clkctrl , inst|ALU|Mux1~0clkctrl, CPU, 1
instance = comp, \inst|ALU|carry[2] , inst|ALU|carry[2], CPU, 1
instance = comp, \inst|MUX_B|Mux4~0 , inst|MUX_B|Mux4~0, CPU, 1
instance = comp, \inst|ALU|Mux0~1 , inst|ALU|Mux0~1, CPU, 1
instance = comp, \inst|ALU|Mux4~1 , inst|ALU|Mux4~1, CPU, 1
instance = comp, \inst|ALU|Mux4~0 , inst|ALU|Mux4~0, CPU, 1
instance = comp, \inst|ALU|Mux4~2 , inst|ALU|Mux4~2, CPU, 1
instance = comp, \inst|ALU|carry[3] , inst|ALU|carry[3], CPU, 1
instance = comp, \inst|MUX_D|Mux3~0 , inst|MUX_D|Mux3~0, CPU, 1
instance = comp, \inst|MUX_D|Mux3~1 , inst|MUX_D|Mux3~1, CPU, 1
instance = comp, \inst|RF|reg1~5 , inst|RF|reg1~5, CPU, 1
instance = comp, \inst|RF|reg1[4] , inst|RF|reg1[4], CPU, 1
instance = comp, \inst|RF|reg0~5 , inst|RF|reg0~5, CPU, 1
instance = comp, \inst|RF|reg0[4] , inst|RF|reg0[4], CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~17 , inst|RF|Read_DataB[4]~17, CPU, 1
instance = comp, \inst|RF|reg2~5 , inst|RF|reg2~5, CPU, 1
instance = comp, \inst|RF|reg2[4] , inst|RF|reg2[4], CPU, 1
instance = comp, \inst|RF|reg3~5 , inst|RF|reg3~5, CPU, 1
instance = comp, \inst|RF|reg3[4] , inst|RF|reg3[4], CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~18 , inst|RF|Read_DataB[4]~18, CPU, 1
instance = comp, \inst|RF|reg6~5 , inst|RF|reg6~5, CPU, 1
instance = comp, \inst|RF|reg6[4] , inst|RF|reg6[4], CPU, 1
instance = comp, \inst|RF|reg4~5 , inst|RF|reg4~5, CPU, 1
instance = comp, \inst|RF|reg4[4] , inst|RF|reg4[4], CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~15 , inst|RF|Read_DataB[4]~15, CPU, 1
instance = comp, \inst|RF|reg5~5 , inst|RF|reg5~5, CPU, 1
instance = comp, \inst|RF|reg5[4] , inst|RF|reg5[4], CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~16 , inst|RF|Read_DataB[4]~16, CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~19 , inst|RF|Read_DataB[4]~19, CPU, 1
instance = comp, \inst|MUX_B|Mux3~0 , inst|MUX_B|Mux3~0, CPU, 1
instance = comp, \inst|ALU|temp~15 , inst|ALU|temp~15, CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~17 , inst|RF|Read_DataA[4]~17, CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~18 , inst|RF|Read_DataA[4]~18, CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~15 , inst|RF|Read_DataA[4]~15, CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~16 , inst|RF|Read_DataA[4]~16, CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~19 , inst|RF|Read_DataA[4]~19, CPU, 1
instance = comp, \inst|ALU|temp~16 , inst|ALU|temp~16, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[4]~13 , inst|MULT_SEL_A|Output[4]~13, CPU, 1
instance = comp, \inst|ALU|temp~14 , inst|ALU|temp~14, CPU, 1
instance = comp, \inst|ALU|temp~17 , inst|ALU|temp~17, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[4]~14 , inst|MULT_SEL_A|Output[4]~14, CPU, 1
instance = comp, \inst|MUX_B|Mux3~1 , inst|MUX_B|Mux3~1, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[4]~12 , inst|MULT_SEL_A|Output[4]~12, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[4]~15 , inst|MULT_SEL_A|Output[4]~15, CPU, 1
instance = comp, \inst|REG_A|Q[4] , inst|REG_A|Q[4], CPU, 1
instance = comp, \inst|REG_A|Q[3]~4 , inst|REG_A|Q[3]~4, CPU, 1
instance = comp, \inst|MUX_B|Mux4~1 , inst|MUX_B|Mux4~1, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[3]~16 , inst|MULT_SEL_A|Output[3]~16, CPU, 1
instance = comp, \inst|ALU|temp~18 , inst|ALU|temp~18, CPU, 1
instance = comp, \inst|ALU|temp~19 , inst|ALU|temp~19, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[3]~17 , inst|MULT_SEL_A|Output[3]~17, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[3]~18 , inst|MULT_SEL_A|Output[3]~18, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[3]~19 , inst|MULT_SEL_A|Output[3]~19, CPU, 1
instance = comp, \inst|REG_A|Q[3] , inst|REG_A|Q[3], CPU, 1
instance = comp, \inst|MUX_D|Mux0~0 , inst|MUX_D|Mux0~0, CPU, 1
instance = comp, \inst|MUX_D|Mux0~1 , inst|MUX_D|Mux0~1, CPU, 1
instance = comp, \inst|RF|reg7~1 , inst|RF|reg7~1, CPU, 1
instance = comp, \inst|RF|reg7[7] , inst|RF|reg7[7], CPU, 1
instance = comp, \inst|RF|reg5~1 , inst|RF|reg5~1, CPU, 1
instance = comp, \inst|RF|reg5[7] , inst|RF|reg5[7], CPU, 1
instance = comp, \inst|RF|reg4~1 , inst|RF|reg4~1, CPU, 1
instance = comp, \inst|RF|reg4[7] , inst|RF|reg4[7], CPU, 1
instance = comp, \inst|RF|reg6~1 , inst|RF|reg6~1, CPU, 1
instance = comp, \inst|RF|reg6[7] , inst|RF|reg6[7], CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~0 , inst|RF|Read_DataB[7]~0, CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~1 , inst|RF|Read_DataB[7]~1, CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~4 , inst|RF|Read_DataB[7]~4, CPU, 1
instance = comp, \inst|REG_Q|Q~0 , inst|REG_Q|Q~0, CPU, 1
instance = comp, \inst|REG_Q|Q~1 , inst|REG_Q|Q~1, CPU, 1
instance = comp, \inst|REG_Q|Q[7] , inst|REG_Q|Q[7], CPU, 1
instance = comp, \inst|inst11|Output[8]~13 , inst|inst11|Output[8]~13, CPU, 1
instance = comp, \inst|inst11|Output[8]~14 , inst|inst11|Output[8]~14, CPU, 1
instance = comp, \inst|MUX_D|Mux7~0 , inst|MUX_D|Mux7~0, CPU, 1
instance = comp, \inst|MUX_D|Mux7~1 , inst|MUX_D|Mux7~1, CPU, 1
instance = comp, \inst|RF|reg7~9 , inst|RF|reg7~9, CPU, 1
instance = comp, \inst|RF|reg7[0] , inst|RF|reg7[0], CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~36 , inst|RF|Read_DataB[0]~36, CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~39 , inst|RF|Read_DataB[0]~39, CPU, 1
instance = comp, \inst|REG_Qm1|Q~0 , inst|REG_Qm1|Q~0, CPU, 1
instance = comp, \inst|REG_Qm1|Q , inst|REG_Qm1|Q, CPU, 1
instance = comp, \inst|REG_Q|Q~15 , inst|REG_Q|Q~15, CPU, 1
instance = comp, \inst|REG_Q|Q~16 , inst|REG_Q|Q~16, CPU, 1
instance = comp, \inst|REG_Q|Q[0] , inst|REG_Q|Q[0], CPU, 1
instance = comp, \inst|inst11|Output[0]~22 , inst|inst11|Output[0]~22, CPU, 1
instance = comp, \inst|MUX_D|Mux5~0 , inst|MUX_D|Mux5~0, CPU, 1
instance = comp, \inst|MUX_D|Mux5~1 , inst|MUX_D|Mux5~1, CPU, 1
instance = comp, \inst|RF|reg7~7 , inst|RF|reg7~7, CPU, 1
instance = comp, \inst|RF|reg7[2] , inst|RF|reg7[2], CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~26 , inst|RF|Read_DataA[2]~26, CPU, 1
instance = comp, \inst|RF|reg6~7 , inst|RF|reg6~7, CPU, 1
instance = comp, \inst|RF|reg6[2] , inst|RF|reg6[2], CPU, 1
instance = comp, \inst|RF|reg2~7 , inst|RF|reg2~7, CPU, 1
instance = comp, \inst|RF|reg2[2] , inst|RF|reg2[2], CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~28 , inst|RF|Read_DataA[2]~28, CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~29 , inst|RF|Read_DataA[2]~29, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[2]~20 , inst|MULT_SEL_A|Output[2]~20, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[2]~23 , inst|MULT_SEL_A|Output[2]~23, CPU, 1
instance = comp, \inst|REG_A|Q[2] , inst|REG_A|Q[2], CPU, 1
instance = comp, \inst|REG_A|Q[1]~6 , inst|REG_A|Q[1]~6, CPU, 1
instance = comp, \inst|ALU|carry[0] , inst|ALU|carry[0], CPU, 1
instance = comp, \inst|RF|reg2~8 , inst|RF|reg2~8, CPU, 1
instance = comp, \inst|RF|reg2[1] , inst|RF|reg2[1], CPU, 1
instance = comp, \inst|RF|reg6~8 , inst|RF|reg6~8, CPU, 1
instance = comp, \inst|RF|reg6[1] , inst|RF|reg6[1], CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~33 , inst|RF|Read_DataA[1]~33, CPU, 1
instance = comp, \inst|RF|reg3~8 , inst|RF|reg3~8, CPU, 1
instance = comp, \inst|RF|reg3[1] , inst|RF|reg3[1], CPU, 1
instance = comp, \inst|RF|reg1~8 , inst|RF|reg1~8, CPU, 1
instance = comp, \inst|RF|reg1[1] , inst|RF|reg1[1], CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~30 , inst|RF|Read_DataA[1]~30, CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~31 , inst|RF|Read_DataA[1]~31, CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~34 , inst|RF|Read_DataA[1]~34, CPU, 1
instance = comp, \inst|ALU|temp~27 , inst|ALU|temp~27, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[1]~25 , inst|MULT_SEL_A|Output[1]~25, CPU, 1
instance = comp, \inst|ALU|temp~29 , inst|ALU|temp~29, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[1]~26 , inst|MULT_SEL_A|Output[1]~26, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[1]~27 , inst|MULT_SEL_A|Output[1]~27, CPU, 1
instance = comp, \inst|REG_A|Q[1] , inst|REG_A|Q[1], CPU, 1
instance = comp, \inst|REG_A|Q[0]~7 , inst|REG_A|Q[0]~7, CPU, 1
instance = comp, \inst|ALU|Mux15~0 , inst|ALU|Mux15~0, CPU, 1
instance = comp, \inst|ALU|Mux15~2 , inst|ALU|Mux15~2, CPU, 1
instance = comp, \inst|REG_A|Q[0] , inst|REG_A|Q[0], CPU, 1
instance = comp, \inst|MUX_D|Mux1~0 , inst|MUX_D|Mux1~0, CPU, 1
instance = comp, \inst|MUX_D|Mux1~1 , inst|MUX_D|Mux1~1, CPU, 1
instance = comp, \inst|RF|reg0~3 , inst|RF|reg0~3, CPU, 1
instance = comp, \inst|RF|reg0[6] , inst|RF|reg0[6], CPU, 1
instance = comp, \inst|RF|reg1~3 , inst|RF|reg1~3, CPU, 1
instance = comp, \inst|RF|reg1[6] , inst|RF|reg1[6], CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~7 , inst|RF|Read_DataB[6]~7, CPU, 1
instance = comp, \inst|RF|reg3~3 , inst|RF|reg3~3, CPU, 1
instance = comp, \inst|RF|reg3[6] , inst|RF|reg3[6], CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~8 , inst|RF|Read_DataB[6]~8, CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~6 , inst|RF|Read_DataB[6]~6, CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~9 , inst|RF|Read_DataB[6]~9, CPU, 1
instance = comp, \inst|REG_Q|Q~3 , inst|REG_Q|Q~3, CPU, 1
instance = comp, \inst|REG_Q|Q~4 , inst|REG_Q|Q~4, CPU, 1
instance = comp, \inst|REG_Q|Q[6] , inst|REG_Q|Q[6], CPU, 1
instance = comp, \inst|REG_Q|Q~6 , inst|REG_Q|Q~6, CPU, 1
instance = comp, \inst|REG_Q|Q[5] , inst|REG_Q|Q[5], CPU, 1
instance = comp, \inst|REG_Q|Q~7 , inst|REG_Q|Q~7, CPU, 1
instance = comp, \inst|REG_Q|Q~8 , inst|REG_Q|Q~8, CPU, 1
instance = comp, \inst|REG_Q|Q[4] , inst|REG_Q|Q[4], CPU, 1
instance = comp, \inst|inst11|Output[4]~18 , inst|inst11|Output[4]~18, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, CPU, 1
instance = comp, \inst|inst7|Q~16 , inst|inst7|Q~16, CPU, 1
instance = comp, \inst|inst7|Q[12] , inst|inst7|Q[12], CPU, 1
instance = comp, \inst3|available[0]~2 , inst3|available[0]~2, CPU, 1
instance = comp, \inst3|available[0]~5 , inst3|available[0]~5, CPU, 1
instance = comp, \inst3|available[0]~6 , inst3|available[0]~6, CPU, 1
instance = comp, \inst3|available[0]~3 , inst3|available[0]~3, CPU, 1
instance = comp, \inst3|available[0]~4 , inst3|available[0]~4, CPU, 1
instance = comp, \inst3|available[0]~7 , inst3|available[0]~7, CPU, 1
instance = comp, \inst3|available[0]~1 , inst3|available[0]~1, CPU, 1
instance = comp, \inst3|Mux87~0 , inst3|Mux87~0, CPU, 1
instance = comp, \inst3|available[0] , inst3|available[0], CPU, 1
instance = comp, \inst3|Add0~104 , inst3|Add0~104, CPU, 1
instance = comp, \inst3|ShiftCount[22] , inst3|ShiftCount[22], CPU, 1
instance = comp, \inst3|Add0~102 , inst3|Add0~102, CPU, 1
instance = comp, \inst3|ShiftCount[20] , inst3|ShiftCount[20], CPU, 1
instance = comp, \inst3|Add0~74 , inst3|Add0~74, CPU, 1
instance = comp, \inst3|ShiftCount[18] , inst3|ShiftCount[18], CPU, 1
instance = comp, \inst3|Add0~71 , inst3|Add0~71, CPU, 1
instance = comp, \inst3|ShiftCount[17] , inst3|ShiftCount[17], CPU, 1
instance = comp, \inst3|Add0~66 , inst3|Add0~66, CPU, 1
instance = comp, \inst3|Add0~86 , inst3|Add0~86, CPU, 1
instance = comp, \inst3|Add0~106 , inst3|Add0~106, CPU, 1
instance = comp, \inst3|ShiftCount[24] , inst3|ShiftCount[24], CPU, 1
instance = comp, \inst3|Add0~88 , inst3|Add0~88, CPU, 1
instance = comp, \inst3|Add0~90 , inst3|Add0~90, CPU, 1
instance = comp, \inst3|Add0~109 , inst3|Add0~109, CPU, 1
instance = comp, \inst3|ShiftCount[27] , inst3|ShiftCount[27], CPU, 1
instance = comp, \inst3|Add0~107 , inst3|Add0~107, CPU, 1
instance = comp, \inst3|ShiftCount[25] , inst3|ShiftCount[25], CPU, 1
instance = comp, \inst3|Equal2~7 , inst3|Equal2~7, CPU, 1
instance = comp, \inst3|Add0~77 , inst3|Add0~77, CPU, 1
instance = comp, \inst3|ShiftCount[19] , inst3|ShiftCount[19], CPU, 1
instance = comp, \inst3|Equal2~5 , inst3|Equal2~5, CPU, 1
instance = comp, \inst3|Add0~105 , inst3|Add0~105, CPU, 1
instance = comp, \inst3|ShiftCount[23] , inst3|ShiftCount[23], CPU, 1
instance = comp, \inst3|Equal2~6 , inst3|Equal2~6, CPU, 1
instance = comp, \inst3|Equal2~9 , inst3|Equal2~9, CPU, 1
instance = comp, \inst3|Add0~68 , inst3|Add0~68, CPU, 1
instance = comp, \inst3|always0~5 , inst3|always0~5, CPU, 1
instance = comp, \inst3|Add0~108 , inst3|Add0~108, CPU, 1
instance = comp, \inst3|always0~7 , inst3|always0~7, CPU, 1
instance = comp, \inst3|Add0~103 , inst3|Add0~103, CPU, 1
instance = comp, \inst3|always0~6 , inst3|always0~6, CPU, 1
instance = comp, \inst3|always0~9 , inst3|always0~9, CPU, 1
instance = comp, \inst3|Add0~59 , inst3|Add0~59, CPU, 1
instance = comp, \inst3|always0~4 , inst3|always0~4, CPU, 1
instance = comp, \inst3|always0~0 , inst3|always0~0, CPU, 1
instance = comp, \inst3|always0~1 , inst3|always0~1, CPU, 1
instance = comp, \inst3|always0~2 , inst3|always0~2, CPU, 1
instance = comp, \inst3|always0~10 , inst3|always0~10, CPU, 1
instance = comp, \inst3|Equal5~0 , inst3|Equal5~0, CPU, 1
instance = comp, \inst3|OAP[0]~3 , inst3|OAP[0]~3, CPU, 1
instance = comp, \inst3|Mux47~6 , inst3|Mux47~6, CPU, 1
instance = comp, \inst3|Mux47~7 , inst3|Mux47~7, CPU, 1
instance = comp, \inst3|Mux47~8 , inst3|Mux47~8, CPU, 1
instance = comp, \inst3|SR~0 , inst3|SR~0, CPU, 1
instance = comp, \inst3|SR~1 , inst3|SR~1, CPU, 1
instance = comp, \inst3|SR , inst3|SR, CPU, 1
instance = comp, \inst|REG_A|Equal0~0 , inst|REG_A|Equal0~0, CPU, 1
instance = comp, \inst3|Mux49~4 , inst3|Mux49~4, CPU, 1
instance = comp, \inst3|Mux49~2 , inst3|Mux49~2, CPU, 1
instance = comp, \inst3|Mux49~3 , inst3|Mux49~3, CPU, 1
instance = comp, \inst3|Mux49~5 , inst3|Mux49~5, CPU, 1
instance = comp, \inst3|Mux49~0 , inst3|Mux49~0, CPU, 1
instance = comp, \inst3|Mux49~1 , inst3|Mux49~1, CPU, 1
instance = comp, \inst3|Mux49~9 , inst3|Mux49~9, CPU, 1
instance = comp, \inst3|SR_SEL , inst3|SR_SEL, CPU, 1
instance = comp, \inst|REG_A|Q~8 , inst|REG_A|Q~8, CPU, 1
instance = comp, \inst|REG_A|Q~9 , inst|REG_A|Q~9, CPU, 1
instance = comp, \inst|REG_A|Q[7]~0 , inst|REG_A|Q[7]~0, CPU, 1
instance = comp, \inst|inst7|Q~9 , inst|inst7|Q~9, CPU, 1
instance = comp, \inst|inst7|Q[6] , inst|inst7|Q[6], CPU, 1
instance = comp, \inst|RF|reg3~1 , inst|RF|reg3~1, CPU, 1
instance = comp, \inst|RF|reg3[7] , inst|RF|reg3[7], CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~0 , inst|RF|Read_DataA[7]~0, CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~1 , inst|RF|Read_DataA[7]~1, CPU, 1
instance = comp, \inst|RF|reg0~1 , inst|RF|reg0~1, CPU, 1
instance = comp, \inst|RF|reg0[7] , inst|RF|reg0[7], CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~2 , inst|RF|Read_DataA[7]~2, CPU, 1
instance = comp, \inst|RF|reg2~1 , inst|RF|reg2~1, CPU, 1
instance = comp, \inst|RF|reg2[7] , inst|RF|reg2[7], CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~3 , inst|RF|Read_DataA[7]~3, CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~4 , inst|RF|Read_DataA[7]~4, CPU, 1
instance = comp, \inst|MUX_B|Mux0~0 , inst|MUX_B|Mux0~0, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[7]~0 , inst|MULT_SEL_A|Output[7]~0, CPU, 1
instance = comp, \inst|MULT_SEL_A|Output[7]~3 , inst|MULT_SEL_A|Output[7]~3, CPU, 1
instance = comp, \inst|REG_A|Q[7] , inst|REG_A|Q[7], CPU, 1
instance = comp, \inst|inst7|Q~6 , inst|inst7|Q~6, CPU, 1
instance = comp, \inst|inst7|Q[11] , inst|inst7|Q[11], CPU, 1
instance = comp, \inst|inst7|Q~4 , inst|inst7|Q~4, CPU, 1
instance = comp, \inst|inst7|Q[10] , inst|inst7|Q[10], CPU, 1
instance = comp, \inst3|counterchk[3] , inst3|counterchk[3], CPU, 1
instance = comp, \inst3|counterchk[2] , inst3|counterchk[2], CPU, 1
instance = comp, \inst3|counterchk[1] , inst3|counterchk[1], CPU, 1
instance = comp, \inst3|counterchk[0]~feeder , inst3|counterchk[0]~feeder, CPU, 1
instance = comp, \inst3|counterchk[0] , inst3|counterchk[0], CPU, 1
instance = comp, \inst|PLUS1_ADDER|Output[2]~0 , inst|PLUS1_ADDER|Output[2]~0, CPU, 1
instance = comp, \altera_reserved_tms~I , altera_reserved_tms, CPU, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, CPU, 1
instance = comp, \A_REG[7]~I , A_REG[7], CPU, 1
instance = comp, \A_REG[6]~I , A_REG[6], CPU, 1
instance = comp, \A_REG[5]~I , A_REG[5], CPU, 1
instance = comp, \A_REG[4]~I , A_REG[4], CPU, 1
instance = comp, \A_REG[3]~I , A_REG[3], CPU, 1
instance = comp, \A_REG[2]~I , A_REG[2], CPU, 1
instance = comp, \A_REG[1]~I , A_REG[1], CPU, 1
instance = comp, \A_REG[0]~I , A_REG[0], CPU, 1
instance = comp, \ALU_OUT[7]~I , ALU_OUT[7], CPU, 1
instance = comp, \ALU_OUT[6]~I , ALU_OUT[6], CPU, 1
instance = comp, \ALU_OUT[5]~I , ALU_OUT[5], CPU, 1
instance = comp, \ALU_OUT[4]~I , ALU_OUT[4], CPU, 1
instance = comp, \ALU_OUT[3]~I , ALU_OUT[3], CPU, 1
instance = comp, \ALU_OUT[2]~I , ALU_OUT[2], CPU, 1
instance = comp, \ALU_OUT[1]~I , ALU_OUT[1], CPU, 1
instance = comp, \ALU_OUT[0]~I , ALU_OUT[0], CPU, 1
instance = comp, \CURRENT_INSTR[15]~I , CURRENT_INSTR[15], CPU, 1
instance = comp, \CURRENT_INSTR[14]~I , CURRENT_INSTR[14], CPU, 1
instance = comp, \CURRENT_INSTR[13]~I , CURRENT_INSTR[13], CPU, 1
instance = comp, \CURRENT_INSTR[12]~I , CURRENT_INSTR[12], CPU, 1
instance = comp, \CURRENT_INSTR[11]~I , CURRENT_INSTR[11], CPU, 1
instance = comp, \CURRENT_INSTR[10]~I , CURRENT_INSTR[10], CPU, 1
instance = comp, \CURRENT_INSTR[9]~I , CURRENT_INSTR[9], CPU, 1
instance = comp, \CURRENT_INSTR[8]~I , CURRENT_INSTR[8], CPU, 1
instance = comp, \CURRENT_INSTR[7]~I , CURRENT_INSTR[7], CPU, 1
instance = comp, \CURRENT_INSTR[6]~I , CURRENT_INSTR[6], CPU, 1
instance = comp, \CURRENT_INSTR[5]~I , CURRENT_INSTR[5], CPU, 1
instance = comp, \CURRENT_INSTR[4]~I , CURRENT_INSTR[4], CPU, 1
instance = comp, \CURRENT_INSTR[3]~I , CURRENT_INSTR[3], CPU, 1
instance = comp, \CURRENT_INSTR[2]~I , CURRENT_INSTR[2], CPU, 1
instance = comp, \CURRENT_INSTR[1]~I , CURRENT_INSTR[1], CPU, 1
instance = comp, \CURRENT_INSTR[0]~I , CURRENT_INSTR[0], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[9]~I , DATA_MEM_ADDR_IN[9], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[8]~I , DATA_MEM_ADDR_IN[8], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[7]~I , DATA_MEM_ADDR_IN[7], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[6]~I , DATA_MEM_ADDR_IN[6], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[5]~I , DATA_MEM_ADDR_IN[5], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[4]~I , DATA_MEM_ADDR_IN[4], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[3]~I , DATA_MEM_ADDR_IN[3], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[2]~I , DATA_MEM_ADDR_IN[2], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[1]~I , DATA_MEM_ADDR_IN[1], CPU, 1
instance = comp, \DATA_MEM_ADDR_IN[0]~I , DATA_MEM_ADDR_IN[0], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[15]~I , DATA_MEM_DATA_IN[15], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[14]~I , DATA_MEM_DATA_IN[14], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[13]~I , DATA_MEM_DATA_IN[13], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[12]~I , DATA_MEM_DATA_IN[12], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[11]~I , DATA_MEM_DATA_IN[11], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[10]~I , DATA_MEM_DATA_IN[10], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[9]~I , DATA_MEM_DATA_IN[9], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[8]~I , DATA_MEM_DATA_IN[8], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[7]~I , DATA_MEM_DATA_IN[7], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[6]~I , DATA_MEM_DATA_IN[6], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[5]~I , DATA_MEM_DATA_IN[5], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[4]~I , DATA_MEM_DATA_IN[4], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[3]~I , DATA_MEM_DATA_IN[3], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[2]~I , DATA_MEM_DATA_IN[2], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[1]~I , DATA_MEM_DATA_IN[1], CPU, 1
instance = comp, \DATA_MEM_DATA_IN[0]~I , DATA_MEM_DATA_IN[0], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[15]~I , DATA_MEM_DATA_OUT[15], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[14]~I , DATA_MEM_DATA_OUT[14], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[13]~I , DATA_MEM_DATA_OUT[13], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[12]~I , DATA_MEM_DATA_OUT[12], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[11]~I , DATA_MEM_DATA_OUT[11], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[10]~I , DATA_MEM_DATA_OUT[10], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[9]~I , DATA_MEM_DATA_OUT[9], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[8]~I , DATA_MEM_DATA_OUT[8], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[7]~I , DATA_MEM_DATA_OUT[7], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[6]~I , DATA_MEM_DATA_OUT[6], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[5]~I , DATA_MEM_DATA_OUT[5], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[4]~I , DATA_MEM_DATA_OUT[4], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[3]~I , DATA_MEM_DATA_OUT[3], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[2]~I , DATA_MEM_DATA_OUT[2], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[1]~I , DATA_MEM_DATA_OUT[1], CPU, 1
instance = comp, \DATA_MEM_DATA_OUT[0]~I , DATA_MEM_DATA_OUT[0], CPU, 1
instance = comp, \DEBUG[3]~I , DEBUG[3], CPU, 1
instance = comp, \DEBUG[2]~I , DEBUG[2], CPU, 1
instance = comp, \DEBUG[1]~I , DEBUG[1], CPU, 1
instance = comp, \DEBUG[0]~I , DEBUG[0], CPU, 1
instance = comp, \IMMEDIATE[7]~I , IMMEDIATE[7], CPU, 1
instance = comp, \IMMEDIATE[6]~I , IMMEDIATE[6], CPU, 1
instance = comp, \IMMEDIATE[5]~I , IMMEDIATE[5], CPU, 1
instance = comp, \IMMEDIATE[4]~I , IMMEDIATE[4], CPU, 1
instance = comp, \IMMEDIATE[3]~I , IMMEDIATE[3], CPU, 1
instance = comp, \IMMEDIATE[2]~I , IMMEDIATE[2], CPU, 1
instance = comp, \IMMEDIATE[1]~I , IMMEDIATE[1], CPU, 1
instance = comp, \IMMEDIATE[0]~I , IMMEDIATE[0], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[9]~I , INSTR_MEM_ADDRESS[9], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[8]~I , INSTR_MEM_ADDRESS[8], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[7]~I , INSTR_MEM_ADDRESS[7], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[6]~I , INSTR_MEM_ADDRESS[6], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[5]~I , INSTR_MEM_ADDRESS[5], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[4]~I , INSTR_MEM_ADDRESS[4], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[3]~I , INSTR_MEM_ADDRESS[3], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[2]~I , INSTR_MEM_ADDRESS[2], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[1]~I , INSTR_MEM_ADDRESS[1], CPU, 1
instance = comp, \INSTR_MEM_ADDRESS[0]~I , INSTR_MEM_ADDRESS[0], CPU, 1
instance = comp, \Q_REG[7]~I , Q_REG[7], CPU, 1
instance = comp, \Q_REG[6]~I , Q_REG[6], CPU, 1
instance = comp, \Q_REG[5]~I , Q_REG[5], CPU, 1
instance = comp, \Q_REG[4]~I , Q_REG[4], CPU, 1
instance = comp, \Q_REG[3]~I , Q_REG[3], CPU, 1
instance = comp, \Q_REG[2]~I , Q_REG[2], CPU, 1
instance = comp, \Q_REG[1]~I , Q_REG[1], CPU, 1
instance = comp, \Q_REG[0]~I , Q_REG[0], CPU, 1
instance = comp, \RF_A_READ_PORT[7]~I , RF_A_READ_PORT[7], CPU, 1
instance = comp, \RF_A_READ_PORT[6]~I , RF_A_READ_PORT[6], CPU, 1
instance = comp, \RF_A_READ_PORT[5]~I , RF_A_READ_PORT[5], CPU, 1
instance = comp, \RF_A_READ_PORT[4]~I , RF_A_READ_PORT[4], CPU, 1
instance = comp, \RF_A_READ_PORT[3]~I , RF_A_READ_PORT[3], CPU, 1
instance = comp, \RF_A_READ_PORT[2]~I , RF_A_READ_PORT[2], CPU, 1
instance = comp, \RF_A_READ_PORT[1]~I , RF_A_READ_PORT[1], CPU, 1
instance = comp, \RF_A_READ_PORT[0]~I , RF_A_READ_PORT[0], CPU, 1
instance = comp, \RF_B_READ_PORT[7]~I , RF_B_READ_PORT[7], CPU, 1
instance = comp, \RF_B_READ_PORT[6]~I , RF_B_READ_PORT[6], CPU, 1
instance = comp, \RF_B_READ_PORT[5]~I , RF_B_READ_PORT[5], CPU, 1
instance = comp, \RF_B_READ_PORT[4]~I , RF_B_READ_PORT[4], CPU, 1
instance = comp, \RF_B_READ_PORT[3]~I , RF_B_READ_PORT[3], CPU, 1
instance = comp, \RF_B_READ_PORT[2]~I , RF_B_READ_PORT[2], CPU, 1
instance = comp, \RF_B_READ_PORT[1]~I , RF_B_READ_PORT[1], CPU, 1
instance = comp, \RF_B_READ_PORT[0]~I , RF_B_READ_PORT[0], CPU, 1
instance = comp, \RF_W_ADDR[2]~I , RF_W_ADDR[2], CPU, 1
instance = comp, \RF_W_ADDR[1]~I , RF_W_ADDR[1], CPU, 1
instance = comp, \RF_W_ADDR[0]~I , RF_W_ADDR[0], CPU, 1
instance = comp, \RF_W_DATA[7]~I , RF_W_DATA[7], CPU, 1
instance = comp, \RF_W_DATA[6]~I , RF_W_DATA[6], CPU, 1
instance = comp, \RF_W_DATA[5]~I , RF_W_DATA[5], CPU, 1
instance = comp, \RF_W_DATA[4]~I , RF_W_DATA[4], CPU, 1
instance = comp, \RF_W_DATA[3]~I , RF_W_DATA[3], CPU, 1
instance = comp, \RF_W_DATA[2]~I , RF_W_DATA[2], CPU, 1
instance = comp, \RF_W_DATA[1]~I , RF_W_DATA[1], CPU, 1
instance = comp, \RF_W_DATA[0]~I , RF_W_DATA[0], CPU, 1
instance = comp, \altera_reserved_tdo~I , altera_reserved_tdo, CPU, 1
