#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x560843656330 .scope module, "RAM_SP_SR_RW_TB1" "RAM_SP_SR_RW_TB1" 2 9;
 .timescale 0 0;
P_0x5608436564b0 .param/l "ADDR_WIDTH" 0 2 12, +C4<00000000000000000000000000001000>;
P_0x5608436564f0 .param/l "DATA_WIDTH" 0 2 11, +C4<00000000000000000000000000001000>;
P_0x560843656530 .param/l "RAM_DEPTH" 0 2 13, +C4<0000000000000000000000000000000100000000>;
v0x560843676d60_0 .var "address", 7 0;
v0x560843676e40_0 .var "clk", 0 0;
v0x560843676f10_0 .var "cs", 0 0;
v0x560843677010_0 .var "data_in", 7 0;
v0x5608436770e0_0 .net "data_out", 7 0, v0x5608436769f0_0;  1 drivers
v0x5608436771d0_0 .var/i "i", 31 0;
v0x560843677270_0 .var/i "seed", 31 0;
v0x560843677310_0 .var "we", 0 0;
S_0x560843656670 .scope module, "ram" "RAM_SP_SR_RW" 2 25, 3 6 0, S_0x560843656330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "address"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /OUTPUT 8 "data_out"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "cs"
P_0x560843656840 .param/l "ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x560843656880 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x5608436568c0 .param/l "RAM_DEPTH" 0 3 10, +C4<0000000000000000000000000000000100000000>;
v0x560843650e40_0 .net "address", 7 0, v0x560843676d60_0;  1 drivers
v0x560843676780_0 .net "clk", 0 0, v0x560843676e40_0;  1 drivers
v0x560843676840_0 .net "cs", 0 0, v0x560843676f10_0;  1 drivers
v0x560843676910_0 .net "data_in", 7 0, v0x560843677010_0;  1 drivers
v0x5608436769f0_0 .var "data_out", 7 0;
v0x560843676b20 .array "ram_mem", 255 0, 7 0;
v0x560843676be0_0 .net "we", 0 0, v0x560843677310_0;  1 drivers
E_0x560843646120 .event posedge, v0x560843676780_0;
    .scope S_0x560843656670;
T_0 ;
    %wait E_0x560843646120;
    %load/vec4 v0x560843676be0_0;
    %load/vec4 v0x560843676840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x560843676910_0;
    %load/vec4 v0x560843650e40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560843676b20, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560843656670;
T_1 ;
    %wait E_0x560843646120;
    %load/vec4 v0x560843676be0_0;
    %nor/r;
    %load/vec4 v0x560843676840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x560843650e40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560843676b20, 4;
    %store/vec4 v0x5608436769f0_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560843656330;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560843676e40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x560843656330;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x560843676e40_0;
    %inv;
    %store/vec4 v0x560843676e40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560843656330;
T_4 ;
    %vpi_call/w 2 54 "$dumpfile", "RAM_SP_SR_RW_TB1.vcd" {0 0 0};
    %vpi_call/w 2 55 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x560843656330;
T_5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560843677270_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5608436771d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5608436771d0_0;
    %pad/s 40;
    %cmpi/s 256, 0, 40;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x5608436771d0_0;
    %pad/s 8;
    %store/vec4 v0x560843677010_0, 0, 8;
    %load/vec4 v0x5608436771d0_0;
    %pad/s 8;
    %store/vec4 v0x560843676d60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560843677310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560843676f10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560843677310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560843676f10_0, 0, 1;
    %load/vec4 v0x5608436771d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5608436771d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 20, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x560843646120;
    %vpi_func 2 74 "$random" 32, v0x560843677270_0 {0 0 0};
    %pad/s 40;
    %pushi/vec4 256, 0, 40;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x560843676d60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560843677310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560843676f10_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x5608436770e0_0;
    %load/vec4 v0x560843676d60_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %vpi_call/w 2 79 "$display", "Correct \011 Address:%d\011Data:%d\011", v0x560843676d60_0, v0x5608436770e0_0 {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 2 82 "$display", "Incorrect \011 Address:%d\011Data:%d\011", v0x560843676d60_0, v0x5608436770e0_0 {0 0 0};
T_5.5 ;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %delay 5, 0;
    %vpi_call/w 2 86 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RAM_SP_SR_RW_TB1.v";
    "./../RAM_SP_SR_RW.v";
