// Seed: 1123707605
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [id_5 : 1 'd0] id_6;
  assign id_6 = id_4[1 : 1];
  logic id_7;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3
  );
endmodule
