{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 29 17:05:19 2014 " "Info: Processing started: Fri Aug 29 17:05:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex4 -c ex4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex4 -c ex4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 224 -8 160 240 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "C/D " "Info: Assuming node \"C/D\" is an undefined clock" {  } { { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 264 -8 160 280 "C/D" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "C/D" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 1000 1064 424 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "jkff2:inst4\|2 " "Info: Detected ripple clock \"jkff2:inst4\|2\" as buffer" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jkff2:inst4\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 384 616 680 432 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "jkff2:inst2\|2 " "Info: Detected ripple clock \"jkff2:inst2\|2\" as buffer" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jkff2:inst2\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 336 400 424 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "jkff2:inst1\|2 " "Info: Detected ripple clock \"jkff2:inst1\|2\" as buffer" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jkff2:inst1\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "jkff2:inst\|2 " "Info: Detected ripple clock \"jkff2:inst\|2\" as buffer" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jkff2:inst\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register jkff2:inst1\|2 jkff2:inst1\|2 275.03 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 275.03 MHz between source register \"jkff2:inst1\|2\" and destination register \"jkff2:inst1\|2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.847 ns + Longest register register " "Info: + Longest register to register delay is 0.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jkff2:inst1\|2 1 REG LC_X2_Y5_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jkff2:inst1|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.309 ns) 0.847 ns jkff2:inst1\|2 2 REG LC_X2_Y5_N3 3 " "Info: 2: + IC(0.538 ns) + CELL(0.309 ns) = 0.847 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { jkff2:inst1|2 jkff2:inst1|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.48 % ) " "Info: Total cell delay = 0.309 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.538 ns ( 63.52 % ) " "Info: Total interconnect delay = 0.538 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { jkff2:inst1|2 jkff2:inst1|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.847 ns" { jkff2:inst1|2 {} jkff2:inst1|2 {} } { 0.000ns 0.538ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 5.839 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 5.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 224 -8 160 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.935 ns) 4.019 ns jkff2:inst\|2 2 REG LC_X2_Y5_N5 3 " "Info: 2: + IC(1.615 ns) + CELL(0.935 ns) = 4.019 ns; Loc. = LC_X2_Y5_N5; Fanout = 3; REG Node = 'jkff2:inst\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.114 ns) 4.671 ns inst9 3 COMB LC_X2_Y5_N6 1 " "Info: 3: + IC(0.538 ns) + CELL(0.114 ns) = 4.671 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { jkff2:inst|2 inst9 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 336 400 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.711 ns) 5.839 ns jkff2:inst1\|2 4 REG LC_X2_Y5_N3 3 " "Info: 4: + IC(0.457 ns) + CELL(0.711 ns) = 5.839 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst9 jkff2:inst1|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 55.30 % ) " "Info: Total cell delay = 3.229 ns ( 55.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.610 ns ( 44.70 % ) " "Info: Total interconnect delay = 2.610 ns ( 44.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { CLOCK jkff2:inst|2 inst9 jkff2:inst1|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} inst9 {} jkff2:inst1|2 {} } { 0.000ns 0.000ns 1.615ns 0.538ns 0.457ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 5.839 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 5.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 224 -8 160 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.935 ns) 4.019 ns jkff2:inst\|2 2 REG LC_X2_Y5_N5 3 " "Info: 2: + IC(1.615 ns) + CELL(0.935 ns) = 4.019 ns; Loc. = LC_X2_Y5_N5; Fanout = 3; REG Node = 'jkff2:inst\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.114 ns) 4.671 ns inst9 3 COMB LC_X2_Y5_N6 1 " "Info: 3: + IC(0.538 ns) + CELL(0.114 ns) = 4.671 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { jkff2:inst|2 inst9 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 336 400 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.711 ns) 5.839 ns jkff2:inst1\|2 4 REG LC_X2_Y5_N3 3 " "Info: 4: + IC(0.457 ns) + CELL(0.711 ns) = 5.839 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { inst9 jkff2:inst1|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 55.30 % ) " "Info: Total cell delay = 3.229 ns ( 55.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.610 ns ( 44.70 % ) " "Info: Total interconnect delay = 2.610 ns ( 44.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { CLOCK jkff2:inst|2 inst9 jkff2:inst1|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} inst9 {} jkff2:inst1|2 {} } { 0.000ns 0.000ns 1.615ns 0.538ns 0.457ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { CLOCK jkff2:inst|2 inst9 jkff2:inst1|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} inst9 {} jkff2:inst1|2 {} } { 0.000ns 0.000ns 1.615ns 0.538ns 0.457ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} inst9 {} jkff2:inst1|2 {} } { 0.000ns 0.000ns 1.615ns 0.538ns 0.457ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { jkff2:inst1|2 jkff2:inst1|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.847 ns" { jkff2:inst1|2 {} jkff2:inst1|2 {} } { 0.000ns 0.538ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { CLOCK jkff2:inst|2 inst9 jkff2:inst1|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} inst9 {} jkff2:inst1|2 {} } { 0.000ns 0.000ns 1.615ns 0.538ns 0.457ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} inst9 {} jkff2:inst1|2 {} } { 0.000ns 0.000ns 1.615ns 0.538ns 0.457ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jkff2:inst1|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { jkff2:inst1|2 {} } {  } {  } "" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "C/D register jkff2:inst4\|2 register jkff2:inst4\|2 151.65 MHz 6.594 ns Internal " "Info: Clock \"C/D\" has Internal fmax of 151.65 MHz between source register \"jkff2:inst4\|2\" and destination register \"jkff2:inst4\|2\" (period= 6.594 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.823 ns + Longest register register " "Info: + Longest register to register delay is 0.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jkff2:inst4\|2 1 REG LC_X10_Y3_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.309 ns) 0.823 ns jkff2:inst4\|2 2 REG LC_X10_Y3_N3 3 " "Info: 2: + IC(0.514 ns) + CELL(0.309 ns) = 0.823 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { jkff2:inst4|2 jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.55 % ) " "Info: Total cell delay = 0.309 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.514 ns ( 62.45 % ) " "Info: Total interconnect delay = 0.514 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { jkff2:inst4|2 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.823 ns" { jkff2:inst4|2 {} jkff2:inst4|2 {} } { 0.000ns 0.514ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.510 ns - Smallest " "Info: - Smallest clock skew is -5.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C/D destination 6.026 ns + Shortest register " "Info: + Shortest clock path from clock \"C/D\" to destination register is 6.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C/D 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'C/D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C/D } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 264 -8 160 280 "C/D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.292 ns) 3.430 ns inst13 2 COMB LC_X2_Y5_N8 1 " "Info: 2: + IC(1.669 ns) + CELL(0.292 ns) = 3.430 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { C/D inst13 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 1000 1064 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.711 ns) 6.026 ns jkff2:inst4\|2 3 REG LC_X10_Y3_N3 3 " "Info: 3: + IC(1.885 ns) + CELL(0.711 ns) = 6.026 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { inst13 jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 41.02 % ) " "Info: Total cell delay = 2.472 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.554 ns ( 58.98 % ) " "Info: Total interconnect delay = 3.554 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { C/D inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.026 ns" { C/D {} C/D~out0 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.669ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C/D source 11.536 ns - Longest register " "Info: - Longest clock path from clock \"C/D\" to source register is 11.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C/D 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'C/D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C/D } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 264 -8 160 280 "C/D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.292 ns) 3.431 ns inst9 2 COMB LC_X2_Y5_N6 1 " "Info: 2: + IC(1.670 ns) + CELL(0.292 ns) = 3.431 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { C/D inst9 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 336 400 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.935 ns) 4.823 ns jkff2:inst1\|2 3 REG LC_X2_Y5_N3 3 " "Info: 3: + IC(0.457 ns) + CELL(0.935 ns) = 4.823 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { inst9 jkff2:inst1|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.114 ns) 5.475 ns inst10 4 COMB LC_X2_Y5_N4 1 " "Info: 4: + IC(0.538 ns) + CELL(0.114 ns) = 5.475 ns; Loc. = LC_X2_Y5_N4; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { jkff2:inst1|2 inst10 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 384 616 680 432 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.935 ns) 7.605 ns jkff2:inst2\|2 5 REG LC_X1_Y9_N3 3 " "Info: 5: + IC(1.195 ns) + CELL(0.935 ns) = 7.605 ns; Loc. = LC_X1_Y9_N3; Fanout = 3; REG Node = 'jkff2:inst2\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { inst10 jkff2:inst2|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.114 ns) 8.940 ns inst13 6 COMB LC_X2_Y5_N8 1 " "Info: 6: + IC(1.221 ns) + CELL(0.114 ns) = 8.940 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { jkff2:inst2|2 inst13 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 1000 1064 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.711 ns) 11.536 ns jkff2:inst4\|2 7 REG LC_X10_Y3_N3 3 " "Info: 7: + IC(1.885 ns) + CELL(0.711 ns) = 11.536 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { inst13 jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.570 ns ( 39.62 % ) " "Info: Total cell delay = 4.570 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.966 ns ( 60.38 % ) " "Info: Total interconnect delay = 6.966 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.536 ns" { C/D inst9 jkff2:inst1|2 inst10 jkff2:inst2|2 inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.536 ns" { C/D {} C/D~out0 {} inst9 {} jkff2:inst1|2 {} inst10 {} jkff2:inst2|2 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.670ns 0.457ns 0.538ns 1.195ns 1.221ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.114ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { C/D inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.026 ns" { C/D {} C/D~out0 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.669ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.536 ns" { C/D inst9 jkff2:inst1|2 inst10 jkff2:inst2|2 inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.536 ns" { C/D {} C/D~out0 {} inst9 {} jkff2:inst1|2 {} inst10 {} jkff2:inst2|2 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.670ns 0.457ns 0.538ns 1.195ns 1.221ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.114ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { jkff2:inst4|2 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.823 ns" { jkff2:inst4|2 {} jkff2:inst4|2 {} } { 0.000ns 0.514ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { C/D inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.026 ns" { C/D {} C/D~out0 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.669ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.536 ns" { C/D inst9 jkff2:inst1|2 inst10 jkff2:inst2|2 inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.536 ns" { C/D {} C/D~out0 {} inst9 {} jkff2:inst1|2 {} inst10 {} jkff2:inst2|2 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.670ns 0.457ns 0.538ns 1.195ns 1.221ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.114ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "C/D 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"C/D\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "jkff2:inst4\|2 jkff2:inst4\|2 C/D 4.478 ns " "Info: Found hold time violation between source  pin or register \"jkff2:inst4\|2\" and destination pin or register \"jkff2:inst4\|2\" for clock \"C/D\" (Hold time is 4.478 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.510 ns + Largest " "Info: + Largest clock skew is 5.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C/D destination 11.536 ns + Longest register " "Info: + Longest clock path from clock \"C/D\" to destination register is 11.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C/D 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'C/D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C/D } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 264 -8 160 280 "C/D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.292 ns) 3.431 ns inst9 2 COMB LC_X2_Y5_N6 1 " "Info: 2: + IC(1.670 ns) + CELL(0.292 ns) = 3.431 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { C/D inst9 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 336 400 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.935 ns) 4.823 ns jkff2:inst1\|2 3 REG LC_X2_Y5_N3 3 " "Info: 3: + IC(0.457 ns) + CELL(0.935 ns) = 4.823 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { inst9 jkff2:inst1|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.114 ns) 5.475 ns inst10 4 COMB LC_X2_Y5_N4 1 " "Info: 4: + IC(0.538 ns) + CELL(0.114 ns) = 5.475 ns; Loc. = LC_X2_Y5_N4; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { jkff2:inst1|2 inst10 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 384 616 680 432 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.935 ns) 7.605 ns jkff2:inst2\|2 5 REG LC_X1_Y9_N3 3 " "Info: 5: + IC(1.195 ns) + CELL(0.935 ns) = 7.605 ns; Loc. = LC_X1_Y9_N3; Fanout = 3; REG Node = 'jkff2:inst2\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { inst10 jkff2:inst2|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.114 ns) 8.940 ns inst13 6 COMB LC_X2_Y5_N8 1 " "Info: 6: + IC(1.221 ns) + CELL(0.114 ns) = 8.940 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { jkff2:inst2|2 inst13 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 1000 1064 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.711 ns) 11.536 ns jkff2:inst4\|2 7 REG LC_X10_Y3_N3 3 " "Info: 7: + IC(1.885 ns) + CELL(0.711 ns) = 11.536 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { inst13 jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.570 ns ( 39.62 % ) " "Info: Total cell delay = 4.570 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.966 ns ( 60.38 % ) " "Info: Total interconnect delay = 6.966 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.536 ns" { C/D inst9 jkff2:inst1|2 inst10 jkff2:inst2|2 inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.536 ns" { C/D {} C/D~out0 {} inst9 {} jkff2:inst1|2 {} inst10 {} jkff2:inst2|2 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.670ns 0.457ns 0.538ns 1.195ns 1.221ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.114ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C/D source 6.026 ns - Shortest register " "Info: - Shortest clock path from clock \"C/D\" to source register is 6.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C/D 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'C/D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C/D } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 264 -8 160 280 "C/D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.292 ns) 3.430 ns inst13 2 COMB LC_X2_Y5_N8 1 " "Info: 2: + IC(1.669 ns) + CELL(0.292 ns) = 3.430 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { C/D inst13 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 1000 1064 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.711 ns) 6.026 ns jkff2:inst4\|2 3 REG LC_X10_Y3_N3 3 " "Info: 3: + IC(1.885 ns) + CELL(0.711 ns) = 6.026 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { inst13 jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 41.02 % ) " "Info: Total cell delay = 2.472 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.554 ns ( 58.98 % ) " "Info: Total interconnect delay = 3.554 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { C/D inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.026 ns" { C/D {} C/D~out0 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.669ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.536 ns" { C/D inst9 jkff2:inst1|2 inst10 jkff2:inst2|2 inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.536 ns" { C/D {} C/D~out0 {} inst9 {} jkff2:inst1|2 {} inst10 {} jkff2:inst2|2 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.670ns 0.457ns 0.538ns 1.195ns 1.221ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.114ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { C/D inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.026 ns" { C/D {} C/D~out0 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.669ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.823 ns - Shortest register register " "Info: - Shortest register to register delay is 0.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jkff2:inst4\|2 1 REG LC_X10_Y3_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.309 ns) 0.823 ns jkff2:inst4\|2 2 REG LC_X10_Y3_N3 3 " "Info: 2: + IC(0.514 ns) + CELL(0.309 ns) = 0.823 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { jkff2:inst4|2 jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.55 % ) " "Info: Total cell delay = 0.309 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.514 ns ( 62.45 % ) " "Info: Total interconnect delay = 0.514 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { jkff2:inst4|2 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.823 ns" { jkff2:inst4|2 {} jkff2:inst4|2 {} } { 0.000ns 0.514ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.536 ns" { C/D inst9 jkff2:inst1|2 inst10 jkff2:inst2|2 inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.536 ns" { C/D {} C/D~out0 {} inst9 {} jkff2:inst1|2 {} inst10 {} jkff2:inst2|2 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.670ns 0.457ns 0.538ns 1.195ns 1.221ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.114ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { C/D inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.026 ns" { C/D {} C/D~out0 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.669ns 1.885ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { jkff2:inst4|2 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.823 ns" { jkff2:inst4|2 {} jkff2:inst4|2 {} } { 0.000ns 0.514ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Q3 jkff2:inst4\|2 16.512 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Q3\" through register \"jkff2:inst4\|2\" is 16.512 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 12.776 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 12.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 224 -8 160 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.935 ns) 4.019 ns jkff2:inst\|2 2 REG LC_X2_Y5_N5 3 " "Info: 2: + IC(1.615 ns) + CELL(0.935 ns) = 4.019 ns; Loc. = LC_X2_Y5_N5; Fanout = 3; REG Node = 'jkff2:inst\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.114 ns) 4.671 ns inst9 3 COMB LC_X2_Y5_N6 1 " "Info: 3: + IC(0.538 ns) + CELL(0.114 ns) = 4.671 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { jkff2:inst|2 inst9 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 336 400 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.935 ns) 6.063 ns jkff2:inst1\|2 4 REG LC_X2_Y5_N3 3 " "Info: 4: + IC(0.457 ns) + CELL(0.935 ns) = 6.063 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { inst9 jkff2:inst1|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.114 ns) 6.715 ns inst10 5 COMB LC_X2_Y5_N4 1 " "Info: 5: + IC(0.538 ns) + CELL(0.114 ns) = 6.715 ns; Loc. = LC_X2_Y5_N4; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { jkff2:inst1|2 inst10 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 384 616 680 432 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.935 ns) 8.845 ns jkff2:inst2\|2 6 REG LC_X1_Y9_N3 3 " "Info: 6: + IC(1.195 ns) + CELL(0.935 ns) = 8.845 ns; Loc. = LC_X1_Y9_N3; Fanout = 3; REG Node = 'jkff2:inst2\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { inst10 jkff2:inst2|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.114 ns) 10.180 ns inst13 7 COMB LC_X2_Y5_N8 1 " "Info: 7: + IC(1.221 ns) + CELL(0.114 ns) = 10.180 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { jkff2:inst2|2 inst13 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 376 1000 1064 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.711 ns) 12.776 ns jkff2:inst4\|2 8 REG LC_X10_Y3_N3 3 " "Info: 8: + IC(1.885 ns) + CELL(0.711 ns) = 12.776 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { inst13 jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.327 ns ( 41.70 % ) " "Info: Total cell delay = 5.327 ns ( 41.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.449 ns ( 58.30 % ) " "Info: Total interconnect delay = 7.449 ns ( 58.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.776 ns" { CLOCK jkff2:inst|2 inst9 jkff2:inst1|2 inst10 jkff2:inst2|2 inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.776 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} inst9 {} jkff2:inst1|2 {} inst10 {} jkff2:inst2|2 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.615ns 0.538ns 0.457ns 0.538ns 1.195ns 1.221ns 1.885ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.935ns 0.114ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.512 ns + Longest register pin " "Info: + Longest register to pin delay is 3.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jkff2:inst4\|2 1 REG LC_X10_Y3_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4\|2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jkff2:inst4|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(2.108 ns) 3.512 ns Q3 2 PIN PIN_36 0 " "Info: 2: + IC(1.404 ns) + CELL(2.108 ns) = 3.512 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'Q3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { jkff2:inst4|2 Q3 } "NODE_NAME" } } { "ex4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Lista 2/EX4/Quartus/ex4.bdf" { { 104 992 1168 120 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 60.02 % ) " "Info: Total cell delay = 2.108 ns ( 60.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.404 ns ( 39.98 % ) " "Info: Total interconnect delay = 1.404 ns ( 39.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { jkff2:inst4|2 Q3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.512 ns" { jkff2:inst4|2 {} Q3 {} } { 0.000ns 1.404ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.776 ns" { CLOCK jkff2:inst|2 inst9 jkff2:inst1|2 inst10 jkff2:inst2|2 inst13 jkff2:inst4|2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.776 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} inst9 {} jkff2:inst1|2 {} inst10 {} jkff2:inst2|2 {} inst13 {} jkff2:inst4|2 {} } { 0.000ns 0.000ns 1.615ns 0.538ns 0.457ns 0.538ns 1.195ns 1.221ns 1.885ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.935ns 0.114ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { jkff2:inst4|2 Q3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.512 ns" { jkff2:inst4|2 {} Q3 {} } { 0.000ns 1.404ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 29 17:05:20 2014 " "Info: Processing ended: Fri Aug 29 17:05:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
