#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557682f55890 .scope module, "bancoPruebas" "bancoPruebas" 2 4;
 .timescale -9 -10;
v0x557682f869e0_0 .net "clk", 0 0, v0x557682f60390_0;  1 drivers
v0x557682f86aa0_0 .net "clk_2f", 0 0, v0x557682f5e040_0;  1 drivers
v0x557682f86b40_0 .net "clk_4f", 0 0, v0x557682f61a60_0;  1 drivers
v0x557682f86be0_0 .net "data_out1", 7 0, L_0x557682f87600;  1 drivers
v0x557682f86c80_0 .net "in0", 7 0, v0x557682f62730_0;  1 drivers
v0x557682f86d20_0 .net "in1", 7 0, v0x557682f832c0_0;  1 drivers
v0x557682f86dc0_0 .net "reset_L", 0 0, v0x557682f833a0_0;  1 drivers
v0x557682f86e60_0 .net "selector", 0 0, v0x557682f83460_0;  1 drivers
v0x557682f86f00_0 .net "valid_bit0", 0 0, v0x557682f83520_0;  1 drivers
v0x557682f87030_0 .net "valid_bit1", 0 0, v0x557682f835e0_0;  1 drivers
v0x557682f870d0_0 .net "valid_bit_out1", 0 0, v0x557682f84900_0;  1 drivers
S_0x557682f547b0 .scope module, "mux_probL2" "probador2to1" 2 72, 3 1 0, S_0x557682f55890;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clk_2f"
    .port_info 2 /OUTPUT 1 "clk_4f"
    .port_info 3 /OUTPUT 1 "selector"
    .port_info 4 /OUTPUT 1 "reset_L"
    .port_info 5 /OUTPUT 8 "in0"
    .port_info 6 /OUTPUT 8 "in1"
    .port_info 7 /OUTPUT 1 "valid_bit0"
    .port_info 8 /OUTPUT 1 "valid_bit1"
    .port_info 9 /INPUT 1 "valid_bit_out1"
    .port_info 10 /INPUT 1 "valid_bit_out2"
    .port_info 11 /INPUT 8 "data_out1"
    .port_info 12 /INPUT 8 "data_out2"
v0x557682f60390_0 .var "clk", 0 0;
v0x557682f5e040_0 .var "clk_2f", 0 0;
v0x557682f61a60_0 .var "clk_4f", 0 0;
v0x557682f61eb0_0 .net "data_out1", 7 0, L_0x557682f87600;  alias, 1 drivers
o0x7f99699d60d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x557682f62300_0 .net "data_out2", 7 0, o0x7f99699d60d8;  0 drivers
v0x557682f62730_0 .var "in0", 7 0;
v0x557682f832c0_0 .var "in1", 7 0;
v0x557682f833a0_0 .var "reset_L", 0 0;
v0x557682f83460_0 .var "selector", 0 0;
v0x557682f83520_0 .var "valid_bit0", 0 0;
v0x557682f835e0_0 .var "valid_bit1", 0 0;
v0x557682f836a0_0 .net "valid_bit_out1", 0 0, v0x557682f84900_0;  alias, 1 drivers
o0x7f99699d6258 .functor BUFZ 1, C4<z>; HiZ drive
v0x557682f83760_0 .net "valid_bit_out2", 0 0, o0x7f99699d6258;  0 drivers
E_0x557682f50190 .event posedge, v0x557682f60390_0;
E_0x557682f502c0 .event posedge, v0x557682f61a60_0;
S_0x557682f839c0 .scope module, "muxpruebaL2" "mux2to1_L2" 2 16, 4 2 0, S_0x557682f55890;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_4f"
    .port_info 1 /INPUT 1 "selector"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 8 "in0"
    .port_info 4 /INPUT 8 "in1"
    .port_info 5 /INPUT 1 "valid_bit0"
    .port_info 6 /INPUT 1 "valid_bit1"
    .port_info 7 /OUTPUT 1 "valid_bit_out1"
    .port_info 8 /OUTPUT 8 "data_out1"
v0x557682f85f70_0 .net "clk_4f", 0 0, v0x557682f61a60_0;  alias, 1 drivers
v0x557682f860c0_0 .net "data_out1", 7 0, L_0x557682f87600;  alias, 1 drivers
v0x557682f86180_0 .net "in0", 7 0, v0x557682f62730_0;  alias, 1 drivers
v0x557682f86220_0 .net "in1", 7 0, v0x557682f832c0_0;  alias, 1 drivers
v0x557682f86330_0 .net "reset_L", 0 0, v0x557682f833a0_0;  alias, 1 drivers
v0x557682f864b0_0 .net "selector", 0 0, v0x557682f83460_0;  alias, 1 drivers
v0x557682f86550_0 .net "valid_bit0", 0 0, v0x557682f83520_0;  alias, 1 drivers
v0x557682f86680_0 .net "valid_bit1", 0 0, v0x557682f835e0_0;  alias, 1 drivers
v0x557682f867b0_0 .net "valid_bit_out1", 0 0, v0x557682f84900_0;  alias, 1 drivers
S_0x557682f83c40 .scope module, "mux1_L2" "mux_2to1_4bits" 4 18, 5 2 0, S_0x557682f839c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "in0"
    .port_info 3 /INPUT 8 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 8 "data_out"
v0x557682f85810_0 .net "bittemporal", 0 0, v0x557682f85590_0;  1 drivers
v0x557682f858d0_0 .net "data_out", 7 0, L_0x557682f87600;  alias, 1 drivers
v0x557682f85970_0 .net "in0", 7 0, v0x557682f62730_0;  alias, 1 drivers
v0x557682f85a10_0 .net "in1", 7 0, v0x557682f832c0_0;  alias, 1 drivers
v0x557682f85ab0_0 .net "reset_L", 0 0, v0x557682f833a0_0;  alias, 1 drivers
v0x557682f85b50_0 .net "selector", 0 0, v0x557682f61a60_0;  alias, 1 drivers
v0x557682f85bf0_0 .net "valid_bit0", 0 0, v0x557682f83520_0;  alias, 1 drivers
v0x557682f85c90_0 .net "valid_bit1", 0 0, v0x557682f835e0_0;  alias, 1 drivers
v0x557682f85d30_0 .net "valid_bit_out", 0 0, v0x557682f84900_0;  alias, 1 drivers
L_0x557682f87200 .part v0x557682f62730_0, 0, 4;
L_0x557682f87330 .part v0x557682f832c0_0, 0, 4;
L_0x557682f87460 .part v0x557682f62730_0, 4, 4;
L_0x557682f87500 .part v0x557682f832c0_0, 4, 4;
L_0x557682f87600 .concat8 [ 4 4 0 0], v0x557682f843b0_0, v0x557682f84ed0_0;
S_0x557682f83f30 .scope module, "mux1" "mux_conductual" 5 13, 6 1 0, S_0x557682f83c40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x557682f842b0_0 .var "A", 3 0;
v0x557682f843b0_0 .var "data_out", 3 0;
v0x557682f84490_0 .net "in0", 3 0, L_0x557682f87200;  1 drivers
v0x557682f84550_0 .net "in1", 3 0, L_0x557682f87330;  1 drivers
v0x557682f84630_0 .net "reset_L", 0 0, v0x557682f833a0_0;  alias, 1 drivers
v0x557682f84720_0 .net "selector", 0 0, v0x557682f61a60_0;  alias, 1 drivers
v0x557682f847c0_0 .net "valid_bit0", 0 0, v0x557682f83520_0;  alias, 1 drivers
v0x557682f84860_0 .net "valid_bit1", 0 0, v0x557682f835e0_0;  alias, 1 drivers
v0x557682f84900_0 .var "valid_bit_out", 0 0;
v0x557682f849a0_0 .var "validotemporal", 0 0;
E_0x557682f503f0 .event edge, v0x557682f849a0_0, v0x557682f833a0_0, v0x557682f842b0_0;
E_0x557682f50520/0 .event edge, v0x557682f61a60_0, v0x557682f83520_0, v0x557682f84490_0, v0x557682f835e0_0;
E_0x557682f50520/1 .event edge, v0x557682f84550_0;
E_0x557682f50520 .event/or E_0x557682f50520/0, E_0x557682f50520/1;
S_0x557682f84ac0 .scope module, "mux2" "mux_conductual" 5 14, 6 1 0, S_0x557682f83c40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x557682f84dd0_0 .var "A", 3 0;
v0x557682f84ed0_0 .var "data_out", 3 0;
v0x557682f84fb0_0 .net "in0", 3 0, L_0x557682f87460;  1 drivers
v0x557682f850a0_0 .net "in1", 3 0, L_0x557682f87500;  1 drivers
v0x557682f85180_0 .net "reset_L", 0 0, v0x557682f833a0_0;  alias, 1 drivers
v0x557682f852c0_0 .net "selector", 0 0, v0x557682f61a60_0;  alias, 1 drivers
v0x557682f853b0_0 .net "valid_bit0", 0 0, v0x557682f83520_0;  alias, 1 drivers
v0x557682f854a0_0 .net "valid_bit1", 0 0, v0x557682f835e0_0;  alias, 1 drivers
v0x557682f85590_0 .var "valid_bit_out", 0 0;
v0x557682f85650_0 .var "validotemporal", 0 0;
E_0x557682f62fb0 .event edge, v0x557682f85650_0, v0x557682f833a0_0, v0x557682f84dd0_0;
E_0x557682f63b80/0 .event edge, v0x557682f61a60_0, v0x557682f83520_0, v0x557682f84fb0_0, v0x557682f835e0_0;
E_0x557682f63b80/1 .event edge, v0x557682f850a0_0;
E_0x557682f63b80 .event/or E_0x557682f63b80/0, E_0x557682f63b80/1;
    .scope S_0x557682f83f30;
T_0 ;
    %wait E_0x557682f50520;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557682f842b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557682f849a0_0, 0, 1;
    %load/vec4 v0x557682f84720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x557682f847c0_0;
    %store/vec4 v0x557682f849a0_0, 0, 1;
    %load/vec4 v0x557682f847c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557682f84490_0;
    %store/vec4 v0x557682f842b0_0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557682f842b0_0, 0, 4;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557682f84860_0;
    %store/vec4 v0x557682f849a0_0, 0, 1;
    %load/vec4 v0x557682f84860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x557682f84550_0;
    %store/vec4 v0x557682f842b0_0, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557682f842b0_0, 0, 4;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x557682f83f30;
T_1 ;
    %wait E_0x557682f503f0;
    %load/vec4 v0x557682f849a0_0;
    %assign/vec4 v0x557682f84900_0, 0;
    %load/vec4 v0x557682f84630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557682f843b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557682f842b0_0;
    %assign/vec4 v0x557682f843b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x557682f84ac0;
T_2 ;
    %wait E_0x557682f63b80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557682f84dd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557682f85650_0, 0, 1;
    %load/vec4 v0x557682f852c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x557682f853b0_0;
    %store/vec4 v0x557682f85650_0, 0, 1;
    %load/vec4 v0x557682f853b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x557682f84fb0_0;
    %store/vec4 v0x557682f84dd0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557682f84dd0_0, 0, 4;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557682f854a0_0;
    %store/vec4 v0x557682f85650_0, 0, 1;
    %load/vec4 v0x557682f854a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x557682f850a0_0;
    %store/vec4 v0x557682f84dd0_0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557682f84dd0_0, 0, 4;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557682f84ac0;
T_3 ;
    %wait E_0x557682f62fb0;
    %load/vec4 v0x557682f85650_0;
    %assign/vec4 v0x557682f85590_0, 0;
    %load/vec4 v0x557682f85180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557682f84ed0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557682f84dd0_0;
    %assign/vec4 v0x557682f84ed0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557682f547b0;
T_4 ;
    %vpi_call 3 27 "$dumpfile", "mux2to1_L2.vcd" {0 0 0};
    %vpi_call 3 28 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557682f833a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557682f83520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557682f835e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557682f62730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557682f832c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557682f83460_0, 0, 1;
    %wait E_0x557682f502c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557682f833a0_0, 0;
    %wait E_0x557682f502c0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x557682f62730_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x557682f832c0_0, 0;
    %wait E_0x557682f502c0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x557682f62730_0, 0;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0x557682f832c0_0, 0;
    %wait E_0x557682f502c0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x557682f62730_0, 0;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x557682f832c0_0, 0;
    %wait E_0x557682f502c0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557682f62730_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x557682f832c0_0, 0;
    %wait E_0x557682f502c0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x557682f62730_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x557682f832c0_0, 0;
    %wait E_0x557682f502c0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x557682f62730_0, 0;
    %pushi/vec4 162, 0, 8;
    %assign/vec4 v0x557682f832c0_0, 0;
    %wait E_0x557682f50190;
    %vpi_call 3 77 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x557682f547b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557682f60390_0, 0;
    %end;
    .thread T_5;
    .scope S_0x557682f547b0;
T_6 ;
    %delay 3000, 0;
    %load/vec4 v0x557682f60390_0;
    %inv;
    %assign/vec4 v0x557682f60390_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557682f547b0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557682f5e040_0, 0;
    %end;
    .thread T_7;
    .scope S_0x557682f547b0;
T_8 ;
    %delay 1500, 0;
    %load/vec4 v0x557682f5e040_0;
    %inv;
    %assign/vec4 v0x557682f5e040_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557682f547b0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557682f61a60_0, 0;
    %end;
    .thread T_9;
    .scope S_0x557682f547b0;
T_10 ;
    %delay 750, 0;
    %load/vec4 v0x557682f61a60_0;
    %inv;
    %assign/vec4 v0x557682f61a60_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench2to1.v";
    "./probadormux_L2.v";
    "./Mux2a1_descp_condL2.v";
    "./Mux2a1_ochobits.v";
    "./Mux2a1_cuatrobits.v";
