  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=top.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=test_bench.cpp' from hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/test_bench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=bgn_inference' from hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/source/.ITA/FPGA/25.2/6.IA/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [HLS 200-2191] C-Simulation will use clang-16 as the compiler
INFO: [HLS 200-2036] Building debug C Simulation binaries
mingw32-make: 'csim.exe' is up to date.
>> Starting C-Simulation...
Hidden[0]: 2
Hidden[1]: 2
Hidden[2]: 0
Hidden[3]: 3
Hidden[4]: 3
Hidden[5]: 1
Hidden[6]: 2
Hidden[7]: 2
Hidden[8]: 1
Hidden[9]: 1
Score Class [0]: -31
Score Class [1]: -26
Score Class [2]: -11
Score Class [3]: -13
Score Class [4]: -21
Score Class [5]: -6
Score Class [6]: 0
Score Class [7]: -32
Score Class [8]: -1
Score Class [9]: -23
>> Predicted Class: 6
>> Expected Class:  6
>> TEST PASSED! Bit-accuracy confirmed.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.373 seconds; peak allocated memory: 135.176 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 5s
