# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 606 \
    name in_jet_pt_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_pt_0 \
    op interface \
    ports { in_jet_pt_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 607 \
    name in_jet_eta_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_eta_0 \
    op interface \
    ports { in_jet_eta_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 608 \
    name in_jet_phi_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_phi_0 \
    op interface \
    ports { in_jet_phi_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 609 \
    name in_jet_pt_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_pt_1 \
    op interface \
    ports { in_jet_pt_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 610 \
    name in_jet_eta_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_eta_1 \
    op interface \
    ports { in_jet_eta_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name in_jet_phi_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_phi_1 \
    op interface \
    ports { in_jet_phi_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name in_jet_pt_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_pt_2 \
    op interface \
    ports { in_jet_pt_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 613 \
    name in_jet_eta_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_eta_2 \
    op interface \
    ports { in_jet_eta_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 614 \
    name in_jet_phi_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_phi_2 \
    op interface \
    ports { in_jet_phi_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 615 \
    name in_jet_pt_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_pt_3 \
    op interface \
    ports { in_jet_pt_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 616 \
    name in_jet_eta_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_eta_3 \
    op interface \
    ports { in_jet_eta_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 617 \
    name in_jet_phi_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_phi_3 \
    op interface \
    ports { in_jet_phi_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 618 \
    name in_jet_pt_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_pt_4 \
    op interface \
    ports { in_jet_pt_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 619 \
    name in_jet_eta_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_eta_4 \
    op interface \
    ports { in_jet_eta_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 620 \
    name in_jet_phi_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_phi_4 \
    op interface \
    ports { in_jet_phi_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 621 \
    name in_jet_pt_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_pt_5 \
    op interface \
    ports { in_jet_pt_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 622 \
    name in_jet_eta_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_eta_5 \
    op interface \
    ports { in_jet_eta_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name in_jet_phi_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_jet_phi_5 \
    op interface \
    ports { in_jet_phi_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name in_etau_pt_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_pt_0 \
    op interface \
    ports { in_etau_pt_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 625 \
    name in_etau_eta_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_eta_0 \
    op interface \
    ports { in_etau_eta_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 626 \
    name in_etau_phi_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_phi_0 \
    op interface \
    ports { in_etau_phi_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 627 \
    name in_etau_pt_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_pt_1 \
    op interface \
    ports { in_etau_pt_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 628 \
    name in_etau_eta_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_eta_1 \
    op interface \
    ports { in_etau_eta_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 629 \
    name in_etau_phi_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_phi_1 \
    op interface \
    ports { in_etau_phi_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 630 \
    name in_etau_pt_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_pt_2 \
    op interface \
    ports { in_etau_pt_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 631 \
    name in_etau_eta_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_eta_2 \
    op interface \
    ports { in_etau_eta_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 632 \
    name in_etau_phi_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_phi_2 \
    op interface \
    ports { in_etau_phi_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 633 \
    name in_etau_pt_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_pt_3 \
    op interface \
    ports { in_etau_pt_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 634 \
    name in_etau_eta_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_eta_3 \
    op interface \
    ports { in_etau_eta_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 635 \
    name in_etau_phi_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_etau_phi_3 \
    op interface \
    ports { in_etau_phi_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 636 \
    name in_mu_pt_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_pt_0 \
    op interface \
    ports { in_mu_pt_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 637 \
    name in_mu_eta_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_eta_0 \
    op interface \
    ports { in_mu_eta_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 638 \
    name in_mu_phi_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_phi_0 \
    op interface \
    ports { in_mu_phi_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 639 \
    name in_mu_pt_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_pt_1 \
    op interface \
    ports { in_mu_pt_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 640 \
    name in_mu_eta_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_eta_1 \
    op interface \
    ports { in_mu_eta_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 641 \
    name in_mu_phi_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_phi_1 \
    op interface \
    ports { in_mu_phi_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 642 \
    name in_mu_pt_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_pt_2 \
    op interface \
    ports { in_mu_pt_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 643 \
    name in_mu_eta_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_eta_2 \
    op interface \
    ports { in_mu_eta_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 644 \
    name in_mu_phi_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_phi_2 \
    op interface \
    ports { in_mu_phi_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 645 \
    name in_mu_pt_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_pt_3 \
    op interface \
    ports { in_mu_pt_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 646 \
    name in_mu_eta_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_eta_3 \
    op interface \
    ports { in_mu_eta_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 647 \
    name in_mu_phi_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_mu_phi_3 \
    op interface \
    ports { in_mu_phi_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 648 \
    name in_met_pt_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_met_pt_0 \
    op interface \
    ports { in_met_pt_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 649 \
    name in_met_phi_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_met_phi_0 \
    op interface \
    ports { in_met_phi_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 650 \
    name layer9_out_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer9_out_0 \
    op interface \
    ports { layer9_out_0 { O 19 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 651 \
    name layer9_out_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer9_out_1 \
    op interface \
    ports { layer9_out_1 { O 19 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 652 \
    name layer9_out_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer9_out_2 \
    op interface \
    ports { layer9_out_2 { O 19 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


