module SA_ADC_shedule (
	// Current time input
	input [15:0] wire timer_i,
	
	// Data Output
	output wire [13:0] SA_ADC_data_o,
	output wire SA_ADC_data_rdy_o
);

always * ()
begin

end

endmodule