=====
SETUP
7.552
21.213
28.765
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n498_s0
18.484
18.808
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1
21.213
=====
SETUP
7.782
7.108
14.889
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.283
1.623
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2
2.227
2.992
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3
3.848
4.457
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13
5.073
5.682
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13
6.293
7.108
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3
7.108
=====
SETUP
7.877
7.013
14.889
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.283
1.623
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2
2.227
2.992
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21
3.848
4.457
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s15
4.824
5.433
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s13
6.404
7.013
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3
7.013
=====
SETUP
8.325
6.564
14.889
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.283
1.623
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2
2.227
2.992
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21
3.848
4.457
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s15
4.824
5.433
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12
5.800
6.564
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
6.564
=====
SETUP
8.512
20.517
29.029
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
18.247
19.007
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1
20.517
=====
SETUP
9.095
6.059
15.154
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.283
1.623
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2
2.227
2.992
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3
3.848
4.457
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4
5.073
5.536
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3
6.059
=====
SETUP
9.362
5.792
15.154
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.283
1.623
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2
2.227
2.992
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3
3.848
4.457
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4
5.073
5.536
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.792
=====
SETUP
9.362
5.792
15.154
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.283
1.623
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2
2.227
2.992
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3
3.848
4.457
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4
5.073
5.536
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3
5.792
=====
SETUP
9.428
19.601
29.029
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
18.247
19.007
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_1_s1
19.601
=====
SETUP
9.428
19.601
29.029
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
18.247
19.007
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_2_s1
19.601
=====
SETUP
9.428
19.601
29.029
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
18.247
19.007
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1
19.601
=====
SETUP
9.740
19.289
29.029
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
18.247
19.007
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1
19.289
=====
SETUP
9.740
19.289
29.029
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
18.247
19.007
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1
19.289
=====
SETUP
9.757
19.272
29.029
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
18.247
19.007
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1
19.272
=====
SETUP
9.757
19.272
29.029
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
18.247
19.007
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1
19.272
=====
SETUP
9.757
19.272
29.029
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
18.247
19.007
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1
19.272
=====
SETUP
9.901
18.863
28.765
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n503_s0
18.507
18.857
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1
18.863
=====
SETUP
9.901
18.863
28.765
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n502_s0
18.507
18.857
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1
18.863
=====
SETUP
9.901
18.863
28.765
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.631
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n501_s0
18.507
18.857
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1
18.863
=====
SETUP
10.017
18.748
28.765
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.616
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n499_s0
17.933
18.748
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1
18.748
=====
SETUP
10.069
18.695
28.765
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
16.253
17.017
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
17.022
17.616
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n506_s0
17.931
18.695
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1
18.695
=====
SETUP
10.080
18.685
28.765
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3
15.186
15.526
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s2
16.143
16.958
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1
17.920
18.685
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0
18.685
=====
SETUP
10.168
4.722
14.889
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.283
1.623
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n87_s1
1.884
2.649
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n73_s1
2.661
3.270
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n140_s0
3.907
4.722
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3
4.722
=====
SETUP
10.168
4.722
14.889
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.283
1.623
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n87_s1
1.884
2.649
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n73_s1
2.661
3.270
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n135_s0
3.907
4.722
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3
4.722
=====
SETUP
10.185
4.705
14.889
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.283
1.623
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n87_s1
1.884
2.649
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n73_s1
2.661
3.270
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n138_s0
3.890
4.705
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3
4.705
=====
HOLD
0.370
1.362
0.992
eth_rx_clk_ibuf
0.000
0.626
your_instance_name/fifo_inst/Equal.wbin_6_s0
0.936
1.183
your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s
1.362
=====
HOLD
0.373
1.365
0.992
eth_rx_clk_ibuf
0.000
0.626
your_instance_name/fifo_inst/Equal.wbin_7_s0
0.936
1.183
your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s
1.365
=====
HOLD
0.411
1.359
0.948
eth_rx_clk_ibuf
0.000
0.626
u_udp/u_ip_receive/rec_pkt_done_s0
0.936
1.183
u_pulse_sync_pro/pulse_inv_s1
1.359
=====
HOLD
0.413
1.663
1.250
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0
1.239
1.486
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0
1.663
=====
HOLD
0.413
1.663
1.250
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0
1.239
1.486
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_5_s0
1.663
=====
HOLD
0.415
1.188
0.774
eth_tx_clk_ibuf
0.000
0.626
u_udp/u_ip_send/skip_en_s0
0.762
1.009
u_udp/u_ip_send/cur_state.st_check_sum_s1
1.188
=====
HOLD
0.490
1.456
0.966
eth_tx_clk_ibuf
0.000
0.626
your_instance_name/fifo_inst/Equal.rptr_1_s0
0.762
1.009
your_instance_name/fifo_inst/Equal.wq1_rptr_1_s0
1.456
=====
HOLD
0.490
1.456
0.966
eth_tx_clk_ibuf
0.000
0.626
your_instance_name/fifo_inst/Equal.rptr_3_s0
0.762
1.009
your_instance_name/fifo_inst/Equal.wq1_rptr_3_s0
1.456
=====
HOLD
0.490
1.456
0.966
eth_tx_clk_ibuf
0.000
0.626
your_instance_name/fifo_inst/Equal.rptr_7_s0
0.762
1.009
your_instance_name/fifo_inst/Equal.wq1_rptr_7_s0
1.456
=====
HOLD
0.490
1.456
0.966
eth_tx_clk_ibuf
0.000
0.626
your_instance_name/fifo_inst/Equal.rptr_8_s0
0.762
1.009
your_instance_name/fifo_inst/Equal.wq1_rptr_8_s0
1.456
=====
HOLD
0.503
1.470
0.966
eth_tx_clk_ibuf
0.000
0.626
your_instance_name/fifo_inst/Equal.rptr_5_s0
0.762
1.009
your_instance_name/fifo_inst/Equal.wq1_rptr_5_s0
1.470
=====
HOLD
0.524
1.461
0.936
eth_rx_clk_ibuf
0.000
0.626
u_pulse_sync_pro/pulse_inv_s1
0.936
1.183
u_pulse_sync_pro/n9_s2
1.185
1.461
u_pulse_sync_pro/pulse_inv_s1
1.461
=====
HOLD
0.524
1.461
0.936
eth_rx_clk_ibuf
0.000
0.626
u_udp/u_ip_receive/cur_state.st_rx_end_s0
0.936
1.183
u_udp/u_ip_receive/next_state.st_rx_end_s8
1.185
1.461
u_udp/u_ip_receive/cur_state.st_rx_end_s0
1.461
=====
HOLD
0.524
1.287
0.762
eth_tx_clk_ibuf
0.000
0.626
u_udp/u_crc32_d4/crc_data_31_s3
0.762
1.009
u_udp/u_crc32_d4/n151_s3
1.011
1.287
u_udp/u_crc32_d4/crc_data_31_s3
1.287
=====
HOLD
0.524
1.287
0.762
eth_tx_clk_ibuf
0.000
0.626
u_udp/u_ip_send/ip_head[2]_9_s0
0.762
1.009
u_udp/u_ip_send/n1741_s7
1.011
1.287
u_udp/u_ip_send/ip_head[2]_9_s0
1.287
=====
HOLD
0.524
1.764
1.239
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0
1.239
1.486
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1
1.488
1.764
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0
1.764
=====
HOLD
0.524
1.764
1.239
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0
1.239
1.486
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s1
1.488
1.764
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0
1.764
=====
HOLD
0.524
1.764
1.239
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.239
1.486
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n190_s1
1.488
1.764
u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.764
=====
HOLD
0.525
1.462
0.936
eth_rx_clk_ibuf
0.000
0.626
u_udp/u_ip_receive/data_cnt_0_s1
0.936
1.183
u_udp/u_ip_receive/n879_s6
1.186
1.462
u_udp/u_ip_receive/data_cnt_0_s1
1.462
=====
HOLD
0.525
1.462
0.936
eth_rx_clk_ibuf
0.000
0.626
u_udp/u_ip_receive/data_cnt_3_s0
0.936
1.183
u_udp/u_ip_receive/n874_s1
1.186
1.462
u_udp/u_ip_receive/data_cnt_3_s0
1.462
=====
HOLD
0.525
1.462
0.936
eth_rx_clk_ibuf
0.000
0.626
u_udp/u_ip_receive/data_cnt_5_s0
0.936
1.183
u_udp/u_ip_receive/n872_s1
1.186
1.462
u_udp/u_ip_receive/data_cnt_5_s0
1.462
=====
HOLD
0.525
1.288
0.762
eth_tx_clk_ibuf
0.000
0.626
u_udp/u_crc32_d4/crc_data_20_s3
0.762
1.009
u_udp/u_crc32_d4/n162_s3
1.012
1.288
u_udp/u_crc32_d4/crc_data_20_s3
1.288
=====
HOLD
0.525
1.288
0.762
eth_tx_clk_ibuf
0.000
0.626
u_udp/u_crc32_d4/crc_data_30_s4
0.762
1.009
u_udp/u_crc32_d4/n152_s3
1.012
1.288
u_udp/u_crc32_d4/crc_data_30_s4
1.288
=====
HOLD
0.525
1.288
0.762
eth_tx_clk_ibuf
0.000
0.626
u_udp/u_ip_send/cnt_2_s2
0.762
1.009
u_udp/u_ip_send/n1893_s12
1.012
1.288
u_udp/u_ip_send/cnt_2_s2
1.288
=====
HOLD
0.525
1.288
0.762
eth_tx_clk_ibuf
0.000
0.626
u_udp/u_ip_send/real_add_cnt_2_s0
0.762
1.009
u_udp/u_ip_send/n1207_s1
1.012
1.288
u_udp/u_ip_send/real_add_cnt_2_s0
1.288
