Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Digi/sevenSeg/halfadder_halfadder_sch_tb_isim_beh.exe -prj C:/Digi/sevenSeg/halfadder_halfadder_sch_tb_beh.prj work.halfadder_halfadder_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Digi/sevenSeg/halfadder.vf" into library work
Analyzing Verilog file "C:/Digi/sevenSeg/sevensegM.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2
Compiling module OR2
Compiling module INV
Compiling module halfadder
Compiling module halfadder_halfadder_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Digi/sevenSeg/halfadder_halfadder_sch_tb_isim_beh.exe
Fuse Memory Usage: 27456 KB
Fuse CPU Usage: 265 ms
