
---------- Begin Simulation Statistics ----------
final_tick                                13252548000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45175                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693144                       # Number of bytes of host memory used
host_op_rate                                    49513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   221.36                       # Real time elapsed on the host
host_tick_rate                               59868945                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10960110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013253                       # Number of seconds simulated
sim_ticks                                 13252548000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.977929                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377775                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               381676                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7490                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            691224                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                147                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             351                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              204                       # Number of indirect misses.
system.cpu.branchPred.lookups                  807710                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7083                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10960110                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.650510                       # CPI: cycles per instruction
system.cpu.discardedOps                         15823                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2262726                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5744248                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1187333                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11222455                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.377286                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         26505096                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3179297     29.01%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     71      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                5969501     54.47%     83.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1811223     16.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10960110                       # Class of committed instruction
system.cpu.tickCycles                        15282641                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        51501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168800                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           77                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            413                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              47035                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41405                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10086                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70274                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         47035                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       286109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 286109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10157696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10157696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117309                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117309    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              117309                       # Request fanout histogram
system.membus.respLayer1.occupancy          617608000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           344202000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       112438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          299                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49823                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       359306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                361073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12233152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12299264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           51903                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2649920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           172747                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002883                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053723                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 172250     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    496      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             172747                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          191446500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         180168992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1101000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3437                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3527                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data                3437                       # number of overall hits
system.l2.overall_hits::total                    3527                       # number of overall hits
system.l2.demand_misses::.cpu.inst                644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             116673                       # number of demand (read+write) misses
system.l2.demand_misses::total                 117317                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               644                       # number of overall misses
system.l2.overall_misses::.cpu.data            116673                       # number of overall misses
system.l2.overall_misses::total                117317                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48831500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9084857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9133688500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48831500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9084857000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9133688500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              734                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           120110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120844                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             734                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          120110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120844                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.877384                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.971385                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970814                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.877384                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.971385                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970814                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75825.310559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77865.975847                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77854.773818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75825.310559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77865.975847                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77854.773818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41405                       # number of writebacks
system.l2.writebacks::total                     41405                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        116665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            117309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       116665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           117309                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42391500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7917654500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7960046000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42391500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7917654500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7960046000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.971318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.971318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970747                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65825.310559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67866.579523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67855.373416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65825.310559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67866.579523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67855.373416                       # average overall mshr miss latency
system.l2.replacements                          51903                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        71033                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            71033                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        71033                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        71033                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          276                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              276                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          276                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          276                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           70274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70274                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5599085000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5599085000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         70287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79675.057632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79675.057632                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        70274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4896345000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4896345000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69675.057632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69675.057632                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48831500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48831500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75825.310559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75825.310559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42391500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42391500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65825.310559                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65825.310559                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        46399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           46399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3485772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3485772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.931277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.931277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75126.015647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75126.015647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        46391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        46391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3021309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3021309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.931116                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931116                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65127.061283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65127.061283                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 51326.703644                       # Cycle average of tags in use
system.l2.tags.total_refs                      240143                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    117439                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.044832                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      70.455274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       225.596021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     51030.652348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.778666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.783183                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        46407                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18704                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2038655                       # Number of tag accesses
system.l2.tags.data_accesses                  2038655                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7466560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7507776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2649920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2649920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          116665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              117309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41405                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41405                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3110043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         563405618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             566515662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3110043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3110043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      199955510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            199955510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      199955510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3110043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        563405618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            766471172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    116665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000898742250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2581                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2581                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38822                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      117309                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41405                       # Number of write requests accepted
system.mem_ctrls.readBursts                    117309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41405                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    966176750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  586545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3165720500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8236.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26986.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105195                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35064                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                117309                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41405                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   65562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    550.983996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   434.863138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.633954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1472      7.99%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1992     10.81%     18.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1003      5.44%     24.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          966      5.24%     29.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8024     43.53%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          236      1.28%     74.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          169      0.92%     75.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          224      1.22%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4347     23.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18433                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.435878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.670596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.098933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2332     90.35%     90.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          248      9.61%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2581                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.303767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2545     98.61%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.04%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26      1.01%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.19%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2581                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7507776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2648512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7507776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2649920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       566.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    566.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13250223000                       # Total gap between requests
system.mem_ctrls.avgGap                      83484.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7466560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2648512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3110043.442212018650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 563405618.300722241402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 199849266.722142785788                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       116665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41405                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16018500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3149702000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 308931829000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24873.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26997.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7461220.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             64552740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             34310595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           417818520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          106446240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1046117280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3353897670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2264643840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7287786885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.915902                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5841181750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    442520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6968846250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             67058880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             35642640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           419767740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109573020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1046117280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4143583650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1599645120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7421388330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.997091                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4104916750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    442520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8705111250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13252548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706501                       # number of overall hits
system.cpu.icache.overall_hits::total         1706501                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          734                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            734                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          734                       # number of overall misses
system.cpu.icache.overall_misses::total           734                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51675500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51675500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51675500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51675500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1707235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1707235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1707235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1707235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000430                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000430                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000430                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000430                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70402.588556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70402.588556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70402.588556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70402.588556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu.icache.writebacks::total               299                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          734                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          734                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          734                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          734                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50941500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50941500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50941500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50941500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69402.588556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69402.588556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69402.588556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69402.588556                       # average overall mshr miss latency
system.cpu.icache.replacements                    299                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706501                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          734                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           734                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51675500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51675500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1707235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1707235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70402.588556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70402.588556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          734                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          734                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50941500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50941500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69402.588556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69402.588556                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.670969                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1707235                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               734                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2325.933243                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.670969                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.811857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3415204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3415204                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7539841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7539841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7539934                       # number of overall hits
system.cpu.dcache.overall_hits::total         7539934                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       120883                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120883                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       199480                       # number of overall misses
system.cpu.dcache.overall_misses::total        199480                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9461648500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9461648500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9461648500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9461648500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7660724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7660724                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7739414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7739414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025775                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025775                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78271.125799                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78271.125799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47431.564568                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47431.564568                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        71033                       # number of writebacks
system.cpu.dcache.writebacks::total             71033                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40081                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40081                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        80802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       120110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       120110                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6317967500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6317967500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9301140000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9301140000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78190.731665                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78190.731665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77438.514695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77438.514695                       # average overall mshr miss latency
system.cpu.dcache.replacements                 119086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5837658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5837658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    711548000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    711548000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5849730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5849730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58942.014579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58942.014579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1557                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1557                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    613312000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    613312000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58327.341893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58327.341893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1702183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1702183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       108811                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108811                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8750100500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8750100500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80415.587578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80415.587578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        38524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        38524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        70287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5704655500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5704655500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81162.313088                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81162.313088                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           93                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            93                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        78597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        78597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        78690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        78690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.998818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.998818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        39308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        39308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   2983172500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2983172500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.499530                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.499530                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75892.248397                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75892.248397                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           929.577316                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7660120                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            120110                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.775872                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   929.577316                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.907790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.907790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          584                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15599090                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15599090                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13252548000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
