<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0_debug_translator" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="MasterUART_avalon_master_translator" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_instruccionMemory.hex"
   type="HEX"
   library="instruccionMemory" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_instruccionMemory.v"
   type="VERILOG"
   library="instruccionMemory" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_externalMemory.hex"
   type="HEX"
   library="externalMemory" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_externalMemory.v"
   type="VERILOG"
   library="externalMemory" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/top_Avalon.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/ALU.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/ALUControl.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/FUnit.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/HazardDet.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/ImmGen.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/MUX.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/MUX3.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/MUX9b.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/adder.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_mm_master.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_slave_MM_interface.v"
   type="VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/control.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/debugMode.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/memoryControl.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regEX_MEM.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regID_EX.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regIF_ID.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regMEM_WB.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regPC.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/registers.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/top.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/interconexLogic.sv"
   type="SYSTEM_VERILOG"
   library="RISC_V_AVALON_0" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_UART.sv"
   type="SYSTEM_VERILOG"
   library="MasterUART" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/UART.sv"
   type="SYSTEM_VERILOG"
   library="MasterUART" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_mm_master.sv"
   type="SYSTEM_VERILOG"
   library="MasterUART" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/uart_rx.sv"
   type="SYSTEM_VERILOG"
   library="MasterUART" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/uart_tx.sv"
   type="SYSTEM_VERILOG"
   library="MasterUART" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="AvalonRiscV_QSYS_inst_reset_bfm" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="AvalonRiscV_QSYS_inst_clk_bfm" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS.v"
   type="VERILOG"
   library="AvalonRiscV_QSYS_inst" />
 <file
   path="AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/AvalonRiscV_QSYS_tb.v"
   type="VERILOG" />
 <topLevel name="AvalonRiscV_QSYS_tb" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.externalMemory"
   modelPath="AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.externalMemory" />
 <modelMap
   controllerPath="AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.instruccionMemory"
   modelPath="AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.instruccionMemory" />
</simPackage>
