U1 buffer _in _VSS _out _VDD; right
U2 inverter _in _VSS _out _VDD; right
W U1._out U2._in; right=0.5
