#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021cf99ecfd0 .scope module, "tb_instruction_fetch" "tb_instruction_fetch" 2 4;
 .timescale -9 -12;
P_0000021cf99bb9f0 .param/l "AWIDTH_INSTR" 0 2 7, +C4<00000000000000000000000000100000>;
P_0000021cf99bba28 .param/l "DEPTH" 0 2 9, +C4<00000000000000000000000001000000>;
P_0000021cf99bba60 .param/l "IWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0000021cf99bba98 .param/l "PC_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v0000021cf9a45b60_0 .var "f_alu_pc_value", 31 0;
v0000021cf9a449e0_0 .var "f_change_pc", 0 0;
v0000021cf9a44580_0 .var "f_clk", 0 0;
v0000021cf9a44620_0 .var "f_i_ack", 0 0;
v0000021cf9a44f80_0 .var "f_i_ce", 0 0;
v0000021cf9a45520_0 .var "f_i_flush", 0 0;
v0000021cf9a446c0_0 .var "f_i_instr", 31 0;
v0000021cf9a43fe0_0 .var "f_i_stall", 0 0;
v0000021cf9a44b20_0 .net "f_o_addr_instr", 31 0, v0000021cf99ec230_0;  1 drivers
v0000021cf9a45ac0_0 .net "f_o_ce", 0 0, v0000021cf99eb8d0_0;  1 drivers
v0000021cf9a452a0_0 .net "f_o_flush", 0 0, v0000021cf99ec050_0;  1 drivers
v0000021cf9a44e40_0 .net "f_o_instr", 31 0, v0000021cf99ec0f0_0;  1 drivers
v0000021cf9a458e0_0 .net "f_o_stall", 0 0, v0000021cf99ec190_0;  1 drivers
v0000021cf9a453e0_0 .net "f_o_syn", 0 0, v0000021cf99ec2d0_0;  1 drivers
v0000021cf9a45480_0 .net "f_pc", 31 0, v0000021cf99ec410_0;  1 drivers
v0000021cf9a443a0_0 .var "f_rst", 0 0;
v0000021cf9a43cc0_0 .var/i "i", 31 0;
v0000021cf9a44800 .array "mem", 63 0, 31 0;
v0000021cf9a44760_0 .var/i "mem_ptr", 31 0;
S_0000021cf99bb360 .scope task, "do_flush" "do_flush" 2 103, 2 103 0, S_0000021cf99ecfd0;
 .timescale -9 -12;
v0000021cf99ebab0_0 .var/i "cycles", 31 0;
v0000021cf99eb970_0 .var/i "i", 31 0;
E_0000021cf99c3100 .event posedge, v0000021cf99ebdd0_0;
TD_tb_instruction_fetch.do_flush ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cf9a45520_0, 0, 1;
    %wait E_0000021cf99c3100;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021cf99eb970_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000021cf99eb970_0;
    %load/vec4 v0000021cf99ebab0_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0000021cf99c3100;
    %load/vec4 v0000021cf99eb970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021cf99eb970_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cf9a45520_0, 0, 1;
    %wait E_0000021cf99c3100;
    %end;
S_0000021cf99d2170 .scope task, "do_jump" "do_jump" 2 92, 2 92 0, S_0000021cf99ecfd0;
 .timescale -9 -12;
v0000021cf99ebb50_0 .var "pc", 31 0;
TD_tb_instruction_fetch.do_jump ;
    %load/vec4 v0000021cf99ebb50_0;
    %store/vec4 v0000021cf9a45b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cf9a449e0_0, 0, 1;
    %wait E_0000021cf99c3100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cf9a449e0_0, 0, 1;
    %wait E_0000021cf99c3100;
    %end;
S_0000021cf99d2300 .scope task, "do_reset" "do_reset" 2 72, 2 72 0, S_0000021cf99ecfd0;
 .timescale -9 -12;
v0000021cf99eba10_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cf9a443a0_0, 0, 1;
    %load/vec4 v0000021cf99eba10_0;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cf99c3100;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cf9a443a0_0, 0, 1;
    %wait E_0000021cf99c3100;
    %end;
S_0000021cf9a439d0 .scope module, "dut" "instruction_fetch" 2 36, 3 4 0, S_0000021cf99ecfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_0000021cf9993130 .param/l "AWIDTH_INSTR" 0 3 6, +C4<00000000000000000000000000100000>;
P_0000021cf9993168 .param/l "IWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0000021cf99931a0 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_0000021cf99ba800 .functor OR 1, v0000021cf99ec190_0, v0000021cf9a43fe0_0, C4<0>, C4<0>;
L_0000021cf99ba4f0 .functor AND 1, v0000021cf99ec370_0, L_0000021cf9a44260, C4<1>, C4<1>;
L_0000021cf99baf70 .functor OR 1, L_0000021cf99ba800, L_0000021cf99ba4f0, C4<0>, C4<0>;
v0000021cf99ebd30_0 .net *"_ivl_1", 0 0, L_0000021cf99ba800;  1 drivers
v0000021cf99ebbf0_0 .net *"_ivl_3", 0 0, L_0000021cf9a44260;  1 drivers
v0000021cf99ec690_0 .net *"_ivl_5", 0 0, L_0000021cf99ba4f0;  1 drivers
v0000021cf99ebc90_0 .var "ce", 0 0;
v0000021cf99ec4b0_0 .var "ce_d", 0 0;
v0000021cf99ec550_0 .net "f_alu_pc_value", 31 0, v0000021cf9a45b60_0;  1 drivers
v0000021cf99ec730_0 .net "f_change_pc", 0 0, v0000021cf9a449e0_0;  1 drivers
v0000021cf99ebdd0_0 .net "f_clk", 0 0, v0000021cf9a44580_0;  1 drivers
v0000021cf99eb830_0 .net "f_i_ack", 0 0, v0000021cf9a44620_0;  1 drivers
v0000021cf99ebe70_0 .net "f_i_ce", 0 0, v0000021cf9a44f80_0;  1 drivers
v0000021cf99ec5f0_0 .net "f_i_flush", 0 0, v0000021cf9a45520_0;  1 drivers
v0000021cf99ebf10_0 .net "f_i_instr", 31 0, v0000021cf9a446c0_0;  1 drivers
v0000021cf99ebfb0_0 .net "f_i_stall", 0 0, v0000021cf9a43fe0_0;  1 drivers
v0000021cf99ec230_0 .var "f_o_addr_instr", 31 0;
v0000021cf99eb8d0_0 .var "f_o_ce", 0 0;
v0000021cf99ec050_0 .var "f_o_flush", 0 0;
v0000021cf99ec0f0_0 .var "f_o_instr", 31 0;
v0000021cf99ec190_0 .var "f_o_stall", 0 0;
v0000021cf99ec2d0_0 .var "f_o_syn", 0 0;
v0000021cf99ec370_0 .var "f_o_syn_r", 0 0;
v0000021cf99ec410_0 .var "f_pc", 31 0;
v0000021cf9a45980_0 .net "f_rst", 0 0, v0000021cf9a443a0_0;  1 drivers
v0000021cf9a45840_0 .var "init_done", 0 0;
v0000021cf9a45340_0 .var "prev_pc", 31 0;
v0000021cf9a45200_0 .net "stall", 0 0, L_0000021cf99baf70;  1 drivers
E_0000021cf99c3140/0 .event negedge, v0000021cf9a45980_0;
E_0000021cf99c3140/1 .event posedge, v0000021cf99ebdd0_0;
E_0000021cf99c3140 .event/or E_0000021cf99c3140/0, E_0000021cf99c3140/1;
L_0000021cf9a44260 .reduce/nor v0000021cf9a44620_0;
S_0000021cf9a45c80 .scope task, "introduce_stall" "introduce_stall" 2 82, 2 82 0, S_0000021cf99ecfd0;
 .timescale -9 -12;
v0000021cf9a45a20_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.introduce_stall ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cf9a43fe0_0, 0, 1;
    %load/vec4 v0000021cf9a45a20_0;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cf99c3100;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cf9a43fe0_0, 0, 1;
    %wait E_0000021cf99c3100;
    %end;
    .scope S_0000021cf9a439d0;
T_4 ;
    %wait E_0000021cf99c3140;
    %load/vec4 v0000021cf9a45980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ebc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99eb8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cf99ec0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cf99ec410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cf9a45340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cf99ec230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf9a45840_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021cf9a45840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf9a45840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf99ebc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf99ec2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf99ec370_0, 0;
    %load/vec4 v0000021cf99ec410_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000021cf99ec410_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000021cf99ec5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ebc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf99ec190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf99ec050_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000021cf99ec730_0;
    %flag_set/vec4 9;
    %jmp/1 T_4.9, 9;
    %load/vec4 v0000021cf99eb830_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_4.9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v0000021cf99ebfb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.10, 9;
    %load/vec4 v0000021cf99ec190_0;
    %or;
T_4.10;
    %nor/r;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf99ebc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec050_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000021cf99ebe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf99ebc90_0, 0;
T_4.11 ;
T_4.7 ;
T_4.5 ;
    %load/vec4 v0000021cf99ec2d0_0;
    %nor/r;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.18, 12;
    %load/vec4 v0000021cf99ebc90_0;
    %and;
T_4.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.17, 11;
    %load/vec4 v0000021cf99eb830_0;
    %nor/r;
    %and;
T_4.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.16, 10;
    %load/vec4 v0000021cf99ebfb0_0;
    %nor/r;
    %and;
T_4.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.15, 9;
    %load/vec4 v0000021cf99ec190_0;
    %nor/r;
    %and;
T_4.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf99ec2d0_0, 0;
    %load/vec4 v0000021cf99ec410_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000021cf99ec410_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0000021cf99eb830_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.21, 8;
    %load/vec4 v0000021cf99ec5f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.21;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec2d0_0, 0;
T_4.19 ;
T_4.14 ;
    %load/vec4 v0000021cf99ebc90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.26, 10;
    %load/vec4 v0000021cf99eb830_0;
    %and;
T_4.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.25, 9;
    %load/vec4 v0000021cf9a45200_0;
    %nor/r;
    %and;
T_4.25;
    %flag_set/vec4 8;
    %jmp/1 T_4.24, 8;
    %load/vec4 v0000021cf9a45200_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.28, 11;
    %load/vec4 v0000021cf99eb8d0_0;
    %nor/r;
    %and;
T_4.28;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.27, 10;
    %load/vec4 v0000021cf99ebc90_0;
    %and;
T_4.27;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.24;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v0000021cf9a45340_0;
    %assign/vec4 v0000021cf99ec230_0, 0;
    %load/vec4 v0000021cf99ebf10_0;
    %assign/vec4 v0000021cf99ec0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99ec050_0, 0;
T_4.22 ;
    %load/vec4 v0000021cf9a45200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf99eb8d0_0, 0;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0000021cf99ec4b0_0;
    %assign/vec4 v0000021cf99eb8d0_0, 0;
T_4.30 ;
    %load/vec4 v0000021cf99eb830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %load/vec4 v0000021cf99ec410_0;
    %assign/vec4 v0000021cf9a45340_0, 0;
    %load/vec4 v0000021cf99ec730_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.35, 8;
    %load/vec4 v0000021cf99ec5f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.35;
    %jmp/0xz  T_4.33, 8;
    %load/vec4 v0000021cf99ec550_0;
    %assign/vec4 v0000021cf99ec410_0, 0;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0000021cf99ebc90_0;
    %assign/vec4 v0000021cf99ec4b0_0, 0;
T_4.34 ;
T_4.31 ;
    %load/vec4 v0000021cf99ec2d0_0;
    %assign/vec4 v0000021cf99ec370_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021cf99ecfd0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cf9a44580_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021cf9a44580_0;
    %inv;
    %store/vec4 v0000021cf9a44580_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000021cf99ecfd0;
T_6 ;
    %vpi_call 2 67 "$dumpfile", "./waveform/fetch_instruction.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021cf99ecfd0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000021cf99ecfd0;
T_7 ;
    %wait E_0000021cf99c3140;
    %load/vec4 v0000021cf9a443a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cf9a446c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf9a44620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cf9a44760_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021cf9a453e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/getv/s 4, v0000021cf9a44760_0;
    %load/vec4a v0000021cf9a44800, 4;
    %assign/vec4 v0000021cf9a446c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cf9a44620_0, 0;
    %load/vec4 v0000021cf9a44760_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0000021cf9a44760_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021cf9a44760_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cf9a44760_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cf9a44620_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021cf99ecfd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cf9a43cc0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000021cf9a43cc0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 268435456, 0, 32;
    %load/vec4 v0000021cf9a43cc0_0;
    %add;
    %ix/getv/s 4, v0000021cf9a43cc0_0;
    %store/vec4a v0000021cf9a44800, 4, 0;
    %load/vec4 v0000021cf9a43cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021cf9a43cc0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000021cf99ecfd0;
T_9 ;
    %vpi_call 2 146 "$display", "TIME clk rst | pc    addr_req  instr_in   syn ack stall_i stall_o ce out_flush" {0 0 0};
    %vpi_call 2 147 "$display", "--------------------------------------------------------------------------" {0 0 0};
T_9.0 ;
    %wait E_0000021cf99c3100;
    %vpi_call 2 149 "$display", "%4t  %b   %h | %h | %h | %h | %b | %b   |   %b   |   %b  |  %b", $time, v0000021cf9a44580_0, v0000021cf9a443a0_0, v0000021cf9a45480_0, v0000021cf9a44b20_0, v0000021cf9a446c0_0, v0000021cf9a453e0_0, v0000021cf9a44620_0, v0000021cf9a43fe0_0, v0000021cf9a458e0_0, v0000021cf9a45ac0_0, v0000021cf9a452a0_0 {0 0 0};
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000021cf99ecfd0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cf9a446c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cf9a44620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cf9a43fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cf9a449e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cf9a45b60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cf9a45520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cf9a44f80_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021cf99eba10_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_reset, S_0000021cf99d2300;
    %join;
    %pushi/vec4 6, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cf99c3100;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 173 "$display", ">>> Introduce stall (4 cycles)" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000021cf9a45a20_0, 0, 32;
    %fork TD_tb_instruction_fetch.introduce_stall, S_0000021cf9a45c80;
    %join;
    %pushi/vec4 4, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cf99c3100;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call 2 180 "$display", ">>> Jump to 0x100" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000021cf99ebb50_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_jump, S_0000021cf99d2170;
    %join;
    %pushi/vec4 6, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.5, 5;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cf99c3100;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %vpi_call 2 187 "$display", ">>> Flush for 2 cycles" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021cf99ebab0_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_flush, S_0000021cf99bb360;
    %join;
    %pushi/vec4 8, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cf99c3100;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %vpi_call 2 193 "$display", "TEST COMPLETE" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 194 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_instruction.v";
    "././source/fetch_instruction.v";
