{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480572728938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480572728943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 00:12:08 2016 " "Processing started: Thu Dec 01 00:12:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480572728943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572728943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572728943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480572730139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit_tb " "Found entity 1: ALU16bit_tb" {  } { { "ALU16bit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU16bit.v(84) " "Verilog HDL warning at ALU16bit.v(84): extended using \"x\" or \"z\"" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480572746938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit " "Found entity 1: ALU16bit" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746941 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bank_register.v(67) " "Verilog HDL information at bank_register.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480572746943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_register.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_register " "Found entity 1: bank_register" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_bit " "Found entity 1: mux_1_bit" {  } { { "mux_1_bit.v" "" { Text "C:/Computer_Architecture/Ramses/mux_1_bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx " "Found entity 1: MSP430x2xx" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx_block_diagram " "Found entity 1: MSP430x2xx_block_diagram" {  } { { "MSP430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16bits " "Found entity 1: adder16bits" {  } { { "adder16bits.v" "" { Text "C:/Computer_Architecture/Ramses/adder16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpc.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderpc " "Found entity 1: adderpc" {  } { { "adderpc.v" "" { Text "C:/Computer_Architecture/Ramses/adderpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderpc_tb " "Found entity 1: adderpc_tb" {  } { { "adderpc_tb.v" "" { Text "C:/Computer_Architecture/Ramses/adderpc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem_tb " "Found entity 1: instruction_mem_tb" {  } { { "instruction_mem_tb.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_by_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_by_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_by_2 " "Found entity 1: mult_by_2" {  } { { "mult_by_2.v" "" { Text "C:/Computer_Architecture/Ramses/mult_by_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_by_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_by_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_by_2_tb " "Found entity 1: mult_by_2_tb" {  } { { "mult_by_2_tb.v" "" { Text "C:/Computer_Architecture/Ramses/mult_by_2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_op_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file double_op_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_op_tb " "Found entity 1: double_op_tb" {  } { { "double_op_tb.v" "" { Text "C:/Computer_Architecture/Ramses/double_op_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bits " "Found entity 1: mux_16_bits" {  } { { "mux16bits.v" "" { Text "C:/Computer_Architecture/Ramses/mux16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bits_full.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16bits_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16bits_full " "Found entity 1: adder16bits_full" {  } { { "adder16bits_full.v" "" { Text "C:/Computer_Architecture/Ramses/adder16bits_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572746971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572746971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSP430x2xx " "Elaborating entity \"MSP430x2xx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480572747144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSP430x2xx_block_diagram MSP430x2xx_block_diagram:MSP430x2xx " "Elaborating entity \"MSP430x2xx_block_diagram\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\"" {  } { { "MSP430x2xx.v" "MSP430x2xx" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572747199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3 " "Elaborating entity \"control_unit\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst3" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 248 168 424 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572747201 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction control_unit.v(142) " "Verilog HDL Always Construct warning at control_unit.v(142): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572747229 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(145) " "Verilog HDL Always Construct warning at control_unit.v(145): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572747229 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(150) " "Verilog HDL Always Construct warning at control_unit.v(150): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572747230 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(171) " "Verilog HDL Always Construct warning at control_unit.v(171): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572747230 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(176) " "Verilog HDL Always Construct warning at control_unit.v(176): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572747230 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(189) " "Verilog HDL Always Construct warning at control_unit.v(189): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572747230 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(190) " "Verilog HDL Always Construct warning at control_unit.v(190): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572747230 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_pc_2 control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"en_pc_2\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747238 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"wr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747238 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_en control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"branch_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747238 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_inc control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"pc_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747238 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_rom_en control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"wr_rom_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747239 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_mode_sel control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"addr_mode_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747239 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_offset control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"pc_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747239 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_instruction_reg control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"_instruction_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747239 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 control_unit.v(234) " "Verilog HDL assignment warning at control_unit.v(234): truncated value with size 6 to match size of target (5)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480572747240 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(240) " "Verilog HDL Case Statement warning at control_unit.v(240): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 240 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480572747241 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(235) " "Verilog HDL Case Statement warning at control_unit.v(235): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 235 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480572747243 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "type_operaton control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): inferring latch(es) for variable \"type_operaton\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747245 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_code control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): inferring latch(es) for variable \"op_code\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747245 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_inst_doub_flags control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): inferring latch(es) for variable \"_inst_doub_flags\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747245 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_reg control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): inferring latch(es) for variable \"wr_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747246 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "src_reg control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): inferring latch(es) for variable \"src_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747246 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dst_reg control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): inferring latch(es) for variable \"dst_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747246 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_rom_en control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): inferring latch(es) for variable \"wr_rom_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747246 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_mode_sel control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): inferring latch(es) for variable \"addr_mode_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747246 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_offset control_unit.v(230) " "Verilog HDL Always Construct warning at control_unit.v(230): inferring latch(es) for variable \"pc_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572747246 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[0\] control_unit.v(230) " "Inferred latch for \"pc_offset\[0\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747251 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[1\] control_unit.v(230) " "Inferred latch for \"pc_offset\[1\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747251 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[2\] control_unit.v(230) " "Inferred latch for \"pc_offset\[2\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[3\] control_unit.v(230) " "Inferred latch for \"pc_offset\[3\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[4\] control_unit.v(230) " "Inferred latch for \"pc_offset\[4\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[5\] control_unit.v(230) " "Inferred latch for \"pc_offset\[5\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[6\] control_unit.v(230) " "Inferred latch for \"pc_offset\[6\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[7\] control_unit.v(230) " "Inferred latch for \"pc_offset\[7\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[8\] control_unit.v(230) " "Inferred latch for \"pc_offset\[8\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[9\] control_unit.v(230) " "Inferred latch for \"pc_offset\[9\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_mode_sel\[0\] control_unit.v(230) " "Inferred latch for \"addr_mode_sel\[0\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_mode_sel\[1\] control_unit.v(230) " "Inferred latch for \"addr_mode_sel\[1\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747252 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rom_en control_unit.v(230) " "Inferred latch for \"wr_rom_en\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747253 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[0\] control_unit.v(230) " "Inferred latch for \"dst_reg\[0\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747253 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[1\] control_unit.v(230) " "Inferred latch for \"dst_reg\[1\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747253 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[2\] control_unit.v(230) " "Inferred latch for \"dst_reg\[2\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747253 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[3\] control_unit.v(230) " "Inferred latch for \"dst_reg\[3\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747253 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[0\] control_unit.v(230) " "Inferred latch for \"src_reg\[0\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747254 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[1\] control_unit.v(230) " "Inferred latch for \"src_reg\[1\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747254 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[2\] control_unit.v(230) " "Inferred latch for \"src_reg\[2\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747254 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[3\] control_unit.v(230) " "Inferred latch for \"src_reg\[3\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747254 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[0\] control_unit.v(230) " "Inferred latch for \"wr_reg\[0\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747254 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[1\] control_unit.v(230) " "Inferred latch for \"wr_reg\[1\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747254 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[2\] control_unit.v(230) " "Inferred latch for \"wr_reg\[2\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747254 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[3\] control_unit.v(230) " "Inferred latch for \"wr_reg\[3\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747255 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[0\] control_unit.v(230) " "Inferred latch for \"op_code\[0\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747255 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[1\] control_unit.v(230) " "Inferred latch for \"op_code\[1\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747255 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[2\] control_unit.v(230) " "Inferred latch for \"op_code\[2\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747255 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[3\] control_unit.v(230) " "Inferred latch for \"op_code\[3\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747255 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[4\] control_unit.v(230) " "Inferred latch for \"op_code\[4\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747256 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[0\] control_unit.v(230) " "Inferred latch for \"type_operaton\[0\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747256 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[1\] control_unit.v(230) " "Inferred latch for \"type_operaton\[1\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747256 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[2\] control_unit.v(230) " "Inferred latch for \"type_operaton\[2\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747256 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[3\] control_unit.v(230) " "Inferred latch for \"type_operaton\[3\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747256 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[4\] control_unit.v(230) " "Inferred latch for \"type_operaton\[4\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747256 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[5\] control_unit.v(230) " "Inferred latch for \"type_operaton\[5\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747256 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[6\] control_unit.v(230) " "Inferred latch for \"type_operaton\[6\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747257 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[7\] control_unit.v(230) " "Inferred latch for \"type_operaton\[7\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747257 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[8\] control_unit.v(230) " "Inferred latch for \"type_operaton\[8\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747257 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[9\] control_unit.v(230) " "Inferred latch for \"type_operaton\[9\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747257 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[10\] control_unit.v(230) " "Inferred latch for \"type_operaton\[10\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747257 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[11\] control_unit.v(230) " "Inferred latch for \"type_operaton\[11\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747258 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[12\] control_unit.v(230) " "Inferred latch for \"type_operaton\[12\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747258 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[13\] control_unit.v(230) " "Inferred latch for \"type_operaton\[13\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747258 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[14\] control_unit.v(230) " "Inferred latch for \"type_operaton\[14\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747258 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[15\] control_unit.v(230) " "Inferred latch for \"type_operaton\[15\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747258 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[16\] control_unit.v(230) " "Inferred latch for \"type_operaton\[16\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747258 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[17\] control_unit.v(230) " "Inferred latch for \"type_operaton\[17\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747258 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[18\] control_unit.v(230) " "Inferred latch for \"type_operaton\[18\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747259 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[19\] control_unit.v(230) " "Inferred latch for \"type_operaton\[19\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747259 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[20\] control_unit.v(230) " "Inferred latch for \"type_operaton\[20\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747259 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[21\] control_unit.v(230) " "Inferred latch for \"type_operaton\[21\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747259 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[22\] control_unit.v(230) " "Inferred latch for \"type_operaton\[22\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747259 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[23\] control_unit.v(230) " "Inferred latch for \"type_operaton\[23\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747259 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[24\] control_unit.v(230) " "Inferred latch for \"type_operaton\[24\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747259 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[25\] control_unit.v(230) " "Inferred latch for \"type_operaton\[25\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747259 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[26\] control_unit.v(230) " "Inferred latch for \"type_operaton\[26\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747260 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[27\] control_unit.v(230) " "Inferred latch for \"type_operaton\[27\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747260 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[28\] control_unit.v(230) " "Inferred latch for \"type_operaton\[28\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747260 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[29\] control_unit.v(230) " "Inferred latch for \"type_operaton\[29\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747260 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[30\] control_unit.v(230) " "Inferred latch for \"type_operaton\[30\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747260 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[31\] control_unit.v(230) " "Inferred latch for \"type_operaton\[31\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747260 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[0\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[0\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747260 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[1\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[1\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747260 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[2\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[2\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747260 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[3\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[3\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[4\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[4\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[5\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[5\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[6\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[6\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[7\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[7\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[8\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[8\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[9\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[9\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[10\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[10\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[11\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[11\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[12\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[12\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747261 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[13\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[13\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[14\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[14\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[15\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[15\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[0\] control_unit.v(121) " "Inferred latch for \"pc_offset\[0\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[1\] control_unit.v(121) " "Inferred latch for \"pc_offset\[1\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[2\] control_unit.v(121) " "Inferred latch for \"pc_offset\[2\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[3\] control_unit.v(121) " "Inferred latch for \"pc_offset\[3\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[4\] control_unit.v(121) " "Inferred latch for \"pc_offset\[4\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[5\] control_unit.v(121) " "Inferred latch for \"pc_offset\[5\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[6\] control_unit.v(121) " "Inferred latch for \"pc_offset\[6\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[7\] control_unit.v(121) " "Inferred latch for \"pc_offset\[7\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747262 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[8\] control_unit.v(121) " "Inferred latch for \"pc_offset\[8\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[9\] control_unit.v(121) " "Inferred latch for \"pc_offset\[9\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_mode_sel\[0\] control_unit.v(121) " "Inferred latch for \"addr_mode_sel\[0\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_mode_sel\[1\] control_unit.v(121) " "Inferred latch for \"addr_mode_sel\[1\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rom_en control_unit.v(121) " "Inferred latch for \"wr_rom_en\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_inc control_unit.v(121) " "Inferred latch for \"pc_inc\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_en\[0\] control_unit.v(121) " "Inferred latch for \"branch_en\[0\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_en\[1\] control_unit.v(121) " "Inferred latch for \"branch_en\[1\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en control_unit.v(121) " "Inferred latch for \"wr_en\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_pc_2 control_unit.v(121) " "Inferred latch for \"en_pc_2\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747263 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_rom_en control_unit.v(230) " "Can't resolve multiple constant drivers for net \"wr_rom_en\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747278 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "control_unit.v(121) " "Constant driver at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747278 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[9\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[9\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747278 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[8\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[8\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747278 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[7\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[7\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747278 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[6\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[6\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747278 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[5\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[5\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747278 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[4\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[4\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747278 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[3\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[3\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747278 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[2\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[2\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747279 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[1\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[1\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747279 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pc_offset\[0\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"pc_offset\[0\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747279 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "addr_mode_sel\[1\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"addr_mode_sel\[1\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747279 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "addr_mode_sel\[0\] control_unit.v(230) " "Can't resolve multiple constant drivers for net \"addr_mode_sel\[0\]\" at control_unit.v(230)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 230 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747279 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3 " "Can't elaborate user hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst3" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 248 168 424 488 "inst3" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572747280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg " "Generated suppressed messages file C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480572747405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 00:12:27 2016 " "Processing ended: Thu Dec 01 00:12:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480572747405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480572747405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480572747405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572747405 ""}
