// Seed: 794841763
module module_0 ();
  tri0 id_1, id_2 = -1;
  assign module_2.type_10 = 0;
  assign module_1.id_11   = 0;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output supply1 id_6,
    input supply1 id_7,
    output tri1 id_8
);
  wire id_10;
  supply0 id_11 = -1;
  module_0 modCall_1 ();
endmodule
module module_2;
  uwire id_1 = id_1;
  wire  id_2, id_3 = id_1;
  wire  id_4;
  tri0  id_5 = -1, id_6 = id_2;
  module_0 modCall_1 ();
endmodule
