<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='153' ll='155' type='const llvm::TargetRegisterInfo * llvm::MachineRegisterInfo::getTargetRegisterInfo() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='919' u='c' c='_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1181' u='c' c='_ZN4llvm12PSetIteratorC1ENS_8RegisterEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='161' u='c' c='_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='579' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='115' u='c' c='_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='305' u='c' c='_ZN12_GLOBAL__N_118ImplicitNullChecks20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='983' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='62' u='c' c='_ZN4llvm16LiveIntervalCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='155' u='c' c='_ZN4llvm16LiveIntervalCalc12extendToUsesERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='246' u='c' c='_ZN4llvm14computeLiveInsERNS_12LivePhysRegsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='257' u='c' c='_ZN4llvm10addLiveInsERNS_17MachineBasicBlockERKNS_12LivePhysRegsE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='278' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='250' u='c' c='_ZNK4llvm13LiveRangeEdit9useIsKillERKNS_12LiveIntervalERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='370' u='c' c='_ZN4llvm13LiveRangeEdit16eliminateDeadDefEPNS_12MachineInstrERNS_9SetVectorIPNS_12LiveIntervalENS_11SmallVectorIS5_Lj8EEENS_11SmallPtrSetIS5_Lj8EEEEEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='667' u='c' c='_ZN4llvm9MIPrinter5printERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOutliner.cpp' l='678' u='c' c='_ZN12_GLOBAL__N_115MachineOutliner22createOutlinedFunctionERN4llvm6ModuleERNS1_8outliner16OutlinedFunctionERNS_17InstructionMapperEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='48' u='c' c='_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='75' u='c' c='_ZL17constrainRegClassRN4llvm19MachineRegisterInfoENS_8RegisterEPKNS_19TargetRegisterClassES5_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='126' u='c' c='_ZN4llvm19MachineRegisterInfo17recomputeRegClassENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='138' u='c' c='_ZN4llvm19MachineRegisterInfo17recomputeRegClassENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='383' u='c' c='_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='508' u='c' c='_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='516' u='c' c='_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='577' u='c' c='_ZNK4llvm19MachineRegisterInfo17isPhysRegModifiedENS_10MCRegisterEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='591' u='c' c='_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='602' u='c' c='_ZN4llvm19MachineRegisterInfo26disableCalleeSavedRegisterENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='627' u='c' c='_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='643' u='c' c='_ZNK4llvm19MachineRegisterInfo17isReservedRegUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1615' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander18filterInstructionsEPNS_17MachineBasicBlockEi'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1862' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander23CreateLCSSAExitingBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1929' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander13rewriteUsesOfEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1966' u='c' c='_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='887' u='c' c='_ZL13PrintNodeInfojRKN4llvm4PBQP8RegAlloc11PBQPRAGraphE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='226' u='c' c='_ZN4llvm10LiveRegSet4initERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1228' u='c' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='370' u='c' c='_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='608' u='c' c='_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerENS_8RegisterEb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='662' u='c' c='_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='176' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='214' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs15rewriteOperandsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='320' u='c' c='_ZN12_GLOBAL__N_125AArch64A57FPLoadBalancing20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1097' u='c' c='_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='75' u='c' c='_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4638' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4686' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1001' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion24removeFalseRegisterKillsEPN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.cpp' l='45' u='c' c='_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='76' u='c' c='_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='191' u='c' c='_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='200' u='c' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4141' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7241' u='c' c='_ZN4llvm26execMayBeModifiedBeforeUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7273' u='c' c='_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='687' u='c' c='_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2549' u='c' c='_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='874' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='876' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='878' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='412' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='421' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='441' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify16parseRegSequenceERKN4llvm12MachineInstrERNS1_10BitTracker11RegisterRefES7_RKNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='905' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFrameLowering.cpp' l='228' u='c' c='_ZNK4llvm24WebAssemblyFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFrameLowering.cpp' l='299' u='c' c='_ZNK4llvm24WebAssemblyFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp' l='66' u='c' c='_ZNK4llvm20WebAssemblyInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp' l='122' u='c' c='_ZNK4llvm23WebAssemblyRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='133' u='c' c='_ZN12_GLOBAL__N_123X86OutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='268' u='c' c='_ZN12_GLOBAL__N_123X86IncomingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='186' u='c' c='_ZNK12_GLOBAL__N_120InstrReplacerDstCOPY12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='246' u='c' c='_ZNK12_GLOBAL__N_117InstrCOPYReplacer12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='355' u='c' c='_ZNK12_GLOBAL__N_17Closure4dumpEPKN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='441' u='c' c='_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEN4llvm8RegisterERNS_9RegDomainERNS3_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3348' u='c' c='_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_86350560'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5306' u='c' c='_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE'/>
