

================================================================
== Vitis HLS Report for 'read_k_v'
================================================================
* Date:           Wed Jul 31 17:04:53 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102178|   102178|  1.022 ms|  1.022 ms|  102178|  102178|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                               Loop Name                              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- _ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim  |   102176|   102176|        10|          1|          1|  102168|       yes|
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     141|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|     441|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     441|     281|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_186_p2                 |         +|   0|  0|  24|          17|           1|
    |add_ln39_fu_266_p2                 |         +|   0|  0|  20|          13|           1|
    |add_ln41_fu_246_p2                 |         +|   0|  0|  12|           5|           1|
    |and_ln37_fu_216_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_234_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8   |       and|   0|  0|   2|           1|           1|
    |ap_condition_226                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_407                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_readreq_state2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_180_p2                |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln39_fu_192_p2                |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln41_fu_210_p2                |      icmp|   0|  0|   9|           5|           5|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |or_ln37_fu_198_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln39_2_fu_240_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_222_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln41_fu_252_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln39_fu_272_p3              |    select|   0|  0|  12|           1|           1|
    |select_ln41_fu_258_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln37_fu_204_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_fu_228_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 141|          89|          58|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_118_p4   |   9|          2|    1|          2|
    |ap_sig_allocacmp_dim_block_2            |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   13|         26|
    |dim_block_fu_78                         |   9|          2|    5|         10|
    |indvar_flatten14_fu_86                  |   9|          2|   17|         34|
    |indvar_flatten_fu_82                    |   9|          2|   13|         26|
    |inout3_blk_n_AR                         |   9|          2|    1|          2|
    |inout3_blk_n_R                          |   9|          2|    1|          2|
    |k_stream_blk_n                          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 108|         24|   76|        152|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |    1|   0|    1|          0|
    |dim_block_fu_78                   |    5|   0|    5|          0|
    |icmp_ln37_reg_322                 |    1|   0|    1|          0|
    |indvar_flatten14_fu_86            |   17|   0|   17|          0|
    |indvar_flatten_fu_82              |   13|   0|   13|          0|
    |inout3_addr_read_reg_335          |  256|   0|  256|          0|
    |inout3_addr_reg_316               |   64|   0|   64|          0|
    |or_ln39_2_reg_330                 |    1|   0|    1|          0|
    |or_ln39_reg_326                   |    1|   0|    1|          0|
    |icmp_ln37_reg_322                 |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  441|  32|  378|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|      read_k_v|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|      read_k_v|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|      read_k_v|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|      read_k_v|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|      read_k_v|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|      read_k_v|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|      read_k_v|  return value|
|m_axi_inout3_AWVALID     |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWREADY     |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWADDR      |  out|   64|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWID        |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWLEN       |  out|   32|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWSIZE      |  out|    3|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWBURST     |  out|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWLOCK      |  out|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWCACHE     |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWPROT      |  out|    3|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWQOS       |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWREGION    |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWUSER      |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WVALID      |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WREADY      |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WDATA       |  out|  256|       m_axi|        inout3|       pointer|
|m_axi_inout3_WSTRB       |  out|   32|       m_axi|        inout3|       pointer|
|m_axi_inout3_WLAST       |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WID         |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WUSER       |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARVALID     |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARREADY     |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARADDR      |  out|   64|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARID        |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARLEN       |  out|   32|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARSIZE      |  out|    3|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARBURST     |  out|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARLOCK      |  out|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARCACHE     |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARPROT      |  out|    3|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARQOS       |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARREGION    |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARUSER      |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RVALID      |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RREADY      |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RDATA       |   in|  256|       m_axi|        inout3|       pointer|
|m_axi_inout3_RLAST       |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RID         |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RFIFONUM    |   in|    9|       m_axi|        inout3|       pointer|
|m_axi_inout3_RUSER       |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RRESP       |   in|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_BVALID      |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_BREADY      |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_BRESP       |   in|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_BID         |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_BUSER       |   in|    1|       m_axi|        inout3|       pointer|
|k_stream_din             |  out|  256|     ap_fifo|      k_stream|       pointer|
|k_stream_num_data_valid  |   in|    2|     ap_fifo|      k_stream|       pointer|
|k_stream_fifo_cap        |   in|    2|     ap_fifo|      k_stream|       pointer|
|k_stream_full_n          |   in|    1|     ap_fifo|      k_stream|       pointer|
|k_stream_write           |  out|    1|     ap_fifo|      k_stream|       pointer|
|k                        |   in|   64|     ap_none|             k|        scalar|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dim_block = alloca i32 1"   --->   Operation 13 'alloca' 'dim_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %k_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout3, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_9, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %k" [Deit_cpp/src/attention.cpp:39]   --->   Operation 18 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %k_read, i32 5, i32 63" [Deit_cpp/src/attention.cpp:39]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i59 %trunc_ln" [Deit_cpp/src/attention.cpp:39]   --->   Operation 20 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inout3_addr = getelementptr i256 %inout3, i64 %sext_ln39" [Deit_cpp/src/attention.cpp:39]   --->   Operation 21 'getelementptr' 'inout3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln37 = store i17 0, i17 %indvar_flatten14" [Deit_cpp/src/attention.cpp:37]   --->   Operation 22 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln37 = store i13 0, i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:37]   --->   Operation 23 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln37 = store i5 0, i5 %dim_block" [Deit_cpp/src/attention.cpp:37]   --->   Operation 24 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln37 = br void %for.inc" [Deit_cpp/src/attention.cpp:37]   --->   Operation 25 'br' 'br_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 %or_ln39_2, void %for.inc.split" [Deit_cpp/src/attention.cpp:39]   --->   Operation 26 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%first_iter_01 = phi i1 1, void %entry, i1 0, void %for.inc.split"   --->   Operation 27 'phi' 'first_iter_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dim_block_2 = load i5 %dim_block" [Deit_cpp/src/attention.cpp:41]   --->   Operation 28 'load' 'dim_block_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:39]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i17 %indvar_flatten14" [Deit_cpp/src/attention.cpp:37]   --->   Operation 30 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.09ns)   --->   "%icmp_ln37 = icmp_eq  i17 %indvar_flatten14_load, i17 102168" [Deit_cpp/src/attention.cpp:37]   --->   Operation 31 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%add_ln37 = add i17 %indvar_flatten14_load, i17 1" [Deit_cpp/src/attention.cpp:37]   --->   Operation 32 'add' 'add_ln37' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc14, void %for.end17" [Deit_cpp/src/attention.cpp:37]   --->   Operation 33 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln37_for_block_q_patch_ln39_for_each_k_patch_ln41_for_block_dim_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102168, i64 102168, i64 102168"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%icmp_ln39 = icmp_eq  i13 %indvar_flatten_load, i13 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 36 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln39)   --->   "%or_ln37 = or i1 %icmp_ln39, i1 %first_iter_01" [Deit_cpp/src/attention.cpp:37]   --->   Operation 37 'or' 'or_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln39, i1 1" [Deit_cpp/src/attention.cpp:37]   --->   Operation 38 'xor' 'xor_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.75ns)   --->   "%icmp_ln41 = icmp_eq  i5 %dim_block_2, i5 24" [Deit_cpp/src/attention.cpp:41]   --->   Operation 39 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln41, i1 %xor_ln37" [Deit_cpp/src/attention.cpp:37]   --->   Operation 40 'and' 'and_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln39_for_each_k_patch_ln41_for_block_dim_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln39 = or i1 %and_ln37, i1 %or_ln37" [Deit_cpp/src/attention.cpp:39]   --->   Operation 42 'or' 'or_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_2)   --->   "%xor_ln39 = xor i1 %icmp_ln41, i1 1" [Deit_cpp/src/attention.cpp:39]   --->   Operation 43 'xor' 'xor_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_2)   --->   "%and_ln39 = and i1 %first_iter_0, i1 %xor_ln39" [Deit_cpp/src/attention.cpp:39]   --->   Operation 44 'and' 'and_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln39_2 = or i1 %icmp_ln39, i1 %and_ln39" [Deit_cpp/src/attention.cpp:39]   --->   Operation 45 'or' 'or_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %or_ln39, void %for.inc.split, void %new.body._ln41_for_block_dim" [Deit_cpp/src/attention.cpp:41]   --->   Operation 46 'br' 'br_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %or_ln39_2, void %for.first.iter.for.inc, void %for.first.iter._ln41_for_block_dim" [Deit_cpp/src/attention.cpp:39]   --->   Operation 47 'br' 'br_ln39' <Predicate = (!icmp_ln37 & or_ln39)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.split" [Deit_cpp/src/attention.cpp:41]   --->   Operation 48 'br' 'br_ln41' <Predicate = (!icmp_ln37 & or_ln39)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%add_ln41 = add i5 %dim_block_2, i5 1" [Deit_cpp/src/attention.cpp:41]   --->   Operation 49 'add' 'add_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln37, i1 %icmp_ln39" [Deit_cpp/src/attention.cpp:41]   --->   Operation 50 'or' 'or_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i5 1, i5 %add_ln41" [Deit_cpp/src/attention.cpp:41]   --->   Operation 51 'select' 'select_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.82ns)   --->   "%add_ln39 = add i13 %indvar_flatten_load, i13 1" [Deit_cpp/src/attention.cpp:39]   --->   Operation 52 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.30ns)   --->   "%select_ln39 = select i1 %icmp_ln39, i13 1, i13 %add_ln39" [Deit_cpp/src/attention.cpp:39]   --->   Operation 53 'select' 'select_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln41 = store i17 %add_ln37, i17 %indvar_flatten14" [Deit_cpp/src/attention.cpp:41]   --->   Operation 54 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln41 = store i13 %select_ln39, i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:41]   --->   Operation 55 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln41 = store i5 %select_ln41, i5 %dim_block" [Deit_cpp/src/attention.cpp:41]   --->   Operation 56 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc" [Deit_cpp/src/attention.cpp:41]   --->   Operation 57 'br' 'br_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 58 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout3_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 58 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 59 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout3_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 59 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 60 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout3_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 60 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 61 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout3_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 61 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout3_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 62 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 63 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout3_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 63 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout3_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 64 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.first.iter.for.inc" [Deit_cpp/src/attention.cpp:39]   --->   Operation 65 'br' 'br_ln39' <Predicate = (or_ln39 & or_ln39_2)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/1] (7.30ns)   --->   "%inout3_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i64 %inout3_addr" [Deit_cpp/src/attention.cpp:47]   --->   Operation 66 'read' 'inout3_addr_read' <Predicate = (!icmp_ln37)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [Deit_cpp/src/attention.cpp:51]   --->   Operation 70 'ret' 'ret_ln51' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.83>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:43]   --->   Operation 67 'specpipeline' 'specpipeline_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [Deit_cpp/src/attention.cpp:44]   --->   Operation 68 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.83ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %k_stream, i256 %inout3_addr_read" [Deit_cpp/src/attention.cpp:47]   --->   Operation 69 'write' 'write_ln47' <Predicate = (!icmp_ln37)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ k_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inout3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dim_block             (alloca           ) [ 01000000000]
indvar_flatten        (alloca           ) [ 01000000000]
indvar_flatten14      (alloca           ) [ 01000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
k_read                (read             ) [ 00000000000]
trunc_ln              (partselect       ) [ 00000000000]
sext_ln39             (sext             ) [ 00000000000]
inout3_addr           (getelementptr    ) [ 01111111110]
store_ln37            (store            ) [ 00000000000]
store_ln37            (store            ) [ 00000000000]
store_ln37            (store            ) [ 00000000000]
br_ln37               (br               ) [ 00000000000]
first_iter_0          (phi              ) [ 01000000000]
first_iter_01         (phi              ) [ 01000000000]
dim_block_2           (load             ) [ 00000000000]
indvar_flatten_load   (load             ) [ 00000000000]
indvar_flatten14_load (load             ) [ 00000000000]
icmp_ln37             (icmp             ) [ 01111111111]
add_ln37              (add              ) [ 00000000000]
br_ln37               (br               ) [ 00000000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
icmp_ln39             (icmp             ) [ 00000000000]
or_ln37               (or               ) [ 00000000000]
xor_ln37              (xor              ) [ 00000000000]
icmp_ln41             (icmp             ) [ 00000000000]
and_ln37              (and              ) [ 00000000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
or_ln39               (or               ) [ 01111111100]
xor_ln39              (xor              ) [ 00000000000]
and_ln39              (and              ) [ 00000000000]
or_ln39_2             (or               ) [ 01111111100]
br_ln41               (br               ) [ 00000000000]
br_ln39               (br               ) [ 00000000000]
br_ln41               (br               ) [ 00000000000]
add_ln41              (add              ) [ 00000000000]
or_ln41               (or               ) [ 00000000000]
select_ln41           (select           ) [ 00000000000]
add_ln39              (add              ) [ 00000000000]
select_ln39           (select           ) [ 00000000000]
store_ln41            (store            ) [ 00000000000]
store_ln41            (store            ) [ 00000000000]
store_ln41            (store            ) [ 00000000000]
br_ln41               (br               ) [ 01000000000]
empty                 (readreq          ) [ 00000000000]
br_ln39               (br               ) [ 00000000000]
inout3_addr_read      (read             ) [ 01000000001]
specpipeline_ln43     (specpipeline     ) [ 00000000000]
specloopname_ln44     (specloopname     ) [ 00000000000]
write_ln47            (write            ) [ 00000000000]
ret_ln51              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="k_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inout3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="k">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ln37_for_block_q_patch_ln39_for_each_k_patch_ln41_for_block_dim_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ln39_for_each_k_patch_ln41_for_block_dim_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="dim_block_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dim_block/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten14_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="k_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_readreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="1"/>
<pin id="99" dir="0" index="2" bw="13" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="inout3_addr_read_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="256" slack="0"/>
<pin id="105" dir="0" index="1" bw="256" slack="8"/>
<pin id="106" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout3_addr_read/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln47_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="256" slack="0"/>
<pin id="111" dir="0" index="2" bw="256" slack="1"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/10 "/>
</bind>
</comp>

<comp id="115" class="1005" name="first_iter_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="117" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="first_iter_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="125" class="1005" name="first_iter_01_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_01 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="first_iter_01_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_01/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="59" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln39_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="59" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="inout3_addr_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout3_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln37_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="17" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln37_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="13" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln37_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="dim_block_2_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dim_block_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten14_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="17" slack="0"/>
<pin id="179" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln37_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="17" slack="0"/>
<pin id="182" dir="0" index="1" bw="17" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln37_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln39_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="13" slack="0"/>
<pin id="194" dir="0" index="1" bw="13" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln37_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln37_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln41_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="and_ln37_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln39_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln39_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln39_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln39_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln41_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln41_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln41_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln39_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln39_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="13" slack="0"/>
<pin id="275" dir="0" index="2" bw="13" slack="0"/>
<pin id="276" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln41_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="17" slack="0"/>
<pin id="282" dir="0" index="1" bw="17" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln41_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="0" index="1" bw="13" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln41_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="dim_block_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="dim_block "/>
</bind>
</comp>

<comp id="302" class="1005" name="indvar_flatten_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="0"/>
<pin id="304" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="309" class="1005" name="indvar_flatten14_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="0"/>
<pin id="311" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="316" class="1005" name="inout3_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="256" slack="1"/>
<pin id="318" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout3_addr "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln37_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="326" class="1005" name="or_ln39_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln39 "/>
</bind>
</comp>

<comp id="330" class="1005" name="or_ln39_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln39_2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="inout3_addr_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="256" slack="1"/>
<pin id="337" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="68" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="70" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="76" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="90" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="177" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="174" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="128" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="192" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="171" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="204" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="198" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="210" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="118" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="192" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="171" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="216" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="192" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="246" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="174" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="64" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="192" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="186" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="272" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="258" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="78" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="305"><net_src comp="82" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="312"><net_src comp="86" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="319"><net_src comp="150" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="325"><net_src comp="180" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="222" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="240" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="338"><net_src comp="103" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: k_stream | {10 }
	Port: inout3 | {}
 - Input state : 
	Port: read_k_v : inout3 | {2 3 4 5 6 7 8 9 }
	Port: read_k_v : k | {1 }
  - Chain level:
	State 1
		sext_ln39 : 1
		inout3_addr : 2
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
		first_iter_0 : 1
		first_iter_01 : 1
		dim_block_2 : 1
		indvar_flatten_load : 1
		indvar_flatten14_load : 1
		icmp_ln37 : 2
		add_ln37 : 2
		br_ln37 : 3
		icmp_ln39 : 2
		or_ln37 : 3
		xor_ln37 : 3
		icmp_ln41 : 2
		and_ln37 : 3
		or_ln39 : 3
		xor_ln39 : 3
		and_ln39 : 3
		or_ln39_2 : 3
		br_ln41 : 3
		br_ln39 : 3
		add_ln41 : 2
		or_ln41 : 3
		select_ln41 : 3
		add_ln39 : 2
		select_ln39 : 3
		store_ln41 : 3
		store_ln41 : 4
		store_ln41 : 4
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln37_fu_186       |    0    |    24   |
|    add   |        add_ln41_fu_246       |    0    |    12   |
|          |        add_ln39_fu_266       |    0    |    20   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln37_fu_180       |    0    |    13   |
|   icmp   |       icmp_ln39_fu_192       |    0    |    12   |
|          |       icmp_ln41_fu_210       |    0    |    9    |
|----------|------------------------------|---------|---------|
|  select  |      select_ln41_fu_258      |    0    |    5    |
|          |      select_ln39_fu_272      |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |        or_ln37_fu_198        |    0    |    2    |
|    or    |        or_ln39_fu_222        |    0    |    2    |
|          |       or_ln39_2_fu_240       |    0    |    2    |
|          |        or_ln41_fu_252        |    0    |    2    |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln37_fu_204       |    0    |    2    |
|          |        xor_ln39_fu_228       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |        and_ln37_fu_216       |    0    |    2    |
|          |        and_ln39_fu_234       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |       k_read_read_fu_90      |    0    |    0    |
|          | inout3_addr_read_read_fu_103 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_96      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln47_write_fu_108   |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        trunc_ln_fu_136       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln39_fu_146       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   123   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    dim_block_reg_295   |    5   |
|  first_iter_01_reg_125 |    1   |
|  first_iter_0_reg_115  |    1   |
|    icmp_ln37_reg_322   |    1   |
|indvar_flatten14_reg_309|   17   |
| indvar_flatten_reg_302 |   13   |
|inout3_addr_read_reg_335|   256  |
|   inout3_addr_reg_316  |   256  |
|    or_ln39_2_reg_330   |    1   |
|     or_ln39_reg_326    |    1   |
+------------------------+--------+
|          Total         |   552  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   123  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   552  |    -   |
+-----------+--------+--------+
|   Total   |   552  |   123  |
+-----------+--------+--------+
