# RISCVEDU

## Description
https://maremas.github.io/RISCVEDU/

This is a WORK IN PROGRESS educational introduction to processor design of a RISC-V processor. It aims at helping students understand the basic concepts of pipelining and hazard handling. It provides exercises and visualizations of the RISC-V datapath and pipeline diagrams.
