

================================================================
== Vitis HLS Report for 'RoPE_1_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Thu Oct  2 21:25:34 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      422|      422|  1.688 us|  1.688 us|  384|  384|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      420|      420|        38|          1|          1|   384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i183 = alloca i32 1"   --->   Operation 41 'alloca' 'i183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_1001, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %cos_K02, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i22 %cos_K13, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %cos_K24, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i29 %sin_K05, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i21 %sin_K16, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %sin_K27, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv"   --->   Operation 65 'read' 'conv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i183"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split_ifconv"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%i183_load = load i10 %i183" [kernel_Rope.cpp:16]   --->   Operation 68 'load' 'i183_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i10 %i183_load" [kernel_Rope.cpp:16]   --->   Operation 69 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = trunc i10 %i183_load" [kernel_Rope.cpp:16]   --->   Operation 70 'trunc' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i183_load, i32 3, i32 9" [kernel_Rope.cpp:16]   --->   Operation 71 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln16_1 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i183_load, i32 4, i32 9" [kernel_Rope.cpp:16]   --->   Operation 72 'partselect' 'lshr_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%head_dim = trunc i10 %i183_load" [kernel_Rope.cpp:18]   --->   Operation 73 'trunc' 'head_dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.36ns)   --->   "%switch_ln22 = switch i3 %trunc_ln16_2, void %arrayidx204.case.7, i3 0, void %arrayidx204.case.1, i3 2, void %arrayidx204.case.3, i3 4, void %arrayidx204.case.5" [kernel_Rope.cpp:22]   --->   Operation 74 'switch' 'switch_ln22' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 75 [1/1] (0.71ns)   --->   "%i = add i10 %i183_load, i10 2" [kernel_Rope.cpp:16]   --->   Operation 75 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.59ns)   --->   "%icmp_ln16 = icmp_ult  i10 %i, i10 768" [kernel_Rope.cpp:16]   --->   Operation 76 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.39ns)   --->   "%store_ln16 = store i10 %i, i10 %i183" [kernel_Rope.cpp:16]   --->   Operation 77 'store' 'store_ln16' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.end.exitStub, void %for.inc.split_ifconv" [kernel_Rope.cpp:16]   --->   Operation 78 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %head_dim" [kernel_Rope.cpp:18]   --->   Operation 79 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI0_to_conv1 = muxlogic i32 %zext_ln18"   --->   Operation 80 'muxlogic' 'muxLogicI0_to_conv1' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 81 [3/3] (2.40ns) (share mux size 2)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 81 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 82 [2/3] (2.40ns) (share mux size 2)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 82 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 83 [1/3] (0.09ns) (share mux size 2)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 83 'sitofp' 'conv1' <Predicate = true> <Delay = 0.09> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul = muxlogic i32 %conv1"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 85 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul = muxlogic i32 -2"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 0.70>

State 5 <SV = 4> <Delay = 2.48>
ST_5 : Operation 86 [1/1] (2.48ns) (share mux size 5)   --->   "%mul = fmul i32 %conv1, i32 -2" [kernel_Rope.cpp:19]   --->   Operation 86 'fmul' 'mul' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 87 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_y_assign = muxlogic i32 %mul"   --->   Operation 87 'muxlogic' 'muxLogicI0_to_y_assign' <Predicate = true> <Delay = 0.70>
ST_6 : Operation 88 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_y_assign = muxlogic i32 0.015625"   --->   Operation 88 'muxlogic' 'muxLogicI1_to_y_assign' <Predicate = true> <Delay = 0.70>

State 7 <SV = 6> <Delay = 2.48>
ST_7 : Operation 89 [1/1] (2.48ns) (share mux size 5)   --->   "%y_assign = fmul i32 %mul, i32 0.015625" [kernel_Rope.cpp:19]   --->   Operation 89 'fmul' 'y_assign' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 90 [13/13] (1.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 90 'call' 'tmp' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 91 [12/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 91 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 92 [11/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 92 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 2.62>
ST_11 : Operation 93 [10/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 93 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 2.62>
ST_12 : Operation 94 [9/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 94 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 95 [8/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 95 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 96 [7/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 96 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 97 [6/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 97 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 98 [5/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 98 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 99 [4/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 99 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 100 [3/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 100 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 101 [2/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 101 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 2.54>
ST_20 : Operation 102 [1/13] (2.54ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 102 'call' 'tmp' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.70>
ST_21 : Operation 103 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_val = muxlogic i32 %conv_read"   --->   Operation 103 'muxlogic' 'muxLogicI0_to_val' <Predicate = true> <Delay = 0.70>
ST_21 : Operation 104 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_val = muxlogic i32 %tmp"   --->   Operation 104 'muxlogic' 'muxLogicI1_to_val' <Predicate = true> <Delay = 0.70>

State 22 <SV = 21> <Delay = 2.48>
ST_22 : Operation 105 [1/1] (2.48ns) (share mux size 5)   --->   "%val = fmul i32 %conv_read, i32 %tmp" [kernel_Rope.cpp:19]   --->   Operation 105 'fmul' 'val' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.87>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%data = bitcast i32 %val" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 106 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 107 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%din_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 108 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%din_sig = trunc i32 %data" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 109 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.57ns)   --->   "%closepath = icmp_ult  i8 %din_exp, i8 126" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 110 'icmp' 'closepath' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 111 [1/1] (0.67ns)   --->   "%add_ln376 = add i8 %din_exp, i8 194" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 111 'add' 'add_ln376' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 112 [1/1] (0.36ns)   --->   "%addr = select i1 %closepath, i8 63, i8 %add_ln376" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 112 'select' 'addr' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 113 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i4 %lshr_ln5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 114 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%ref_4oPi_table_1001_addr = getelementptr i100 %ref_4oPi_table_1001, i64 0, i64 %zext_ln378" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 115 'getelementptr' 'ref_4oPi_table_1001_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_table_100 = muxlogic i4 %ref_4oPi_table_1001_addr"   --->   Operation 116 'muxlogic' 'muxLogicRAMAddr_to_table_100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [2/2] (0.83ns)   --->   "%table_100 = load i4 %ref_4oPi_table_1001_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 117 'load' 'table_100' <Predicate = true> <Delay = 0.83> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i8 %addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 118 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 119 [1/2] ( I:0.09ns O:0.09ns )   --->   "%table_100 = load i4 %ref_4oPi_table_1001_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 119 'load' 'table_100' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i4 %trunc_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 120 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (1.38ns)   --->   "%shl_ln379 = shl i100 %table_100, i100 %zext_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 121 'shl' 'shl_ln379' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%Med = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32, i100 %shl_ln379, i32 20" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 122 'partselect' 'Med' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.19>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%X = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %din_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 123 'bitconcatenate' 'X' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln468 = zext i24 %X" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 124 'zext' 'zext_ln468' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicI0_to_h = muxlogic i80 %Med"   --->   Operation 125 'muxlogic' 'muxLogicI0_to_h' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%muxLogicI1_to_h = muxlogic i80 %zext_ln468"   --->   Operation 126 'muxlogic' 'muxLogicI1_to_h' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [2/2] (2.19ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 127 'mul' 'h' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [1/1] (0.55ns)   --->   "%icmp_ln179 = icmp_eq  i8 %din_exp, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 128 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln179_1 = icmp_eq  i23 %din_sig, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 129 'icmp' 'icmp_ln179_1' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 130 [1/1] (0.25ns)   --->   "%and_ln179 = and i1 %icmp_ln179, i1 %icmp_ln179_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 130 'and' 'and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.68>
ST_26 : Operation 131 [1/2] (1.25ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 131 'mul' 'h' <Predicate = true> <Delay = 1.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%Mx_bits = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %h, i32 19, i32 76" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:483->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 132 'partselect' 'Mx_bits' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %h, i32 77, i32 79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:487->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 133 'partselect' 'trunc_ln' <Predicate = (!closepath)> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.28ns)   --->   "%k = select i1 %closepath, i3 0, i3 %trunc_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 134 'select' 'k' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln491 = trunc i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 135 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (1.00ns)   --->   "%Mx_bits_4 = sub i58 0, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 136 'sub' 'Mx_bits_4' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 137 [1/1] (0.42ns)   --->   "%Mx_bits_6 = select i1 %trunc_ln491, i58 %Mx_bits_4, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 137 'select' 'Mx_bits_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32, i58 %Mx_bits_6, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 138 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.02>
ST_27 : Operation 139 [1/1] (0.67ns)   --->   "%Ex = add i8 %din_exp, i8 131" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 139 'add' 'Ex' <Predicate = (closepath)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node Ex_2)   --->   "%select_ln453 = select i1 %closepath, i8 %Ex, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 140 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 141 [1/1] (0.00ns)   --->   "%t = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_4, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 141 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 142 [1/1] (0.90ns)   --->   "%Mx_zeros = ctlz i30 @llvm.ctlz.i30, i30 %t, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 142 'ctlz' 'Mx_zeros' <Predicate = true> <Delay = 0.90> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln504 = zext i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 143 'zext' 'zext_ln504' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 144 [1/1] (1.11ns)   --->   "%shl_ln504 = shl i58 %Mx_bits_6, i58 %zext_ln504" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 144 'shl' 'shl_ln504' <Predicate = true> <Delay = 1.11> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node Ex_2)   --->   "%trunc_ln505 = trunc i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 145 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 146 [1/1] (0.67ns) (out node of the LUT)   --->   "%Ex_2 = sub i8 %select_ln453, i8 %trunc_ln505" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 146 'sub' 'Ex_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_2, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 147 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_s = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %shl_ln504, i32 29, i32 57" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 148 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 149 [1/1] (0.55ns)   --->   "%icmp_ln186 = icmp_eq  i8 %din_exp, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 149 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.45>
ST_28 : Operation 150 [1/1] (0.67ns)   --->   "%sub_ln506 = sub i8 0, i8 %Ex_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 150 'sub' 'sub_ln506' <Predicate = (tmp_22)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 151 [1/1] (0.36ns)   --->   "%select_ln506 = select i1 %tmp_22, i8 %sub_ln506, i8 %Ex_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 151 'select' 'select_ln506' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i8 %select_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 152 'zext' 'zext_ln506' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln506_1 = zext i29 %tmp_s" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 153 'zext' 'zext_ln506_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (1.00ns)   --->   "%lshr_ln506 = lshr i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 154 'lshr' 'lshr_ln506' <Predicate = (tmp_22)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 155 [1/1] (1.00ns)   --->   "%shl_ln506 = shl i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 155 'shl' 'shl_ln506' <Predicate = (!tmp_22)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 156 [1/1] (0.41ns)   --->   "%select_ln506_2 = select i1 %tmp_22, i32 %lshr_ln506, i32 %shl_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 156 'select' 'select_ln506_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln506_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:67->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 157 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%A = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln506_2, i32 22, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:65->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 158 'partselect' 'A' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln506_2, i32 7, i32 21" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:68->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 159 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.07>
ST_29 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i15 %B_trunc" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 160 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 161 'muxlogic' 'muxLogicI0_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 162 'muxlogic' 'muxLogicI1_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 163 [1/1] (2.07ns)   --->   "%mul_ln69 = mul i30 %zext_ln69, i30 %zext_ln69" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 163 'mul' 'mul_ln69' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i7 %A" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 164 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "%cos_K02_addr = getelementptr i28 %cos_K02, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 165 'getelementptr' 'cos_K02_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_cos_K02_load = muxlogic i7 %cos_K02_addr"   --->   Operation 166 'muxlogic' 'muxLogicRAMAddr_to_cos_K02_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 167 [2/2] (0.87ns)   --->   "%cos_K02_load = load i7 %cos_K02_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 167 'load' 'cos_K02_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_29 : Operation 168 [1/1] (0.00ns)   --->   "%cos_K13_addr = getelementptr i22 %cos_K13, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 168 'getelementptr' 'cos_K13_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 169 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_cos_K13_load = muxlogic i7 %cos_K13_addr"   --->   Operation 169 'muxlogic' 'muxLogicRAMAddr_to_cos_K13_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 170 [2/2] (0.87ns)   --->   "%cos_K13_load = load i7 %cos_K13_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 170 'load' 'cos_K13_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_29 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln69, i32 15, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 171 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "%cos_K24_addr = getelementptr i14 %cos_K24, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 172 'getelementptr' 'cos_K24_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_cos_K24_load = muxlogic i7 %cos_K24_addr"   --->   Operation 173 'muxlogic' 'muxLogicRAMAddr_to_cos_K24_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 174 [2/2] (0.78ns)   --->   "%cos_K24_load = load i7 %cos_K24_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 174 'load' 'cos_K24_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%sin_K05_addr = getelementptr i29 %sin_K05, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 175 'getelementptr' 'sin_K05_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_sin_K05_load = muxlogic i7 %sin_K05_addr"   --->   Operation 176 'muxlogic' 'muxLogicRAMAddr_to_sin_K05_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 177 [2/2] (0.87ns)   --->   "%sin_K05_load = load i7 %sin_K05_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 177 'load' 'sin_K05_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%sin_K16_addr = getelementptr i21 %sin_K16, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 178 'getelementptr' 'sin_K16_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_sin_K16_load = muxlogic i7 %sin_K16_addr"   --->   Operation 179 'muxlogic' 'muxLogicRAMAddr_to_sin_K16_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [2/2] (0.87ns)   --->   "%sin_K16_load = load i7 %sin_K16_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 180 'load' 'sin_K16_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%sin_K27_addr = getelementptr i13 %sin_K27, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 181 'getelementptr' 'sin_K27_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_sin_K27_load = muxlogic i7 %sin_K27_addr"   --->   Operation 182 'muxlogic' 'muxLogicRAMAddr_to_sin_K27_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 183 [2/2] (0.78ns)   --->   "%sin_K27_load = load i7 %sin_K27_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 183 'load' 'sin_K27_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>

State 30 <SV = 29> <Delay = 2.14>
ST_30 : Operation 184 [1/2] ( I:0.09ns O:0.09ns )   --->   "%cos_K02_load = load i7 %cos_K02_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 184 'load' 'cos_K02_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %cos_K02_load, i32 1, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 185 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 186 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 187 [1/2] ( I:0.09ns O:0.09ns )   --->   "%cos_K13_load = load i7 %cos_K13_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 187 'load' 'cos_K13_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i22 %cos_K13_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 188 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln73 = muxlogic i44 %zext_ln73_1"   --->   Operation 189 'muxlogic' 'muxLogicI0_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln73 = muxlogic i44 %zext_ln73"   --->   Operation 190 'muxlogic' 'muxLogicI1_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (2.05ns)   --->   "%mul_ln73 = mul i44 %zext_ln73_1, i44 %zext_ln73" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 191 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i21 @_ssdm_op_PartSelect.i21.i44.i32.i32, i44 %mul_ln73, i32 23, i32 43" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 192 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i15 %tmp_16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 193 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 194 [1/2] ( I:0.09ns O:0.09ns )   --->   "%cos_K24_load = load i7 %cos_K24_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 194 'load' 'cos_K24_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i14 %cos_K24_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 195 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln74 = muxlogic i29 %zext_ln74_1"   --->   Operation 196 'muxlogic' 'muxLogicI0_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln74 = muxlogic i29 %zext_ln74"   --->   Operation 197 'muxlogic' 'muxLogicI1_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (2.02ns)   --->   "%mul_ln74 = mul i29 %zext_ln74_1, i29 %zext_ln74" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 198 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %mul_ln74, i32 16, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 199 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/2] ( I:0.09ns O:0.09ns )   --->   "%sin_K05_load = load i7 %sin_K05_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 200 'load' 'sin_K05_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 201 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/2] ( I:0.09ns O:0.09ns )   --->   "%sin_K16_load = load i7 %sin_K16_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 202 'load' 'sin_K16_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i21 %sin_K16_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 203 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln78 = muxlogic i43 %zext_ln78"   --->   Operation 204 'muxlogic' 'muxLogicI0_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln78 = muxlogic i43 %sext_ln78"   --->   Operation 205 'muxlogic' 'muxLogicI1_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (2.05ns)   --->   "%mul_ln78 = mul i43 %zext_ln78, i43 %sext_ln78" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 206 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i20 @_ssdm_op_PartSelect.i20.i43.i32.i32, i43 %mul_ln78, i32 23, i32 42" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 207 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i15 %tmp_16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 208 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 209 [1/2] ( I:0.09ns O:0.09ns )   --->   "%sin_K27_load = load i7 %sin_K27_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 209 'load' 'sin_K27_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i13 %sin_K27_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 210 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln79 = muxlogic i28 %zext_ln79"   --->   Operation 211 'muxlogic' 'muxLogicI0_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln79 = muxlogic i28 %sext_ln79"   --->   Operation 212 'muxlogic' 'muxLogicI1_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (2.02ns)   --->   "%mul_ln79 = mul i28 %zext_ln79, i28 %sext_ln79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 213 'mul' 'mul_ln79' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i12 @_ssdm_op_PartSelect.i12.i28.i32.i32, i28 %mul_ln79, i32 16, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 214 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %sin_K05_load, i32 1, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 215 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.66>
ST_31 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i21 %tmp_15" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 216 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i13 %tmp_17" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 217 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75 = add i27 %trunc_ln8, i27 %zext_ln74_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 218 'add' 'add_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 219 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln75_1 = add i27 %add_ln75, i27 %zext_ln73_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 219 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i20 %trunc_ln9" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 220 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i12 %trunc_ln7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 221 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 222 [1/1] (0.80ns)   --->   "%add_ln80 = add i21 %sext_ln80, i21 %sext_ln80_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 222 'add' 'add_ln80' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i21 %add_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 223 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (0.85ns)   --->   "%add_ln80_1 = add i28 %sext_ln80_2, i28 %trunc_ln10" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 224 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.23>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i29 %tmp_s" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 225 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i28 %add_ln80_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 226 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln80 = muxlogic i57 %zext_ln80_1"   --->   Operation 227 'muxlogic' 'muxLogicI0_to_mul_ln80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln80 = muxlogic i57 %zext_ln80"   --->   Operation 228 'muxlogic' 'muxLogicI1_to_mul_ln80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 229 [2/2] (2.23ns)   --->   "%mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 229 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.10>
ST_33 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i27 %add_ln75_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 230 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 231 [1/1] (0.85ns)   --->   "%cos_result = sub i29 268435456, i29 %zext_ln75" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 231 'sub' 'cos_result' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 232 [1/2] (1.16ns)   --->   "%mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 232 'mul' 'mul_ln80' <Predicate = true> <Delay = 1.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i28 @_ssdm_op_PartSelect.i28.i57.i32.i32, i57 %mul_ln80, i32 29, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:158->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 233 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32, i29 %cos_result, i32 13" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 234 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.00ns)   --->   "%out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_6, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 235 'bitconcatenate' 'out_bits' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 236 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 237 [1/1] (0.93ns)   --->   "%c_5 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 237 'ctlz' 'c_5' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i32 %c_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 238 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i15 @_ssdm_op_PartSelect.i15.i57.i32.i32, i57 %mul_ln80, i32 42, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 239 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 240 [1/1] (0.00ns)   --->   "%out_bits_7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %tmp_10, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 240 'bitconcatenate' 'out_bits_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i31 %out_bits_7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 241 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i13 @_ssdm_op_PartSelect.i13.i57.i32.i32, i57 %mul_ln80, i32 29, i32 41" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 242 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (0.00ns)   --->   "%out_bits_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_9, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 243 'bitconcatenate' 'out_bits_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.93ns)   --->   "%c_6 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln273, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 244 'ctlz' 'c_6' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln281_5 = trunc i32 %c_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 245 'trunc' 'trunc_ln281_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (0.93ns)   --->   "%c_2 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_8, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 246 'ctlz' 'c_2' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln281_6 = trunc i32 %c_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 247 'trunc' 'trunc_ln281_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %mul_ln80, i32 29, i32 55" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 248 'partselect' 'trunc_ln12' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.71ns)   --->   "%icmp_ln306 = icmp_eq  i28 %trunc_ln11, i28 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 249 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.54>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i6 %lshr_ln16_1" [kernel_Rope.cpp:16]   --->   Operation 250 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 251 [1/1] (0.00ns)   --->   "%out_bits_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln276, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 251 'bitconcatenate' 'out_bits_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 252 [1/1] (0.93ns)   --->   "%c_1 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_6, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 252 'ctlz' 'c_1' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln281_4 = trunc i32 %c_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 253 'trunc' 'trunc_ln281_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 254 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 255 [1/1] (1.06ns)   --->   "%shl_ln291 = shl i32 %zext_ln291, i32 %c_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 255 'shl' 'shl_ln291' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%in_shift_3 = trunc i32 %shl_ln291" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 256 'trunc' 'in_shift_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (0.54ns)   --->   "%icmp_ln292 = icmp_eq  i6 %trunc_ln281, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 257 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 258 [1/1] (0.66ns)   --->   "%shift_6 = add i6 %trunc_ln281_4, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 258 'add' 'shift_6' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i28 %in_shift_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 259 'zext' 'zext_ln291_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 260 [1/1] (1.06ns)   --->   "%shl_ln291_1 = shl i32 %zext_ln291_1, i32 %c_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 260 'shl' 'shl_ln291_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%shift_2 = select i1 %icmp_ln292, i6 %shift_6, i6 %trunc_ln281" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 261 'select' 'shift_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%zext_ln287 = zext i6 %shift_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 262 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%newexp_4 = xor i7 %zext_ln287, i7 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 263 'xor' 'newexp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%out_exp = zext i7 %newexp_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 264 'zext' 'out_exp' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%tmp_18 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_1, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 265 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%tmp_19 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 266 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%significand = select i1 %icmp_ln292, i23 %tmp_18, i23 %tmp_19" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 267 'select' 'significand' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i8 %Ex_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 268 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln291_3 = zext i27 %trunc_ln12" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 269 'zext' 'zext_ln291_3' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (1.06ns)   --->   "%shl_ln291_2 = shl i32 %zext_ln291_3, i32 %c_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 270 'shl' 'shl_ln291_2' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [1/1] (0.00ns)   --->   "%in_shift_4 = trunc i32 %shl_ln291_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 271 'trunc' 'in_shift_4' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 272 [1/1] (0.54ns)   --->   "%icmp_ln292_1 = icmp_eq  i6 %trunc_ln281_5, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 272 'icmp' 'icmp_ln292_1' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 273 [1/1] (0.66ns)   --->   "%shift_8 = add i6 %trunc_ln281_6, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 273 'add' 'shift_8' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln291_2 = zext i28 %in_shift_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 274 'zext' 'zext_ln291_2' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 275 [1/1] (1.06ns)   --->   "%shl_ln291_3 = shl i32 %zext_ln291_2, i32 %c_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 275 'shl' 'shl_ln291_3' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 276 [1/1] (0.32ns)   --->   "%shift_5 = select i1 %icmp_ln292_1, i6 %shift_8, i6 %trunc_ln281_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 276 'select' 'shift_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i6 %shift_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 277 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln300 = add i9 %sext_ln163, i9 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 278 'add' 'add_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 279 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%newexp = sub i9 %add_ln300, i9 %zext_ln287_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 279 'sub' 'newexp' <Predicate = true> <Delay = 0.89> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %newexp, i32 8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 280 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%or_ln306 = or i1 %tmp_23, i1 %icmp_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 281 'or' 'or_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%empty = trunc i9 %newexp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 282 'trunc' 'empty' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%tmp_20 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_3, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 283 'partselect' 'tmp_20' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%tmp_21 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_2, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 284 'partselect' 'tmp_21' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%empty_504 = select i1 %icmp_ln292_1, i23 %tmp_20, i23 %tmp_21" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 285 'select' 'empty_504' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "%index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:171->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 286 'bitconcatenate' 'index' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_2)   --->   "%sin_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 287 'sparsemux' 'sin_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_34 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_2)   --->   "%cos_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 288 'sparsemux' 'cos_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_34 : Operation 289 [1/1] (0.25ns)   --->   "%xor_ln186 = xor i1 %icmp_ln186, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 289 'xor' 'xor_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_2)   --->   "%sin_results_sign_3 = and i1 %sin_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 290 'and' 'sin_results_sign_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%select_ln186 = select i1 %icmp_ln186, i8 255, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 291 'select' 'select_ln186' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 292 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln186 = or i1 %icmp_ln186, i1 %or_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 292 'or' 'or_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%sin_results_exp = select i1 %or_ln186, i8 %select_ln186, i8 %empty" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 293 'select' 'sin_results_exp' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%select_ln186_5 = select i1 %icmp_ln186, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 294 'select' 'select_ln186_5' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%sin_results_sig = select i1 %or_ln186, i23 %select_ln186_5, i23 %empty_504" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 295 'select' 'sin_results_sig' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_2)   --->   "%cos_results_sign_3 = and i1 %cos_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 296 'and' 'cos_results_sign_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 297 [1/1] (0.65ns) (out node of the LUT)   --->   "%sin_results_sign_2 = select i1 %and_ln179, i1 %din_sign, i1 %sin_results_sign_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 297 'select' 'sin_results_sign_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 298 [1/1] (0.36ns) (out node of the LUT)   --->   "%sin_results_exp_1 = select i1 %and_ln179, i8 0, i8 %sin_results_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 298 'select' 'sin_results_exp_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 299 [1/1] (0.40ns) (out node of the LUT)   --->   "%sin_results_sig_1 = select i1 %and_ln179, i23 0, i23 %sin_results_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 299 'select' 'sin_results_sig_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 300 [1/1] (0.25ns)   --->   "%not_and_ln179 = xor i1 %and_ln179, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 300 'xor' 'not_and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 301 [1/1] (0.65ns) (out node of the LUT)   --->   "%cos_results_sign_2 = and i1 %cos_results_sign_3, i1 %not_and_ln179" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 301 'and' 'cos_results_sign_2' <Predicate = true> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%cos_results_exp_1 = select i1 %and_ln179, i8 127, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 302 'select' 'cos_results_exp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 303 [1/1] (0.25ns)   --->   "%empty_505 = or i1 %and_ln179, i1 %icmp_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 303 'or' 'empty_505' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 304 [1/1] (0.36ns) (out node of the LUT)   --->   "%cos_results_exp_2 = select i1 %empty_505, i8 %cos_results_exp_1, i8 %out_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 304 'select' 'cos_results_exp_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%cos_results_sig_1_cast = select i1 %not_and_ln179, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 305 'select' 'cos_results_sig_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 306 [1/1] (0.40ns) (out node of the LUT)   --->   "%cos_results_sig_2 = select i1 %empty_505, i23 %cos_results_sig_1_cast, i23 %significand" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 306 'select' 'cos_results_sig_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 307 [1/1] (0.54ns)   --->   "%tmp_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 307 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_34 : Operation 308 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i32 %in_1, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 308 'getelementptr' 'in_1_addr' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_34 : Operation 309 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i32 %in_3, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 309 'getelementptr' 'in_3_addr' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_34 : Operation 310 [1/1] (0.00ns)   --->   "%in_5_addr = getelementptr i32 %in_5, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 310 'getelementptr' 'in_5_addr' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_34 : Operation 311 [1/1] (0.00ns)   --->   "%in_7_addr = getelementptr i32 %in_7, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 311 'getelementptr' 'in_7_addr' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_34 : Operation 312 [1/1] (0.00ns)   --->   "%in_9_addr = getelementptr i32 %in_9, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 312 'getelementptr' 'in_9_addr' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_34 : Operation 313 [1/1] (0.00ns)   --->   "%in_11_addr = getelementptr i32 %in_11, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 313 'getelementptr' 'in_11_addr' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_34 : Operation 314 [1/1] (0.00ns)   --->   "%in_13_addr = getelementptr i32 %in_13, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 314 'getelementptr' 'in_13_addr' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_34 : Operation 315 [1/1] (0.00ns)   --->   "%in_15_addr = getelementptr i32 %in_15, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 315 'getelementptr' 'in_15_addr' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_34 : Operation 316 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_1_load = muxlogic i6 %in_1_addr"   --->   Operation 316 'muxlogic' 'muxLogicRAMAddr_to_in_1_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_34 : Operation 317 [2/2] (0.62ns) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 317 'load' 'in_1_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 318 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_3_load = muxlogic i6 %in_3_addr"   --->   Operation 318 'muxlogic' 'muxLogicRAMAddr_to_in_3_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_34 : Operation 319 [2/2] (0.62ns) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 319 'load' 'in_3_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 320 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_5_load = muxlogic i6 %in_5_addr"   --->   Operation 320 'muxlogic' 'muxLogicRAMAddr_to_in_5_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_34 : Operation 321 [2/2] (0.62ns) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 321 'load' 'in_5_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 322 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_7_load = muxlogic i6 %in_7_addr"   --->   Operation 322 'muxlogic' 'muxLogicRAMAddr_to_in_7_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_34 : Operation 323 [2/2] (0.62ns) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 323 'load' 'in_7_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 324 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_9_load = muxlogic i6 %in_9_addr"   --->   Operation 324 'muxlogic' 'muxLogicRAMAddr_to_in_9_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_34 : Operation 325 [2/2] (0.62ns) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 325 'load' 'in_9_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 326 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_11_load = muxlogic i6 %in_11_addr"   --->   Operation 326 'muxlogic' 'muxLogicRAMAddr_to_in_11_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_34 : Operation 327 [2/2] (0.62ns) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 327 'load' 'in_11_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 328 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_13_load = muxlogic i6 %in_13_addr"   --->   Operation 328 'muxlogic' 'muxLogicRAMAddr_to_in_13_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_34 : Operation 329 [2/2] (0.62ns) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 329 'load' 'in_13_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_15_load = muxlogic i6 %in_15_addr"   --->   Operation 330 'muxlogic' 'muxLogicRAMAddr_to_in_15_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_34 : Operation 331 [2/2] (0.62ns) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 331 'load' 'in_15_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 35 <SV = 34> <Delay = 2.37>
ST_35 : Operation 332 [1/1] (0.00ns)   --->   "%t_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %cos_results_sign_2, i8 %cos_results_exp_2, i23 %cos_results_sig_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 332 'bitconcatenate' 't_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 333 [1/1] (0.00ns)   --->   "%t_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %sin_results_sign_2, i8 %sin_results_exp_1, i23 %sin_results_sig_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 333 'bitconcatenate' 't_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 334 [1/1] (0.00ns)   --->   "%s_out = bitcast i32 %t_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 334 'bitcast' 's_out' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 335 [1/1] (0.00ns)   --->   "%c_out = bitcast i32 %t_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 335 'bitcast' 'c_out' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 336 [1/1] (0.41ns)   --->   "%s_out_4 = select i1 %tmp_1, i32 %s_out, i32 %c_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 336 'select' 's_out_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 337 [1/1] (0.41ns)   --->   "%c_out_4 = select i1 %tmp_1, i32 %c_out, i32 %s_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 337 'select' 'c_out_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 338 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i32 %in_0, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 338 'getelementptr' 'in_0_addr' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_35 : Operation 339 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i32 %in_2, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 339 'getelementptr' 'in_2_addr' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_35 : Operation 340 [1/1] (0.00ns)   --->   "%in_4_addr = getelementptr i32 %in_4, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 340 'getelementptr' 'in_4_addr' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_35 : Operation 341 [1/1] (0.00ns)   --->   "%in_6_addr = getelementptr i32 %in_6, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 341 'getelementptr' 'in_6_addr' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_35 : Operation 342 [1/1] (0.00ns)   --->   "%in_8_addr = getelementptr i32 %in_8, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 342 'getelementptr' 'in_8_addr' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_35 : Operation 343 [1/1] (0.00ns)   --->   "%in_10_addr = getelementptr i32 %in_10, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 343 'getelementptr' 'in_10_addr' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_35 : Operation 344 [1/1] (0.00ns)   --->   "%in_12_addr = getelementptr i32 %in_12, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 344 'getelementptr' 'in_12_addr' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_35 : Operation 345 [1/1] (0.00ns)   --->   "%in_14_addr = getelementptr i32 %in_14, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 345 'getelementptr' 'in_14_addr' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_35 : Operation 346 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_0_load = muxlogic i6 %in_0_addr"   --->   Operation 346 'muxlogic' 'muxLogicRAMAddr_to_in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_35 : Operation 347 [2/2] (0.62ns) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 347 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 348 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_2_load = muxlogic i6 %in_2_addr"   --->   Operation 348 'muxlogic' 'muxLogicRAMAddr_to_in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_35 : Operation 349 [2/2] (0.62ns) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 349 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 350 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_4_load = muxlogic i6 %in_4_addr"   --->   Operation 350 'muxlogic' 'muxLogicRAMAddr_to_in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_35 : Operation 351 [2/2] (0.62ns) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 351 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 352 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_6_load = muxlogic i6 %in_6_addr"   --->   Operation 352 'muxlogic' 'muxLogicRAMAddr_to_in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_35 : Operation 353 [2/2] (0.62ns) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 353 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 354 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_8_load = muxlogic i6 %in_8_addr"   --->   Operation 354 'muxlogic' 'muxLogicRAMAddr_to_in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_35 : Operation 355 [2/2] (0.62ns) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 355 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 356 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_10_load = muxlogic i6 %in_10_addr"   --->   Operation 356 'muxlogic' 'muxLogicRAMAddr_to_in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_35 : Operation 357 [2/2] (0.62ns) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 357 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 358 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_12_load = muxlogic i6 %in_12_addr"   --->   Operation 358 'muxlogic' 'muxLogicRAMAddr_to_in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_35 : Operation 359 [2/2] (0.62ns) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 359 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 360 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_14_load = muxlogic i6 %in_14_addr"   --->   Operation 360 'muxlogic' 'muxLogicRAMAddr_to_in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_35 : Operation 361 [2/2] (0.62ns) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 361 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 362 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 362 'load' 'in_1_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 363 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 363 'load' 'in_3_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 364 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 364 'load' 'in_5_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 365 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 365 'load' 'in_7_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 366 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 366 'load' 'in_9_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 367 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 367 'load' 'in_11_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 368 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 368 'load' 'in_13_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 369 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 369 'load' 'in_15_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 370 [1/1] (0.79ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_1_load, i4 2, i32 %in_3_load, i4 4, i32 %in_5_load, i4 6, i32 %in_7_load, i4 8, i32 %in_9_load, i4 10, i32 %in_11_load, i4 12, i32 %in_13_load, i4 14, i32 %in_15_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 370 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_35 : Operation 371 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul7 = muxlogic i32 %tmp_8"   --->   Operation 371 'muxlogic' 'muxLogicI0_to_mul7' <Predicate = true> <Delay = 0.70>
ST_35 : Operation 372 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul7 = muxlogic i32 %s_out_4"   --->   Operation 372 'muxlogic' 'muxLogicI1_to_mul7' <Predicate = true> <Delay = 0.70>
ST_35 : Operation 373 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul2 = muxlogic i32 %tmp_8"   --->   Operation 373 'muxlogic' 'muxLogicI0_to_mul2' <Predicate = true> <Delay = 0.70>
ST_35 : Operation 374 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul2 = muxlogic i32 %c_out_4"   --->   Operation 374 'muxlogic' 'muxLogicI1_to_mul2' <Predicate = true> <Delay = 0.70>

State 36 <SV = 35> <Delay = 2.48>
ST_36 : Operation 375 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 375 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 376 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 376 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 377 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 377 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 378 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 378 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 379 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 379 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 380 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 380 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 381 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 381 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 382 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 382 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 383 [1/1] (0.79ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_0_load, i4 2, i32 %in_2_load, i4 4, i32 %in_4_load, i4 6, i32 %in_6_load, i4 8, i32 %in_8_load, i4 10, i32 %in_10_load, i4 12, i32 %in_12_load, i4 14, i32 %in_14_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 383 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_36 : Operation 384 [1/1] (2.48ns) (share mux size 5)   --->   "%mul7 = fmul i32 %tmp_8, i32 %s_out_4" [kernel_Rope.cpp:22]   --->   Operation 384 'fmul' 'mul7' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 385 [1/1] (2.48ns) (share mux size 5)   --->   "%mul2 = fmul i32 %tmp_8, i32 %c_out_4" [kernel_Rope.cpp:23]   --->   Operation 385 'fmul' 'mul2' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.86>
ST_37 : Operation 386 [1/1] (0.00ns)   --->   "%muxLogicI0_to_sub = muxlogic i32 %tmp_5"   --->   Operation 386 'muxlogic' 'muxLogicI0_to_sub' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 387 [1/1] (0.00ns)   --->   "%muxLogicI1_to_sub = muxlogic i32 %c_out_4"   --->   Operation 387 'muxlogic' 'muxLogicI1_to_sub' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%muxLogicI2_to_sub = muxlogic i32 %mul7"   --->   Operation 388 'muxlogic' 'muxLogicI2_to_sub' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 389 [2/2] (2.86ns)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_5, i32 %c_out_4, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 389 'fmsub' 'sub' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 390 [1/1] (0.00ns)   --->   "%muxLogicI0_to_add = muxlogic i32 %tmp_5"   --->   Operation 390 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 391 [1/1] (0.00ns)   --->   "%muxLogicI1_to_add = muxlogic i32 %s_out_4"   --->   Operation 391 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 392 [1/1] (0.00ns)   --->   "%muxLogicI2_to_add = muxlogic i32 %mul2"   --->   Operation 392 'muxlogic' 'muxLogicI2_to_add' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 393 [2/2] (2.86ns)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_5, i32 %s_out_4, i32 %mul2" [kernel_Rope.cpp:23]   --->   Operation 393 'fmadd' 'add' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.00>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_Rope.cpp:17]   --->   Operation 394 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 395 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384" [kernel_Rope.cpp:16]   --->   Operation 395 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_79" [kernel_Rope.cpp:16]   --->   Operation 396 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %lshr_ln" [kernel_Rope.cpp:16]   --->   Operation 397 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 398 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, void @ref_4oPi_table_100, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 398 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 399 [1/1] (0.00ns)   --->   "%specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_cos_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 399 'specmemcore' 'specmemcore_ln58' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 400 [1/1] (0.00ns)   --->   "%specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_cos_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 400 'specmemcore' 'specmemcore_ln59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 401 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_cos_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 401 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 402 [1/1] (0.00ns)   --->   "%specmemcore_ln61 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_sin_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 402 'specmemcore' 'specmemcore_ln61' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 403 [1/1] (0.00ns)   --->   "%specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_sin_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 403 'specmemcore' 'specmemcore_ln62' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_sin_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 404 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 405 [1/2] (0.28ns)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_5, i32 %c_out_4, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 405 'fmsub' 'sub' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 406 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 406 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 407 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 407 'getelementptr' 'out_2_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 408 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 408 'getelementptr' 'out_4_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 409 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 409 'getelementptr' 'out_6_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 410 [1/2] (0.28ns)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_5, i32 %s_out_4, i32 %mul2" [kernel_Rope.cpp:23]   --->   Operation 410 'fmadd' 'add' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 411 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 411 'getelementptr' 'out_1_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 412 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 412 'getelementptr' 'out_3_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 413 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 413 'getelementptr' 'out_5_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 414 [1/1] (0.00ns)   --->   "%out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 414 'getelementptr' 'out_7_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 415 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 415 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 416 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_4_addr"   --->   Operation 416 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 417 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_4_addr" [kernel_Rope.cpp:22]   --->   Operation 417 'store' 'store_ln22' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 418 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 418 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_5_addr"   --->   Operation 419 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 420 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_5_addr" [kernel_Rope.cpp:23]   --->   Operation 420 'store' 'store_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 421 'br' 'br_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 422 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 422 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 423 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_2_addr"   --->   Operation 423 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 424 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_2_addr" [kernel_Rope.cpp:22]   --->   Operation 424 'store' 'store_ln22' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 425 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 425 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 426 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_3_addr"   --->   Operation 426 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 427 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_3_addr" [kernel_Rope.cpp:23]   --->   Operation 427 'store' 'store_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 428 'br' 'br_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 429 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 429 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 430 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_0_addr"   --->   Operation 430 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 431 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_0_addr" [kernel_Rope.cpp:22]   --->   Operation 431 'store' 'store_ln22' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 432 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 432 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 433 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_1_addr"   --->   Operation 433 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 434 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_1_addr" [kernel_Rope.cpp:23]   --->   Operation 434 'store' 'store_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 435 'br' 'br_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 436 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 436 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 437 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_6_addr"   --->   Operation 437 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 438 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_6_addr" [kernel_Rope.cpp:22]   --->   Operation 438 'store' 'store_ln22' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 439 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 439 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_7_addr"   --->   Operation 440 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 441 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_7_addr" [kernel_Rope.cpp:23]   --->   Operation 441 'store' 'store_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 442 'br' 'br_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 443 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 443 'ret' 'ret_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.702ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i183' [60]  (0.393 ns)
	'load' operation 10 bit ('i183_load', kernel_Rope.cpp:16) on local variable 'i183' [63]  (0.000 ns)
	'add' operation 10 bit ('i', kernel_Rope.cpp:16) [398]  (0.717 ns)
	'icmp' operation 1 bit ('icmp_ln16', kernel_Rope.cpp:16) [399]  (0.592 ns)

 <State 2>: 2.824ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_conv1') [75]  (0.421 ns)
	'sitofp' operation 32 bit ('conv1', kernel_Rope.cpp:19) [76]  (2.403 ns)

 <State 3>: 2.403ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv1', kernel_Rope.cpp:19) [76]  (2.403 ns)

 <State 4>: 0.796ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv1', kernel_Rope.cpp:19) [76]  (0.091 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul') [77]  (0.705 ns)

 <State 5>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', kernel_Rope.cpp:19) [79]  (2.486 ns)

 <State 6>: 0.705ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_y_assign') [80]  (0.705 ns)

 <State 7>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('y', kernel_Rope.cpp:19) [82]  (2.486 ns)

 <State 8>: 1.233ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (1.233 ns)

 <State 9>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 10>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 11>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 12>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 13>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 14>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 15>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 16>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 17>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 18>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 19>: 2.624ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.624 ns)

 <State 20>: 2.546ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19) to 'pow_generic<float>' [83]  (2.546 ns)

 <State 21>: 0.705ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_val') [84]  (0.705 ns)

 <State 22>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('val', kernel_Rope.cpp:19) [86]  (2.486 ns)

 <State 23>: 1.874ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln376', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [96]  (0.672 ns)
	'select' operation 8 bit ('addr', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [97]  (0.366 ns)
	'getelementptr' operation 4 bit ('ref_4oPi_table_1001_addr', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [100]  (0.000 ns)
	'muxlogic' operation 100 bit ('muxLogicRAMAddr_to_table_100') [101]  (0.000 ns)
	'load' operation 100 bit ('table_100', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) on array 'ref_4oPi_table_1001' [102]  (0.836 ns)

 <State 24>: 1.478ns
The critical path consists of the following:
	'load' operation 100 bit ('table_100', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) on array 'ref_4oPi_table_1001' [102]  (0.091 ns)
	'shl' operation 100 bit ('shl_ln379', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [105]  (1.387 ns)

 <State 25>: 2.196ns
The critical path consists of the following:
	'muxlogic' operation 80 bit ('muxLogicI1_to_h') [109]  (0.000 ns)
	'mul' operation 80 bit ('h', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [110]  (2.196 ns)

 <State 26>: 2.684ns
The critical path consists of the following:
	'mul' operation 80 bit ('h', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [110]  (1.255 ns)
	'sub' operation 58 bit ('Mx_bits', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [115]  (1.004 ns)
	'select' operation 58 bit ('Mx_bits', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [116]  (0.426 ns)

 <State 27>: 2.021ns
The critical path consists of the following:
	'ctlz' operation 30 bit ('Mx_zeros', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [119]  (0.905 ns)
	'shl' operation 58 bit ('shl_ln504', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [121]  (1.116 ns)

 <State 28>: 2.455ns
The critical path consists of the following:
	'sub' operation 8 bit ('sub_ln506', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [125]  (0.672 ns)
	'select' operation 8 bit ('select_ln506', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [126]  (0.366 ns)
	'lshr' operation 32 bit ('lshr_ln506', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [130]  (1.004 ns)
	'select' operation 32 bit ('select_ln506_2', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [132]  (0.413 ns)

 <State 29>: 2.075ns
The critical path consists of the following:
	'muxlogic' operation 30 bit ('muxLogicI0_to_mul_ln69') [143]  (0.000 ns)
	'mul' operation 30 bit ('mul_ln69', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [145]  (2.075 ns)

 <State 30>: 2.145ns
The critical path consists of the following:
	'load' operation 22 bit ('cos_K13_load', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) on array 'cos_K13' [154]  (0.092 ns)
	'muxlogic' operation 44 bit ('muxLogicI0_to_mul_ln73') [156]  (0.000 ns)
	'mul' operation 44 bit ('mul_ln73', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [158]  (2.053 ns)

 <State 31>: 1.663ns
The critical path consists of the following:
	'add' operation 21 bit ('add_ln80', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [200]  (0.809 ns)
	'add' operation 28 bit ('add_ln80_1', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [202]  (0.854 ns)

 <State 32>: 2.236ns
The critical path consists of the following:
	'muxlogic' operation 57 bit ('muxLogicI0_to_mul_ln80') [205]  (0.000 ns)
	'mul' operation 57 bit ('mul_ln80', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [207]  (2.236 ns)

 <State 33>: 2.105ns
The critical path consists of the following:
	'mul' operation 57 bit ('mul_ln80', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [207]  (1.169 ns)
	'ctlz' operation 32 bit ('c', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [237]  (0.936 ns)

 <State 34>: 2.543ns
The critical path consists of the following:
	'add' operation 6 bit ('shift', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [246]  (0.663 ns)
	'select' operation 6 bit ('shift', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [249]  (0.325 ns)
	'sub' operation 9 bit ('newexp', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [252]  (0.897 ns)
	'or' operation 1 bit ('or_ln306', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [255]  (0.000 ns)
	'or' operation 1 bit ('or_ln186', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [270]  (0.255 ns)
	'select' operation 23 bit ('sin_results.sig', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [273]  (0.000 ns)
	'select' operation 23 bit ('sin_results.sig', C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21) [277]  (0.404 ns)

 <State 35>: 2.378ns
The critical path consists of the following:
	'load' operation 32 bit ('in_1_load', kernel_Rope.cpp:22) on array 'in_1' [326]  (0.883 ns)
	'sparsemux' operation 32 bit ('tmp_8', kernel_Rope.cpp:22) [341]  (0.790 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul7') [342]  (0.705 ns)

 <State 36>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7', kernel_Rope.cpp:22) [344]  (2.486 ns)

 <State 37>: 2.861ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_sub') [345]  (0.000 ns)
	'fmsub' operation 32 bit ('sub', kernel_Rope.cpp:22) [348]  (2.861 ns)

 <State 38>: 1.005ns
The critical path consists of the following:
	'fmsub' operation 32 bit ('sub', kernel_Rope.cpp:22) [348]  (0.284 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln22') [366]  (0.000 ns)
	'store' operation 0 bit ('store_ln22', kernel_Rope.cpp:22) of variable 'sub', kernel_Rope.cpp:22 on array 'out_4' [368]  (0.721 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
