
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     3    0.097104    0.226623    1.655457    2.014437 v cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.235196    0.035627    2.050064 v cell3/config_data_in (fpgacell)
                                              2.050064   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
                                  0.250000    0.602166   clock uncertainty
                                  0.000000    0.602166   clock reconvergence pessimism
                                  0.336310    0.938476   library hold time
                                              0.938476   data required time
---------------------------------------------------------------------------------------------
                                              0.938476   data required time
                                             -2.050064   data arrival time
---------------------------------------------------------------------------------------------
                                              1.111588   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     3    0.112415    0.254620    1.696864    2.068129 v cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.255558    0.010832    2.078960 v cell2/config_data_in (fpgacell)
                                              2.078960   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
                                  0.250000    0.608980   clock uncertainty
                                  0.000000    0.608980   clock reconvergence pessimism
                                  0.336310    0.945290   library hold time
                                              0.945290   data required time
---------------------------------------------------------------------------------------------
                                              0.945290   data required time
                                             -2.078960   data arrival time
---------------------------------------------------------------------------------------------
                                              1.133670   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     3    0.124406    0.286639    1.685406    2.043309 v cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.300800    0.048877    2.092186 v cell1/config_data_in (fpgacell)
                                              2.092186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
                                  0.250000    0.621264   clock uncertainty
                                  0.000000    0.621264   clock reconvergence pessimism
                                  0.336310    0.957574   library hold time
                                              0.957574   data required time
---------------------------------------------------------------------------------------------
                                              0.957574   data required time
                                             -2.092186   data arrival time
---------------------------------------------------------------------------------------------
                                              1.134612   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003637    0.016926    0.009550 2000.009644 ^ config_data_in (in)
                                                         config_data_in (net)
                      0.016927    0.000000 2000.009644 ^ input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038872    0.144895    0.142563 2000.152222 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.145025    0.003638 2000.155762 ^ cell0/config_data_in (fpgacell)
                                           2000.155762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
                                  0.250000    0.607903   clock uncertainty
                                  0.000000    0.607903   clock reconvergence pessimism
                                  0.438870    1.046773   library hold time
                                              1.046773   data required time
---------------------------------------------------------------------------------------------
                                              1.046773   data required time
                                           -2000.155762   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.109009   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.110558    0.010914 2000.156738 ^ cell3/nrst (fpgacell)
                                           2000.156738   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
                                  0.250000    0.602166   clock uncertainty
                                  0.000000    0.602166   clock reconvergence pessimism
                                  0.077920    0.680086   library hold time
                                              0.680086   data required time
---------------------------------------------------------------------------------------------
                                              0.680086   data required time
                                           -2000.156738   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.476685   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.118307    0.024784 2000.170532 ^ cell2/nrst (fpgacell)
                                           2000.170532   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
                                  0.250000    0.608980   clock uncertainty
                                  0.000000    0.608980   clock reconvergence pessimism
                                  0.077920    0.686900   library hold time
                                              0.686900   data required time
---------------------------------------------------------------------------------------------
                                              0.686900   data required time
                                           -2000.170532   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.483643   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011187    0.018302    0.011369 2000.011475 v en (in)
                                                         en (net)
                      0.018323    0.000000 2000.011475 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125375    0.054660    0.097089 2000.108521 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.062206    0.014325 2000.122803 v cell3/en (fpgacell)
                                           2000.122803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
                                  0.250000    0.602166   clock uncertainty
                                  0.000000    0.602166   clock reconvergence pessimism
                                 -0.070010    0.532156   library hold time
                                              0.532156   data required time
---------------------------------------------------------------------------------------------
                                              0.532156   data required time
                                           -2000.122803   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.590820   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011187    0.018302    0.011369 2000.011475 v en (in)
                                                         en (net)
                      0.018323    0.000000 2000.011475 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125375    0.054660    0.097089 2000.108521 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.078244    0.027967 2000.136475 v cell2/en (fpgacell)
                                           2000.136475   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
                                  0.250000    0.608980   clock uncertainty
                                  0.000000    0.608980   clock reconvergence pessimism
                                 -0.070010    0.538970   library hold time
                                              0.538970   data required time
---------------------------------------------------------------------------------------------
                                              0.538970   data required time
                                           -2000.136475   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.597656   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.236070    0.094133 2000.362671 ^ cell1/nrst (fpgacell)
                                           2000.362671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
                                  0.250000    0.621264   clock uncertainty
                                  0.000000    0.621264   clock reconvergence pessimism
                                  0.077920    0.699184   library hold time
                                              0.699184   data required time
---------------------------------------------------------------------------------------------
                                              0.699184   data required time
                                           -2000.362671   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.663574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
                                           2000.374512   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
                                  0.250000    0.607903   clock uncertainty
                                  0.000000    0.607903   clock reconvergence pessimism
                                  0.077920    0.685823   library hold time
                                              0.685823   data required time
---------------------------------------------------------------------------------------------
                                              0.685823   data required time
                                           -2000.374512   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.688721   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011187    0.018302    0.011369 2000.011475 v en (in)
                                                         en (net)
                      0.018323    0.000000 2000.011475 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125375    0.054660    0.097089 2000.108521 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.059959    0.012051 2000.120605 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.215590    0.045941    0.109367 2000.229980 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.220717    0.104137 2000.334106 v cell1/en (fpgacell)
                                           2000.334106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
                                  0.250000    0.621264   clock uncertainty
                                  0.000000    0.621264   clock reconvergence pessimism
                                 -0.070010    0.551254   library hold time
                                              0.551254   data required time
---------------------------------------------------------------------------------------------
                                              0.551254   data required time
                                           -2000.334106   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.782959   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011187    0.018302    0.011369 2000.011475 v en (in)
                                                         en (net)
                      0.018323    0.000000 2000.011475 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125375    0.054660    0.097089 2000.108521 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.059959    0.012051 2000.120605 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.215590    0.045941    0.109367 2000.229980 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.243387    0.117552 2000.347534 v cell0/en (fpgacell)
                                           2000.347534   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
                                  0.250000    0.607903   clock uncertainty
                                  0.000000    0.607903   clock reconvergence pessimism
                                 -0.070010    0.537893   library hold time
                                              0.537893   data required time
---------------------------------------------------------------------------------------------
                                              0.537893   data required time
                                           -2000.347534   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.809570   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011293    0.018477    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018499    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131068    0.056233    0.098680 2000.110107 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.061484    0.012278 2000.122437 v cell3/config_en (fpgacell)
                                           2000.122437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
                                  0.250000    0.602166   clock uncertainty
                                  0.000000    0.602166   clock reconvergence pessimism
                                 -1.064420   -0.462254   library hold time
                                             -0.462254   data required time
---------------------------------------------------------------------------------------------
                                             -0.462254   data required time
                                           -2000.122437   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.584595   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011293    0.018477    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018499    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131068    0.056233    0.098680 2000.110107 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.079594    0.027967 2000.138062 v cell2/config_en (fpgacell)
                                           2000.138062   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
                                  0.250000    0.608980   clock uncertainty
                                  0.000000    0.608980   clock reconvergence pessimism
                                 -1.064420   -0.455440   library hold time
                                             -0.455440   data required time
---------------------------------------------------------------------------------------------
                                             -0.455440   data required time
                                           -2000.138062   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.593506   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011293    0.018477    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018499    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131068    0.056233    0.098680 2000.110107 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.058722    0.008640 2000.118774 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208386    0.042002    0.108230 2000.226929 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.218491    0.103228 2000.330200 v cell1/config_en (fpgacell)
                                           2000.330200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
                                  0.250000    0.621264   clock uncertainty
                                  0.000000    0.621264   clock reconvergence pessimism
                                 -1.064420   -0.443156   library hold time
                                             -0.443156   data required time
---------------------------------------------------------------------------------------------
                                             -0.443156   data required time
                                           -2000.330200   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.773315   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011293    0.018477    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018499    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131068    0.056233    0.098680 2000.110107 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.058722    0.008640 2000.118774 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208386    0.042002    0.108230 2000.226929 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.243497    0.117780 2000.344727 v cell0/config_en (fpgacell)
                                           2000.344727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
                                  0.250000    0.607903   clock uncertainty
                                  0.000000    0.607903   clock reconvergence pessimism
                                 -1.064420   -0.456517   library hold time
                                             -0.456517   data required time
---------------------------------------------------------------------------------------------
                                             -0.456517   data required time
                                           -2000.344727   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.801270   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     3    0.039732    0.099115    1.580824    1.932989 v cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.099613    0.007166    1.940156 v output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034391    0.063101    0.144844    2.085000 v output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.063152    0.001621    2.086621 v config_data_out (out)
                                              2.086621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                             -2.086621   data arrival time
---------------------------------------------------------------------------------------------
                                           2001.836548   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006579    0.022103   10.697011   11.054914 v cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.022103    0.000191   11.055104 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063016    0.113634   11.168739 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.063067    0.001609   11.170348 v io_south_out[13] (out)
                                             11.170348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.170348   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.920410   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006708    0.022237   10.703778   11.061682 v cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.022237    0.000295   11.061976 v output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.062700    0.113308   11.175284 v output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.062757    0.001700   11.176984 v io_west_out[13] (out)
                                             11.176984   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.176984   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.927002   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006767    0.022275   10.703844   11.062825 v cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.022275    0.000300   11.063125 v output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034217    0.062720    0.113338   11.176463 v output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.062777    0.001700   11.178163 v io_west_out[29] (out)
                                             11.178163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.178163   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.928101   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006513    0.022059   10.696936   11.068201 v cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.022059    0.000187   11.068387 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063016    0.113618   11.182006 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.063066    0.001609   11.183616 v io_south_out[29] (out)
                                             11.183616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.183616   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.933594   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.005995    0.021723   10.749333   11.107236 v cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.021723    0.000186   11.107422 v output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062905    0.113422   11.220844 v output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.062954    0.001592   11.222436 v io_south_out[7] (out)
                                             11.222436   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.222436   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.972412   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.005871    0.021640   10.749192   11.120457 v cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.021640    0.000181   11.120638 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062904    0.113393   11.234031 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.062954    0.001592   11.235622 v io_south_out[23] (out)
                                             11.235622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.235622   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.985596   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.005999    0.021741   10.788273   11.146175 v cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.021741    0.000180   11.146357 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063014    0.113506   11.259862 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.063064    0.001609   11.261471 v io_south_out[11] (out)
                                             11.261471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.261471   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.011353   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006044    0.021771   10.788323   11.159588 v cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.021771    0.000184   11.159772 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062905    0.113439   11.273211 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.062955    0.001592   11.274803 v io_south_out[27] (out)
                                             11.274803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.274803   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.024658   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.007002    0.022586   10.813536   11.172516 v cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.022586    0.000298   11.172814 v output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.062597    0.113340   11.286155 v output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.062654    0.001698   11.287852 v io_west_out[23] (out)
                                             11.287852   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.287852   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.037964   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.007066    0.022628   10.813610   11.171513 v cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.022628    0.000294   11.171807 v output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034264    0.062796    0.113507   11.285314 v output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.062855    0.001723   11.287037 v io_west_out[7] (out)
                                             11.287037   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.287037   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.036987   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006619    0.022142   10.816208   11.174110 v cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.022142    0.000295   11.174406 v output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.062608    0.113196   11.287601 v output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.062665    0.001698   11.289300 v io_west_out[11] (out)
                                             11.289300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.289300   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.039307   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006636    0.022153   10.816226   11.175207 v cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.022153    0.000296   11.175503 v output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034279    0.062815    0.113357   11.288860 v output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.062874    0.001723   11.290583 v io_west_out[27] (out)
                                             11.290583   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.290583   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.040649   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.005599    0.021480   10.847009   11.204912 v cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.021480    0.000180   11.205092 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063012    0.113413   11.318505 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.063062    0.001609   11.320115 v io_south_out[4] (out)
                                             11.320115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.320115   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.069946   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.005644    0.021510   10.847059   11.218325 v cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.021510    0.000184   11.218508 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062903    0.113347   11.331855 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.062953    0.001592   11.333447 v io_south_out[20] (out)
                                             11.333447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.333447   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.083374   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.005595    0.021477   10.868114   11.226017 v cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.021477    0.000186   11.226203 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063012    0.113412   11.339615 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.063062    0.001609   11.341225 v io_south_out[5] (out)
                                             11.341225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.341225   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.091064   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.005471    0.021394   10.867972   11.239238 v cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.021394    0.000181   11.239419 v output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063011    0.113383   11.352801 v output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.063062    0.001609   11.354411 v io_south_out[21] (out)
                                             11.354411   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.354411   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.104248   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006483    0.022057   10.881308   11.240288 v cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.022057    0.000161   11.240449 v output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034361    0.062944    0.113398   11.353848 v output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.063005    0.001761   11.355608 v io_west_out[20] (out)
                                             11.355608   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.355608   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.105469   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006319    0.021963   10.881089   11.238993 v cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.021963    0.000295   11.239287 v output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.062676    0.113193   11.352480 v output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.062734    0.001699   11.354179 v io_west_out[4] (out)
                                             11.354179   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.354179   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.104126   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006097    0.022590   10.891294   11.243460 v cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.022590    0.000145   11.243605 v output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033985    0.062355    0.113245   11.356849 v output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.062405    0.001587   11.358437 v io_east_out[29] (out)
                                             11.358437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.358437   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.108398   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006121    0.022607   10.891319   11.262584 v cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.022607    0.000150   11.262734 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034288    0.062824    0.113559   11.376293 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.062880    0.001689   11.377982 v io_east_out[13] (out)
                                             11.377982   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.377982   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.127930   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.005654    0.022172   10.908715   11.266618 v cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.022172    0.000183   11.266801 v output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062908    0.113581   11.380383 v output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.062957    0.001592   11.381974 v io_south_out[3] (out)
                                             11.381974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.381974   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.131836   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.007653    0.022751   10.919114   11.277017 v cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.022751    0.000183   11.277200 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062912    0.113786   11.390986 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.062961    0.001592   11.392578 v io_south_out[10] (out)
                                             11.392578   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.392578   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.142456   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.005782    0.022334   10.908916   11.280181 v cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.022334    0.000190   11.280371 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063018    0.113716   11.394087 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.063068    0.001609   11.395697 v io_south_out[19] (out)
                                             11.395697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.395697   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.145630   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.005505    0.021993   10.930509   11.282674 v cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.021993    0.000155   11.282828 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034619    0.063303    0.113783   11.396611 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.063358    0.001674   11.398285 v io_north_out[29] (out)
                                             11.398285   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.398285   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.148193   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.008706    0.023248   10.923808   11.282788 v cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.023248    0.000298   11.283086 v output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.062708    0.113677   11.396763 v output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.062766    0.001700   11.398463 v io_west_out[24] (out)
                                             11.398463   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.398463   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.148438   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.008621    0.023206   10.923713   11.281616 v cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.023206    0.000290   11.281906 v output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034193    0.062690    0.113645   11.395552 v output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.062748    0.001700   11.397251 v io_west_out[8] (out)
                                             11.397251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.397251   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.147217   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006181    0.022638   10.933187   11.285352 v cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.022638    0.000147   11.285499 v output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.062643    0.113463   11.398961 v output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.062696    0.001639   11.400599 v io_east_out[23] (out)
                                             11.400599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.400599   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.150513   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.005565    0.022067   10.930602   11.289583 v cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.022067    0.000155   11.289739 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062907    0.113504   11.403242 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.062959    0.001632   11.404874 v io_north_out[13] (out)
                                             11.404874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.404874   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.154785   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.007782    0.022805   10.919260   11.290525 v cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.022805    0.000190   11.290715 v output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.063038    0.113898   11.404613 v output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.063089    0.001609   11.406223 v io_south_out[26] (out)
                                             11.406223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.406223   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.156128   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006553    0.022098   10.936763   11.294666 v cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.022098    0.000183   11.294849 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063016    0.113633   11.408482 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.063067    0.001609   11.410091 v io_south_out[8] (out)
                                             11.410091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.410091   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.160034   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006667    0.022175   10.935102   11.294082 v cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.022175    0.000300   11.294382 v output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.062780    0.113346   11.407727 v output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.062838    0.001712   11.409439 v io_west_out[21] (out)
                                             11.409439   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.409439   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.159302   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006784    0.022238   10.935266   11.293168 v cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.022238    0.000162   11.293330 v output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.062682    0.113292   11.406623 v output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.062739    0.001700   11.408322 v io_west_out[5] (out)
                                             11.408322   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.408322   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.158203   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.005961    0.022479   10.932943   11.304209 v cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.022479    0.000136   11.304344 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.062646    0.113396   11.417741 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.062700    0.001651   11.419392 v io_east_out[7] (out)
                                             11.419392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.419392   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.169312   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006619    0.022472   10.947554   11.305456 v cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.022472    0.000295   11.305751 v output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034207    0.062707    0.113394   11.419145 v output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.062764    0.001701   11.420846 v io_west_out[3] (out)
                                             11.420846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.420846   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.170654   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006471    0.022043   10.936669   11.307935 v cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.022043    0.000181   11.308116 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063016    0.113613   11.421729 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.063066    0.001609   11.423338 v io_south_out[24] (out)
                                             11.423338   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.423338   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.173218   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006667    0.022504   10.947607   11.306587 v cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.022504    0.000300   11.306888 v output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.062705    0.113404   11.420292 v output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.062762    0.001700   11.421991 v io_west_out[19] (out)
                                             11.421991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.421991   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.171875   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006760    0.022221   10.983373   11.341276 v cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.022221    0.000162   11.341437 v output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.062710    0.113310   11.454748 v output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.062767    0.001700   11.456448 v io_west_out[10] (out)
                                             11.456448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.456448   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.206421   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006667    0.022174   10.983235   11.342216 v cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.022174    0.000300   11.342516 v output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.062781    0.113347   11.455862 v output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.062838    0.001712   11.457574 v io_west_out[26] (out)
                                             11.457574   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.457574   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.207520   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006619    0.022970   10.992223   11.350125 v cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.022970    0.000295   11.350421 v output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.062754    0.113602   11.464023 v output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.062812    0.001711   11.465734 v io_west_out[14] (out)
                                             11.465734   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.465734   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.215698   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006714    0.023039   10.992328   11.351308 v cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.023039    0.000298   11.351606 v output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.062688    0.113576   11.465182 v output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.062745    0.001700   11.466882 v io_west_out[30] (out)
                                             11.466882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.466882   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.216797   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006495    0.022876   10.997192   11.355095 v cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.022876    0.000186   11.355281 v output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063021    0.113908   11.469189 v output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.063072    0.001609   11.470798 v io_south_out[12] (out)
                                             11.470798   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.470798   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.220703   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006287    0.022718   11.014356   11.366522 v cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.022718    0.000158   11.366679 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062911    0.113735   11.480414 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.062964    0.001632   11.482046 v io_north_out[27] (out)
                                             11.482046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.482046   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.232056   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006371    0.022788   10.997055   11.368320 v cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.022788    0.000181   11.368501 v output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063021    0.113877   11.482378 v output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.063071    0.001609   11.483988 v io_south_out[28] (out)
                                             11.483988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.483988   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.233887   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006456    0.022840   11.014544   11.373524 v cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.022840    0.000163   11.373687 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062912    0.113778   11.487466 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.062964    0.001632   11.489097 v io_north_out[11] (out)
                                             11.489097   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.489097   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.239136   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006033    0.022531   11.027244   11.379409 v cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.022531    0.000135   11.379544 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033981    0.062350    0.113219   11.492763 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.062399    0.001587   11.494349 v io_east_out[27] (out)
                                             11.494349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.494349   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.244385   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006277    0.022718   11.025643   11.377809 v cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.022718    0.000147   11.377954 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034247    0.062762    0.113554   11.491508 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.062818    0.001678   11.493186 v io_east_out[31] (out)
                                             11.493186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.493186   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.243286   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006795    0.023085   11.021747   11.379649 v cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.023085    0.000186   11.379835 v output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062914    0.113906   11.493741 v output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.062963    0.001592   11.495333 v io_south_out[14] (out)
                                             11.495333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.495333   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.245239   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.005546    0.022049   11.036372   11.388537 v cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.022049    0.000156   11.388694 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062907    0.113498   11.502192 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.062959    0.001632   11.503823 v io_north_out[23] (out)
                                             11.503823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.503823   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.253662   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.005654    0.022837   11.028991   11.386893 v cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.022837    0.000183   11.387076 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063021    0.113895   11.500971 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.063072    0.001609   11.502581 v io_south_out[15] (out)
                                             11.502581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.502581   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.252563   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006671    0.022995   11.021608   11.392874 v cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.022995    0.000181   11.393055 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062913    0.113872   11.506927 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.062963    0.001592   11.508519 v io_south_out[30] (out)
                                             11.508519   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.508519   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.258423   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.005725    0.022272   11.036652   11.395633 v cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.022272    0.000163   11.395795 v output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034620    0.063307    0.113880   11.509675 v output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.063362    0.001676   11.511352 v io_north_out[7] (out)
                                             11.511352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.511352   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.261230   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.007037    0.022428   11.036281   11.394184 v cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.022428    0.000188   11.394372 v output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063018    0.113749   11.508121 v output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.063069    0.001609   11.509730 v io_south_out[9] (out)
                                             11.509730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.509730   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.259644   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006132    0.022614   11.025483   11.396748 v cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.022614    0.000136   11.396884 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.062319    0.113226   11.510110 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.062369    0.001585   11.511694 v io_east_out[15] (out)
                                             11.511694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.511694   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.261597   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006231    0.022675   11.027462   11.398726 v cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.022675    0.000155   11.398881 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.062495    0.113371   11.512252 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.062546    0.001613   11.513865 v io_east_out[11] (out)
                                             11.513865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.513865   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.263916   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.005571    0.022738   11.028859   11.400124 v cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.022738    0.000181   11.400305 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063020    0.113859   11.514164 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.063071    0.001609   11.515774 v io_south_out[31] (out)
                                             11.515774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.515774   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.265747   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006056    0.031219   11.042029   11.399933 v cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.031219    0.000193   11.400126 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.063041    0.117256   11.517381 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.063092    0.001610   11.518991 v io_south_out[6] (out)
                                             11.518991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.518991   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.268921   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006902    0.023168   11.046787   11.405767 v cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.023168    0.000298   11.406066 v output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.062803    0.113708   11.519773 v output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.062862    0.001723   11.521497 v io_west_out[22] (out)
                                             11.521497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.521497   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.271362   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006730    0.023043   11.046597   11.404501 v cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.023043    0.000291   11.404792 v output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034118    0.062579    0.113485   11.518277 v output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.062636    0.001697   11.519975 v io_west_out[6] (out)
                                             11.519975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.519975   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.269775   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.007466    0.022678   11.036766   11.408031 v cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.022678    0.000210   11.408241 v output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034556    0.063224    0.113912   11.522153 v output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.063281    0.001713   11.523866 v io_south_out[25] (out)
                                             11.523866   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.523866   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.273682   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.005913    0.031042   11.041732   11.412996 v cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.031042    0.000187   11.413182 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063024    0.117171   11.530354 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.063074    0.001609   11.531963 v io_south_out[22] (out)
                                             11.531963   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.531963   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.281860   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006354    0.022775   11.072384   11.430287 v cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.022775    0.000183   11.430470 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063021    0.113872   11.544343 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.063071    0.001609   11.545952 v io_south_out[1] (out)
                                             11.545952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.545952   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.296021   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006714    0.022205   11.081804   11.440784 v cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.022205    0.000298   11.441083 v output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.062710    0.113305   11.554388 v output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.062767    0.001700   11.556087 v io_west_out[25] (out)
                                             11.556087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.556087   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.306030   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006553    0.022098   11.081623   11.439527 v cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.022098    0.000292   11.439818 v output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.062677    0.113241   11.553060 v output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.062734    0.001699   11.554758 v io_west_out[9] (out)
                                             11.554758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.554758   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.304565   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006271    0.022716   11.072293   11.443559 v cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.022716    0.000181   11.443740 v output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063020    0.113851   11.557590 v output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.063071    0.001609   11.559200 v io_south_out[17] (out)
                                             11.559200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.559200   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.309204   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006760    0.025335   11.113831   11.471733 v cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.025335    0.000162   11.471895 v output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.062702    0.114508   11.586403 v output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.062759    0.001699   11.588102 v io_west_out[15] (out)
                                             11.588102   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.588102   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.338013   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006606    0.025242   11.113626   11.472607 v cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.025242    0.000298   11.472905 v output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034246    0.062770    0.114521   11.587425 v output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.062828    0.001711   11.589136 v io_west_out[31] (out)
                                             11.589136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.589136   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.339233   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006733    0.023043   11.124804   11.476969 v cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.023043    0.000135   11.477104 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034030    0.062427    0.113452   11.590556 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.062477    0.001600   11.592156 v io_east_out[20] (out)
                                             11.592156   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.592156   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.342163   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006614    0.022974   11.121284   11.480265 v cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.022974    0.000298   11.480563 v output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.062803    0.113634   11.594197 v output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.062861    0.001723   11.595921 v io_west_out[17] (out)
                                             11.595921   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.595921   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.345825   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.006454    0.022859   11.121109   11.479012 v cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.022859    0.000292   11.479304 v output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.062595    0.113435   11.592739 v output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.062653    0.001698   11.594437 v io_west_out[1] (out)
                                             11.594437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.594437   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.344360   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006772    0.023071   11.137706   11.489872 v cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.023071    0.000147   11.490018 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.062515    0.113525   11.603543 v output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.062566    0.001614   11.605157 v io_east_out[21] (out)
                                             11.605157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.605157   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.355103   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006832    0.023113   11.124914   11.496179 v cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.023113    0.000136   11.496314 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034060    0.062474    0.113508   11.609823 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.062525    0.001613   11.611436 v io_east_out[4] (out)
                                             11.611436   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.611436   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.361450   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.007367    0.023486   11.150061   11.502226 v cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.023486    0.000147   11.502373 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.062555    0.113713   11.616086 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.062607    0.001627   11.617713 v io_east_out[26] (out)
                                             11.617713   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.617713   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.367554   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006105    0.022595   11.150053   11.502218 v cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.022595    0.000155   11.502373 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.062859    0.113663   11.616035 v output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.062910    0.001615   11.617650 v io_north_out[21] (out)
                                             11.617650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.617650   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.367554   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.005429    0.021904   11.153094   11.505260 v cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.021904    0.000161   11.505421 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062906    0.113446   11.618867 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.062958    0.001632   11.620499 v io_north_out[24] (out)
                                             11.620499   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.620499   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.370361   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006632    0.022970   11.137551   11.508817 v cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.022970    0.000136   11.508952 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.062322    0.113352   11.622304 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.062371    0.001585   11.623889 v io_east_out[5] (out)
                                             11.623889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.623889   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.373779   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006207    0.022669   11.150166   11.509146 v cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.022669    0.000158   11.509304 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.062849    0.113680   11.622984 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.062900    0.001614   11.624598 v io_north_out[5] (out)
                                             11.624598   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.624598   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.374634   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.005345    0.021802   11.152964   11.511944 v cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.021802    0.000155   11.512099 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.062854    0.113382   11.625482 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.062905    0.001615   11.627096 v io_north_out[8] (out)
                                             11.627096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.627096   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.377197   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006254    0.022702   11.163688   11.515854 v cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.022702    0.000146   11.515999 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033991    0.062365    0.113292   11.629291 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.062415    0.001587   11.630877 v io_east_out[24] (out)
                                             11.630877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.630877   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.380737   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.007232    0.023389   11.149913   11.521177 v cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.023389    0.000136   11.521313 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.062338    0.113530   11.634843 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.062388    0.001585   11.636427 v io_east_out[10] (out)
                                             11.636427   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.636427   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.386475   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.007605    0.023666   11.168814   11.520979 v cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.023666    0.000155   11.521133 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062914    0.114099   11.635233 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.062966    0.001632   11.636865 v io_north_out[26] (out)
                                             11.636865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.636865   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.386719   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.007707    0.023739   11.168926   11.527907 v cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.023739    0.000158   11.528065 v output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062914    0.114128   11.642193 v output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.062966    0.001632   11.643825 v io_north_out[10] (out)
                                             11.643825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.643825   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.393799   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006231    0.022686   11.163661   11.534925 v cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.022686    0.000155   11.535080 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.062616    0.113455   11.648535 v output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.062669    0.001639   11.650173 v io_east_out[8] (out)
                                             11.650173   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.650173   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.400146   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.005705    0.022239   11.182183   11.534348 v cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.022239    0.000155   11.534503 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062908    0.113565   11.648068 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.062960    0.001632   11.649700 v io_north_out[19] (out)
                                             11.649700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.649700   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.399658   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.005705    0.022248   11.185043   11.537209 v cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.022248    0.000155   11.537363 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062908    0.113569   11.650932 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.062960    0.001632   11.652564 v io_north_out[22] (out)
                                             11.652564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.652564   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.402588   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.005873    0.022419   11.182425   11.541405 v cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.022419    0.000160   11.541565 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034634    0.063330    0.113951   11.655515 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.063384    0.001676   11.657191 v io_north_out[3] (out)
                                             11.657191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.657191   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.407104   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006651    0.022978   11.192830   11.544995 v cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.022978    0.000161   11.545156 v output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034623    0.063317    0.114135   11.659291 v output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.063371    0.001675   11.660967 v io_north_out[20] (out)
                                             11.660967   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.660967   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.410767   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.005765    0.022324   11.185137   11.544117 v cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.022324    0.000155   11.544272 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062909    0.113595   11.657867 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.062961    0.001632   11.659499 v io_north_out[6] (out)
                                             11.659499   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.659499   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.409424   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.013554    0.027473   11.200273   11.552438 v cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.027473    0.000146   11.552583 v output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033988    0.062363    0.115183   11.667766 v output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.062413    0.001587   11.669353 v io_east_out[19] (out)
                                             11.669353   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.669353   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.419189   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006947    0.023196   11.199859   11.552024 v cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.023196    0.000147   11.552170 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034166    0.062637    0.113659   11.665830 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.062689    0.001638   11.667467 v io_east_out[28] (out)
                                             11.667467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.667467   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.417358   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006799    0.023091   11.201335   11.553501 v cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.023091    0.000135   11.553636 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.062416    0.113462   11.667098 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.062466    0.001600   11.668697 v io_east_out[30] (out)
                                             11.668697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.668697   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.418579   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006764    0.023059   11.192954   11.551935 v cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.023059    0.000164   11.552099 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062914    0.113856   11.665956 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.062966    0.001632   11.667587 v io_north_out[4] (out)
                                             11.667587   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.667587   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.417603   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.009214    0.030931   11.189932   11.548912 v cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.030931    0.000298   11.549211 v output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.062601    0.116661   11.665873 v output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.062658    0.001698   11.667570 v io_west_out[18] (out)
                                             11.667570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.667570   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.417603   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.009237    0.030967   11.190004   11.547908 v cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.030967    0.000162   11.548070 v output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034335    0.062916    0.116878   11.664948 v output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.062978    0.001773   11.666720 v io_west_out[2] (out)
                                             11.666720   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.666720   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.416748   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006832    0.023114   11.199732   11.570997 v cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.023114    0.000136   11.571133 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.062369    0.113443   11.684575 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.062419    0.001587   11.686163 v io_east_out[12] (out)
                                             11.686163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.686163   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.436035   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.006944    0.023194   11.201496   11.572761 v cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.023194    0.000136   11.572897 v output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.062490    0.113555   11.686451 v output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.062541    0.001613   11.688065 v io_east_out[14] (out)
                                             11.688065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.688065   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.438110   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.013531    0.027443   11.200245   11.571509 v cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.027443    0.000155   11.571664 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.062619    0.115344   11.687008 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.062672    0.001639   11.688647 v io_east_out[3] (out)
                                             11.688647   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.688647   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.438599   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006229    0.022676   11.221750   11.573915 v cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.022676    0.000161   11.574077 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.063022    0.113810   11.687886 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.063074    0.001638   11.689525 v io_north_out[31] (out)
                                             11.689525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.689525   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.439453   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.007526    0.026057   11.215587   11.573490 v cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.026057    0.000298   11.573788 v output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034269    0.062807    0.114868   11.688656 v output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.062866    0.001723   11.690379 v io_west_out[12] (out)
                                             11.690379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.690379   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.440308   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.007490    0.026020   11.215572   11.574553 v cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.026020    0.000161   11.574714 v output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.062618    0.114709   11.689424 v output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.062675    0.001699   11.691122 v io_west_out[28] (out)
                                             11.691122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.691122   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.441040   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006165    0.022629   11.221679   11.580660 v cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.022629    0.000155   11.580815 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.062849    0.113666   11.694481 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.062900    0.001614   11.696095 v io_north_out[15] (out)
                                             11.696095   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.696095   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.446045   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.005746    0.022299   11.227706   11.579871 v cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.022299    0.000156   11.580028 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.063080    0.113729   11.693757 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.063133    0.001639   11.695396 v io_north_out[30] (out)
                                             11.695396   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.695396   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.445312   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.005849    0.022411   11.227857   11.586837 v cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.022411    0.000160   11.586997 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062909    0.113626   11.700623 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.062961    0.001632   11.702254 v io_north_out[14] (out)
                                             11.702254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.702254   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.452148   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.007533    0.023613   11.244896   11.597061 v cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.023613    0.000135   11.597197 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.062416    0.113671   11.710867 v output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.062466    0.001600   11.712467 v io_east_out[25] (out)
                                             11.712467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.712467   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.462402   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     1    0.008237    0.029966   11.241363   11.599266 v cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.029966    0.000188   11.599454 v output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063024    0.116740   11.716194 v output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.063074    0.001609   11.717804 v io_south_out[2] (out)
                                             11.717804   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.717804   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.467651   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.007632    0.023683   11.245007   11.616271 v cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.023683    0.000136   11.616406 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.062490    0.113751   11.730158 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.062541    0.001613   11.731771 v io_east_out[9] (out)
                                             11.731771   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.731771   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.481689   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.008144    0.029883   11.241209   11.612474 v cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.029883    0.000184   11.612658 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063024    0.116707   11.729364 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.063074    0.001609   11.730974 v io_south_out[18] (out)
                                             11.730974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.730974   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.480835   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.005746    0.022280   11.297915   11.650082 v cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.022280    0.000156   11.650237 v output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.062847    0.113542   11.763780 v output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.062898    0.001614   11.765393 v io_north_out[25] (out)
                                             11.765393   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.765393   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.515381   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006305    0.022731   11.298826   11.650991 v cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.022731    0.000155   11.651146 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.062850    0.113702   11.764848 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.062901    0.001614   11.766462 v io_north_out[28] (out)
                                             11.766462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.766462   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.516357   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006407    0.022805   11.298939   11.657919 v cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.022805    0.000158   11.658077 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.062850    0.113729   11.771806 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.062901    0.001614   11.773420 v io_north_out[12] (out)
                                             11.773420   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.773420   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.523315   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.005690    0.022213   11.297830   11.656810 v cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.022213    0.000153   11.656962 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062908    0.113555   11.770518 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.062960    0.001632   11.772150 v io_north_out[9] (out)
                                             11.772150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.772150   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.521973   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.005229    0.021664   11.347138   11.699304 v cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.021664    0.000161   11.699465 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062904    0.113362   11.812826 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.062956    0.001632   11.814458 v io_north_out[17] (out)
                                             11.814458   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.814458   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.564453   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.005165    0.021588   11.347038   11.706018 v cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.021588    0.000155   11.706174 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.062842    0.113297   11.819471 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.062893    0.001614   11.821085 v io_north_out[1] (out)
                                             11.821085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.821085   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.571045   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.006546    0.022903   11.360563   11.712729 v cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.022903    0.000156   11.712885 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.062851    0.113763   11.826649 v output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.062902    0.001614   11.828262 v io_north_out[18] (out)
                                             11.828262   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.828262   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.578125   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     1    0.006511    0.022878   11.360524   11.719504 v cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.022878    0.000153   11.719658 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062912    0.113792   11.833449 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.062965    0.001632   11.835081 v io_north_out[2] (out)
                                             11.835081   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.835081   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.584961   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.005833    0.029717   11.379070   11.731236 v cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.029717    0.000135   11.731371 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.062370    0.116088   11.847459 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.062420    0.001587   11.849046 v io_east_out[22] (out)
                                             11.849046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.849046   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.599121   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.005997    0.030019   11.379482   11.750748 v cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.030019    0.000154   11.750901 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.062498    0.116295   11.867196 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.062550    0.001613   11.868810 v io_east_out[6] (out)
                                             11.868810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.868810   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.618896   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.014533    0.028268   11.478719   11.830884 v cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.028268    0.000135   11.831019 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.062365    0.115502   11.946522 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.062415    0.001587   11.948109 v io_east_out[17] (out)
                                             11.948109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.948109   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.697998   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.008070    0.022972   11.496415   11.848580 v cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.022972    0.000147   11.848727 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034169    0.062640    0.113577   11.962303 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.062693    0.001638   11.963942 v io_east_out[18] (out)
                                             11.963942   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.963942   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.713867   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.014731    0.028407   11.478936   11.850202 v cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.028407    0.000155   11.850356 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.062482    0.115636   11.965991 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.062534    0.001613   11.967604 v io_east_out[1] (out)
                                             11.967604   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.967604   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.717529   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.007935    0.022914   11.496262   11.867527 v cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.022914    0.000136   11.867662 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.062623    0.113529   11.981192 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.062677    0.001650   11.982841 v io_east_out[2] (out)
                                             11.982841   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.982841   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.732788   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.197608 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.197608 v cell0/CBeast_in[7] (fpgacell)
     1    0.008095    0.023993    9.439002   20.636610 v cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.023993    0.000187   20.636795 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062914    0.114269   20.751066 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.062963    0.001592   20.752657 v io_south_out[0] (out)
                                             20.752657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.752657   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.502563   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.178508 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.178508 v cell2/CBeast_in[7] (fpgacell)
     1    0.006567    0.022926    9.486753   20.665262 v cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.022926    0.000300   20.665562 v output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034244    0.062766    0.113598   20.779160 v output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.062824    0.001711   20.780870 v io_west_out[16] (out)
                                             20.780870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.780870   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.530762   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.197608 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.197608 v cell0/CBeast_in[7] (fpgacell)
     1    0.006810    0.023102    9.487024   20.684631 v cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.023102    0.000300   20.684931 v output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.062688    0.113602   20.798532 v output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.062745    0.001700   20.800234 v io_west_out[0] (out)
                                             20.800234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.800234   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.550049   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.178508 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.178508 v cell2/CBeast_in[7] (fpgacell)
     1    0.005456    0.021941    9.822238   21.000746 v cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.021941    0.000160   21.000906 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062906    0.113459   21.114367 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.062958    0.001631   21.115997 v io_north_out[0] (out)
                                             21.115997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.115997   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.865967   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.178508 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.178508 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726020   20.904528 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   20.904528 v cell3/SBwest_in[0] (fpgacell)
     1    0.014172    0.027963    2.138014   23.042543 v cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.027963    0.000146   23.042688 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.062483    0.115458   23.158146 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.062535    0.001613   23.159760 v io_east_out[16] (out)
                                             23.159760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.159760   data arrival time
---------------------------------------------------------------------------------------------
                                           2022.909790   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.500490 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.500490 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735843   21.236332 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.236332 v cell1/SBwest_in[0] (fpgacell)
     1    0.007971    0.023926    1.818155   23.054487 v cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.023926    0.000181   23.054668 v output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.062914    0.114243   23.168911 v output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.062963    0.001592   23.170502 v io_south_out[16] (out)
                                             23.170502   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.170502   data arrival time
---------------------------------------------------------------------------------------------
                                           2022.920410   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.178508 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.178508 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726020   20.904528 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   20.904528 v cell3/SBwest_in[0] (fpgacell)
     1    0.005346    0.021806    2.251108   23.155636 v cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.021806    0.000156   23.155792 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062905    0.113412   23.269203 v output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.062957    0.001631   23.270834 v io_north_out[16] (out)
                                             23.270834   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.270834   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.020752   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.500490 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.500490 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735843   21.236332 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.236332 v cell1/SBwest_in[0] (fpgacell)
     1    0.014032    0.027860    2.137860   23.374191 v cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.027860    0.000135   23.374327 v output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.062339    0.115321   23.489649 v output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.062388    0.001585   23.491232 v io_east_out[0] (out)
                                             23.491232   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.491232   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.241333   slack (MET)



