# Cache-Controller-and-Branch-Prediction-Verilog
The main memory module implements the memory behavior with a data chunk size of 32 bytes and a 100 cycles operation delay. the cache module contains a state machine that allows 4-byte aligned read/write operations and does not do any caching (all requests are handled).
