0.7
2020.1
May 27 2020
20:09:33
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.sim/sim_1/synth/timing/xsim/Testbench_time_synth.v,1607954733,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v,,ACC;Control;Data_Memory;Datapath;PC;Program_Memory;RAM32X1S_HD1;RAM32X1S_HD10;RAM32X1S_HD11;RAM32X1S_HD12;RAM32X1S_HD13;RAM32X1S_HD14;RAM32X1S_HD15;RAM32X1S_HD2;RAM32X1S_HD3;RAM32X1S_HD4;RAM32X1S_HD5;RAM32X1S_HD6;RAM32X1S_HD7;RAM32X1S_HD8;RAM32X1S_HD9;RAM32X1S_UNIQ_BASE_;TOP;Tx;alu;baud_rate_gen;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl,,,../../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v,1607619907,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v,,Rx,,,../../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v,1607905883,verilog,,,,Testbench,,,../../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v,1607552429,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v,,baud_rate_gen_2,,,../../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
