{"sha": "7f34054628176b71579b3f8600380bbdaccf4731", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2YzNDA1NDYyODE3NmI3MTU3OWIzZjg2MDAzODBiYmRhY2NmNDczMQ==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-12-11T12:36:44Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-12-11T12:36:44Z"}, "message": "Add a few missing new nmemonics.\n\nFrom-SVN: r6206", "tree": {"sha": "27692e15928bb9af28e58292bb53a24ee3b5a065", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/27692e15928bb9af28e58292bb53a24ee3b5a065"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7f34054628176b71579b3f8600380bbdaccf4731", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7f34054628176b71579b3f8600380bbdaccf4731", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7f34054628176b71579b3f8600380bbdaccf4731", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7f34054628176b71579b3f8600380bbdaccf4731/comments", "author": null, "committer": null, "parents": [{"sha": "8b4a434166512309c0ad08af2dc70bc0e18eed74", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8b4a434166512309c0ad08af2dc70bc0e18eed74", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8b4a434166512309c0ad08af2dc70bc0e18eed74"}], "stats": {"total": 16, "additions": 8, "deletions": 8}, "files": [{"sha": "4d484f4939f689f03415aed75c4ec0abaa7660af", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7f34054628176b71579b3f8600380bbdaccf4731/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7f34054628176b71579b3f8600380bbdaccf4731/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=7f34054628176b71579b3f8600380bbdaccf4731", "patch": "@@ -629,7 +629,7 @@\n   [(set (match_operand:SI 0 \"register_operand\" \"=&r\")\n \t(ffs:SI (match_operand:SI 1 \"register_operand\" \"r\")))]\n   \"\"\n-  \"neg %0,%1\\;and %0,%0,%1\\;cntlz %0,%0\\;{sfi|subfic} %0,%0,32\"\n+  \"neg %0,%1\\;and %0,%0,%1\\;{cntlz|cntlzw} %0,%0\\;{sfi|subfic} %0,%0,32\"\n   [(set_attr \"length\" \"16\")])\n \n (define_expand \"mulsi3\"\n@@ -1939,7 +1939,7 @@\n   \"TARGET_POWER\"\n   \"@\n    srea. %0,%1,%2\n-   srai. %0,%1,%h2\"\n+   {srai.|srawi.} %0,%1,%h2\"\n   [(set_attr \"type\" \"delayed_compare\")])\n \n (define_insn \"\"\n@@ -4077,7 +4077,7 @@\n \t(compare:CC (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t    (match_operand:SI 2 \"reg_or_short_operand\" \"rI\")))]\n   \"\"\n-  \"cmp%I2 %0,%1,%2\"\n+  \"{cmp%I2|cmpw%I2} %0,%1,%2\"\n   [(set_attr \"type\" \"compare\")])\n \n ;; If we are comparing a register for equality with a large constant,\n@@ -4113,7 +4113,7 @@\n \t(compare:CCUNS (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t       (match_operand:SI 2 \"reg_or_u_short_operand\" \"rI\")))]\n   \"\"\n-  \"cmpl%I2 %0,%1,%W2\"\n+  \"{cmpl%I2|cmplw%I2} %0,%1,%W2\"\n   [(set_attr \"type\" \"compare\")])\n \n ;; The following two insns don't exist as single insns, but if we provide\n@@ -4491,7 +4491,7 @@\n   \"TARGET_POWER\"\n   \"@\n    doz %3,%2,%1\\;{sfi|subfic} %0,%3,0\\;{ae|adde} %0,%0,%3\n-   {ai|addic} %0,%1,-1\\;{aze|addze} %0,%0\\;sri %0,%0,31\"\n+   {ai|addic} %0,%1,-1\\;{aze|addze} %0,%0\\;{sri|srwi} %0,%0,31\"\n   [(set_attr \"length\" \"12\")])\n \n (define_insn \"\"\n@@ -4506,7 +4506,7 @@\n   \"TARGET_POWER\"\n   \"@\n    doz %3,%2,%1\\;{sfi|subfic} %0,%3,0\\;{ae.|adde.} %0,%0,%3\n-   {ai|addic} %0,%1,-1\\;{aze|addze} %0,%0\\;sri. %0,%0,31\"\n+   {ai|addic} %0,%1,-1\\;{aze|addze} %0,%0\\;{sri.|srwi.} %0,%0,31\"\n   [(set_attr \"type\" \"delayed_compare,compare\")\n    (set_attr \"length\" \"12\")])\n \n@@ -4677,7 +4677,7 @@\n \t(lt:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t       (match_operand:SI 2 \"reg_or_short_operand\" \"rI\")))]\n   \"TARGET_POWER\"\n-  \"doz%I2 %0,%1,%2\\;nabs %0,%0\\;sri %0,%0,31\"\n+  \"doz%I2 %0,%1,%2\\;nabs %0,%0\\;{sri|srwi} %0,%0,31\"\n    [(set_attr \"length\" \"12\")])\n \n (define_insn \"\"\n@@ -4689,7 +4689,7 @@\n    (set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(lt:SI (match_dup 1) (match_dup 2)))]\n   \"TARGET_POWER\"\n-  \"doz%I2 %0,%1,%2\\;nabs %0,%0\\;sri. %0,%0,31\"\n+  \"doz%I2 %0,%1,%2\\;nabs %0,%0\\;{sri.|srwi.} %0,%0,31\"\n   [(set_attr \"type\" \"delayed_compare\")\n    (set_attr \"length\" \"12\")])\n "}]}