
 
Copyright (C) 2002-2020 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks and Modus is a trademark 
of Cadence Design Systems, Inc. in the United States and other countries.

Type 'help legal_notices' for third party license notices. 
Version : 20.12-s002_1, built Feb 26 2021 (linux26_64)
Options : 
Date    : Fri, November 22 19:31:41 2024
Host    : cadencesys3 (x86_64 Linux 3.10.0-1160.el7.x86_64) (8*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
OS      : Red Hat Enterprise Linux Server release 7.9 (Maipo)
@modus:root:/ 1> source modus.tcl
#@ Begin verbose source modus.tcl
@file(modus.tcl) 1: build_model -designsource ATM_netlist_dft.v -techlib /home/cadence/Documents/Project_05/slow.v -designtop ATM
INFO (TUI-772): The command 'build_model' will release the currently acquired resources. Please set the context and circuit state after completion of the command. [end TUI_772] 

Starting Command: build_model 

INFO (TDA-015): Log File: ./testresults/logs/log_build_model_112224193147-356225000 [end TDA_015]

INFO (TEI-195): Build Model - Controller starting: [end TEI_195] 


Search Order  1:  "ATM_netlist_dft.v"
Search Order  2:  "/home/cadence/Documents/Project_05/slow.v"



Reading Verilog data from ATM_netlist_dft.v

Verilog Parser complete - 1 modules, 0 gates, 0 user defined primitives.


Reading Verilog data from /home/cadence/Documents/Project_05/slow.v

Verilog Parser complete - 480 modules, 1855 gates, 3 user defined primitives.



INFO (TEI-196): Build Model - Hierarchical Model Build starting: [end TEI_196] 

WARNING (TEI-110): Pin 'NOTIFIER' of 'cell udp_dff' has no external net connection for any usage in the design. Cell contents file: '/home/cadence/Documents/Project_05/slow.v'.  [end TEI_110] 


Number of blocks in the hierarchical model is: 502.

Number of technology library cell instances in the hierarchical model is: 67.


INFO (TEI-197): Build Model - Hierarchical Model Build completed. [end TEI_197] 



INFO (TEI-198): Build Model - Flat Model Build starting: [end TEI_198] 

 defaultTIE = X
 defaultDFN = T


INFO (TLM-055): Design Summary
                --------------

Hierarchical Model:                  Flattened Model:
            502  Blocks                         367  Blocks
          1,606  Pins                           367  Nodes
            914  Nets

Primary Inputs:                      Primary Outputs:
         23  Input Only                         6  Output Only
          0  Input/Output                       0  Input/Output
         23  Total Inputs                       6  Total Outputs

Tied Nets:                           Dotted Nets:
         22  Tied to 0                          0  Two-State
         13  Tied to 1                          0  Three-State
          0  Tied to X                          0  Total Dotted Nets
         35  Total Tied Nets

Selected Primitive Functions:
          0  Clock Chopper (CHOP) primitives 
          0  RAMs
          0  ROMs
          0  TSDs
          0  Resistors
          0  Transistors
         21  MUX2s
          0  Latches


         13  Rising  Edge Flop w/Set-Dominant and Reset Port
         13  Total Flops

         67  Technology Library Cell Instances

[end TLM_055] 
Optimization removed logic for 2 of 33 cells in this design.

Optimization removed a total of 4 tied Latch Ports.
Optimization removed a total of 15 non-controlling inputs.
Optimization removed a total of 49 dangling logic nodes.



INFO (TEI-199): Build Model - Flat Model Build completed.  [end TEI_199] 


INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =          101,308,272  bytes

                      CPU Time =    0:00:00.53
                  Elapsed Time =    0:00:01.05                    [end TDA_001]



INFO (TEI-200): Build Model - Controller completed. [end TEI_200] 




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TEI-195): Build Model - Controller starting:  
      1 INFO (TEI-196): Build Model - Hierarchical Model Build starting:  
      1 INFO (TEI-197): Build Model - Hierarchical Model Build completed.  
      1 INFO (TEI-198): Build Model - Flat Model Build starting:  
      1 INFO (TEI-199): Build Model - Flat Model Build completed.   
      1 INFO (TEI-200): Build Model - Controller completed.  
      1 INFO (TLM-055): Design Summary

  WARNING Messages...
      1 WARNING (TEI-110): Pin 'NOTIFIER' of 'cell udp_dff' has no external net connection for any usage in the design. Cell contents file: '/home/cadence/Documents/Project_05/slow.v'.   

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
@file(modus.tcl) 2: build_testmode -testmode FULLSCAN -assignfile /home/cadence/Documents/Project_05/test_scripts/ATM.FULLSCAN.pinassign
Starting Command: build_testmode 

INFO (TDA-015): Log File: /home/cadence/Documents/Project_05/testresults/logs/log_build_testmode_FULLSCAN_112224193149-572731000 [end TDA_015]

MODEDEFPATH set to:  /home/installs/MODUS201/tools.lnx86/tb/defaults/rules/modedef 
TDRPATH set to: /home/installs/MODUS201/tools.lnx86/tb/defaults/rules/tdr 

Modus Build Test Mode(s) beginning...

   TDR NAME      =  dummy.tdr 

   SCAN_TYPE     =  GSD 
   BOUNDARY      =  NONE 
   IN            =  PI 
   OUT           =  PO 

INFO (TTM-391): A default modeinit sequence will be generated.   [end TTM_391] 
INFO (TTM-387): A default scanop sequence will be generated.   [end TTM_387] 
INFO (THM-814): Testmode contains 97.00% active logic,  3.00% inactive logic and  0.00% constraint logic.   [end THM_814] 
INFO (TTM-357): There are 1 scan chains which are controllable and observable.   [end TTM_357] 

There are no PPIs for Test Mode:  FULLSCAN

Information for Test Mode:  FULLSCAN
-------------------------

         Scan Type = GSD


 Latch Summary for Test Mode:  FULLSCAN
 Latch Type                #Active   #Inactive       Total
 ---------------------   ---------   ---------   ---------
 Test Constraint (TC)            0           0           0 
 Scan Enable     (SE)            0           0           0 
 Fixed Value     (FV)            0           0           0 
 Floating                        0           0           0 
 Finite State    (FSM)           0           0           0 

INFO (TTM-800): build_testmode has created mode FULLSCAN. [end TTM_800] 

Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          2  SC    (System  Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          1  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          0  TI    (Test Inhibit)              Pins
          1  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          1  SI    (Scan Input)                Pins
          1  SO    (Scan Output)               Pins

  Pin Index    Type Test Function                         Pin Name / Net Name
  ---------    ---- ----------------------------------    -------------------
         21      PI  -SC                                  reset / reset
         11      PI  -EC  -SC                             clk / clk
          0      PI  +SE                                  SE / SE
         22      PI   SI                                  scan_in / scan_in
         25      PO   SO                                  scan_out / scan_out


            Cumulative Time in hours:minutes:seconds:
                   CPU Time =   0:00:00.06
               Elapsed Time =   0:00:00.30




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (THM-814): Testmode contains 97.00% active logic,  3.00% inactive logic and  0.00% constraint logic.    
      1 INFO (TTM-357): There are 1 scan chains which are controllable and observable.    
      1 INFO (TTM-387): A default scanop sequence will be generated.    
      1 INFO (TTM-391): A default modeinit sequence will be generated.    
      1 INFO (TTM-800): build_testmode has created mode FULLSCAN.  

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
@file(modus.tcl) 3: verify_test_structures -testmode FULLSCAN
Starting Command: verify_test_structures 

INFO (TDA-015): Log File: /home/cadence/Documents/Project_05/testresults/logs/log_verify_test_structures_FULLSCAN_112224193150-980876000 [end TDA_015]

INFO (TSV-900): verify_test_structures processing has started Fri Nov 22 19:31:50 2024    [end TSV_900] 
------------------- verify_test_structures Process Preview ---------------------
  apply constraints ...................................... constraints=yes    
  Print 1 message per source of clock race ............... limitcisource=yes  
  Print 1 Message per capture of clock race .............. limitcicapture=yes 
  Check for mutually exclusive gating logic (MEG) ........ megraces=yes       
  Use raise message severity attributes if they exist .... raisemsgsev=no    
  Reporting options ...................................... report[option]=yes/no 
    Process Preview ......................................   preview=yes     
    Circuit Statistics ...................................   circuit=yes      
    Message Summary ......................................   summary=yes      
    Specific Messages ....................................   specific=yes     
    Tests Status .........................................   status=no       
    Output File Names and Size ...........................   filestats=yes    
    Display messages for cloaked objects .................   cloakedobj=no   
  Rerun verify_test_structures test(s) ................... reruntests=no     
  Use message suppression attributes if they exist ....... suppressmsg=no    
  Test selected .......................................... test[option]=yes/no 
    Analyze test clock control of memory elements ........   testclockusage=yes 
    Analyze three-state drivers for contention ...........   tsdcontention=yes 
    Analyze feedback loops and keeper devices ............   feedback=yes 
    Analyze clock choppers ...............................   clockchopper=yes 
    Analyze flip-flop and latch scan characteristics .....   latchusage=yes 
    Analyze explicit fixed value latches .................   explicitfvlatch=yes 
    Analyze potential clock signal races .................   clocksignalraces=yes 
    Analyze internal scan chains .........................   internalscanchains=yes 

--------------------Circuit Statistics--------------------

INFO (TLM-055): Design Summary
                --------------

Hierarchical Model:                  Flattened Model:
            502  Blocks                         367  Blocks
          1,606  Pins                           367  Nodes
            914  Nets

Primary Inputs:                      Primary Outputs:
         23  Input Only                         6  Output Only
          0  Input/Output                       0  Input/Output
         23  Total Inputs                       6  Total Outputs

Tied Nets:                           Dotted Nets:
         22  Tied to 0                          0  Two-State
         13  Tied to 1                          0  Three-State
          0  Tied to X                          0  Total Dotted Nets
         35  Total Tied Nets

Selected Primitive Functions:
          0  Clock Chopper (CHOP) primitives 
          0  RAMs
          0  ROMs
          0  TSDs
          0  Resistors
          0  Transistors
         21  MUX2s
          0  Latches


         13  Rising  Edge Flop w/Set-Dominant and Reset Port
         13  Total Flops

         67  Technology Library Cell Instances

[end TLM_055] 

Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          2  SC    (System  Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          1  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          0  TI    (Test Inhibit)              Pins
          1  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          1  SI    (Scan Input)                Pins
          1  SO    (Scan Output)               Pins

  Pin Index    Type Test Function                         Pin Name / Net Name
  ---------    ---- ----------------------------------    -------------------
         21      PI  -SC                                  reset / reset
         11      PI  -EC  -SC                             clk / clk
          0      PI  +SE                                  SE / SE
         22      PI   SI                                  scan_in / scan_in
         25      PO   SO                                  scan_out / scan_out

  
   Analyze test clocks' control of memory elements    

Analyze test clocks' control of memory elements process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.03
  
   Analyze three-state drivers for contention 

Analyze three-state drivers for contention process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.03
  
   Analyze feedback loops and keeper devices          

Analyze feedback loops and keeper devices process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.03
  
   Analyze clock choppers                             

Analyze clock choppers process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.08
  
   Analyze flip-flop and latch scan characteristics   
INFO (TSV-068): The length of the longest scan chain is 13 bit positions, which is 100% of the average scan chain length 13 (based on 13 total scan chain bits and 1 valid scan chains).   [end TSV_068] 
INFO (TSV-378): Scan chain beginning at 'pin scan_in' and ending at 'pin scan_out' is controllable and observable. The length of the scan chain is 13 bit positions.   [end TSV_378] 
INFO (TSV-567): There are 1 controllable scan chains fed by Scan In (SI) primary inputs.   [end TSV_567] 
INFO (TSV-568): There are 1 observable scan chains feeding to Scan Out (SO) primary outputs.   [end TSV_568] 
INFO (TSV-569): There are 0 controllable scan chains fed by on-product Pattern Generator(s).   [end TSV_569] 
INFO (TSV-570): There are 0 observable scan chains feeding to on-product Multiple-Input Signature Register (MISRs).   [end TSV_570] 

Analyze flip-flop and latch scan characteristics process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.04
  
   Analyze explicit fixed value latches 

Analyze explicit fixed value latches process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.04
  
   Analyze potential clock signal races               
   Check for mutually exclusive gating logic (MEG)    

Analyze potential clock signal races process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.04
  
   Analyze internal scan chains 

Analyze channel inputs for validity process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.04

--------------------File Information----------------------
          57344 /home/cadence/Documents/Project_05/tbdata/TSVmessageFile.FULLSCAN 

INFO (TSV-908): verify_test_structures processing complete.   [end TSV_908] 

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            5,842,560  bytes

                      CPU Time =    0:00:00.01
                  Elapsed Time =    0:00:00.56                    [end TDA_001]

     Date Ended:  Friday Nov 22 19:31:51 2024  IST




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TLM-055): Design Summary
      1 INFO (TSV-068): The length of the longest scan chain is 13 bit positions, which is 100% of the average scan chain length 13 (based on 13 total scan chain bits and 1 valid scan chains).    
      1 INFO (TSV-378): Scan chain beginning at 'pin scan_in' and ending at 'pin scan_out' is controllable and observable. The length of the scan chain is 13 bit positions.    
      1 INFO (TSV-567): There are 1 controllable scan chains fed by Scan In (SI) primary inputs.    
      1 INFO (TSV-568): There are 1 observable scan chains feeding to Scan Out (SO) primary outputs.    
      1 INFO (TSV-569): There are 0 controllable scan chains fed by on-product Pattern Generator(s).    
      1 INFO (TSV-570): There are 0 observable scan chains feeding to on-product Multiple-Input Signature Register (MISRs).    
      1 INFO (TSV-900): verify_test_structures processing has started Fri Nov 22 19:31:50 2024     
      1 INFO (TSV-908): verify_test_structures processing complete.    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
@file(modus.tcl) 4: report_test_structures -testmode FULLSCAN
Starting Command: report_test_structures 

INFO (TDA-015): Log File: /home/cadence/Documents/Project_05/testresults/logs/log_report_test_structures_FULLSCAN_112224193152-639137000 [end TDA_015]


INFO (TLM-055): Design Summary
                --------------

Hierarchical Model:                  Flattened Model:
            502  Blocks                         367  Blocks
          1,606  Pins                           367  Nodes
            914  Nets

Primary Inputs:                      Primary Outputs:
         23  Input Only                         6  Output Only
          0  Input/Output                       0  Input/Output
         23  Total Inputs                       6  Total Outputs

Tied Nets:                           Dotted Nets:
         22  Tied to 0                          0  Two-State
         13  Tied to 1                          0  Three-State
          0  Tied to X                          0  Total Dotted Nets
         35  Total Tied Nets

Selected Primitive Functions:
          0  Clock Chopper (CHOP) primitives 
          0  RAMs
          0  ROMs
          0  TSDs
          0  Resistors
          0  Transistors
         21  MUX2s
          0  Latches


         13  Rising  Edge Flop w/Set-Dominant and Reset Port
         13  Total Flops

         67  Technology Library Cell Instances

[end TLM_055] 

Information for Test Mode:  FULLSCAN
-------------------------

         Scan Type = GSD




Control/Observe Chain Information for Test Mode:  FULLSCAN
-----------------------------------------------

     1 Control Chains (0 Control Only)
     1 Observe Chains (0 Observe Only)
     1 Chains are Control and Observe

  Longest Scan Chain: 13 bits
  Average Scan Chain Length: 13 bits


  Control Chain: 1
    Fed by: Scan-In
    Number of Control Points: 1
      Control Point Pin Index/Name          22/port:scan_in    Pipeline Stages: 0 
    Load Point Pin Index/Name  22/port:scan_in
    Length: 13
    Scan Section: Scan_Section_Sequence
  Observe Chain: 1
    Number of Observe Points: 1
      Observe Point Pin Index/Name          25/port:scan_out    Pipeline Stages: 0 
    Unload Point Pin Index/Name  25/port:scan_out
    Unload Point In Phase with Load Point
    Length: 13
    Scan Section: Scan_Section_Sequence


Report completed.


INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            5,717,488  bytes

                      CPU Time =    0:00:00.00
                  Elapsed Time =    0:00:00.00                    [end TDA_001]

     Date Ended:  Friday Nov 22 19:31:52 2024  IST




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TLM-055): Design Summary

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
@file(modus.tcl) 5: build_faultmodel -fullfault yes
INFO (TUI-772): The command 'build_faultmodel' will release the currently acquired resources. Please set the context and circuit state after completion of the command. [end TUI_772] 

Starting Command: build_faultmodel 

INFO (TDA-015): Log File: /home/cadence/Documents/Project_05/testresults/logs/log_build_faultmodel_112224193153-831047000 [end TDA_015]

INFO (TFM-099): Build Fault Model started.  [end TFM_099] 
INFO (TFM-102): Creating faultModel file /home/cadence/Documents/Project_05/tbdata/faultModel.  [end TFM_102] 

Global Ignored Static Fault Count                22
Global Ignored Dynamic Fault Count               44


                            Global Statistics

                    ATCov  ----------------------- Global Faults --------------------------
                   Global        Total       Tested     Possibly    Redundant     Untested

Total Static         0.00          768            0            0            0          768
Collapsed Static     0.00          525            0            0            0          525
PI Static            0.00           46            0            0            0           46
PO Static            0.00           12            0            0            0           12

Total Dynamic        0.00          888            0            0            0          888
Collapsed Dynamic    0.00          594            0            0            0          594
PI Dynamic           0.00           46            0            0            0           46
PO Dynamic           0.00           12            0            0            0           12

Parametric        

IDDq                 0.00          768            0                                    768



INFO (TFM-103): Creating faultStatus file /home/cadence/Documents/Project_05/tbdata/faultStatus.  [end TFM_103] 

                           Testmode Statistics: FULLSCAN

                 ---- ATCov ---- ------------------------ Testmode Faults ----------------------- ------------------------- Global Faults ------------------------
                 Testmode Global        Total       Tested     Possibly    Redundant     Untested        Total       Tested     Possibly    Redundant     Untested

Total Static         0.00   0.00          768            0            0            0          768          768            0            0            0          768
Collapsed Static     0.00   0.00          525            0            0            0          525          525            0            0            0          525
PI Static            0.00   0.00           46            0            0            0           46           46            0            0            0           46
PO Static            0.00   0.00           12            0            0            0           12           12            0            0            0           12

Total Dynamic        0.00   0.00          804            0            0            0          804          888            0            0            0          888
Collapsed Dynamic    0.00   0.00          536            0            0            0          536          594            0            0            0          594
PI Dynamic           0.00   0.00           42            0            0            0           42           46            0            0            0           46
PO Dynamic           0.00   0.00           12            0            0            0           12           12            0            0            0           12

Parametric        

IDDq                 0.00   0.00          768            0                                    768          768            0                                    768

Path                 0.00   0.00            0            0                                      0            0            0                                      0



INFO (TFM-704): Maximum Global Test Coverage Statistics: 

                  %Active      #Faults      #Active    #Inactive
Total Static       100.00          768          768            0
Collapsed Static   100.00          525          525            0
PI Static          100.00           46           46            0
PO Static          100.00           12           12            0

Total Dynamic       90.54          888          804           84
Collapsed Dynamic   90.24          594          536           58
PI Dynamic          91.30           46           42            4
PO Dynamic         100.00           12           12            0

Parametric        

There are 1 test mode(s) defined:
      FULLSCAN

[end TFM_704]
INFO (TFM-109): Build Fault Model has completed with highest level severity message of INFO.  [end TFM_109] 

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            6,332,848  bytes

                      CPU Time =    0:00:00.01
                  Elapsed Time =    0:00:00.08                    [end TDA_001]

     Date Ended:  Friday Nov 22 19:31:54 2024  IST




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TFM-099): Build Fault Model started.   
      1 INFO (TFM-102): Creating faultModel file /home/cadence/Documents/Project_05/tbdata/faultModel.   
      1 INFO (TFM-103): Creating faultStatus file /home/cadence/Documents/Project_05/tbdata/faultStatus.   
      1 INFO (TFM-109): Build Fault Model has completed with highest level severity message of INFO.   
      1 INFO (TFM-704): Maximum Global Test Coverage Statistics: 

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
@file(modus.tcl) 6: create_scanchain_tests -testmode FULLSCAN -experiment scan
Starting Command: create_scanchain_tests 

INFO (TDA-015): Log File: /home/cadence/Documents/Project_05/testresults/logs/log_create_scanchain_tests_FULLSCAN_scan_112224193155-080923000 [end TDA_015]



****************************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
****************************************************************************************************
****************************************************************************************************
                           Testmode Statistics: FULLSCAN

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768            0            0            0          768   0.00   0.00
Total Dynamic                  804            0            0            0          804   0.00   0.00

                            Global Statistics

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768            0            0            0          768   0.00   0.00
Total Dynamic                  888            0            0            0          888   0.00   0.00
****************************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Scan Test generation                                                   [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):      1       1        289    37.63%   37.63%          479           00:00.10    [end TDA_220] 
INFO (TTC-110): Ending Scan Test generation                                                     [end TTC_110] 
*************************************************************************************************************

****************************************************************************************************
                           Testmode Statistics: FULLSCAN

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768          293            0            0          475  38.15  38.15
Total Dynamic                  804          188            0            0          616  23.38  23.38

                            Global Statistics

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768          293            0            0          475  38.15  38.15
Total Dynamic                  888          188            0            0          700  21.17  21.17
****************************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Scan                                           1
----------------------------------------------------------
 Total                                          1

(I) File(s) generated (bytes and name):

          69632 /home/cadence/Documents/Project_05/tbdata/faultStatus.FULLSCAN.scan
           3932 /home/cadence/Documents/Project_05/tbdata/TBDbin.FULLSCAN.scan

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            6,277,488  bytes

                      CPU Time =    0:00:00.03
                  Elapsed Time =    0:00:00.26                    [end TDA_001]

     Date Ended:  Friday Nov 22 19:31:55 2024  IST




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      3 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -   
      2 INFO (TTC-110): Starting Scan Test generation                                                    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
@file(modus.tcl) 7: create_logic_tests -testmode FULLSCAN -experiment logic
Starting Command: create_logic_tests 

INFO (TDA-015): Log File: /home/cadence/Documents/Project_05/testresults/logs/log_create_logic_tests_FULLSCAN_logic_112224193156-547680000 [end TDA_015]



****************************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
****************************************************************************************************
****************************************************************************************************
                           Testmode Statistics: FULLSCAN

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768            0            0            0          768   0.00   0.00
Total Dynamic                  804            0            0            0          804   0.00   0.00

                            Global Statistics

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768            0            0            0          768   0.00   0.00
Total Dynamic                  888            0            0            0          888   0.00   0.00
****************************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Scan Test generation                                                   [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):      1       1        289    37.63%   37.63%          479           00:00.08    [end TDA_220] 
INFO (TTC-110): Ending Scan Test generation                                                     [end TTC_110] 
*************************************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Reset/Set Test Generation                                              [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):      1       1         24    40.76%   40.76%          455           00:00.09    [end TDA_220] 
INFO (TDA-220):      2       2          4    41.28%   41.28%          451           00:00.09    [end TDA_220] 
INFO (TTC-110): Ending Reset/Set Test Generation                                                [end TTC_110] 
*************************************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Static Logic Test generation                                           [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):     16      16        376    90.23%   90.23%           75           00:00.10    [end TDA_220] 
INFO (TDA-220):     32      31         56    97.53%   97.53%           19           00:00.10    [end TDA_220] 
INFO (TDA-220):     45      44         19    99.99%   99.99%            0           00:00.10    [end TDA_220] 
INFO (TTC-110): Ending Static Logic Test generation - processing limit reached                  [end TTC_110] 
*************************************************************************************************************

****************************************************************************************************
                           Testmode Statistics: FULLSCAN

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768          768            0            0            0 100.00 100.00
Total Dynamic                  804          188            0            0          616  23.38  23.38

                            Global Statistics

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768          768            0            0            0 100.00 100.00
Total Dynamic                  888          188            0            0          700  21.17  21.17
****************************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Scan                                           1
 Logic                                          46
----------------------------------------------------------
 Total                                          47

(I) File(s) generated (bytes and name):

          61440 /home/cadence/Documents/Project_05/tbdata/faultStatus.FULLSCAN.logic
          51426 /home/cadence/Documents/Project_05/tbdata/TBDbin.FULLSCAN.logic

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            6,391,696  bytes

                      CPU Time =    0:00:00.05
                  Elapsed Time =    0:00:00.24                    [end TDA_001]

     Date Ended:  Friday Nov 22 19:31:56 2024  IST




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     12 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -   
      6 INFO (TTC-110): Starting Scan Test generation                                                    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
@file(modus.tcl) 8: write_vectors -testmode FULLSCAN -inexperiment logic -language verilog -scanformat serial -outputfilename test_results
Starting Command: write_vectors 

INFO (TDA-015): Log File: /home/cadence/Documents/Project_05/testresults/logs/log_write_vectors_FULLSCAN_logic_112224193157-905923000 [end TDA_015]

INFO (TVE-001): Verilog write vectors started.   [end TVE_001] 
INFO (TVE-103): There was no specified TEST offset for this clock 'pin clk'.  A default clock offset of 8.000000 ns will be used.   [end TVE_103] 
INFO (TVE-103): There was no specified SCAN offset for this clock 'pin clk'.  A default clock offset of 16.000000 ns will be used.   [end TVE_103] 
INFO (TVE-103): There was no specified TEST offset for this clock 'pin reset'.  A default clock offset of 8.000000 ns will be used.   [end TVE_103] 
INFO (TVE-004): Reading test section 1.1.  Test section type equals scan.   [end TVE_004] 
INFO (TVE-003): Verilog write vectors output file will be: /home/cadence/Documents/Project_05/testresults/verilog/test_results.cyclemap.   [end TVE_003] 
INFO (TVE-003): Verilog write vectors output file will be: /home/cadence/Documents/Project_05/testresults/verilog/test_results.1.verilog.   [end TVE_003] 
INFO (TVE-005): Created 30 total cycles, of which 4 are test cycles, 26 are scan cycles, 0 are dynamic timed cycles and 0 are dynamic cycles that are not timed.   [end TVE_005] 
INFO (TVE-008): Created 13 total measures, of which 0 are PO measures and 13 are SO (Scan Out) measures.  [end TVE_008] 
INFO (TVE-004): Reading test section 1.2.  Test section type equals logic.   [end TVE_004] 
INFO (TVE-003): Verilog write vectors output file will be: /home/cadence/Documents/Project_05/testresults/verilog/test_results.2.verilog.   [end TVE_003] 
INFO (TVE-005): Created 706 total cycles, of which 95 are test cycles, 611 are scan cycles, 0 are dynamic timed cycles and 0 are dynamic cycles that are not timed.   [end TVE_005] 
INFO (TVE-008): Created 862 total measures, of which 264 are PO measures and 598 are SO (Scan Out) measures.  [end TVE_008] 
INFO (TVE-003): Verilog write vectors output file will be: /home/cadence/Documents/Project_05/testresults/verilog/test_results.mainsim.v.   [end TVE_003] 

INFO (TVE-050):         TEST SEQUENCE COVERAGE ESTIMATE REPORT  
    Test       | Global   | Global   | Global   | Global   | Global   | Global   | Sequence   | Overlapped | Total      | 
    Sequence   | Static   | Static   | Static   | Dynamic  | Dynamic  | Dynamic  | Cycle      | Cycle      | Cycle      | 
               | Total    | Delta    | Adjusted | Total    | Delta    | Adjusted | Count      | Count      | Count      | 
               | Coverage | Coverage | Total    | Coverage | Coverage | Total    |            |            |            | 
               |          |          | Coverage |          |          | Coverage |            |            |            | 
     1.1.1.1.1 |  0.00    |  0.00    |  0.00    |  0.00    |  0.00    |  0.00    |          1 |          0 |          1 |
     1.1.1.2.1 |  37.63   |  0.00    |  37.63   |  21.17   |  0.00    |  21.17   |         29 |          0 |         30 |
     1.2.1.1.1 |  37.63   |  0.00    |  37.63   |  21.17   |  0.00    |  21.17   |          1 |          0 |         31 |
     1.2.1.2.1 |  40.76   |  3.12    |  40.76   |  21.17   |  0.00    |  21.17   |         29 |         14 |         60 |
     1.2.1.3.1 |  41.28   |  0.52    |  41.28   |  21.17   |  0.00    |  21.17   |         15 |         14 |         75 |
     1.2.1.4.1 |  50.78   |  9.51    |  50.78   |  21.17   |  0.00    |  21.17   |         15 |         14 |         90 |
     1.2.1.4.2 |  52.34   |  1.56    |  52.34   |  21.17   |  0.00    |  21.17   |         15 |         14 |        105 |
     1.2.1.4.3 |  56.77   |  4.43    |  56.77   |  21.17   |  0.00    |  21.17   |         15 |         14 |        120 |
     1.2.1.4.4 |  73.05   |  16.28   |  73.05   |  21.17   |  0.00    |  21.17   |         15 |         14 |        135 |
     1.2.1.4.5 |  75.13   |  2.08    |  75.13   |  21.17   |  0.00    |  21.17   |         15 |         14 |        150 |
     1.2.1.4.6 |  76.43   |  1.30    |  76.43   |  21.17   |  0.00    |  21.17   |         15 |         14 |        165 |
     1.2.1.4.7 |  79.95   |  3.52    |  79.95   |  21.17   |  0.00    |  21.17   |         15 |         14 |        180 |
     1.2.1.4.8 |  80.73   |  0.78    |  80.73   |  21.17   |  0.00    |  21.17   |         15 |         14 |        195 |
     1.2.1.4.9 |  83.98   |  3.26    |  83.98   |  21.17   |  0.00    |  21.17   |         15 |         14 |        210 |
    1.2.1.4.10 |  84.64   |  0.65    |  84.64   |  21.17   |  0.00    |  21.17   |         15 |         14 |        225 |
    1.2.1.4.11 |  86.46   |  1.82    |  86.46   |  21.17   |  0.00    |  21.17   |         15 |         14 |        240 |
    1.2.1.4.12 |  87.24   |  0.78    |  87.24   |  21.17   |  0.00    |  21.17   |         15 |         14 |        255 |
    1.2.1.4.13 |  87.63   |  0.39    |  87.63   |  21.17   |  0.00    |  21.17   |         15 |         14 |        270 |
    1.2.1.4.14 |  88.80   |  1.17    |  88.80   |  21.17   |  0.00    |  21.17   |         15 |         14 |        285 |
    1.2.1.4.15 |  88.93   |  0.13    |  88.93   |  21.17   |  0.00    |  21.17   |         15 |         14 |        300 |
    1.2.1.4.16 |  90.23   |  1.30    |  90.23   |  21.17   |  0.00    |  21.17   |         15 |         14 |        315 |
     1.2.1.5.1 |  90.62   |  0.39    |  90.62   |  21.17   |  0.00    |  21.17   |         15 |         14 |        330 |
     1.2.1.5.2 |  90.89   |  0.26    |  90.89   |  21.17   |  0.00    |  21.17   |         15 |         14 |        345 |
     1.2.1.5.3 |  91.15   |  0.26    |  91.15   |  21.17   |  0.00    |  21.17   |         15 |         14 |        360 |
     1.2.1.5.4 |  91.41   |  0.26    |  91.41   |  21.17   |  0.00    |  21.17   |         15 |         14 |        375 |
     1.2.1.5.5 |  91.67   |  0.26    |  91.67   |  21.17   |  0.00    |  21.17   |         15 |         14 |        390 |
     1.2.1.5.6 |  92.97   |  1.30    |  92.97   |  21.17   |  0.00    |  21.17   |         15 |         14 |        405 |
     1.2.1.5.7 |  94.01   |  1.04    |  94.01   |  21.17   |  0.00    |  21.17   |         15 |         14 |        420 |
     1.2.1.5.8 |  94.40   |  0.39    |  94.40   |  21.17   |  0.00    |  21.17   |         15 |         14 |        435 |
     1.2.1.5.9 |  95.18   |  0.78    |  95.18   |  21.17   |  0.00    |  21.17   |         15 |         14 |        450 |
    1.2.1.5.10 |  95.44   |  0.26    |  95.44   |  21.17   |  0.00    |  21.17   |         15 |         14 |        465 |
    1.2.1.5.11 |  96.35   |  0.91    |  96.35   |  21.17   |  0.00    |  21.17   |         15 |         14 |        480 |
    1.2.1.5.12 |  96.61   |  0.26    |  96.61   |  21.17   |  0.00    |  21.17   |         15 |         14 |        495 |
    1.2.1.5.13 |  96.74   |  0.13    |  96.74   |  21.17   |  0.00    |  21.17   |         15 |         14 |        510 |
    1.2.1.5.14 |  97.01   |  0.26    |  97.01   |  21.17   |  0.00    |  21.17   |         15 |         14 |        525 |
    1.2.1.5.15 |  97.53   |  0.52    |  97.53   |  21.17   |  0.00    |  21.17   |         15 |         14 |        540 |
     1.2.1.6.1 |  97.66   |  0.13    |  97.66   |  21.17   |  0.00    |  21.17   |         15 |         14 |        555 |
     1.2.1.6.2 |  97.79   |  0.13    |  97.79   |  21.17   |  0.00    |  21.17   |         15 |         14 |        570 |
     1.2.1.6.3 |  98.18   |  0.39    |  98.18   |  21.17   |  0.00    |  21.17   |         15 |         14 |        585 |
     1.2.1.6.4 |  98.44   |  0.26    |  98.44   |  21.17   |  0.00    |  21.17   |         15 |         14 |        600 |
     1.2.1.6.5 |  98.57   |  0.13    |  98.57   |  21.17   |  0.00    |  21.17   |         15 |         14 |        615 |
     1.2.1.6.6 |  98.96   |  0.39    |  98.96   |  21.17   |  0.00    |  21.17   |         15 |         14 |        630 |
     1.2.1.6.7 |  99.09   |  0.13    |  99.09   |  21.17   |  0.00    |  21.17   |         15 |         14 |        645 |
     1.2.1.6.8 |  99.22   |  0.13    |  99.22   |  21.17   |  0.00    |  21.17   |         15 |         14 |        660 |
     1.2.1.6.9 |  99.35   |  0.13    |  99.35   |  21.17   |  0.00    |  21.17   |         15 |         14 |        675 |
    1.2.1.6.10 |  99.48   |  0.13    |  99.48   |  21.17   |  0.00    |  21.17   |         15 |         14 |        690 |
    1.2.1.6.11 |  99.61   |  0.13    |  99.61   |  21.17   |  0.00    |  21.17   |         15 |         14 |        705 |
    1.2.1.6.12 |  99.74   |  0.13    |  99.74   |  21.17   |  0.00    |  21.17   |         15 |         14 |        720 |
    1.2.1.6.13 |  100.00   |  0.26    |  100.00   |  21.17   |  0.00    |  21.17   |         16 |          0 |        736 |
  [end TVE_050] 

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            6,032,640  bytes

                      CPU Time =    0:00:00.01
                  Elapsed Time =    0:00:00.26                    [end TDA_001]

     Date Ended:  Friday Nov 22 19:31:58 2024  IST

INFO (TVE-002): Verilog write vectors has completed.   [end TVE_002] 



-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TVE-001): Verilog write vectors started.    
      1 INFO (TVE-002): Verilog write vectors has completed.    
      4 INFO (TVE-003): Verilog write vectors output file will be: /home/cadence/Documents/Project_05/testresults/verilog/test_results.cyclemap.    
      2 INFO (TVE-004): Reading test section 1.1.  Test section type equals scan.    
      2 INFO (TVE-005): Created 30 total cycles, of which 4 are test cycles, 26 are scan cycles, 0 are dynamic timed cycles and 0 are dynamic cycles that are not timed.    
      2 INFO (TVE-008): Created 13 total measures, of which 0 are PO measures and 13 are SO (Scan Out) measures.   
      1 INFO (TVE-050):         TEST SEQUENCE COVERAGE ESTIMATE REPORT  
      3 INFO (TVE-103): There was no specified TEST offset for this clock 'pin clk'.  A default clock offset of 8.000000 ns will be used.    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
@file(modus.tcl) 9: gui_open
#@ End verbose source modus.tcl
0
