#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 27 15:58:21 2023
# Process ID: 21648
# Current directory: D:/Pipelined_CPU_RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6152 D:\Pipelined_CPU_RISCV\pipeline_cpu_riscv.xpr
# Log file: D:/Pipelined_CPU_RISCV/vivado.log
# Journal file: D:/Pipelined_CPU_RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/../../../../../pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sour/clk_50M/clk_50M.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_50M D:/../../../../../pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sour/clk_50M/clk_50M.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_50M -dir d:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_50M} CONFIG.CLK_OUT1_PORT {clk_50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_50M]
generate_target {instantiation_template} [get_files d:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M.xci]
generate_target all [get_files  d:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M.xci]
catch { config_ip_cache -export [get_ips -all clk_50M] }
export_ip_user_files -of_objects [get_files d:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M.xci]
launch_runs -jobs 8 clk_50M_synth_1
export_simulation -of_objects [get_files d:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M.xci] -directory D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.ip_user_files/sim_scripts -ip_user_files_dir D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.ip_user_files -ipstatic_source_dir D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.cache/compile_simlib/modelsim} {questa=D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.cache/compile_simlib/questa} {riviera=D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.cache/compile_simlib/riviera} {activehdl=D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
open_wave_config D:/Pipelined_CPU_RISCV/testbench_behav.wcfg
source tb_top.tcl
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 ms
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
relaunch_sim
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
run 10 ms
save_wave_config {D:/Pipelined_CPU_RISCV/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Pipelined_CPU_RISCV/testbench_behav.wcfg
source tb_top.tcl
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
reset_run instruction_mem_synth_1
reset_run synth_5
launch_runs synth_5 -jobs 8
wait_on_run synth_5
save_wave_config {D:/Pipelined_CPU_RISCV/testbench_behav.wcfg}
close_sim
open_run synth_5 -name synth_5
place_ports rx N5
set_property IOSTANDARD LVCMOS33 [get_ports [list rx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx]]
place_ports tx T4
save_constraints
launch_runs impl_3 -to_step write_bitstream -jobs 14
wait_on_run impl_3
synth_design -rtl -name rtl_1
show_objects -name ME_res_reg [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ CLK.*.* } ]
launch_simulation
open_wave_config D:/Pipelined_CPU_RISCV/testbench_behav.wcfg
source tb_top.tcl
run 8 ms
reset_run synth_5
launch_runs synth_5 -jobs 14
wait_on_run synth_5
current_design synth_5
close_design
open_run synth_5 -name synth_5
launch_runs impl_3 -to_step write_bitstream -jobs 14
wait_on_run impl_3
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
