

================================================================
== Vitis HLS Report for 'Blur'
================================================================
* Date:           Wed Feb 23 10:46:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Gaussian_Blur
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |grp_Loop_VConvH_proc_fu_194     |Loop_VConvH_proc     |        ?|        ?|          ?|          ?|    ?|        ?|     none|
        |grp_Loop_HConvH_proc8_fu_232    |Loop_HConvH_proc8    |        7|  2070624|  70.000 ns|  20.706 ms|    7|  2070624|     none|
        |grp_Loop_Border_proc_fu_253     |Loop_Border_proc     |        ?|        ?|          ?|          ?|    ?|        ?|     none|
        |grp_Block_split549_proc_fu_275  |Block_split549_proc  |        1|        1|  10.000 ns|  10.000 ns|    1|        1|     none|
        |call_ln21_Blur_entry9_fu_282    |Blur_entry9          |        0|        0|       0 ns|       0 ns|    0|        0|     none|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 10 [2/2] (1.00ns)   --->   "%h_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %h"   --->   Operation 10 'read' 'h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [2/2] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 11 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%vconv_xlim_loc_c570 = alloca i64 1"   --->   Operation 12 'alloca' 'vconv_xlim_loc_c570' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%h_c569 = alloca i64 1" [Gaussian_Blur/blur.cpp:21]   --->   Operation 13 'alloca' 'h_c569' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vconv_xlim_loc_c = alloca i64 1"   --->   Operation 14 'alloca' 'vconv_xlim_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w_c568 = alloca i64 1" [Gaussian_Blur/blur.cpp:21]   --->   Operation 15 'alloca' 'w_c568' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%h_c567 = alloca i64 1" [Gaussian_Blur/blur.cpp:21]   --->   Operation 16 'alloca' 'h_c567' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h_c = alloca i64 1" [Gaussian_Blur/blur.cpp:21]   --->   Operation 17 'alloca' 'h_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_c566 = alloca i64 1" [Gaussian_Blur/blur.cpp:21]   --->   Operation 18 'alloca' 'w_c566' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w_c = alloca i64 1" [Gaussian_Blur/blur.cpp:21]   --->   Operation 19 'alloca' 'w_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hconv = alloca i64 1" [Gaussian_Blur/blur.cpp:29]   --->   Operation 20 'alloca' 'hconv' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%vconv = alloca i64 1" [Gaussian_Blur/blur.cpp:32]   --->   Operation 21 'alloca' 'vconv' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 4.63>
ST_2 : Operation 22 [1/2] (1.00ns)   --->   "%h_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %h"   --->   Operation 22 'read' 'h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 23 [1/2] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 23 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (3.63ns)   --->   "%call_ln21 = call void @Blur.entry9, i32 %w_read, i32 %h_read, i32 %w_c, i32 %w_c566, i32 %h_c, i32 %h_c567" [Gaussian_Blur/blur.cpp:21]   --->   Operation 24 'call' 'call_ln21' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln21 = call void @Block_.split549_proc, i32 %w_c, i32 %w_c568, i32 %vconv_xlim_loc_c" [Gaussian_Blur/blur.cpp:21]   --->   Operation 25 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln21 = call void @Loop_HConvH_proc8, i32 %h_c, i32 %w_c566, i24 %in_data_V_data_V, i3 %in_data_V_keep_V, i3 %in_data_V_strb_V, i1 %in_data_V_user_V, i1 %in_data_V_last_V, i1 %in_data_V_id_V, i1 %in_data_V_dest_V, i24 %hconv" [Gaussian_Blur/blur.cpp:21]   --->   Operation 26 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln21 = call void @Block_.split549_proc, i32 %w_c, i32 %w_c568, i32 %vconv_xlim_loc_c" [Gaussian_Blur/blur.cpp:21]   --->   Operation 27 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln21 = call void @Loop_HConvH_proc8, i32 %h_c, i32 %w_c566, i24 %in_data_V_data_V, i3 %in_data_V_keep_V, i3 %in_data_V_strb_V, i1 %in_data_V_user_V, i1 %in_data_V_last_V, i1 %in_data_V_id_V, i1 %in_data_V_dest_V, i24 %hconv" [Gaussian_Blur/blur.cpp:21]   --->   Operation 28 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln21 = call void @Loop_VConvH_proc, i32 %h_c567, i32 %vconv_xlim_loc_c, i24 %hconv, i24 %vconv, i32 %h_c569, i32 %vconv_xlim_loc_c570, i24 %linebuf_V_0, i24 %linebuf_V_1, i24 %linebuf_V_2, i24 %linebuf_V_3, i24 %linebuf_V_4, i24 %linebuf_V_5, i24 %linebuf_V_6, i24 %linebuf_V_7, i24 %linebuf_V_8, i24 %linebuf_V_9, i24 %linebuf_V_10, i24 %linebuf_V_11, i24 %linebuf_V_12, i24 %linebuf_V_13" [Gaussian_Blur/blur.cpp:21]   --->   Operation 29 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln21 = call void @Loop_VConvH_proc, i32 %h_c567, i32 %vconv_xlim_loc_c, i24 %hconv, i24 %vconv, i32 %h_c569, i32 %vconv_xlim_loc_c570, i24 %linebuf_V_0, i24 %linebuf_V_1, i24 %linebuf_V_2, i24 %linebuf_V_3, i24 %linebuf_V_4, i24 %linebuf_V_5, i24 %linebuf_V_6, i24 %linebuf_V_7, i24 %linebuf_V_8, i24 %linebuf_V_9, i24 %linebuf_V_10, i24 %linebuf_V_11, i24 %linebuf_V_12, i24 %linebuf_V_13" [Gaussian_Blur/blur.cpp:21]   --->   Operation 30 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln21 = call void @Loop_Border_proc, i32 %h_c569, i32 %w_c568, i32 %vconv_xlim_loc_c570, i24 %out_data_V_data_V, i3 %out_data_V_keep_V, i3 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i1 %out_data_V_id_V, i1 %out_data_V_dest_V, i24 %vconv" [Gaussian_Blur/blur.cpp:21]   --->   Operation 31 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln21 = call void @Loop_Border_proc, i32 %h_c569, i32 %w_c568, i32 %vconv_xlim_loc_c570, i24 %out_data_V_data_V, i3 %out_data_V_keep_V, i3 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i1 %out_data_V_id_V, i1 %out_data_V_dest_V, i24 %vconv" [Gaussian_Blur/blur.cpp:21]   --->   Operation 32 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty"   --->   Operation 33 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 34 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_data_V_data_V, i3 %in_data_V_keep_V, i3 %in_data_V_strb_V, i1 %in_data_V_user_V, i1 %in_data_V_last_V, i1 %in_data_V_id_V, i1 %in_data_V_dest_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_data_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_user_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_id_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_dest_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_data_V_data_V, i3 %out_data_V_keep_V, i3 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i1 %out_data_V_id_V, i1 %out_data_V_dest_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_data_V_data_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_data_V_keep_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_data_V_strb_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_user_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_id_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_dest_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %h"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_8, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @hconv_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %hconv, i24 %hconv"   --->   Operation 58 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %hconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @vconv_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %vconv, i24 %vconv"   --->   Operation 60 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %vconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @w_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %w_c, i32 %w_c" [Gaussian_Blur/blur.cpp:21]   --->   Operation 62 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %w_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Gaussian_Blur/blur.cpp:21]   --->   Operation 63 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @w_c566_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %w_c566, i32 %w_c566" [Gaussian_Blur/blur.cpp:21]   --->   Operation 64 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %w_c566, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Gaussian_Blur/blur.cpp:21]   --->   Operation 65 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @h_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_c, i32 %h_c" [Gaussian_Blur/blur.cpp:21]   --->   Operation 66 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %h_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Gaussian_Blur/blur.cpp:21]   --->   Operation 67 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @h_c567_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %h_c567, i32 %h_c567" [Gaussian_Blur/blur.cpp:21]   --->   Operation 68 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %h_c567, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Gaussian_Blur/blur.cpp:21]   --->   Operation 69 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @w_c568_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %w_c568, i32 %w_c568" [Gaussian_Blur/blur.cpp:21]   --->   Operation 70 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %w_c568, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Gaussian_Blur/blur.cpp:21]   --->   Operation 71 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @vconv_xlim_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %vconv_xlim_loc_c, i32 %vconv_xlim_loc_c"   --->   Operation 72 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vconv_xlim_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @h_c569_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_c569, i32 %h_c569" [Gaussian_Blur/blur.cpp:21]   --->   Operation 74 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %h_c569, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Gaussian_Blur/blur.cpp:21]   --->   Operation 75 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @vconv_xlim_OC_loc_c570_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %vconv_xlim_loc_c570, i32 %vconv_xlim_loc_c570"   --->   Operation 76 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vconv_xlim_loc_c570, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [Gaussian_Blur/blur.cpp:130]   --->   Operation 78 'ret' 'ret_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linebuf_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
vconv_xlim_loc_c570      (alloca              ) [ 0011111111]
h_c569                   (alloca              ) [ 0011111111]
vconv_xlim_loc_c         (alloca              ) [ 0011111111]
w_c568                   (alloca              ) [ 0011111111]
h_c567                   (alloca              ) [ 0011111111]
h_c                      (alloca              ) [ 0011111111]
w_c566                   (alloca              ) [ 0011111111]
w_c                      (alloca              ) [ 0011111111]
hconv                    (alloca              ) [ 0011111111]
vconv                    (alloca              ) [ 0011111111]
h_read                   (read                ) [ 0000000000]
w_read                   (read                ) [ 0000000000]
call_ln21                (call                ) [ 0000000000]
call_ln21                (call                ) [ 0000000000]
call_ln21                (call                ) [ 0000000000]
call_ln21                (call                ) [ 0000000000]
call_ln21                (call                ) [ 0000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty                    (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_62                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_63                 (specchannel         ) [ 0000000000]
specinterface_ln21       (specinterface       ) [ 0000000000]
empty_64                 (specchannel         ) [ 0000000000]
specinterface_ln21       (specinterface       ) [ 0000000000]
empty_65                 (specchannel         ) [ 0000000000]
specinterface_ln21       (specinterface       ) [ 0000000000]
empty_66                 (specchannel         ) [ 0000000000]
specinterface_ln21       (specinterface       ) [ 0000000000]
empty_67                 (specchannel         ) [ 0000000000]
specinterface_ln21       (specinterface       ) [ 0000000000]
empty_68                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_69                 (specchannel         ) [ 0000000000]
specinterface_ln21       (specinterface       ) [ 0000000000]
empty_70                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
ret_ln130                (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="h">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="linebuf_V_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="linebuf_V_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="linebuf_V_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="linebuf_V_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="linebuf_V_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="linebuf_V_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="linebuf_V_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="linebuf_V_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="linebuf_V_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="linebuf_V_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="linebuf_V_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="linebuf_V_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="linebuf_V_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="linebuf_V_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Blur.entry9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split549_proc"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_HConvH_proc8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VConvH_proc"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Border_proc"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hconv_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_c_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_c566_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_c_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_c567_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_c568_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_c569_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_OC_loc_c570_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="vconv_xlim_loc_c570_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vconv_xlim_loc_c570/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="h_c569_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_c569/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="vconv_xlim_loc_c_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vconv_xlim_loc_c/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="w_c568_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_c568/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="h_c567_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_c567/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="h_c_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_c/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="w_c566_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_c566/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="w_c_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_c/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="hconv_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hconv/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="vconv_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vconv/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_Loop_VConvH_proc_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="4"/>
<pin id="197" dir="0" index="2" bw="32" slack="4"/>
<pin id="198" dir="0" index="3" bw="24" slack="4"/>
<pin id="199" dir="0" index="4" bw="24" slack="4"/>
<pin id="200" dir="0" index="5" bw="32" slack="4"/>
<pin id="201" dir="0" index="6" bw="32" slack="4"/>
<pin id="202" dir="0" index="7" bw="24" slack="0"/>
<pin id="203" dir="0" index="8" bw="24" slack="0"/>
<pin id="204" dir="0" index="9" bw="24" slack="0"/>
<pin id="205" dir="0" index="10" bw="24" slack="0"/>
<pin id="206" dir="0" index="11" bw="24" slack="0"/>
<pin id="207" dir="0" index="12" bw="24" slack="0"/>
<pin id="208" dir="0" index="13" bw="24" slack="0"/>
<pin id="209" dir="0" index="14" bw="24" slack="0"/>
<pin id="210" dir="0" index="15" bw="24" slack="0"/>
<pin id="211" dir="0" index="16" bw="24" slack="0"/>
<pin id="212" dir="0" index="17" bw="24" slack="0"/>
<pin id="213" dir="0" index="18" bw="24" slack="0"/>
<pin id="214" dir="0" index="19" bw="24" slack="0"/>
<pin id="215" dir="0" index="20" bw="24" slack="0"/>
<pin id="216" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_Loop_HConvH_proc8_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2"/>
<pin id="235" dir="0" index="2" bw="32" slack="2"/>
<pin id="236" dir="0" index="3" bw="24" slack="0"/>
<pin id="237" dir="0" index="4" bw="3" slack="0"/>
<pin id="238" dir="0" index="5" bw="3" slack="0"/>
<pin id="239" dir="0" index="6" bw="1" slack="0"/>
<pin id="240" dir="0" index="7" bw="1" slack="0"/>
<pin id="241" dir="0" index="8" bw="1" slack="0"/>
<pin id="242" dir="0" index="9" bw="1" slack="0"/>
<pin id="243" dir="0" index="10" bw="24" slack="2"/>
<pin id="244" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_Loop_Border_proc_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="6"/>
<pin id="256" dir="0" index="2" bw="32" slack="6"/>
<pin id="257" dir="0" index="3" bw="32" slack="6"/>
<pin id="258" dir="0" index="4" bw="24" slack="0"/>
<pin id="259" dir="0" index="5" bw="3" slack="0"/>
<pin id="260" dir="0" index="6" bw="3" slack="0"/>
<pin id="261" dir="0" index="7" bw="1" slack="0"/>
<pin id="262" dir="0" index="8" bw="1" slack="0"/>
<pin id="263" dir="0" index="9" bw="1" slack="0"/>
<pin id="264" dir="0" index="10" bw="1" slack="0"/>
<pin id="265" dir="0" index="11" bw="24" slack="6"/>
<pin id="266" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_Block_split549_proc_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2"/>
<pin id="278" dir="0" index="2" bw="32" slack="2"/>
<pin id="279" dir="0" index="3" bw="32" slack="2"/>
<pin id="280" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="call_ln21_Blur_entry9_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="0" index="3" bw="32" slack="1"/>
<pin id="287" dir="0" index="4" bw="32" slack="1"/>
<pin id="288" dir="0" index="5" bw="32" slack="1"/>
<pin id="289" dir="0" index="6" bw="32" slack="1"/>
<pin id="290" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="vconv_xlim_loc_c570_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="4"/>
<pin id="296" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_c570 "/>
</bind>
</comp>

<comp id="300" class="1005" name="h_c569_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="4"/>
<pin id="302" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="h_c569 "/>
</bind>
</comp>

<comp id="306" class="1005" name="vconv_xlim_loc_c_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2"/>
<pin id="308" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_c "/>
</bind>
</comp>

<comp id="312" class="1005" name="w_c568_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2"/>
<pin id="314" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w_c568 "/>
</bind>
</comp>

<comp id="318" class="1005" name="h_c567_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_c567 "/>
</bind>
</comp>

<comp id="324" class="1005" name="h_c_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_c "/>
</bind>
</comp>

<comp id="330" class="1005" name="w_c566_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_c566 "/>
</bind>
</comp>

<comp id="336" class="1005" name="w_c_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_c "/>
</bind>
</comp>

<comp id="342" class="1005" name="hconv_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="2"/>
<pin id="344" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="hconv "/>
</bind>
</comp>

<comp id="348" class="1005" name="vconv_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="4"/>
<pin id="350" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="vconv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="62" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="62" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="62" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="194" pin=8"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="194" pin=9"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="194" pin=10"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="194" pin=11"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="194" pin=12"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="194" pin=13"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="194" pin=14"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="194" pin=15"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="194" pin=16"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="194" pin=17"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="194" pin=18"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="194" pin=19"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="194" pin=20"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="248"><net_src comp="4" pin="0"/><net_sink comp="232" pin=5"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="232" pin=6"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="232" pin=7"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="232" pin=8"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="232" pin=9"/></net>

<net id="267"><net_src comp="72" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="253" pin=4"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="253" pin=5"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="253" pin=6"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="253" pin=7"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="253" pin=8"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="253" pin=9"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="253" pin=10"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="188" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="182" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="297"><net_src comp="142" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="194" pin=6"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="253" pin=3"/></net>

<net id="303"><net_src comp="146" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="194" pin=5"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="309"><net_src comp="150" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="315"><net_src comp="154" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="321"><net_src comp="158" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="327"><net_src comp="162" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="282" pin=5"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="333"><net_src comp="166" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="339"><net_src comp="170" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="345"><net_src comp="174" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="232" pin=10"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="351"><net_src comp="178" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="253" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V_data_V | {7 8 }
	Port: out_data_V_keep_V | {7 8 }
	Port: out_data_V_strb_V | {7 8 }
	Port: out_data_V_user_V | {7 8 }
	Port: out_data_V_last_V | {7 8 }
	Port: out_data_V_id_V | {7 8 }
	Port: out_data_V_dest_V | {7 8 }
	Port: linebuf_V_0 | {5 6 }
	Port: linebuf_V_1 | {5 6 }
	Port: linebuf_V_2 | {5 6 }
	Port: linebuf_V_3 | {5 6 }
	Port: linebuf_V_4 | {5 6 }
	Port: linebuf_V_5 | {5 6 }
	Port: linebuf_V_6 | {5 6 }
	Port: linebuf_V_7 | {5 6 }
	Port: linebuf_V_8 | {5 6 }
	Port: linebuf_V_9 | {5 6 }
	Port: linebuf_V_10 | {5 6 }
	Port: linebuf_V_11 | {5 6 }
	Port: linebuf_V_12 | {5 6 }
	Port: linebuf_V_13 | {5 6 }
 - Input state : 
	Port: Blur : in_data_V_data_V | {3 4 }
	Port: Blur : in_data_V_keep_V | {3 4 }
	Port: Blur : in_data_V_strb_V | {3 4 }
	Port: Blur : in_data_V_user_V | {3 4 }
	Port: Blur : in_data_V_last_V | {3 4 }
	Port: Blur : in_data_V_id_V | {3 4 }
	Port: Blur : in_data_V_dest_V | {3 4 }
	Port: Blur : w | {1 }
	Port: Blur : h | {1 }
	Port: Blur : linebuf_V_0 | {5 6 }
	Port: Blur : linebuf_V_1 | {5 6 }
	Port: Blur : linebuf_V_2 | {5 6 }
	Port: Blur : linebuf_V_3 | {5 6 }
	Port: Blur : linebuf_V_4 | {5 6 }
	Port: Blur : linebuf_V_5 | {5 6 }
	Port: Blur : linebuf_V_6 | {5 6 }
	Port: Blur : linebuf_V_7 | {5 6 }
	Port: Blur : linebuf_V_8 | {5 6 }
	Port: Blur : linebuf_V_9 | {5 6 }
	Port: Blur : linebuf_V_10 | {5 6 }
	Port: Blur : linebuf_V_11 | {5 6 }
	Port: Blur : linebuf_V_12 | {5 6 }
	Port: Blur : linebuf_V_13 | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |   grp_Loop_VConvH_proc_fu_194  |    0    |    33   |  30.172 |   3060  |   4113  |
|          |  grp_Loop_HConvH_proc8_fu_232  |    0    |    33   |   7.94  |   3123  |   3903  |
|   call   |   grp_Loop_Border_proc_fu_253  |    3    |    0    |  6.352  |   1018  |   842   |
|          | grp_Block_split549_proc_fu_275 |    0    |    0    |    0    |    32   |    39   |
|          |  call_ln21_Blur_entry9_fu_282  |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   read   |         grp_read_fu_182        |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_188        |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    3    |    66   |  44.464 |   7233  |   8897  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
| linebuf_V_0|    3   |    0   |    0   |
| linebuf_V_1|    3   |    0   |    0   |
|linebuf_V_10|    3   |    0   |    0   |
|linebuf_V_11|    3   |    0   |    0   |
|linebuf_V_12|    3   |    0   |    0   |
|linebuf_V_13|    3   |    0   |    0   |
| linebuf_V_2|    3   |    0   |    0   |
| linebuf_V_3|    3   |    0   |    0   |
| linebuf_V_4|    3   |    0   |    0   |
| linebuf_V_5|    3   |    0   |    0   |
| linebuf_V_6|    3   |    0   |    0   |
| linebuf_V_7|    3   |    0   |    0   |
| linebuf_V_8|    3   |    0   |    0   |
| linebuf_V_9|    3   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   42   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       h_c567_reg_318      |   32   |
|       h_c569_reg_300      |   32   |
|        h_c_reg_324        |   32   |
|       hconv_reg_342       |   24   |
|       vconv_reg_348       |   24   |
|vconv_xlim_loc_c570_reg_294|   32   |
|  vconv_xlim_loc_c_reg_306 |   32   |
|       w_c566_reg_330      |   32   |
|       w_c568_reg_312      |   32   |
|        w_c_reg_336        |   32   |
+---------------------------+--------+
|           Total           |   304  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |   66   |   44   |  7233  |  8897  |
|   Memory  |   42   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   45   |   66   |   44   |  7537  |  8897  |
+-----------+--------+--------+--------+--------+--------+
