#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Mar  7 14:38:59 2018
# Process ID: 2312
# Current directory: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11772 C:\Users\leexu\Desktop\Lab02 Part2\multi_tb\multi_tb.xpr
# Log file: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/vivado.log
# Journal file: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/leexu/Desktop/multi_tb' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/adder.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/adder.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/dffa.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/dffa.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/dffb.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/dffb.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/mux.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/mux.v' instead.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v', nor could it be found using path 'C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/adder.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/adder.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/dffa.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/dffa.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/dffb.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/dffb.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2/mux.v'; using path 'C:/Users/leexu/Desktop/Lab02 Part2/mux.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/leexu/Desktop/Lab02 Part2/shiftp.v}}
update_compile_order -fileset sources_1
remove_files  {{C:/Users/leexu/Desktop/Lab02 Part2/shiftp.v}}
add_files -norecurse {{C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  7 14:45:38 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  7 14:46:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 14:46:41 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 919.871 ; gain = 2.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 14:51:11 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 936.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 14:54:04 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 936.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 14:55:32 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 936.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 14:56:44 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 936.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 14:57:54 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 936.125 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Mar  7 15:02:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/multi_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:02:43 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 936.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:03:42 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 937.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:04:46 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 937.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:05:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 939.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:07:14 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 939.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:10:39 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 939.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:11:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 956.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:12:07 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 956.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:12:48 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 956.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:13:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 956.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:15:12 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 956.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:16:49 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 956.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
ERROR: [VRFC 10-91] a is not declared [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
ERROR: [VRFC 10-91] b is not declared [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:45]
ERROR: [VRFC 10-1040] module mult ignored due to previous errors [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
ERROR: [VRFC 10-91] a is not declared [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
ERROR: [VRFC 10-91] b is not declared [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:45]
ERROR: [VRFC 10-1040] module mult ignored due to previous errors [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
ERROR: [VRFC 10-91] a is not declared [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
ERROR: [VRFC 10-91] b is not declared [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:45]
ERROR: [VRFC 10-1040] module mult ignored due to previous errors [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
ERROR: [VRFC 10-91] a is not declared [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:44]
ERROR: [VRFC 10-91] b is not declared [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:45]
ERROR: [VRFC 10-1040] module mult ignored due to previous errors [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  7 15:22:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar  7 15:23:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/impl_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:24:01 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 956.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:27:04 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:28:23 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:29:32 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cout [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
ERROR: [VRFC 10-851] illegal output port connection to cout [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  7 15:31:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-851] illegal output port connection to cout [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-851] illegal output port connection to cout [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  7 15:32:11 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-851] illegal output port connection to cout [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-851] illegal output port connection to cout [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  7 15:33:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:33:35 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net P is not permitted [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-1783] select index 4 into m is out of bounds [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  7 15:37:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 4 into m is out of bounds [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:37:59 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:38:44 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:40:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:41:11 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:42:20 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:46:52 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:48:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:49:48 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:51:33 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:52:48 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:54:38 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 7 into ph is out of bounds [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:57:11 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  55adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port display [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port prod [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 15:58:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:00:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:01:31 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:05:48 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:07:10 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = zxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:09:40 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:11:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:12:00 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:13:11 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:14:10 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:15:37 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:16:35 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port s [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:17:37 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:20:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  55adder output = 0000
                  65adder output = 1011
                  85adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:23:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol sftP, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port shftP on this module [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
ERROR: [VRFC 10-2063] Module <dffa> not found while processing module instance <load1> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:38]
ERROR: [VRFC 10-2063] Module <dffb> not found while processing module instance <load2> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:39]
ERROR: [VRFC 10-2063] Module <mux> not found while processing module instance <choose1> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <add1> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
ERROR: [VRFC 10-2063] Module <shiftp> not found while processing module instance <shift1> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol sftP, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port shftP on this module [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
ERROR: [VRFC 10-2063] Module <dffa> not found while processing module instance <load1> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:38]
ERROR: [VRFC 10-2063] Module <dffb> not found while processing module instance <load2> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:39]
ERROR: [VRFC 10-2063] Module <mux> not found while processing module instance <choose1> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:40]
ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <add1> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:41]
ERROR: [VRFC 10-2063] Module <shiftp> not found while processing module instance <shift1> [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  7 16:29:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol sftP, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:30:13 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol sftP, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:32:18 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:34:31 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:36:28 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  65adder output = 0110
                  75adder output = 1000
                  85adder output = 1110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:37:37 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  65adder output = 0110
                  75adder output = 1000
                  85adder output = 1110
                  95adder output = 0111
                 105adder output = 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:39:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  65adder output = 0110
                  75adder output = 1000
                  85adder output = 1110
                  95adder output = 0111
                 105adder output = 0011
                 115adder output = 0001
                 125adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:41:09 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1101
                  55adder output = 1010
                  75adder output = 0010
                  85adder output = 1010
                  95adder output = 0101
                 105adder output = 0010
                 115adder output = 0001
                 125adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:44:05 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1101
                  55adder output = 1010
                  75adder output = 0010
                  85adder output = 1010
                  95adder output = 0101
                 105adder output = 0010
                 115adder output = 0001
                 125adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:45:42 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  65adder output = 0110
                  75adder output = 1000
                  85adder output = 1110
                  95adder output = 0111
                 105adder output = 0011
                 115adder output = 0001
                 125adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:48:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  65adder output = 0110
                  75adder output = 0000
                  85adder output = 0010
                  95adder output = 0001
                 105adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:49:06 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  65adder output = 0110
                  75adder output = 1000
                  85adder output = 1110
                  95adder output = 0111
                 105adder output = 0011
                 115adder output = 0001
                 125adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:53:45 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 16:54:34 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:01:41 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:02:40 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:04:22 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:05:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2458] undeclared symbol dispMultc, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port dispMultc [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:07:33 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2458] undeclared symbol dispMultc, assumed default net type wire [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port dispMultc [C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:09:04 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:10:32 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:12:30 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:15:51 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:17:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:18:52 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  25adder output = 1011
                  65adder output = 0110
                  75adder output = 1011
                  95adder output = 0110
                 105adder output = 1000
                 115adder output = 1001
                 125adder output = 1010
                 135adder output = 1111
                 145adder output = 0111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:19:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  25adder output = 1011
                  35adder output = 0000
                  55adder output = 1011
                  65adder output = 0110
                  85adder output = 1000
                  95adder output = 1110
                 105adder output = 0111
                 115adder output = 0011
                 125adder output = 0001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:26:06 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  65adder output = 1011
                  85adder output = 1101
                  95adder output = 1110
                 105adder output = 0111
                 115adder output = 0011
                 125adder output = 0001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:30:20 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:32:00 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  65adder output = 1011
                  75adder output = 1101
                  85adder output = 1110
                  95adder output = 1001
                 105adder output = 0100
                 125adder output = 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:35:50 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  55adder output = 0110
                  65adder output = 0001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:38:53 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  45adder output = 0101
                  55adder output = 0010
                  65adder output = 0001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:40:22 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  55adder output = 0110
                  65adder output = 0001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:41:12 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  45adder output = 0101
                  65adder output = 0000
                  75adder output = 1011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:42:46 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  45adder output = 0101
                  65adder output = 1010
                  75adder output = 1101
                  85adder output = 1110
                  95adder output = 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:49:40 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  45adder output = 1101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:51:39 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  45adder output = 1101
                  75adder output = 0110
                  95adder output = 0001
                 105adder output = 1100
                 115adder output = 0111
                 125adder output = 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:56:46 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                   5adder output = 0000
                  35adder output = 1011
                  45adder output = 1101
                  75adder output = 0110
                  95adder output = 0001
                 105adder output = 0000
                 125adder output = 1011
                 135adder output = 1101
                 165adder output = 0110
                 195adder output = 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 17:59:05 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  70adder output = 1011
                 110adder output = 0101
                 170adder output = 1010
                 190adder output = 0101
                 230adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:03:34 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  70adder output = 1011
                 110adder output = 0101
                 170adder output = 1010
                 190adder output = 0101
                 230adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:05:22 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  70adder output = 1011
                 110adder output = 0101
                 170adder output = 1010
                 190adder output = 0101
                 230adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:07:25 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  70adder output = 1101
                 110adder output = 1110
                 130adder output = 1011
                 170adder output = 0101
                 230adder output = 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:08:45 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  70adder output = 1011
                 110adder output = 0101
                 170adder output = 1010
                 190adder output = 0101
                 230adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:14:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:15:42 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  70adder output = 1011
                 110adder output = 0101
                 170adder output = 1010
                 190adder output = 0101
                 230adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:16:37 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                 150adder output = 1011
                 190adder output = 1101
                 210adder output = 1000
                 230adder output = 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:45:27 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                 130adder output = 1011
                 150adder output = 1101
                 190adder output = 1000
                 210adder output = 1100
                 270adder output = 0110
                 330adder output = 0011
                 390adder output = 0001
                 410adder output = 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:49:36 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  50adder output = 1011
                  70adder output = 1101
                 130adder output = 0110
                 170adder output = 0001
                 190adder output = 0000
                 230adder output = 1011
                 250adder output = 1101
                 310adder output = 0110
                 370adder output = 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/Lab02 -notrace
couldn't read file "C:/Users/leexu/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  7 18:53:59 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0adder output = xxxx
                  10adder output = 0000
                  50adder output = 1101
                  70adder output = 1110
                 110adder output = 1011
                 130adder output = 1101
                 190adder output = 0110
                 230adder output = 0011
                 250adder output = 1001
                 310adder output = 0100
                 370adder output = 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.250 ; gain = 0.000
save_project_as {Lab02 AlmostDone} {C:/Users/leexu/Desktop/Lab02 Part2/Lab02 AlmostDone} -force
