<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DA_TLC5620.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="DA_TCL5620_tb.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DA_TLC5620.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DA_TLC5620.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="DA_TLC5620.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DA_TLC5620.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DA_TLC5620.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DA_TLC5620.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DA_TLC5620.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DA_TLC5620.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DA_TLC5620.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DA_TLC5620.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DA_TLC5620.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DA_TLC5620.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DA_TLC5620.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DA_TLC5620.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DA_TLC5620.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DA_TLC5620.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DA_TLC5620.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DA_TLC5620.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DA_TLC5620.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DA_TLC5620.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DA_TLC5620_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DA_TLC5620_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DA_TLC5620_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DA_TLC5620_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DA_TLC5620_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DA_TLC5620_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DA_TLC5620_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DA_TLC5620_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DA_TLC5620_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DA_TLC5620_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DA_TLC5620_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DA_TLC5620_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DA_TLC5620_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="DA_TLC5620_tb.fdo"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DA_TLC5620_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DA_TLC5620_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1508327304" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1508327304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508413929" xil_pn:in_ck="-6553791312151373403" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508413929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DA_TLC5620.v"/>
      <outfile xil_pn:name="DA_TLC5620_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1508337704" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6977124335206723616" xil_pn:start_ts="1508337704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508337704" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2999964656820539476" xil_pn:start_ts="1508337704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508327304" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2388964519186095054" xil_pn:start_ts="1508327304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508413929" xil_pn:in_ck="-6553791312151373403" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508413929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DA_TLC5620.v"/>
      <outfile xil_pn:name="DA_TLC5620_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1508413930" xil_pn:in_ck="-6553791312151373403" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="3997889518973425108" xil_pn:start_ts="1508413929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DA_TLC5620_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1508315304" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1508315303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508315304" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8544736836388952905" xil_pn:start_ts="1508315304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508315304" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2388964519186095054" xil_pn:start_ts="1508315304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508315304" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1508315304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508315304" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3199367617141501269" xil_pn:start_ts="1508315304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508315304" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6999446234337387650" xil_pn:start_ts="1508315304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508315304" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6397001057220452988" xil_pn:start_ts="1508315304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508415107" xil_pn:in_ck="3540946433987817016" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="-6479122215758232893" xil_pn:start_ts="1508415100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DA_TLC5620.lso"/>
      <outfile xil_pn:name="DA_TLC5620.ngc"/>
      <outfile xil_pn:name="DA_TLC5620.ngr"/>
      <outfile xil_pn:name="DA_TLC5620.prj"/>
      <outfile xil_pn:name="DA_TLC5620.stx"/>
      <outfile xil_pn:name="DA_TLC5620.syr"/>
      <outfile xil_pn:name="DA_TLC5620.xst"/>
      <outfile xil_pn:name="DA_TLC5620_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1508315308" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8765697070551852246" xil_pn:start_ts="1508315308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508409913" xil_pn:in_ck="721155207436437466" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1020828142876434662" xil_pn:start_ts="1508409906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="DA_TLC5620.bld"/>
      <outfile xil_pn:name="DA_TLC5620.ngd"/>
      <outfile xil_pn:name="DA_TLC5620_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1508409920" xil_pn:in_ck="721155207436437467" xil_pn:name="TRANEXT_map_virtex4" xil_pn:prop_ck="1893174918665280768" xil_pn:start_ts="1508409913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DA_TLC5620.pcf"/>
      <outfile xil_pn:name="DA_TLC5620_map.map"/>
      <outfile xil_pn:name="DA_TLC5620_map.mrp"/>
      <outfile xil_pn:name="DA_TLC5620_map.ncd"/>
      <outfile xil_pn:name="DA_TLC5620_map.ngm"/>
      <outfile xil_pn:name="DA_TLC5620_map.xrpt"/>
      <outfile xil_pn:name="DA_TLC5620_summary.xml"/>
      <outfile xil_pn:name="DA_TLC5620_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1508409949" xil_pn:in_ck="5156014991918713972" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8897135364856412701" xil_pn:start_ts="1508409920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DA_TLC5620.ncd"/>
      <outfile xil_pn:name="DA_TLC5620.pad"/>
      <outfile xil_pn:name="DA_TLC5620.par"/>
      <outfile xil_pn:name="DA_TLC5620.ptwx"/>
      <outfile xil_pn:name="DA_TLC5620.unroutes"/>
      <outfile xil_pn:name="DA_TLC5620.xpi"/>
      <outfile xil_pn:name="DA_TLC5620_pad.csv"/>
      <outfile xil_pn:name="DA_TLC5620_pad.txt"/>
      <outfile xil_pn:name="DA_TLC5620_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1508409949" xil_pn:in_ck="721155207436437335" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817527" xil_pn:start_ts="1508409941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DA_TLC5620.twr"/>
      <outfile xil_pn:name="DA_TLC5620.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
