<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Tags on William Lazcano | Computer &amp; Electrical Engineering</title><link>https://will-l10.github.io/tags/</link><description>Recent content in Tags on William Lazcano | Computer &amp; Electrical Engineering</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Sat, 16 Nov 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://will-l10.github.io/tags/index.xml" rel="self" type="application/rss+xml"/><item><title>Digital Systems</title><link>https://will-l10.github.io/tags/digital-systems/</link><pubDate>Sat, 16 Nov 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/digital-systems/</guid><description/></item><item><title>FPGA</title><link>https://will-l10.github.io/tags/fpga/</link><pubDate>Sat, 16 Nov 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/fpga/</guid><description/></item><item><title>FSM</title><link>https://will-l10.github.io/tags/fsm/</link><pubDate>Sat, 16 Nov 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/fsm/</guid><description/></item><item><title>Processor Design</title><link>https://will-l10.github.io/tags/processor-design/</link><pubDate>Sat, 16 Nov 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/processor-design/</guid><description/></item><item><title>SystemVerilog</title><link>https://will-l10.github.io/tags/systemverilog/</link><pubDate>Sat, 16 Nov 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/systemverilog/</guid><description/></item><item><title>ARM Architecture</title><link>https://will-l10.github.io/tags/arm-architecture/</link><pubDate>Tue, 15 Oct 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/arm-architecture/</guid><description/></item><item><title>Digital Design</title><link>https://will-l10.github.io/tags/digital-design/</link><pubDate>Tue, 15 Oct 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/digital-design/</guid><description/></item><item><title>Verilog</title><link>https://will-l10.github.io/tags/verilog/</link><pubDate>Tue, 15 Oct 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/verilog/</guid><description/></item><item><title>MIPS</title><link>https://will-l10.github.io/tags/mips/</link><pubDate>Fri, 20 Sep 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/mips/</guid><description/></item><item><title>Pipelining</title><link>https://will-l10.github.io/tags/pipelining/</link><pubDate>Fri, 20 Sep 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/pipelining/</guid><description/></item><item><title>Algorithm Design</title><link>https://will-l10.github.io/tags/algorithm-design/</link><pubDate>Sat, 10 Aug 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/algorithm-design/</guid><description/></item><item><title>Construction</title><link>https://will-l10.github.io/tags/construction/</link><pubDate>Mon, 15 Jul 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/construction/</guid><description/></item><item><title>Electrical Installation</title><link>https://will-l10.github.io/tags/electrical-installation/</link><pubDate>Mon, 15 Jul 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/electrical-installation/</guid><description/></item><item><title>Project Management</title><link>https://will-l10.github.io/tags/project-management/</link><pubDate>Mon, 15 Jul 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/project-management/</guid><description/></item><item><title>Renovation</title><link>https://will-l10.github.io/tags/renovation/</link><pubDate>Mon, 15 Jul 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/tags/renovation/</guid><description/></item></channel></rss>