Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 14:27:51 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                      Path #1                                                                                                      |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                             3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |                0.642 |                                                                                                                                                                                                            20.159 |                                                                                                                                                                              17.844 |
| Logic Delay               | 0.097(16%)           | 4.750(24%)                                                                                                                                                                                                        | 3.958(23%)                                                                                                                                                                          |
| Net Delay                 | 0.545(84%)           | 15.409(76%)                                                                                                                                                                                                       | 13.886(77%)                                                                                                                                                                         |
| Clock Skew                |               -0.100 |                                                                                                                                                                                                             0.378 |                                                                                                                                                                              -0.757 |
| Slack                     |                2.374 |                                                                                                                                                                                                           -16.664 |                                                                                                                                                                             -15.484 |
| Timing Exception          |                      |                                                                                                                                                                                                                   |                                                                                                                                                                                     |
| Bounding Box Size         | 5% x 1%              | 22% x 3%                                                                                                                                                                                                          | 20% x 3%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                                            | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                               249 |                                                                                                                                                                                 205 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                                                                40 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT2 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                 |
| DSP Block                 | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                47 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[341]/C    | muon_cand_21.pt[1]/C                                                                                                                                                                                              | sr_p.sr_1_9.sector_ret_66/C                                                                                                                                                         |
| End Point Pin             | muon_cand_21.pt[1]/D | sr_p.sr_1_9.sector_ret_66/D                                                                                                                                                                                       | sr_p.sr_1[252]/D                                                                                                                                                                    |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #2                                                                                                 |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                   3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |                0.642 |                                                                                                                                                                                                  19.840 |                                                                                                                                                                              17.667 |
| Logic Delay               | 0.097(16%)           | 4.701(24%)                                                                                                                                                                                              | 4.135(24%)                                                                                                                                                                          |
| Net Delay                 | 0.545(84%)           | 15.139(76%)                                                                                                                                                                                             | 13.532(76%)                                                                                                                                                                         |
| Clock Skew                |               -0.100 |                                                                                                                                                                                                   0.060 |                                                                                                                                                                              -0.395 |
| Slack                     |                2.374 |                                                                                                                                                                                                 -16.663 |                                                                                                                                                                             -14.945 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                                                     |
| Bounding Box Size         | 5% x 1%              | 19% x 3%                                                                                                                                                                                                | 20% x 3%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                                  | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     251 |                                                                                                                                                                                 204 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                 |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      47 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[341]/C    | muon_cand_21.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_427/C                                                                                                                                                          |
| End Point Pin             | muon_cand_21.pt[1]/D | sr_p.sr_1_15.roi_ret_427/D                                                                                                                                                                              | sr_p.sr_1[252]/D                                                                                                                                                                    |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                            Path #3                                                                                            |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                                                                                         3.125 |                                                                                                                                                                                         3.125 |
| Path Delay                |               0.379 |                                                                                                                                                                                        19.817 |                                                                                                                                                                                        18.016 |
| Logic Delay               | 0.096(26%)          | 4.155(21%)                                                                                                                                                                                    | 4.073(23%)                                                                                                                                                                                    |
| Net Delay                 | 0.283(74%)          | 15.662(79%)                                                                                                                                                                                   | 13.943(77%)                                                                                                                                                                                   |
| Clock Skew                |              -0.100 |                                                                                                                                                                                         0.041 |                                                                                                                                                                                        -0.375 |
| Slack                     |               2.637 |                                                                                                                                                                                       -16.659 |                                                                                                                                                                                       -15.274 |
| Timing Exception          |                     |                                                                                                                                                                                               |                                                                                                                                                                                               |
| Bounding Box Size         | 2% x 0%             | 21% x 3%                                                                                                                                                                                      | 22% x 3%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                           226 |                                                                                                                                                                                           194 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Fixed Route               |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                   0 |                                                                                                                                                                                            36 |                                                                                                                                                                                            36 |
| Routes                    |                   1 |                                                                                                                                                                                            36 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                           | clk                                                                                                                                                                                           |
| End Point Clock           | clk                 | clk                                                                                                                                                                                           | clk                                                                                                                                                                                           |
| DSP Block                 | None                | None                                                                                                                                                                                          | None                                                                                                                                                                                          |
| BRAM                      | None                | None                                                                                                                                                                                          | None                                                                                                                                                                                          |
| IO Crossings              |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| PBlocks                   |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| High Fanout               |                   1 |                                                                                                                                                                                            41 |                                                                                                                                                                                            16 |
| Dont Touch                |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Mark Debug                |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[84]/C    | muon_cand_5.pt[0]/C                                                                                                                                                                           | sr_p.sr_1_15.roi_ret_28707/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.roi_ret_28707/D                                                                                                                                                                  | sr_p.sr_1[252]/D                                                                                                                                                                              |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                    Path #4                                                                                                   |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                        3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |               0.379 |                                                                                                                                                                                                       19.861 |                                                                                                                                                                              18.066 |
| Logic Delay               | 0.096(26%)          | 4.314(22%)                                                                                                                                                                                                   | 3.833(22%)                                                                                                                                                                          |
| Net Delay                 | 0.283(74%)          | 15.547(78%)                                                                                                                                                                                                  | 14.233(78%)                                                                                                                                                                         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                        0.087 |                                                                                                                                                                              -0.414 |
| Slack                     |               2.637 |                                                                                                                                                                                                      -16.657 |                                                                                                                                                                             -15.363 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                                     |
| Bounding Box Size         | 2% x 0%             | 19% x 3%                                                                                                                                                                                                     | 22% x 3%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                                       | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          245 |                                                                                                                                                                                 198 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                  34 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                 |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                 |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           41 |                                                                                                                                                                                  16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[84]/C    | muon_cand_5.pt[0]/C                                                                                                                                                                                          | sr_p.sr_1_9.roi_ret_12/C                                                                                                                                                            |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_9.roi_ret_12/D                                                                                                                                                                                     | sr_p.sr_1[252]/D                                                                                                                                                                    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                      Path #5                                                                                                      |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                             3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |               0.379 |                                                                                                                                                                                                            19.860 |                                                                                                                                                                              17.995 |
| Logic Delay               | 0.096(26%)          | 4.360(22%)                                                                                                                                                                                                        | 3.896(22%)                                                                                                                                                                          |
| Net Delay                 | 0.283(74%)          | 15.500(78%)                                                                                                                                                                                                       | 14.099(78%)                                                                                                                                                                         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                             0.090 |                                                                                                                                                                              -0.426 |
| Slack                     |               2.637 |                                                                                                                                                                                                           -16.653 |                                                                                                                                                                             -15.304 |
| Timing Exception          |                     |                                                                                                                                                                                                                   |                                                                                                                                                                                     |
| Bounding Box Size         | 2% x 0%             | 19% x 3%                                                                                                                                                                                                          | 19% x 3%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                                            | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                               248 |                                                                                                                                                                                 198 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                   0 |                                                                                                                                                                                                                40 |                                                                                                                                                                                  34 |
| Routes                    |                   1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                 |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                 |
| DSP Block                 | None                | None                                                                                                                                                                                                              | None                                                                                                                                                                                |
| BRAM                      | None                | None                                                                                                                                                                                                              | None                                                                                                                                                                                |
| IO Crossings              |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                41 |                                                                                                                                                                                  16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[84]/C    | muon_cand_5.pt[0]/C                                                                                                                                                                                               | sr_p.sr_1_15.roi_ret_429/C                                                                                                                                                          |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.roi_ret_429/D                                                                                                                                                                                        | sr_p.sr_1[252]/D                                                                                                                                                                    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                    Path #6                                                                                                   |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                        3.125 |                                                                                                                                                                                              3.125 |
| Path Delay                |                0.642 |                                                                                                                                                                                                       19.811 |                                                                                                                                                                                             17.687 |
| Logic Delay               | 0.097(16%)           | 4.465(23%)                                                                                                                                                                                                   | 4.196(24%)                                                                                                                                                                                         |
| Net Delay                 | 0.545(84%)           | 15.346(77%)                                                                                                                                                                                                  | 13.491(76%)                                                                                                                                                                                        |
| Clock Skew                |               -0.100 |                                                                                                                                                                                                        0.046 |                                                                                                                                                                                             -0.380 |
| Slack                     |                2.374 |                                                                                                                                                                                                      -16.648 |                                                                                                                                                                                            -14.950 |
| Timing Exception          |                      |                                                                                                                                                                                                              |                                                                                                                                                                                                    |
| Bounding Box Size         | 5% x 1%              | 22% x 3%                                                                                                                                                                                                     | 19% x 3%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                                       | (1, 1)                                                                                                                                                                                             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                          244 |                                                                                                                                                                                                209 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                    0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                 37 |
| Routes                    |                    1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT2 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                |
| DSP Block                 | None                 | None                                                                                                                                                                                                         | None                                                                                                                                                                                               |
| BRAM                      | None                 | None                                                                                                                                                                                                         | None                                                                                                                                                                                               |
| IO Crossings              |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                           47 |                                                                                                                                                                                                 16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[341]/C    | muon_cand_21.pt[1]/C                                                                                                                                                                                         | sr_p.sr_1_15.roi_ret_2686/C                                                                                                                                                                        |
| End Point Pin             | muon_cand_21.pt[1]/D | sr_p.sr_1_15.roi_ret_2686/D                                                                                                                                                                                  | sr_p.sr_1[252]/D                                                                                                                                                                                   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                      Path #7                                                                                                      |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                             3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |               0.379 |                                                                                                                                                                                                            20.005 |                                                                                                                                                                              16.968 |
| Logic Delay               | 0.096(26%)          | 4.332(22%)                                                                                                                                                                                                        | 3.883(23%)                                                                                                                                                                          |
| Net Delay                 | 0.283(74%)          | 15.673(78%)                                                                                                                                                                                                       | 13.085(77%)                                                                                                                                                                         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                             0.241 |                                                                                                                                                                              -0.599 |
| Slack                     |               2.637 |                                                                                                                                                                                                           -16.647 |                                                                                                                                                                             -14.450 |
| Timing Exception          |                     |                                                                                                                                                                                                                   |                                                                                                                                                                                     |
| Bounding Box Size         | 2% x 0%             | 19% x 3%                                                                                                                                                                                                          | 18% x 3%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                                            | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                               245 |                                                                                                                                                                                 207 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                   0 |                                                                                                                                                                                                                40 |                                                                                                                                                                                  34 |
| Routes                    |                   1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                 |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                 |
| DSP Block                 | None                | None                                                                                                                                                                                                              | None                                                                                                                                                                                |
| BRAM                      | None                | None                                                                                                                                                                                                              | None                                                                                                                                                                                |
| IO Crossings              |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                41 |                                                                                                                                                                                  16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[84]/C    | muon_cand_5.pt[0]/C                                                                                                                                                                                               | sr_p.sr_1_15.roi_ret_28692/C                                                                                                                                                        |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.roi_ret_28692/D                                                                                                                                                                                      | sr_p.sr_1[252]/D                                                                                                                                                                    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #8                                                                                                 |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                   3.125 |                                                                                                                                                                                    3.125 |
| Path Delay                |                0.642 |                                                                                                                                                                                                  19.794 |                                                                                                                                                                                   17.735 |
| Logic Delay               | 0.097(16%)           | 4.743(24%)                                                                                                                                                                                              | 4.120(24%)                                                                                                                                                                               |
| Net Delay                 | 0.545(84%)           | 15.051(76%)                                                                                                                                                                                             | 13.615(76%)                                                                                                                                                                              |
| Clock Skew                |               -0.100 |                                                                                                                                                                                                   0.030 |                                                                                                                                                                                   -0.359 |
| Slack                     |                2.374 |                                                                                                                                                                                                 -16.647 |                                                                                                                                                                                  -14.977 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                                                          |
| Bounding Box Size         | 5% x 1%              | 19% x 3%                                                                                                                                                                                                | 20% x 3%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                                  | (1, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     251 |                                                                                                                                                                                      208 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                     |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                     |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      47 |                                                                                                                                                                                       16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[341]/C    | muon_cand_21.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_755/C                                                                                                                                                               |
| End Point Pin             | muon_cand_21.pt[1]/D | sr_p.sr_1_15.roi_ret_755/D                                                                                                                                                                              | sr_p.sr_1[252]/D                                                                                                                                                                         |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                         Path #9                                                                                                        |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                  3.125 |                                                                                                                                                                                              3.125 |
| Path Delay                |               0.379 |                                                                                                                                                                                                                 20.002 |                                                                                                                                                                                             18.340 |
| Logic Delay               | 0.096(26%)          | 4.607(24%)                                                                                                                                                                                                             | 4.546(25%)                                                                                                                                                                                         |
| Net Delay                 | 0.283(74%)          | 15.395(76%)                                                                                                                                                                                                            | 13.794(75%)                                                                                                                                                                                        |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                  0.254 |                                                                                                                                                                                             -0.616 |
| Slack                     |               2.637 |                                                                                                                                                                                                                -16.631 |                                                                                                                                                                                            -15.839 |
| Timing Exception          |                     |                                                                                                                                                                                                                        |                                                                                                                                                                                                    |
| Bounding Box Size         | 2% x 0%             | 18% x 3%                                                                                                                                                                                                               | 20% x 3%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                                                 | (1, 1)                                                                                                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                    250 |                                                                                                                                                                                                203 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                 37 |
| Routes                    |                   1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE LUT4 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                |
| DSP Block                 | None                | None                                                                                                                                                                                                                   | None                                                                                                                                                                                               |
| BRAM                      | None                | None                                                                                                                                                                                                                   | None                                                                                                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                 16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                 | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[84]/C    | muon_cand_5.pt[0]/C                                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_3083/C                                                                                                                                                                        |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.roi_ret_3083/D                                                                                                                                                                                            | sr_p.sr_1[252]/D                                                                                                                                                                                   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                      Path #10                                                                                                     |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                             3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |                0.642 |                                                                                                                                                                                                            20.125 |                                                                                                                                                                              17.799 |
| Logic Delay               | 0.097(16%)           | 4.598(23%)                                                                                                                                                                                                        | 4.067(23%)                                                                                                                                                                          |
| Net Delay                 | 0.545(84%)           | 15.527(77%)                                                                                                                                                                                                       | 13.732(77%)                                                                                                                                                                         |
| Clock Skew                |               -0.100 |                                                                                                                                                                                                             0.379 |                                                                                                                                                                              -0.756 |
| Slack                     |                2.374 |                                                                                                                                                                                                           -16.629 |                                                                                                                                                                             -15.438 |
| Timing Exception          |                      |                                                                                                                                                                                                                   |                                                                                                                                                                                     |
| Bounding Box Size         | 5% x 1%              | 22% x 3%                                                                                                                                                                                                          | 18% x 3%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                                            | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                               249 |                                                                                                                                                                                 199 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                                                                40 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT2 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                 |
| DSP Block                 | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                47 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[341]/C    | muon_cand_21.pt[1]/C                                                                                                                                                                                              | sr_p.sr_1_15.roi_ret_28700/C                                                                                                                                                        |
| End Point Pin             | muon_cand_21.pt[1]/D | sr_p.sr_1_15.roi_ret_28700/D                                                                                                                                                                                      | sr_p.sr_1[252]/D                                                                                                                                                                    |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 |  36 |  37 |  38 | 39 | 40 | 41 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+
| clk             | 3.125ns     |  2 |  1 |  1 | 19 | 26 | 94 | 58 | 53 | 69 | 165 | 240 | 180 | 76 | 14 |  2 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.57 |           3.55 |           37751 | 0(0.0%) | 333(1.5%) | 1159(5.1%) | 2632(11.7%) | 6129(27.2%) | 12274(54.5%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D001-freq320retfan16_rev_1 | 0.99 |           4.50 |           24762 | 0(0.0%) | 331(1.5%) | 1158(5.2%) | 2547(11.4%) | 6125(27.3%) | 12270(54.7%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       150% | (CLEM_X44Y515,CLEM_X51Y530)   | muon_sorter_1(94%)              |            0% |       5.18646 | 99%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                5 |       113% | (CLEL_R_X46Y505,CLEM_X61Y536) | muon_sorter_1(85%),wrapper(14%) |            0% |       4.56094 | 88%          | 0%         |   8% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                5 |       102% | (CLEM_X56Y497,CLEM_X71Y528)   | muon_sorter_1(87%),wrapper(12%) |            0% |       4.44238 | 84%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       112% | (CLEM_X52Y475,CLEM_X59Y490)   | muon_sorter_1(96%)              |            0% |       5.13997 | 97%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           0.974% | (CLEL_R_X36Y475,CLEM_X67Y538)   | muon_sorter_1(77%),wrapper(22%) |            0% |       3.99656 | 75%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.532% | (CLEM_X39Y468,CLEM_X54Y531)     | muon_sorter_1(78%),wrapper(21%) |            0% |       4.40895 | 83%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           0.792% | (CLEM_X37Y488,CLEL_R_X68Y551)   | muon_sorter_1(72%),wrapper(27%) |            0% |       3.24366 | 61%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                6 |           1.080% | (CLEM_X35Y464,CLEM_X66Y527)     | muon_sorter_1(78%),wrapper(21%) |            0% |       3.62844 | 68%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.461% | (CLEM_X54Y500,CLEM_X69Y531)     | muon_sorter_1(85%),wrapper(14%) |            0% |       4.45068 | 85%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                4 |           0.260% | (CLEL_R_X38Y510,CLEL_R_X53Y525) | muon_sorter_1(79%),wrapper(20%) |            0% |       4.64603 | 89%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.461% | (CLEL_R_X38Y509,CLEM_X69Y540)   | muon_sorter_1(73%),wrapper(26%) |            0% |       3.97392 | 75%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.519% | (CLEM_X48Y472,CLEM_X63Y503)     | muon_sorter_1(88%),wrapper(11%) |            0% |       4.37174 | 82%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.329% | (CLEL_R_X32Y470,CLEL_R_X79Y533) | muon_sorter_1(79%),wrapper(20%) |            0% |       2.93183 | 55%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           0.783% | (CLEM_X34Y481,CLEM_X65Y544)     | muon_sorter_1(71%),wrapper(28%) |            0% |       3.37119 | 63%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.280% | (CLEL_R_X32Y484,CLEM_X63Y547)   | muon_sorter_1(68%),wrapper(31%) |            0% |       3.00474 | 57%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.354% | (CLEM_X34Y472,CLEM_X65Y535)     | muon_sorter_1(78%),wrapper(21%) |            0% |       3.79363 | 71%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |        85% | (CLEM_X64Y508,CLEM_X71Y515)   | muon_sorter_1(91%),wrapper(8%)  |            0% |       5.16667 | 96%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                3 |        85% | (CLEM_X56Y516,CLEM_X63Y523)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.30398 | 83%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                2 |        87% | (CLEM_X48Y524,CLEM_X51Y527)   | muon_sorter_1(95%)              |            0% |       5.27679 | 100%         | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        87% | (CLEM_X48Y520,CLEM_X51Y523)   | muon_sorter_1(96%)              |            0% |       5.27679 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X44Y516,CLEM_X47Y519)   | muon_sorter_1(92%),wrapper(7%)  |            0% |       5.22321 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        87% | (CLEM_X44Y512,CLEM_X47Y515)   | muon_sorter_1(76%),wrapper(23%) |            0% |       4.90179 | 100%         | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X48Y512,CLEM_X51Y515)   | muon_sorter_1(87%),wrapper(12%) |            0% |       5.19196 | 99%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |        85% | (CLEM_X48Y492,CLEL_R_X55Y499) | muon_sorter_1(88%),wrapper(11%) |            0% |       4.32212 | 80%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X46Y484   | 302             | 430          | 88%                  | wrapper(58%),muon_sorter_1(41%) | Y                   |
| CLEM_X45Y480   | 299             | 434          | 85%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y483   | 302             | 431          | 85%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y482   | 302             | 432          | 85%                  | muon_sorter_1(72%),wrapper(27%) | Y                   |
| CLEL_R_X45Y481 | 301             | 433          | 84%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X45Y479   | 299             | 436          | 84%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y484 | 301             | 430          | 83%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y480 | 301             | 434          | 83%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X45Y483 | 301             | 431          | 83%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y485   | 302             | 429          | 82%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X49Y526   | 315             | 387          | 80%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X50Y525   | 319             | 388          | 79%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X50Y524   | 319             | 389          | 79%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X50Y525 | 321             | 388          | 79%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X50Y524 | 321             | 389          | 79%                  | muon_sorter_1(72%),wrapper(27%) | Y                   |
| CLEM_X51Y524   | 324             | 389          | 78%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X50Y526   | 319             | 387          | 78%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X52Y524   | 328             | 389          | 78%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X49Y526 | 317             | 387          | 78%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X49Y525 | 317             | 388          | 77%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


