{
    "MlibObjs": {},
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 95122
    },
    "PrevCompiledModules": {
        "NORM_stage_DEBUG": {
            "jirwz_d": {
                "bytes": 19424,
                "checksum": 4294967295,
                "mod": "NORM_stage_DEBUG",
                "mode": 4,
                "out": "jirwz_d.o",
                "archive": "archive.1/_prev_archive_1.a"
            }
        },
        "bank_top_0000": {
            "mjfYv_d": {
                "bytes": 213279,
                "checksum": 4294967295,
                "mod": "bank_top_0000",
                "mode": 4,
                "out": "mjfYv_d.o",
                "archive": "archive.1/_prev_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 35035,
                "checksum": 4294967295,
                "mod": "std",
                "mode": 4,
                "out": "reYIK_d.o",
                "archive": "archive.1/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7468,
                "checksum": 4294967295,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o"
            }
        },
        "testbench": {
            "iAVhC_d": {
                "bytes": 248914,
                "checksum": 4294967295,
                "mod": "testbench",
                "mode": 4,
                "out": "iAVhC_d.o",
                "archive": "archive.1/_prev_archive_1.a"
            }
        },
        "bfloat_MAC_pipe_OPT": {
            "jEMCn_d": {
                "bytes": 65116,
                "checksum": 4294967295,
                "mod": "bfloat_MAC_pipe_OPT",
                "mode": 4,
                "out": "jEMCn_d.o",
                "archive": "archive.1/_prev_archive_1.a"
            }
        }
    },
    "CurCompileModules": [
        "...MASTER..."
    ],
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module"
        ],
        "NORM_stage_DEBUG": [
            "NORM_stage_DEBUG",
            "jirwz",
            "module"
        ],
        "bank_top_0000": [
            "bank_top_0000",
            "mjfYv",
            "module"
        ],
        "bfloat_MAC_pipe_OPT": [
            "bfloat_MAC_pipe_OPT",
            "jEMCn",
            "module"
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_majflt": 0,
            "ru_stime_sec": 0.011998,
            "ru_utime_sec": 0.377942,
            "ru_minflt": 14932,
            "ru_maxrss_kb": 61888,
            "ru_nvcsw": 29,
            "ru_nivcsw": 14
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_stime_sec": 0.0009990000000000001,
            "ru_utime_sec": 0.0029989999999999999,
            "ru_minflt": 1852,
            "ru_maxrss_kb": 17328,
            "ru_nvcsw": 1,
            "ru_nivcsw": 9
        },
        "Frontend(%)": 98.437520348178509,
        "nQuads": 0,
        "nMops": 0,
        "totalObjSize": 102590,
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_stime_sec": 0.0009990000000000001,
            "ru_utime_sec": 0.0029989999999999999,
            "ru_minflt": 1852,
            "ru_maxrss_kb": 17328,
            "ru_nvcsw": 1,
            "ru_nivcsw": 9
        },
        "ru_self_end": {
            "ru_majflt": 0,
            "ru_stime_sec": 0.013997000000000001,
            "ru_utime_sec": 0.38394099999999998,
            "ru_minflt": 16407,
            "ru_maxrss_kb": 66320,
            "ru_nvcsw": 29,
            "ru_nivcsw": 17
        },
        "CodeGen(%)": 1.5624796518214978
    },
    "Misc": {
        "cwd": "/home/kch/work/TDRAM/run_app_platform/Device_top_sim_GDDR6_TASK/sim",
        "daidir_abs": "/home/kch/work/TDRAM/run_app_platform/Device_top_sim_GDDR6_TASK/sim/simv.daidir",
        "csrc_abs": "/home/kch/work/TDRAM/run_app_platform/Device_top_sim_GDDR6_TASK/sim/csrc",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.1"
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.14415.json"
    ],
    "CompileStatus": "Successful"
}