INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archive/4waytrafficlightsignal/Hybrid/FixedSequenceTrafficLightStateMachine.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archive/4waytrafficlightsignal/Hybrid/FixedSequenceTrafficLightStateMachine.srcs/sources_1/new/trafficlight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/archive/4waytrafficlightsignal/Hybrid/FixedSequenceTrafficLightStateMachine.srcs/sources_1/new/trafficlight.v:465]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/archive/4waytrafficlightsignal/Hybrid/FixedSequenceTrafficLightStateMachine.srcs/sources_1/new/trafficlight.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archive/4waytrafficlightsignal/Hybrid/FixedSequenceTrafficLightStateMachine.srcs/sim_1/new/traffictb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
