
Carver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ebc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000550  08008fd0  08008fd0  00018fd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009520  08009520  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  08009520  08009520  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009520  08009520  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009520  08009520  00019520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009524  08009524  00019524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08009528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000464  200001e8  08009710  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000064c  08009710  0002064c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ccb7  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004557  00000000  00000000  0003cec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00011a5a  00000000  00000000  0004141f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001018  00000000  00000000  00052e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000017c0  00000000  00000000  00053e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b4d6  00000000  00000000  00055658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021009  00000000  00000000  00070b2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096821  00000000  00000000  00091b37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00128358  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000494c  00000000  00000000  001283a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008fb4 	.word	0x08008fb4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08008fb4 	.word	0x08008fb4

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	; 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dea:	2afd      	cmp	r2, #253	; 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	; 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	; 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	; 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__gesf2>:
 8001038:	f04f 3cff 	mov.w	ip, #4294967295
 800103c:	e006      	b.n	800104c <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__lesf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	e002      	b.n	800104c <__cmpsf2+0x4>
 8001046:	bf00      	nop

08001048 <__cmpsf2>:
 8001048:	f04f 0c01 	mov.w	ip, #1
 800104c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001050:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001054:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	bf18      	it	ne
 800105e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001062:	d011      	beq.n	8001088 <__cmpsf2+0x40>
 8001064:	b001      	add	sp, #4
 8001066:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800106a:	bf18      	it	ne
 800106c:	ea90 0f01 	teqne	r0, r1
 8001070:	bf58      	it	pl
 8001072:	ebb2 0003 	subspl.w	r0, r2, r3
 8001076:	bf88      	it	hi
 8001078:	17c8      	asrhi	r0, r1, #31
 800107a:	bf38      	it	cc
 800107c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001080:	bf18      	it	ne
 8001082:	f040 0001 	orrne.w	r0, r0, #1
 8001086:	4770      	bx	lr
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__cmpsf2+0x4c>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d105      	bne.n	80010a0 <__cmpsf2+0x58>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d1e4      	bne.n	8001064 <__cmpsf2+0x1c>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d0e1      	beq.n	8001064 <__cmpsf2+0x1c>
 80010a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <__aeabi_cfrcmple>:
 80010a8:	4684      	mov	ip, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4661      	mov	r1, ip
 80010ae:	e7ff      	b.n	80010b0 <__aeabi_cfcmpeq>

080010b0 <__aeabi_cfcmpeq>:
 80010b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010b2:	f7ff ffc9 	bl	8001048 <__cmpsf2>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	bf48      	it	mi
 80010ba:	f110 0f00 	cmnmi.w	r0, #0
 80010be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010c0 <__aeabi_fcmpeq>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff fff4 	bl	80010b0 <__aeabi_cfcmpeq>
 80010c8:	bf0c      	ite	eq
 80010ca:	2001      	moveq	r0, #1
 80010cc:	2000      	movne	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmplt>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffea 	bl	80010b0 <__aeabi_cfcmpeq>
 80010dc:	bf34      	ite	cc
 80010de:	2001      	movcc	r0, #1
 80010e0:	2000      	movcs	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmple>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffe0 	bl	80010b0 <__aeabi_cfcmpeq>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpge>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffd2 	bl	80010a8 <__aeabi_cfrcmple>
 8001104:	bf94      	ite	ls
 8001106:	2001      	movls	r0, #1
 8001108:	2000      	movhi	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpgt>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffc8 	bl	80010a8 <__aeabi_cfrcmple>
 8001118:	bf34      	ite	cc
 800111a:	2001      	movcc	r0, #1
 800111c:	2000      	movcs	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_d2lz>:
 8001124:	b538      	push	{r3, r4, r5, lr}
 8001126:	4605      	mov	r5, r0
 8001128:	460c      	mov	r4, r1
 800112a:	2200      	movs	r2, #0
 800112c:	2300      	movs	r3, #0
 800112e:	4628      	mov	r0, r5
 8001130:	4621      	mov	r1, r4
 8001132:	f7ff fc4d 	bl	80009d0 <__aeabi_dcmplt>
 8001136:	b928      	cbnz	r0, 8001144 <__aeabi_d2lz+0x20>
 8001138:	4628      	mov	r0, r5
 800113a:	4621      	mov	r1, r4
 800113c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001140:	f000 b80a 	b.w	8001158 <__aeabi_d2ulz>
 8001144:	4628      	mov	r0, r5
 8001146:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800114a:	f000 f805 	bl	8001158 <__aeabi_d2ulz>
 800114e:	4240      	negs	r0, r0
 8001150:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001154:	bd38      	pop	{r3, r4, r5, pc}
 8001156:	bf00      	nop

08001158 <__aeabi_d2ulz>:
 8001158:	b5d0      	push	{r4, r6, r7, lr}
 800115a:	2200      	movs	r2, #0
 800115c:	4b0b      	ldr	r3, [pc, #44]	; (800118c <__aeabi_d2ulz+0x34>)
 800115e:	4606      	mov	r6, r0
 8001160:	460f      	mov	r7, r1
 8001162:	f7ff f9c3 	bl	80004ec <__aeabi_dmul>
 8001166:	f7ff fc99 	bl	8000a9c <__aeabi_d2uiz>
 800116a:	4604      	mov	r4, r0
 800116c:	f7ff f944 	bl	80003f8 <__aeabi_ui2d>
 8001170:	2200      	movs	r2, #0
 8001172:	4b07      	ldr	r3, [pc, #28]	; (8001190 <__aeabi_d2ulz+0x38>)
 8001174:	f7ff f9ba 	bl	80004ec <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	4630      	mov	r0, r6
 800117e:	4639      	mov	r1, r7
 8001180:	f7fe fffc 	bl	800017c <__aeabi_dsub>
 8001184:	f7ff fc8a 	bl	8000a9c <__aeabi_d2uiz>
 8001188:	4621      	mov	r1, r4
 800118a:	bdd0      	pop	{r4, r6, r7, pc}
 800118c:	3df00000 	.word	0x3df00000
 8001190:	41f00000 	.word	0x41f00000

08001194 <IO_init_ADC_DMA>:
	var->Sense_48V = map(ADC_buffer[2], 0, 4096, 0, 48);

}

void IO_init_ADC_DMA(){
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_buffer, 4);
 8001194:	2204      	movs	r2, #4
 8001196:	4902      	ldr	r1, [pc, #8]	; (80011a0 <IO_init_ADC_DMA+0xc>)
 8001198:	4802      	ldr	r0, [pc, #8]	; (80011a4 <IO_init_ADC_DMA+0x10>)
 800119a:	f001 b997 	b.w	80024cc <HAL_ADC_Start_DMA>
 800119e:	bf00      	nop
 80011a0:	20000204 	.word	0x20000204
 80011a4:	200002f4 	.word	0x200002f4

080011a8 <map>:
}

float map(float value, int32_t m, int32_t n, int32_t x, int32_t y){
 80011a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80011ac:	4680      	mov	r8, r0
	float return_value;
	return_value = (value - m) / (n - m) * (y - x) + x;
 80011ae:	4618      	mov	r0, r3
float map(float value, int32_t m, int32_t n, int32_t x, int32_t y){
 80011b0:	461c      	mov	r4, r3
 80011b2:	4691      	mov	r9, r2
 80011b4:	460d      	mov	r5, r1
	return_value = (value - m) / (n - m) * (y - x) + x;
 80011b6:	f7ff fd9b 	bl	8000cf0 <__aeabi_i2f>
 80011ba:	4606      	mov	r6, r0
 80011bc:	4628      	mov	r0, r5
 80011be:	f7ff fd97 	bl	8000cf0 <__aeabi_i2f>
 80011c2:	4601      	mov	r1, r0
 80011c4:	4640      	mov	r0, r8
 80011c6:	f7ff fcdd 	bl	8000b84 <__aeabi_fsub>
 80011ca:	4680      	mov	r8, r0
 80011cc:	eba9 0005 	sub.w	r0, r9, r5
 80011d0:	f7ff fd8e 	bl	8000cf0 <__aeabi_i2f>
 80011d4:	4601      	mov	r1, r0
 80011d6:	4640      	mov	r0, r8
 80011d8:	f7ff fe92 	bl	8000f00 <__aeabi_fdiv>
float map(float value, int32_t m, int32_t n, int32_t x, int32_t y){
 80011dc:	9f08      	ldr	r7, [sp, #32]
	return_value = (value - m) / (n - m) * (y - x) + x;
 80011de:	4605      	mov	r5, r0
 80011e0:	1b38      	subs	r0, r7, r4
 80011e2:	f7ff fd85 	bl	8000cf0 <__aeabi_i2f>
 80011e6:	4601      	mov	r1, r0
 80011e8:	4628      	mov	r0, r5
 80011ea:	f7ff fdd5 	bl	8000d98 <__aeabi_fmul>
 80011ee:	4631      	mov	r1, r6
 80011f0:	f7ff fcca 	bl	8000b88 <__addsf3>
 80011f4:	4605      	mov	r5, r0
	if(return_value > y){
 80011f6:	4638      	mov	r0, r7
 80011f8:	f7ff fd7a 	bl	8000cf0 <__aeabi_i2f>
 80011fc:	4629      	mov	r1, r5
 80011fe:	4604      	mov	r4, r0
 8001200:	f7ff ff68 	bl	80010d4 <__aeabi_fcmplt>
 8001204:	b928      	cbnz	r0, 8001212 <map+0x6a>
		return_value = y;
	}else if(return_value < x){
 8001206:	4629      	mov	r1, r5
 8001208:	4630      	mov	r0, r6
 800120a:	f7ff ff81 	bl	8001110 <__aeabi_fcmpgt>
 800120e:	b118      	cbz	r0, 8001218 <map+0x70>
		return_value = x;
 8001210:	4634      	mov	r4, r6
	}
	return return_value;
}
 8001212:	4620      	mov	r0, r4
 8001214:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return_value = (value - m) / (n - m) * (y - x) + x;
 8001218:	462c      	mov	r4, r5
	return return_value;
 800121a:	e7fa      	b.n	8001212 <map+0x6a>

0800121c <IO_read_write>:
void IO_read_write(IOtypedef *var) {
 800121c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t AUTO_CMD = HAL_GPIO_ReadPin(AUTO_CMD_GPIO_Port, AUTO_CMD_Pin);
 800121e:	2101      	movs	r1, #1
void IO_read_write(IOtypedef *var) {
 8001220:	4604      	mov	r4, r0
	uint8_t AUTO_CMD = HAL_GPIO_ReadPin(AUTO_CMD_GPIO_Port, AUTO_CMD_Pin);
 8001222:	4835      	ldr	r0, [pc, #212]	; (80012f8 <IO_read_write+0xdc>)
 8001224:	f002 f82a 	bl	800327c <HAL_GPIO_ReadPin>
 8001228:	4605      	mov	r5, r0
	uint8_t MANUAL_CMD = HAL_GPIO_ReadPin(MANUAL_CMD_GPIO_Port, MANUAL_CMD_Pin);
 800122a:	2102      	movs	r1, #2
 800122c:	4832      	ldr	r0, [pc, #200]	; (80012f8 <IO_read_write+0xdc>)
 800122e:	f002 f825 	bl	800327c <HAL_GPIO_ReadPin>
	if ((AUTO_CMD && MANUAL_CMD) || (!AUTO_CMD && !MANUAL_CMD)) {
 8001232:	b10d      	cbz	r5, 8001238 <IO_read_write+0x1c>
 8001234:	2800      	cmp	r0, #0
 8001236:	d053      	beq.n	80012e0 <IO_read_write+0xc4>
		var->DrivingMode = MODE_MANUAL;
 8001238:	2300      	movs	r3, #0
		var->DrivingMode = MODE_AUTO;
 800123a:	7023      	strb	r3, [r4, #0]
	uint8_t P = HAL_GPIO_ReadPin(Gear_P_GPIO_Port, Gear_P_Pin);
 800123c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001240:	482e      	ldr	r0, [pc, #184]	; (80012fc <IO_read_write+0xe0>)
 8001242:	f002 f81b 	bl	800327c <HAL_GPIO_ReadPin>
	uint8_t R = HAL_GPIO_ReadPin(Gear_R_GPIO_Port, Gear_R_Pin);
 8001246:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	uint8_t P = HAL_GPIO_ReadPin(Gear_P_GPIO_Port, Gear_P_Pin);
 800124a:	4607      	mov	r7, r0
	uint8_t R = HAL_GPIO_ReadPin(Gear_R_GPIO_Port, Gear_R_Pin);
 800124c:	482b      	ldr	r0, [pc, #172]	; (80012fc <IO_read_write+0xe0>)
 800124e:	f002 f815 	bl	800327c <HAL_GPIO_ReadPin>
	uint8_t N = HAL_GPIO_ReadPin(Gear_N_GPIO_Port, Gear_N_Pin);
 8001252:	f44f 4180 	mov.w	r1, #16384	; 0x4000
	uint8_t R = HAL_GPIO_ReadPin(Gear_R_GPIO_Port, Gear_R_Pin);
 8001256:	4606      	mov	r6, r0
	uint8_t N = HAL_GPIO_ReadPin(Gear_N_GPIO_Port, Gear_N_Pin);
 8001258:	4828      	ldr	r0, [pc, #160]	; (80012fc <IO_read_write+0xe0>)
 800125a:	f002 f80f 	bl	800327c <HAL_GPIO_ReadPin>
	uint8_t D = HAL_GPIO_ReadPin(Gear_D_GPIO_Port, Gear_D_Pin);
 800125e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	uint8_t N = HAL_GPIO_ReadPin(Gear_N_GPIO_Port, Gear_N_Pin);
 8001262:	4605      	mov	r5, r0
	uint8_t D = HAL_GPIO_ReadPin(Gear_D_GPIO_Port, Gear_D_Pin);
 8001264:	4825      	ldr	r0, [pc, #148]	; (80012fc <IO_read_write+0xe0>)
 8001266:	f002 f809 	bl	800327c <HAL_GPIO_ReadPin>
	if (P + R + N + D == 1) {
 800126a:	19bb      	adds	r3, r7, r6
 800126c:	442b      	add	r3, r5
 800126e:	4403      	add	r3, r0
 8001270:	2b01      	cmp	r3, #1
 8001272:	d103      	bne.n	800127c <IO_read_write+0x60>
		if (P) {
 8001274:	2f00      	cmp	r7, #0
 8001276:	d035      	beq.n	80012e4 <IO_read_write+0xc8>
			var->Gear = GEAR_P;
 8001278:	2300      	movs	r3, #0
			var->Gear = GEAR_D;
 800127a:	7063      	strb	r3, [r4, #1]
	var->DrivingDirection = (!(int8_t)HAL_GPIO_ReadPin(DIR_SIG_GPIO_Port, DIR_SIG_Pin) * 2) - 1;
 800127c:	2102      	movs	r1, #2
 800127e:	481f      	ldr	r0, [pc, #124]	; (80012fc <IO_read_write+0xe0>)
 8001280:	f001 fffc 	bl	800327c <HAL_GPIO_ReadPin>
 8001284:	2800      	cmp	r0, #0
 8001286:	bf0c      	ite	eq
 8001288:	2301      	moveq	r3, #1
 800128a:	f04f 33ff 	movne.w	r3, #4294967295
	var->BrakeStatus = HAL_GPIO_ReadPin(BRAKE_SIG_GPIO_Port, BRAKE_SIG_Pin);
 800128e:	f44f 7100 	mov.w	r1, #512	; 0x200
	var->DrivingDirection = (!(int8_t)HAL_GPIO_ReadPin(DIR_SIG_GPIO_Port, DIR_SIG_Pin) * 2) - 1;
 8001292:	70a3      	strb	r3, [r4, #2]
	var->BrakeStatus = HAL_GPIO_ReadPin(BRAKE_SIG_GPIO_Port, BRAKE_SIG_Pin);
 8001294:	4819      	ldr	r0, [pc, #100]	; (80012fc <IO_read_write+0xe0>)
 8001296:	f001 fff1 	bl	800327c <HAL_GPIO_ReadPin>
	var->Throttle = ADC_buffer[1] * var->DrivingDirection;
 800129a:	4d19      	ldr	r5, [pc, #100]	; (8001300 <IO_read_write+0xe4>)
	var->BrakeStatus = HAL_GPIO_ReadPin(BRAKE_SIG_GPIO_Port, BRAKE_SIG_Pin);
 800129c:	70e0      	strb	r0, [r4, #3]
	var->Throttle = ADC_buffer[1] * var->DrivingDirection;
 800129e:	886b      	ldrh	r3, [r5, #2]
 80012a0:	f994 0002 	ldrsb.w	r0, [r4, #2]
 80012a4:	4358      	muls	r0, r3
 80012a6:	f7ff fd23 	bl	8000cf0 <__aeabi_i2f>
 80012aa:	6060      	str	r0, [r4, #4]
	var->Sense_24V = map(ADC_buffer[0], 0, 4096, 0, 24);
 80012ac:	8828      	ldrh	r0, [r5, #0]
 80012ae:	f7ff fd1b 	bl	8000ce8 <__aeabi_ui2f>
 80012b2:	2318      	movs	r3, #24
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2300      	movs	r3, #0
 80012b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012bc:	4619      	mov	r1, r3
 80012be:	f7ff ff73 	bl	80011a8 <map>
 80012c2:	60e0      	str	r0, [r4, #12]
	var->Sense_48V = map(ADC_buffer[2], 0, 4096, 0, 48);
 80012c4:	88a8      	ldrh	r0, [r5, #4]
 80012c6:	f7ff fd0f 	bl	8000ce8 <__aeabi_ui2f>
 80012ca:	2330      	movs	r3, #48	; 0x30
 80012cc:	9300      	str	r3, [sp, #0]
 80012ce:	2300      	movs	r3, #0
 80012d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012d4:	4619      	mov	r1, r3
 80012d6:	f7ff ff67 	bl	80011a8 <map>
 80012da:	60a0      	str	r0, [r4, #8]
}
 80012dc:	b003      	add	sp, #12
 80012de:	bdf0      	pop	{r4, r5, r6, r7, pc}
		var->DrivingMode = MODE_AUTO;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e7aa      	b.n	800123a <IO_read_write+0x1e>
		} else if (R) {
 80012e4:	2e00      	cmp	r6, #0
 80012e6:	d1c8      	bne.n	800127a <IO_read_write+0x5e>
		} else if (N) {
 80012e8:	b10d      	cbz	r5, 80012ee <IO_read_write+0xd2>
			var->Gear = GEAR_N;
 80012ea:	2302      	movs	r3, #2
 80012ec:	e7c5      	b.n	800127a <IO_read_write+0x5e>
		} else if (D) {
 80012ee:	2800      	cmp	r0, #0
 80012f0:	d0c4      	beq.n	800127c <IO_read_write+0x60>
			var->Gear = GEAR_D;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e7c1      	b.n	800127a <IO_read_write+0x5e>
 80012f6:	bf00      	nop
 80012f8:	40010800 	.word	0x40010800
 80012fc:	40010c00 	.word	0x40010c00
 8001300:	20000204 	.word	0x20000204

08001304 <UART_PC_Set>:
int rxIndex = 0;

// FUNCTIONS ======================================================================================

void UART_PC_Set(UART_HandleTypeDef *huart) {
	PChuart = huart;
 8001304:	4b02      	ldr	r3, [pc, #8]	; (8001310 <UART_PC_Set+0xc>)
	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
 8001306:	2201      	movs	r2, #1
 8001308:	4902      	ldr	r1, [pc, #8]	; (8001314 <UART_PC_Set+0x10>)
	PChuart = huart;
 800130a:	6018      	str	r0, [r3, #0]
	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
 800130c:	f003 b92d 	b.w	800456a <HAL_UART_Receive_IT>
 8001310:	2000020c 	.word	0x2000020c
 8001314:	20000210 	.word	0x20000210

08001318 <ProcessCommand>:
	}

	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
}

void ProcessCommand(const char *command) {
 8001318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	char *token;
	int paramIndex = 0;

	// Split the command into parameters
	token = strtok((char*) command, " ");
 800131a:	492b      	ldr	r1, [pc, #172]	; (80013c8 <ProcessCommand+0xb0>)
 800131c:	f004 fe56 	bl	8005fcc <strtok>
	int paramIndex = 0;
 8001320:	2400      	movs	r4, #0
	token = strtok((char*) command, " ");
 8001322:	4601      	mov	r1, r0
	while (token != NULL && paramIndex < MAX_PARAMS_COUNT) {
		strncpy(rxParameters[paramIndex], token, MAX_PARAM_SIZE - 1);
		rxParameters[paramIndex][MAX_PARAM_SIZE - 1] = '\0'; // Ensure null-termination
 8001324:	4626      	mov	r6, r4
 8001326:	4d29      	ldr	r5, [pc, #164]	; (80013cc <ProcessCommand+0xb4>)
		paramIndex++;
		token = strtok(NULL, " ");
 8001328:	4f27      	ldr	r7, [pc, #156]	; (80013c8 <ProcessCommand+0xb0>)
	while (token != NULL && paramIndex < MAX_PARAMS_COUNT) {
 800132a:	b109      	cbz	r1, 8001330 <ProcessCommand+0x18>
 800132c:	2c05      	cmp	r4, #5
 800132e:	d10e      	bne.n	800134e <ProcessCommand+0x36>
	}

	// Compare the command and perform actions
	if (strcmp(rxParameters[0], "1") == 0) {
 8001330:	4927      	ldr	r1, [pc, #156]	; (80013d0 <ProcessCommand+0xb8>)
 8001332:	4826      	ldr	r0, [pc, #152]	; (80013cc <ProcessCommand+0xb4>)
 8001334:	f7fe ff0c 	bl	8000150 <strcmp>
 8001338:	b9b0      	cbnz	r0, 8001368 <ProcessCommand+0x50>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800133a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800133e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001342:	f500 3088 	add.w	r0, r0, #69632	; 0x11000

//	sprintf(output, "PARAMETERS %d\r\n", paramIndex);
//	HAL_UART_Transmit(PChuart, (uint8_t*) output, strlen(output), HAL_MAX_DELAY);
//	sprintf(output, "%s %s %s %s %s\r\n", rxParameters[0], rxParameters[1], rxParameters[2], rxParameters[3], rxParameters[4]);
//	HAL_UART_Transmit(PChuart, (uint8_t*) output, strlen(output), HAL_MAX_DELAY);
}
 8001346:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 800134a:	f001 bfa2 	b.w	8003292 <HAL_GPIO_TogglePin>
		strncpy(rxParameters[paramIndex], token, MAX_PARAM_SIZE - 1);
 800134e:	2213      	movs	r2, #19
 8001350:	4628      	mov	r0, r5
 8001352:	f004 f817 	bl	8005384 <strncpy>
		token = strtok(NULL, " ");
 8001356:	4639      	mov	r1, r7
		rxParameters[paramIndex][MAX_PARAM_SIZE - 1] = '\0'; // Ensure null-termination
 8001358:	74ee      	strb	r6, [r5, #19]
		token = strtok(NULL, " ");
 800135a:	2000      	movs	r0, #0
 800135c:	f004 fe36 	bl	8005fcc <strtok>
		paramIndex++;
 8001360:	3401      	adds	r4, #1
		token = strtok(NULL, " ");
 8001362:	4601      	mov	r1, r0
 8001364:	3514      	adds	r5, #20
 8001366:	e7e0      	b.n	800132a <ProcessCommand+0x12>
	} else if (strcmp(rxParameters[0], "RELAY") == 0) {
 8001368:	491a      	ldr	r1, [pc, #104]	; (80013d4 <ProcessCommand+0xbc>)
 800136a:	4818      	ldr	r0, [pc, #96]	; (80013cc <ProcessCommand+0xb4>)
 800136c:	f7fe fef0 	bl	8000150 <strcmp>
 8001370:	b918      	cbnz	r0, 800137a <ProcessCommand+0x62>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8001372:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001376:	4818      	ldr	r0, [pc, #96]	; (80013d8 <ProcessCommand+0xc0>)
 8001378:	e7e5      	b.n	8001346 <ProcessCommand+0x2e>
	} else if (strcmp(rxParameters[0], "STE") == 0) {
 800137a:	4918      	ldr	r1, [pc, #96]	; (80013dc <ProcessCommand+0xc4>)
 800137c:	4813      	ldr	r0, [pc, #76]	; (80013cc <ProcessCommand+0xb4>)
 800137e:	f7fe fee7 	bl	8000150 <strcmp>
 8001382:	4604      	mov	r4, r0
 8001384:	b940      	cbnz	r0, 8001398 <ProcessCommand+0x80>
		int16_t ste_value = atoi(rxParameters[1]);
 8001386:	4816      	ldr	r0, [pc, #88]	; (80013e0 <ProcessCommand+0xc8>)
 8001388:	f003 f900 	bl	800458c <atoi>
 800138c:	b200      	sxth	r0, r0
		if(ste_value < -100){
 800138e:	f110 0f64 	cmn.w	r0, #100	; 0x64
 8001392:	4d14      	ldr	r5, [pc, #80]	; (80013e4 <ProcessCommand+0xcc>)
 8001394:	da01      	bge.n	800139a <ProcessCommand+0x82>
			IOVar.SteeringEnable = 0;
 8001396:	742c      	strb	r4, [r5, #16]
}
 8001398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			IOVar.SteeringEnable = 1;
 800139a:	2301      	movs	r3, #1
 800139c:	742b      	strb	r3, [r5, #16]
			IOVar.SteeringAngle = ste_value * 10000.0 / 360.0;
 800139e:	f7ff f83b 	bl	8000418 <__aeabi_i2d>
 80013a2:	a307      	add	r3, pc, #28	; (adr r3, 80013c0 <ProcessCommand+0xa8>)
 80013a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a8:	f7ff f8a0 	bl	80004ec <__aeabi_dmul>
 80013ac:	2200      	movs	r2, #0
 80013ae:	4b0e      	ldr	r3, [pc, #56]	; (80013e8 <ProcessCommand+0xd0>)
 80013b0:	f7ff f9c6 	bl	8000740 <__aeabi_ddiv>
 80013b4:	f7ff fb4a 	bl	8000a4c <__aeabi_d2iz>
 80013b8:	8268      	strh	r0, [r5, #18]
}
 80013ba:	e7ed      	b.n	8001398 <ProcessCommand+0x80>
 80013bc:	f3af 8000 	nop.w
 80013c0:	00000000 	.word	0x00000000
 80013c4:	40c38800 	.word	0x40c38800
 80013c8:	080094b0 	.word	0x080094b0
 80013cc:	20000290 	.word	0x20000290
 80013d0:	08008fd0 	.word	0x08008fd0
 80013d4:	08008fd2 	.word	0x08008fd2
 80013d8:	40010c00 	.word	0x40010c00
 80013dc:	08008fd8 	.word	0x08008fd8
 80013e0:	200002a4 	.word	0x200002a4
 80013e4:	200003e4 	.word	0x200003e4
 80013e8:	40768000 	.word	0x40768000

080013ec <UART_PC_Callback>:
void UART_PC_Callback(UART_HandleTypeDef *huart) {
 80013ec:	b570      	push	{r4, r5, r6, lr}
	if (huart != PChuart) {
 80013ee:	4d11      	ldr	r5, [pc, #68]	; (8001434 <UART_PC_Callback+0x48>)
 80013f0:	682b      	ldr	r3, [r5, #0]
 80013f2:	4283      	cmp	r3, r0
 80013f4:	d11d      	bne.n	8001432 <UART_PC_Callback+0x46>
	if (RxBuffer[0] == '\r') {
 80013f6:	4b10      	ldr	r3, [pc, #64]	; (8001438 <UART_PC_Callback+0x4c>)
 80013f8:	781a      	ldrb	r2, [r3, #0]
 80013fa:	2a0d      	cmp	r2, #13
 80013fc:	d00b      	beq.n	8001416 <UART_PC_Callback+0x2a>
		if (rxIndex > 0) {
 80013fe:	4c0f      	ldr	r4, [pc, #60]	; (800143c <UART_PC_Callback+0x50>)
	} else if (RxBuffer[0] == '\n') {
 8001400:	2a0a      	cmp	r2, #10
		if (rxIndex > 0) {
 8001402:	6823      	ldr	r3, [r4, #0]
	} else if (RxBuffer[0] == '\n') {
 8001404:	d10e      	bne.n	8001424 <UART_PC_Callback+0x38>
		if (rxIndex > 0) {
 8001406:	2b00      	cmp	r3, #0
 8001408:	dd05      	ble.n	8001416 <UART_PC_Callback+0x2a>
			rxCommand[rxIndex] = '\0'; // Null-terminate the command string
 800140a:	2600      	movs	r6, #0
 800140c:	480c      	ldr	r0, [pc, #48]	; (8001440 <UART_PC_Callback+0x54>)
 800140e:	54c6      	strb	r6, [r0, r3]
			ProcessCommand(rxCommand);
 8001410:	f7ff ff82 	bl	8001318 <ProcessCommand>
			rxIndex = 0;
 8001414:	6026      	str	r6, [r4, #0]
	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
 8001416:	6828      	ldr	r0, [r5, #0]
 8001418:	2201      	movs	r2, #1
}
 800141a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
 800141e:	4906      	ldr	r1, [pc, #24]	; (8001438 <UART_PC_Callback+0x4c>)
 8001420:	f003 b8a3 	b.w	800456a <HAL_UART_Receive_IT>
		if (rxIndex < MAX_CMD_SIZE - 1) {
 8001424:	2b30      	cmp	r3, #48	; 0x30
			rxCommand[rxIndex] = RxBuffer[0];
 8001426:	bfdf      	itttt	le
 8001428:	4905      	ldrle	r1, [pc, #20]	; (8001440 <UART_PC_Callback+0x54>)
 800142a:	54ca      	strble	r2, [r1, r3]
			rxIndex++;
 800142c:	3301      	addle	r3, #1
 800142e:	6023      	strle	r3, [r4, #0]
 8001430:	e7f1      	b.n	8001416 <UART_PC_Callback+0x2a>
}
 8001432:	bd70      	pop	{r4, r5, r6, pc}
 8001434:	2000020c 	.word	0x2000020c
 8001438:	20000210 	.word	0x20000210
 800143c:	2000028c 	.word	0x2000028c
 8001440:	20000258 	.word	0x20000258

08001444 <UART_PC_Streamer>:

void UART_PC_Streamer(IOtypedef *var) {
 8001444:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001446:	4604      	mov	r4, r0
	static uint32_t next_run;
	static uint8_t iterator;
	if (HAL_GetTick() - next_run < 0) {
 8001448:	f000 fed2 	bl	80021f0 <HAL_GetTick>
		return;
	}
	next_run = HAL_GetTick() + 5;
 800144c:	f000 fed0 	bl	80021f0 <HAL_GetTick>
	iterator = (iterator + 1) % 2; // adjust this based on how many commands to be sent.
 8001450:	4a14      	ldr	r2, [pc, #80]	; (80014a4 <UART_PC_Streamer+0x60>)
 8001452:	4d15      	ldr	r5, [pc, #84]	; (80014a8 <UART_PC_Streamer+0x64>)
 8001454:	7813      	ldrb	r3, [r2, #0]
 8001456:	3301      	adds	r3, #1
 8001458:	f003 0301 	and.w	r3, r3, #1
 800145c:	7013      	strb	r3, [r2, #0]

	switch (iterator) {
 800145e:	b96b      	cbnz	r3, 800147c <UART_PC_Streamer+0x38>
	case 0: // Control Mode
		if (var->DrivingMode == MODE_AUTO) {
 8001460:	7823      	ldrb	r3, [r4, #0]
			HAL_UART_Transmit(PChuart, (uint8_t*) "MOD A\n", 7, HAL_MAX_DELAY);
 8001462:	2207      	movs	r2, #7
		if (var->DrivingMode == MODE_AUTO) {
 8001464:	2b01      	cmp	r3, #1
			HAL_UART_Transmit(PChuart, (uint8_t*) "MOD A\n", 7, HAL_MAX_DELAY);
 8001466:	f04f 33ff 	mov.w	r3, #4294967295
 800146a:	6828      	ldr	r0, [r5, #0]
 800146c:	bf0c      	ite	eq
 800146e:	490f      	ldreq	r1, [pc, #60]	; (80014ac <UART_PC_Streamer+0x68>)
		} else {
			HAL_UART_Transmit(PChuart, (uint8_t*) "MOD M\n", 7, HAL_MAX_DELAY);
 8001470:	490f      	ldrne	r1, [pc, #60]	; (80014b0 <UART_PC_Streamer+0x6c>)
	case 3:
		break;
	default:
		break;
	}
}
 8001472:	b003      	add	sp, #12
 8001474:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		HAL_UART_Transmit(PChuart, (uint8_t*) output, strlen(output), HAL_MAX_DELAY);
 8001478:	f002 be5f 	b.w	800413a <HAL_UART_Transmit>
		snprintf(output, sizeof(output), "TRQ %.2f\n", var->Throttle);
 800147c:	6860      	ldr	r0, [r4, #4]
 800147e:	f7fe ffdd 	bl	800043c <__aeabi_f2d>
 8001482:	4a0c      	ldr	r2, [pc, #48]	; (80014b4 <UART_PC_Streamer+0x70>)
 8001484:	e9cd 0100 	strd	r0, r1, [sp]
 8001488:	2146      	movs	r1, #70	; 0x46
 800148a:	480b      	ldr	r0, [pc, #44]	; (80014b8 <UART_PC_Streamer+0x74>)
 800148c:	f003 ff26 	bl	80052dc <sniprintf>
		HAL_UART_Transmit(PChuart, (uint8_t*) output, strlen(output), HAL_MAX_DELAY);
 8001490:	4809      	ldr	r0, [pc, #36]	; (80014b8 <UART_PC_Streamer+0x74>)
 8001492:	f7fe fe67 	bl	8000164 <strlen>
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
 800149a:	b282      	uxth	r2, r0
 800149c:	4906      	ldr	r1, [pc, #24]	; (80014b8 <UART_PC_Streamer+0x74>)
 800149e:	6828      	ldr	r0, [r5, #0]
 80014a0:	e7e7      	b.n	8001472 <UART_PC_Streamer+0x2e>
 80014a2:	bf00      	nop
 80014a4:	20000211 	.word	0x20000211
 80014a8:	2000020c 	.word	0x2000020c
 80014ac:	08008fdc 	.word	0x08008fdc
 80014b0:	08008fe3 	.word	0x08008fe3
 80014b4:	08008fea 	.word	0x08008fea
 80014b8:	20000212 	.word	0x20000212

080014bc <MX_ADC1_Init>:

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014bc:	4824      	ldr	r0, [pc, #144]	; (8001550 <MX_ADC1_Init+0x94>)
 80014be:	4a25      	ldr	r2, [pc, #148]	; (8001554 <MX_ADC1_Init+0x98>)
{
 80014c0:	b530      	push	{r4, r5, lr}
  hadc1.Instance = ADC1;
 80014c2:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014c4:	f44f 7280 	mov.w	r2, #256	; 0x100
  ADC_ChannelConfTypeDef sConfig = {0};
 80014c8:	2300      	movs	r3, #0
  hadc1.Init.ContinuousConvMode = ENABLE;
 80014ca:	2401      	movs	r4, #1
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
 80014cc:	2504      	movs	r5, #4
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014ce:	6082      	str	r2, [r0, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014d0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
{
 80014d4:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80014d6:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80014da:	9303      	str	r3, [sp, #12]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80014dc:	7304      	strb	r4, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014de:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e0:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014e2:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 4;
 80014e4:	6105      	str	r5, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014e6:	f001 f8a5 	bl	8002634 <HAL_ADC_Init>
 80014ea:	b108      	cbz	r0, 80014f0 <MX_ADC1_Init+0x34>
  {
    Error_Handler();
 80014ec:	f000 fa5e 	bl	80019ac <Error_Handler>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80014f0:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f2:	4817      	ldr	r0, [pc, #92]	; (8001550 <MX_ADC1_Init+0x94>)
 80014f4:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014f6:	e9cd 5401 	strd	r5, r4, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80014fa:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014fc:	f000 ff2c 	bl	8002358 <HAL_ADC_ConfigChannel>
 8001500:	b108      	cbz	r0, 8001506 <MX_ADC1_Init+0x4a>
  {
    Error_Handler();
 8001502:	f000 fa53 	bl	80019ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001506:	2005      	movs	r0, #5
 8001508:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800150a:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800150c:	e9cd 0301 	strd	r0, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001510:	480f      	ldr	r0, [pc, #60]	; (8001550 <MX_ADC1_Init+0x94>)
 8001512:	f000 ff21 	bl	8002358 <HAL_ADC_ConfigChannel>
 8001516:	b108      	cbz	r0, 800151c <MX_ADC1_Init+0x60>
  {
    Error_Handler();
 8001518:	f000 fa48 	bl	80019ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800151c:	2106      	movs	r1, #6
 800151e:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001520:	480b      	ldr	r0, [pc, #44]	; (8001550 <MX_ADC1_Init+0x94>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001522:	e9cd 1301 	strd	r1, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001526:	a901      	add	r1, sp, #4
 8001528:	f000 ff16 	bl	8002358 <HAL_ADC_ConfigChannel>
 800152c:	b108      	cbz	r0, 8001532 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 800152e:	f000 fa3d 	bl	80019ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001532:	2304      	movs	r3, #4
 8001534:	2207      	movs	r2, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001536:	4806      	ldr	r0, [pc, #24]	; (8001550 <MX_ADC1_Init+0x94>)
 8001538:	eb0d 0103 	add.w	r1, sp, r3
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800153c:	e9cd 2301 	strd	r2, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001540:	f000 ff0a 	bl	8002358 <HAL_ADC_ConfigChannel>
 8001544:	b108      	cbz	r0, 800154a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001546:	f000 fa31 	bl	80019ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800154a:	b005      	add	sp, #20
 800154c:	bd30      	pop	{r4, r5, pc}
 800154e:	bf00      	nop
 8001550:	200002f4 	.word	0x200002f4
 8001554:	40012400 	.word	0x40012400

08001558 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001558:	b530      	push	{r4, r5, lr}
 800155a:	4605      	mov	r5, r0
 800155c:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155e:	2210      	movs	r2, #16
 8001560:	2100      	movs	r1, #0
 8001562:	a802      	add	r0, sp, #8
 8001564:	f003 f840 	bl	80045e8 <memset>
  if(adcHandle->Instance==ADC1)
 8001568:	682a      	ldr	r2, [r5, #0]
 800156a:	4b21      	ldr	r3, [pc, #132]	; (80015f0 <HAL_ADC_MspInit+0x98>)
 800156c:	429a      	cmp	r2, r3
 800156e:	d13c      	bne.n	80015ea <HAL_ADC_MspInit+0x92>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001570:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001574:	699a      	ldr	r2, [r3, #24]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = ADC_24VSENSE_Pin|ADC_POTEN_SIG_Pin|ADC_48VSENSE_Pin|ADC_BRAKE_CUR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001576:	481f      	ldr	r0, [pc, #124]	; (80015f4 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800157c:	619a      	str	r2, [r3, #24]
 800157e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001580:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001582:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001586:	9200      	str	r2, [sp, #0]
 8001588:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800158a:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800158c:	4c1a      	ldr	r4, [pc, #104]	; (80015f8 <HAL_ADC_MspInit+0xa0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800158e:	f042 0204 	orr.w	r2, r2, #4
 8001592:	619a      	str	r2, [r3, #24]
 8001594:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001596:	22f0      	movs	r2, #240	; 0xf0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001598:	f003 0304 	and.w	r3, r3, #4
 800159c:	9301      	str	r3, [sp, #4]
 800159e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a6:	f001 fd8f 	bl	80030c8 <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015aa:	2080      	movs	r0, #128	; 0x80
 80015ac:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015b0:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015b2:	e9c4 0203 	strd	r0, r2, [r4, #12]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80015b6:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 80015ba:	2220      	movs	r2, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015bc:	490f      	ldr	r1, [pc, #60]	; (80015fc <HAL_ADC_MspInit+0xa4>)
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80015be:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015c0:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80015c4:	e9c4 c205 	strd	ip, r2, [r4, #20]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80015c8:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80015ca:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80015cc:	f001 fc10 	bl	8002df0 <HAL_DMA_Init>
 80015d0:	b108      	cbz	r0, 80015d6 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80015d2:	f000 f9eb 	bl	80019ac <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 0);
 80015d6:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80015d8:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2103      	movs	r1, #3
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80015de:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 0);
 80015e0:	f001 fbb2 	bl	8002d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80015e4:	2012      	movs	r0, #18
 80015e6:	f001 fbe1 	bl	8002dac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80015ea:	b007      	add	sp, #28
 80015ec:	bd30      	pop	{r4, r5, pc}
 80015ee:	bf00      	nop
 80015f0:	40012400 	.word	0x40012400
 80015f4:	40010800 	.word	0x40010800
 80015f8:	20000324 	.word	0x20000324
 80015fc:	40020008 	.word	0x40020008

08001600 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001600:	b508      	push	{r3, lr}

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
  hcan.Init.Prescaler = 18;
 8001602:	2312      	movs	r3, #18
  hcan.Instance = CAN1;
 8001604:	480a      	ldr	r0, [pc, #40]	; (8001630 <MX_CAN_Init+0x30>)
  hcan.Init.Prescaler = 18;
 8001606:	4a0b      	ldr	r2, [pc, #44]	; (8001634 <MX_CAN_Init+0x34>)
 8001608:	e9c0 2300 	strd	r2, r3, [r0]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800160c:	2300      	movs	r3, #0
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 800160e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001612:	6183      	str	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = DISABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001614:	8383      	strh	r3, [r0, #28]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001616:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800161a:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hcan.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800161e:	f001 f888 	bl	8002732 <HAL_CAN_Init>
 8001622:	b118      	cbz	r0, 800162c <MX_CAN_Init+0x2c>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001624:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001628:	f000 b9c0 	b.w	80019ac <Error_Handler>
}
 800162c:	bd08      	pop	{r3, pc}
 800162e:	bf00      	nop
 8001630:	20000368 	.word	0x20000368
 8001634:	40006400 	.word	0x40006400

08001638 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001638:	b510      	push	{r4, lr}
 800163a:	4604      	mov	r4, r0
 800163c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163e:	2210      	movs	r2, #16
 8001640:	2100      	movs	r1, #0
 8001642:	a802      	add	r0, sp, #8
 8001644:	f002 ffd0 	bl	80045e8 <memset>
  if(canHandle->Instance==CAN1)
 8001648:	6822      	ldr	r2, [r4, #0]
 800164a:	4b19      	ldr	r3, [pc, #100]	; (80016b0 <HAL_CAN_MspInit+0x78>)
 800164c:	429a      	cmp	r2, r3
 800164e:	d12d      	bne.n	80016ac <HAL_CAN_MspInit+0x74>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001650:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8001654:	69da      	ldr	r2, [r3, #28]
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001656:	4817      	ldr	r0, [pc, #92]	; (80016b4 <HAL_CAN_MspInit+0x7c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001658:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800165c:	61da      	str	r2, [r3, #28]
 800165e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001660:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001662:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001666:	9200      	str	r2, [sp, #0]
 8001668:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166a:	699a      	ldr	r2, [r3, #24]
 800166c:	f042 0204 	orr.w	r2, r2, #4
 8001670:	619a      	str	r2, [r3, #24]
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	f003 0304 	and.w	r3, r3, #4
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800167c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001680:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001682:	f001 fd21 	bl	80030c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001686:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800168a:	2302      	movs	r3, #2
 800168c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001690:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001692:	4808      	ldr	r0, [pc, #32]	; (80016b4 <HAL_CAN_MspInit+0x7c>)
 8001694:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001696:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f001 fd16 	bl	80030c8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800169c:	2200      	movs	r2, #0
 800169e:	2014      	movs	r0, #20
 80016a0:	4611      	mov	r1, r2
 80016a2:	f001 fb51 	bl	8002d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80016a6:	2014      	movs	r0, #20
 80016a8:	f001 fb80 	bl	8002dac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80016ac:	b006      	add	sp, #24
 80016ae:	bd10      	pop	{r4, pc}
 80016b0:	40006400 	.word	0x40006400
 80016b4:	40010800 	.word	0x40010800

080016b8 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016b8:	4b12      	ldr	r3, [pc, #72]	; (8001704 <MX_DMA_Init+0x4c>)
{
 80016ba:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016bc:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80016be:	2102      	movs	r1, #2
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016c0:	f042 0201 	orr.w	r2, r2, #1
 80016c4:	615a      	str	r2, [r3, #20]
 80016c6:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80016c8:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80016d0:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016d2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80016d4:	f001 fb38 	bl	8002d48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016d8:	200b      	movs	r0, #11
 80016da:	f001 fb67 	bl	8002dac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	2102      	movs	r1, #2
 80016e2:	200c      	movs	r0, #12
 80016e4:	f001 fb30 	bl	8002d48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016e8:	200c      	movs	r0, #12
 80016ea:	f001 fb5f 	bl	8002dac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	200e      	movs	r0, #14
 80016f2:	4611      	mov	r1, r2
 80016f4:	f001 fb28 	bl	8002d48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80016f8:	200e      	movs	r0, #14

}
 80016fa:	b003      	add	sp, #12
 80016fc:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001700:	f001 bb54 	b.w	8002dac <HAL_NVIC_EnableIRQ>
 8001704:	40021000 	.word	0x40021000

08001708 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	2210      	movs	r2, #16
{
 800170a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800170e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	eb0d 0002 	add.w	r0, sp, r2
 8001714:	2100      	movs	r1, #0
 8001716:	f002 ff67 	bl	80045e8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800171a:	4b33      	ldr	r3, [pc, #204]	; (80017e8 <MX_GPIO_Init+0xe0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800171c:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 80017ec <MX_GPIO_Init+0xe4>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001720:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BRAKE_DIR_Pin|STEERING_RELAY_Pin, GPIO_PIN_RESET);
 8001722:	4d33      	ldr	r5, [pc, #204]	; (80017f0 <MX_GPIO_Init+0xe8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001724:	f042 0210 	orr.w	r2, r2, #16
 8001728:	619a      	str	r2, [r3, #24]
 800172a:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800172c:	4640      	mov	r0, r8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800172e:	f002 0210 	and.w	r2, r2, #16
 8001732:	9200      	str	r2, [sp, #0]
 8001734:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001736:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001738:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800173c:	f042 0220 	orr.w	r2, r2, #32
 8001740:	619a      	str	r2, [r3, #24]
 8001742:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001744:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001746:	f002 0220 	and.w	r2, r2, #32
 800174a:	9201      	str	r2, [sp, #4]
 800174c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001750:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001752:	f042 0204 	orr.w	r2, r2, #4
 8001756:	619a      	str	r2, [r3, #24]
 8001758:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175a:	2702      	movs	r7, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800175c:	f002 0204 	and.w	r2, r2, #4
 8001760:	9202      	str	r2, [sp, #8]
 8001762:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001764:	699a      	ldr	r2, [r3, #24]
 8001766:	f042 0208 	orr.w	r2, r2, #8
 800176a:	619a      	str	r2, [r3, #24]
 800176c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800176e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001770:	f003 0308 	and.w	r3, r3, #8
 8001774:	9303      	str	r3, [sp, #12]
 8001776:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001778:	f001 fd86 	bl	8003288 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, BRAKE_DIR_Pin|STEERING_RELAY_Pin, GPIO_PIN_RESET);
 800177c:	2200      	movs	r2, #0
 800177e:	4628      	mov	r0, r5
 8001780:	f44f 7190 	mov.w	r1, #288	; 0x120
 8001784:	f001 fd80 	bl	8003288 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001788:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800178c:	4640      	mov	r0, r8
 800178e:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001790:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	e9cd 4706 	strd	r4, r7, [sp, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001798:	f001 fc96 	bl	80030c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = AUTO_CMD_Pin|MANUAL_CMD_Pin;
 800179c:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179e:	a904      	add	r1, sp, #16
 80017a0:	4814      	ldr	r0, [pc, #80]	; (80017f4 <MX_GPIO_Init+0xec>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a2:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a8:	f001 fc8e 	bl	80030c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EMER_SIG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017ac:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <MX_GPIO_Init+0xf0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(EMER_SIG_GPIO_Port, &GPIO_InitStruct);
 80017ae:	4628      	mov	r0, r5
 80017b0:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	e9cd 3405 	strd	r3, r4, [sp, #20]
  GPIO_InitStruct.Pin = EMER_SIG_Pin;
 80017b6:	9604      	str	r6, [sp, #16]
  HAL_GPIO_Init(EMER_SIG_GPIO_Port, &GPIO_InitStruct);
 80017b8:	f001 fc86 	bl	80030c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = DIR_SIG_Pin|Gear_P_Pin|Gear_R_Pin|Gear_N_Pin
 80017bc:	f24f 2302 	movw	r3, #61954	; 0xf202
                          |Gear_D_Pin|BRAKE_SIG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c0:	4628      	mov	r0, r5
 80017c2:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017c4:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ca:	f001 fc7d 	bl	80030c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = BRAKE_DIR_Pin|STEERING_RELAY_Pin;
 80017ce:	f44f 7390 	mov.w	r3, #288	; 0x120
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d2:	4628      	mov	r0, r5
 80017d4:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d6:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017da:	e9cd 4706 	strd	r4, r7, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017de:	f001 fc73 	bl	80030c8 <HAL_GPIO_Init>

}
 80017e2:	b008      	add	sp, #32
 80017e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80017e8:	40021000 	.word	0x40021000
 80017ec:	40011000 	.word	0x40011000
 80017f0:	40010c00 	.word	0x40010c00
 80017f4:	40010800 	.word	0x40010800
 80017f8:	10210000 	.word	0x10210000

080017fc <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80017fc:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017fe:	480b      	ldr	r0, [pc, #44]	; (800182c <MX_I2C2_Init+0x30>)
  hi2c2.Init.ClockSpeed = 100000;
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <MX_I2C2_Init+0x34>)
 8001802:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <MX_I2C2_Init+0x38>)
 8001804:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001808:	2300      	movs	r3, #0
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800180a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.OwnAddress1 = 0;
 800180e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001812:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001816:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800181a:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800181c:	f001 fd42 	bl	80032a4 <HAL_I2C_Init>
 8001820:	b118      	cbz	r0, 800182a <MX_I2C2_Init+0x2e>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001822:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001826:	f000 b8c1 	b.w	80019ac <Error_Handler>
}
 800182a:	bd08      	pop	{r3, pc}
 800182c:	20000390 	.word	0x20000390
 8001830:	40005800 	.word	0x40005800
 8001834:	000186a0 	.word	0x000186a0

08001838 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001838:	b510      	push	{r4, lr}
 800183a:	4604      	mov	r4, r0
 800183c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183e:	2210      	movs	r2, #16
 8001840:	2100      	movs	r1, #0
 8001842:	a802      	add	r0, sp, #8
 8001844:	f002 fed0 	bl	80045e8 <memset>
  if(i2cHandle->Instance==I2C2)
 8001848:	6822      	ldr	r2, [r4, #0]
 800184a:	4b11      	ldr	r3, [pc, #68]	; (8001890 <HAL_I2C_MspInit+0x58>)
 800184c:	429a      	cmp	r2, r3
 800184e:	d11d      	bne.n	800188c <HAL_I2C_MspInit+0x54>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001850:	4c10      	ldr	r4, [pc, #64]	; (8001894 <HAL_I2C_MspInit+0x5c>)
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001852:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001856:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001858:	480f      	ldr	r0, [pc, #60]	; (8001898 <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800185a:	f043 0308 	orr.w	r3, r3, #8
 800185e:	61a3      	str	r3, [r4, #24]
 8001860:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001862:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001864:	f003 0308 	and.w	r3, r3, #8
 8001868:	9300      	str	r3, [sp, #0]
 800186a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800186c:	2312      	movs	r3, #18
 800186e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001872:	2303      	movs	r3, #3
 8001874:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001876:	f001 fc27 	bl	80030c8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800187a:	69e3      	ldr	r3, [r4, #28]
 800187c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001880:	61e3      	str	r3, [r4, #28]
 8001882:	69e3      	ldr	r3, [r4, #28]
 8001884:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001888:	9301      	str	r3, [sp, #4]
 800188a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800188c:	b006      	add	sp, #24
 800188e:	bd10      	pop	{r4, pc}
 8001890:	40005800 	.word	0x40005800
 8001894:	40021000 	.word	0x40021000
 8001898:	40010c00 	.word	0x40010c00

0800189c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800189c:	b510      	push	{r4, lr}
 800189e:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018a0:	2214      	movs	r2, #20
 80018a2:	2100      	movs	r1, #0
 80018a4:	a80c      	add	r0, sp, #48	; 0x30
 80018a6:	f002 fe9f 	bl	80045e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018aa:	2214      	movs	r2, #20
 80018ac:	2100      	movs	r1, #0
 80018ae:	eb0d 0002 	add.w	r0, sp, r2
 80018b2:	f002 fe99 	bl	80045e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018b6:	2210      	movs	r2, #16
 80018b8:	2100      	movs	r1, #0
 80018ba:	a801      	add	r0, sp, #4
 80018bc:	f002 fe94 	bl	80045e8 <memset>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018c0:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018c6:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018c8:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018cc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018d0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d4:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018d6:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018d8:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018da:	f001 fd8b 	bl	80033f4 <HAL_RCC_OscConfig>
 80018de:	b108      	cbz	r0, 80018e4 <SystemClock_Config+0x48>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80018e2:	e7fe      	b.n	80018e2 <SystemClock_Config+0x46>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018e4:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018e6:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ee:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018f0:	e9cd 3008 	strd	r3, r0, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018f4:	4621      	mov	r1, r4
 80018f6:	a805      	add	r0, sp, #20
 80018f8:	f001 ff3e 	bl	8003778 <HAL_RCC_ClockConfig>
 80018fc:	b108      	cbz	r0, 8001902 <SystemClock_Config+0x66>
 80018fe:	b672      	cpsid	i
	while (1) {
 8001900:	e7fe      	b.n	8001900 <SystemClock_Config+0x64>
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001902:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001906:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001908:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800190a:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800190c:	f001 fff0 	bl	80038f0 <HAL_RCCEx_PeriphCLKConfig>
 8001910:	b108      	cbz	r0, 8001916 <SystemClock_Config+0x7a>
 8001912:	b672      	cpsid	i
	while (1) {
 8001914:	e7fe      	b.n	8001914 <SystemClock_Config+0x78>
}
 8001916:	b014      	add	sp, #80	; 0x50
 8001918:	bd10      	pop	{r4, pc}
	...

0800191c <main>:
{
 800191c:	b508      	push	{r3, lr}
  HAL_Init();
 800191e:	f000 fc49 	bl	80021b4 <HAL_Init>
	Steering_Position_Control(&hcan, IOVar.SteeringAngle, IOVar.SteeringEnable);
 8001922:	4c16      	ldr	r4, [pc, #88]	; (800197c <main+0x60>)
  SystemClock_Config();
 8001924:	f7ff ffba 	bl	800189c <SystemClock_Config>
  MX_GPIO_Init();
 8001928:	f7ff feee 	bl	8001708 <MX_GPIO_Init>
  MX_DMA_Init();
 800192c:	f7ff fec4 	bl	80016b8 <MX_DMA_Init>
  MX_CAN_Init();
 8001930:	f7ff fe66 	bl	8001600 <MX_CAN_Init>
  MX_TIM1_Init();
 8001934:	f000 fa70 	bl	8001e18 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001938:	f000 fb28 	bl	8001f8c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800193c:	f000 fb42 	bl	8001fc4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001940:	f7ff fdbc 	bl	80014bc <MX_ADC1_Init>
  MX_TIM3_Init();
 8001944:	f000 fad2 	bl	8001eec <MX_TIM3_Init>
  MX_I2C2_Init();
 8001948:	f7ff ff58 	bl	80017fc <MX_I2C2_Init>
  MX_TIM4_Init();
 800194c:	f000 f97a 	bl	8001c44 <MX_TIM4_Init>
	UART_PC_Set(&huart1);
 8001950:	480b      	ldr	r0, [pc, #44]	; (8001980 <main+0x64>)
 8001952:	f7ff fcd7 	bl	8001304 <UART_PC_Set>
	IO_init_ADC_DMA();
 8001956:	f7ff fc1d 	bl	8001194 <IO_init_ADC_DMA>
	Steering_Init(&hcan, 1);
 800195a:	2101      	movs	r1, #1
 800195c:	4809      	ldr	r0, [pc, #36]	; (8001984 <main+0x68>)
 800195e:	f000 f827 	bl	80019b0 <Steering_Init>
	Steering_Position_Control(&hcan, IOVar.SteeringAngle, IOVar.SteeringEnable);
 8001962:	7c22      	ldrb	r2, [r4, #16]
 8001964:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8001968:	4806      	ldr	r0, [pc, #24]	; (8001984 <main+0x68>)
 800196a:	f000 f84b 	bl	8001a04 <Steering_Position_Control>
		IO_read_write(&IOVar);
 800196e:	4620      	mov	r0, r4
 8001970:	f7ff fc54 	bl	800121c <IO_read_write>
		UART_PC_Streamer(&IOVar);
 8001974:	4620      	mov	r0, r4
 8001976:	f7ff fd65 	bl	8001444 <UART_PC_Streamer>
	while (1) {
 800197a:	e7f8      	b.n	800196e <main+0x52>
 800197c:	200003e4 	.word	0x200003e4
 8001980:	200005a8 	.word	0x200005a8
 8001984:	20000368 	.word	0x20000368

08001988 <HAL_UART_RxCpltCallback>:
	UART_PC_Callback(huart);
 8001988:	f7ff bd30 	b.w	80013ec <UART_PC_Callback>

0800198c <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800198c:	b510      	push	{r4, lr}
 800198e:	4604      	mov	r4, r0
	Steering_HeartBeat(hcan, 1);
 8001990:	2101      	movs	r1, #1
 8001992:	f000 f883 	bl	8001a9c <Steering_HeartBeat>
	Steering_Position_Control(hcan, IOVar.SteeringAngle, IOVar.SteeringEnable);
 8001996:	4b04      	ldr	r3, [pc, #16]	; (80019a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>)
 8001998:	4620      	mov	r0, r4
}
 800199a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Steering_Position_Control(hcan, IOVar.SteeringAngle, IOVar.SteeringEnable);
 800199e:	7c1a      	ldrb	r2, [r3, #16]
 80019a0:	f9b3 1012 	ldrsh.w	r1, [r3, #18]
 80019a4:	f000 b82e 	b.w	8001a04 <Steering_Position_Control>
 80019a8:	200003e4 	.word	0x200003e4

080019ac <Error_Handler>:
 80019ac:	b672      	cpsid	i
	while (1) {
 80019ae:	e7fe      	b.n	80019ae <Error_Handler+0x2>

080019b0 <Steering_Init>:
uint8_t PrevData[8]= {0};

int16_t feedback_angle;

void Steering_Init(CAN_HandleTypeDef *hcanx, uint8_t Slave_ID)
{
 80019b0:	b570      	push	{r4, r5, r6, lr}
	  CAN_FilterTypeDef can_filt_conf;
	  can_filt_conf.FilterActivation = CAN_FILTER_ENABLE;
 80019b2:	2301      	movs	r3, #1
	  can_filt_conf.FilterBank = 10;
	  can_filt_conf.FilterFIFOAssignment = CAN_RX_FIFO0;
 80019b4:	2400      	movs	r4, #0
{
 80019b6:	b08a      	sub	sp, #40	; 0x28
	  can_filt_conf.FilterFIFOAssignment = CAN_RX_FIFO0;
 80019b8:	220a      	movs	r2, #10
{
 80019ba:	4606      	mov	r6, r0
	  can_filt_conf.FilterIdHigh = 0;
	  can_filt_conf.FilterIdLow = 0x0000;
	  can_filt_conf.FilterMaskIdHigh = 0;
	  can_filt_conf.FilterMaskIdLow = 0x0000;
	  can_filt_conf.FilterMode = CAN_FILTERMODE_IDMASK;
	  can_filt_conf.FilterScale = CAN_FILTERSCALE_32BIT;
 80019bc:	e9cd 4306 	strd	r4, r3, [sp, #24]
	  can_filt_conf.FilterActivation = CAN_FILTER_ENABLE;
 80019c0:	9308      	str	r3, [sp, #32]
	  can_filt_conf.SlaveStartFilterBank = 13;
 80019c2:	230d      	movs	r3, #13
{
 80019c4:	460d      	mov	r5, r1
	  HAL_CAN_ConfigFilter(hcanx, &can_filt_conf);
 80019c6:	4669      	mov	r1, sp
	  can_filt_conf.FilterFIFOAssignment = CAN_RX_FIFO0;
 80019c8:	e9cd 4204 	strd	r4, r2, [sp, #16]
	  can_filt_conf.SlaveStartFilterBank = 13;
 80019cc:	9309      	str	r3, [sp, #36]	; 0x24
	  can_filt_conf.FilterIdLow = 0x0000;
 80019ce:	e9cd 4400 	strd	r4, r4, [sp]
	  can_filt_conf.FilterMaskIdLow = 0x0000;
 80019d2:	e9cd 4402 	strd	r4, r4, [sp, #8]
	  HAL_CAN_ConfigFilter(hcanx, &can_filt_conf);
 80019d6:	f000 ff27 	bl	8002828 <HAL_CAN_ConfigFilter>

	  HAL_CAN_Start(hcanx);
 80019da:	4630      	mov	r0, r6
 80019dc:	f000 ff93 	bl	8002906 <HAL_CAN_Start>
	  HAL_CAN_ActivateNotification(hcanx, CAN_IT_RX_FIFO0_MSG_PENDING);
 80019e0:	2102      	movs	r1, #2
 80019e2:	4630      	mov	r0, r6
 80019e4:	f001 f883 	bl	8002aee <HAL_CAN_ActivateNotification>
	  TxHeader.DLC = 8;
 80019e8:	2208      	movs	r2, #8
 80019ea:	4b05      	ldr	r3, [pc, #20]	; (8001a00 <Steering_Init+0x50>)
	  TxHeader.ExtId = 0x06000000 + Slave_ID;
 80019ec:	f105 65c0 	add.w	r5, r5, #100663296	; 0x6000000
	  TxHeader.DLC = 8;
 80019f0:	611a      	str	r2, [r3, #16]
	  TxHeader.IDE = CAN_ID_EXT;
 80019f2:	2204      	movs	r2, #4
	  TxHeader.ExtId = 0x06000000 + Slave_ID;
 80019f4:	605d      	str	r5, [r3, #4]
	  TxHeader.RTR = CAN_RTR_DATA;
 80019f6:	e9c3 2402 	strd	r2, r4, [r3, #8]
	  TxHeader.TransmitGlobalTime = DISABLE;
 80019fa:	751c      	strb	r4, [r3, #20]
}
 80019fc:	b00a      	add	sp, #40	; 0x28
 80019fe:	bd70      	pop	{r4, r5, r6, pc}
 8001a00:	20000424 	.word	0x20000424

08001a04 <Steering_Position_Control>:

void Steering_Position_Control(CAN_HandleTypeDef *hcanx, int16_t target_pos, uint8_t enable)
{
 8001a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int16_t command;
	HAL_StatusTypeDef status;
	switch(SteeringState)
 8001a06:	4d20      	ldr	r5, [pc, #128]	; (8001a88 <Steering_Position_Control+0x84>)
 8001a08:	782c      	ldrb	r4, [r5, #0]
 8001a0a:	2c01      	cmp	r4, #1
 8001a0c:	d019      	beq.n	8001a42 <Steering_Position_Control+0x3e>
 8001a0e:	2c02      	cmp	r4, #2
 8001a10:	d01f      	beq.n	8001a52 <Steering_Position_Control+0x4e>
 8001a12:	b94c      	cbnz	r4, 8001a28 <Steering_Position_Control+0x24>
	{
	case Disable:
		TxData[1] = 0x0C;
 8001a14:	210c      	movs	r1, #12
 8001a16:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <Steering_Position_Control+0x88>)
 8001a18:	7059      	strb	r1, [r3, #1]
		TxData[4] = 0x0000;
 8001a1a:	711c      	strb	r4, [r3, #4]
		TxData[5] = 0x0000;
 8001a1c:	715c      	strb	r4, [r3, #5]
		TxData[6] = 0x0000;
 8001a1e:	719c      	strb	r4, [r3, #6]
		TxData[7] = 0x0000;
 8001a20:	71dc      	strb	r4, [r3, #7]
		if (enable) SteeringState = Enable;
 8001a22:	b10a      	cbz	r2, 8001a28 <Steering_Position_Control+0x24>
 8001a24:	2301      	movs	r3, #1
		break;
	case Enable:
		TxData[1] = 0x0D;
		if (enable) {
			SteeringState = Control;
 8001a26:	702b      	strb	r3, [r5, #0]
			TxData[6] = ~TxData[6];
			TxData[7] = ~TxData[7];
		}
		if (!enable) SteeringState = Enable;
	}
	if (HAL_CAN_AddTxMessage(hcanx, &TxHeader, TxData, &TxMailbox) == HAL_ERROR) {
 8001a28:	4a18      	ldr	r2, [pc, #96]	; (8001a8c <Steering_Position_Control+0x88>)
 8001a2a:	4b19      	ldr	r3, [pc, #100]	; (8001a90 <Steering_Position_Control+0x8c>)
 8001a2c:	4919      	ldr	r1, [pc, #100]	; (8001a94 <Steering_Position_Control+0x90>)
 8001a2e:	f000 ff98 	bl	8002962 <HAL_CAN_AddTxMessage>
 8001a32:	4b19      	ldr	r3, [pc, #100]	; (8001a98 <Steering_Position_Control+0x94>)
 8001a34:	2801      	cmp	r0, #1
		SteeringState = PrevState;
 8001a36:	bf04      	itt	eq
 8001a38:	781a      	ldrbeq	r2, [r3, #0]
 8001a3a:	702a      	strbeq	r2, [r5, #0]
	}
	PrevState = SteeringState;
 8001a3c:	782a      	ldrb	r2, [r5, #0]
 8001a3e:	701a      	strb	r2, [r3, #0]
}
 8001a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		TxData[1] = 0x0D;
 8001a42:	210d      	movs	r1, #13
 8001a44:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <Steering_Position_Control+0x88>)
 8001a46:	7059      	strb	r1, [r3, #1]
		if (enable) {
 8001a48:	b10a      	cbz	r2, 8001a4e <Steering_Position_Control+0x4a>
			SteeringState = Control;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	e7eb      	b.n	8001a26 <Steering_Position_Control+0x22>
		} else SteeringState = Disable;
 8001a4e:	702a      	strb	r2, [r5, #0]
 8001a50:	e7ea      	b.n	8001a28 <Steering_Position_Control+0x24>
		TxData[6] = 0x0000;
 8001a52:	2700      	movs	r7, #0
		TxData[1] = 0x02;
 8001a54:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <Steering_Position_Control+0x88>)
		if (target_pos < 0) {
 8001a56:	42b9      	cmp	r1, r7
		TxData[1] = 0x02;
 8001a58:	705c      	strb	r4, [r3, #1]
		command = abs(target_pos);
 8001a5a:	ea81 74e1 	eor.w	r4, r1, r1, asr #31
 8001a5e:	eba4 74e1 	sub.w	r4, r4, r1, asr #31
		TxData[4] = (command & 0xFF00) >> 8;
 8001a62:	f3c4 2607 	ubfx	r6, r4, #8, #8
		TxData[5] = command & 0x00FF;
 8001a66:	b2e4      	uxtb	r4, r4
		TxData[4] = (command & 0xFF00) >> 8;
 8001a68:	711e      	strb	r6, [r3, #4]
		TxData[5] = command & 0x00FF;
 8001a6a:	715c      	strb	r4, [r3, #5]
		TxData[6] = 0x0000;
 8001a6c:	719f      	strb	r7, [r3, #6]
		TxData[7] = 0x0000;
 8001a6e:	71df      	strb	r7, [r3, #7]
		if (target_pos < 0) {
 8001a70:	da06      	bge.n	8001a80 <Steering_Position_Control+0x7c>
			TxData[6] = ~TxData[6];
 8001a72:	21ff      	movs	r1, #255	; 0xff
			TxData[4] = ~TxData[4];
 8001a74:	43f6      	mvns	r6, r6
			TxData[5] = ~TxData[5];
 8001a76:	43e4      	mvns	r4, r4
			TxData[4] = ~TxData[4];
 8001a78:	711e      	strb	r6, [r3, #4]
			TxData[5] = ~TxData[5];
 8001a7a:	715c      	strb	r4, [r3, #5]
			TxData[6] = ~TxData[6];
 8001a7c:	7199      	strb	r1, [r3, #6]
			TxData[7] = ~TxData[7];
 8001a7e:	71d9      	strb	r1, [r3, #7]
		if (!enable) SteeringState = Enable;
 8001a80:	2a00      	cmp	r2, #0
 8001a82:	d0cf      	beq.n	8001a24 <Steering_Position_Control+0x20>
 8001a84:	e7d0      	b.n	8001a28 <Steering_Position_Control+0x24>
 8001a86:	bf00      	nop
 8001a88:	20000420 	.word	0x20000420
 8001a8c:	20000000 	.word	0x20000000
 8001a90:	2000043c 	.word	0x2000043c
 8001a94:	20000424 	.word	0x20000424
 8001a98:	200003f8 	.word	0x200003f8

08001a9c <Steering_HeartBeat>:

uint8_t Steering_HeartBeat(CAN_HandleTypeDef *hcanx, uint8_t Slave_ID)
{
 8001a9c:	b570      	push	{r4, r5, r6, lr}
 8001a9e:	460c      	mov	r4, r1
	HAL_CAN_GetRxMessage(hcanx, CAN_RX_FIFO0, &RxHeader, RxData);
 8001aa0:	4e0d      	ldr	r6, [pc, #52]	; (8001ad8 <Steering_HeartBeat+0x3c>)
 8001aa2:	4d0e      	ldr	r5, [pc, #56]	; (8001adc <Steering_HeartBeat+0x40>)
 8001aa4:	4632      	mov	r2, r6
 8001aa6:	462b      	mov	r3, r5
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	f000 ffa4 	bl	80029f6 <HAL_CAN_GetRxMessage>
	if (RxHeader.ExtId == 0x07000000 + Slave_ID)
 8001aae:	6873      	ldr	r3, [r6, #4]
 8001ab0:	f104 64e0 	add.w	r4, r4, #117440512	; 0x7000000
 8001ab4:	42a3      	cmp	r3, r4
 8001ab6:	d10c      	bne.n	8001ad2 <Steering_HeartBeat+0x36>
	{
		feedback_angle = ((int16_t) (RxData[0] << 8 | RxData[1])) * 10000 / 360;
 8001ab8:	f242 7210 	movw	r2, #10000	; 0x2710
 8001abc:	882b      	ldrh	r3, [r5, #0]
		return 1;
 8001abe:	2001      	movs	r0, #1
		feedback_angle = ((int16_t) (RxData[0] << 8 | RxData[1])) * 10000 / 360;
 8001ac0:	badb      	revsh	r3, r3
 8001ac2:	4353      	muls	r3, r2
 8001ac4:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8001ac8:	fb93 f3f2 	sdiv	r3, r3, r2
 8001acc:	4a04      	ldr	r2, [pc, #16]	; (8001ae0 <Steering_HeartBeat+0x44>)
 8001ace:	8013      	strh	r3, [r2, #0]
	}
	return 0;
}
 8001ad0:	bd70      	pop	{r4, r5, r6, pc}
	return 0;
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	e7fc      	b.n	8001ad0 <Steering_HeartBeat+0x34>
 8001ad6:	bf00      	nop
 8001ad8:	20000404 	.word	0x20000404
 8001adc:	200003f9 	.word	0x200003f9
 8001ae0:	20000440 	.word	0x20000440

08001ae4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ae4:	4b0e      	ldr	r3, [pc, #56]	; (8001b20 <HAL_MspInit+0x3c>)
{
 8001ae6:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ae8:	699a      	ldr	r2, [r3, #24]
 8001aea:	f042 0201 	orr.w	r2, r2, #1
 8001aee:	619a      	str	r2, [r3, #24]
 8001af0:	699a      	ldr	r2, [r3, #24]
 8001af2:	f002 0201 	and.w	r2, r2, #1
 8001af6:	9200      	str	r2, [sp, #0]
 8001af8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001afa:	69da      	ldr	r2, [r3, #28]
 8001afc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b00:	61da      	str	r2, [r3, #28]
 8001b02:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b04:	4a07      	ldr	r2, [pc, #28]	; (8001b24 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0a:	9301      	str	r3, [sp, #4]
 8001b0c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b0e:	6853      	ldr	r3, [r2, #4]
 8001b10:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b14:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b1a:	b002      	add	sp, #8
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	40021000 	.word	0x40021000
 8001b24:	40010000 	.word	0x40010000

08001b28 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <NMI_Handler>

08001b2a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b2a:	e7fe      	b.n	8001b2a <HardFault_Handler>

08001b2c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b2c:	e7fe      	b.n	8001b2c <MemManage_Handler>

08001b2e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b2e:	e7fe      	b.n	8001b2e <BusFault_Handler>

08001b30 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b30:	e7fe      	b.n	8001b30 <UsageFault_Handler>

08001b32 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b32:	4770      	bx	lr

08001b34 <DebugMon_Handler>:
 8001b34:	4770      	bx	lr

08001b36 <PendSV_Handler>:
 8001b36:	4770      	bx	lr

08001b38 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b38:	f000 bb4e 	b.w	80021d8 <HAL_IncTick>

08001b3c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b3c:	4801      	ldr	r0, [pc, #4]	; (8001b44 <DMA1_Channel1_IRQHandler+0x8>)
 8001b3e:	f001 ba2f 	b.w	8002fa0 <HAL_DMA_IRQHandler>
 8001b42:	bf00      	nop
 8001b44:	20000324 	.word	0x20000324

08001b48 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001b48:	4801      	ldr	r0, [pc, #4]	; (8001b50 <DMA1_Channel2_IRQHandler+0x8>)
 8001b4a:	f001 ba29 	b.w	8002fa0 <HAL_DMA_IRQHandler>
 8001b4e:	bf00      	nop
 8001b50:	20000448 	.word	0x20000448

08001b54 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001b54:	4801      	ldr	r0, [pc, #4]	; (8001b5c <DMA1_Channel4_IRQHandler+0x8>)
 8001b56:	f001 ba23 	b.w	8002fa0 <HAL_DMA_IRQHandler>
 8001b5a:	bf00      	nop
 8001b5c:	20000564 	.word	0x20000564

08001b60 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001b60:	4801      	ldr	r0, [pc, #4]	; (8001b68 <ADC1_2_IRQHandler+0x8>)
 8001b62:	f000 bb7a 	b.w	800225a <HAL_ADC_IRQHandler>
 8001b66:	bf00      	nop
 8001b68:	200002f4 	.word	0x200002f4

08001b6c <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001b6c:	4801      	ldr	r0, [pc, #4]	; (8001b74 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 8001b6e:	f000 bfdb 	b.w	8002b28 <HAL_CAN_IRQHandler>
 8001b72:	bf00      	nop
 8001b74:	20000368 	.word	0x20000368

08001b78 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b78:	4801      	ldr	r0, [pc, #4]	; (8001b80 <USART1_IRQHandler+0x8>)
 8001b7a:	f002 bb8b 	b.w	8004294 <HAL_UART_IRQHandler>
 8001b7e:	bf00      	nop
 8001b80:	200005a8 	.word	0x200005a8

08001b84 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b84:	4801      	ldr	r0, [pc, #4]	; (8001b8c <USART2_IRQHandler+0x8>)
 8001b86:	f002 bb85 	b.w	8004294 <HAL_UART_IRQHandler>
 8001b8a:	bf00      	nop
 8001b8c:	200005f0 	.word	0x200005f0

08001b90 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001b90:	2001      	movs	r0, #1
 8001b92:	4770      	bx	lr

08001b94 <_kill>:

int _kill(int pid, int sig)
{
 8001b94:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b96:	f002 fcfd 	bl	8004594 <__errno>
 8001b9a:	2316      	movs	r3, #22
 8001b9c:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba2:	bd08      	pop	{r3, pc}

08001ba4 <_exit>:

void _exit (int status)
{
 8001ba4:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001ba6:	f002 fcf5 	bl	8004594 <__errno>
 8001baa:	2316      	movs	r3, #22
 8001bac:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001bae:	e7fe      	b.n	8001bae <_exit+0xa>

08001bb0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb0:	b570      	push	{r4, r5, r6, lr}
 8001bb2:	460d      	mov	r5, r1
 8001bb4:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb6:	460e      	mov	r6, r1
 8001bb8:	1b73      	subs	r3, r6, r5
 8001bba:	429c      	cmp	r4, r3
 8001bbc:	dc01      	bgt.n	8001bc2 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8001bbe:	4620      	mov	r0, r4
 8001bc0:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8001bc2:	f3af 8000 	nop.w
 8001bc6:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bca:	e7f5      	b.n	8001bb8 <_read+0x8>

08001bcc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bcc:	b570      	push	{r4, r5, r6, lr}
 8001bce:	460d      	mov	r5, r1
 8001bd0:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd2:	460e      	mov	r6, r1
 8001bd4:	1b73      	subs	r3, r6, r5
 8001bd6:	429c      	cmp	r4, r3
 8001bd8:	dc01      	bgt.n	8001bde <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8001bda:	4620      	mov	r0, r4
 8001bdc:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8001bde:	f816 0b01 	ldrb.w	r0, [r6], #1
 8001be2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be6:	e7f5      	b.n	8001bd4 <_write+0x8>

08001be8 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001be8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bec:	4770      	bx	lr

08001bee <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001bee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  return 0;
}
 8001bf2:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8001bf4:	604b      	str	r3, [r1, #4]
}
 8001bf6:	4770      	bx	lr

08001bf8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	4770      	bx	lr

08001bfc <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	4770      	bx	lr

08001c00 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c00:	4a0b      	ldr	r2, [pc, #44]	; (8001c30 <_sbrk+0x30>)
{
 8001c02:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8001c04:	6811      	ldr	r1, [r2, #0]
{
 8001c06:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8001c08:	b909      	cbnz	r1, 8001c0e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8001c0a:	490a      	ldr	r1, [pc, #40]	; (8001c34 <_sbrk+0x34>)
 8001c0c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c0e:	6810      	ldr	r0, [r2, #0]
 8001c10:	4909      	ldr	r1, [pc, #36]	; (8001c38 <_sbrk+0x38>)
 8001c12:	4c0a      	ldr	r4, [pc, #40]	; (8001c3c <_sbrk+0x3c>)
 8001c14:	4403      	add	r3, r0
 8001c16:	1b09      	subs	r1, r1, r4
 8001c18:	428b      	cmp	r3, r1
 8001c1a:	d906      	bls.n	8001c2a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8001c1c:	f002 fcba 	bl	8004594 <__errno>
 8001c20:	230c      	movs	r3, #12
 8001c22:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001c24:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001c28:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001c2a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001c2c:	e7fc      	b.n	8001c28 <_sbrk+0x28>
 8001c2e:	bf00      	nop
 8001c30:	20000444 	.word	0x20000444
 8001c34:	20000650 	.word	0x20000650
 8001c38:	20005000 	.word	0x20005000
 8001c3c:	00000400 	.word	0x00000400

08001c40 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c40:	4770      	bx	lr
	...

08001c44 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c44:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c46:	2400      	movs	r4, #0
{
 8001c48:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	2220      	movs	r2, #32
 8001c4e:	a804      	add	r0, sp, #16
 8001c50:	f002 fcca 	bl	80045e8 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c54:	4810      	ldr	r0, [pc, #64]	; (8001c98 <MX_TIM4_Init+0x54>)
 8001c56:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <MX_TIM4_Init+0x58>)
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c58:	a903      	add	r1, sp, #12
  htim4.Init.Prescaler = 0;
 8001c5a:	e9c0 3400 	strd	r3, r4, [r0]
  htim4.Init.Period = 65535;
 8001c5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c62:	e9c0 3403 	strd	r3, r4, [r0, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001c66:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c68:	e9cd 4401 	strd	r4, r4, [sp, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6c:	6084      	str	r4, [r0, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6e:	6184      	str	r4, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001c70:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c72:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c74:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c76:	f001 ffbb 	bl	8003bf0 <HAL_TIM_Encoder_Init>
 8001c7a:	b108      	cbz	r0, 8001c80 <MX_TIM4_Init+0x3c>
  {
    Error_Handler();
 8001c7c:	f7ff fe96 	bl	80019ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c80:	4805      	ldr	r0, [pc, #20]	; (8001c98 <MX_TIM4_Init+0x54>)
 8001c82:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c84:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c88:	f002 f936 	bl	8003ef8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c8c:	b108      	cbz	r0, 8001c92 <MX_TIM4_Init+0x4e>
  {
    Error_Handler();
 8001c8e:	f7ff fe8d 	bl	80019ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c92:	b00c      	add	sp, #48	; 0x30
 8001c94:	bd10      	pop	{r4, pc}
 8001c96:	bf00      	nop
 8001c98:	2000051c 	.word	0x2000051c
 8001c9c:	40000800 	.word	0x40000800

08001ca0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ca0:	b537      	push	{r0, r1, r2, r4, r5, lr}

  if(tim_baseHandle->Instance==TIM1)
 8001ca2:	6803      	ldr	r3, [r0, #0]
 8001ca4:	4a1a      	ldr	r2, [pc, #104]	; (8001d10 <HAL_TIM_Base_MspInit+0x70>)
{
 8001ca6:	4605      	mov	r5, r0
  if(tim_baseHandle->Instance==TIM1)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d123      	bne.n	8001cf4 <HAL_TIM_Base_MspInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cac:	4b19      	ldr	r3, [pc, #100]	; (8001d14 <HAL_TIM_Base_MspInit+0x74>)

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8001cae:	4c1a      	ldr	r4, [pc, #104]	; (8001d18 <HAL_TIM_Base_MspInit+0x78>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cb0:	699a      	ldr	r2, [r3, #24]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cb2:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cb8:	619a      	str	r2, [r3, #24]
 8001cba:	699b      	ldr	r3, [r3, #24]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cbc:	4a17      	ldr	r2, [pc, #92]	; (8001d1c <HAL_TIM_Base_MspInit+0x7c>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	9b00      	ldr	r3, [sp, #0]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ccc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cd0:	e9c4 1203 	strd	r1, r2, [r4, #12]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cd4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001cd8:	4620      	mov	r0, r4
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8001cda:	e9c4 2305 	strd	r2, r3, [r4, #20]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cde:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001ce0:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001ce2:	f001 f885 	bl	8002df0 <HAL_DMA_Init>
 8001ce6:	b108      	cbz	r0, 8001cec <HAL_TIM_Base_MspInit+0x4c>
    {
      Error_Handler();
 8001ce8:	f7ff fe60 	bl	80019ac <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001cec:	626c      	str	r4, [r5, #36]	; 0x24
 8001cee:	6265      	str	r5, [r4, #36]	; 0x24
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001cf0:	b003      	add	sp, #12
 8001cf2:	bd30      	pop	{r4, r5, pc}
  else if(tim_baseHandle->Instance==TIM3)
 8001cf4:	4a0a      	ldr	r2, [pc, #40]	; (8001d20 <HAL_TIM_Base_MspInit+0x80>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d1fa      	bne.n	8001cf0 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <HAL_TIM_Base_MspInit+0x74>)
 8001cfc:	69da      	ldr	r2, [r3, #28]
 8001cfe:	f042 0202 	orr.w	r2, r2, #2
 8001d02:	61da      	str	r2, [r3, #28]
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	9301      	str	r3, [sp, #4]
 8001d0c:	9b01      	ldr	r3, [sp, #4]
}
 8001d0e:	e7ef      	b.n	8001cf0 <HAL_TIM_Base_MspInit+0x50>
 8001d10:	40012c00 	.word	0x40012c00
 8001d14:	40021000 	.word	0x40021000
 8001d18:	20000448 	.word	0x20000448
 8001d1c:	4002001c 	.word	0x4002001c
 8001d20:	40000400 	.word	0x40000400

08001d24 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001d24:	b510      	push	{r4, lr}
 8001d26:	4604      	mov	r4, r0
 8001d28:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2a:	2210      	movs	r2, #16
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	a802      	add	r0, sp, #8
 8001d30:	f002 fc5a 	bl	80045e8 <memset>
  if(tim_encoderHandle->Instance==TIM4)
 8001d34:	6822      	ldr	r2, [r4, #0]
 8001d36:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <HAL_TIM_Encoder_MspInit+0x50>)
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d119      	bne.n	8001d70 <HAL_TIM_Encoder_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d3c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001d40:	69da      	ldr	r2, [r3, #28]
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d42:	480d      	ldr	r0, [pc, #52]	; (8001d78 <HAL_TIM_Encoder_MspInit+0x54>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d44:	f042 0204 	orr.w	r2, r2, #4
 8001d48:	61da      	str	r2, [r3, #28]
 8001d4a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d4c:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d4e:	f002 0204 	and.w	r2, r2, #4
 8001d52:	9200      	str	r2, [sp, #0]
 8001d54:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d56:	699a      	ldr	r2, [r3, #24]
 8001d58:	f042 0208 	orr.w	r2, r2, #8
 8001d5c:	619a      	str	r2, [r3, #24]
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	f003 0308 	and.w	r3, r3, #8
 8001d64:	9301      	str	r3, [sp, #4]
 8001d66:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8001d68:	23c0      	movs	r3, #192	; 0xc0
 8001d6a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6c:	f001 f9ac 	bl	80030c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001d70:	b006      	add	sp, #24
 8001d72:	bd10      	pop	{r4, pc}
 8001d74:	40000800 	.word	0x40000800
 8001d78:	40010c00 	.word	0x40010c00

08001d7c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d7c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7e:	2510      	movs	r5, #16
{
 8001d80:	4604      	mov	r4, r0
 8001d82:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	462a      	mov	r2, r5
 8001d86:	2100      	movs	r1, #0
 8001d88:	a802      	add	r0, sp, #8
 8001d8a:	f002 fc2d 	bl	80045e8 <memset>
  if(timHandle->Instance==TIM1)
 8001d8e:	6823      	ldr	r3, [r4, #0]
 8001d90:	4a1b      	ldr	r2, [pc, #108]	; (8001e00 <HAL_TIM_MspPostInit+0x84>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d115      	bne.n	8001dc2 <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d96:	4b1b      	ldr	r3, [pc, #108]	; (8001e04 <HAL_TIM_MspPostInit+0x88>)
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = RGB_WS2812_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(RGB_WS2812_GPIO_Port, &GPIO_InitStruct);
 8001d98:	481b      	ldr	r0, [pc, #108]	; (8001e08 <HAL_TIM_MspPostInit+0x8c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(RGB_WS2812_GPIO_Port, &GPIO_InitStruct);
 8001d9c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9e:	f042 0204 	orr.w	r2, r2, #4
 8001da2:	619a      	str	r2, [r3, #24]
 8001da4:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da6:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(RGB_WS2812_GPIO_Port, &GPIO_InitStruct);
 8001dba:	f001 f985 	bl	80030c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001dbe:	b007      	add	sp, #28
 8001dc0:	bd30      	pop	{r4, r5, pc}
  else if(timHandle->Instance==TIM3)
 8001dc2:	4a12      	ldr	r2, [pc, #72]	; (8001e0c <HAL_TIM_MspPostInit+0x90>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d1fa      	bne.n	8001dbe <HAL_TIM_MspPostInit+0x42>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc8:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <HAL_TIM_MspPostInit+0x88>)
    HAL_GPIO_Init(BRAKE_PWM_GPIO_Port, &GPIO_InitStruct);
 8001dca:	4811      	ldr	r0, [pc, #68]	; (8001e10 <HAL_TIM_MspPostInit+0x94>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dcc:	6999      	ldr	r1, [r3, #24]
 8001dce:	f041 0108 	orr.w	r1, r1, #8
 8001dd2:	6199      	str	r1, [r3, #24]
 8001dd4:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(BRAKE_PWM_GPIO_Port, &GPIO_InitStruct);
 8001dd6:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd8:	f003 0308 	and.w	r3, r3, #8
 8001ddc:	9301      	str	r3, [sp, #4]
 8001dde:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de0:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = BRAKE_PWM_Pin;
 8001de2:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(BRAKE_PWM_GPIO_Port, &GPIO_InitStruct);
 8001de8:	f001 f96e 	bl	80030c8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001dec:	4a09      	ldr	r2, [pc, #36]	; (8001e14 <HAL_TIM_MspPostInit+0x98>)
 8001dee:	6853      	ldr	r3, [r2, #4]
 8001df0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001df4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001df8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001dfc:	6053      	str	r3, [r2, #4]
}
 8001dfe:	e7de      	b.n	8001dbe <HAL_TIM_MspPostInit+0x42>
 8001e00:	40012c00 	.word	0x40012c00
 8001e04:	40021000 	.word	0x40021000
 8001e08:	40010800 	.word	0x40010800
 8001e0c:	40000400 	.word	0x40000400
 8001e10:	40010c00 	.word	0x40010c00
 8001e14:	40010000 	.word	0x40010000

08001e18 <MX_TIM1_Init>:
{
 8001e18:	b510      	push	{r4, lr}
 8001e1a:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e1c:	2210      	movs	r2, #16
 8001e1e:	2100      	movs	r1, #0
 8001e20:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e22:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e24:	f002 fbe0 	bl	80045e8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e28:	221c      	movs	r2, #28
 8001e2a:	4621      	mov	r1, r4
 8001e2c:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e30:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e34:	f002 fbd8 	bl	80045e8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e38:	2220      	movs	r2, #32
 8001e3a:	4621      	mov	r1, r4
 8001e3c:	a80e      	add	r0, sp, #56	; 0x38
 8001e3e:	f002 fbd3 	bl	80045e8 <memset>
  htim1.Instance = TIM1;
 8001e42:	4828      	ldr	r0, [pc, #160]	; (8001ee4 <MX_TIM1_Init+0xcc>)
 8001e44:	4b28      	ldr	r3, [pc, #160]	; (8001ee8 <MX_TIM1_Init+0xd0>)
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e46:	e9c0 4405 	strd	r4, r4, [r0, #20]
  htim1.Init.Prescaler = 0;
 8001e4a:	e9c0 3400 	strd	r3, r4, [r0]
  htim1.Init.Period = 65535;
 8001e4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e52:	6084      	str	r4, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e54:	e9c0 3403 	strd	r3, r4, [r0, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e58:	f001 fe72 	bl	8003b40 <HAL_TIM_Base_Init>
 8001e5c:	b108      	cbz	r0, 8001e62 <MX_TIM1_Init+0x4a>
    Error_Handler();
 8001e5e:	f7ff fda5 	bl	80019ac <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e66:	481f      	ldr	r0, [pc, #124]	; (8001ee4 <MX_TIM1_Init+0xcc>)
 8001e68:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e6a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e6c:	f001 ffa8 	bl	8003dc0 <HAL_TIM_ConfigClockSource>
 8001e70:	b108      	cbz	r0, 8001e76 <MX_TIM1_Init+0x5e>
    Error_Handler();
 8001e72:	f7ff fd9b 	bl	80019ac <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e76:	481b      	ldr	r0, [pc, #108]	; (8001ee4 <MX_TIM1_Init+0xcc>)
 8001e78:	f001 fe8e 	bl	8003b98 <HAL_TIM_PWM_Init>
 8001e7c:	b108      	cbz	r0, 8001e82 <MX_TIM1_Init+0x6a>
    Error_Handler();
 8001e7e:	f7ff fd95 	bl	80019ac <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e82:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e84:	4817      	ldr	r0, [pc, #92]	; (8001ee4 <MX_TIM1_Init+0xcc>)
 8001e86:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e88:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e8c:	f002 f834 	bl	8003ef8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e90:	b108      	cbz	r0, 8001e96 <MX_TIM1_Init+0x7e>
    Error_Handler();
 8001e92:	f7ff fd8b 	bl	80019ac <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e96:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	4812      	ldr	r0, [pc, #72]	; (8001ee4 <MX_TIM1_Init+0xcc>)
 8001e9c:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 8001e9e:	e9cd 3407 	strd	r3, r4, [sp, #28]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ea2:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ea6:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001eaa:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eac:	f001 ff22 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8001eb0:	b108      	cbz	r0, 8001eb6 <MX_TIM1_Init+0x9e>
    Error_Handler();
 8001eb2:	f7ff fd7b 	bl	80019ac <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001eb6:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001eb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ebc:	4809      	ldr	r0, [pc, #36]	; (8001ee4 <MX_TIM1_Init+0xcc>)
 8001ebe:	a90e      	add	r1, sp, #56	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ec0:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ec4:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ec8:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001eca:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ecc:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ece:	f002 f841 	bl	8003f54 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ed2:	b108      	cbz	r0, 8001ed8 <MX_TIM1_Init+0xc0>
    Error_Handler();
 8001ed4:	f7ff fd6a 	bl	80019ac <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8001ed8:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <MX_TIM1_Init+0xcc>)
 8001eda:	f7ff ff4f 	bl	8001d7c <HAL_TIM_MspPostInit>
}
 8001ede:	b016      	add	sp, #88	; 0x58
 8001ee0:	bd10      	pop	{r4, pc}
 8001ee2:	bf00      	nop
 8001ee4:	2000048c 	.word	0x2000048c
 8001ee8:	40012c00 	.word	0x40012c00

08001eec <MX_TIM3_Init>:
{
 8001eec:	b510      	push	{r4, lr}
 8001eee:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ef0:	2210      	movs	r2, #16
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	a803      	add	r0, sp, #12
 8001ef6:	f002 fb77 	bl	80045e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001efa:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001efc:	221c      	movs	r2, #28
 8001efe:	4621      	mov	r1, r4
 8001f00:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f04:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f08:	f002 fb6e 	bl	80045e8 <memset>
  htim3.Instance = TIM3;
 8001f0c:	481d      	ldr	r0, [pc, #116]	; (8001f84 <MX_TIM3_Init+0x98>)
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	; (8001f88 <MX_TIM3_Init+0x9c>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f10:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 8001f12:	e9c0 3400 	strd	r3, r4, [r0]
  htim3.Init.Period = 65535;
 8001f16:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f1a:	6184      	str	r4, [r0, #24]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1c:	e9c0 3403 	strd	r3, r4, [r0, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f20:	f001 fe0e 	bl	8003b40 <HAL_TIM_Base_Init>
 8001f24:	b108      	cbz	r0, 8001f2a <MX_TIM3_Init+0x3e>
    Error_Handler();
 8001f26:	f7ff fd41 	bl	80019ac <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f2e:	4815      	ldr	r0, [pc, #84]	; (8001f84 <MX_TIM3_Init+0x98>)
 8001f30:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f32:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f34:	f001 ff44 	bl	8003dc0 <HAL_TIM_ConfigClockSource>
 8001f38:	b108      	cbz	r0, 8001f3e <MX_TIM3_Init+0x52>
    Error_Handler();
 8001f3a:	f7ff fd37 	bl	80019ac <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f3e:	4811      	ldr	r0, [pc, #68]	; (8001f84 <MX_TIM3_Init+0x98>)
 8001f40:	f001 fe2a 	bl	8003b98 <HAL_TIM_PWM_Init>
 8001f44:	b108      	cbz	r0, 8001f4a <MX_TIM3_Init+0x5e>
    Error_Handler();
 8001f46:	f7ff fd31 	bl	80019ac <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f4a:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f4c:	480d      	ldr	r0, [pc, #52]	; (8001f84 <MX_TIM3_Init+0x98>)
 8001f4e:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f50:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f54:	f001 ffd0 	bl	8003ef8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f58:	b108      	cbz	r0, 8001f5e <MX_TIM3_Init+0x72>
    Error_Handler();
 8001f5a:	f7ff fd27 	bl	80019ac <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f5e:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f60:	2200      	movs	r2, #0
 8001f62:	4808      	ldr	r0, [pc, #32]	; (8001f84 <MX_TIM3_Init+0x98>)
 8001f64:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 8001f66:	e9cd 3407 	strd	r3, r4, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f6a:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f6c:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f6e:	f001 fec1 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8001f72:	b108      	cbz	r0, 8001f78 <MX_TIM3_Init+0x8c>
    Error_Handler();
 8001f74:	f7ff fd1a 	bl	80019ac <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8001f78:	4802      	ldr	r0, [pc, #8]	; (8001f84 <MX_TIM3_Init+0x98>)
 8001f7a:	f7ff feff 	bl	8001d7c <HAL_TIM_MspPostInit>
}
 8001f7e:	b00e      	add	sp, #56	; 0x38
 8001f80:	bd10      	pop	{r4, pc}
 8001f82:	bf00      	nop
 8001f84:	200004d4 	.word	0x200004d4
 8001f88:	40000400 	.word	0x40000400

08001f8c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f8c:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f8e:	480a      	ldr	r0, [pc, #40]	; (8001fb8 <MX_USART1_UART_Init+0x2c>)
  huart1.Init.BaudRate = 2000000;
 8001f90:	4a0a      	ldr	r2, [pc, #40]	; (8001fbc <MX_USART1_UART_Init+0x30>)
 8001f92:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <MX_USART1_UART_Init+0x34>)
 8001f94:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f98:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f9a:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f9c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fa0:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fa4:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa6:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fa8:	f002 f898 	bl	80040dc <HAL_UART_Init>
 8001fac:	b118      	cbz	r0, 8001fb6 <MX_USART1_UART_Init+0x2a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001fb2:	f7ff bcfb 	b.w	80019ac <Error_Handler>
}
 8001fb6:	bd08      	pop	{r3, pc}
 8001fb8:	200005a8 	.word	0x200005a8
 8001fbc:	40013800 	.word	0x40013800
 8001fc0:	001e8480 	.word	0x001e8480

08001fc4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fc4:	b508      	push	{r3, lr}

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8001fc6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 8001fca:	480a      	ldr	r0, [pc, #40]	; (8001ff4 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8001fcc:	4a0a      	ldr	r2, [pc, #40]	; (8001ff8 <MX_USART2_UART_Init+0x34>)
 8001fce:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fd2:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fd4:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fd6:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fda:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fde:	6103      	str	r3, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe0:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fe2:	f002 f87b 	bl	80040dc <HAL_UART_Init>
 8001fe6:	b118      	cbz	r0, 8001ff0 <MX_USART2_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fe8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001fec:	f7ff bcde 	b.w	80019ac <Error_Handler>
}
 8001ff0:	bd08      	pop	{r3, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200005f0 	.word	0x200005f0
 8001ff8:	40004400 	.word	0x40004400

08001ffc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ffc:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffe:	2710      	movs	r7, #16
{
 8002000:	4606      	mov	r6, r0
 8002002:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002004:	463a      	mov	r2, r7
 8002006:	2100      	movs	r1, #0
 8002008:	eb0d 0007 	add.w	r0, sp, r7
 800200c:	f002 faec 	bl	80045e8 <memset>
  if(uartHandle->Instance==USART1)
 8002010:	6833      	ldr	r3, [r6, #0]
 8002012:	4a3d      	ldr	r2, [pc, #244]	; (8002108 <HAL_UART_MspInit+0x10c>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d146      	bne.n	80020a6 <HAL_UART_MspInit+0xaa>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002018:	4b3c      	ldr	r3, [pc, #240]	; (800210c <HAL_UART_MspInit+0x110>)
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201a:	483d      	ldr	r0, [pc, #244]	; (8002110 <HAL_UART_MspInit+0x114>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800201c:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800201e:	2500      	movs	r5, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8002020:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002024:	619a      	str	r2, [r3, #24]
 8002026:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002028:	4c3a      	ldr	r4, [pc, #232]	; (8002114 <HAL_UART_MspInit+0x118>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800202a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800202e:	9200      	str	r2, [sp, #0]
 8002030:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002032:	6999      	ldr	r1, [r3, #24]
 8002034:	f041 0104 	orr.w	r1, r1, #4
 8002038:	6199      	str	r1, [r3, #24]
 800203a:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203c:	f44f 7100 	mov.w	r1, #512	; 0x200
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002040:	f003 0304 	and.w	r3, r3, #4
 8002044:	9301      	str	r3, [sp, #4]
 8002046:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800204e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002050:	eb0d 0107 	add.w	r1, sp, r7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002054:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002056:	f001 f837 	bl	80030c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800205a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205e:	482c      	ldr	r0, [pc, #176]	; (8002110 <HAL_UART_MspInit+0x114>)
 8002060:	eb0d 0107 	add.w	r1, sp, r7
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002064:	e9cd 3504 	strd	r3, r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206a:	f001 f82d 	bl	80030c8 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800206e:	4b2a      	ldr	r3, [pc, #168]	; (8002118 <HAL_UART_MspInit+0x11c>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002070:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002072:	e9c4 3700 	strd	r3, r7, [r4]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002076:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002078:	e9c4 5505 	strd	r5, r5, [r4, #20]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800207c:	e9c4 3503 	strd	r3, r5, [r4, #12]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002080:	60a5      	str	r5, [r4, #8]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002082:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002084:	f000 feb4 	bl	8002df0 <HAL_DMA_Init>
 8002088:	b108      	cbz	r0, 800208e <HAL_UART_MspInit+0x92>
    {
      Error_Handler();
 800208a:	f7ff fc8f 	bl	80019ac <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800208e:	2025      	movs	r0, #37	; 0x25
 8002090:	2200      	movs	r2, #0
 8002092:	2101      	movs	r1, #1
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002094:	63b4      	str	r4, [r6, #56]	; 0x38
 8002096:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002098:	f000 fe56 	bl	8002d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800209c:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800209e:	f000 fe85 	bl	8002dac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80020a2:	b009      	add	sp, #36	; 0x24
 80020a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(uartHandle->Instance==USART2)
 80020a6:	4a1d      	ldr	r2, [pc, #116]	; (800211c <HAL_UART_MspInit+0x120>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d1fa      	bne.n	80020a2 <HAL_UART_MspInit+0xa6>
    __HAL_RCC_USART2_CLK_ENABLE();
 80020ac:	4b17      	ldr	r3, [pc, #92]	; (800210c <HAL_UART_MspInit+0x110>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ae:	4818      	ldr	r0, [pc, #96]	; (8002110 <HAL_UART_MspInit+0x114>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80020b0:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 80020b4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80020b8:	61da      	str	r2, [r3, #28]
 80020ba:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020bc:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 80020be:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80020c2:	9202      	str	r2, [sp, #8]
 80020c4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c6:	699a      	ldr	r2, [r3, #24]
 80020c8:	f042 0204 	orr.w	r2, r2, #4
 80020cc:	619a      	str	r2, [r3, #24]
 80020ce:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d0:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	9303      	str	r3, [sp, #12]
 80020d8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020e0:	2303      	movs	r3, #3
 80020e2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e4:	f000 fff0 	bl	80030c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e8:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ea:	4809      	ldr	r0, [pc, #36]	; (8002110 <HAL_UART_MspInit+0x114>)
 80020ec:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ee:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f4:	f000 ffe8 	bl	80030c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80020f8:	2026      	movs	r0, #38	; 0x26
 80020fa:	4622      	mov	r2, r4
 80020fc:	2101      	movs	r1, #1
 80020fe:	f000 fe23 	bl	8002d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002102:	2026      	movs	r0, #38	; 0x26
 8002104:	e7cb      	b.n	800209e <HAL_UART_MspInit+0xa2>
 8002106:	bf00      	nop
 8002108:	40013800 	.word	0x40013800
 800210c:	40021000 	.word	0x40021000
 8002110:	40010800 	.word	0x40010800
 8002114:	20000564 	.word	0x20000564
 8002118:	40020044 	.word	0x40020044
 800211c:	40004400 	.word	0x40004400

08002120 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002120:	f7ff fd8e 	bl	8001c40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002124:	480b      	ldr	r0, [pc, #44]	; (8002154 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002126:	490c      	ldr	r1, [pc, #48]	; (8002158 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002128:	4a0c      	ldr	r2, [pc, #48]	; (800215c <LoopFillZerobss+0x16>)
  movs r3, #0
 800212a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800212c:	e002      	b.n	8002134 <LoopCopyDataInit>

0800212e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800212e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002130:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002132:	3304      	adds	r3, #4

08002134 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002134:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002136:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002138:	d3f9      	bcc.n	800212e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800213a:	4a09      	ldr	r2, [pc, #36]	; (8002160 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800213c:	4c09      	ldr	r4, [pc, #36]	; (8002164 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800213e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002140:	e001      	b.n	8002146 <LoopFillZerobss>

08002142 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002142:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002144:	3204      	adds	r2, #4

08002146 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002146:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002148:	d3fb      	bcc.n	8002142 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800214a:	f002 fa29 	bl	80045a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800214e:	f7ff fbe5 	bl	800191c <main>
  bx lr
 8002152:	4770      	bx	lr
  ldr r0, =_sdata
 8002154:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002158:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800215c:	08009528 	.word	0x08009528
  ldr r2, =_sbss
 8002160:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002164:	2000064c 	.word	0x2000064c

08002168 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002168:	e7fe      	b.n	8002168 <CAN1_RX1_IRQHandler>
	...

0800216c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800216c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800216e:	4b0e      	ldr	r3, [pc, #56]	; (80021a8 <HAL_InitTick+0x3c>)
{
 8002170:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002172:	7818      	ldrb	r0, [r3, #0]
 8002174:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002178:	fbb3 f3f0 	udiv	r3, r3, r0
 800217c:	4a0b      	ldr	r2, [pc, #44]	; (80021ac <HAL_InitTick+0x40>)
 800217e:	6810      	ldr	r0, [r2, #0]
 8002180:	fbb0 f0f3 	udiv	r0, r0, r3
 8002184:	f000 fe20 	bl	8002dc8 <HAL_SYSTICK_Config>
 8002188:	4604      	mov	r4, r0
 800218a:	b958      	cbnz	r0, 80021a4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800218c:	2d0f      	cmp	r5, #15
 800218e:	d809      	bhi.n	80021a4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002190:	4602      	mov	r2, r0
 8002192:	4629      	mov	r1, r5
 8002194:	f04f 30ff 	mov.w	r0, #4294967295
 8002198:	f000 fdd6 	bl	8002d48 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800219c:	4620      	mov	r0, r4
 800219e:	4b04      	ldr	r3, [pc, #16]	; (80021b0 <HAL_InitTick+0x44>)
 80021a0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80021a2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80021a4:	2001      	movs	r0, #1
 80021a6:	e7fc      	b.n	80021a2 <HAL_InitTick+0x36>
 80021a8:	2000000c 	.word	0x2000000c
 80021ac:	20000008 	.word	0x20000008
 80021b0:	20000010 	.word	0x20000010

080021b4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021b4:	4a07      	ldr	r2, [pc, #28]	; (80021d4 <HAL_Init+0x20>)
{
 80021b6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021b8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021ba:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021bc:	f043 0310 	orr.w	r3, r3, #16
 80021c0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021c2:	f000 fdaf 	bl	8002d24 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80021c6:	200f      	movs	r0, #15
 80021c8:	f7ff ffd0 	bl	800216c <HAL_InitTick>
  HAL_MspInit();
 80021cc:	f7ff fc8a 	bl	8001ae4 <HAL_MspInit>
}
 80021d0:	2000      	movs	r0, #0
 80021d2:	bd08      	pop	{r3, pc}
 80021d4:	40022000 	.word	0x40022000

080021d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80021d8:	4a03      	ldr	r2, [pc, #12]	; (80021e8 <HAL_IncTick+0x10>)
 80021da:	4b04      	ldr	r3, [pc, #16]	; (80021ec <HAL_IncTick+0x14>)
 80021dc:	6811      	ldr	r1, [r2, #0]
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	440b      	add	r3, r1
 80021e2:	6013      	str	r3, [r2, #0]
}
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	20000638 	.word	0x20000638
 80021ec:	2000000c 	.word	0x2000000c

080021f0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80021f0:	4b01      	ldr	r3, [pc, #4]	; (80021f8 <HAL_GetTick+0x8>)
 80021f2:	6818      	ldr	r0, [r3, #0]
}
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	20000638 	.word	0x20000638

080021fc <HAL_ADC_ConvCpltCallback>:
 80021fc:	4770      	bx	lr

080021fe <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021fe:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002200:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002202:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002204:	f012 0f50 	tst.w	r2, #80	; 0x50
 8002208:	d11b      	bne.n	8002242 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800220a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800220c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002210:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	6892      	ldr	r2, [r2, #8]
 8002216:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800221a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800221e:	d10c      	bne.n	800223a <ADC_DMAConvCplt+0x3c>
 8002220:	7b1a      	ldrb	r2, [r3, #12]
 8002222:	b952      	cbnz	r2, 800223a <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002224:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002226:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800222a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800222c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800222e:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002230:	bf5e      	ittt	pl
 8002232:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8002234:	f042 0201 	orrpl.w	r2, r2, #1
 8002238:	629a      	strpl	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff ffde 	bl	80021fc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002240:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002242:	6a1b      	ldr	r3, [r3, #32]
}
 8002244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	4718      	bx	r3

0800224c <HAL_ADC_ConvHalfCpltCallback>:
 800224c:	4770      	bx	lr

0800224e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800224e:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002250:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002252:	f7ff fffb 	bl	800224c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002256:	bd08      	pop	{r3, pc}

08002258 <HAL_ADC_LevelOutOfWindowCallback>:
 8002258:	4770      	bx	lr

0800225a <HAL_ADC_IRQHandler>:
  uint32_t tmp_sr = hadc->Instance->SR;
 800225a:	6803      	ldr	r3, [r0, #0]
{
 800225c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 800225e:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002260:	685e      	ldr	r6, [r3, #4]
{
 8002262:	4604      	mov	r4, r0
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002264:	06b0      	lsls	r0, r6, #26
 8002266:	d526      	bpl.n	80022b6 <HAL_ADC_IRQHandler+0x5c>
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8002268:	07a9      	lsls	r1, r5, #30
 800226a:	d524      	bpl.n	80022b6 <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800226c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800226e:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002270:	bf5e      	ittt	pl
 8002272:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8002274:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8002278:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8002280:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8002284:	d110      	bne.n	80022a8 <HAL_ADC_IRQHandler+0x4e>
 8002286:	7b22      	ldrb	r2, [r4, #12]
 8002288:	b972      	cbnz	r2, 80022a8 <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	f022 0220 	bic.w	r2, r2, #32
 8002290:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002292:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002298:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800229a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800229c:	04d8      	lsls	r0, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800229e:	bf5e      	ittt	pl
 80022a0:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80022a2:	f043 0301 	orrpl.w	r3, r3, #1
 80022a6:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 80022a8:	4620      	mov	r0, r4
 80022aa:	f7ff ffa7 	bl	80021fc <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022ae:	f06f 0212 	mvn.w	r2, #18
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80022b6:	0631      	lsls	r1, r6, #24
 80022b8:	d530      	bpl.n	800231c <HAL_ADC_IRQHandler+0xc2>
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80022ba:	076a      	lsls	r2, r5, #29
 80022bc:	d52e      	bpl.n	800231c <HAL_ADC_IRQHandler+0xc2>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80022c0:	06db      	lsls	r3, r3, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80022c2:	bf5e      	ittt	pl
 80022c4:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80022c6:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 80022ca:	62a3      	strpl	r3, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 80022d4:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 80022d8:	d00a      	beq.n	80022f0 <HAL_ADC_IRQHandler+0x96>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80022da:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80022dc:	0550      	lsls	r0, r2, #21
 80022de:	d416      	bmi.n	800230e <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80022e6:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80022ea:	d110      	bne.n	800230e <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80022ec:	7b22      	ldrb	r2, [r4, #12]
 80022ee:	b972      	cbnz	r2, 800230e <HAL_ADC_IRQHandler+0xb4>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80022f0:	685a      	ldr	r2, [r3, #4]
 80022f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022f6:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80022f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80022fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022fe:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002300:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002302:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002304:	bf5e      	ittt	pl
 8002306:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8002308:	f043 0301 	orrpl.w	r3, r3, #1
 800230c:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800230e:	4620      	mov	r0, r4
 8002310:	f000 fa0e 	bl	8002730 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002314:	f06f 020c 	mvn.w	r2, #12
 8002318:	6823      	ldr	r3, [r4, #0]
 800231a:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800231c:	0672      	lsls	r2, r6, #25
 800231e:	d50c      	bpl.n	800233a <HAL_ADC_IRQHandler+0xe0>
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002320:	07eb      	lsls	r3, r5, #31
 8002322:	d50a      	bpl.n	800233a <HAL_ADC_IRQHandler+0xe0>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002324:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002326:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800232c:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800232e:	f7ff ff93 	bl	8002258 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002332:	f06f 0201 	mvn.w	r2, #1
 8002336:	6823      	ldr	r3, [r4, #0]
 8002338:	601a      	str	r2, [r3, #0]
}
 800233a:	bd70      	pop	{r4, r5, r6, pc}

0800233c <HAL_ADC_ErrorCallback>:
 800233c:	4770      	bx	lr

0800233e <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800233e:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8002340:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002342:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002348:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800234a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800234c:	f043 0304 	orr.w	r3, r3, #4
 8002350:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002352:	f7ff fff3 	bl	800233c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002356:	bd08      	pop	{r3, pc}

08002358 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8002358:	2300      	movs	r3, #0
{ 
 800235a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800235c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800235e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{ 
 8002362:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8002364:	2b01      	cmp	r3, #1
 8002366:	d06c      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xea>
 8002368:	2301      	movs	r3, #1
 800236a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800236e:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002370:	6802      	ldr	r2, [r0, #0]
  if (sConfig->Rank < 7U)
 8002372:	2d06      	cmp	r5, #6
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002374:	6808      	ldr	r0, [r1, #0]
 8002376:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  if (sConfig->Rank < 7U)
 800237a:	d822      	bhi.n	80023c2 <HAL_ADC_ConfigChannel+0x6a>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800237c:	261f      	movs	r6, #31
 800237e:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8002380:	3b05      	subs	r3, #5
 8002382:	409e      	lsls	r6, r3
 8002384:	ea25 0506 	bic.w	r5, r5, r6
 8002388:	fa00 f303 	lsl.w	r3, r0, r3
 800238c:	432b      	orrs	r3, r5
 800238e:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002390:	2809      	cmp	r0, #9
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002392:	688b      	ldr	r3, [r1, #8]
 8002394:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8002398:	f04f 0107 	mov.w	r1, #7
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800239c:	d929      	bls.n	80023f2 <HAL_ADC_ConfigChannel+0x9a>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800239e:	68d6      	ldr	r6, [r2, #12]
 80023a0:	3d1e      	subs	r5, #30
 80023a2:	40a9      	lsls	r1, r5
 80023a4:	ea26 0101 	bic.w	r1, r6, r1
 80023a8:	40ab      	lsls	r3, r5
 80023aa:	430b      	orrs	r3, r1
 80023ac:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023ae:	f1a0 0310 	sub.w	r3, r0, #16
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d925      	bls.n	8002402 <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023b6:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80023b8:	2300      	movs	r3, #0
 80023ba:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 80023be:	b002      	add	sp, #8
 80023c0:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80023c2:	2d0c      	cmp	r5, #12
 80023c4:	f04f 051f 	mov.w	r5, #31
 80023c8:	d809      	bhi.n	80023de <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80023ca:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80023cc:	3b23      	subs	r3, #35	; 0x23
 80023ce:	409d      	lsls	r5, r3
 80023d0:	ea26 0505 	bic.w	r5, r6, r5
 80023d4:	fa00 f303 	lsl.w	r3, r0, r3
 80023d8:	432b      	orrs	r3, r5
 80023da:	6313      	str	r3, [r2, #48]	; 0x30
 80023dc:	e7d8      	b.n	8002390 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80023de:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80023e0:	3b41      	subs	r3, #65	; 0x41
 80023e2:	409d      	lsls	r5, r3
 80023e4:	ea26 0505 	bic.w	r5, r6, r5
 80023e8:	fa00 f303 	lsl.w	r3, r0, r3
 80023ec:	432b      	orrs	r3, r5
 80023ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 80023f0:	e7ce      	b.n	8002390 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80023f2:	6910      	ldr	r0, [r2, #16]
 80023f4:	40a9      	lsls	r1, r5
 80023f6:	ea20 0101 	bic.w	r1, r0, r1
 80023fa:	40ab      	lsls	r3, r5
 80023fc:	430b      	orrs	r3, r1
 80023fe:	6113      	str	r3, [r2, #16]
 8002400:	e7d9      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 8002402:	4b11      	ldr	r3, [pc, #68]	; (8002448 <HAL_ADC_ConfigChannel+0xf0>)
 8002404:	429a      	cmp	r2, r3
 8002406:	d116      	bne.n	8002436 <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002408:	6893      	ldr	r3, [r2, #8]
 800240a:	021b      	lsls	r3, r3, #8
 800240c:	d4d3      	bmi.n	80023b6 <HAL_ADC_ConfigChannel+0x5e>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800240e:	6893      	ldr	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002410:	2810      	cmp	r0, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002412:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002416:	6093      	str	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002418:	d1cd      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x5e>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800241a:	4b0c      	ldr	r3, [pc, #48]	; (800244c <HAL_ADC_ConfigChannel+0xf4>)
 800241c:	4a0c      	ldr	r2, [pc, #48]	; (8002450 <HAL_ADC_ConfigChannel+0xf8>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	fbb3 f3f2 	udiv	r3, r3, r2
 8002424:	220a      	movs	r2, #10
 8002426:	4353      	muls	r3, r2
            wait_loop_index--;
 8002428:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800242a:	9b01      	ldr	r3, [sp, #4]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0c2      	beq.n	80023b6 <HAL_ADC_ConfigChannel+0x5e>
            wait_loop_index--;
 8002430:	9b01      	ldr	r3, [sp, #4]
 8002432:	3b01      	subs	r3, #1
 8002434:	e7f8      	b.n	8002428 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002436:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8002438:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800243a:	f043 0320 	orr.w	r3, r3, #32
 800243e:	62a3      	str	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8002440:	e7ba      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 8002442:	2002      	movs	r0, #2
 8002444:	e7bb      	b.n	80023be <HAL_ADC_ConfigChannel+0x66>
 8002446:	bf00      	nop
 8002448:	40012400 	.word	0x40012400
 800244c:	20000008 	.word	0x20000008
 8002450:	000f4240 	.word	0x000f4240

08002454 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8002454:	2300      	movs	r3, #0
{
 8002456:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 8002458:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800245a:	6803      	ldr	r3, [r0, #0]
{
 800245c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	07d2      	lsls	r2, r2, #31
 8002462:	d502      	bpl.n	800246a <ADC_Enable+0x16>
  return HAL_OK;
 8002464:	2000      	movs	r0, #0
}
 8002466:	b003      	add	sp, #12
 8002468:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	f042 0201 	orr.w	r2, r2, #1
 8002470:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002472:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <ADC_Enable+0x70>)
 8002474:	4a14      	ldr	r2, [pc, #80]	; (80024c8 <ADC_Enable+0x74>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 800247c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800247e:	9b01      	ldr	r3, [sp, #4]
 8002480:	b9e3      	cbnz	r3, 80024bc <ADC_Enable+0x68>
    tickstart = HAL_GetTick();
 8002482:	f7ff feb5 	bl	80021f0 <HAL_GetTick>
 8002486:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002488:	6823      	ldr	r3, [r4, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	07db      	lsls	r3, r3, #31
 800248e:	d4e9      	bmi.n	8002464 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002490:	f7ff feae 	bl	80021f0 <HAL_GetTick>
 8002494:	1b40      	subs	r0, r0, r5
 8002496:	2802      	cmp	r0, #2
 8002498:	d9f6      	bls.n	8002488 <ADC_Enable+0x34>
        if(ADC_IS_ENABLE(hadc) == RESET)
 800249a:	6823      	ldr	r3, [r4, #0]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f013 0301 	ands.w	r3, r3, #1
 80024a2:	d1f1      	bne.n	8002488 <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024a4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
          return HAL_ERROR;
 80024a6:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024a8:	f042 0210 	orr.w	r2, r2, #16
 80024ac:	62a2      	str	r2, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 80024b0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b4:	f042 0201 	orr.w	r2, r2, #1
 80024b8:	62e2      	str	r2, [r4, #44]	; 0x2c
          return HAL_ERROR;
 80024ba:	e7d4      	b.n	8002466 <ADC_Enable+0x12>
      wait_loop_index--;
 80024bc:	9b01      	ldr	r3, [sp, #4]
 80024be:	3b01      	subs	r3, #1
 80024c0:	e7dc      	b.n	800247c <ADC_Enable+0x28>
 80024c2:	bf00      	nop
 80024c4:	20000008 	.word	0x20000008
 80024c8:	000f4240 	.word	0x000f4240

080024cc <HAL_ADC_Start_DMA>:
{
 80024cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80024d0:	4b40      	ldr	r3, [pc, #256]	; (80025d4 <HAL_ADC_Start_DMA+0x108>)
{
 80024d2:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80024d4:	6802      	ldr	r2, [r0, #0]
{
 80024d6:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80024d8:	429a      	cmp	r2, r3
{
 80024da:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80024dc:	d002      	beq.n	80024e4 <HAL_ADC_Start_DMA+0x18>
 80024de:	493e      	ldr	r1, [pc, #248]	; (80025d8 <HAL_ADC_Start_DMA+0x10c>)
 80024e0:	428a      	cmp	r2, r1
 80024e2:	d103      	bne.n	80024ec <HAL_ADC_Start_DMA+0x20>
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80024ea:	d16e      	bne.n	80025ca <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 80024ec:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d06c      	beq.n	80025ce <HAL_ADC_Start_DMA+0x102>
 80024f4:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80024f6:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80024f8:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80024fc:	f7ff ffaa 	bl	8002454 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002500:	4606      	mov	r6, r0
 8002502:	2800      	cmp	r0, #0
 8002504:	d15d      	bne.n	80025c2 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8002506:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002508:	6821      	ldr	r1, [r4, #0]
 800250a:	4b33      	ldr	r3, [pc, #204]	; (80025d8 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 800250c:	f425 6570 	bic.w	r5, r5, #3840	; 0xf00
 8002510:	f025 0501 	bic.w	r5, r5, #1
 8002514:	f445 7580 	orr.w	r5, r5, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002518:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 800251a:	62a5      	str	r5, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800251c:	d104      	bne.n	8002528 <HAL_ADC_Start_DMA+0x5c>
 800251e:	4a2d      	ldr	r2, [pc, #180]	; (80025d4 <HAL_ADC_Start_DMA+0x108>)
 8002520:	6853      	ldr	r3, [r2, #4]
 8002522:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002526:	d13e      	bne.n	80025a6 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002528:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800252a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800252e:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002530:	684b      	ldr	r3, [r1, #4]
 8002532:	055a      	lsls	r2, r3, #21
 8002534:	d505      	bpl.n	8002542 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002536:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002538:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800253c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002540:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002542:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002544:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002546:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800254a:	bf18      	it	ne
 800254c:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800254e:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002550:	bf18      	it	ne
 8002552:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8002556:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8002558:	2300      	movs	r3, #0
 800255a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800255e:	4b1f      	ldr	r3, [pc, #124]	; (80025dc <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002560:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002562:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002564:	4b1e      	ldr	r3, [pc, #120]	; (80025e0 <HAL_ADC_Start_DMA+0x114>)
 8002566:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002568:	4b1e      	ldr	r3, [pc, #120]	; (80025e4 <HAL_ADC_Start_DMA+0x118>)
 800256a:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800256c:	f06f 0302 	mvn.w	r3, #2
 8002570:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002574:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8002578:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800257c:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002580:	4643      	mov	r3, r8
 8002582:	f000 fc67 	bl	8002e54 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002586:	6823      	ldr	r3, [r4, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800258e:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002592:	689a      	ldr	r2, [r3, #8]
 8002594:	bf0c      	ite	eq
 8002596:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800259a:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 800259e:	609a      	str	r2, [r3, #8]
}
 80025a0:	4630      	mov	r0, r6
 80025a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025ac:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80025ae:	6853      	ldr	r3, [r2, #4]
 80025b0:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025b2:	bf41      	itttt	mi
 80025b4:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 80025b6:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80025ba:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80025be:	62a0      	strmi	r0, [r4, #40]	; 0x28
 80025c0:	e7bf      	b.n	8002542 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 80025c2:	2300      	movs	r3, #0
 80025c4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80025c8:	e7ea      	b.n	80025a0 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 80025ca:	2601      	movs	r6, #1
 80025cc:	e7e8      	b.n	80025a0 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 80025ce:	2602      	movs	r6, #2
 80025d0:	e7e6      	b.n	80025a0 <HAL_ADC_Start_DMA+0xd4>
 80025d2:	bf00      	nop
 80025d4:	40012400 	.word	0x40012400
 80025d8:	40012800 	.word	0x40012800
 80025dc:	080021ff 	.word	0x080021ff
 80025e0:	0800224f 	.word	0x0800224f
 80025e4:	0800233f 	.word	0x0800233f

080025e8 <ADC_ConversionStop_Disable>:
{
 80025e8:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80025ea:	6803      	ldr	r3, [r0, #0]
{
 80025ec:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	07d1      	lsls	r1, r2, #31
 80025f2:	d401      	bmi.n	80025f8 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80025f4:	2000      	movs	r0, #0
}
 80025f6:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	f022 0201 	bic.w	r2, r2, #1
 80025fe:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002600:	f7ff fdf6 	bl	80021f0 <HAL_GetTick>
 8002604:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002606:	6823      	ldr	r3, [r4, #0]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	07db      	lsls	r3, r3, #31
 800260c:	d5f2      	bpl.n	80025f4 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800260e:	f7ff fdef 	bl	80021f0 <HAL_GetTick>
 8002612:	1b40      	subs	r0, r0, r5
 8002614:	2802      	cmp	r0, #2
 8002616:	d9f6      	bls.n	8002606 <ADC_ConversionStop_Disable+0x1e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002618:	6823      	ldr	r3, [r4, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	07da      	lsls	r2, r3, #31
 800261e:	d5f2      	bpl.n	8002606 <ADC_ConversionStop_Disable+0x1e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002620:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_ERROR;
 8002622:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002624:	f043 0310 	orr.w	r3, r3, #16
 8002628:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800262a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 8002632:	e7e0      	b.n	80025f6 <ADC_ConversionStop_Disable+0xe>

08002634 <HAL_ADC_Init>:
{
 8002634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 8002636:	4604      	mov	r4, r0
 8002638:	2800      	cmp	r0, #0
 800263a:	d06e      	beq.n	800271a <HAL_ADC_Init+0xe6>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800263c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800263e:	b923      	cbnz	r3, 800264a <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8002640:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8002642:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8002646:	f7fe ff87 	bl	8001558 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800264a:	4620      	mov	r0, r4
 800264c:	f7ff ffcc 	bl	80025e8 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002650:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002652:	f013 0310 	ands.w	r3, r3, #16
 8002656:	d162      	bne.n	800271e <HAL_ADC_Init+0xea>
 8002658:	2800      	cmp	r0, #0
 800265a:	d160      	bne.n	800271e <HAL_ADC_Init+0xea>
    ADC_STATE_CLR_SET(hadc->State,
 800265c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800265e:	69e5      	ldr	r5, [r4, #28]
 8002660:	6861      	ldr	r1, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8002662:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8002666:	f022 0202 	bic.w	r2, r2, #2
 800266a:	f042 0202 	orr.w	r2, r2, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800266e:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002670:	68a5      	ldr	r5, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8002672:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002674:	7b22      	ldrb	r2, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002676:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800267a:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800267e:	d037      	beq.n	80026f0 <HAL_ADC_Init+0xbc>
 8002680:	2d01      	cmp	r5, #1
 8002682:	bf14      	ite	ne
 8002684:	2700      	movne	r7, #0
 8002686:	f44f 7780 	moveq.w	r7, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800268a:	7d26      	ldrb	r6, [r4, #20]
 800268c:	2e01      	cmp	r6, #1
 800268e:	d106      	bne.n	800269e <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002690:	bb82      	cbnz	r2, 80026f4 <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002692:	69a2      	ldr	r2, [r4, #24]
 8002694:	3a01      	subs	r2, #1
 8002696:	ea47 3642 	orr.w	r6, r7, r2, lsl #13
 800269a:	f446 6700 	orr.w	r7, r6, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800269e:	6822      	ldr	r2, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80026a0:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80026a4:	6856      	ldr	r6, [r2, #4]
 80026a6:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 80026aa:	ea46 0607 	orr.w	r6, r6, r7
 80026ae:	6056      	str	r6, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80026b0:	6897      	ldr	r7, [r2, #8]
 80026b2:	4e1d      	ldr	r6, [pc, #116]	; (8002728 <HAL_ADC_Init+0xf4>)
 80026b4:	ea06 0607 	and.w	r6, r6, r7
 80026b8:	ea46 0601 	orr.w	r6, r6, r1
 80026bc:	6096      	str	r6, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80026be:	d001      	beq.n	80026c4 <HAL_ADC_Init+0x90>
 80026c0:	2d01      	cmp	r5, #1
 80026c2:	d102      	bne.n	80026ca <HAL_ADC_Init+0x96>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80026c4:	6923      	ldr	r3, [r4, #16]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80026ca:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 80026cc:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80026d0:	432b      	orrs	r3, r5
 80026d2:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026d4:	6892      	ldr	r2, [r2, #8]
 80026d6:	4b15      	ldr	r3, [pc, #84]	; (800272c <HAL_ADC_Init+0xf8>)
 80026d8:	4013      	ands	r3, r2
 80026da:	4299      	cmp	r1, r3
 80026dc:	d113      	bne.n	8002706 <HAL_ADC_Init+0xd2>
      ADC_CLEAR_ERRORCODE(hadc);
 80026de:	2300      	movs	r3, #0
 80026e0:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80026e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80026e4:	f023 0303 	bic.w	r3, r3, #3
 80026e8:	f043 0301 	orr.w	r3, r3, #1
 80026ec:	62a3      	str	r3, [r4, #40]	; 0x28
}
 80026ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80026f0:	462f      	mov	r7, r5
 80026f2:	e7ca      	b.n	800268a <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026f4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80026f6:	f042 0220 	orr.w	r2, r2, #32
 80026fa:	62a2      	str	r2, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026fc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80026fe:	f042 0201 	orr.w	r2, r2, #1
 8002702:	62e2      	str	r2, [r4, #44]	; 0x2c
 8002704:	e7cb      	b.n	800269e <HAL_ADC_Init+0x6a>
      ADC_STATE_CLR_SET(hadc->State,
 8002706:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002708:	f023 0312 	bic.w	r3, r3, #18
 800270c:	f043 0310 	orr.w	r3, r3, #16
 8002710:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002712:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 800271a:	2001      	movs	r0, #1
 800271c:	e7e7      	b.n	80026ee <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800271e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002720:	f043 0310 	orr.w	r3, r3, #16
 8002724:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8002726:	e7f8      	b.n	800271a <HAL_ADC_Init+0xe6>
 8002728:	ffe1f7fd 	.word	0xffe1f7fd
 800272c:	ff1f0efe 	.word	0xff1f0efe

08002730 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002730:	4770      	bx	lr

08002732 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002732:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002734:	4604      	mov	r4, r0
 8002736:	2800      	cmp	r0, #0
 8002738:	d06e      	beq.n	8002818 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800273a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800273e:	b90b      	cbnz	r3, 8002744 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002740:	f7fe ff7a 	bl	8001638 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002744:	6822      	ldr	r2, [r4, #0]
 8002746:	6813      	ldr	r3, [r2, #0]
 8002748:	f043 0301 	orr.w	r3, r3, #1
 800274c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800274e:	f7ff fd4f 	bl	80021f0 <HAL_GetTick>
 8002752:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002754:	6823      	ldr	r3, [r4, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	07d1      	lsls	r1, r2, #31
 800275a:	d551      	bpl.n	8002800 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	f022 0202 	bic.w	r2, r2, #2
 8002762:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002764:	f7ff fd44 	bl	80021f0 <HAL_GetTick>
 8002768:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800276a:	6823      	ldr	r3, [r4, #0]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	0792      	lsls	r2, r2, #30
 8002770:	d454      	bmi.n	800281c <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002772:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002774:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002776:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	bf0c      	ite	eq
 800277c:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002780:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8002784:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8002786:	7e62      	ldrb	r2, [r4, #25]
 8002788:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	bf0c      	ite	eq
 800278e:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002792:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8002796:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002798:	7ea2      	ldrb	r2, [r4, #26]
 800279a:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	bf0c      	ite	eq
 80027a0:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80027a4:	f022 0220 	bicne.w	r2, r2, #32
 80027a8:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 80027aa:	7ee2      	ldrb	r2, [r4, #27]
 80027ac:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	bf0c      	ite	eq
 80027b2:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80027b6:	f042 0210 	orrne.w	r2, r2, #16
 80027ba:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80027bc:	7f22      	ldrb	r2, [r4, #28]
 80027be:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	bf0c      	ite	eq
 80027c4:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027c8:	f022 0208 	bicne.w	r2, r2, #8
 80027cc:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80027ce:	7f62      	ldrb	r2, [r4, #29]
 80027d0:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	bf0c      	ite	eq
 80027d6:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80027da:	f022 0204 	bicne.w	r2, r2, #4
 80027de:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80027e0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80027e4:	430a      	orrs	r2, r1
 80027e6:	6921      	ldr	r1, [r4, #16]
 80027e8:	430a      	orrs	r2, r1
 80027ea:	6961      	ldr	r1, [r4, #20]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	6861      	ldr	r1, [r4, #4]
 80027f0:	3901      	subs	r1, #1
 80027f2:	430a      	orrs	r2, r1
 80027f4:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80027f6:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80027f8:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80027fa:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 80027fe:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002800:	f7ff fcf6 	bl	80021f0 <HAL_GetTick>
 8002804:	1b40      	subs	r0, r0, r5
 8002806:	280a      	cmp	r0, #10
 8002808:	d9a4      	bls.n	8002754 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800280a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800280c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002810:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8002812:	2305      	movs	r3, #5
 8002814:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8002818:	2001      	movs	r0, #1
 800281a:	e7f0      	b.n	80027fe <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800281c:	f7ff fce8 	bl	80021f0 <HAL_GetTick>
 8002820:	1b40      	subs	r0, r0, r5
 8002822:	280a      	cmp	r0, #10
 8002824:	d9a1      	bls.n	800276a <HAL_CAN_Init+0x38>
 8002826:	e7f0      	b.n	800280a <HAL_CAN_Init+0xd8>

08002828 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002828:	b570      	push	{r4, r5, r6, lr}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 800282a:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 800282e:	3b01      	subs	r3, #1
 8002830:	2b01      	cmp	r3, #1
 8002832:	d862      	bhi.n	80028fa <HAL_CAN_ConfigFilter+0xd2>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002834:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 8002836:	6803      	ldr	r3, [r0, #0]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002838:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800283c:	f042 0201 	orr.w	r2, r2, #1
 8002840:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002844:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002846:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800284a:	f002 001f 	and.w	r0, r2, #31
 800284e:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002852:	ea25 0500 	bic.w	r5, r5, r0
 8002856:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800285a:	69cd      	ldr	r5, [r1, #28]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800285c:	43c4      	mvns	r4, r0
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800285e:	bb85      	cbnz	r5, 80028c2 <HAL_CAN_ConfigFilter+0x9a>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002860:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002864:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002866:	4025      	ands	r5, r4
 8002868:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800286c:	888d      	ldrh	r5, [r1, #4]
 800286e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002872:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002876:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800287a:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800287c:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800287e:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002882:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002886:	698a      	ldr	r2, [r1, #24]
 8002888:	bb6a      	cbnz	r2, 80028e6 <HAL_CAN_ConfigFilter+0xbe>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800288a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800288e:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002890:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002894:	690a      	ldr	r2, [r1, #16]
 8002896:	bb52      	cbnz	r2, 80028ee <HAL_CAN_ConfigFilter+0xc6>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002898:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800289c:	4014      	ands	r4, r2
 800289e:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80028a2:	6a0a      	ldr	r2, [r1, #32]
 80028a4:	2a01      	cmp	r2, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80028a6:	bf02      	ittt	eq
 80028a8:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 80028ac:	4310      	orreq	r0, r2
 80028ae:	f8c3 021c 	streq.w	r0, [r3, #540]	; 0x21c

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 80028b2:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80028b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80028b8:	f022 0201 	bic.w	r2, r2, #1
 80028bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 80028c0:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80028c2:	2d01      	cmp	r5, #1
 80028c4:	d1df      	bne.n	8002886 <HAL_CAN_ConfigFilter+0x5e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80028c6:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80028ca:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80028cc:	4305      	orrs	r5, r0
 80028ce:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80028d2:	888d      	ldrh	r5, [r1, #4]
 80028d4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80028d8:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028dc:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028e0:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80028e2:	898d      	ldrh	r5, [r1, #12]
 80028e4:	e7cb      	b.n	800287e <HAL_CAN_ConfigFilter+0x56>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80028e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80028ea:	4302      	orrs	r2, r0
 80028ec:	e7d0      	b.n	8002890 <HAL_CAN_ConfigFilter+0x68>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80028ee:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80028f2:	4302      	orrs	r2, r0
 80028f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80028f8:	e7d3      	b.n	80028a2 <HAL_CAN_ConfigFilter+0x7a>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80028fa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80028fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002900:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8002902:	2001      	movs	r0, #1
 8002904:	e7dc      	b.n	80028c0 <HAL_CAN_ConfigFilter+0x98>

08002906 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002906:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002908:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 800290c:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 800290e:	2b01      	cmp	r3, #1
 8002910:	b2dd      	uxtb	r5, r3
 8002912:	d120      	bne.n	8002956 <HAL_CAN_Start+0x50>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002914:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002916:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002918:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800291c:	6813      	ldr	r3, [r2, #0]
 800291e:	f023 0301 	bic.w	r3, r3, #1
 8002922:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002924:	f7ff fc64 	bl	80021f0 <HAL_GetTick>
 8002928:	4606      	mov	r6, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800292a:	6823      	ldr	r3, [r4, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f013 0301 	ands.w	r3, r3, #1
 8002932:	d102      	bne.n	800293a <HAL_CAN_Start+0x34>

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;

    /* Return function status */
    return HAL_OK;
 8002934:	461d      	mov	r5, r3
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002936:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 8002938:	e00b      	b.n	8002952 <HAL_CAN_Start+0x4c>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800293a:	f7ff fc59 	bl	80021f0 <HAL_GetTick>
 800293e:	1b80      	subs	r0, r0, r6
 8002940:	280a      	cmp	r0, #10
 8002942:	d9f2      	bls.n	800292a <HAL_CAN_Start+0x24>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002944:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002946:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800294a:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800294c:	2305      	movs	r3, #5
 800294e:	f884 3020 	strb.w	r3, [r4, #32]
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 8002952:	4628      	mov	r0, r5
 8002954:	bd70      	pop	{r4, r5, r6, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002956:	6a43      	ldr	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8002958:	2501      	movs	r5, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800295a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800295e:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8002960:	e7f7      	b.n	8002952 <HAL_CAN_Start+0x4c>

08002962 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002962:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002964:	4605      	mov	r5, r0
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002966:	f890 0020 	ldrb.w	r0, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800296a:	682e      	ldr	r6, [r5, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800296c:	3801      	subs	r0, #1
 800296e:	2801      	cmp	r0, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002970:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8002972:	d83a      	bhi.n	80029ea <HAL_CAN_AddTxMessage+0x88>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002974:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8002978:	f04f 0001 	mov.w	r0, #1
 800297c:	d030      	beq.n	80029e0 <HAL_CAN_AddTxMessage+0x7e>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800297e:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002982:	40a0      	lsls	r0, r4
 8002984:	6018      	str	r0, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002986:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 800298a:	f104 0318 	add.w	r3, r4, #24
 800298e:	bb10      	cbnz	r0, 80029d6 <HAL_CAN_AddTxMessage+0x74>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002990:	6808      	ldr	r0, [r1, #0]
 8002992:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
                                                           pHeader->RTR);
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002996:	011b      	lsls	r3, r3, #4
 8002998:	50f0      	str	r0, [r6, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800299a:	0120      	lsls	r0, r4, #4
 800299c:	eb06 1304 	add.w	r3, r6, r4, lsl #4
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80029a0:	4406      	add	r6, r0

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);

      /* Return function status */
      return HAL_OK;
 80029a2:	2000      	movs	r0, #0
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80029a4:	690d      	ldr	r5, [r1, #16]
 80029a6:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 80029aa:	7d09      	ldrb	r1, [r1, #20]
 80029ac:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80029ae:	bf02      	ittt	eq
 80029b0:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 80029b4:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 80029b8:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80029bc:	6851      	ldr	r1, [r2, #4]
 80029be:	f8c6 118c 	str.w	r1, [r6, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	f8c6 2188 	str.w	r2, [r6, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80029c8:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 80029cc:	f042 0201 	orr.w	r2, r2, #1
 80029d0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 80029d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029d6:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 80029d8:	4338      	orrs	r0, r7
 80029da:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 80029de:	e7da      	b.n	8002996 <HAL_CAN_AddTxMessage+0x34>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029e0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80029e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029e6:	626b      	str	r3, [r5, #36]	; 0x24
      return HAL_ERROR;
 80029e8:	e7f4      	b.n	80029d4 <HAL_CAN_AddTxMessage+0x72>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80029ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    return HAL_ERROR;
 80029ec:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80029ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029f2:	626b      	str	r3, [r5, #36]	; 0x24
    return HAL_ERROR;
 80029f4:	e7ee      	b.n	80029d4 <HAL_CAN_AddTxMessage+0x72>

080029f6 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80029f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 80029f8:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80029fc:	3c01      	subs	r4, #1
 80029fe:	2c01      	cmp	r4, #1
 8002a00:	d871      	bhi.n	8002ae6 <HAL_CAN_GetRxMessage+0xf0>
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002a02:	6806      	ldr	r6, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002a04:	b941      	cbnz	r1, 8002a18 <HAL_CAN_GetRxMessage+0x22>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002a06:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002a08:	07a4      	lsls	r4, r4, #30
 8002a0a:	d107      	bne.n	8002a1c <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002a0e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a12:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002a14:	2001      	movs	r0, #1
 8002a16:	e05b      	b.n	8002ad0 <HAL_CAN_GetRxMessage+0xda>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002a18:	6934      	ldr	r4, [r6, #16]
 8002a1a:	e7f5      	b.n	8002a08 <HAL_CAN_GetRxMessage+0x12>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002a1c:	eb06 1501 	add.w	r5, r6, r1, lsl #4
 8002a20:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8002a24:	010c      	lsls	r4, r1, #4
 8002a26:	f007 0704 	and.w	r7, r7, #4
 8002a2a:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002a2c:	2f00      	cmp	r7, #0
 8002a2e:	d150      	bne.n	8002ad2 <HAL_CAN_GetRxMessage+0xdc>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002a30:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8002a34:	0d7f      	lsrs	r7, r7, #21
 8002a36:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002a38:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002a3c:	4426      	add	r6, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002a3e:	f007 0702 	and.w	r7, r7, #2
 8002a42:	60d7      	str	r7, [r2, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002a44:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8002a48:	073f      	lsls	r7, r7, #28
      pHeader->DLC = 8U;
 8002a4a:	bf4e      	itee	mi
 8002a4c:	2708      	movmi	r7, #8
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002a4e:	f8d5 71b4 	ldrpl.w	r7, [r5, #436]	; 0x1b4
 8002a52:	f007 070f 	andpl.w	r7, r7, #15
 8002a56:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002a58:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a5c:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002a60:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a64:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002a66:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a68:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002a6a:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8002a6e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002a70:	6802      	ldr	r2, [r0, #0]
 8002a72:	4422      	add	r2, r4
 8002a74:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002a78:	0a12      	lsrs	r2, r2, #8
 8002a7a:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002a7c:	6802      	ldr	r2, [r0, #0]
 8002a7e:	4422      	add	r2, r4
 8002a80:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002a84:	0c12      	lsrs	r2, r2, #16
 8002a86:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002a88:	6802      	ldr	r2, [r0, #0]
 8002a8a:	4422      	add	r2, r4
 8002a8c:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002a90:	0e12      	lsrs	r2, r2, #24
 8002a92:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002a94:	6802      	ldr	r2, [r0, #0]
 8002a96:	4422      	add	r2, r4
 8002a98:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002a9c:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002a9e:	6802      	ldr	r2, [r0, #0]
 8002aa0:	4422      	add	r2, r4
 8002aa2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002aa6:	0a12      	lsrs	r2, r2, #8
 8002aa8:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002aaa:	6802      	ldr	r2, [r0, #0]
 8002aac:	4422      	add	r2, r4
 8002aae:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002ab2:	0c12      	lsrs	r2, r2, #16
 8002ab4:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002ab6:	6802      	ldr	r2, [r0, #0]
 8002ab8:	4422      	add	r2, r4
 8002aba:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002abe:	0e12      	lsrs	r2, r2, #24
 8002ac0:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002ac2:	6803      	ldr	r3, [r0, #0]
 8002ac4:	b951      	cbnz	r1, 8002adc <HAL_CAN_GetRxMessage+0xe6>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002ac6:	68da      	ldr	r2, [r3, #12]
 8002ac8:	f042 0220 	orr.w	r2, r2, #32
 8002acc:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8002ace:	2000      	movs	r0, #0
  }
}
 8002ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002ad2:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8002ad6:	08ff      	lsrs	r7, r7, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002ad8:	6057      	str	r7, [r2, #4]
 8002ada:	e7ad      	b.n	8002a38 <HAL_CAN_GetRxMessage+0x42>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002adc:	691a      	ldr	r2, [r3, #16]
 8002ade:	f042 0220 	orr.w	r2, r2, #32
 8002ae2:	611a      	str	r2, [r3, #16]
 8002ae4:	e7f3      	b.n	8002ace <HAL_CAN_GetRxMessage+0xd8>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ae6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002ae8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aec:	e791      	b.n	8002a12 <HAL_CAN_GetRxMessage+0x1c>

08002aee <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8002aee:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002af2:	3b01      	subs	r3, #1
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d805      	bhi.n	8002b04 <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002af8:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 8002afa:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002afc:	6953      	ldr	r3, [r2, #20]
 8002afe:	4319      	orrs	r1, r3
 8002b00:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8002b02:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b04:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002b06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b0a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002b0c:	2001      	movs	r0, #1
  }
}
 8002b0e:	4770      	bx	lr

08002b10 <HAL_CAN_TxMailbox0CompleteCallback>:
 8002b10:	4770      	bx	lr

08002b12 <HAL_CAN_TxMailbox1CompleteCallback>:
 8002b12:	4770      	bx	lr

08002b14 <HAL_CAN_TxMailbox2CompleteCallback>:
 8002b14:	4770      	bx	lr

08002b16 <HAL_CAN_TxMailbox0AbortCallback>:
 8002b16:	4770      	bx	lr

08002b18 <HAL_CAN_TxMailbox1AbortCallback>:
 8002b18:	4770      	bx	lr

08002b1a <HAL_CAN_TxMailbox2AbortCallback>:
 8002b1a:	4770      	bx	lr

08002b1c <HAL_CAN_RxFifo0FullCallback>:
 8002b1c:	4770      	bx	lr

08002b1e <HAL_CAN_RxFifo1MsgPendingCallback>:
 8002b1e:	4770      	bx	lr

08002b20 <HAL_CAN_RxFifo1FullCallback>:
 8002b20:	4770      	bx	lr

08002b22 <HAL_CAN_SleepCallback>:
 8002b22:	4770      	bx	lr

08002b24 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8002b24:	4770      	bx	lr

08002b26 <HAL_CAN_ErrorCallback>:
 8002b26:	4770      	bx	lr

08002b28 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002b28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002b2c:	6803      	ldr	r3, [r0, #0]
{
 8002b2e:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002b30:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002b32:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002b36:	f016 0401 	ands.w	r4, r6, #1
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002b3a:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002b3c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002b40:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002b44:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002b48:	d022      	beq.n	8002b90 <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002b4a:	f017 0401 	ands.w	r4, r7, #1
 8002b4e:	d007      	beq.n	8002b60 <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002b50:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002b52:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002b54:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002b56:	f140 80a5 	bpl.w	8002ca4 <HAL_CAN_IRQHandler+0x17c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002b5a:	f7ff ffd9 	bl	8002b10 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002b5e:	2400      	movs	r4, #0
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002b60:	05fb      	lsls	r3, r7, #23
 8002b62:	d509      	bpl.n	8002b78 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002b64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b68:	682b      	ldr	r3, [r5, #0]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002b6a:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002b6c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002b6e:	f140 80a7 	bpl.w	8002cc0 <HAL_CAN_IRQHandler+0x198>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002b72:	4628      	mov	r0, r5
 8002b74:	f7ff ffcd 	bl	8002b12 <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002b78:	03fb      	lsls	r3, r7, #15
 8002b7a:	d509      	bpl.n	8002b90 <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002b7c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002b80:	682b      	ldr	r3, [r5, #0]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002b82:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002b84:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002b86:	f140 80a9 	bpl.w	8002cdc <HAL_CAN_IRQHandler+0x1b4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002b8a:	4628      	mov	r0, r5
 8002b8c:	f7ff ffc2 	bl	8002b14 <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002b90:	0733      	lsls	r3, r6, #28
 8002b92:	d507      	bpl.n	8002ba4 <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002b94:	f01b 0f10 	tst.w	fp, #16
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002b98:	bf1f      	itttt	ne
 8002b9a:	2210      	movne	r2, #16
 8002b9c:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002b9e:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002ba2:	60da      	strne	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002ba4:	0777      	lsls	r7, r6, #29
 8002ba6:	d508      	bpl.n	8002bba <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002ba8:	f01b 0f08 	tst.w	fp, #8
 8002bac:	d005      	beq.n	8002bba <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002bae:	2208      	movs	r2, #8
 8002bb0:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002bb2:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002bb4:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002bb6:	f7ff ffb1 	bl	8002b1c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002bba:	07b0      	lsls	r0, r6, #30
 8002bbc:	d506      	bpl.n	8002bcc <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002bbe:	682b      	ldr	r3, [r5, #0]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	0799      	lsls	r1, r3, #30
 8002bc4:	d002      	beq.n	8002bcc <HAL_CAN_IRQHandler+0xa4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002bc6:	4628      	mov	r0, r5
 8002bc8:	f7fe fee0 	bl	800198c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002bcc:	0672      	lsls	r2, r6, #25
 8002bce:	d507      	bpl.n	8002be0 <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002bd0:	f01a 0f10 	tst.w	sl, #16
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002bd4:	bf1f      	itttt	ne
 8002bd6:	2210      	movne	r2, #16
 8002bd8:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002bda:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002bde:	611a      	strne	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002be0:	06b3      	lsls	r3, r6, #26
 8002be2:	d508      	bpl.n	8002bf6 <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002be4:	f01a 0f08 	tst.w	sl, #8
 8002be8:	d005      	beq.n	8002bf6 <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002bea:	2208      	movs	r2, #8
 8002bec:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002bee:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002bf0:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002bf2:	f7ff ff95 	bl	8002b20 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002bf6:	06f7      	lsls	r7, r6, #27
 8002bf8:	d506      	bpl.n	8002c08 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002bfa:	682b      	ldr	r3, [r5, #0]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	0798      	lsls	r0, r3, #30
 8002c00:	d002      	beq.n	8002c08 <HAL_CAN_IRQHandler+0xe0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002c02:	4628      	mov	r0, r5
 8002c04:	f7ff ff8b 	bl	8002b1e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002c08:	03b1      	lsls	r1, r6, #14
 8002c0a:	d508      	bpl.n	8002c1e <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002c0c:	f019 0f10 	tst.w	r9, #16
 8002c10:	d005      	beq.n	8002c1e <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002c12:	2210      	movs	r2, #16
 8002c14:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002c16:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002c18:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8002c1a:	f7ff ff82 	bl	8002b22 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002c1e:	03f2      	lsls	r2, r6, #15
 8002c20:	d508      	bpl.n	8002c34 <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002c22:	f019 0f08 	tst.w	r9, #8
 8002c26:	d005      	beq.n	8002c34 <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002c28:	2208      	movs	r2, #8
 8002c2a:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002c2c:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002c2e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002c30:	f7ff ff78 	bl	8002b24 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002c34:	0433      	lsls	r3, r6, #16
 8002c36:	d52c      	bpl.n	8002c92 <HAL_CAN_IRQHandler+0x16a>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002c38:	f019 0f04 	tst.w	r9, #4
 8002c3c:	682a      	ldr	r2, [r5, #0]
 8002c3e:	d026      	beq.n	8002c8e <HAL_CAN_IRQHandler+0x166>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002c40:	05f7      	lsls	r7, r6, #23
 8002c42:	d504      	bpl.n	8002c4e <HAL_CAN_IRQHandler+0x126>
 8002c44:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002c48:	bf18      	it	ne
 8002c4a:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002c4e:	05b0      	lsls	r0, r6, #22
 8002c50:	d504      	bpl.n	8002c5c <HAL_CAN_IRQHandler+0x134>
 8002c52:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002c56:	bf18      	it	ne
 8002c58:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c5c:	0571      	lsls	r1, r6, #21
 8002c5e:	d504      	bpl.n	8002c6a <HAL_CAN_IRQHandler+0x142>
 8002c60:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002c64:	bf18      	it	ne
 8002c66:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c6a:	0533      	lsls	r3, r6, #20
 8002c6c:	d50f      	bpl.n	8002c8e <HAL_CAN_IRQHandler+0x166>
 8002c6e:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8002c72:	d00c      	beq.n	8002c8e <HAL_CAN_IRQHandler+0x166>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 8002c74:	2b40      	cmp	r3, #64	; 0x40
 8002c76:	d04f      	beq.n	8002d18 <HAL_CAN_IRQHandler+0x1f0>
 8002c78:	d83e      	bhi.n	8002cf8 <HAL_CAN_IRQHandler+0x1d0>
 8002c7a:	2b20      	cmp	r3, #32
 8002c7c:	d046      	beq.n	8002d0c <HAL_CAN_IRQHandler+0x1e4>
 8002c7e:	2b30      	cmp	r3, #48	; 0x30
 8002c80:	d047      	beq.n	8002d12 <HAL_CAN_IRQHandler+0x1ea>
 8002c82:	2b10      	cmp	r3, #16
 8002c84:	d03f      	beq.n	8002d06 <HAL_CAN_IRQHandler+0x1de>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c86:	6993      	ldr	r3, [r2, #24]
 8002c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c8c:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c8e:	2304      	movs	r3, #4
 8002c90:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002c92:	b12c      	cbz	r4, 8002ca0 <HAL_CAN_IRQHandler+0x178>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002c94:	6a6b      	ldr	r3, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002c96:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8002c98:	431c      	orrs	r4, r3
 8002c9a:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8002c9c:	f7ff ff43 	bl	8002b26 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002ca0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002ca4:	077a      	lsls	r2, r7, #29
 8002ca6:	d405      	bmi.n	8002cb4 <HAL_CAN_IRQHandler+0x18c>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002ca8:	f017 0408 	ands.w	r4, r7, #8
 8002cac:	d105      	bne.n	8002cba <HAL_CAN_IRQHandler+0x192>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002cae:	f7ff ff32 	bl	8002b16 <HAL_CAN_TxMailbox0AbortCallback>
 8002cb2:	e755      	b.n	8002b60 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002cb4:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8002cb8:	e752      	b.n	8002b60 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002cba:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8002cbe:	e74f      	b.n	8002b60 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002cc0:	0579      	lsls	r1, r7, #21
 8002cc2:	d502      	bpl.n	8002cca <HAL_CAN_IRQHandler+0x1a2>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002cc4:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8002cc8:	e756      	b.n	8002b78 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002cca:	053a      	lsls	r2, r7, #20
 8002ccc:	d502      	bpl.n	8002cd4 <HAL_CAN_IRQHandler+0x1ac>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002cce:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002cd2:	e751      	b.n	8002b78 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002cd4:	4628      	mov	r0, r5
 8002cd6:	f7ff ff1f 	bl	8002b18 <HAL_CAN_TxMailbox1AbortCallback>
 8002cda:	e74d      	b.n	8002b78 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002cdc:	0379      	lsls	r1, r7, #13
 8002cde:	d502      	bpl.n	8002ce6 <HAL_CAN_IRQHandler+0x1be>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002ce0:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8002ce4:	e754      	b.n	8002b90 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002ce6:	033a      	lsls	r2, r7, #12
 8002ce8:	d502      	bpl.n	8002cf0 <HAL_CAN_IRQHandler+0x1c8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002cea:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8002cee:	e74f      	b.n	8002b90 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002cf0:	4628      	mov	r0, r5
 8002cf2:	f7ff ff12 	bl	8002b1a <HAL_CAN_TxMailbox2AbortCallback>
 8002cf6:	e74b      	b.n	8002b90 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8002cf8:	2b50      	cmp	r3, #80	; 0x50
 8002cfa:	d010      	beq.n	8002d1e <HAL_CAN_IRQHandler+0x1f6>
 8002cfc:	2b60      	cmp	r3, #96	; 0x60
 8002cfe:	d1c2      	bne.n	8002c86 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002d00:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8002d04:	e7bf      	b.n	8002c86 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_STF;
 8002d06:	f044 0408 	orr.w	r4, r4, #8
            break;
 8002d0a:	e7bc      	b.n	8002c86 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002d0c:	f044 0410 	orr.w	r4, r4, #16
            break;
 8002d10:	e7b9      	b.n	8002c86 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002d12:	f044 0420 	orr.w	r4, r4, #32
            break;
 8002d16:	e7b6      	b.n	8002c86 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BR;
 8002d18:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8002d1c:	e7b3      	b.n	8002c86 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BD;
 8002d1e:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8002d22:	e7b0      	b.n	8002c86 <HAL_CAN_IRQHandler+0x15e>

08002d24 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d24:	4907      	ldr	r1, [pc, #28]	; (8002d44 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d26:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d28:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d2a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d2e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d32:	0412      	lsls	r2, r2, #16
 8002d34:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002d40:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002d42:	4770      	bx	lr
 8002d44:	e000ed00 	.word	0xe000ed00

08002d48 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d48:	4b16      	ldr	r3, [pc, #88]	; (8002da4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d4a:	b530      	push	{r4, r5, lr}
 8002d4c:	68dc      	ldr	r4, [r3, #12]
 8002d4e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d52:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d56:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	bf28      	it	cs
 8002d5c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d5e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d60:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d64:	bf98      	it	ls
 8002d66:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d68:	fa05 f303 	lsl.w	r3, r5, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d6c:	bf88      	it	hi
 8002d6e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d70:	ea21 0303 	bic.w	r3, r1, r3
 8002d74:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d76:	fa05 f404 	lsl.w	r4, r5, r4
 8002d7a:	ea22 0204 	bic.w	r2, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8002d7e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d80:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d84:	bfac      	ite	ge
 8002d86:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d8a:	4a07      	ldrlt	r2, [pc, #28]	; (8002da8 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	bfab      	itete	ge
 8002d94:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d98:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d9c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002da0:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002da2:	bd30      	pop	{r4, r5, pc}
 8002da4:	e000ed00 	.word	0xe000ed00
 8002da8:	e000ed14 	.word	0xe000ed14

08002dac <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002dac:	2800      	cmp	r0, #0
 8002dae:	db08      	blt.n	8002dc2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002db0:	2301      	movs	r3, #1
 8002db2:	0942      	lsrs	r2, r0, #5
 8002db4:	f000 001f 	and.w	r0, r0, #31
 8002db8:	fa03 f000 	lsl.w	r0, r3, r0
 8002dbc:	4b01      	ldr	r3, [pc, #4]	; (8002dc4 <HAL_NVIC_EnableIRQ+0x18>)
 8002dbe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002dc2:	4770      	bx	lr
 8002dc4:	e000e100 	.word	0xe000e100

08002dc8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dc8:	3801      	subs	r0, #1
 8002dca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002dce:	d20b      	bcs.n	8002de8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dd0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd4:	21f0      	movs	r1, #240	; 0xf0
 8002dd6:	4a05      	ldr	r2, [pc, #20]	; (8002dec <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dd8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dda:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dde:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002de0:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002de2:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002de4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002de6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002de8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002dea:	4770      	bx	lr
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002df0:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002df2:	b348      	cbz	r0, 8002e48 <HAL_DMA_Init+0x58>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002df4:	2214      	movs	r2, #20
 8002df6:	6801      	ldr	r1, [r0, #0]
 8002df8:	4b14      	ldr	r3, [pc, #80]	; (8002e4c <HAL_DMA_Init+0x5c>)
 8002dfa:	440b      	add	r3, r1
 8002dfc:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002e04:	4b12      	ldr	r3, [pc, #72]	; (8002e50 <HAL_DMA_Init+0x60>)
 8002e06:	63c3      	str	r3, [r0, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e0e:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8002e12:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e14:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8002e16:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e18:	4323      	orrs	r3, r4
 8002e1a:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e1c:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e20:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e22:	6944      	ldr	r4, [r0, #20]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e24:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e28:	4323      	orrs	r3, r4
 8002e2a:	6984      	ldr	r4, [r0, #24]
 8002e2c:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e2e:	69c4      	ldr	r4, [r0, #28]
 8002e30:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8002e32:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e34:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002e36:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002e3c:	f880 3020 	strb.w	r3, [r0, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8002e40:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21

  return HAL_OK;
 8002e44:	4618      	mov	r0, r3
}
 8002e46:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e48:	2001      	movs	r0, #1
 8002e4a:	e7fc      	b.n	8002e46 <HAL_DMA_Init+0x56>
 8002e4c:	bffdfff8 	.word	0xbffdfff8
 8002e50:	40020000 	.word	0x40020000

08002e54 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e54:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e56:	f890 4020 	ldrb.w	r4, [r0, #32]
 8002e5a:	2c01      	cmp	r4, #1
 8002e5c:	d034      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x74>
 8002e5e:	2401      	movs	r4, #1
 8002e60:	f880 4020 	strb.w	r4, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e64:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 8002e68:	2600      	movs	r6, #0
 8002e6a:	2c01      	cmp	r4, #1
 8002e6c:	b2e5      	uxtb	r5, r4
 8002e6e:	f04f 0402 	mov.w	r4, #2
 8002e72:	d127      	bne.n	8002ec4 <HAL_DMA_Start_IT+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e74:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e78:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e7a:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8002e7c:	6826      	ldr	r6, [r4, #0]
 8002e7e:	f026 0601 	bic.w	r6, r6, #1
 8002e82:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e84:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 8002e88:	40bd      	lsls	r5, r7
 8002e8a:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e8c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e8e:	6843      	ldr	r3, [r0, #4]
 8002e90:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8002e92:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e94:	bf0b      	itete	eq
 8002e96:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002e98:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002e9a:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002e9c:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8002e9e:	b14b      	cbz	r3, 8002eb4 <HAL_DMA_Start_IT+0x60>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ea0:	6823      	ldr	r3, [r4, #0]
 8002ea2:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8002ea6:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ea8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002eaa:	6823      	ldr	r3, [r4, #0]
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	6023      	str	r3, [r4, #0]
}
 8002eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002eb4:	6823      	ldr	r3, [r4, #0]
 8002eb6:	f023 0304 	bic.w	r3, r3, #4
 8002eba:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ebc:	6823      	ldr	r3, [r4, #0]
 8002ebe:	f043 030a 	orr.w	r3, r3, #10
 8002ec2:	e7f0      	b.n	8002ea6 <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma); 
 8002ec4:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8002ec8:	2002      	movs	r0, #2
 8002eca:	e7f2      	b.n	8002eb2 <HAL_DMA_Start_IT+0x5e>

08002ecc <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ecc:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d006      	beq.n	8002ee2 <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed4:	2304      	movs	r3, #4
 8002ed6:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002ed8:	2300      	movs	r3, #0
 8002eda:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8002ede:	2001      	movs	r0, #1
 8002ee0:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ee2:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ee4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	f022 020e 	bic.w	r2, r2, #14
 8002eec:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	f022 0201 	bic.w	r2, r2, #1
 8002ef4:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	604b      	str	r3, [r1, #4]
  __HAL_UNLOCK(hdma);      
 8002f00:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002f02:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 8002f06:	f880 3020 	strb.w	r3, [r0, #32]
  return status; 
 8002f0a:	4618      	mov	r0, r3
}
 8002f0c:	4770      	bx	lr
	...

08002f10 <HAL_DMA_Abort_IT>:
{  
 8002f10:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002f12:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d003      	beq.n	8002f22 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f1a:	2304      	movs	r3, #4
 8002f1c:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8002f1e:	2001      	movs	r0, #1
}
 8002f20:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f22:	6803      	ldr	r3, [r0, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	f022 020e 	bic.w	r2, r2, #14
 8002f2a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	f022 0201 	bic.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f34:	4a18      	ldr	r2, [pc, #96]	; (8002f98 <HAL_DMA_Abort_IT+0x88>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d01f      	beq.n	8002f7a <HAL_DMA_Abort_IT+0x6a>
 8002f3a:	3214      	adds	r2, #20
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d01e      	beq.n	8002f7e <HAL_DMA_Abort_IT+0x6e>
 8002f40:	3214      	adds	r2, #20
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d01d      	beq.n	8002f82 <HAL_DMA_Abort_IT+0x72>
 8002f46:	3214      	adds	r2, #20
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d01d      	beq.n	8002f88 <HAL_DMA_Abort_IT+0x78>
 8002f4c:	3214      	adds	r2, #20
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d01d      	beq.n	8002f8e <HAL_DMA_Abort_IT+0x7e>
 8002f52:	3214      	adds	r2, #20
 8002f54:	4293      	cmp	r3, r2
 8002f56:	bf0c      	ite	eq
 8002f58:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8002f5c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8002f60:	4a0e      	ldr	r2, [pc, #56]	; (8002f9c <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8002f62:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f64:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002f66:	2301      	movs	r3, #1
 8002f68:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8002f6c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8002f6e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8002f72:	b17b      	cbz	r3, 8002f94 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8002f74:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002f76:	4620      	mov	r0, r4
 8002f78:	e7d2      	b.n	8002f20 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e7f0      	b.n	8002f60 <HAL_DMA_Abort_IT+0x50>
 8002f7e:	2310      	movs	r3, #16
 8002f80:	e7ee      	b.n	8002f60 <HAL_DMA_Abort_IT+0x50>
 8002f82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f86:	e7eb      	b.n	8002f60 <HAL_DMA_Abort_IT+0x50>
 8002f88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f8c:	e7e8      	b.n	8002f60 <HAL_DMA_Abort_IT+0x50>
 8002f8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f92:	e7e5      	b.n	8002f60 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8002f94:	4618      	mov	r0, r3
 8002f96:	e7c3      	b.n	8002f20 <HAL_DMA_Abort_IT+0x10>
 8002f98:	40020008 	.word	0x40020008
 8002f9c:	40020000 	.word	0x40020000

08002fa0 <HAL_DMA_IRQHandler>:
{
 8002fa0:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002fa2:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002fa4:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002fa6:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002fa8:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002faa:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002fac:	4095      	lsls	r5, r2
 8002fae:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8002fb0:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002fb2:	d032      	beq.n	800301a <HAL_DMA_IRQHandler+0x7a>
 8002fb4:	074d      	lsls	r5, r1, #29
 8002fb6:	d530      	bpl.n	800301a <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fbc:	bf5e      	ittt	pl
 8002fbe:	681a      	ldrpl	r2, [r3, #0]
 8002fc0:	f022 0204 	bicpl.w	r2, r2, #4
 8002fc4:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002fc6:	4a3e      	ldr	r2, [pc, #248]	; (80030c0 <HAL_DMA_IRQHandler+0x120>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d019      	beq.n	8003000 <HAL_DMA_IRQHandler+0x60>
 8002fcc:	3214      	adds	r2, #20
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d018      	beq.n	8003004 <HAL_DMA_IRQHandler+0x64>
 8002fd2:	3214      	adds	r2, #20
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d017      	beq.n	8003008 <HAL_DMA_IRQHandler+0x68>
 8002fd8:	3214      	adds	r2, #20
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d017      	beq.n	800300e <HAL_DMA_IRQHandler+0x6e>
 8002fde:	3214      	adds	r2, #20
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d017      	beq.n	8003014 <HAL_DMA_IRQHandler+0x74>
 8002fe4:	3214      	adds	r2, #20
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	bf0c      	ite	eq
 8002fea:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8002fee:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8002ff2:	4a34      	ldr	r2, [pc, #208]	; (80030c4 <HAL_DMA_IRQHandler+0x124>)
 8002ff4:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002ff6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d05e      	beq.n	80030ba <HAL_DMA_IRQHandler+0x11a>
}
 8002ffc:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002ffe:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003000:	2304      	movs	r3, #4
 8003002:	e7f6      	b.n	8002ff2 <HAL_DMA_IRQHandler+0x52>
 8003004:	2340      	movs	r3, #64	; 0x40
 8003006:	e7f4      	b.n	8002ff2 <HAL_DMA_IRQHandler+0x52>
 8003008:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800300c:	e7f1      	b.n	8002ff2 <HAL_DMA_IRQHandler+0x52>
 800300e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003012:	e7ee      	b.n	8002ff2 <HAL_DMA_IRQHandler+0x52>
 8003014:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003018:	e7eb      	b.n	8002ff2 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800301a:	2502      	movs	r5, #2
 800301c:	4095      	lsls	r5, r2
 800301e:	4225      	tst	r5, r4
 8003020:	d035      	beq.n	800308e <HAL_DMA_IRQHandler+0xee>
 8003022:	078d      	lsls	r5, r1, #30
 8003024:	d533      	bpl.n	800308e <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	0694      	lsls	r4, r2, #26
 800302a:	d406      	bmi.n	800303a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	f022 020a 	bic.w	r2, r2, #10
 8003032:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003034:	2201      	movs	r2, #1
 8003036:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800303a:	4a21      	ldr	r2, [pc, #132]	; (80030c0 <HAL_DMA_IRQHandler+0x120>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d019      	beq.n	8003074 <HAL_DMA_IRQHandler+0xd4>
 8003040:	3214      	adds	r2, #20
 8003042:	4293      	cmp	r3, r2
 8003044:	d018      	beq.n	8003078 <HAL_DMA_IRQHandler+0xd8>
 8003046:	3214      	adds	r2, #20
 8003048:	4293      	cmp	r3, r2
 800304a:	d017      	beq.n	800307c <HAL_DMA_IRQHandler+0xdc>
 800304c:	3214      	adds	r2, #20
 800304e:	4293      	cmp	r3, r2
 8003050:	d017      	beq.n	8003082 <HAL_DMA_IRQHandler+0xe2>
 8003052:	3214      	adds	r2, #20
 8003054:	4293      	cmp	r3, r2
 8003056:	d017      	beq.n	8003088 <HAL_DMA_IRQHandler+0xe8>
 8003058:	3214      	adds	r2, #20
 800305a:	4293      	cmp	r3, r2
 800305c:	bf0c      	ite	eq
 800305e:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8003062:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8003066:	4a17      	ldr	r2, [pc, #92]	; (80030c4 <HAL_DMA_IRQHandler+0x124>)
 8003068:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800306a:	2300      	movs	r3, #0
 800306c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8003070:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003072:	e7c1      	b.n	8002ff8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003074:	2302      	movs	r3, #2
 8003076:	e7f6      	b.n	8003066 <HAL_DMA_IRQHandler+0xc6>
 8003078:	2320      	movs	r3, #32
 800307a:	e7f4      	b.n	8003066 <HAL_DMA_IRQHandler+0xc6>
 800307c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003080:	e7f1      	b.n	8003066 <HAL_DMA_IRQHandler+0xc6>
 8003082:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003086:	e7ee      	b.n	8003066 <HAL_DMA_IRQHandler+0xc6>
 8003088:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800308c:	e7eb      	b.n	8003066 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800308e:	2508      	movs	r5, #8
 8003090:	4095      	lsls	r5, r2
 8003092:	4225      	tst	r5, r4
 8003094:	d011      	beq.n	80030ba <HAL_DMA_IRQHandler+0x11a>
 8003096:	0709      	lsls	r1, r1, #28
 8003098:	d50f      	bpl.n	80030ba <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800309a:	6819      	ldr	r1, [r3, #0]
 800309c:	f021 010e 	bic.w	r1, r1, #14
 80030a0:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030a2:	2301      	movs	r3, #1
 80030a4:	fa03 f202 	lsl.w	r2, r3, r2
 80030a8:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030aa:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80030ac:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80030b0:	2300      	movs	r3, #0
 80030b2:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80030b6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80030b8:	e79e      	b.n	8002ff8 <HAL_DMA_IRQHandler+0x58>
}
 80030ba:	bc70      	pop	{r4, r5, r6}
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	40020008 	.word	0x40020008
 80030c4:	40020000 	.word	0x40020000

080030c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030cc:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 80030ce:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80030d0:	4f64      	ldr	r7, [pc, #400]	; (8003264 <HAL_GPIO_Init+0x19c>)
 80030d2:	4b65      	ldr	r3, [pc, #404]	; (8003268 <HAL_GPIO_Init+0x1a0>)
      switch (GPIO_Init->Mode)
 80030d4:	f8df c194 	ldr.w	ip, [pc, #404]	; 800326c <HAL_GPIO_Init+0x1a4>
 80030d8:	f8df e194 	ldr.w	lr, [pc, #404]	; 8003270 <HAL_GPIO_Init+0x1a8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030dc:	680d      	ldr	r5, [r1, #0]
 80030de:	fa35 f406 	lsrs.w	r4, r5, r6
 80030e2:	d102      	bne.n	80030ea <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 80030e4:	b003      	add	sp, #12
 80030e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80030ea:	f04f 0801 	mov.w	r8, #1
 80030ee:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030f2:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 80030f6:	ea38 0505 	bics.w	r5, r8, r5
 80030fa:	d17b      	bne.n	80031f4 <HAL_GPIO_Init+0x12c>
      switch (GPIO_Init->Mode)
 80030fc:	684d      	ldr	r5, [r1, #4]
 80030fe:	2d03      	cmp	r5, #3
 8003100:	d807      	bhi.n	8003112 <HAL_GPIO_Init+0x4a>
 8003102:	3d01      	subs	r5, #1
 8003104:	2d02      	cmp	r5, #2
 8003106:	f200 8088 	bhi.w	800321a <HAL_GPIO_Init+0x152>
 800310a:	e8df f005 	tbb	[pc, r5]
 800310e:	9b96      	.short	0x9b96
 8003110:	a1          	.byte	0xa1
 8003111:	00          	.byte	0x00
 8003112:	2d12      	cmp	r5, #18
 8003114:	f000 8099 	beq.w	800324a <HAL_GPIO_Init+0x182>
 8003118:	d86e      	bhi.n	80031f8 <HAL_GPIO_Init+0x130>
 800311a:	2d11      	cmp	r5, #17
 800311c:	f000 808f 	beq.w	800323e <HAL_GPIO_Init+0x176>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003120:	2cff      	cmp	r4, #255	; 0xff
 8003122:	bf98      	it	ls
 8003124:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003126:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800312a:	bf88      	it	hi
 800312c:	f100 0a04 	addhi.w	sl, r0, #4
 8003130:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003134:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003138:	bf88      	it	hi
 800313a:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800313c:	fa09 fb05 	lsl.w	fp, r9, r5
 8003140:	ea28 080b 	bic.w	r8, r8, fp
 8003144:	fa02 f505 	lsl.w	r5, r2, r5
 8003148:	ea48 0505 	orr.w	r5, r8, r5
 800314c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003150:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8003154:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8003158:	d04c      	beq.n	80031f4 <HAL_GPIO_Init+0x12c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800315a:	69bd      	ldr	r5, [r7, #24]
 800315c:	f026 0803 	bic.w	r8, r6, #3
 8003160:	f045 0501 	orr.w	r5, r5, #1
 8003164:	61bd      	str	r5, [r7, #24]
 8003166:	69bd      	ldr	r5, [r7, #24]
 8003168:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800316c:	f005 0501 	and.w	r5, r5, #1
 8003170:	9501      	str	r5, [sp, #4]
 8003172:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003176:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800317a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800317c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8003180:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003184:	fa09 f90b 	lsl.w	r9, r9, fp
 8003188:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800318c:	4d39      	ldr	r5, [pc, #228]	; (8003274 <HAL_GPIO_Init+0x1ac>)
 800318e:	42a8      	cmp	r0, r5
 8003190:	d062      	beq.n	8003258 <HAL_GPIO_Init+0x190>
 8003192:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003196:	42a8      	cmp	r0, r5
 8003198:	d060      	beq.n	800325c <HAL_GPIO_Init+0x194>
 800319a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800319e:	42a8      	cmp	r0, r5
 80031a0:	d05e      	beq.n	8003260 <HAL_GPIO_Init+0x198>
 80031a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80031a6:	42a8      	cmp	r0, r5
 80031a8:	bf0c      	ite	eq
 80031aa:	2503      	moveq	r5, #3
 80031ac:	2504      	movne	r5, #4
 80031ae:	fa05 f50b 	lsl.w	r5, r5, fp
 80031b2:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80031b6:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 80031ba:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031bc:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80031c0:	bf14      	ite	ne
 80031c2:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031c4:	43a5      	biceq	r5, r4
 80031c6:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80031c8:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031ca:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80031ce:	bf14      	ite	ne
 80031d0:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80031d2:	43a5      	biceq	r5, r4
 80031d4:	60dd      	str	r5, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 80031d6:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031d8:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80031dc:	bf14      	ite	ne
 80031de:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80031e0:	43a5      	biceq	r5, r4
 80031e2:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 80031e4:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031e6:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80031ea:	bf14      	ite	ne
 80031ec:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80031ee:	ea25 0404 	biceq.w	r4, r5, r4
 80031f2:	601c      	str	r4, [r3, #0]
	position++;
 80031f4:	3601      	adds	r6, #1
 80031f6:	e771      	b.n	80030dc <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 80031f8:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8003278 <HAL_GPIO_Init+0x1b0>
 80031fc:	454d      	cmp	r5, r9
 80031fe:	d00c      	beq.n	800321a <HAL_GPIO_Init+0x152>
 8003200:	d817      	bhi.n	8003232 <HAL_GPIO_Init+0x16a>
 8003202:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8003206:	454d      	cmp	r5, r9
 8003208:	d007      	beq.n	800321a <HAL_GPIO_Init+0x152>
 800320a:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 800320e:	454d      	cmp	r5, r9
 8003210:	d003      	beq.n	800321a <HAL_GPIO_Init+0x152>
 8003212:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8003216:	454d      	cmp	r5, r9
 8003218:	d182      	bne.n	8003120 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800321a:	688a      	ldr	r2, [r1, #8]
 800321c:	b1d2      	cbz	r2, 8003254 <HAL_GPIO_Init+0x18c>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800321e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8003220:	bf08      	it	eq
 8003222:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003226:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 800322a:	bf18      	it	ne
 800322c:	f8c0 8014 	strne.w	r8, [r0, #20]
 8003230:	e776      	b.n	8003120 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8003232:	4565      	cmp	r5, ip
 8003234:	d0f1      	beq.n	800321a <HAL_GPIO_Init+0x152>
 8003236:	4575      	cmp	r5, lr
 8003238:	e7ee      	b.n	8003218 <HAL_GPIO_Init+0x150>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800323a:	68ca      	ldr	r2, [r1, #12]
          break;
 800323c:	e770      	b.n	8003120 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800323e:	68ca      	ldr	r2, [r1, #12]
 8003240:	3204      	adds	r2, #4
          break;
 8003242:	e76d      	b.n	8003120 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003244:	68ca      	ldr	r2, [r1, #12]
 8003246:	3208      	adds	r2, #8
          break;
 8003248:	e76a      	b.n	8003120 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800324a:	68ca      	ldr	r2, [r1, #12]
 800324c:	320c      	adds	r2, #12
          break;
 800324e:	e767      	b.n	8003120 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8003250:	2200      	movs	r2, #0
 8003252:	e765      	b.n	8003120 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003254:	2204      	movs	r2, #4
 8003256:	e763      	b.n	8003120 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003258:	2500      	movs	r5, #0
 800325a:	e7a8      	b.n	80031ae <HAL_GPIO_Init+0xe6>
 800325c:	2501      	movs	r5, #1
 800325e:	e7a6      	b.n	80031ae <HAL_GPIO_Init+0xe6>
 8003260:	2502      	movs	r5, #2
 8003262:	e7a4      	b.n	80031ae <HAL_GPIO_Init+0xe6>
 8003264:	40021000 	.word	0x40021000
 8003268:	40010400 	.word	0x40010400
 800326c:	10310000 	.word	0x10310000
 8003270:	10320000 	.word	0x10320000
 8003274:	40010800 	.word	0x40010800
 8003278:	10220000 	.word	0x10220000

0800327c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800327c:	6883      	ldr	r3, [r0, #8]
 800327e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003280:	bf14      	ite	ne
 8003282:	2001      	movne	r0, #1
 8003284:	2000      	moveq	r0, #0
 8003286:	4770      	bx	lr

08003288 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003288:	b10a      	cbz	r2, 800328e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800328a:	6101      	str	r1, [r0, #16]
  }
}
 800328c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800328e:	0409      	lsls	r1, r1, #16
 8003290:	e7fb      	b.n	800328a <HAL_GPIO_WritePin+0x2>

08003292 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003292:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003294:	ea01 0203 	and.w	r2, r1, r3
 8003298:	ea21 0103 	bic.w	r1, r1, r3
 800329c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80032a0:	6101      	str	r1, [r0, #16]
}
 80032a2:	4770      	bx	lr

080032a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032a4:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032a6:	4604      	mov	r4, r0
 80032a8:	b908      	cbnz	r0, 80032ae <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 80032aa:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 80032ac:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032ae:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80032b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80032b6:	b91b      	cbnz	r3, 80032c0 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 80032b8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80032bc:	f7fe fabc 	bl	8001838 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80032c0:	2324      	movs	r3, #36	; 0x24
 80032c2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80032c6:	6823      	ldr	r3, [r4, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	f022 0201 	bic.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032de:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032e0:	f000 fae6 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032e4:	4a3f      	ldr	r2, [pc, #252]	; (80033e4 <HAL_I2C_Init+0x140>)
 80032e6:	6863      	ldr	r3, [r4, #4]
 80032e8:	4293      	cmp	r3, r2
 80032ea:	bf94      	ite	ls
 80032ec:	4a3e      	ldrls	r2, [pc, #248]	; (80033e8 <HAL_I2C_Init+0x144>)
 80032ee:	4a3f      	ldrhi	r2, [pc, #252]	; (80033ec <HAL_I2C_Init+0x148>)
 80032f0:	4290      	cmp	r0, r2
 80032f2:	bf8c      	ite	hi
 80032f4:	2200      	movhi	r2, #0
 80032f6:	2201      	movls	r2, #1
 80032f8:	2a00      	cmp	r2, #0
 80032fa:	d1d6      	bne.n	80032aa <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032fc:	4e39      	ldr	r6, [pc, #228]	; (80033e4 <HAL_I2C_Init+0x140>)
  freqrange = I2C_FREQRANGE(pclk1);
 80032fe:	493c      	ldr	r1, [pc, #240]	; (80033f0 <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003300:	42b3      	cmp	r3, r6
  freqrange = I2C_FREQRANGE(pclk1);
 8003302:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003306:	bf88      	it	hi
 8003308:	f44f 7696 	movhi.w	r6, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800330c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800330e:	f100 30ff 	add.w	r0, r0, #4294967295
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003312:	6855      	ldr	r5, [r2, #4]
 8003314:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8003318:	ea45 0501 	orr.w	r5, r5, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800331c:	bf82      	ittt	hi
 800331e:	4371      	mulhi	r1, r6
 8003320:	f44f 767a 	movhi.w	r6, #1000	; 0x3e8
 8003324:	fbb1 f1f6 	udivhi	r1, r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003328:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800332a:	6a15      	ldr	r5, [r2, #32]
 800332c:	3101      	adds	r1, #1
 800332e:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8003332:	4329      	orrs	r1, r5
 8003334:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003336:	69d1      	ldr	r1, [r2, #28]
 8003338:	4d2a      	ldr	r5, [pc, #168]	; (80033e4 <HAL_I2C_Init+0x140>)
 800333a:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 800333e:	42ab      	cmp	r3, r5
 8003340:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003344:	d832      	bhi.n	80033ac <HAL_I2C_Init+0x108>
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	fbb0 f0f3 	udiv	r0, r0, r3
 800334c:	1c43      	adds	r3, r0, #1
 800334e:	f640 70fc 	movw	r0, #4092	; 0xffc
 8003352:	4203      	tst	r3, r0
 8003354:	d042      	beq.n	80033dc <HAL_I2C_Init+0x138>
 8003356:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800335a:	430b      	orrs	r3, r1
 800335c:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800335e:	6811      	ldr	r1, [r2, #0]
 8003360:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8003364:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8003368:	4303      	orrs	r3, r0
 800336a:	430b      	orrs	r3, r1
 800336c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800336e:	6891      	ldr	r1, [r2, #8]
 8003370:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8003374:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8003378:	4303      	orrs	r3, r0
 800337a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800337e:	430b      	orrs	r3, r1
 8003380:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003382:	68d1      	ldr	r1, [r2, #12]
 8003384:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8003388:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800338c:	4303      	orrs	r3, r0
 800338e:	430b      	orrs	r3, r1
 8003390:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8003392:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003394:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8003396:	f043 0301 	orr.w	r3, r3, #1
 800339a:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800339c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800339e:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033a4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a6:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80033aa:	e77f      	b.n	80032ac <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033ac:	68a5      	ldr	r5, [r4, #8]
 80033ae:	b955      	cbnz	r5, 80033c6 <HAL_I2C_Init+0x122>
 80033b0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80033b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80033b8:	3301      	adds	r3, #1
 80033ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033be:	b17b      	cbz	r3, 80033e0 <HAL_I2C_Init+0x13c>
 80033c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033c4:	e7c9      	b.n	800335a <HAL_I2C_Init+0xb6>
 80033c6:	2519      	movs	r5, #25
 80033c8:	436b      	muls	r3, r5
 80033ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80033ce:	3301      	adds	r3, #1
 80033d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d4:	b123      	cbz	r3, 80033e0 <HAL_I2C_Init+0x13c>
 80033d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80033da:	e7be      	b.n	800335a <HAL_I2C_Init+0xb6>
 80033dc:	2304      	movs	r3, #4
 80033de:	e7bc      	b.n	800335a <HAL_I2C_Init+0xb6>
 80033e0:	2301      	movs	r3, #1
 80033e2:	e7ba      	b.n	800335a <HAL_I2C_Init+0xb6>
 80033e4:	000186a0 	.word	0x000186a0
 80033e8:	001e847f 	.word	0x001e847f
 80033ec:	003d08ff 	.word	0x003d08ff
 80033f0:	000f4240 	.word	0x000f4240

080033f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033f4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033f8:	4605      	mov	r5, r0
 80033fa:	b338      	cbz	r0, 800344c <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033fc:	6803      	ldr	r3, [r0, #0]
 80033fe:	07db      	lsls	r3, r3, #31
 8003400:	d410      	bmi.n	8003424 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003402:	682b      	ldr	r3, [r5, #0]
 8003404:	079f      	lsls	r7, r3, #30
 8003406:	d45e      	bmi.n	80034c6 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003408:	682b      	ldr	r3, [r5, #0]
 800340a:	0719      	lsls	r1, r3, #28
 800340c:	f100 8095 	bmi.w	800353a <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003410:	682b      	ldr	r3, [r5, #0]
 8003412:	075a      	lsls	r2, r3, #29
 8003414:	f100 80c1 	bmi.w	800359a <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003418:	69e8      	ldr	r0, [r5, #28]
 800341a:	2800      	cmp	r0, #0
 800341c:	f040 812c 	bne.w	8003678 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 8003420:	2000      	movs	r0, #0
 8003422:	e029      	b.n	8003478 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003424:	4c90      	ldr	r4, [pc, #576]	; (8003668 <HAL_RCC_OscConfig+0x274>)
 8003426:	6863      	ldr	r3, [r4, #4]
 8003428:	f003 030c 	and.w	r3, r3, #12
 800342c:	2b04      	cmp	r3, #4
 800342e:	d007      	beq.n	8003440 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003430:	6863      	ldr	r3, [r4, #4]
 8003432:	f003 030c 	and.w	r3, r3, #12
 8003436:	2b08      	cmp	r3, #8
 8003438:	d10a      	bne.n	8003450 <HAL_RCC_OscConfig+0x5c>
 800343a:	6863      	ldr	r3, [r4, #4]
 800343c:	03de      	lsls	r6, r3, #15
 800343e:	d507      	bpl.n	8003450 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003440:	6823      	ldr	r3, [r4, #0]
 8003442:	039c      	lsls	r4, r3, #14
 8003444:	d5dd      	bpl.n	8003402 <HAL_RCC_OscConfig+0xe>
 8003446:	686b      	ldr	r3, [r5, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1da      	bne.n	8003402 <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 800344c:	2001      	movs	r0, #1
 800344e:	e013      	b.n	8003478 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003450:	686b      	ldr	r3, [r5, #4]
 8003452:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003456:	d112      	bne.n	800347e <HAL_RCC_OscConfig+0x8a>
 8003458:	6823      	ldr	r3, [r4, #0]
 800345a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800345e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003460:	f7fe fec6 	bl	80021f0 <HAL_GetTick>
 8003464:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003466:	6823      	ldr	r3, [r4, #0]
 8003468:	0398      	lsls	r0, r3, #14
 800346a:	d4ca      	bmi.n	8003402 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800346c:	f7fe fec0 	bl	80021f0 <HAL_GetTick>
 8003470:	1b80      	subs	r0, r0, r6
 8003472:	2864      	cmp	r0, #100	; 0x64
 8003474:	d9f7      	bls.n	8003466 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8003476:	2003      	movs	r0, #3
}
 8003478:	b002      	add	sp, #8
 800347a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800347e:	b99b      	cbnz	r3, 80034a8 <HAL_RCC_OscConfig+0xb4>
 8003480:	6823      	ldr	r3, [r4, #0]
 8003482:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003486:	6023      	str	r3, [r4, #0]
 8003488:	6823      	ldr	r3, [r4, #0]
 800348a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800348e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003490:	f7fe feae 	bl	80021f0 <HAL_GetTick>
 8003494:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003496:	6823      	ldr	r3, [r4, #0]
 8003498:	0399      	lsls	r1, r3, #14
 800349a:	d5b2      	bpl.n	8003402 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800349c:	f7fe fea8 	bl	80021f0 <HAL_GetTick>
 80034a0:	1b80      	subs	r0, r0, r6
 80034a2:	2864      	cmp	r0, #100	; 0x64
 80034a4:	d9f7      	bls.n	8003496 <HAL_RCC_OscConfig+0xa2>
 80034a6:	e7e6      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	d103      	bne.n	80034b8 <HAL_RCC_OscConfig+0xc4>
 80034b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034b4:	6023      	str	r3, [r4, #0]
 80034b6:	e7cf      	b.n	8003458 <HAL_RCC_OscConfig+0x64>
 80034b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034bc:	6023      	str	r3, [r4, #0]
 80034be:	6823      	ldr	r3, [r4, #0]
 80034c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034c4:	e7cb      	b.n	800345e <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034c6:	4c68      	ldr	r4, [pc, #416]	; (8003668 <HAL_RCC_OscConfig+0x274>)
 80034c8:	6863      	ldr	r3, [r4, #4]
 80034ca:	f013 0f0c 	tst.w	r3, #12
 80034ce:	d007      	beq.n	80034e0 <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034d0:	6863      	ldr	r3, [r4, #4]
 80034d2:	f003 030c 	and.w	r3, r3, #12
 80034d6:	2b08      	cmp	r3, #8
 80034d8:	d110      	bne.n	80034fc <HAL_RCC_OscConfig+0x108>
 80034da:	6863      	ldr	r3, [r4, #4]
 80034dc:	03da      	lsls	r2, r3, #15
 80034de:	d40d      	bmi.n	80034fc <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034e0:	6823      	ldr	r3, [r4, #0]
 80034e2:	079b      	lsls	r3, r3, #30
 80034e4:	d502      	bpl.n	80034ec <HAL_RCC_OscConfig+0xf8>
 80034e6:	692b      	ldr	r3, [r5, #16]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d1af      	bne.n	800344c <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ec:	6823      	ldr	r3, [r4, #0]
 80034ee:	696a      	ldr	r2, [r5, #20]
 80034f0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80034f4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80034f8:	6023      	str	r3, [r4, #0]
 80034fa:	e785      	b.n	8003408 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034fc:	692a      	ldr	r2, [r5, #16]
 80034fe:	4b5b      	ldr	r3, [pc, #364]	; (800366c <HAL_RCC_OscConfig+0x278>)
 8003500:	b16a      	cbz	r2, 800351e <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 8003502:	2201      	movs	r2, #1
 8003504:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003506:	f7fe fe73 	bl	80021f0 <HAL_GetTick>
 800350a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800350c:	6823      	ldr	r3, [r4, #0]
 800350e:	079f      	lsls	r7, r3, #30
 8003510:	d4ec      	bmi.n	80034ec <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003512:	f7fe fe6d 	bl	80021f0 <HAL_GetTick>
 8003516:	1b80      	subs	r0, r0, r6
 8003518:	2802      	cmp	r0, #2
 800351a:	d9f7      	bls.n	800350c <HAL_RCC_OscConfig+0x118>
 800351c:	e7ab      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 800351e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003520:	f7fe fe66 	bl	80021f0 <HAL_GetTick>
 8003524:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	0798      	lsls	r0, r3, #30
 800352a:	f57f af6d 	bpl.w	8003408 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800352e:	f7fe fe5f 	bl	80021f0 <HAL_GetTick>
 8003532:	1b80      	subs	r0, r0, r6
 8003534:	2802      	cmp	r0, #2
 8003536:	d9f6      	bls.n	8003526 <HAL_RCC_OscConfig+0x132>
 8003538:	e79d      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800353a:	69aa      	ldr	r2, [r5, #24]
 800353c:	4e4a      	ldr	r6, [pc, #296]	; (8003668 <HAL_RCC_OscConfig+0x274>)
 800353e:	4b4b      	ldr	r3, [pc, #300]	; (800366c <HAL_RCC_OscConfig+0x278>)
 8003540:	b1e2      	cbz	r2, 800357c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8003542:	2201      	movs	r2, #1
 8003544:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8003548:	f7fe fe52 	bl	80021f0 <HAL_GetTick>
 800354c:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800354e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003550:	079b      	lsls	r3, r3, #30
 8003552:	d50d      	bpl.n	8003570 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003554:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003558:	4b45      	ldr	r3, [pc, #276]	; (8003670 <HAL_RCC_OscConfig+0x27c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003560:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8003562:	bf00      	nop
  }
  while (Delay --);
 8003564:	9b01      	ldr	r3, [sp, #4]
 8003566:	1e5a      	subs	r2, r3, #1
 8003568:	9201      	str	r2, [sp, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f9      	bne.n	8003562 <HAL_RCC_OscConfig+0x16e>
 800356e:	e74f      	b.n	8003410 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003570:	f7fe fe3e 	bl	80021f0 <HAL_GetTick>
 8003574:	1b00      	subs	r0, r0, r4
 8003576:	2802      	cmp	r0, #2
 8003578:	d9e9      	bls.n	800354e <HAL_RCC_OscConfig+0x15a>
 800357a:	e77c      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 800357c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8003580:	f7fe fe36 	bl	80021f0 <HAL_GetTick>
 8003584:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003586:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003588:	079f      	lsls	r7, r3, #30
 800358a:	f57f af41 	bpl.w	8003410 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800358e:	f7fe fe2f 	bl	80021f0 <HAL_GetTick>
 8003592:	1b00      	subs	r0, r0, r4
 8003594:	2802      	cmp	r0, #2
 8003596:	d9f6      	bls.n	8003586 <HAL_RCC_OscConfig+0x192>
 8003598:	e76d      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800359a:	4c33      	ldr	r4, [pc, #204]	; (8003668 <HAL_RCC_OscConfig+0x274>)
 800359c:	69e3      	ldr	r3, [r4, #28]
 800359e:	00d8      	lsls	r0, r3, #3
 80035a0:	d424      	bmi.n	80035ec <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 80035a2:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80035a4:	69e3      	ldr	r3, [r4, #28]
 80035a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035aa:	61e3      	str	r3, [r4, #28]
 80035ac:	69e3      	ldr	r3, [r4, #28]
 80035ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035b6:	4e2f      	ldr	r6, [pc, #188]	; (8003674 <HAL_RCC_OscConfig+0x280>)
 80035b8:	6833      	ldr	r3, [r6, #0]
 80035ba:	05d9      	lsls	r1, r3, #23
 80035bc:	d518      	bpl.n	80035f0 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035be:	68eb      	ldr	r3, [r5, #12]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d126      	bne.n	8003612 <HAL_RCC_OscConfig+0x21e>
 80035c4:	6a23      	ldr	r3, [r4, #32]
 80035c6:	f043 0301 	orr.w	r3, r3, #1
 80035ca:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80035cc:	f7fe fe10 	bl	80021f0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035d0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80035d4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035d6:	6a23      	ldr	r3, [r4, #32]
 80035d8:	079b      	lsls	r3, r3, #30
 80035da:	d53f      	bpl.n	800365c <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 80035dc:	2f00      	cmp	r7, #0
 80035de:	f43f af1b 	beq.w	8003418 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e2:	69e3      	ldr	r3, [r4, #28]
 80035e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035e8:	61e3      	str	r3, [r4, #28]
 80035ea:	e715      	b.n	8003418 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 80035ec:	2700      	movs	r7, #0
 80035ee:	e7e2      	b.n	80035b6 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035f0:	6833      	ldr	r3, [r6, #0]
 80035f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035f6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80035f8:	f7fe fdfa 	bl	80021f0 <HAL_GetTick>
 80035fc:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035fe:	6833      	ldr	r3, [r6, #0]
 8003600:	05da      	lsls	r2, r3, #23
 8003602:	d4dc      	bmi.n	80035be <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003604:	f7fe fdf4 	bl	80021f0 <HAL_GetTick>
 8003608:	eba0 0008 	sub.w	r0, r0, r8
 800360c:	2864      	cmp	r0, #100	; 0x64
 800360e:	d9f6      	bls.n	80035fe <HAL_RCC_OscConfig+0x20a>
 8003610:	e731      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003612:	b9ab      	cbnz	r3, 8003640 <HAL_RCC_OscConfig+0x24c>
 8003614:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003616:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800361a:	f023 0301 	bic.w	r3, r3, #1
 800361e:	6223      	str	r3, [r4, #32]
 8003620:	6a23      	ldr	r3, [r4, #32]
 8003622:	f023 0304 	bic.w	r3, r3, #4
 8003626:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8003628:	f7fe fde2 	bl	80021f0 <HAL_GetTick>
 800362c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800362e:	6a23      	ldr	r3, [r4, #32]
 8003630:	0798      	lsls	r0, r3, #30
 8003632:	d5d3      	bpl.n	80035dc <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003634:	f7fe fddc 	bl	80021f0 <HAL_GetTick>
 8003638:	1b80      	subs	r0, r0, r6
 800363a:	4540      	cmp	r0, r8
 800363c:	d9f7      	bls.n	800362e <HAL_RCC_OscConfig+0x23a>
 800363e:	e71a      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003640:	2b05      	cmp	r3, #5
 8003642:	6a23      	ldr	r3, [r4, #32]
 8003644:	d103      	bne.n	800364e <HAL_RCC_OscConfig+0x25a>
 8003646:	f043 0304 	orr.w	r3, r3, #4
 800364a:	6223      	str	r3, [r4, #32]
 800364c:	e7ba      	b.n	80035c4 <HAL_RCC_OscConfig+0x1d0>
 800364e:	f023 0301 	bic.w	r3, r3, #1
 8003652:	6223      	str	r3, [r4, #32]
 8003654:	6a23      	ldr	r3, [r4, #32]
 8003656:	f023 0304 	bic.w	r3, r3, #4
 800365a:	e7b6      	b.n	80035ca <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365c:	f7fe fdc8 	bl	80021f0 <HAL_GetTick>
 8003660:	1b80      	subs	r0, r0, r6
 8003662:	4540      	cmp	r0, r8
 8003664:	d9b7      	bls.n	80035d6 <HAL_RCC_OscConfig+0x1e2>
 8003666:	e706      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
 8003668:	40021000 	.word	0x40021000
 800366c:	42420000 	.word	0x42420000
 8003670:	20000008 	.word	0x20000008
 8003674:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003678:	4c2a      	ldr	r4, [pc, #168]	; (8003724 <HAL_RCC_OscConfig+0x330>)
 800367a:	6863      	ldr	r3, [r4, #4]
 800367c:	f003 030c 	and.w	r3, r3, #12
 8003680:	2b08      	cmp	r3, #8
 8003682:	d03e      	beq.n	8003702 <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003684:	2200      	movs	r2, #0
 8003686:	4b28      	ldr	r3, [pc, #160]	; (8003728 <HAL_RCC_OscConfig+0x334>)
 8003688:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800368a:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800368c:	d12c      	bne.n	80036e8 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800368e:	f7fe fdaf 	bl	80021f0 <HAL_GetTick>
 8003692:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003694:	6823      	ldr	r3, [r4, #0]
 8003696:	0199      	lsls	r1, r3, #6
 8003698:	d420      	bmi.n	80036dc <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800369a:	6a2b      	ldr	r3, [r5, #32]
 800369c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036a0:	d105      	bne.n	80036ae <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036a2:	6862      	ldr	r2, [r4, #4]
 80036a4:	68a9      	ldr	r1, [r5, #8]
 80036a6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80036aa:	430a      	orrs	r2, r1
 80036ac:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036ae:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80036b0:	6862      	ldr	r2, [r4, #4]
 80036b2:	430b      	orrs	r3, r1
 80036b4:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80036b8:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 80036ba:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036bc:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80036be:	4b1a      	ldr	r3, [pc, #104]	; (8003728 <HAL_RCC_OscConfig+0x334>)
 80036c0:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80036c2:	f7fe fd95 	bl	80021f0 <HAL_GetTick>
 80036c6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036c8:	6823      	ldr	r3, [r4, #0]
 80036ca:	019a      	lsls	r2, r3, #6
 80036cc:	f53f aea8 	bmi.w	8003420 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036d0:	f7fe fd8e 	bl	80021f0 <HAL_GetTick>
 80036d4:	1b40      	subs	r0, r0, r5
 80036d6:	2802      	cmp	r0, #2
 80036d8:	d9f6      	bls.n	80036c8 <HAL_RCC_OscConfig+0x2d4>
 80036da:	e6cc      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036dc:	f7fe fd88 	bl	80021f0 <HAL_GetTick>
 80036e0:	1b80      	subs	r0, r0, r6
 80036e2:	2802      	cmp	r0, #2
 80036e4:	d9d6      	bls.n	8003694 <HAL_RCC_OscConfig+0x2a0>
 80036e6:	e6c6      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80036e8:	f7fe fd82 	bl	80021f0 <HAL_GetTick>
 80036ec:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036ee:	6823      	ldr	r3, [r4, #0]
 80036f0:	019b      	lsls	r3, r3, #6
 80036f2:	f57f ae95 	bpl.w	8003420 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f6:	f7fe fd7b 	bl	80021f0 <HAL_GetTick>
 80036fa:	1b40      	subs	r0, r0, r5
 80036fc:	2802      	cmp	r0, #2
 80036fe:	d9f6      	bls.n	80036ee <HAL_RCC_OscConfig+0x2fa>
 8003700:	e6b9      	b.n	8003476 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003702:	2801      	cmp	r0, #1
 8003704:	f43f aeb8 	beq.w	8003478 <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 8003708:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800370a:	6a2a      	ldr	r2, [r5, #32]
 800370c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8003710:	4291      	cmp	r1, r2
 8003712:	f47f ae9b 	bne.w	800344c <HAL_RCC_OscConfig+0x58>
 8003716:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003718:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800371c:	4293      	cmp	r3, r2
 800371e:	f43f ae7f 	beq.w	8003420 <HAL_RCC_OscConfig+0x2c>
 8003722:	e693      	b.n	800344c <HAL_RCC_OscConfig+0x58>
 8003724:	40021000 	.word	0x40021000
 8003728:	42420000 	.word	0x42420000

0800372c <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 800372c:	4a0d      	ldr	r2, [pc, #52]	; (8003764 <HAL_RCC_GetSysClockFreq+0x38>)
 800372e:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003730:	f003 010c 	and.w	r1, r3, #12
 8003734:	2908      	cmp	r1, #8
 8003736:	d112      	bne.n	800375e <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003738:	480b      	ldr	r0, [pc, #44]	; (8003768 <HAL_RCC_GetSysClockFreq+0x3c>)
 800373a:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800373e:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003740:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003742:	d509      	bpl.n	8003758 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003744:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003746:	4a09      	ldr	r2, [pc, #36]	; (800376c <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003748:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800374c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800374e:	4a08      	ldr	r2, [pc, #32]	; (8003770 <HAL_RCC_GetSysClockFreq+0x44>)
 8003750:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003752:	fbb0 f0f3 	udiv	r0, r0, r3
 8003756:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003758:	4b06      	ldr	r3, [pc, #24]	; (8003774 <HAL_RCC_GetSysClockFreq+0x48>)
 800375a:	4358      	muls	r0, r3
 800375c:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800375e:	4803      	ldr	r0, [pc, #12]	; (800376c <HAL_RCC_GetSysClockFreq+0x40>)
}
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40021000 	.word	0x40021000
 8003768:	0800900c 	.word	0x0800900c
 800376c:	007a1200 	.word	0x007a1200
 8003770:	0800901c 	.word	0x0800901c
 8003774:	003d0900 	.word	0x003d0900

08003778 <HAL_RCC_ClockConfig>:
{
 8003778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800377c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800377e:	4604      	mov	r4, r0
 8003780:	b910      	cbnz	r0, 8003788 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8003782:	2001      	movs	r0, #1
}
 8003784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003788:	4a44      	ldr	r2, [pc, #272]	; (800389c <HAL_RCC_ClockConfig+0x124>)
 800378a:	6813      	ldr	r3, [r2, #0]
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	428b      	cmp	r3, r1
 8003792:	d328      	bcc.n	80037e6 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003794:	6821      	ldr	r1, [r4, #0]
 8003796:	078e      	lsls	r6, r1, #30
 8003798:	d430      	bmi.n	80037fc <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800379a:	07ca      	lsls	r2, r1, #31
 800379c:	d443      	bmi.n	8003826 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800379e:	4a3f      	ldr	r2, [pc, #252]	; (800389c <HAL_RCC_ClockConfig+0x124>)
 80037a0:	6813      	ldr	r3, [r2, #0]
 80037a2:	f003 0307 	and.w	r3, r3, #7
 80037a6:	42ab      	cmp	r3, r5
 80037a8:	d865      	bhi.n	8003876 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037aa:	6822      	ldr	r2, [r4, #0]
 80037ac:	4d3c      	ldr	r5, [pc, #240]	; (80038a0 <HAL_RCC_ClockConfig+0x128>)
 80037ae:	f012 0f04 	tst.w	r2, #4
 80037b2:	d16c      	bne.n	800388e <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b4:	0713      	lsls	r3, r2, #28
 80037b6:	d506      	bpl.n	80037c6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037b8:	686b      	ldr	r3, [r5, #4]
 80037ba:	6922      	ldr	r2, [r4, #16]
 80037bc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80037c0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80037c4:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037c6:	f7ff ffb1 	bl	800372c <HAL_RCC_GetSysClockFreq>
 80037ca:	686b      	ldr	r3, [r5, #4]
 80037cc:	4a35      	ldr	r2, [pc, #212]	; (80038a4 <HAL_RCC_ClockConfig+0x12c>)
 80037ce:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80037d2:	5cd3      	ldrb	r3, [r2, r3]
 80037d4:	40d8      	lsrs	r0, r3
 80037d6:	4b34      	ldr	r3, [pc, #208]	; (80038a8 <HAL_RCC_ClockConfig+0x130>)
 80037d8:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80037da:	4b34      	ldr	r3, [pc, #208]	; (80038ac <HAL_RCC_ClockConfig+0x134>)
 80037dc:	6818      	ldr	r0, [r3, #0]
 80037de:	f7fe fcc5 	bl	800216c <HAL_InitTick>
  return HAL_OK;
 80037e2:	2000      	movs	r0, #0
 80037e4:	e7ce      	b.n	8003784 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037e6:	6813      	ldr	r3, [r2, #0]
 80037e8:	f023 0307 	bic.w	r3, r3, #7
 80037ec:	430b      	orrs	r3, r1
 80037ee:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037f0:	6813      	ldr	r3, [r2, #0]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	428b      	cmp	r3, r1
 80037f8:	d1c3      	bne.n	8003782 <HAL_RCC_ClockConfig+0xa>
 80037fa:	e7cb      	b.n	8003794 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037fc:	4b28      	ldr	r3, [pc, #160]	; (80038a0 <HAL_RCC_ClockConfig+0x128>)
 80037fe:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003802:	bf1e      	ittt	ne
 8003804:	685a      	ldrne	r2, [r3, #4]
 8003806:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800380a:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800380c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800380e:	bf42      	ittt	mi
 8003810:	685a      	ldrmi	r2, [r3, #4]
 8003812:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8003816:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	68a0      	ldr	r0, [r4, #8]
 800381c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003820:	4302      	orrs	r2, r0
 8003822:	605a      	str	r2, [r3, #4]
 8003824:	e7b9      	b.n	800379a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003826:	6862      	ldr	r2, [r4, #4]
 8003828:	4e1d      	ldr	r6, [pc, #116]	; (80038a0 <HAL_RCC_ClockConfig+0x128>)
 800382a:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800382c:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800382e:	d11a      	bne.n	8003866 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003830:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003834:	d0a5      	beq.n	8003782 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003836:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003838:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800383c:	f023 0303 	bic.w	r3, r3, #3
 8003840:	4313      	orrs	r3, r2
 8003842:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8003844:	f7fe fcd4 	bl	80021f0 <HAL_GetTick>
 8003848:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800384a:	6873      	ldr	r3, [r6, #4]
 800384c:	6862      	ldr	r2, [r4, #4]
 800384e:	f003 030c 	and.w	r3, r3, #12
 8003852:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003856:	d0a2      	beq.n	800379e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003858:	f7fe fcca 	bl	80021f0 <HAL_GetTick>
 800385c:	1bc0      	subs	r0, r0, r7
 800385e:	4540      	cmp	r0, r8
 8003860:	d9f3      	bls.n	800384a <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8003862:	2003      	movs	r0, #3
 8003864:	e78e      	b.n	8003784 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003866:	2a02      	cmp	r2, #2
 8003868:	d102      	bne.n	8003870 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800386a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800386e:	e7e1      	b.n	8003834 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003870:	f013 0f02 	tst.w	r3, #2
 8003874:	e7de      	b.n	8003834 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003876:	6813      	ldr	r3, [r2, #0]
 8003878:	f023 0307 	bic.w	r3, r3, #7
 800387c:	432b      	orrs	r3, r5
 800387e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003880:	6813      	ldr	r3, [r2, #0]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	42ab      	cmp	r3, r5
 8003888:	f47f af7b 	bne.w	8003782 <HAL_RCC_ClockConfig+0xa>
 800388c:	e78d      	b.n	80037aa <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800388e:	686b      	ldr	r3, [r5, #4]
 8003890:	68e1      	ldr	r1, [r4, #12]
 8003892:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003896:	430b      	orrs	r3, r1
 8003898:	606b      	str	r3, [r5, #4]
 800389a:	e78b      	b.n	80037b4 <HAL_RCC_ClockConfig+0x3c>
 800389c:	40022000 	.word	0x40022000
 80038a0:	40021000 	.word	0x40021000
 80038a4:	08008ff4 	.word	0x08008ff4
 80038a8:	20000008 	.word	0x20000008
 80038ac:	20000010 	.word	0x20000010

080038b0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038b0:	4b04      	ldr	r3, [pc, #16]	; (80038c4 <HAL_RCC_GetPCLK1Freq+0x14>)
 80038b2:	4a05      	ldr	r2, [pc, #20]	; (80038c8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80038ba:	5cd3      	ldrb	r3, [r2, r3]
 80038bc:	4a03      	ldr	r2, [pc, #12]	; (80038cc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80038be:	6810      	ldr	r0, [r2, #0]
}
 80038c0:	40d8      	lsrs	r0, r3
 80038c2:	4770      	bx	lr
 80038c4:	40021000 	.word	0x40021000
 80038c8:	08009004 	.word	0x08009004
 80038cc:	20000008 	.word	0x20000008

080038d0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038d0:	4b04      	ldr	r3, [pc, #16]	; (80038e4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80038d2:	4a05      	ldr	r2, [pc, #20]	; (80038e8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80038da:	5cd3      	ldrb	r3, [r2, r3]
 80038dc:	4a03      	ldr	r2, [pc, #12]	; (80038ec <HAL_RCC_GetPCLK2Freq+0x1c>)
 80038de:	6810      	ldr	r0, [r2, #0]
}
 80038e0:	40d8      	lsrs	r0, r3
 80038e2:	4770      	bx	lr
 80038e4:	40021000 	.word	0x40021000
 80038e8:	08009004 	.word	0x08009004
 80038ec:	20000008 	.word	0x20000008

080038f0 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038f0:	6803      	ldr	r3, [r0, #0]
{
 80038f2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038f6:	07d9      	lsls	r1, r3, #31
{
 80038f8:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038fa:	d520      	bpl.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038fc:	4c36      	ldr	r4, [pc, #216]	; (80039d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80038fe:	69e3      	ldr	r3, [r4, #28]
 8003900:	00da      	lsls	r2, r3, #3
 8003902:	d432      	bmi.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8003904:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8003906:	69e3      	ldr	r3, [r4, #28]
 8003908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800390c:	61e3      	str	r3, [r4, #28]
 800390e:	69e3      	ldr	r3, [r4, #28]
 8003910:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003914:	9301      	str	r3, [sp, #4]
 8003916:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003918:	4f30      	ldr	r7, [pc, #192]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0xec>)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	05db      	lsls	r3, r3, #23
 800391e:	d526      	bpl.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003920:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003922:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003926:	d136      	bne.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003928:	6a23      	ldr	r3, [r4, #32]
 800392a:	686a      	ldr	r2, [r5, #4]
 800392c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003930:	4313      	orrs	r3, r2
 8003932:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003934:	b11e      	cbz	r6, 800393e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003936:	69e3      	ldr	r3, [r4, #28]
 8003938:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800393c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800393e:	6828      	ldr	r0, [r5, #0]
 8003940:	0783      	lsls	r3, r0, #30
 8003942:	d506      	bpl.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003944:	4924      	ldr	r1, [pc, #144]	; (80039d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003946:	68ab      	ldr	r3, [r5, #8]
 8003948:	684a      	ldr	r2, [r1, #4]
 800394a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800394e:	431a      	orrs	r2, r3
 8003950:	604a      	str	r2, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003952:	f010 0010 	ands.w	r0, r0, #16
 8003956:	d01b      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003958:	4a1f      	ldr	r2, [pc, #124]	; (80039d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800395a:	68e9      	ldr	r1, [r5, #12]
 800395c:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800395e:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003960:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003964:	430b      	orrs	r3, r1
 8003966:	6053      	str	r3, [r2, #4]
 8003968:	e012      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus pwrclkchanged = RESET;
 800396a:	2600      	movs	r6, #0
 800396c:	e7d4      	b.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003974:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8003976:	f7fe fc3b 	bl	80021f0 <HAL_GetTick>
 800397a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	05d8      	lsls	r0, r3, #23
 8003980:	d4ce      	bmi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003982:	f7fe fc35 	bl	80021f0 <HAL_GetTick>
 8003986:	eba0 0008 	sub.w	r0, r0, r8
 800398a:	2864      	cmp	r0, #100	; 0x64
 800398c:	d9f6      	bls.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 800398e:	2003      	movs	r0, #3
}
 8003990:	b002      	add	sp, #8
 8003992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003996:	686a      	ldr	r2, [r5, #4]
 8003998:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800399c:	429a      	cmp	r2, r3
 800399e:	d0c3      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80039a0:	2001      	movs	r0, #1
 80039a2:	4a0f      	ldr	r2, [pc, #60]	; (80039e0 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039a4:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80039a6:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039aa:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039ac:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039b0:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      RCC->BDCR = temp_reg;
 80039b4:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80039b6:	07d9      	lsls	r1, r3, #31
 80039b8:	d5b6      	bpl.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80039ba:	f7fe fc19 	bl	80021f0 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039be:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80039c2:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039c4:	6a23      	ldr	r3, [r4, #32]
 80039c6:	079a      	lsls	r2, r3, #30
 80039c8:	d4ae      	bmi.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ca:	f7fe fc11 	bl	80021f0 <HAL_GetTick>
 80039ce:	1bc0      	subs	r0, r0, r7
 80039d0:	4540      	cmp	r0, r8
 80039d2:	d9f7      	bls.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80039d4:	e7db      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80039d6:	bf00      	nop
 80039d8:	40021000 	.word	0x40021000
 80039dc:	40007000 	.word	0x40007000
 80039e0:	42420000 	.word	0x42420000

080039e4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039e4:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039e6:	6a02      	ldr	r2, [r0, #32]
{
 80039e8:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039ea:	f022 0201 	bic.w	r2, r2, #1
 80039ee:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039f0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039f2:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039f4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039f6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80039fa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80039fc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80039fe:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8003a02:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a04:	4d0a      	ldr	r5, [pc, #40]	; (8003a30 <TIM_OC1_SetConfig+0x4c>)
 8003a06:	42a8      	cmp	r0, r5
 8003a08:	d10b      	bne.n	8003a22 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a0a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a0c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003a10:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a12:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a16:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8003a1a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a1c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a20:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a22:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a24:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a26:	684a      	ldr	r2, [r1, #4]
 8003a28:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a2a:	6203      	str	r3, [r0, #32]
}
 8003a2c:	bd70      	pop	{r4, r5, r6, pc}
 8003a2e:	bf00      	nop
 8003a30:	40012c00 	.word	0x40012c00

08003a34 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a34:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a36:	6a02      	ldr	r2, [r0, #32]
{
 8003a38:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a3e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a40:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a42:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a44:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a46:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003a4a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a4c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003a4e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a52:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a56:	4d0b      	ldr	r5, [pc, #44]	; (8003a84 <TIM_OC3_SetConfig+0x50>)
 8003a58:	42a8      	cmp	r0, r5
 8003a5a:	d10d      	bne.n	8003a78 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a5c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a62:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a66:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a6a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8003a6e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a74:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a78:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a7a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a7c:	684a      	ldr	r2, [r1, #4]
 8003a7e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a80:	6203      	str	r3, [r0, #32]
}
 8003a82:	bd70      	pop	{r4, r5, r6, pc}
 8003a84:	40012c00 	.word	0x40012c00

08003a88 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a88:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a8a:	6a02      	ldr	r2, [r0, #32]
{
 8003a8c:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a92:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a94:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a96:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a98:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a9a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a9e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003aa2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003aa4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003aa8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aac:	4d06      	ldr	r5, [pc, #24]	; (8003ac8 <TIM_OC4_SetConfig+0x40>)
 8003aae:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ab0:	bf02      	ittt	eq
 8003ab2:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ab4:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ab8:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003abc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003abe:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ac0:	684a      	ldr	r2, [r1, #4]
 8003ac2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ac4:	6203      	str	r3, [r0, #32]
}
 8003ac6:	bd30      	pop	{r4, r5, pc}
 8003ac8:	40012c00 	.word	0x40012c00

08003acc <HAL_TIM_PWM_MspInit>:
 8003acc:	4770      	bx	lr
	...

08003ad0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ad0:	4a1a      	ldr	r2, [pc, #104]	; (8003b3c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8003ad2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ad4:	4290      	cmp	r0, r2
 8003ad6:	d00a      	beq.n	8003aee <TIM_Base_SetConfig+0x1e>
 8003ad8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003adc:	d007      	beq.n	8003aee <TIM_Base_SetConfig+0x1e>
 8003ade:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003ae2:	4290      	cmp	r0, r2
 8003ae4:	d003      	beq.n	8003aee <TIM_Base_SetConfig+0x1e>
 8003ae6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003aea:	4290      	cmp	r0, r2
 8003aec:	d115      	bne.n	8003b1a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8003aee:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003af0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003af4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003af6:	4a11      	ldr	r2, [pc, #68]	; (8003b3c <TIM_Base_SetConfig+0x6c>)
 8003af8:	4290      	cmp	r0, r2
 8003afa:	d00a      	beq.n	8003b12 <TIM_Base_SetConfig+0x42>
 8003afc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003b00:	d007      	beq.n	8003b12 <TIM_Base_SetConfig+0x42>
 8003b02:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003b06:	4290      	cmp	r0, r2
 8003b08:	d003      	beq.n	8003b12 <TIM_Base_SetConfig+0x42>
 8003b0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b0e:	4290      	cmp	r0, r2
 8003b10:	d103      	bne.n	8003b1a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b12:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b18:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b1a:	694a      	ldr	r2, [r1, #20]
 8003b1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b20:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003b22:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b24:	688b      	ldr	r3, [r1, #8]
 8003b26:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003b28:	680b      	ldr	r3, [r1, #0]
 8003b2a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b2c:	4b03      	ldr	r3, [pc, #12]	; (8003b3c <TIM_Base_SetConfig+0x6c>)
 8003b2e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8003b30:	bf04      	itt	eq
 8003b32:	690b      	ldreq	r3, [r1, #16]
 8003b34:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003b36:	2301      	movs	r3, #1
 8003b38:	6143      	str	r3, [r0, #20]
}
 8003b3a:	4770      	bx	lr
 8003b3c:	40012c00 	.word	0x40012c00

08003b40 <HAL_TIM_Base_Init>:
{
 8003b40:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003b42:	4604      	mov	r4, r0
 8003b44:	b330      	cbz	r0, 8003b94 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003b46:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003b4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003b4e:	b91b      	cbnz	r3, 8003b58 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003b50:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003b54:	f7fe f8a4 	bl	8001ca0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003b58:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b5a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003b5c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b60:	1d21      	adds	r1, r4, #4
 8003b62:	f7ff ffb5 	bl	8003ad0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b66:	2301      	movs	r3, #1
  return HAL_OK;
 8003b68:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b6a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b6e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003b72:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003b76:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003b7a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b7e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b86:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003b8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003b8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003b92:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003b94:	2001      	movs	r0, #1
 8003b96:	e7fc      	b.n	8003b92 <HAL_TIM_Base_Init+0x52>

08003b98 <HAL_TIM_PWM_Init>:
{
 8003b98:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003b9a:	4604      	mov	r4, r0
 8003b9c:	b330      	cbz	r0, 8003bec <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003b9e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003ba2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003ba6:	b91b      	cbnz	r3, 8003bb0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003ba8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003bac:	f7ff ff8e 	bl	8003acc <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bb2:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bb8:	1d21      	adds	r1, r4, #4
 8003bba:	f7ff ff89 	bl	8003ad0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bbe:	2301      	movs	r3, #1
  return HAL_OK;
 8003bc0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bc2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003bca:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003bce:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003bd2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003bda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bde:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003be2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003be6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003bea:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003bec:	2001      	movs	r0, #1
 8003bee:	e7fc      	b.n	8003bea <HAL_TIM_PWM_Init+0x52>

08003bf0 <HAL_TIM_Encoder_Init>:
{
 8003bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf2:	460d      	mov	r5, r1
  if (htim == NULL)
 8003bf4:	4604      	mov	r4, r0
 8003bf6:	2800      	cmp	r0, #0
 8003bf8:	d04d      	beq.n	8003c96 <HAL_TIM_Encoder_Init+0xa6>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003bfa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003bfe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003c02:	b91b      	cbnz	r3, 8003c0c <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8003c04:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8003c08:	f7fe f88c 	bl	8001d24 <HAL_TIM_Encoder_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c0c:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003c0e:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8003c10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003c14:	f851 0b04 	ldr.w	r0, [r1], #4
 8003c18:	6883      	ldr	r3, [r0, #8]
 8003c1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c1e:	f023 0307 	bic.w	r3, r3, #7
 8003c22:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c24:	f7ff ff54 	bl	8003ad0 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8003c28:	6820      	ldr	r0, [r4, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8003c2a:	682a      	ldr	r2, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003c2c:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8003c2e:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003c30:	68a9      	ldr	r1, [r5, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8003c32:	4316      	orrs	r6, r2
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003c34:	69aa      	ldr	r2, [r5, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003c36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003c3a:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003c3e:	f023 0303 	bic.w	r3, r3, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003c42:	430b      	orrs	r3, r1
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003c44:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003c48:	692b      	ldr	r3, [r5, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003c4a:	69e9      	ldr	r1, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003c4c:	011b      	lsls	r3, r3, #4
 8003c4e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003c52:	68e9      	ldr	r1, [r5, #12]
  tmpccer = htim->Instance->CCER;
 8003c54:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003c56:	430b      	orrs	r3, r1
 8003c58:	6a29      	ldr	r1, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003c5a:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003c5e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8003c62:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003c64:	6969      	ldr	r1, [r5, #20]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003c66:	f027 0222 	bic.w	r2, r7, #34	; 0x22
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003c6a:	686f      	ldr	r7, [r5, #4]
  htim->Instance->SMCR = tmpsmcr;
 8003c6c:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003c6e:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 8003c72:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003c74:	4317      	orrs	r7, r2
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c76:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 8003c78:	6207      	str	r7, [r0, #32]
  return HAL_OK;
 8003c7a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c7c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003c80:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c84:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003c88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  htim->State = HAL_TIM_STATE_READY;
 8003c90:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8003c96:	2001      	movs	r0, #1
 8003c98:	e7fc      	b.n	8003c94 <HAL_TIM_Encoder_Init+0xa4>
	...

08003c9c <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8003c9c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c9e:	6a02      	ldr	r2, [r0, #32]
{
 8003ca0:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ca2:	f022 0210 	bic.w	r2, r2, #16
 8003ca6:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003ca8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003caa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cae:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cb2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cb6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003cb8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cbc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003cc0:	4d0b      	ldr	r5, [pc, #44]	; (8003cf0 <TIM_OC2_SetConfig+0x54>)
 8003cc2:	42a8      	cmp	r0, r5
 8003cc4:	d10d      	bne.n	8003ce2 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003cc6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003cc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ccc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003cd0:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cd4:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8003cd8:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8003cda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cde:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003ce2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003ce4:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003ce6:	684a      	ldr	r2, [r1, #4]
 8003ce8:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003cea:	6203      	str	r3, [r0, #32]
}
 8003cec:	bd70      	pop	{r4, r5, r6, pc}
 8003cee:	bf00      	nop
 8003cf0:	40012c00 	.word	0x40012c00

08003cf4 <HAL_TIM_PWM_ConfigChannel>:
{
 8003cf4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003cf6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003cfa:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d053      	beq.n	8003da8 <HAL_TIM_PWM_ConfigChannel+0xb4>
 8003d00:	2001      	movs	r0, #1
  switch (Channel)
 8003d02:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8003d04:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8003d08:	d03d      	beq.n	8003d86 <HAL_TIM_PWM_ConfigChannel+0x92>
 8003d0a:	d806      	bhi.n	8003d1a <HAL_TIM_PWM_ConfigChannel+0x26>
 8003d0c:	b1c2      	cbz	r2, 8003d40 <HAL_TIM_PWM_ConfigChannel+0x4c>
 8003d0e:	2a04      	cmp	r2, #4
 8003d10:	d028      	beq.n	8003d64 <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_UNLOCK(htim);
 8003d12:	2300      	movs	r3, #0
 8003d14:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8003d18:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8003d1a:	2a0c      	cmp	r2, #12
 8003d1c:	d1f9      	bne.n	8003d12 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d1e:	6828      	ldr	r0, [r5, #0]
 8003d20:	f7ff feb2 	bl	8003a88 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d24:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d26:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d28:	69da      	ldr	r2, [r3, #28]
 8003d2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d30:	69da      	ldr	r2, [r3, #28]
 8003d32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d36:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d38:	69da      	ldr	r2, [r3, #28]
 8003d3a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003d3e:	e031      	b.n	8003da4 <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d40:	6828      	ldr	r0, [r5, #0]
 8003d42:	f7ff fe4f 	bl	80039e4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d46:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d48:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d4a:	699a      	ldr	r2, [r3, #24]
 8003d4c:	f042 0208 	orr.w	r2, r2, #8
 8003d50:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d52:	699a      	ldr	r2, [r3, #24]
 8003d54:	f022 0204 	bic.w	r2, r2, #4
 8003d58:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d5a:	699a      	ldr	r2, [r3, #24]
 8003d5c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d5e:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003d60:	2000      	movs	r0, #0
      break;
 8003d62:	e7d6      	b.n	8003d12 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d64:	6828      	ldr	r0, [r5, #0]
 8003d66:	f7ff ff99 	bl	8003c9c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d6a:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d6c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d6e:	699a      	ldr	r2, [r3, #24]
 8003d70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d74:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d76:	699a      	ldr	r2, [r3, #24]
 8003d78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d7c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d7e:	699a      	ldr	r2, [r3, #24]
 8003d80:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003d84:	e7eb      	b.n	8003d5e <HAL_TIM_PWM_ConfigChannel+0x6a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d86:	6828      	ldr	r0, [r5, #0]
 8003d88:	f7ff fe54 	bl	8003a34 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d8c:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d8e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d90:	69da      	ldr	r2, [r3, #28]
 8003d92:	f042 0208 	orr.w	r2, r2, #8
 8003d96:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d98:	69da      	ldr	r2, [r3, #28]
 8003d9a:	f022 0204 	bic.w	r2, r2, #4
 8003d9e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003da0:	69da      	ldr	r2, [r3, #28]
 8003da2:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003da4:	61da      	str	r2, [r3, #28]
 8003da6:	e7db      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x6c>
  __HAL_LOCK(htim);
 8003da8:	2002      	movs	r0, #2
 8003daa:	e7b5      	b.n	8003d18 <HAL_TIM_PWM_ConfigChannel+0x24>

08003dac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003dac:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003dae:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003db0:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003db2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003db6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003dba:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dbc:	6082      	str	r2, [r0, #8]
}
 8003dbe:	bd10      	pop	{r4, pc}

08003dc0 <HAL_TIM_ConfigClockSource>:
{
 8003dc0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003dc2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003dc6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	f04f 0302 	mov.w	r3, #2
 8003dce:	f000 8091 	beq.w	8003ef4 <HAL_TIM_ConfigClockSource+0x134>
 8003dd2:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003dd4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8003dd8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003ddc:	6800      	ldr	r0, [r0, #0]
 8003dde:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003de0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003de4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003de8:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8003dea:	680b      	ldr	r3, [r1, #0]
 8003dec:	2b60      	cmp	r3, #96	; 0x60
 8003dee:	d052      	beq.n	8003e96 <HAL_TIM_ConfigClockSource+0xd6>
 8003df0:	d833      	bhi.n	8003e5a <HAL_TIM_ConfigClockSource+0x9a>
 8003df2:	2b40      	cmp	r3, #64	; 0x40
 8003df4:	d067      	beq.n	8003ec6 <HAL_TIM_ConfigClockSource+0x106>
 8003df6:	d816      	bhi.n	8003e26 <HAL_TIM_ConfigClockSource+0x66>
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	d00d      	beq.n	8003e18 <HAL_TIM_ConfigClockSource+0x58>
 8003dfc:	d80a      	bhi.n	8003e14 <HAL_TIM_ConfigClockSource+0x54>
 8003dfe:	f033 0110 	bics.w	r1, r3, #16
 8003e02:	d009      	beq.n	8003e18 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8003e04:	2301      	movs	r3, #1
 8003e06:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003e10:	4610      	mov	r0, r2
 8003e12:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003e14:	2b30      	cmp	r3, #48	; 0x30
 8003e16:	d1f5      	bne.n	8003e04 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8003e18:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e1a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	f043 0307 	orr.w	r3, r3, #7
 8003e24:	e017      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003e26:	2b50      	cmp	r3, #80	; 0x50
 8003e28:	d1ec      	bne.n	8003e04 <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e2a:	684a      	ldr	r2, [r1, #4]
 8003e2c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003e2e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e30:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e32:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e36:	f025 0501 	bic.w	r5, r5, #1
 8003e3a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e3c:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8003e3e:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e44:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003e48:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003e4a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003e4c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e52:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8003e56:	6083      	str	r3, [r0, #8]
 8003e58:	e011      	b.n	8003e7e <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8003e5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e5e:	d00e      	beq.n	8003e7e <HAL_TIM_ConfigClockSource+0xbe>
 8003e60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e64:	d00d      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0xc2>
 8003e66:	2b70      	cmp	r3, #112	; 0x70
 8003e68:	d1cc      	bne.n	8003e04 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8003e6a:	68cb      	ldr	r3, [r1, #12]
 8003e6c:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003e70:	f7ff ff9c 	bl	8003dac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003e74:	6822      	ldr	r2, [r4, #0]
 8003e76:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e7c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003e7e:	2200      	movs	r2, #0
 8003e80:	e7c0      	b.n	8003e04 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8003e82:	68cb      	ldr	r3, [r1, #12]
 8003e84:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003e88:	f7ff ff90 	bl	8003dac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e8c:	6822      	ldr	r2, [r4, #0]
 8003e8e:	6893      	ldr	r3, [r2, #8]
 8003e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e94:	e7f2      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0xbc>
  tmpccer = TIMx->CCER;
 8003e96:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e98:	684d      	ldr	r5, [r1, #4]
 8003e9a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e9c:	6a01      	ldr	r1, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ea2:	f021 0110 	bic.w	r1, r1, #16
 8003ea6:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ea8:	6982      	ldr	r2, [r0, #24]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003eaa:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003eae:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003eb2:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003eb6:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003eb8:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003eba:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ebc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ec0:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8003ec4:	e7c7      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ec6:	684a      	ldr	r2, [r1, #4]
 8003ec8:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003eca:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ecc:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ece:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ed2:	f025 0501 	bic.w	r5, r5, #1
 8003ed6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ed8:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8003eda:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003edc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ee0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003ee4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003ee6:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003ee8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003eee:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003ef2:	e7b0      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	e78b      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x50>

08003ef8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ef8:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003efa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003efe:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	f04f 0002 	mov.w	r0, #2
 8003f06:	d022      	beq.n	8003f4e <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f08:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003f0a:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8003f0e:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f10:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f12:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f16:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 8003f18:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f1a:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f1c:	4c0c      	ldr	r4, [pc, #48]	; (8003f50 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8003f1e:	42a3      	cmp	r3, r4
 8003f20:	d00a      	beq.n	8003f38 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003f22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f26:	d007      	beq.n	8003f38 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003f28:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8003f2c:	42a3      	cmp	r3, r4
 8003f2e:	d003      	beq.n	8003f38 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003f30:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003f34:	42a3      	cmp	r3, r4
 8003f36:	d104      	bne.n	8003f42 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f38:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f3a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f3e:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f40:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f42:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8003f44:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003f46:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003f4a:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c

  return HAL_OK;
}
 8003f4e:	bd30      	pop	{r4, r5, pc}
 8003f50:	40012c00 	.word	0x40012c00

08003f54 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f54:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d01f      	beq.n	8003f9c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f5c:	68cb      	ldr	r3, [r1, #12]
 8003f5e:	688a      	ldr	r2, [r1, #8]
 8003f60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f64:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f66:	684a      	ldr	r2, [r1, #4]
 8003f68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f6c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f6e:	680a      	ldr	r2, [r1, #0]
 8003f70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f74:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f76:	690a      	ldr	r2, [r1, #16]
 8003f78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f7c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f7e:	694a      	ldr	r2, [r1, #20]
 8003f80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f84:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003f86:	69ca      	ldr	r2, [r1, #28]
 8003f88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f8c:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003f8e:	6802      	ldr	r2, [r0, #0]
 8003f90:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003f92:	2300      	movs	r3, #0
 8003f94:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003f98:	4618      	mov	r0, r3
 8003f9a:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003f9c:	2002      	movs	r0, #2
}
 8003f9e:	4770      	bx	lr

08003fa0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fa0:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa2:	f102 030c 	add.w	r3, r2, #12
 8003fa6:	e853 3f00 	ldrex	r3, [r3]
 8003faa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fae:	320c      	adds	r2, #12
 8003fb0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003fb4:	6802      	ldr	r2, [r0, #0]
 8003fb6:	2900      	cmp	r1, #0
 8003fb8:	d1f2      	bne.n	8003fa0 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fba:	f102 0314 	add.w	r3, r2, #20
 8003fbe:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc6:	f102 0c14 	add.w	ip, r2, #20
 8003fca:	e84c 3100 	strex	r1, r3, [ip]
 8003fce:	2900      	cmp	r1, #0
 8003fd0:	d1f3      	bne.n	8003fba <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fd2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d10b      	bne.n	8003ff0 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd8:	f102 030c 	add.w	r3, r2, #12
 8003fdc:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fe0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe4:	f102 0c0c 	add.w	ip, r2, #12
 8003fe8:	e84c 3100 	strex	r1, r3, [ip]
 8003fec:	2900      	cmp	r1, #0
 8003fee:	d1f3      	bne.n	8003fd8 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ff0:	2320      	movs	r3, #32
 8003ff2:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	6303      	str	r3, [r0, #48]	; 0x30
}
 8003ffa:	4770      	bx	lr

08003ffc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ffc:	b510      	push	{r4, lr}
 8003ffe:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004000:	6803      	ldr	r3, [r0, #0]
 8004002:	68c1      	ldr	r1, [r0, #12]
 8004004:	691a      	ldr	r2, [r3, #16]
 8004006:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800400a:	430a      	orrs	r2, r1
 800400c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800400e:	6882      	ldr	r2, [r0, #8]
 8004010:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8004012:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004014:	4302      	orrs	r2, r0
 8004016:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8004018:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 800401c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004020:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8004022:	430a      	orrs	r2, r1
 8004024:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004026:	695a      	ldr	r2, [r3, #20]
 8004028:	69a1      	ldr	r1, [r4, #24]
 800402a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800402e:	430a      	orrs	r2, r1
 8004030:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004032:	4a0e      	ldr	r2, [pc, #56]	; (800406c <UART_SetConfig+0x70>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d115      	bne.n	8004064 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004038:	f7ff fc4a 	bl	80038d0 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800403c:	2319      	movs	r3, #25
 800403e:	4343      	muls	r3, r0
 8004040:	6862      	ldr	r2, [r4, #4]
 8004042:	6820      	ldr	r0, [r4, #0]
 8004044:	0092      	lsls	r2, r2, #2
 8004046:	fbb3 f3f2 	udiv	r3, r3, r2
 800404a:	2264      	movs	r2, #100	; 0x64
 800404c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004050:	fb02 3311 	mls	r3, r2, r1, r3
 8004054:	011b      	lsls	r3, r3, #4
 8004056:	3332      	adds	r3, #50	; 0x32
 8004058:	fbb3 f3f2 	udiv	r3, r3, r2
 800405c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8004060:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 8004062:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8004064:	f7ff fc24 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 8004068:	e7e8      	b.n	800403c <UART_SetConfig+0x40>
 800406a:	bf00      	nop
 800406c:	40013800 	.word	0x40013800

08004070 <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 8004070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004072:	4604      	mov	r4, r0
 8004074:	460e      	mov	r6, r1
 8004076:	4617      	mov	r7, r2
 8004078:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800407a:	6822      	ldr	r2, [r4, #0]
 800407c:	6813      	ldr	r3, [r2, #0]
 800407e:	ea36 0303 	bics.w	r3, r6, r3
 8004082:	d101      	bne.n	8004088 <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 8004084:	2000      	movs	r0, #0
 8004086:	e028      	b.n	80040da <UART_WaitOnFlagUntilTimeout.constprop.0+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8004088:	1c6b      	adds	r3, r5, #1
 800408a:	d0f7      	beq.n	800407c <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800408c:	b125      	cbz	r5, 8004098 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
 800408e:	f7fe f8af 	bl	80021f0 <HAL_GetTick>
 8004092:	1bc0      	subs	r0, r0, r7
 8004094:	4285      	cmp	r5, r0
 8004096:	d2f0      	bcs.n	800407a <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004098:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800409a:	f102 030c 	add.w	r3, r2, #12
 800409e:	e853 3f00 	ldrex	r3, [r3]
 80040a2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a6:	320c      	adds	r2, #12
 80040a8:	e842 3000 	strex	r0, r3, [r2]
   return(result);
 80040ac:	6821      	ldr	r1, [r4, #0]
 80040ae:	2800      	cmp	r0, #0
 80040b0:	d1f2      	bne.n	8004098 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b2:	f101 0314 	add.w	r3, r1, #20
 80040b6:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ba:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040be:	f101 0014 	add.w	r0, r1, #20
 80040c2:	e840 3200 	strex	r2, r3, [r0]
 80040c6:	2a00      	cmp	r2, #0
 80040c8:	d1f3      	bne.n	80040b2 <UART_WaitOnFlagUntilTimeout.constprop.0+0x42>
        huart->gState  = HAL_UART_STATE_READY;
 80040ca:	2320      	movs	r3, #32
        __HAL_UNLOCK(huart);
 80040cc:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 80040ce:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        __HAL_UNLOCK(huart);
 80040d2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        huart->RxState = HAL_UART_STATE_READY;
 80040d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 80040da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080040dc <HAL_UART_Init>:
{
 80040dc:	b510      	push	{r4, lr}
  if (huart == NULL)
 80040de:	4604      	mov	r4, r0
 80040e0:	b348      	cbz	r0, 8004136 <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 80040e2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80040e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80040ea:	b91b      	cbnz	r3, 80040f4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80040ec:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_UART_MspInit(huart);
 80040f0:	f7fd ff84 	bl	8001ffc <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80040f4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80040f6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80040f8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UART_DISABLE(huart);
 80040fc:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80040fe:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8004100:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004104:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8004106:	f7ff ff79 	bl	8003ffc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800410a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800410c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800410e:	691a      	ldr	r2, [r3, #16]
 8004110:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004114:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004116:	695a      	ldr	r2, [r3, #20]
 8004118:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800411c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800411e:	68da      	ldr	r2, [r3, #12]
 8004120:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004124:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8004126:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004128:	6460      	str	r0, [r4, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800412a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800412e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004132:	6360      	str	r0, [r4, #52]	; 0x34
}
 8004134:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004136:	2001      	movs	r0, #1
 8004138:	e7fc      	b.n	8004134 <HAL_UART_Init+0x58>

0800413a <HAL_UART_Transmit>:
{
 800413a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800413e:	4699      	mov	r9, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8004140:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8004144:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8004146:	2b20      	cmp	r3, #32
{
 8004148:	460e      	mov	r6, r1
 800414a:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800414c:	d13c      	bne.n	80041c8 <HAL_UART_Transmit+0x8e>
    if ((pData == NULL) || (Size == 0U))
 800414e:	2900      	cmp	r1, #0
 8004150:	d03c      	beq.n	80041cc <HAL_UART_Transmit+0x92>
 8004152:	2a00      	cmp	r2, #0
 8004154:	d03a      	beq.n	80041cc <HAL_UART_Transmit+0x92>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004156:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004158:	2500      	movs	r5, #0
 800415a:	6445      	str	r5, [r0, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800415c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    tickstart = HAL_GetTick();
 8004160:	f7fe f846 	bl	80021f0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004164:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8004166:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004168:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferSize = Size;
 800416c:	84a7      	strh	r7, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 800416e:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004170:	d103      	bne.n	800417a <HAL_UART_Transmit+0x40>
 8004172:	6923      	ldr	r3, [r4, #16]
 8004174:	b90b      	cbnz	r3, 800417a <HAL_UART_Transmit+0x40>
 8004176:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8004178:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 800417a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800417c:	b29b      	uxth	r3, r3
 800417e:	b953      	cbnz	r3, 8004196 <HAL_UART_Transmit+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004180:	464b      	mov	r3, r9
 8004182:	4642      	mov	r2, r8
 8004184:	2140      	movs	r1, #64	; 0x40
 8004186:	4620      	mov	r0, r4
 8004188:	f7ff ff72 	bl	8004070 <UART_WaitOnFlagUntilTimeout.constprop.0>
 800418c:	b950      	cbnz	r0, 80041a4 <HAL_UART_Transmit+0x6a>
    huart->gState = HAL_UART_STATE_READY;
 800418e:	2320      	movs	r3, #32
 8004190:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    return HAL_OK;
 8004194:	e007      	b.n	80041a6 <HAL_UART_Transmit+0x6c>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004196:	464b      	mov	r3, r9
 8004198:	4642      	mov	r2, r8
 800419a:	2180      	movs	r1, #128	; 0x80
 800419c:	4620      	mov	r0, r4
 800419e:	f7ff ff67 	bl	8004070 <UART_WaitOnFlagUntilTimeout.constprop.0>
 80041a2:	b110      	cbz	r0, 80041aa <HAL_UART_Transmit+0x70>
        return HAL_TIMEOUT;
 80041a4:	2003      	movs	r0, #3
}
 80041a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041aa:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80041ac:	b94e      	cbnz	r6, 80041c2 <HAL_UART_Transmit+0x88>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041ae:	f835 3b02 	ldrh.w	r3, [r5], #2
 80041b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80041b6:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80041b8:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 80041ba:	3901      	subs	r1, #1
 80041bc:	b289      	uxth	r1, r1
 80041be:	84e1      	strh	r1, [r4, #38]	; 0x26
 80041c0:	e7db      	b.n	800417a <HAL_UART_Transmit+0x40>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80041c2:	f816 3b01 	ldrb.w	r3, [r6], #1
 80041c6:	e7f6      	b.n	80041b6 <HAL_UART_Transmit+0x7c>
    return HAL_BUSY;
 80041c8:	2002      	movs	r0, #2
 80041ca:	e7ec      	b.n	80041a6 <HAL_UART_Transmit+0x6c>
      return  HAL_ERROR;
 80041cc:	2001      	movs	r0, #1
 80041ce:	e7ea      	b.n	80041a6 <HAL_UART_Transmit+0x6c>

080041d0 <HAL_UART_TxCpltCallback>:
 80041d0:	4770      	bx	lr

080041d2 <HAL_UART_ErrorCallback>:
 80041d2:	4770      	bx	lr

080041d4 <UART_DMAAbortOnError>:
{
 80041d4:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80041d6:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041d8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80041da:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80041dc:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80041de:	f7ff fff8 	bl	80041d2 <HAL_UART_ErrorCallback>
}
 80041e2:	bd08      	pop	{r3, pc}

080041e4 <HAL_UARTEx_RxEventCallback>:
}
 80041e4:	4770      	bx	lr

080041e6 <UART_Receive_IT.part.0.isra.0>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80041e6:	b507      	push	{r0, r1, r2, lr}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041e8:	6881      	ldr	r1, [r0, #8]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041ea:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041ec:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041f0:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041f2:	d13f      	bne.n	8004274 <UART_Receive_IT.part.0.isra.0+0x8e>
 80041f4:	6901      	ldr	r1, [r0, #16]
 80041f6:	2900      	cmp	r1, #0
 80041f8:	d13f      	bne.n	800427a <UART_Receive_IT.part.0.isra.0+0x94>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041fa:	6852      	ldr	r2, [r2, #4]
 80041fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004200:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 1U;
 8004204:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8004206:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8004208:	3b01      	subs	r3, #1
 800420a:	b29b      	uxth	r3, r3
 800420c:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800420e:	2b00      	cmp	r3, #0
 8004210:	d12d      	bne.n	800426e <UART_Receive_IT.part.0.isra.0+0x88>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004212:	6802      	ldr	r2, [r0, #0]
 8004214:	68d1      	ldr	r1, [r2, #12]
 8004216:	f021 0120 	bic.w	r1, r1, #32
 800421a:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800421c:	68d1      	ldr	r1, [r2, #12]
 800421e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004222:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004224:	6951      	ldr	r1, [r2, #20]
 8004226:	f021 0101 	bic.w	r1, r1, #1
 800422a:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800422c:	2220      	movs	r2, #32
 800422e:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004232:	6343      	str	r3, [r0, #52]	; 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004234:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8004236:	2a01      	cmp	r2, #1
 8004238:	6802      	ldr	r2, [r0, #0]
 800423a:	d128      	bne.n	800428e <UART_Receive_IT.part.0.isra.0+0xa8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800423c:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423e:	f102 030c 	add.w	r3, r2, #12
 8004242:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004246:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424a:	f102 0c0c 	add.w	ip, r2, #12
 800424e:	e84c 3100 	strex	r1, r3, [ip]
 8004252:	2900      	cmp	r1, #0
 8004254:	d1f3      	bne.n	800423e <UART_Receive_IT.part.0.isra.0+0x58>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004256:	6813      	ldr	r3, [r2, #0]
 8004258:	06db      	lsls	r3, r3, #27
 800425a:	d505      	bpl.n	8004268 <UART_Receive_IT.part.0.isra.0+0x82>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800425c:	9101      	str	r1, [sp, #4]
 800425e:	6813      	ldr	r3, [r2, #0]
 8004260:	9301      	str	r3, [sp, #4]
 8004262:	6853      	ldr	r3, [r2, #4]
 8004264:	9301      	str	r3, [sp, #4]
 8004266:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004268:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 800426a:	f7ff ffbb 	bl	80041e4 <HAL_UARTEx_RxEventCallback>
}
 800426e:	b003      	add	sp, #12
 8004270:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004274:	b939      	cbnz	r1, 8004286 <UART_Receive_IT.part.0.isra.0+0xa0>
 8004276:	6901      	ldr	r1, [r0, #16]
 8004278:	b929      	cbnz	r1, 8004286 <UART_Receive_IT.part.0.isra.0+0xa0>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800427a:	6852      	ldr	r2, [r2, #4]
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 8004280:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004282:	3301      	adds	r3, #1
 8004284:	e7be      	b.n	8004204 <UART_Receive_IT.part.0.isra.0+0x1e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004286:	6852      	ldr	r2, [r2, #4]
 8004288:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800428c:	e7f7      	b.n	800427e <UART_Receive_IT.part.0.isra.0+0x98>
        HAL_UART_RxCpltCallback(huart);
 800428e:	f7fd fb7b 	bl	8001988 <HAL_UART_RxCpltCallback>
 8004292:	e7ec      	b.n	800426e <UART_Receive_IT.part.0.isra.0+0x88>

08004294 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004294:	6803      	ldr	r3, [r0, #0]
{
 8004296:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004298:	681a      	ldr	r2, [r3, #0]
{
 800429a:	4604      	mov	r4, r0
  if (errorflags == RESET)
 800429c:	f012 0f0f 	tst.w	r2, #15
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80042a0:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80042a2:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80042a4:	d10c      	bne.n	80042c0 <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042a6:	0695      	lsls	r5, r2, #26
 80042a8:	d570      	bpl.n	800438c <HAL_UART_IRQHandler+0xf8>
 80042aa:	068d      	lsls	r5, r1, #26
 80042ac:	d56e      	bpl.n	800438c <HAL_UART_IRQHandler+0xf8>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042ae:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 80042b2:	2b22      	cmp	r3, #34	; 0x22
 80042b4:	d164      	bne.n	8004380 <HAL_UART_IRQHandler+0xec>
}
 80042b6:	b003      	add	sp, #12
 80042b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80042bc:	f7ff bf93 	b.w	80041e6 <UART_Receive_IT.part.0.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042c0:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042c4:	f401 7590 	and.w	r5, r1, #288	; 0x120
 80042c8:	4305      	orrs	r5, r0
 80042ca:	d05f      	beq.n	800438c <HAL_UART_IRQHandler+0xf8>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042cc:	07d5      	lsls	r5, r2, #31
 80042ce:	d505      	bpl.n	80042dc <HAL_UART_IRQHandler+0x48>
 80042d0:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042d2:	bf42      	ittt	mi
 80042d4:	6c63      	ldrmi	r3, [r4, #68]	; 0x44
 80042d6:	f043 0301 	orrmi.w	r3, r3, #1
 80042da:	6463      	strmi	r3, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042dc:	0755      	lsls	r5, r2, #29
 80042de:	d504      	bpl.n	80042ea <HAL_UART_IRQHandler+0x56>
 80042e0:	b118      	cbz	r0, 80042ea <HAL_UART_IRQHandler+0x56>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80042e4:	f043 0302 	orr.w	r3, r3, #2
 80042e8:	6463      	str	r3, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042ea:	0793      	lsls	r3, r2, #30
 80042ec:	d504      	bpl.n	80042f8 <HAL_UART_IRQHandler+0x64>
 80042ee:	b118      	cbz	r0, 80042f8 <HAL_UART_IRQHandler+0x64>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80042f2:	f043 0304 	orr.w	r3, r3, #4
 80042f6:	6463      	str	r3, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80042f8:	0715      	lsls	r5, r2, #28
 80042fa:	d507      	bpl.n	800430c <HAL_UART_IRQHandler+0x78>
 80042fc:	f001 0320 	and.w	r3, r1, #32
 8004300:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004302:	bf1e      	ittt	ne
 8004304:	6c63      	ldrne	r3, [r4, #68]	; 0x44
 8004306:	f043 0308 	orrne.w	r3, r3, #8
 800430a:	6463      	strne	r3, [r4, #68]	; 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800430c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800430e:	2b00      	cmp	r3, #0
 8004310:	d036      	beq.n	8004380 <HAL_UART_IRQHandler+0xec>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004312:	0690      	lsls	r0, r2, #26
 8004314:	d508      	bpl.n	8004328 <HAL_UART_IRQHandler+0x94>
 8004316:	068a      	lsls	r2, r1, #26
 8004318:	d506      	bpl.n	8004328 <HAL_UART_IRQHandler+0x94>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800431a:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800431e:	2b22      	cmp	r3, #34	; 0x22
 8004320:	d102      	bne.n	8004328 <HAL_UART_IRQHandler+0x94>
 8004322:	4620      	mov	r0, r4
 8004324:	f7ff ff5f 	bl	80041e6 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004328:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 800432a:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800432c:	695b      	ldr	r3, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800432e:	6c65      	ldr	r5, [r4, #68]	; 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004330:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004334:	f005 0508 	and.w	r5, r5, #8
 8004338:	431d      	orrs	r5, r3
 800433a:	d023      	beq.n	8004384 <HAL_UART_IRQHandler+0xf0>
        UART_EndRxTransfer(huart);
 800433c:	f7ff fe30 	bl	8003fa0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004340:	6822      	ldr	r2, [r4, #0]
 8004342:	6953      	ldr	r3, [r2, #20]
 8004344:	065b      	lsls	r3, r3, #25
 8004346:	d518      	bpl.n	800437a <HAL_UART_IRQHandler+0xe6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004348:	f102 0314 	add.w	r3, r2, #20
 800434c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004350:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004354:	f102 0014 	add.w	r0, r2, #20
 8004358:	e840 3100 	strex	r1, r3, [r0]
 800435c:	2900      	cmp	r1, #0
 800435e:	d1f3      	bne.n	8004348 <HAL_UART_IRQHandler+0xb4>
          if (huart->hdmarx != NULL)
 8004360:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004362:	b150      	cbz	r0, 800437a <HAL_UART_IRQHandler+0xe6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004364:	4b73      	ldr	r3, [pc, #460]	; (8004534 <HAL_UART_IRQHandler+0x2a0>)
 8004366:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004368:	f7fe fdd2 	bl	8002f10 <HAL_DMA_Abort_IT>
 800436c:	b140      	cbz	r0, 8004380 <HAL_UART_IRQHandler+0xec>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800436e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004370:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 8004372:	b003      	add	sp, #12
 8004374:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004378:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800437a:	4620      	mov	r0, r4
 800437c:	f7ff ff29 	bl	80041d2 <HAL_UART_ErrorCallback>
}
 8004380:	b003      	add	sp, #12
 8004382:	bd30      	pop	{r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 8004384:	f7ff ff25 	bl	80041d2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004388:	6465      	str	r5, [r4, #68]	; 0x44
 800438a:	e7f9      	b.n	8004380 <HAL_UART_IRQHandler+0xec>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800438c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800438e:	2801      	cmp	r0, #1
 8004390:	f040 8094 	bne.w	80044bc <HAL_UART_IRQHandler+0x228>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004394:	06d5      	lsls	r5, r2, #27
 8004396:	f140 8091 	bpl.w	80044bc <HAL_UART_IRQHandler+0x228>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800439a:	06c8      	lsls	r0, r1, #27
 800439c:	f140 808e 	bpl.w	80044bc <HAL_UART_IRQHandler+0x228>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043a0:	2200      	movs	r2, #0
 80043a2:	9201      	str	r2, [sp, #4]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	9201      	str	r2, [sp, #4]
 80043a8:	685a      	ldr	r2, [r3, #4]
 80043aa:	9201      	str	r2, [sp, #4]
 80043ac:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ae:	695a      	ldr	r2, [r3, #20]
 80043b0:	0655      	lsls	r5, r2, #25
 80043b2:	d54d      	bpl.n	8004450 <HAL_UART_IRQHandler+0x1bc>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043b4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80043b6:	680a      	ldr	r2, [r1, #0]
 80043b8:	6852      	ldr	r2, [r2, #4]
 80043ba:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80043bc:	2a00      	cmp	r2, #0
 80043be:	d0df      	beq.n	8004380 <HAL_UART_IRQHandler+0xec>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043c0:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 80043c2:	4290      	cmp	r0, r2
 80043c4:	d9dc      	bls.n	8004380 <HAL_UART_IRQHandler+0xec>
        huart->RxXferCount = nb_remaining_rx_data;
 80043c6:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043c8:	698a      	ldr	r2, [r1, #24]
 80043ca:	2a20      	cmp	r2, #32
 80043cc:	d036      	beq.n	800443c <HAL_UART_IRQHandler+0x1a8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ce:	f103 020c 	add.w	r2, r3, #12
 80043d2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043da:	f103 000c 	add.w	r0, r3, #12
 80043de:	e840 2100 	strex	r1, r2, [r0]
 80043e2:	2900      	cmp	r1, #0
 80043e4:	d1f3      	bne.n	80043ce <HAL_UART_IRQHandler+0x13a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e6:	f103 0214 	add.w	r2, r3, #20
 80043ea:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ee:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f2:	f103 0014 	add.w	r0, r3, #20
 80043f6:	e840 2100 	strex	r1, r2, [r0]
 80043fa:	2900      	cmp	r1, #0
 80043fc:	d1f3      	bne.n	80043e6 <HAL_UART_IRQHandler+0x152>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fe:	f103 0214 	add.w	r2, r3, #20
 8004402:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440a:	f103 0014 	add.w	r0, r3, #20
 800440e:	e840 2100 	strex	r1, r2, [r0]
 8004412:	2900      	cmp	r1, #0
 8004414:	d1f3      	bne.n	80043fe <HAL_UART_IRQHandler+0x16a>
          huart->RxState = HAL_UART_STATE_READY;
 8004416:	2220      	movs	r2, #32
 8004418:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800441c:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800441e:	f103 020c 	add.w	r2, r3, #12
 8004422:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004426:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442a:	f103 000c 	add.w	r0, r3, #12
 800442e:	e840 2100 	strex	r1, r2, [r0]
 8004432:	2900      	cmp	r1, #0
 8004434:	d1f3      	bne.n	800441e <HAL_UART_IRQHandler+0x18a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004436:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004438:	f7fe fd48 	bl	8002ecc <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800443c:	2302      	movs	r3, #2
 800443e:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004440:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8004442:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8004444:	1ac9      	subs	r1, r1, r3
 8004446:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004448:	4620      	mov	r0, r4
 800444a:	f7ff fecb 	bl	80041e4 <HAL_UARTEx_RxEventCallback>
 800444e:	e797      	b.n	8004380 <HAL_UART_IRQHandler+0xec>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004450:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8004452:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 8004454:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8004456:	b289      	uxth	r1, r1
 8004458:	2900      	cmp	r1, #0
 800445a:	d091      	beq.n	8004380 <HAL_UART_IRQHandler+0xec>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800445c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800445e:	1a89      	subs	r1, r1, r2
 8004460:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8004462:	2900      	cmp	r1, #0
 8004464:	d08c      	beq.n	8004380 <HAL_UART_IRQHandler+0xec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004466:	f103 020c 	add.w	r2, r3, #12
 800446a:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800446e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004472:	f103 050c 	add.w	r5, r3, #12
 8004476:	e845 2000 	strex	r0, r2, [r5]
 800447a:	2800      	cmp	r0, #0
 800447c:	d1f3      	bne.n	8004466 <HAL_UART_IRQHandler+0x1d2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447e:	f103 0214 	add.w	r2, r3, #20
 8004482:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004486:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448a:	f103 0514 	add.w	r5, r3, #20
 800448e:	e845 2000 	strex	r0, r2, [r5]
 8004492:	2800      	cmp	r0, #0
 8004494:	d1f3      	bne.n	800447e <HAL_UART_IRQHandler+0x1ea>
        huart->RxState = HAL_UART_STATE_READY;
 8004496:	2220      	movs	r2, #32
 8004498:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800449c:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449e:	f103 020c 	add.w	r2, r3, #12
 80044a2:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044a6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044aa:	f103 050c 	add.w	r5, r3, #12
 80044ae:	e845 2000 	strex	r0, r2, [r5]
 80044b2:	2800      	cmp	r0, #0
 80044b4:	d1f3      	bne.n	800449e <HAL_UART_IRQHandler+0x20a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044b6:	2302      	movs	r3, #2
 80044b8:	6363      	str	r3, [r4, #52]	; 0x34
 80044ba:	e7c5      	b.n	8004448 <HAL_UART_IRQHandler+0x1b4>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80044bc:	0610      	lsls	r0, r2, #24
 80044be:	d528      	bpl.n	8004512 <HAL_UART_IRQHandler+0x27e>
 80044c0:	060d      	lsls	r5, r1, #24
 80044c2:	d526      	bpl.n	8004512 <HAL_UART_IRQHandler+0x27e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044c4:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 80044c8:	2a21      	cmp	r2, #33	; 0x21
 80044ca:	f47f af59 	bne.w	8004380 <HAL_UART_IRQHandler+0xec>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044ce:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80044d0:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044d2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80044d6:	d117      	bne.n	8004508 <HAL_UART_IRQHandler+0x274>
 80044d8:	6921      	ldr	r1, [r4, #16]
 80044da:	b9a9      	cbnz	r1, 8004508 <HAL_UART_IRQHandler+0x274>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044dc:	f832 1b02 	ldrh.w	r1, [r2], #2
 80044e0:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80044e4:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80044e6:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80044e8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80044ea:	3a01      	subs	r2, #1
 80044ec:	b292      	uxth	r2, r2
 80044ee:	84e2      	strh	r2, [r4, #38]	; 0x26
 80044f0:	2a00      	cmp	r2, #0
 80044f2:	f47f af45 	bne.w	8004380 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80044f6:	68da      	ldr	r2, [r3, #12]
 80044f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044fc:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004504:	60da      	str	r2, [r3, #12]
 8004506:	e73b      	b.n	8004380 <HAL_UART_IRQHandler+0xec>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004508:	1c51      	adds	r1, r2, #1
 800450a:	6221      	str	r1, [r4, #32]
 800450c:	7812      	ldrb	r2, [r2, #0]
 800450e:	605a      	str	r2, [r3, #4]
 8004510:	e7ea      	b.n	80044e8 <HAL_UART_IRQHandler+0x254>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004512:	0650      	lsls	r0, r2, #25
 8004514:	f57f af34 	bpl.w	8004380 <HAL_UART_IRQHandler+0xec>
 8004518:	064a      	lsls	r2, r1, #25
 800451a:	f57f af31 	bpl.w	8004380 <HAL_UART_IRQHandler+0xec>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800451e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8004520:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004522:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004526:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8004528:	2320      	movs	r3, #32
 800452a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  HAL_UART_TxCpltCallback(huart);
 800452e:	f7ff fe4f 	bl	80041d0 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8004532:	e725      	b.n	8004380 <HAL_UART_IRQHandler+0xec>
 8004534:	080041d5 	.word	0x080041d5

08004538 <UART_Start_Receive_IT>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004538:	2300      	movs	r3, #0
  huart->RxXferCount = Size;
 800453a:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800453c:	6443      	str	r3, [r0, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800453e:	2322      	movs	r3, #34	; 0x22
  huart->RxXferSize = Size;
 8004540:	8582      	strh	r2, [r0, #44]	; 0x2c
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004542:	6902      	ldr	r2, [r0, #16]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004544:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->pRxBuffPtr = pData;
 8004548:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800454a:	6803      	ldr	r3, [r0, #0]
  if (huart->Init.Parity != UART_PARITY_NONE)
 800454c:	b11a      	cbz	r2, 8004556 <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800454e:	68da      	ldr	r2, [r3, #12]
 8004550:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004554:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004556:	695a      	ldr	r2, [r3, #20]
}
 8004558:	2000      	movs	r0, #0
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800455a:	f042 0201 	orr.w	r2, r2, #1
 800455e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004560:	68da      	ldr	r2, [r3, #12]
 8004562:	f042 0220 	orr.w	r2, r2, #32
 8004566:	60da      	str	r2, [r3, #12]
}
 8004568:	4770      	bx	lr

0800456a <HAL_UART_Receive_IT>:
{
 800456a:	b470      	push	{r4, r5, r6}
  if (huart->RxState == HAL_UART_STATE_READY)
 800456c:	f890 6042 	ldrb.w	r6, [r0, #66]	; 0x42
 8004570:	2e20      	cmp	r6, #32
 8004572:	d106      	bne.n	8004582 <HAL_UART_Receive_IT+0x18>
    if ((pData == NULL) || (Size == 0U))
 8004574:	b141      	cbz	r1, 8004588 <HAL_UART_Receive_IT+0x1e>
 8004576:	b13a      	cbz	r2, 8004588 <HAL_UART_Receive_IT+0x1e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004578:	2400      	movs	r4, #0
 800457a:	6304      	str	r4, [r0, #48]	; 0x30
}
 800457c:	bc70      	pop	{r4, r5, r6}
    return (UART_Start_Receive_IT(huart, pData, Size));
 800457e:	f7ff bfdb 	b.w	8004538 <UART_Start_Receive_IT>
    return HAL_BUSY;
 8004582:	2002      	movs	r0, #2
}
 8004584:	bc70      	pop	{r4, r5, r6}
 8004586:	4770      	bx	lr
      return HAL_ERROR;
 8004588:	2001      	movs	r0, #1
 800458a:	e7fb      	b.n	8004584 <HAL_UART_Receive_IT+0x1a>

0800458c <atoi>:
 800458c:	220a      	movs	r2, #10
 800458e:	2100      	movs	r1, #0
 8004590:	f001 bdf6 	b.w	8006180 <strtol>

08004594 <__errno>:
 8004594:	4b01      	ldr	r3, [pc, #4]	; (800459c <__errno+0x8>)
 8004596:	6818      	ldr	r0, [r3, #0]
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	20000014 	.word	0x20000014

080045a0 <__libc_init_array>:
 80045a0:	b570      	push	{r4, r5, r6, lr}
 80045a2:	2600      	movs	r6, #0
 80045a4:	4d0c      	ldr	r5, [pc, #48]	; (80045d8 <__libc_init_array+0x38>)
 80045a6:	4c0d      	ldr	r4, [pc, #52]	; (80045dc <__libc_init_array+0x3c>)
 80045a8:	1b64      	subs	r4, r4, r5
 80045aa:	10a4      	asrs	r4, r4, #2
 80045ac:	42a6      	cmp	r6, r4
 80045ae:	d109      	bne.n	80045c4 <__libc_init_array+0x24>
 80045b0:	f004 fd00 	bl	8008fb4 <_init>
 80045b4:	2600      	movs	r6, #0
 80045b6:	4d0a      	ldr	r5, [pc, #40]	; (80045e0 <__libc_init_array+0x40>)
 80045b8:	4c0a      	ldr	r4, [pc, #40]	; (80045e4 <__libc_init_array+0x44>)
 80045ba:	1b64      	subs	r4, r4, r5
 80045bc:	10a4      	asrs	r4, r4, #2
 80045be:	42a6      	cmp	r6, r4
 80045c0:	d105      	bne.n	80045ce <__libc_init_array+0x2e>
 80045c2:	bd70      	pop	{r4, r5, r6, pc}
 80045c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80045c8:	4798      	blx	r3
 80045ca:	3601      	adds	r6, #1
 80045cc:	e7ee      	b.n	80045ac <__libc_init_array+0xc>
 80045ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80045d2:	4798      	blx	r3
 80045d4:	3601      	adds	r6, #1
 80045d6:	e7f2      	b.n	80045be <__libc_init_array+0x1e>
 80045d8:	08009520 	.word	0x08009520
 80045dc:	08009520 	.word	0x08009520
 80045e0:	08009520 	.word	0x08009520
 80045e4:	08009524 	.word	0x08009524

080045e8 <memset>:
 80045e8:	4603      	mov	r3, r0
 80045ea:	4402      	add	r2, r0
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d100      	bne.n	80045f2 <memset+0xa>
 80045f0:	4770      	bx	lr
 80045f2:	f803 1b01 	strb.w	r1, [r3], #1
 80045f6:	e7f9      	b.n	80045ec <memset+0x4>

080045f8 <__cvt>:
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045fe:	461f      	mov	r7, r3
 8004600:	bfbb      	ittet	lt
 8004602:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004606:	461f      	movlt	r7, r3
 8004608:	2300      	movge	r3, #0
 800460a:	232d      	movlt	r3, #45	; 0x2d
 800460c:	b088      	sub	sp, #32
 800460e:	4614      	mov	r4, r2
 8004610:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004612:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004614:	7013      	strb	r3, [r2, #0]
 8004616:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004618:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800461c:	f023 0820 	bic.w	r8, r3, #32
 8004620:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004624:	d005      	beq.n	8004632 <__cvt+0x3a>
 8004626:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800462a:	d100      	bne.n	800462e <__cvt+0x36>
 800462c:	3501      	adds	r5, #1
 800462e:	2302      	movs	r3, #2
 8004630:	e000      	b.n	8004634 <__cvt+0x3c>
 8004632:	2303      	movs	r3, #3
 8004634:	aa07      	add	r2, sp, #28
 8004636:	9204      	str	r2, [sp, #16]
 8004638:	aa06      	add	r2, sp, #24
 800463a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800463e:	e9cd 3500 	strd	r3, r5, [sp]
 8004642:	4622      	mov	r2, r4
 8004644:	463b      	mov	r3, r7
 8004646:	f001 fe4f 	bl	80062e8 <_dtoa_r>
 800464a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800464e:	4606      	mov	r6, r0
 8004650:	d102      	bne.n	8004658 <__cvt+0x60>
 8004652:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004654:	07db      	lsls	r3, r3, #31
 8004656:	d522      	bpl.n	800469e <__cvt+0xa6>
 8004658:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800465c:	eb06 0905 	add.w	r9, r6, r5
 8004660:	d110      	bne.n	8004684 <__cvt+0x8c>
 8004662:	7833      	ldrb	r3, [r6, #0]
 8004664:	2b30      	cmp	r3, #48	; 0x30
 8004666:	d10a      	bne.n	800467e <__cvt+0x86>
 8004668:	2200      	movs	r2, #0
 800466a:	2300      	movs	r3, #0
 800466c:	4620      	mov	r0, r4
 800466e:	4639      	mov	r1, r7
 8004670:	f7fc f9a4 	bl	80009bc <__aeabi_dcmpeq>
 8004674:	b918      	cbnz	r0, 800467e <__cvt+0x86>
 8004676:	f1c5 0501 	rsb	r5, r5, #1
 800467a:	f8ca 5000 	str.w	r5, [sl]
 800467e:	f8da 3000 	ldr.w	r3, [sl]
 8004682:	4499      	add	r9, r3
 8004684:	2200      	movs	r2, #0
 8004686:	2300      	movs	r3, #0
 8004688:	4620      	mov	r0, r4
 800468a:	4639      	mov	r1, r7
 800468c:	f7fc f996 	bl	80009bc <__aeabi_dcmpeq>
 8004690:	b108      	cbz	r0, 8004696 <__cvt+0x9e>
 8004692:	f8cd 901c 	str.w	r9, [sp, #28]
 8004696:	2230      	movs	r2, #48	; 0x30
 8004698:	9b07      	ldr	r3, [sp, #28]
 800469a:	454b      	cmp	r3, r9
 800469c:	d307      	bcc.n	80046ae <__cvt+0xb6>
 800469e:	4630      	mov	r0, r6
 80046a0:	9b07      	ldr	r3, [sp, #28]
 80046a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80046a4:	1b9b      	subs	r3, r3, r6
 80046a6:	6013      	str	r3, [r2, #0]
 80046a8:	b008      	add	sp, #32
 80046aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ae:	1c59      	adds	r1, r3, #1
 80046b0:	9107      	str	r1, [sp, #28]
 80046b2:	701a      	strb	r2, [r3, #0]
 80046b4:	e7f0      	b.n	8004698 <__cvt+0xa0>

080046b6 <__exponent>:
 80046b6:	4603      	mov	r3, r0
 80046b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046ba:	2900      	cmp	r1, #0
 80046bc:	f803 2b02 	strb.w	r2, [r3], #2
 80046c0:	bfb6      	itet	lt
 80046c2:	222d      	movlt	r2, #45	; 0x2d
 80046c4:	222b      	movge	r2, #43	; 0x2b
 80046c6:	4249      	neglt	r1, r1
 80046c8:	2909      	cmp	r1, #9
 80046ca:	7042      	strb	r2, [r0, #1]
 80046cc:	dd2b      	ble.n	8004726 <__exponent+0x70>
 80046ce:	f10d 0407 	add.w	r4, sp, #7
 80046d2:	46a4      	mov	ip, r4
 80046d4:	270a      	movs	r7, #10
 80046d6:	fb91 f6f7 	sdiv	r6, r1, r7
 80046da:	460a      	mov	r2, r1
 80046dc:	46a6      	mov	lr, r4
 80046de:	fb07 1516 	mls	r5, r7, r6, r1
 80046e2:	2a63      	cmp	r2, #99	; 0x63
 80046e4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80046e8:	4631      	mov	r1, r6
 80046ea:	f104 34ff 	add.w	r4, r4, #4294967295
 80046ee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80046f2:	dcf0      	bgt.n	80046d6 <__exponent+0x20>
 80046f4:	3130      	adds	r1, #48	; 0x30
 80046f6:	f1ae 0502 	sub.w	r5, lr, #2
 80046fa:	f804 1c01 	strb.w	r1, [r4, #-1]
 80046fe:	4629      	mov	r1, r5
 8004700:	1c44      	adds	r4, r0, #1
 8004702:	4561      	cmp	r1, ip
 8004704:	d30a      	bcc.n	800471c <__exponent+0x66>
 8004706:	f10d 0209 	add.w	r2, sp, #9
 800470a:	eba2 020e 	sub.w	r2, r2, lr
 800470e:	4565      	cmp	r5, ip
 8004710:	bf88      	it	hi
 8004712:	2200      	movhi	r2, #0
 8004714:	4413      	add	r3, r2
 8004716:	1a18      	subs	r0, r3, r0
 8004718:	b003      	add	sp, #12
 800471a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800471c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004720:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004724:	e7ed      	b.n	8004702 <__exponent+0x4c>
 8004726:	2330      	movs	r3, #48	; 0x30
 8004728:	3130      	adds	r1, #48	; 0x30
 800472a:	7083      	strb	r3, [r0, #2]
 800472c:	70c1      	strb	r1, [r0, #3]
 800472e:	1d03      	adds	r3, r0, #4
 8004730:	e7f1      	b.n	8004716 <__exponent+0x60>
	...

08004734 <_printf_float>:
 8004734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004738:	b091      	sub	sp, #68	; 0x44
 800473a:	460c      	mov	r4, r1
 800473c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004740:	4616      	mov	r6, r2
 8004742:	461f      	mov	r7, r3
 8004744:	4605      	mov	r5, r0
 8004746:	f002 ff35 	bl	80075b4 <_localeconv_r>
 800474a:	6803      	ldr	r3, [r0, #0]
 800474c:	4618      	mov	r0, r3
 800474e:	9309      	str	r3, [sp, #36]	; 0x24
 8004750:	f7fb fd08 	bl	8000164 <strlen>
 8004754:	2300      	movs	r3, #0
 8004756:	930e      	str	r3, [sp, #56]	; 0x38
 8004758:	f8d8 3000 	ldr.w	r3, [r8]
 800475c:	900a      	str	r0, [sp, #40]	; 0x28
 800475e:	3307      	adds	r3, #7
 8004760:	f023 0307 	bic.w	r3, r3, #7
 8004764:	f103 0208 	add.w	r2, r3, #8
 8004768:	f894 9018 	ldrb.w	r9, [r4, #24]
 800476c:	f8d4 b000 	ldr.w	fp, [r4]
 8004770:	f8c8 2000 	str.w	r2, [r8]
 8004774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004778:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800477c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004780:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004784:	930b      	str	r3, [sp, #44]	; 0x2c
 8004786:	f04f 32ff 	mov.w	r2, #4294967295
 800478a:	4640      	mov	r0, r8
 800478c:	4b9c      	ldr	r3, [pc, #624]	; (8004a00 <_printf_float+0x2cc>)
 800478e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004790:	f7fc f946 	bl	8000a20 <__aeabi_dcmpun>
 8004794:	bb70      	cbnz	r0, 80047f4 <_printf_float+0xc0>
 8004796:	f04f 32ff 	mov.w	r2, #4294967295
 800479a:	4640      	mov	r0, r8
 800479c:	4b98      	ldr	r3, [pc, #608]	; (8004a00 <_printf_float+0x2cc>)
 800479e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047a0:	f7fc f920 	bl	80009e4 <__aeabi_dcmple>
 80047a4:	bb30      	cbnz	r0, 80047f4 <_printf_float+0xc0>
 80047a6:	2200      	movs	r2, #0
 80047a8:	2300      	movs	r3, #0
 80047aa:	4640      	mov	r0, r8
 80047ac:	4651      	mov	r1, sl
 80047ae:	f7fc f90f 	bl	80009d0 <__aeabi_dcmplt>
 80047b2:	b110      	cbz	r0, 80047ba <_printf_float+0x86>
 80047b4:	232d      	movs	r3, #45	; 0x2d
 80047b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047ba:	4b92      	ldr	r3, [pc, #584]	; (8004a04 <_printf_float+0x2d0>)
 80047bc:	4892      	ldr	r0, [pc, #584]	; (8004a08 <_printf_float+0x2d4>)
 80047be:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80047c2:	bf94      	ite	ls
 80047c4:	4698      	movls	r8, r3
 80047c6:	4680      	movhi	r8, r0
 80047c8:	2303      	movs	r3, #3
 80047ca:	f04f 0a00 	mov.w	sl, #0
 80047ce:	6123      	str	r3, [r4, #16]
 80047d0:	f02b 0304 	bic.w	r3, fp, #4
 80047d4:	6023      	str	r3, [r4, #0]
 80047d6:	4633      	mov	r3, r6
 80047d8:	4621      	mov	r1, r4
 80047da:	4628      	mov	r0, r5
 80047dc:	9700      	str	r7, [sp, #0]
 80047de:	aa0f      	add	r2, sp, #60	; 0x3c
 80047e0:	f000 f9d4 	bl	8004b8c <_printf_common>
 80047e4:	3001      	adds	r0, #1
 80047e6:	f040 8090 	bne.w	800490a <_printf_float+0x1d6>
 80047ea:	f04f 30ff 	mov.w	r0, #4294967295
 80047ee:	b011      	add	sp, #68	; 0x44
 80047f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047f4:	4642      	mov	r2, r8
 80047f6:	4653      	mov	r3, sl
 80047f8:	4640      	mov	r0, r8
 80047fa:	4651      	mov	r1, sl
 80047fc:	f7fc f910 	bl	8000a20 <__aeabi_dcmpun>
 8004800:	b148      	cbz	r0, 8004816 <_printf_float+0xe2>
 8004802:	f1ba 0f00 	cmp.w	sl, #0
 8004806:	bfb8      	it	lt
 8004808:	232d      	movlt	r3, #45	; 0x2d
 800480a:	4880      	ldr	r0, [pc, #512]	; (8004a0c <_printf_float+0x2d8>)
 800480c:	bfb8      	it	lt
 800480e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004812:	4b7f      	ldr	r3, [pc, #508]	; (8004a10 <_printf_float+0x2dc>)
 8004814:	e7d3      	b.n	80047be <_printf_float+0x8a>
 8004816:	6863      	ldr	r3, [r4, #4]
 8004818:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800481c:	1c5a      	adds	r2, r3, #1
 800481e:	d142      	bne.n	80048a6 <_printf_float+0x172>
 8004820:	2306      	movs	r3, #6
 8004822:	6063      	str	r3, [r4, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	9206      	str	r2, [sp, #24]
 8004828:	aa0e      	add	r2, sp, #56	; 0x38
 800482a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800482e:	aa0d      	add	r2, sp, #52	; 0x34
 8004830:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004834:	9203      	str	r2, [sp, #12]
 8004836:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800483a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800483e:	6023      	str	r3, [r4, #0]
 8004840:	6863      	ldr	r3, [r4, #4]
 8004842:	4642      	mov	r2, r8
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	4628      	mov	r0, r5
 8004848:	4653      	mov	r3, sl
 800484a:	910b      	str	r1, [sp, #44]	; 0x2c
 800484c:	f7ff fed4 	bl	80045f8 <__cvt>
 8004850:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004852:	4680      	mov	r8, r0
 8004854:	2947      	cmp	r1, #71	; 0x47
 8004856:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004858:	d108      	bne.n	800486c <_printf_float+0x138>
 800485a:	1cc8      	adds	r0, r1, #3
 800485c:	db02      	blt.n	8004864 <_printf_float+0x130>
 800485e:	6863      	ldr	r3, [r4, #4]
 8004860:	4299      	cmp	r1, r3
 8004862:	dd40      	ble.n	80048e6 <_printf_float+0x1b2>
 8004864:	f1a9 0902 	sub.w	r9, r9, #2
 8004868:	fa5f f989 	uxtb.w	r9, r9
 800486c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004870:	d81f      	bhi.n	80048b2 <_printf_float+0x17e>
 8004872:	464a      	mov	r2, r9
 8004874:	3901      	subs	r1, #1
 8004876:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800487a:	910d      	str	r1, [sp, #52]	; 0x34
 800487c:	f7ff ff1b 	bl	80046b6 <__exponent>
 8004880:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004882:	4682      	mov	sl, r0
 8004884:	1813      	adds	r3, r2, r0
 8004886:	2a01      	cmp	r2, #1
 8004888:	6123      	str	r3, [r4, #16]
 800488a:	dc02      	bgt.n	8004892 <_printf_float+0x15e>
 800488c:	6822      	ldr	r2, [r4, #0]
 800488e:	07d2      	lsls	r2, r2, #31
 8004890:	d501      	bpl.n	8004896 <_printf_float+0x162>
 8004892:	3301      	adds	r3, #1
 8004894:	6123      	str	r3, [r4, #16]
 8004896:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800489a:	2b00      	cmp	r3, #0
 800489c:	d09b      	beq.n	80047d6 <_printf_float+0xa2>
 800489e:	232d      	movs	r3, #45	; 0x2d
 80048a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048a4:	e797      	b.n	80047d6 <_printf_float+0xa2>
 80048a6:	2947      	cmp	r1, #71	; 0x47
 80048a8:	d1bc      	bne.n	8004824 <_printf_float+0xf0>
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1ba      	bne.n	8004824 <_printf_float+0xf0>
 80048ae:	2301      	movs	r3, #1
 80048b0:	e7b7      	b.n	8004822 <_printf_float+0xee>
 80048b2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80048b6:	d118      	bne.n	80048ea <_printf_float+0x1b6>
 80048b8:	2900      	cmp	r1, #0
 80048ba:	6863      	ldr	r3, [r4, #4]
 80048bc:	dd0b      	ble.n	80048d6 <_printf_float+0x1a2>
 80048be:	6121      	str	r1, [r4, #16]
 80048c0:	b913      	cbnz	r3, 80048c8 <_printf_float+0x194>
 80048c2:	6822      	ldr	r2, [r4, #0]
 80048c4:	07d0      	lsls	r0, r2, #31
 80048c6:	d502      	bpl.n	80048ce <_printf_float+0x19a>
 80048c8:	3301      	adds	r3, #1
 80048ca:	440b      	add	r3, r1
 80048cc:	6123      	str	r3, [r4, #16]
 80048ce:	f04f 0a00 	mov.w	sl, #0
 80048d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80048d4:	e7df      	b.n	8004896 <_printf_float+0x162>
 80048d6:	b913      	cbnz	r3, 80048de <_printf_float+0x1aa>
 80048d8:	6822      	ldr	r2, [r4, #0]
 80048da:	07d2      	lsls	r2, r2, #31
 80048dc:	d501      	bpl.n	80048e2 <_printf_float+0x1ae>
 80048de:	3302      	adds	r3, #2
 80048e0:	e7f4      	b.n	80048cc <_printf_float+0x198>
 80048e2:	2301      	movs	r3, #1
 80048e4:	e7f2      	b.n	80048cc <_printf_float+0x198>
 80048e6:	f04f 0967 	mov.w	r9, #103	; 0x67
 80048ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048ec:	4299      	cmp	r1, r3
 80048ee:	db05      	blt.n	80048fc <_printf_float+0x1c8>
 80048f0:	6823      	ldr	r3, [r4, #0]
 80048f2:	6121      	str	r1, [r4, #16]
 80048f4:	07d8      	lsls	r0, r3, #31
 80048f6:	d5ea      	bpl.n	80048ce <_printf_float+0x19a>
 80048f8:	1c4b      	adds	r3, r1, #1
 80048fa:	e7e7      	b.n	80048cc <_printf_float+0x198>
 80048fc:	2900      	cmp	r1, #0
 80048fe:	bfcc      	ite	gt
 8004900:	2201      	movgt	r2, #1
 8004902:	f1c1 0202 	rsble	r2, r1, #2
 8004906:	4413      	add	r3, r2
 8004908:	e7e0      	b.n	80048cc <_printf_float+0x198>
 800490a:	6823      	ldr	r3, [r4, #0]
 800490c:	055a      	lsls	r2, r3, #21
 800490e:	d407      	bmi.n	8004920 <_printf_float+0x1ec>
 8004910:	6923      	ldr	r3, [r4, #16]
 8004912:	4642      	mov	r2, r8
 8004914:	4631      	mov	r1, r6
 8004916:	4628      	mov	r0, r5
 8004918:	47b8      	blx	r7
 800491a:	3001      	adds	r0, #1
 800491c:	d12b      	bne.n	8004976 <_printf_float+0x242>
 800491e:	e764      	b.n	80047ea <_printf_float+0xb6>
 8004920:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004924:	f240 80dd 	bls.w	8004ae2 <_printf_float+0x3ae>
 8004928:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800492c:	2200      	movs	r2, #0
 800492e:	2300      	movs	r3, #0
 8004930:	f7fc f844 	bl	80009bc <__aeabi_dcmpeq>
 8004934:	2800      	cmp	r0, #0
 8004936:	d033      	beq.n	80049a0 <_printf_float+0x26c>
 8004938:	2301      	movs	r3, #1
 800493a:	4631      	mov	r1, r6
 800493c:	4628      	mov	r0, r5
 800493e:	4a35      	ldr	r2, [pc, #212]	; (8004a14 <_printf_float+0x2e0>)
 8004940:	47b8      	blx	r7
 8004942:	3001      	adds	r0, #1
 8004944:	f43f af51 	beq.w	80047ea <_printf_float+0xb6>
 8004948:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800494c:	429a      	cmp	r2, r3
 800494e:	db02      	blt.n	8004956 <_printf_float+0x222>
 8004950:	6823      	ldr	r3, [r4, #0]
 8004952:	07d8      	lsls	r0, r3, #31
 8004954:	d50f      	bpl.n	8004976 <_printf_float+0x242>
 8004956:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800495a:	4631      	mov	r1, r6
 800495c:	4628      	mov	r0, r5
 800495e:	47b8      	blx	r7
 8004960:	3001      	adds	r0, #1
 8004962:	f43f af42 	beq.w	80047ea <_printf_float+0xb6>
 8004966:	f04f 0800 	mov.w	r8, #0
 800496a:	f104 091a 	add.w	r9, r4, #26
 800496e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004970:	3b01      	subs	r3, #1
 8004972:	4543      	cmp	r3, r8
 8004974:	dc09      	bgt.n	800498a <_printf_float+0x256>
 8004976:	6823      	ldr	r3, [r4, #0]
 8004978:	079b      	lsls	r3, r3, #30
 800497a:	f100 8102 	bmi.w	8004b82 <_printf_float+0x44e>
 800497e:	68e0      	ldr	r0, [r4, #12]
 8004980:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004982:	4298      	cmp	r0, r3
 8004984:	bfb8      	it	lt
 8004986:	4618      	movlt	r0, r3
 8004988:	e731      	b.n	80047ee <_printf_float+0xba>
 800498a:	2301      	movs	r3, #1
 800498c:	464a      	mov	r2, r9
 800498e:	4631      	mov	r1, r6
 8004990:	4628      	mov	r0, r5
 8004992:	47b8      	blx	r7
 8004994:	3001      	adds	r0, #1
 8004996:	f43f af28 	beq.w	80047ea <_printf_float+0xb6>
 800499a:	f108 0801 	add.w	r8, r8, #1
 800499e:	e7e6      	b.n	800496e <_printf_float+0x23a>
 80049a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	dc38      	bgt.n	8004a18 <_printf_float+0x2e4>
 80049a6:	2301      	movs	r3, #1
 80049a8:	4631      	mov	r1, r6
 80049aa:	4628      	mov	r0, r5
 80049ac:	4a19      	ldr	r2, [pc, #100]	; (8004a14 <_printf_float+0x2e0>)
 80049ae:	47b8      	blx	r7
 80049b0:	3001      	adds	r0, #1
 80049b2:	f43f af1a 	beq.w	80047ea <_printf_float+0xb6>
 80049b6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80049ba:	4313      	orrs	r3, r2
 80049bc:	d102      	bne.n	80049c4 <_printf_float+0x290>
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	07d9      	lsls	r1, r3, #31
 80049c2:	d5d8      	bpl.n	8004976 <_printf_float+0x242>
 80049c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049c8:	4631      	mov	r1, r6
 80049ca:	4628      	mov	r0, r5
 80049cc:	47b8      	blx	r7
 80049ce:	3001      	adds	r0, #1
 80049d0:	f43f af0b 	beq.w	80047ea <_printf_float+0xb6>
 80049d4:	f04f 0900 	mov.w	r9, #0
 80049d8:	f104 0a1a 	add.w	sl, r4, #26
 80049dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049de:	425b      	negs	r3, r3
 80049e0:	454b      	cmp	r3, r9
 80049e2:	dc01      	bgt.n	80049e8 <_printf_float+0x2b4>
 80049e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049e6:	e794      	b.n	8004912 <_printf_float+0x1de>
 80049e8:	2301      	movs	r3, #1
 80049ea:	4652      	mov	r2, sl
 80049ec:	4631      	mov	r1, r6
 80049ee:	4628      	mov	r0, r5
 80049f0:	47b8      	blx	r7
 80049f2:	3001      	adds	r0, #1
 80049f4:	f43f aef9 	beq.w	80047ea <_printf_float+0xb6>
 80049f8:	f109 0901 	add.w	r9, r9, #1
 80049fc:	e7ee      	b.n	80049dc <_printf_float+0x2a8>
 80049fe:	bf00      	nop
 8004a00:	7fefffff 	.word	0x7fefffff
 8004a04:	08009024 	.word	0x08009024
 8004a08:	08009028 	.word	0x08009028
 8004a0c:	08009030 	.word	0x08009030
 8004a10:	0800902c 	.word	0x0800902c
 8004a14:	08009034 	.word	0x08009034
 8004a18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	bfa8      	it	ge
 8004a20:	461a      	movge	r2, r3
 8004a22:	2a00      	cmp	r2, #0
 8004a24:	4691      	mov	r9, r2
 8004a26:	dc37      	bgt.n	8004a98 <_printf_float+0x364>
 8004a28:	f04f 0b00 	mov.w	fp, #0
 8004a2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a30:	f104 021a 	add.w	r2, r4, #26
 8004a34:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004a38:	ebaa 0309 	sub.w	r3, sl, r9
 8004a3c:	455b      	cmp	r3, fp
 8004a3e:	dc33      	bgt.n	8004aa8 <_printf_float+0x374>
 8004a40:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004a44:	429a      	cmp	r2, r3
 8004a46:	db3b      	blt.n	8004ac0 <_printf_float+0x38c>
 8004a48:	6823      	ldr	r3, [r4, #0]
 8004a4a:	07da      	lsls	r2, r3, #31
 8004a4c:	d438      	bmi.n	8004ac0 <_printf_float+0x38c>
 8004a4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a50:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a52:	eba3 020a 	sub.w	r2, r3, sl
 8004a56:	eba3 0901 	sub.w	r9, r3, r1
 8004a5a:	4591      	cmp	r9, r2
 8004a5c:	bfa8      	it	ge
 8004a5e:	4691      	movge	r9, r2
 8004a60:	f1b9 0f00 	cmp.w	r9, #0
 8004a64:	dc34      	bgt.n	8004ad0 <_printf_float+0x39c>
 8004a66:	f04f 0800 	mov.w	r8, #0
 8004a6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a6e:	f104 0a1a 	add.w	sl, r4, #26
 8004a72:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	eba3 0309 	sub.w	r3, r3, r9
 8004a7c:	4543      	cmp	r3, r8
 8004a7e:	f77f af7a 	ble.w	8004976 <_printf_float+0x242>
 8004a82:	2301      	movs	r3, #1
 8004a84:	4652      	mov	r2, sl
 8004a86:	4631      	mov	r1, r6
 8004a88:	4628      	mov	r0, r5
 8004a8a:	47b8      	blx	r7
 8004a8c:	3001      	adds	r0, #1
 8004a8e:	f43f aeac 	beq.w	80047ea <_printf_float+0xb6>
 8004a92:	f108 0801 	add.w	r8, r8, #1
 8004a96:	e7ec      	b.n	8004a72 <_printf_float+0x33e>
 8004a98:	4613      	mov	r3, r2
 8004a9a:	4631      	mov	r1, r6
 8004a9c:	4642      	mov	r2, r8
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	47b8      	blx	r7
 8004aa2:	3001      	adds	r0, #1
 8004aa4:	d1c0      	bne.n	8004a28 <_printf_float+0x2f4>
 8004aa6:	e6a0      	b.n	80047ea <_printf_float+0xb6>
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	4631      	mov	r1, r6
 8004aac:	4628      	mov	r0, r5
 8004aae:	920b      	str	r2, [sp, #44]	; 0x2c
 8004ab0:	47b8      	blx	r7
 8004ab2:	3001      	adds	r0, #1
 8004ab4:	f43f ae99 	beq.w	80047ea <_printf_float+0xb6>
 8004ab8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004aba:	f10b 0b01 	add.w	fp, fp, #1
 8004abe:	e7b9      	b.n	8004a34 <_printf_float+0x300>
 8004ac0:	4631      	mov	r1, r6
 8004ac2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	47b8      	blx	r7
 8004aca:	3001      	adds	r0, #1
 8004acc:	d1bf      	bne.n	8004a4e <_printf_float+0x31a>
 8004ace:	e68c      	b.n	80047ea <_printf_float+0xb6>
 8004ad0:	464b      	mov	r3, r9
 8004ad2:	4631      	mov	r1, r6
 8004ad4:	4628      	mov	r0, r5
 8004ad6:	eb08 020a 	add.w	r2, r8, sl
 8004ada:	47b8      	blx	r7
 8004adc:	3001      	adds	r0, #1
 8004ade:	d1c2      	bne.n	8004a66 <_printf_float+0x332>
 8004ae0:	e683      	b.n	80047ea <_printf_float+0xb6>
 8004ae2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ae4:	2a01      	cmp	r2, #1
 8004ae6:	dc01      	bgt.n	8004aec <_printf_float+0x3b8>
 8004ae8:	07db      	lsls	r3, r3, #31
 8004aea:	d537      	bpl.n	8004b5c <_printf_float+0x428>
 8004aec:	2301      	movs	r3, #1
 8004aee:	4642      	mov	r2, r8
 8004af0:	4631      	mov	r1, r6
 8004af2:	4628      	mov	r0, r5
 8004af4:	47b8      	blx	r7
 8004af6:	3001      	adds	r0, #1
 8004af8:	f43f ae77 	beq.w	80047ea <_printf_float+0xb6>
 8004afc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b00:	4631      	mov	r1, r6
 8004b02:	4628      	mov	r0, r5
 8004b04:	47b8      	blx	r7
 8004b06:	3001      	adds	r0, #1
 8004b08:	f43f ae6f 	beq.w	80047ea <_printf_float+0xb6>
 8004b0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b10:	2200      	movs	r2, #0
 8004b12:	2300      	movs	r3, #0
 8004b14:	f7fb ff52 	bl	80009bc <__aeabi_dcmpeq>
 8004b18:	b9d8      	cbnz	r0, 8004b52 <_printf_float+0x41e>
 8004b1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b1c:	f108 0201 	add.w	r2, r8, #1
 8004b20:	3b01      	subs	r3, #1
 8004b22:	4631      	mov	r1, r6
 8004b24:	4628      	mov	r0, r5
 8004b26:	47b8      	blx	r7
 8004b28:	3001      	adds	r0, #1
 8004b2a:	d10e      	bne.n	8004b4a <_printf_float+0x416>
 8004b2c:	e65d      	b.n	80047ea <_printf_float+0xb6>
 8004b2e:	2301      	movs	r3, #1
 8004b30:	464a      	mov	r2, r9
 8004b32:	4631      	mov	r1, r6
 8004b34:	4628      	mov	r0, r5
 8004b36:	47b8      	blx	r7
 8004b38:	3001      	adds	r0, #1
 8004b3a:	f43f ae56 	beq.w	80047ea <_printf_float+0xb6>
 8004b3e:	f108 0801 	add.w	r8, r8, #1
 8004b42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b44:	3b01      	subs	r3, #1
 8004b46:	4543      	cmp	r3, r8
 8004b48:	dcf1      	bgt.n	8004b2e <_printf_float+0x3fa>
 8004b4a:	4653      	mov	r3, sl
 8004b4c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004b50:	e6e0      	b.n	8004914 <_printf_float+0x1e0>
 8004b52:	f04f 0800 	mov.w	r8, #0
 8004b56:	f104 091a 	add.w	r9, r4, #26
 8004b5a:	e7f2      	b.n	8004b42 <_printf_float+0x40e>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	4642      	mov	r2, r8
 8004b60:	e7df      	b.n	8004b22 <_printf_float+0x3ee>
 8004b62:	2301      	movs	r3, #1
 8004b64:	464a      	mov	r2, r9
 8004b66:	4631      	mov	r1, r6
 8004b68:	4628      	mov	r0, r5
 8004b6a:	47b8      	blx	r7
 8004b6c:	3001      	adds	r0, #1
 8004b6e:	f43f ae3c 	beq.w	80047ea <_printf_float+0xb6>
 8004b72:	f108 0801 	add.w	r8, r8, #1
 8004b76:	68e3      	ldr	r3, [r4, #12]
 8004b78:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004b7a:	1a5b      	subs	r3, r3, r1
 8004b7c:	4543      	cmp	r3, r8
 8004b7e:	dcf0      	bgt.n	8004b62 <_printf_float+0x42e>
 8004b80:	e6fd      	b.n	800497e <_printf_float+0x24a>
 8004b82:	f04f 0800 	mov.w	r8, #0
 8004b86:	f104 0919 	add.w	r9, r4, #25
 8004b8a:	e7f4      	b.n	8004b76 <_printf_float+0x442>

08004b8c <_printf_common>:
 8004b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b90:	4616      	mov	r6, r2
 8004b92:	4699      	mov	r9, r3
 8004b94:	688a      	ldr	r2, [r1, #8]
 8004b96:	690b      	ldr	r3, [r1, #16]
 8004b98:	4607      	mov	r7, r0
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	bfb8      	it	lt
 8004b9e:	4613      	movlt	r3, r2
 8004ba0:	6033      	str	r3, [r6, #0]
 8004ba2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ba6:	460c      	mov	r4, r1
 8004ba8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004bac:	b10a      	cbz	r2, 8004bb2 <_printf_common+0x26>
 8004bae:	3301      	adds	r3, #1
 8004bb0:	6033      	str	r3, [r6, #0]
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	0699      	lsls	r1, r3, #26
 8004bb6:	bf42      	ittt	mi
 8004bb8:	6833      	ldrmi	r3, [r6, #0]
 8004bba:	3302      	addmi	r3, #2
 8004bbc:	6033      	strmi	r3, [r6, #0]
 8004bbe:	6825      	ldr	r5, [r4, #0]
 8004bc0:	f015 0506 	ands.w	r5, r5, #6
 8004bc4:	d106      	bne.n	8004bd4 <_printf_common+0x48>
 8004bc6:	f104 0a19 	add.w	sl, r4, #25
 8004bca:	68e3      	ldr	r3, [r4, #12]
 8004bcc:	6832      	ldr	r2, [r6, #0]
 8004bce:	1a9b      	subs	r3, r3, r2
 8004bd0:	42ab      	cmp	r3, r5
 8004bd2:	dc28      	bgt.n	8004c26 <_printf_common+0x9a>
 8004bd4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004bd8:	1e13      	subs	r3, r2, #0
 8004bda:	6822      	ldr	r2, [r4, #0]
 8004bdc:	bf18      	it	ne
 8004bde:	2301      	movne	r3, #1
 8004be0:	0692      	lsls	r2, r2, #26
 8004be2:	d42d      	bmi.n	8004c40 <_printf_common+0xb4>
 8004be4:	4649      	mov	r1, r9
 8004be6:	4638      	mov	r0, r7
 8004be8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bec:	47c0      	blx	r8
 8004bee:	3001      	adds	r0, #1
 8004bf0:	d020      	beq.n	8004c34 <_printf_common+0xa8>
 8004bf2:	6823      	ldr	r3, [r4, #0]
 8004bf4:	68e5      	ldr	r5, [r4, #12]
 8004bf6:	f003 0306 	and.w	r3, r3, #6
 8004bfa:	2b04      	cmp	r3, #4
 8004bfc:	bf18      	it	ne
 8004bfe:	2500      	movne	r5, #0
 8004c00:	6832      	ldr	r2, [r6, #0]
 8004c02:	f04f 0600 	mov.w	r6, #0
 8004c06:	68a3      	ldr	r3, [r4, #8]
 8004c08:	bf08      	it	eq
 8004c0a:	1aad      	subeq	r5, r5, r2
 8004c0c:	6922      	ldr	r2, [r4, #16]
 8004c0e:	bf08      	it	eq
 8004c10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c14:	4293      	cmp	r3, r2
 8004c16:	bfc4      	itt	gt
 8004c18:	1a9b      	subgt	r3, r3, r2
 8004c1a:	18ed      	addgt	r5, r5, r3
 8004c1c:	341a      	adds	r4, #26
 8004c1e:	42b5      	cmp	r5, r6
 8004c20:	d11a      	bne.n	8004c58 <_printf_common+0xcc>
 8004c22:	2000      	movs	r0, #0
 8004c24:	e008      	b.n	8004c38 <_printf_common+0xac>
 8004c26:	2301      	movs	r3, #1
 8004c28:	4652      	mov	r2, sl
 8004c2a:	4649      	mov	r1, r9
 8004c2c:	4638      	mov	r0, r7
 8004c2e:	47c0      	blx	r8
 8004c30:	3001      	adds	r0, #1
 8004c32:	d103      	bne.n	8004c3c <_printf_common+0xb0>
 8004c34:	f04f 30ff 	mov.w	r0, #4294967295
 8004c38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c3c:	3501      	adds	r5, #1
 8004c3e:	e7c4      	b.n	8004bca <_printf_common+0x3e>
 8004c40:	2030      	movs	r0, #48	; 0x30
 8004c42:	18e1      	adds	r1, r4, r3
 8004c44:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c48:	1c5a      	adds	r2, r3, #1
 8004c4a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c4e:	4422      	add	r2, r4
 8004c50:	3302      	adds	r3, #2
 8004c52:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c56:	e7c5      	b.n	8004be4 <_printf_common+0x58>
 8004c58:	2301      	movs	r3, #1
 8004c5a:	4622      	mov	r2, r4
 8004c5c:	4649      	mov	r1, r9
 8004c5e:	4638      	mov	r0, r7
 8004c60:	47c0      	blx	r8
 8004c62:	3001      	adds	r0, #1
 8004c64:	d0e6      	beq.n	8004c34 <_printf_common+0xa8>
 8004c66:	3601      	adds	r6, #1
 8004c68:	e7d9      	b.n	8004c1e <_printf_common+0x92>
	...

08004c6c <_printf_i>:
 8004c6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c70:	7e0f      	ldrb	r7, [r1, #24]
 8004c72:	4691      	mov	r9, r2
 8004c74:	2f78      	cmp	r7, #120	; 0x78
 8004c76:	4680      	mov	r8, r0
 8004c78:	460c      	mov	r4, r1
 8004c7a:	469a      	mov	sl, r3
 8004c7c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c7e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c82:	d807      	bhi.n	8004c94 <_printf_i+0x28>
 8004c84:	2f62      	cmp	r7, #98	; 0x62
 8004c86:	d80a      	bhi.n	8004c9e <_printf_i+0x32>
 8004c88:	2f00      	cmp	r7, #0
 8004c8a:	f000 80d9 	beq.w	8004e40 <_printf_i+0x1d4>
 8004c8e:	2f58      	cmp	r7, #88	; 0x58
 8004c90:	f000 80a4 	beq.w	8004ddc <_printf_i+0x170>
 8004c94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c9c:	e03a      	b.n	8004d14 <_printf_i+0xa8>
 8004c9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ca2:	2b15      	cmp	r3, #21
 8004ca4:	d8f6      	bhi.n	8004c94 <_printf_i+0x28>
 8004ca6:	a101      	add	r1, pc, #4	; (adr r1, 8004cac <_printf_i+0x40>)
 8004ca8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004cac:	08004d05 	.word	0x08004d05
 8004cb0:	08004d19 	.word	0x08004d19
 8004cb4:	08004c95 	.word	0x08004c95
 8004cb8:	08004c95 	.word	0x08004c95
 8004cbc:	08004c95 	.word	0x08004c95
 8004cc0:	08004c95 	.word	0x08004c95
 8004cc4:	08004d19 	.word	0x08004d19
 8004cc8:	08004c95 	.word	0x08004c95
 8004ccc:	08004c95 	.word	0x08004c95
 8004cd0:	08004c95 	.word	0x08004c95
 8004cd4:	08004c95 	.word	0x08004c95
 8004cd8:	08004e27 	.word	0x08004e27
 8004cdc:	08004d49 	.word	0x08004d49
 8004ce0:	08004e09 	.word	0x08004e09
 8004ce4:	08004c95 	.word	0x08004c95
 8004ce8:	08004c95 	.word	0x08004c95
 8004cec:	08004e49 	.word	0x08004e49
 8004cf0:	08004c95 	.word	0x08004c95
 8004cf4:	08004d49 	.word	0x08004d49
 8004cf8:	08004c95 	.word	0x08004c95
 8004cfc:	08004c95 	.word	0x08004c95
 8004d00:	08004e11 	.word	0x08004e11
 8004d04:	682b      	ldr	r3, [r5, #0]
 8004d06:	1d1a      	adds	r2, r3, #4
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	602a      	str	r2, [r5, #0]
 8004d0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d14:	2301      	movs	r3, #1
 8004d16:	e0a4      	b.n	8004e62 <_printf_i+0x1f6>
 8004d18:	6820      	ldr	r0, [r4, #0]
 8004d1a:	6829      	ldr	r1, [r5, #0]
 8004d1c:	0606      	lsls	r6, r0, #24
 8004d1e:	f101 0304 	add.w	r3, r1, #4
 8004d22:	d50a      	bpl.n	8004d3a <_printf_i+0xce>
 8004d24:	680e      	ldr	r6, [r1, #0]
 8004d26:	602b      	str	r3, [r5, #0]
 8004d28:	2e00      	cmp	r6, #0
 8004d2a:	da03      	bge.n	8004d34 <_printf_i+0xc8>
 8004d2c:	232d      	movs	r3, #45	; 0x2d
 8004d2e:	4276      	negs	r6, r6
 8004d30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d34:	230a      	movs	r3, #10
 8004d36:	485e      	ldr	r0, [pc, #376]	; (8004eb0 <_printf_i+0x244>)
 8004d38:	e019      	b.n	8004d6e <_printf_i+0x102>
 8004d3a:	680e      	ldr	r6, [r1, #0]
 8004d3c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d40:	602b      	str	r3, [r5, #0]
 8004d42:	bf18      	it	ne
 8004d44:	b236      	sxthne	r6, r6
 8004d46:	e7ef      	b.n	8004d28 <_printf_i+0xbc>
 8004d48:	682b      	ldr	r3, [r5, #0]
 8004d4a:	6820      	ldr	r0, [r4, #0]
 8004d4c:	1d19      	adds	r1, r3, #4
 8004d4e:	6029      	str	r1, [r5, #0]
 8004d50:	0601      	lsls	r1, r0, #24
 8004d52:	d501      	bpl.n	8004d58 <_printf_i+0xec>
 8004d54:	681e      	ldr	r6, [r3, #0]
 8004d56:	e002      	b.n	8004d5e <_printf_i+0xf2>
 8004d58:	0646      	lsls	r6, r0, #25
 8004d5a:	d5fb      	bpl.n	8004d54 <_printf_i+0xe8>
 8004d5c:	881e      	ldrh	r6, [r3, #0]
 8004d5e:	2f6f      	cmp	r7, #111	; 0x6f
 8004d60:	bf0c      	ite	eq
 8004d62:	2308      	moveq	r3, #8
 8004d64:	230a      	movne	r3, #10
 8004d66:	4852      	ldr	r0, [pc, #328]	; (8004eb0 <_printf_i+0x244>)
 8004d68:	2100      	movs	r1, #0
 8004d6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d6e:	6865      	ldr	r5, [r4, #4]
 8004d70:	2d00      	cmp	r5, #0
 8004d72:	bfa8      	it	ge
 8004d74:	6821      	ldrge	r1, [r4, #0]
 8004d76:	60a5      	str	r5, [r4, #8]
 8004d78:	bfa4      	itt	ge
 8004d7a:	f021 0104 	bicge.w	r1, r1, #4
 8004d7e:	6021      	strge	r1, [r4, #0]
 8004d80:	b90e      	cbnz	r6, 8004d86 <_printf_i+0x11a>
 8004d82:	2d00      	cmp	r5, #0
 8004d84:	d04d      	beq.n	8004e22 <_printf_i+0x1b6>
 8004d86:	4615      	mov	r5, r2
 8004d88:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d8c:	fb03 6711 	mls	r7, r3, r1, r6
 8004d90:	5dc7      	ldrb	r7, [r0, r7]
 8004d92:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d96:	4637      	mov	r7, r6
 8004d98:	42bb      	cmp	r3, r7
 8004d9a:	460e      	mov	r6, r1
 8004d9c:	d9f4      	bls.n	8004d88 <_printf_i+0x11c>
 8004d9e:	2b08      	cmp	r3, #8
 8004da0:	d10b      	bne.n	8004dba <_printf_i+0x14e>
 8004da2:	6823      	ldr	r3, [r4, #0]
 8004da4:	07de      	lsls	r6, r3, #31
 8004da6:	d508      	bpl.n	8004dba <_printf_i+0x14e>
 8004da8:	6923      	ldr	r3, [r4, #16]
 8004daa:	6861      	ldr	r1, [r4, #4]
 8004dac:	4299      	cmp	r1, r3
 8004dae:	bfde      	ittt	le
 8004db0:	2330      	movle	r3, #48	; 0x30
 8004db2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004db6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004dba:	1b52      	subs	r2, r2, r5
 8004dbc:	6122      	str	r2, [r4, #16]
 8004dbe:	464b      	mov	r3, r9
 8004dc0:	4621      	mov	r1, r4
 8004dc2:	4640      	mov	r0, r8
 8004dc4:	f8cd a000 	str.w	sl, [sp]
 8004dc8:	aa03      	add	r2, sp, #12
 8004dca:	f7ff fedf 	bl	8004b8c <_printf_common>
 8004dce:	3001      	adds	r0, #1
 8004dd0:	d14c      	bne.n	8004e6c <_printf_i+0x200>
 8004dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd6:	b004      	add	sp, #16
 8004dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ddc:	4834      	ldr	r0, [pc, #208]	; (8004eb0 <_printf_i+0x244>)
 8004dde:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004de2:	6829      	ldr	r1, [r5, #0]
 8004de4:	6823      	ldr	r3, [r4, #0]
 8004de6:	f851 6b04 	ldr.w	r6, [r1], #4
 8004dea:	6029      	str	r1, [r5, #0]
 8004dec:	061d      	lsls	r5, r3, #24
 8004dee:	d514      	bpl.n	8004e1a <_printf_i+0x1ae>
 8004df0:	07df      	lsls	r7, r3, #31
 8004df2:	bf44      	itt	mi
 8004df4:	f043 0320 	orrmi.w	r3, r3, #32
 8004df8:	6023      	strmi	r3, [r4, #0]
 8004dfa:	b91e      	cbnz	r6, 8004e04 <_printf_i+0x198>
 8004dfc:	6823      	ldr	r3, [r4, #0]
 8004dfe:	f023 0320 	bic.w	r3, r3, #32
 8004e02:	6023      	str	r3, [r4, #0]
 8004e04:	2310      	movs	r3, #16
 8004e06:	e7af      	b.n	8004d68 <_printf_i+0xfc>
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	f043 0320 	orr.w	r3, r3, #32
 8004e0e:	6023      	str	r3, [r4, #0]
 8004e10:	2378      	movs	r3, #120	; 0x78
 8004e12:	4828      	ldr	r0, [pc, #160]	; (8004eb4 <_printf_i+0x248>)
 8004e14:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e18:	e7e3      	b.n	8004de2 <_printf_i+0x176>
 8004e1a:	0659      	lsls	r1, r3, #25
 8004e1c:	bf48      	it	mi
 8004e1e:	b2b6      	uxthmi	r6, r6
 8004e20:	e7e6      	b.n	8004df0 <_printf_i+0x184>
 8004e22:	4615      	mov	r5, r2
 8004e24:	e7bb      	b.n	8004d9e <_printf_i+0x132>
 8004e26:	682b      	ldr	r3, [r5, #0]
 8004e28:	6826      	ldr	r6, [r4, #0]
 8004e2a:	1d18      	adds	r0, r3, #4
 8004e2c:	6961      	ldr	r1, [r4, #20]
 8004e2e:	6028      	str	r0, [r5, #0]
 8004e30:	0635      	lsls	r5, r6, #24
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	d501      	bpl.n	8004e3a <_printf_i+0x1ce>
 8004e36:	6019      	str	r1, [r3, #0]
 8004e38:	e002      	b.n	8004e40 <_printf_i+0x1d4>
 8004e3a:	0670      	lsls	r0, r6, #25
 8004e3c:	d5fb      	bpl.n	8004e36 <_printf_i+0x1ca>
 8004e3e:	8019      	strh	r1, [r3, #0]
 8004e40:	2300      	movs	r3, #0
 8004e42:	4615      	mov	r5, r2
 8004e44:	6123      	str	r3, [r4, #16]
 8004e46:	e7ba      	b.n	8004dbe <_printf_i+0x152>
 8004e48:	682b      	ldr	r3, [r5, #0]
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	1d1a      	adds	r2, r3, #4
 8004e4e:	602a      	str	r2, [r5, #0]
 8004e50:	681d      	ldr	r5, [r3, #0]
 8004e52:	6862      	ldr	r2, [r4, #4]
 8004e54:	4628      	mov	r0, r5
 8004e56:	f002 fbcb 	bl	80075f0 <memchr>
 8004e5a:	b108      	cbz	r0, 8004e60 <_printf_i+0x1f4>
 8004e5c:	1b40      	subs	r0, r0, r5
 8004e5e:	6060      	str	r0, [r4, #4]
 8004e60:	6863      	ldr	r3, [r4, #4]
 8004e62:	6123      	str	r3, [r4, #16]
 8004e64:	2300      	movs	r3, #0
 8004e66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e6a:	e7a8      	b.n	8004dbe <_printf_i+0x152>
 8004e6c:	462a      	mov	r2, r5
 8004e6e:	4649      	mov	r1, r9
 8004e70:	4640      	mov	r0, r8
 8004e72:	6923      	ldr	r3, [r4, #16]
 8004e74:	47d0      	blx	sl
 8004e76:	3001      	adds	r0, #1
 8004e78:	d0ab      	beq.n	8004dd2 <_printf_i+0x166>
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	079b      	lsls	r3, r3, #30
 8004e7e:	d413      	bmi.n	8004ea8 <_printf_i+0x23c>
 8004e80:	68e0      	ldr	r0, [r4, #12]
 8004e82:	9b03      	ldr	r3, [sp, #12]
 8004e84:	4298      	cmp	r0, r3
 8004e86:	bfb8      	it	lt
 8004e88:	4618      	movlt	r0, r3
 8004e8a:	e7a4      	b.n	8004dd6 <_printf_i+0x16a>
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	4632      	mov	r2, r6
 8004e90:	4649      	mov	r1, r9
 8004e92:	4640      	mov	r0, r8
 8004e94:	47d0      	blx	sl
 8004e96:	3001      	adds	r0, #1
 8004e98:	d09b      	beq.n	8004dd2 <_printf_i+0x166>
 8004e9a:	3501      	adds	r5, #1
 8004e9c:	68e3      	ldr	r3, [r4, #12]
 8004e9e:	9903      	ldr	r1, [sp, #12]
 8004ea0:	1a5b      	subs	r3, r3, r1
 8004ea2:	42ab      	cmp	r3, r5
 8004ea4:	dcf2      	bgt.n	8004e8c <_printf_i+0x220>
 8004ea6:	e7eb      	b.n	8004e80 <_printf_i+0x214>
 8004ea8:	2500      	movs	r5, #0
 8004eaa:	f104 0619 	add.w	r6, r4, #25
 8004eae:	e7f5      	b.n	8004e9c <_printf_i+0x230>
 8004eb0:	08009036 	.word	0x08009036
 8004eb4:	08009047 	.word	0x08009047

08004eb8 <_scanf_float>:
 8004eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ebc:	b087      	sub	sp, #28
 8004ebe:	9303      	str	r3, [sp, #12]
 8004ec0:	688b      	ldr	r3, [r1, #8]
 8004ec2:	4617      	mov	r7, r2
 8004ec4:	1e5a      	subs	r2, r3, #1
 8004ec6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004eca:	bf85      	ittet	hi
 8004ecc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004ed0:	195b      	addhi	r3, r3, r5
 8004ed2:	2300      	movls	r3, #0
 8004ed4:	9302      	strhi	r3, [sp, #8]
 8004ed6:	bf88      	it	hi
 8004ed8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004edc:	468b      	mov	fp, r1
 8004ede:	f04f 0500 	mov.w	r5, #0
 8004ee2:	bf8c      	ite	hi
 8004ee4:	608b      	strhi	r3, [r1, #8]
 8004ee6:	9302      	strls	r3, [sp, #8]
 8004ee8:	680b      	ldr	r3, [r1, #0]
 8004eea:	4680      	mov	r8, r0
 8004eec:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004ef0:	f84b 3b1c 	str.w	r3, [fp], #28
 8004ef4:	460c      	mov	r4, r1
 8004ef6:	465e      	mov	r6, fp
 8004ef8:	46aa      	mov	sl, r5
 8004efa:	46a9      	mov	r9, r5
 8004efc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004f00:	9501      	str	r5, [sp, #4]
 8004f02:	68a2      	ldr	r2, [r4, #8]
 8004f04:	b152      	cbz	r2, 8004f1c <_scanf_float+0x64>
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	2b4e      	cmp	r3, #78	; 0x4e
 8004f0c:	d864      	bhi.n	8004fd8 <_scanf_float+0x120>
 8004f0e:	2b40      	cmp	r3, #64	; 0x40
 8004f10:	d83c      	bhi.n	8004f8c <_scanf_float+0xd4>
 8004f12:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004f16:	b2c8      	uxtb	r0, r1
 8004f18:	280e      	cmp	r0, #14
 8004f1a:	d93a      	bls.n	8004f92 <_scanf_float+0xda>
 8004f1c:	f1b9 0f00 	cmp.w	r9, #0
 8004f20:	d003      	beq.n	8004f2a <_scanf_float+0x72>
 8004f22:	6823      	ldr	r3, [r4, #0]
 8004f24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f28:	6023      	str	r3, [r4, #0]
 8004f2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f2e:	f1ba 0f01 	cmp.w	sl, #1
 8004f32:	f200 8113 	bhi.w	800515c <_scanf_float+0x2a4>
 8004f36:	455e      	cmp	r6, fp
 8004f38:	f200 8105 	bhi.w	8005146 <_scanf_float+0x28e>
 8004f3c:	2501      	movs	r5, #1
 8004f3e:	4628      	mov	r0, r5
 8004f40:	b007      	add	sp, #28
 8004f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f46:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004f4a:	2a0d      	cmp	r2, #13
 8004f4c:	d8e6      	bhi.n	8004f1c <_scanf_float+0x64>
 8004f4e:	a101      	add	r1, pc, #4	; (adr r1, 8004f54 <_scanf_float+0x9c>)
 8004f50:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004f54:	08005093 	.word	0x08005093
 8004f58:	08004f1d 	.word	0x08004f1d
 8004f5c:	08004f1d 	.word	0x08004f1d
 8004f60:	08004f1d 	.word	0x08004f1d
 8004f64:	080050f3 	.word	0x080050f3
 8004f68:	080050cb 	.word	0x080050cb
 8004f6c:	08004f1d 	.word	0x08004f1d
 8004f70:	08004f1d 	.word	0x08004f1d
 8004f74:	080050a1 	.word	0x080050a1
 8004f78:	08004f1d 	.word	0x08004f1d
 8004f7c:	08004f1d 	.word	0x08004f1d
 8004f80:	08004f1d 	.word	0x08004f1d
 8004f84:	08004f1d 	.word	0x08004f1d
 8004f88:	08005059 	.word	0x08005059
 8004f8c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004f90:	e7db      	b.n	8004f4a <_scanf_float+0x92>
 8004f92:	290e      	cmp	r1, #14
 8004f94:	d8c2      	bhi.n	8004f1c <_scanf_float+0x64>
 8004f96:	a001      	add	r0, pc, #4	; (adr r0, 8004f9c <_scanf_float+0xe4>)
 8004f98:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004f9c:	0800504b 	.word	0x0800504b
 8004fa0:	08004f1d 	.word	0x08004f1d
 8004fa4:	0800504b 	.word	0x0800504b
 8004fa8:	080050df 	.word	0x080050df
 8004fac:	08004f1d 	.word	0x08004f1d
 8004fb0:	08004ff9 	.word	0x08004ff9
 8004fb4:	08005035 	.word	0x08005035
 8004fb8:	08005035 	.word	0x08005035
 8004fbc:	08005035 	.word	0x08005035
 8004fc0:	08005035 	.word	0x08005035
 8004fc4:	08005035 	.word	0x08005035
 8004fc8:	08005035 	.word	0x08005035
 8004fcc:	08005035 	.word	0x08005035
 8004fd0:	08005035 	.word	0x08005035
 8004fd4:	08005035 	.word	0x08005035
 8004fd8:	2b6e      	cmp	r3, #110	; 0x6e
 8004fda:	d809      	bhi.n	8004ff0 <_scanf_float+0x138>
 8004fdc:	2b60      	cmp	r3, #96	; 0x60
 8004fde:	d8b2      	bhi.n	8004f46 <_scanf_float+0x8e>
 8004fe0:	2b54      	cmp	r3, #84	; 0x54
 8004fe2:	d077      	beq.n	80050d4 <_scanf_float+0x21c>
 8004fe4:	2b59      	cmp	r3, #89	; 0x59
 8004fe6:	d199      	bne.n	8004f1c <_scanf_float+0x64>
 8004fe8:	2d07      	cmp	r5, #7
 8004fea:	d197      	bne.n	8004f1c <_scanf_float+0x64>
 8004fec:	2508      	movs	r5, #8
 8004fee:	e029      	b.n	8005044 <_scanf_float+0x18c>
 8004ff0:	2b74      	cmp	r3, #116	; 0x74
 8004ff2:	d06f      	beq.n	80050d4 <_scanf_float+0x21c>
 8004ff4:	2b79      	cmp	r3, #121	; 0x79
 8004ff6:	e7f6      	b.n	8004fe6 <_scanf_float+0x12e>
 8004ff8:	6821      	ldr	r1, [r4, #0]
 8004ffa:	05c8      	lsls	r0, r1, #23
 8004ffc:	d51a      	bpl.n	8005034 <_scanf_float+0x17c>
 8004ffe:	9b02      	ldr	r3, [sp, #8]
 8005000:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005004:	6021      	str	r1, [r4, #0]
 8005006:	f109 0901 	add.w	r9, r9, #1
 800500a:	b11b      	cbz	r3, 8005014 <_scanf_float+0x15c>
 800500c:	3b01      	subs	r3, #1
 800500e:	3201      	adds	r2, #1
 8005010:	9302      	str	r3, [sp, #8]
 8005012:	60a2      	str	r2, [r4, #8]
 8005014:	68a3      	ldr	r3, [r4, #8]
 8005016:	3b01      	subs	r3, #1
 8005018:	60a3      	str	r3, [r4, #8]
 800501a:	6923      	ldr	r3, [r4, #16]
 800501c:	3301      	adds	r3, #1
 800501e:	6123      	str	r3, [r4, #16]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	3b01      	subs	r3, #1
 8005024:	2b00      	cmp	r3, #0
 8005026:	607b      	str	r3, [r7, #4]
 8005028:	f340 8084 	ble.w	8005134 <_scanf_float+0x27c>
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	3301      	adds	r3, #1
 8005030:	603b      	str	r3, [r7, #0]
 8005032:	e766      	b.n	8004f02 <_scanf_float+0x4a>
 8005034:	eb1a 0f05 	cmn.w	sl, r5
 8005038:	f47f af70 	bne.w	8004f1c <_scanf_float+0x64>
 800503c:	6822      	ldr	r2, [r4, #0]
 800503e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005042:	6022      	str	r2, [r4, #0]
 8005044:	f806 3b01 	strb.w	r3, [r6], #1
 8005048:	e7e4      	b.n	8005014 <_scanf_float+0x15c>
 800504a:	6822      	ldr	r2, [r4, #0]
 800504c:	0610      	lsls	r0, r2, #24
 800504e:	f57f af65 	bpl.w	8004f1c <_scanf_float+0x64>
 8005052:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005056:	e7f4      	b.n	8005042 <_scanf_float+0x18a>
 8005058:	f1ba 0f00 	cmp.w	sl, #0
 800505c:	d10e      	bne.n	800507c <_scanf_float+0x1c4>
 800505e:	f1b9 0f00 	cmp.w	r9, #0
 8005062:	d10e      	bne.n	8005082 <_scanf_float+0x1ca>
 8005064:	6822      	ldr	r2, [r4, #0]
 8005066:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800506a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800506e:	d108      	bne.n	8005082 <_scanf_float+0x1ca>
 8005070:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005074:	f04f 0a01 	mov.w	sl, #1
 8005078:	6022      	str	r2, [r4, #0]
 800507a:	e7e3      	b.n	8005044 <_scanf_float+0x18c>
 800507c:	f1ba 0f02 	cmp.w	sl, #2
 8005080:	d055      	beq.n	800512e <_scanf_float+0x276>
 8005082:	2d01      	cmp	r5, #1
 8005084:	d002      	beq.n	800508c <_scanf_float+0x1d4>
 8005086:	2d04      	cmp	r5, #4
 8005088:	f47f af48 	bne.w	8004f1c <_scanf_float+0x64>
 800508c:	3501      	adds	r5, #1
 800508e:	b2ed      	uxtb	r5, r5
 8005090:	e7d8      	b.n	8005044 <_scanf_float+0x18c>
 8005092:	f1ba 0f01 	cmp.w	sl, #1
 8005096:	f47f af41 	bne.w	8004f1c <_scanf_float+0x64>
 800509a:	f04f 0a02 	mov.w	sl, #2
 800509e:	e7d1      	b.n	8005044 <_scanf_float+0x18c>
 80050a0:	b97d      	cbnz	r5, 80050c2 <_scanf_float+0x20a>
 80050a2:	f1b9 0f00 	cmp.w	r9, #0
 80050a6:	f47f af3c 	bne.w	8004f22 <_scanf_float+0x6a>
 80050aa:	6822      	ldr	r2, [r4, #0]
 80050ac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80050b0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80050b4:	f47f af39 	bne.w	8004f2a <_scanf_float+0x72>
 80050b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80050bc:	2501      	movs	r5, #1
 80050be:	6022      	str	r2, [r4, #0]
 80050c0:	e7c0      	b.n	8005044 <_scanf_float+0x18c>
 80050c2:	2d03      	cmp	r5, #3
 80050c4:	d0e2      	beq.n	800508c <_scanf_float+0x1d4>
 80050c6:	2d05      	cmp	r5, #5
 80050c8:	e7de      	b.n	8005088 <_scanf_float+0x1d0>
 80050ca:	2d02      	cmp	r5, #2
 80050cc:	f47f af26 	bne.w	8004f1c <_scanf_float+0x64>
 80050d0:	2503      	movs	r5, #3
 80050d2:	e7b7      	b.n	8005044 <_scanf_float+0x18c>
 80050d4:	2d06      	cmp	r5, #6
 80050d6:	f47f af21 	bne.w	8004f1c <_scanf_float+0x64>
 80050da:	2507      	movs	r5, #7
 80050dc:	e7b2      	b.n	8005044 <_scanf_float+0x18c>
 80050de:	6822      	ldr	r2, [r4, #0]
 80050e0:	0591      	lsls	r1, r2, #22
 80050e2:	f57f af1b 	bpl.w	8004f1c <_scanf_float+0x64>
 80050e6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80050ea:	6022      	str	r2, [r4, #0]
 80050ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80050f0:	e7a8      	b.n	8005044 <_scanf_float+0x18c>
 80050f2:	6822      	ldr	r2, [r4, #0]
 80050f4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80050f8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80050fc:	d006      	beq.n	800510c <_scanf_float+0x254>
 80050fe:	0550      	lsls	r0, r2, #21
 8005100:	f57f af0c 	bpl.w	8004f1c <_scanf_float+0x64>
 8005104:	f1b9 0f00 	cmp.w	r9, #0
 8005108:	f43f af0f 	beq.w	8004f2a <_scanf_float+0x72>
 800510c:	0591      	lsls	r1, r2, #22
 800510e:	bf58      	it	pl
 8005110:	9901      	ldrpl	r1, [sp, #4]
 8005112:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005116:	bf58      	it	pl
 8005118:	eba9 0101 	subpl.w	r1, r9, r1
 800511c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005120:	f04f 0900 	mov.w	r9, #0
 8005124:	bf58      	it	pl
 8005126:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800512a:	6022      	str	r2, [r4, #0]
 800512c:	e78a      	b.n	8005044 <_scanf_float+0x18c>
 800512e:	f04f 0a03 	mov.w	sl, #3
 8005132:	e787      	b.n	8005044 <_scanf_float+0x18c>
 8005134:	4639      	mov	r1, r7
 8005136:	4640      	mov	r0, r8
 8005138:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800513c:	4798      	blx	r3
 800513e:	2800      	cmp	r0, #0
 8005140:	f43f aedf 	beq.w	8004f02 <_scanf_float+0x4a>
 8005144:	e6ea      	b.n	8004f1c <_scanf_float+0x64>
 8005146:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800514a:	463a      	mov	r2, r7
 800514c:	4640      	mov	r0, r8
 800514e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005152:	4798      	blx	r3
 8005154:	6923      	ldr	r3, [r4, #16]
 8005156:	3b01      	subs	r3, #1
 8005158:	6123      	str	r3, [r4, #16]
 800515a:	e6ec      	b.n	8004f36 <_scanf_float+0x7e>
 800515c:	1e6b      	subs	r3, r5, #1
 800515e:	2b06      	cmp	r3, #6
 8005160:	d825      	bhi.n	80051ae <_scanf_float+0x2f6>
 8005162:	2d02      	cmp	r5, #2
 8005164:	d836      	bhi.n	80051d4 <_scanf_float+0x31c>
 8005166:	455e      	cmp	r6, fp
 8005168:	f67f aee8 	bls.w	8004f3c <_scanf_float+0x84>
 800516c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005170:	463a      	mov	r2, r7
 8005172:	4640      	mov	r0, r8
 8005174:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005178:	4798      	blx	r3
 800517a:	6923      	ldr	r3, [r4, #16]
 800517c:	3b01      	subs	r3, #1
 800517e:	6123      	str	r3, [r4, #16]
 8005180:	e7f1      	b.n	8005166 <_scanf_float+0x2ae>
 8005182:	9802      	ldr	r0, [sp, #8]
 8005184:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005188:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800518c:	463a      	mov	r2, r7
 800518e:	9002      	str	r0, [sp, #8]
 8005190:	4640      	mov	r0, r8
 8005192:	4798      	blx	r3
 8005194:	6923      	ldr	r3, [r4, #16]
 8005196:	3b01      	subs	r3, #1
 8005198:	6123      	str	r3, [r4, #16]
 800519a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800519e:	fa5f fa8a 	uxtb.w	sl, sl
 80051a2:	f1ba 0f02 	cmp.w	sl, #2
 80051a6:	d1ec      	bne.n	8005182 <_scanf_float+0x2ca>
 80051a8:	3d03      	subs	r5, #3
 80051aa:	b2ed      	uxtb	r5, r5
 80051ac:	1b76      	subs	r6, r6, r5
 80051ae:	6823      	ldr	r3, [r4, #0]
 80051b0:	05da      	lsls	r2, r3, #23
 80051b2:	d52f      	bpl.n	8005214 <_scanf_float+0x35c>
 80051b4:	055b      	lsls	r3, r3, #21
 80051b6:	d510      	bpl.n	80051da <_scanf_float+0x322>
 80051b8:	455e      	cmp	r6, fp
 80051ba:	f67f aebf 	bls.w	8004f3c <_scanf_float+0x84>
 80051be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80051c2:	463a      	mov	r2, r7
 80051c4:	4640      	mov	r0, r8
 80051c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80051ca:	4798      	blx	r3
 80051cc:	6923      	ldr	r3, [r4, #16]
 80051ce:	3b01      	subs	r3, #1
 80051d0:	6123      	str	r3, [r4, #16]
 80051d2:	e7f1      	b.n	80051b8 <_scanf_float+0x300>
 80051d4:	46aa      	mov	sl, r5
 80051d6:	9602      	str	r6, [sp, #8]
 80051d8:	e7df      	b.n	800519a <_scanf_float+0x2e2>
 80051da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80051de:	6923      	ldr	r3, [r4, #16]
 80051e0:	2965      	cmp	r1, #101	; 0x65
 80051e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80051e6:	f106 35ff 	add.w	r5, r6, #4294967295
 80051ea:	6123      	str	r3, [r4, #16]
 80051ec:	d00c      	beq.n	8005208 <_scanf_float+0x350>
 80051ee:	2945      	cmp	r1, #69	; 0x45
 80051f0:	d00a      	beq.n	8005208 <_scanf_float+0x350>
 80051f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80051f6:	463a      	mov	r2, r7
 80051f8:	4640      	mov	r0, r8
 80051fa:	4798      	blx	r3
 80051fc:	6923      	ldr	r3, [r4, #16]
 80051fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005202:	3b01      	subs	r3, #1
 8005204:	1eb5      	subs	r5, r6, #2
 8005206:	6123      	str	r3, [r4, #16]
 8005208:	463a      	mov	r2, r7
 800520a:	4640      	mov	r0, r8
 800520c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005210:	4798      	blx	r3
 8005212:	462e      	mov	r6, r5
 8005214:	6825      	ldr	r5, [r4, #0]
 8005216:	f015 0510 	ands.w	r5, r5, #16
 800521a:	d155      	bne.n	80052c8 <_scanf_float+0x410>
 800521c:	7035      	strb	r5, [r6, #0]
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005228:	d11b      	bne.n	8005262 <_scanf_float+0x3aa>
 800522a:	9b01      	ldr	r3, [sp, #4]
 800522c:	454b      	cmp	r3, r9
 800522e:	eba3 0209 	sub.w	r2, r3, r9
 8005232:	d123      	bne.n	800527c <_scanf_float+0x3c4>
 8005234:	2200      	movs	r2, #0
 8005236:	4659      	mov	r1, fp
 8005238:	4640      	mov	r0, r8
 800523a:	f000 fec1 	bl	8005fc0 <_strtod_r>
 800523e:	6822      	ldr	r2, [r4, #0]
 8005240:	9b03      	ldr	r3, [sp, #12]
 8005242:	f012 0f02 	tst.w	r2, #2
 8005246:	4606      	mov	r6, r0
 8005248:	460f      	mov	r7, r1
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	d021      	beq.n	8005292 <_scanf_float+0x3da>
 800524e:	1d1a      	adds	r2, r3, #4
 8005250:	9903      	ldr	r1, [sp, #12]
 8005252:	600a      	str	r2, [r1, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	e9c3 6700 	strd	r6, r7, [r3]
 800525a:	68e3      	ldr	r3, [r4, #12]
 800525c:	3301      	adds	r3, #1
 800525e:	60e3      	str	r3, [r4, #12]
 8005260:	e66d      	b.n	8004f3e <_scanf_float+0x86>
 8005262:	9b04      	ldr	r3, [sp, #16]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d0e5      	beq.n	8005234 <_scanf_float+0x37c>
 8005268:	9905      	ldr	r1, [sp, #20]
 800526a:	230a      	movs	r3, #10
 800526c:	462a      	mov	r2, r5
 800526e:	4640      	mov	r0, r8
 8005270:	3101      	adds	r1, #1
 8005272:	f000 ff83 	bl	800617c <_strtol_r>
 8005276:	9b04      	ldr	r3, [sp, #16]
 8005278:	9e05      	ldr	r6, [sp, #20]
 800527a:	1ac2      	subs	r2, r0, r3
 800527c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005280:	429e      	cmp	r6, r3
 8005282:	bf28      	it	cs
 8005284:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005288:	4630      	mov	r0, r6
 800528a:	4910      	ldr	r1, [pc, #64]	; (80052cc <_scanf_float+0x414>)
 800528c:	f000 f85a 	bl	8005344 <siprintf>
 8005290:	e7d0      	b.n	8005234 <_scanf_float+0x37c>
 8005292:	f012 0f04 	tst.w	r2, #4
 8005296:	f103 0204 	add.w	r2, r3, #4
 800529a:	d1d9      	bne.n	8005250 <_scanf_float+0x398>
 800529c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80052a0:	f8cc 2000 	str.w	r2, [ip]
 80052a4:	f8d3 8000 	ldr.w	r8, [r3]
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	f7fb fbb8 	bl	8000a20 <__aeabi_dcmpun>
 80052b0:	b128      	cbz	r0, 80052be <_scanf_float+0x406>
 80052b2:	4807      	ldr	r0, [pc, #28]	; (80052d0 <_scanf_float+0x418>)
 80052b4:	f000 f80e 	bl	80052d4 <nanf>
 80052b8:	f8c8 0000 	str.w	r0, [r8]
 80052bc:	e7cd      	b.n	800525a <_scanf_float+0x3a2>
 80052be:	4630      	mov	r0, r6
 80052c0:	4639      	mov	r1, r7
 80052c2:	f7fb fc0b 	bl	8000adc <__aeabi_d2f>
 80052c6:	e7f7      	b.n	80052b8 <_scanf_float+0x400>
 80052c8:	2500      	movs	r5, #0
 80052ca:	e638      	b.n	8004f3e <_scanf_float+0x86>
 80052cc:	08009058 	.word	0x08009058
 80052d0:	08008fe2 	.word	0x08008fe2

080052d4 <nanf>:
 80052d4:	4800      	ldr	r0, [pc, #0]	; (80052d8 <nanf+0x4>)
 80052d6:	4770      	bx	lr
 80052d8:	7fc00000 	.word	0x7fc00000

080052dc <sniprintf>:
 80052dc:	b40c      	push	{r2, r3}
 80052de:	b530      	push	{r4, r5, lr}
 80052e0:	4b17      	ldr	r3, [pc, #92]	; (8005340 <sniprintf+0x64>)
 80052e2:	1e0c      	subs	r4, r1, #0
 80052e4:	681d      	ldr	r5, [r3, #0]
 80052e6:	b09d      	sub	sp, #116	; 0x74
 80052e8:	da08      	bge.n	80052fc <sniprintf+0x20>
 80052ea:	238b      	movs	r3, #139	; 0x8b
 80052ec:	f04f 30ff 	mov.w	r0, #4294967295
 80052f0:	602b      	str	r3, [r5, #0]
 80052f2:	b01d      	add	sp, #116	; 0x74
 80052f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052f8:	b002      	add	sp, #8
 80052fa:	4770      	bx	lr
 80052fc:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005300:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005304:	bf0c      	ite	eq
 8005306:	4623      	moveq	r3, r4
 8005308:	f104 33ff 	addne.w	r3, r4, #4294967295
 800530c:	9304      	str	r3, [sp, #16]
 800530e:	9307      	str	r3, [sp, #28]
 8005310:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005314:	9002      	str	r0, [sp, #8]
 8005316:	9006      	str	r0, [sp, #24]
 8005318:	f8ad 3016 	strh.w	r3, [sp, #22]
 800531c:	4628      	mov	r0, r5
 800531e:	ab21      	add	r3, sp, #132	; 0x84
 8005320:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005322:	a902      	add	r1, sp, #8
 8005324:	9301      	str	r3, [sp, #4]
 8005326:	f002 ff83 	bl	8008230 <_svfiprintf_r>
 800532a:	1c43      	adds	r3, r0, #1
 800532c:	bfbc      	itt	lt
 800532e:	238b      	movlt	r3, #139	; 0x8b
 8005330:	602b      	strlt	r3, [r5, #0]
 8005332:	2c00      	cmp	r4, #0
 8005334:	d0dd      	beq.n	80052f2 <sniprintf+0x16>
 8005336:	2200      	movs	r2, #0
 8005338:	9b02      	ldr	r3, [sp, #8]
 800533a:	701a      	strb	r2, [r3, #0]
 800533c:	e7d9      	b.n	80052f2 <sniprintf+0x16>
 800533e:	bf00      	nop
 8005340:	20000014 	.word	0x20000014

08005344 <siprintf>:
 8005344:	b40e      	push	{r1, r2, r3}
 8005346:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800534a:	b500      	push	{lr}
 800534c:	b09c      	sub	sp, #112	; 0x70
 800534e:	ab1d      	add	r3, sp, #116	; 0x74
 8005350:	9002      	str	r0, [sp, #8]
 8005352:	9006      	str	r0, [sp, #24]
 8005354:	9107      	str	r1, [sp, #28]
 8005356:	9104      	str	r1, [sp, #16]
 8005358:	4808      	ldr	r0, [pc, #32]	; (800537c <siprintf+0x38>)
 800535a:	4909      	ldr	r1, [pc, #36]	; (8005380 <siprintf+0x3c>)
 800535c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005360:	9105      	str	r1, [sp, #20]
 8005362:	6800      	ldr	r0, [r0, #0]
 8005364:	a902      	add	r1, sp, #8
 8005366:	9301      	str	r3, [sp, #4]
 8005368:	f002 ff62 	bl	8008230 <_svfiprintf_r>
 800536c:	2200      	movs	r2, #0
 800536e:	9b02      	ldr	r3, [sp, #8]
 8005370:	701a      	strb	r2, [r3, #0]
 8005372:	b01c      	add	sp, #112	; 0x70
 8005374:	f85d eb04 	ldr.w	lr, [sp], #4
 8005378:	b003      	add	sp, #12
 800537a:	4770      	bx	lr
 800537c:	20000014 	.word	0x20000014
 8005380:	ffff0208 	.word	0xffff0208

08005384 <strncpy>:
 8005384:	4603      	mov	r3, r0
 8005386:	b510      	push	{r4, lr}
 8005388:	3901      	subs	r1, #1
 800538a:	b132      	cbz	r2, 800539a <strncpy+0x16>
 800538c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005390:	3a01      	subs	r2, #1
 8005392:	f803 4b01 	strb.w	r4, [r3], #1
 8005396:	2c00      	cmp	r4, #0
 8005398:	d1f7      	bne.n	800538a <strncpy+0x6>
 800539a:	2100      	movs	r1, #0
 800539c:	441a      	add	r2, r3
 800539e:	4293      	cmp	r3, r2
 80053a0:	d100      	bne.n	80053a4 <strncpy+0x20>
 80053a2:	bd10      	pop	{r4, pc}
 80053a4:	f803 1b01 	strb.w	r1, [r3], #1
 80053a8:	e7f9      	b.n	800539e <strncpy+0x1a>

080053aa <sulp>:
 80053aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053ae:	460f      	mov	r7, r1
 80053b0:	4690      	mov	r8, r2
 80053b2:	f002 fca9 	bl	8007d08 <__ulp>
 80053b6:	4604      	mov	r4, r0
 80053b8:	460d      	mov	r5, r1
 80053ba:	f1b8 0f00 	cmp.w	r8, #0
 80053be:	d011      	beq.n	80053e4 <sulp+0x3a>
 80053c0:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80053c4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	dd0b      	ble.n	80053e4 <sulp+0x3a>
 80053cc:	2400      	movs	r4, #0
 80053ce:	051b      	lsls	r3, r3, #20
 80053d0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80053d4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80053d8:	4622      	mov	r2, r4
 80053da:	462b      	mov	r3, r5
 80053dc:	f7fb f886 	bl	80004ec <__aeabi_dmul>
 80053e0:	4604      	mov	r4, r0
 80053e2:	460d      	mov	r5, r1
 80053e4:	4620      	mov	r0, r4
 80053e6:	4629      	mov	r1, r5
 80053e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053ec:	0000      	movs	r0, r0
	...

080053f0 <_strtod_l>:
 80053f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053f4:	469b      	mov	fp, r3
 80053f6:	2300      	movs	r3, #0
 80053f8:	b09f      	sub	sp, #124	; 0x7c
 80053fa:	931a      	str	r3, [sp, #104]	; 0x68
 80053fc:	4b9e      	ldr	r3, [pc, #632]	; (8005678 <_strtod_l+0x288>)
 80053fe:	4682      	mov	sl, r0
 8005400:	681f      	ldr	r7, [r3, #0]
 8005402:	460e      	mov	r6, r1
 8005404:	4638      	mov	r0, r7
 8005406:	9215      	str	r2, [sp, #84]	; 0x54
 8005408:	f7fa feac 	bl	8000164 <strlen>
 800540c:	f04f 0800 	mov.w	r8, #0
 8005410:	4604      	mov	r4, r0
 8005412:	f04f 0900 	mov.w	r9, #0
 8005416:	9619      	str	r6, [sp, #100]	; 0x64
 8005418:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800541a:	781a      	ldrb	r2, [r3, #0]
 800541c:	2a2b      	cmp	r2, #43	; 0x2b
 800541e:	d04c      	beq.n	80054ba <_strtod_l+0xca>
 8005420:	d83a      	bhi.n	8005498 <_strtod_l+0xa8>
 8005422:	2a0d      	cmp	r2, #13
 8005424:	d833      	bhi.n	800548e <_strtod_l+0x9e>
 8005426:	2a08      	cmp	r2, #8
 8005428:	d833      	bhi.n	8005492 <_strtod_l+0xa2>
 800542a:	2a00      	cmp	r2, #0
 800542c:	d03d      	beq.n	80054aa <_strtod_l+0xba>
 800542e:	2300      	movs	r3, #0
 8005430:	930a      	str	r3, [sp, #40]	; 0x28
 8005432:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005434:	782b      	ldrb	r3, [r5, #0]
 8005436:	2b30      	cmp	r3, #48	; 0x30
 8005438:	f040 80aa 	bne.w	8005590 <_strtod_l+0x1a0>
 800543c:	786b      	ldrb	r3, [r5, #1]
 800543e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005442:	2b58      	cmp	r3, #88	; 0x58
 8005444:	d166      	bne.n	8005514 <_strtod_l+0x124>
 8005446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005448:	4650      	mov	r0, sl
 800544a:	9301      	str	r3, [sp, #4]
 800544c:	ab1a      	add	r3, sp, #104	; 0x68
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	4a8a      	ldr	r2, [pc, #552]	; (800567c <_strtod_l+0x28c>)
 8005452:	f8cd b008 	str.w	fp, [sp, #8]
 8005456:	ab1b      	add	r3, sp, #108	; 0x6c
 8005458:	a919      	add	r1, sp, #100	; 0x64
 800545a:	f001 fdad 	bl	8006fb8 <__gethex>
 800545e:	f010 0607 	ands.w	r6, r0, #7
 8005462:	4604      	mov	r4, r0
 8005464:	d005      	beq.n	8005472 <_strtod_l+0x82>
 8005466:	2e06      	cmp	r6, #6
 8005468:	d129      	bne.n	80054be <_strtod_l+0xce>
 800546a:	2300      	movs	r3, #0
 800546c:	3501      	adds	r5, #1
 800546e:	9519      	str	r5, [sp, #100]	; 0x64
 8005470:	930a      	str	r3, [sp, #40]	; 0x28
 8005472:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005474:	2b00      	cmp	r3, #0
 8005476:	f040 858a 	bne.w	8005f8e <_strtod_l+0xb9e>
 800547a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800547c:	b1d3      	cbz	r3, 80054b4 <_strtod_l+0xc4>
 800547e:	4642      	mov	r2, r8
 8005480:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005484:	4610      	mov	r0, r2
 8005486:	4619      	mov	r1, r3
 8005488:	b01f      	add	sp, #124	; 0x7c
 800548a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800548e:	2a20      	cmp	r2, #32
 8005490:	d1cd      	bne.n	800542e <_strtod_l+0x3e>
 8005492:	3301      	adds	r3, #1
 8005494:	9319      	str	r3, [sp, #100]	; 0x64
 8005496:	e7bf      	b.n	8005418 <_strtod_l+0x28>
 8005498:	2a2d      	cmp	r2, #45	; 0x2d
 800549a:	d1c8      	bne.n	800542e <_strtod_l+0x3e>
 800549c:	2201      	movs	r2, #1
 800549e:	920a      	str	r2, [sp, #40]	; 0x28
 80054a0:	1c5a      	adds	r2, r3, #1
 80054a2:	9219      	str	r2, [sp, #100]	; 0x64
 80054a4:	785b      	ldrb	r3, [r3, #1]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1c3      	bne.n	8005432 <_strtod_l+0x42>
 80054aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80054ac:	9619      	str	r6, [sp, #100]	; 0x64
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	f040 856b 	bne.w	8005f8a <_strtod_l+0xb9a>
 80054b4:	4642      	mov	r2, r8
 80054b6:	464b      	mov	r3, r9
 80054b8:	e7e4      	b.n	8005484 <_strtod_l+0x94>
 80054ba:	2200      	movs	r2, #0
 80054bc:	e7ef      	b.n	800549e <_strtod_l+0xae>
 80054be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80054c0:	b13a      	cbz	r2, 80054d2 <_strtod_l+0xe2>
 80054c2:	2135      	movs	r1, #53	; 0x35
 80054c4:	a81c      	add	r0, sp, #112	; 0x70
 80054c6:	f002 fd23 	bl	8007f10 <__copybits>
 80054ca:	4650      	mov	r0, sl
 80054cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80054ce:	f002 f8eb 	bl	80076a8 <_Bfree>
 80054d2:	3e01      	subs	r6, #1
 80054d4:	2e04      	cmp	r6, #4
 80054d6:	d806      	bhi.n	80054e6 <_strtod_l+0xf6>
 80054d8:	e8df f006 	tbb	[pc, r6]
 80054dc:	1714030a 	.word	0x1714030a
 80054e0:	0a          	.byte	0x0a
 80054e1:	00          	.byte	0x00
 80054e2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80054e6:	0721      	lsls	r1, r4, #28
 80054e8:	d5c3      	bpl.n	8005472 <_strtod_l+0x82>
 80054ea:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80054ee:	e7c0      	b.n	8005472 <_strtod_l+0x82>
 80054f0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80054f2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80054f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80054fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80054fe:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005502:	e7f0      	b.n	80054e6 <_strtod_l+0xf6>
 8005504:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005680 <_strtod_l+0x290>
 8005508:	e7ed      	b.n	80054e6 <_strtod_l+0xf6>
 800550a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800550e:	f04f 38ff 	mov.w	r8, #4294967295
 8005512:	e7e8      	b.n	80054e6 <_strtod_l+0xf6>
 8005514:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005516:	1c5a      	adds	r2, r3, #1
 8005518:	9219      	str	r2, [sp, #100]	; 0x64
 800551a:	785b      	ldrb	r3, [r3, #1]
 800551c:	2b30      	cmp	r3, #48	; 0x30
 800551e:	d0f9      	beq.n	8005514 <_strtod_l+0x124>
 8005520:	2b00      	cmp	r3, #0
 8005522:	d0a6      	beq.n	8005472 <_strtod_l+0x82>
 8005524:	2301      	movs	r3, #1
 8005526:	9307      	str	r3, [sp, #28]
 8005528:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800552a:	220a      	movs	r2, #10
 800552c:	9308      	str	r3, [sp, #32]
 800552e:	2300      	movs	r3, #0
 8005530:	469b      	mov	fp, r3
 8005532:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005536:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005538:	7805      	ldrb	r5, [r0, #0]
 800553a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800553e:	b2d9      	uxtb	r1, r3
 8005540:	2909      	cmp	r1, #9
 8005542:	d927      	bls.n	8005594 <_strtod_l+0x1a4>
 8005544:	4622      	mov	r2, r4
 8005546:	4639      	mov	r1, r7
 8005548:	f003 f8e0 	bl	800870c <strncmp>
 800554c:	2800      	cmp	r0, #0
 800554e:	d033      	beq.n	80055b8 <_strtod_l+0x1c8>
 8005550:	2000      	movs	r0, #0
 8005552:	462a      	mov	r2, r5
 8005554:	465c      	mov	r4, fp
 8005556:	4603      	mov	r3, r0
 8005558:	9004      	str	r0, [sp, #16]
 800555a:	2a65      	cmp	r2, #101	; 0x65
 800555c:	d001      	beq.n	8005562 <_strtod_l+0x172>
 800555e:	2a45      	cmp	r2, #69	; 0x45
 8005560:	d114      	bne.n	800558c <_strtod_l+0x19c>
 8005562:	b91c      	cbnz	r4, 800556c <_strtod_l+0x17c>
 8005564:	9a07      	ldr	r2, [sp, #28]
 8005566:	4302      	orrs	r2, r0
 8005568:	d09f      	beq.n	80054aa <_strtod_l+0xba>
 800556a:	2400      	movs	r4, #0
 800556c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800556e:	1c72      	adds	r2, r6, #1
 8005570:	9219      	str	r2, [sp, #100]	; 0x64
 8005572:	7872      	ldrb	r2, [r6, #1]
 8005574:	2a2b      	cmp	r2, #43	; 0x2b
 8005576:	d079      	beq.n	800566c <_strtod_l+0x27c>
 8005578:	2a2d      	cmp	r2, #45	; 0x2d
 800557a:	f000 8083 	beq.w	8005684 <_strtod_l+0x294>
 800557e:	2700      	movs	r7, #0
 8005580:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005584:	2909      	cmp	r1, #9
 8005586:	f240 8083 	bls.w	8005690 <_strtod_l+0x2a0>
 800558a:	9619      	str	r6, [sp, #100]	; 0x64
 800558c:	2500      	movs	r5, #0
 800558e:	e09f      	b.n	80056d0 <_strtod_l+0x2e0>
 8005590:	2300      	movs	r3, #0
 8005592:	e7c8      	b.n	8005526 <_strtod_l+0x136>
 8005594:	f1bb 0f08 	cmp.w	fp, #8
 8005598:	bfd5      	itete	le
 800559a:	9906      	ldrle	r1, [sp, #24]
 800559c:	9905      	ldrgt	r1, [sp, #20]
 800559e:	fb02 3301 	mlale	r3, r2, r1, r3
 80055a2:	fb02 3301 	mlagt	r3, r2, r1, r3
 80055a6:	f100 0001 	add.w	r0, r0, #1
 80055aa:	bfd4      	ite	le
 80055ac:	9306      	strle	r3, [sp, #24]
 80055ae:	9305      	strgt	r3, [sp, #20]
 80055b0:	f10b 0b01 	add.w	fp, fp, #1
 80055b4:	9019      	str	r0, [sp, #100]	; 0x64
 80055b6:	e7be      	b.n	8005536 <_strtod_l+0x146>
 80055b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055ba:	191a      	adds	r2, r3, r4
 80055bc:	9219      	str	r2, [sp, #100]	; 0x64
 80055be:	5d1a      	ldrb	r2, [r3, r4]
 80055c0:	f1bb 0f00 	cmp.w	fp, #0
 80055c4:	d036      	beq.n	8005634 <_strtod_l+0x244>
 80055c6:	465c      	mov	r4, fp
 80055c8:	9004      	str	r0, [sp, #16]
 80055ca:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80055ce:	2b09      	cmp	r3, #9
 80055d0:	d912      	bls.n	80055f8 <_strtod_l+0x208>
 80055d2:	2301      	movs	r3, #1
 80055d4:	e7c1      	b.n	800555a <_strtod_l+0x16a>
 80055d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055d8:	3001      	adds	r0, #1
 80055da:	1c5a      	adds	r2, r3, #1
 80055dc:	9219      	str	r2, [sp, #100]	; 0x64
 80055de:	785a      	ldrb	r2, [r3, #1]
 80055e0:	2a30      	cmp	r2, #48	; 0x30
 80055e2:	d0f8      	beq.n	80055d6 <_strtod_l+0x1e6>
 80055e4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80055e8:	2b08      	cmp	r3, #8
 80055ea:	f200 84d5 	bhi.w	8005f98 <_strtod_l+0xba8>
 80055ee:	9004      	str	r0, [sp, #16]
 80055f0:	2000      	movs	r0, #0
 80055f2:	4604      	mov	r4, r0
 80055f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055f6:	9308      	str	r3, [sp, #32]
 80055f8:	3a30      	subs	r2, #48	; 0x30
 80055fa:	f100 0301 	add.w	r3, r0, #1
 80055fe:	d013      	beq.n	8005628 <_strtod_l+0x238>
 8005600:	9904      	ldr	r1, [sp, #16]
 8005602:	1905      	adds	r5, r0, r4
 8005604:	4419      	add	r1, r3
 8005606:	9104      	str	r1, [sp, #16]
 8005608:	4623      	mov	r3, r4
 800560a:	210a      	movs	r1, #10
 800560c:	42ab      	cmp	r3, r5
 800560e:	d113      	bne.n	8005638 <_strtod_l+0x248>
 8005610:	1823      	adds	r3, r4, r0
 8005612:	2b08      	cmp	r3, #8
 8005614:	f104 0401 	add.w	r4, r4, #1
 8005618:	4404      	add	r4, r0
 800561a:	dc1b      	bgt.n	8005654 <_strtod_l+0x264>
 800561c:	230a      	movs	r3, #10
 800561e:	9906      	ldr	r1, [sp, #24]
 8005620:	fb03 2301 	mla	r3, r3, r1, r2
 8005624:	9306      	str	r3, [sp, #24]
 8005626:	2300      	movs	r3, #0
 8005628:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800562a:	4618      	mov	r0, r3
 800562c:	1c51      	adds	r1, r2, #1
 800562e:	9119      	str	r1, [sp, #100]	; 0x64
 8005630:	7852      	ldrb	r2, [r2, #1]
 8005632:	e7ca      	b.n	80055ca <_strtod_l+0x1da>
 8005634:	4658      	mov	r0, fp
 8005636:	e7d3      	b.n	80055e0 <_strtod_l+0x1f0>
 8005638:	2b08      	cmp	r3, #8
 800563a:	dc04      	bgt.n	8005646 <_strtod_l+0x256>
 800563c:	9f06      	ldr	r7, [sp, #24]
 800563e:	434f      	muls	r7, r1
 8005640:	9706      	str	r7, [sp, #24]
 8005642:	3301      	adds	r3, #1
 8005644:	e7e2      	b.n	800560c <_strtod_l+0x21c>
 8005646:	1c5f      	adds	r7, r3, #1
 8005648:	2f10      	cmp	r7, #16
 800564a:	bfde      	ittt	le
 800564c:	9f05      	ldrle	r7, [sp, #20]
 800564e:	434f      	mulle	r7, r1
 8005650:	9705      	strle	r7, [sp, #20]
 8005652:	e7f6      	b.n	8005642 <_strtod_l+0x252>
 8005654:	2c10      	cmp	r4, #16
 8005656:	bfdf      	itttt	le
 8005658:	230a      	movle	r3, #10
 800565a:	9905      	ldrle	r1, [sp, #20]
 800565c:	fb03 2301 	mlale	r3, r3, r1, r2
 8005660:	9305      	strle	r3, [sp, #20]
 8005662:	e7e0      	b.n	8005626 <_strtod_l+0x236>
 8005664:	2300      	movs	r3, #0
 8005666:	9304      	str	r3, [sp, #16]
 8005668:	2301      	movs	r3, #1
 800566a:	e77b      	b.n	8005564 <_strtod_l+0x174>
 800566c:	2700      	movs	r7, #0
 800566e:	1cb2      	adds	r2, r6, #2
 8005670:	9219      	str	r2, [sp, #100]	; 0x64
 8005672:	78b2      	ldrb	r2, [r6, #2]
 8005674:	e784      	b.n	8005580 <_strtod_l+0x190>
 8005676:	bf00      	nop
 8005678:	08009340 	.word	0x08009340
 800567c:	08009060 	.word	0x08009060
 8005680:	7ff00000 	.word	0x7ff00000
 8005684:	2701      	movs	r7, #1
 8005686:	e7f2      	b.n	800566e <_strtod_l+0x27e>
 8005688:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800568a:	1c51      	adds	r1, r2, #1
 800568c:	9119      	str	r1, [sp, #100]	; 0x64
 800568e:	7852      	ldrb	r2, [r2, #1]
 8005690:	2a30      	cmp	r2, #48	; 0x30
 8005692:	d0f9      	beq.n	8005688 <_strtod_l+0x298>
 8005694:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005698:	2908      	cmp	r1, #8
 800569a:	f63f af77 	bhi.w	800558c <_strtod_l+0x19c>
 800569e:	f04f 0e0a 	mov.w	lr, #10
 80056a2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80056a6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80056a8:	9209      	str	r2, [sp, #36]	; 0x24
 80056aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80056ac:	1c51      	adds	r1, r2, #1
 80056ae:	9119      	str	r1, [sp, #100]	; 0x64
 80056b0:	7852      	ldrb	r2, [r2, #1]
 80056b2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80056b6:	2d09      	cmp	r5, #9
 80056b8:	d935      	bls.n	8005726 <_strtod_l+0x336>
 80056ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80056bc:	1b49      	subs	r1, r1, r5
 80056be:	2908      	cmp	r1, #8
 80056c0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80056c4:	dc02      	bgt.n	80056cc <_strtod_l+0x2dc>
 80056c6:	4565      	cmp	r5, ip
 80056c8:	bfa8      	it	ge
 80056ca:	4665      	movge	r5, ip
 80056cc:	b107      	cbz	r7, 80056d0 <_strtod_l+0x2e0>
 80056ce:	426d      	negs	r5, r5
 80056d0:	2c00      	cmp	r4, #0
 80056d2:	d14c      	bne.n	800576e <_strtod_l+0x37e>
 80056d4:	9907      	ldr	r1, [sp, #28]
 80056d6:	4301      	orrs	r1, r0
 80056d8:	f47f aecb 	bne.w	8005472 <_strtod_l+0x82>
 80056dc:	2b00      	cmp	r3, #0
 80056de:	f47f aee4 	bne.w	80054aa <_strtod_l+0xba>
 80056e2:	2a69      	cmp	r2, #105	; 0x69
 80056e4:	d026      	beq.n	8005734 <_strtod_l+0x344>
 80056e6:	dc23      	bgt.n	8005730 <_strtod_l+0x340>
 80056e8:	2a49      	cmp	r2, #73	; 0x49
 80056ea:	d023      	beq.n	8005734 <_strtod_l+0x344>
 80056ec:	2a4e      	cmp	r2, #78	; 0x4e
 80056ee:	f47f aedc 	bne.w	80054aa <_strtod_l+0xba>
 80056f2:	499d      	ldr	r1, [pc, #628]	; (8005968 <_strtod_l+0x578>)
 80056f4:	a819      	add	r0, sp, #100	; 0x64
 80056f6:	f001 fead 	bl	8007454 <__match>
 80056fa:	2800      	cmp	r0, #0
 80056fc:	f43f aed5 	beq.w	80054aa <_strtod_l+0xba>
 8005700:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	2b28      	cmp	r3, #40	; 0x28
 8005706:	d12c      	bne.n	8005762 <_strtod_l+0x372>
 8005708:	4998      	ldr	r1, [pc, #608]	; (800596c <_strtod_l+0x57c>)
 800570a:	aa1c      	add	r2, sp, #112	; 0x70
 800570c:	a819      	add	r0, sp, #100	; 0x64
 800570e:	f001 feb5 	bl	800747c <__hexnan>
 8005712:	2805      	cmp	r0, #5
 8005714:	d125      	bne.n	8005762 <_strtod_l+0x372>
 8005716:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005718:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800571c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005720:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005724:	e6a5      	b.n	8005472 <_strtod_l+0x82>
 8005726:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800572a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800572e:	e7bc      	b.n	80056aa <_strtod_l+0x2ba>
 8005730:	2a6e      	cmp	r2, #110	; 0x6e
 8005732:	e7dc      	b.n	80056ee <_strtod_l+0x2fe>
 8005734:	498e      	ldr	r1, [pc, #568]	; (8005970 <_strtod_l+0x580>)
 8005736:	a819      	add	r0, sp, #100	; 0x64
 8005738:	f001 fe8c 	bl	8007454 <__match>
 800573c:	2800      	cmp	r0, #0
 800573e:	f43f aeb4 	beq.w	80054aa <_strtod_l+0xba>
 8005742:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005744:	498b      	ldr	r1, [pc, #556]	; (8005974 <_strtod_l+0x584>)
 8005746:	3b01      	subs	r3, #1
 8005748:	a819      	add	r0, sp, #100	; 0x64
 800574a:	9319      	str	r3, [sp, #100]	; 0x64
 800574c:	f001 fe82 	bl	8007454 <__match>
 8005750:	b910      	cbnz	r0, 8005758 <_strtod_l+0x368>
 8005752:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005754:	3301      	adds	r3, #1
 8005756:	9319      	str	r3, [sp, #100]	; 0x64
 8005758:	f04f 0800 	mov.w	r8, #0
 800575c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8005978 <_strtod_l+0x588>
 8005760:	e687      	b.n	8005472 <_strtod_l+0x82>
 8005762:	4886      	ldr	r0, [pc, #536]	; (800597c <_strtod_l+0x58c>)
 8005764:	f002 ffbc 	bl	80086e0 <nan>
 8005768:	4680      	mov	r8, r0
 800576a:	4689      	mov	r9, r1
 800576c:	e681      	b.n	8005472 <_strtod_l+0x82>
 800576e:	9b04      	ldr	r3, [sp, #16]
 8005770:	f1bb 0f00 	cmp.w	fp, #0
 8005774:	bf08      	it	eq
 8005776:	46a3      	moveq	fp, r4
 8005778:	1aeb      	subs	r3, r5, r3
 800577a:	2c10      	cmp	r4, #16
 800577c:	9806      	ldr	r0, [sp, #24]
 800577e:	4626      	mov	r6, r4
 8005780:	9307      	str	r3, [sp, #28]
 8005782:	bfa8      	it	ge
 8005784:	2610      	movge	r6, #16
 8005786:	f7fa fe37 	bl	80003f8 <__aeabi_ui2d>
 800578a:	2c09      	cmp	r4, #9
 800578c:	4680      	mov	r8, r0
 800578e:	4689      	mov	r9, r1
 8005790:	dd13      	ble.n	80057ba <_strtod_l+0x3ca>
 8005792:	4b7b      	ldr	r3, [pc, #492]	; (8005980 <_strtod_l+0x590>)
 8005794:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005798:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800579c:	f7fa fea6 	bl	80004ec <__aeabi_dmul>
 80057a0:	4680      	mov	r8, r0
 80057a2:	9805      	ldr	r0, [sp, #20]
 80057a4:	4689      	mov	r9, r1
 80057a6:	f7fa fe27 	bl	80003f8 <__aeabi_ui2d>
 80057aa:	4602      	mov	r2, r0
 80057ac:	460b      	mov	r3, r1
 80057ae:	4640      	mov	r0, r8
 80057b0:	4649      	mov	r1, r9
 80057b2:	f7fa fce5 	bl	8000180 <__adddf3>
 80057b6:	4680      	mov	r8, r0
 80057b8:	4689      	mov	r9, r1
 80057ba:	2c0f      	cmp	r4, #15
 80057bc:	dc36      	bgt.n	800582c <_strtod_l+0x43c>
 80057be:	9b07      	ldr	r3, [sp, #28]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f43f ae56 	beq.w	8005472 <_strtod_l+0x82>
 80057c6:	dd22      	ble.n	800580e <_strtod_l+0x41e>
 80057c8:	2b16      	cmp	r3, #22
 80057ca:	dc09      	bgt.n	80057e0 <_strtod_l+0x3f0>
 80057cc:	496c      	ldr	r1, [pc, #432]	; (8005980 <_strtod_l+0x590>)
 80057ce:	4642      	mov	r2, r8
 80057d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80057d4:	464b      	mov	r3, r9
 80057d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057da:	f7fa fe87 	bl	80004ec <__aeabi_dmul>
 80057de:	e7c3      	b.n	8005768 <_strtod_l+0x378>
 80057e0:	9a07      	ldr	r2, [sp, #28]
 80057e2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80057e6:	4293      	cmp	r3, r2
 80057e8:	db20      	blt.n	800582c <_strtod_l+0x43c>
 80057ea:	4d65      	ldr	r5, [pc, #404]	; (8005980 <_strtod_l+0x590>)
 80057ec:	f1c4 040f 	rsb	r4, r4, #15
 80057f0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80057f4:	4642      	mov	r2, r8
 80057f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057fa:	464b      	mov	r3, r9
 80057fc:	f7fa fe76 	bl	80004ec <__aeabi_dmul>
 8005800:	9b07      	ldr	r3, [sp, #28]
 8005802:	1b1c      	subs	r4, r3, r4
 8005804:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005808:	e9d5 2300 	ldrd	r2, r3, [r5]
 800580c:	e7e5      	b.n	80057da <_strtod_l+0x3ea>
 800580e:	9b07      	ldr	r3, [sp, #28]
 8005810:	3316      	adds	r3, #22
 8005812:	db0b      	blt.n	800582c <_strtod_l+0x43c>
 8005814:	9b04      	ldr	r3, [sp, #16]
 8005816:	4640      	mov	r0, r8
 8005818:	1b5d      	subs	r5, r3, r5
 800581a:	4b59      	ldr	r3, [pc, #356]	; (8005980 <_strtod_l+0x590>)
 800581c:	4649      	mov	r1, r9
 800581e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005822:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005826:	f7fa ff8b 	bl	8000740 <__aeabi_ddiv>
 800582a:	e79d      	b.n	8005768 <_strtod_l+0x378>
 800582c:	9b07      	ldr	r3, [sp, #28]
 800582e:	1ba6      	subs	r6, r4, r6
 8005830:	441e      	add	r6, r3
 8005832:	2e00      	cmp	r6, #0
 8005834:	dd74      	ble.n	8005920 <_strtod_l+0x530>
 8005836:	f016 030f 	ands.w	r3, r6, #15
 800583a:	d00a      	beq.n	8005852 <_strtod_l+0x462>
 800583c:	4950      	ldr	r1, [pc, #320]	; (8005980 <_strtod_l+0x590>)
 800583e:	4642      	mov	r2, r8
 8005840:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005844:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005848:	464b      	mov	r3, r9
 800584a:	f7fa fe4f 	bl	80004ec <__aeabi_dmul>
 800584e:	4680      	mov	r8, r0
 8005850:	4689      	mov	r9, r1
 8005852:	f036 060f 	bics.w	r6, r6, #15
 8005856:	d052      	beq.n	80058fe <_strtod_l+0x50e>
 8005858:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800585c:	dd27      	ble.n	80058ae <_strtod_l+0x4be>
 800585e:	f04f 0b00 	mov.w	fp, #0
 8005862:	f8cd b010 	str.w	fp, [sp, #16]
 8005866:	f8cd b020 	str.w	fp, [sp, #32]
 800586a:	f8cd b018 	str.w	fp, [sp, #24]
 800586e:	2322      	movs	r3, #34	; 0x22
 8005870:	f04f 0800 	mov.w	r8, #0
 8005874:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8005978 <_strtod_l+0x588>
 8005878:	f8ca 3000 	str.w	r3, [sl]
 800587c:	9b08      	ldr	r3, [sp, #32]
 800587e:	2b00      	cmp	r3, #0
 8005880:	f43f adf7 	beq.w	8005472 <_strtod_l+0x82>
 8005884:	4650      	mov	r0, sl
 8005886:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005888:	f001 ff0e 	bl	80076a8 <_Bfree>
 800588c:	4650      	mov	r0, sl
 800588e:	9906      	ldr	r1, [sp, #24]
 8005890:	f001 ff0a 	bl	80076a8 <_Bfree>
 8005894:	4650      	mov	r0, sl
 8005896:	9904      	ldr	r1, [sp, #16]
 8005898:	f001 ff06 	bl	80076a8 <_Bfree>
 800589c:	4650      	mov	r0, sl
 800589e:	9908      	ldr	r1, [sp, #32]
 80058a0:	f001 ff02 	bl	80076a8 <_Bfree>
 80058a4:	4659      	mov	r1, fp
 80058a6:	4650      	mov	r0, sl
 80058a8:	f001 fefe 	bl	80076a8 <_Bfree>
 80058ac:	e5e1      	b.n	8005472 <_strtod_l+0x82>
 80058ae:	4b35      	ldr	r3, [pc, #212]	; (8005984 <_strtod_l+0x594>)
 80058b0:	4640      	mov	r0, r8
 80058b2:	9305      	str	r3, [sp, #20]
 80058b4:	2300      	movs	r3, #0
 80058b6:	4649      	mov	r1, r9
 80058b8:	461f      	mov	r7, r3
 80058ba:	1136      	asrs	r6, r6, #4
 80058bc:	2e01      	cmp	r6, #1
 80058be:	dc21      	bgt.n	8005904 <_strtod_l+0x514>
 80058c0:	b10b      	cbz	r3, 80058c6 <_strtod_l+0x4d6>
 80058c2:	4680      	mov	r8, r0
 80058c4:	4689      	mov	r9, r1
 80058c6:	4b2f      	ldr	r3, [pc, #188]	; (8005984 <_strtod_l+0x594>)
 80058c8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80058cc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80058d0:	4642      	mov	r2, r8
 80058d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80058d6:	464b      	mov	r3, r9
 80058d8:	f7fa fe08 	bl	80004ec <__aeabi_dmul>
 80058dc:	4b26      	ldr	r3, [pc, #152]	; (8005978 <_strtod_l+0x588>)
 80058de:	460a      	mov	r2, r1
 80058e0:	400b      	ands	r3, r1
 80058e2:	4929      	ldr	r1, [pc, #164]	; (8005988 <_strtod_l+0x598>)
 80058e4:	4680      	mov	r8, r0
 80058e6:	428b      	cmp	r3, r1
 80058e8:	d8b9      	bhi.n	800585e <_strtod_l+0x46e>
 80058ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80058ee:	428b      	cmp	r3, r1
 80058f0:	bf86      	itte	hi
 80058f2:	f04f 38ff 	movhi.w	r8, #4294967295
 80058f6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800598c <_strtod_l+0x59c>
 80058fa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80058fe:	2300      	movs	r3, #0
 8005900:	9305      	str	r3, [sp, #20]
 8005902:	e07f      	b.n	8005a04 <_strtod_l+0x614>
 8005904:	07f2      	lsls	r2, r6, #31
 8005906:	d505      	bpl.n	8005914 <_strtod_l+0x524>
 8005908:	9b05      	ldr	r3, [sp, #20]
 800590a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590e:	f7fa fded 	bl	80004ec <__aeabi_dmul>
 8005912:	2301      	movs	r3, #1
 8005914:	9a05      	ldr	r2, [sp, #20]
 8005916:	3701      	adds	r7, #1
 8005918:	3208      	adds	r2, #8
 800591a:	1076      	asrs	r6, r6, #1
 800591c:	9205      	str	r2, [sp, #20]
 800591e:	e7cd      	b.n	80058bc <_strtod_l+0x4cc>
 8005920:	d0ed      	beq.n	80058fe <_strtod_l+0x50e>
 8005922:	4276      	negs	r6, r6
 8005924:	f016 020f 	ands.w	r2, r6, #15
 8005928:	d00a      	beq.n	8005940 <_strtod_l+0x550>
 800592a:	4b15      	ldr	r3, [pc, #84]	; (8005980 <_strtod_l+0x590>)
 800592c:	4640      	mov	r0, r8
 800592e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005932:	4649      	mov	r1, r9
 8005934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005938:	f7fa ff02 	bl	8000740 <__aeabi_ddiv>
 800593c:	4680      	mov	r8, r0
 800593e:	4689      	mov	r9, r1
 8005940:	1136      	asrs	r6, r6, #4
 8005942:	d0dc      	beq.n	80058fe <_strtod_l+0x50e>
 8005944:	2e1f      	cmp	r6, #31
 8005946:	dd23      	ble.n	8005990 <_strtod_l+0x5a0>
 8005948:	f04f 0b00 	mov.w	fp, #0
 800594c:	f8cd b010 	str.w	fp, [sp, #16]
 8005950:	f8cd b020 	str.w	fp, [sp, #32]
 8005954:	f8cd b018 	str.w	fp, [sp, #24]
 8005958:	2322      	movs	r3, #34	; 0x22
 800595a:	f04f 0800 	mov.w	r8, #0
 800595e:	f04f 0900 	mov.w	r9, #0
 8005962:	f8ca 3000 	str.w	r3, [sl]
 8005966:	e789      	b.n	800587c <_strtod_l+0x48c>
 8005968:	08009031 	.word	0x08009031
 800596c:	08009074 	.word	0x08009074
 8005970:	08009029 	.word	0x08009029
 8005974:	08009264 	.word	0x08009264
 8005978:	7ff00000 	.word	0x7ff00000
 800597c:	08008fe2 	.word	0x08008fe2
 8005980:	080093d8 	.word	0x080093d8
 8005984:	080093b0 	.word	0x080093b0
 8005988:	7ca00000 	.word	0x7ca00000
 800598c:	7fefffff 	.word	0x7fefffff
 8005990:	f016 0310 	ands.w	r3, r6, #16
 8005994:	bf18      	it	ne
 8005996:	236a      	movne	r3, #106	; 0x6a
 8005998:	4640      	mov	r0, r8
 800599a:	9305      	str	r3, [sp, #20]
 800599c:	4649      	mov	r1, r9
 800599e:	2300      	movs	r3, #0
 80059a0:	4fb0      	ldr	r7, [pc, #704]	; (8005c64 <_strtod_l+0x874>)
 80059a2:	07f2      	lsls	r2, r6, #31
 80059a4:	d504      	bpl.n	80059b0 <_strtod_l+0x5c0>
 80059a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059aa:	f7fa fd9f 	bl	80004ec <__aeabi_dmul>
 80059ae:	2301      	movs	r3, #1
 80059b0:	1076      	asrs	r6, r6, #1
 80059b2:	f107 0708 	add.w	r7, r7, #8
 80059b6:	d1f4      	bne.n	80059a2 <_strtod_l+0x5b2>
 80059b8:	b10b      	cbz	r3, 80059be <_strtod_l+0x5ce>
 80059ba:	4680      	mov	r8, r0
 80059bc:	4689      	mov	r9, r1
 80059be:	9b05      	ldr	r3, [sp, #20]
 80059c0:	b1c3      	cbz	r3, 80059f4 <_strtod_l+0x604>
 80059c2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80059c6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	4649      	mov	r1, r9
 80059ce:	dd11      	ble.n	80059f4 <_strtod_l+0x604>
 80059d0:	2b1f      	cmp	r3, #31
 80059d2:	f340 8127 	ble.w	8005c24 <_strtod_l+0x834>
 80059d6:	2b34      	cmp	r3, #52	; 0x34
 80059d8:	bfd8      	it	le
 80059da:	f04f 33ff 	movle.w	r3, #4294967295
 80059de:	f04f 0800 	mov.w	r8, #0
 80059e2:	bfcf      	iteee	gt
 80059e4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80059e8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80059ec:	fa03 f202 	lslle.w	r2, r3, r2
 80059f0:	ea02 0901 	andle.w	r9, r2, r1
 80059f4:	2200      	movs	r2, #0
 80059f6:	2300      	movs	r3, #0
 80059f8:	4640      	mov	r0, r8
 80059fa:	4649      	mov	r1, r9
 80059fc:	f7fa ffde 	bl	80009bc <__aeabi_dcmpeq>
 8005a00:	2800      	cmp	r0, #0
 8005a02:	d1a1      	bne.n	8005948 <_strtod_l+0x558>
 8005a04:	9b06      	ldr	r3, [sp, #24]
 8005a06:	465a      	mov	r2, fp
 8005a08:	9300      	str	r3, [sp, #0]
 8005a0a:	4650      	mov	r0, sl
 8005a0c:	4623      	mov	r3, r4
 8005a0e:	9908      	ldr	r1, [sp, #32]
 8005a10:	f001 feb2 	bl	8007778 <__s2b>
 8005a14:	9008      	str	r0, [sp, #32]
 8005a16:	2800      	cmp	r0, #0
 8005a18:	f43f af21 	beq.w	800585e <_strtod_l+0x46e>
 8005a1c:	9b04      	ldr	r3, [sp, #16]
 8005a1e:	f04f 0b00 	mov.w	fp, #0
 8005a22:	1b5d      	subs	r5, r3, r5
 8005a24:	9b07      	ldr	r3, [sp, #28]
 8005a26:	f8cd b010 	str.w	fp, [sp, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	bfb4      	ite	lt
 8005a2e:	462b      	movlt	r3, r5
 8005a30:	2300      	movge	r3, #0
 8005a32:	930e      	str	r3, [sp, #56]	; 0x38
 8005a34:	9b07      	ldr	r3, [sp, #28]
 8005a36:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005a3a:	9314      	str	r3, [sp, #80]	; 0x50
 8005a3c:	9b08      	ldr	r3, [sp, #32]
 8005a3e:	4650      	mov	r0, sl
 8005a40:	6859      	ldr	r1, [r3, #4]
 8005a42:	f001 fdf1 	bl	8007628 <_Balloc>
 8005a46:	9006      	str	r0, [sp, #24]
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	f43f af10 	beq.w	800586e <_strtod_l+0x47e>
 8005a4e:	9b08      	ldr	r3, [sp, #32]
 8005a50:	300c      	adds	r0, #12
 8005a52:	691a      	ldr	r2, [r3, #16]
 8005a54:	f103 010c 	add.w	r1, r3, #12
 8005a58:	3202      	adds	r2, #2
 8005a5a:	0092      	lsls	r2, r2, #2
 8005a5c:	f001 fdd6 	bl	800760c <memcpy>
 8005a60:	ab1c      	add	r3, sp, #112	; 0x70
 8005a62:	9301      	str	r3, [sp, #4]
 8005a64:	ab1b      	add	r3, sp, #108	; 0x6c
 8005a66:	9300      	str	r3, [sp, #0]
 8005a68:	4642      	mov	r2, r8
 8005a6a:	464b      	mov	r3, r9
 8005a6c:	4650      	mov	r0, sl
 8005a6e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8005a72:	f002 f9c3 	bl	8007dfc <__d2b>
 8005a76:	901a      	str	r0, [sp, #104]	; 0x68
 8005a78:	2800      	cmp	r0, #0
 8005a7a:	f43f aef8 	beq.w	800586e <_strtod_l+0x47e>
 8005a7e:	2101      	movs	r1, #1
 8005a80:	4650      	mov	r0, sl
 8005a82:	f001 ff11 	bl	80078a8 <__i2b>
 8005a86:	4603      	mov	r3, r0
 8005a88:	9004      	str	r0, [sp, #16]
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	f43f aeef 	beq.w	800586e <_strtod_l+0x47e>
 8005a90:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005a92:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005a94:	2d00      	cmp	r5, #0
 8005a96:	bfab      	itete	ge
 8005a98:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005a9a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8005a9c:	18ee      	addge	r6, r5, r3
 8005a9e:	1b5c      	sublt	r4, r3, r5
 8005aa0:	9b05      	ldr	r3, [sp, #20]
 8005aa2:	bfa8      	it	ge
 8005aa4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8005aa6:	eba5 0503 	sub.w	r5, r5, r3
 8005aaa:	4415      	add	r5, r2
 8005aac:	4b6e      	ldr	r3, [pc, #440]	; (8005c68 <_strtod_l+0x878>)
 8005aae:	f105 35ff 	add.w	r5, r5, #4294967295
 8005ab2:	bfb8      	it	lt
 8005ab4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005ab6:	429d      	cmp	r5, r3
 8005ab8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005abc:	f280 80c4 	bge.w	8005c48 <_strtod_l+0x858>
 8005ac0:	1b5b      	subs	r3, r3, r5
 8005ac2:	2b1f      	cmp	r3, #31
 8005ac4:	f04f 0701 	mov.w	r7, #1
 8005ac8:	eba2 0203 	sub.w	r2, r2, r3
 8005acc:	f300 80b1 	bgt.w	8005c32 <_strtod_l+0x842>
 8005ad0:	2500      	movs	r5, #0
 8005ad2:	fa07 f303 	lsl.w	r3, r7, r3
 8005ad6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ad8:	18b7      	adds	r7, r6, r2
 8005ada:	9b05      	ldr	r3, [sp, #20]
 8005adc:	42be      	cmp	r6, r7
 8005ade:	4414      	add	r4, r2
 8005ae0:	441c      	add	r4, r3
 8005ae2:	4633      	mov	r3, r6
 8005ae4:	bfa8      	it	ge
 8005ae6:	463b      	movge	r3, r7
 8005ae8:	42a3      	cmp	r3, r4
 8005aea:	bfa8      	it	ge
 8005aec:	4623      	movge	r3, r4
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	bfc2      	ittt	gt
 8005af2:	1aff      	subgt	r7, r7, r3
 8005af4:	1ae4      	subgt	r4, r4, r3
 8005af6:	1af6      	subgt	r6, r6, r3
 8005af8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	dd17      	ble.n	8005b2e <_strtod_l+0x73e>
 8005afe:	461a      	mov	r2, r3
 8005b00:	4650      	mov	r0, sl
 8005b02:	9904      	ldr	r1, [sp, #16]
 8005b04:	f001 ff8e 	bl	8007a24 <__pow5mult>
 8005b08:	9004      	str	r0, [sp, #16]
 8005b0a:	2800      	cmp	r0, #0
 8005b0c:	f43f aeaf 	beq.w	800586e <_strtod_l+0x47e>
 8005b10:	4601      	mov	r1, r0
 8005b12:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005b14:	4650      	mov	r0, sl
 8005b16:	f001 fedd 	bl	80078d4 <__multiply>
 8005b1a:	9009      	str	r0, [sp, #36]	; 0x24
 8005b1c:	2800      	cmp	r0, #0
 8005b1e:	f43f aea6 	beq.w	800586e <_strtod_l+0x47e>
 8005b22:	4650      	mov	r0, sl
 8005b24:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005b26:	f001 fdbf 	bl	80076a8 <_Bfree>
 8005b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b2c:	931a      	str	r3, [sp, #104]	; 0x68
 8005b2e:	2f00      	cmp	r7, #0
 8005b30:	f300 808e 	bgt.w	8005c50 <_strtod_l+0x860>
 8005b34:	9b07      	ldr	r3, [sp, #28]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	dd08      	ble.n	8005b4c <_strtod_l+0x75c>
 8005b3a:	4650      	mov	r0, sl
 8005b3c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005b3e:	9906      	ldr	r1, [sp, #24]
 8005b40:	f001 ff70 	bl	8007a24 <__pow5mult>
 8005b44:	9006      	str	r0, [sp, #24]
 8005b46:	2800      	cmp	r0, #0
 8005b48:	f43f ae91 	beq.w	800586e <_strtod_l+0x47e>
 8005b4c:	2c00      	cmp	r4, #0
 8005b4e:	dd08      	ble.n	8005b62 <_strtod_l+0x772>
 8005b50:	4622      	mov	r2, r4
 8005b52:	4650      	mov	r0, sl
 8005b54:	9906      	ldr	r1, [sp, #24]
 8005b56:	f001 ffbf 	bl	8007ad8 <__lshift>
 8005b5a:	9006      	str	r0, [sp, #24]
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	f43f ae86 	beq.w	800586e <_strtod_l+0x47e>
 8005b62:	2e00      	cmp	r6, #0
 8005b64:	dd08      	ble.n	8005b78 <_strtod_l+0x788>
 8005b66:	4632      	mov	r2, r6
 8005b68:	4650      	mov	r0, sl
 8005b6a:	9904      	ldr	r1, [sp, #16]
 8005b6c:	f001 ffb4 	bl	8007ad8 <__lshift>
 8005b70:	9004      	str	r0, [sp, #16]
 8005b72:	2800      	cmp	r0, #0
 8005b74:	f43f ae7b 	beq.w	800586e <_strtod_l+0x47e>
 8005b78:	4650      	mov	r0, sl
 8005b7a:	9a06      	ldr	r2, [sp, #24]
 8005b7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005b7e:	f002 f837 	bl	8007bf0 <__mdiff>
 8005b82:	4683      	mov	fp, r0
 8005b84:	2800      	cmp	r0, #0
 8005b86:	f43f ae72 	beq.w	800586e <_strtod_l+0x47e>
 8005b8a:	2400      	movs	r4, #0
 8005b8c:	68c3      	ldr	r3, [r0, #12]
 8005b8e:	9904      	ldr	r1, [sp, #16]
 8005b90:	60c4      	str	r4, [r0, #12]
 8005b92:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b94:	f002 f810 	bl	8007bb8 <__mcmp>
 8005b98:	42a0      	cmp	r0, r4
 8005b9a:	da6b      	bge.n	8005c74 <_strtod_l+0x884>
 8005b9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b9e:	ea53 0308 	orrs.w	r3, r3, r8
 8005ba2:	f040 8091 	bne.w	8005cc8 <_strtod_l+0x8d8>
 8005ba6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f040 808c 	bne.w	8005cc8 <_strtod_l+0x8d8>
 8005bb0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005bb4:	0d1b      	lsrs	r3, r3, #20
 8005bb6:	051b      	lsls	r3, r3, #20
 8005bb8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005bbc:	f240 8084 	bls.w	8005cc8 <_strtod_l+0x8d8>
 8005bc0:	f8db 3014 	ldr.w	r3, [fp, #20]
 8005bc4:	b91b      	cbnz	r3, 8005bce <_strtod_l+0x7de>
 8005bc6:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	dd7c      	ble.n	8005cc8 <_strtod_l+0x8d8>
 8005bce:	4659      	mov	r1, fp
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	4650      	mov	r0, sl
 8005bd4:	f001 ff80 	bl	8007ad8 <__lshift>
 8005bd8:	9904      	ldr	r1, [sp, #16]
 8005bda:	4683      	mov	fp, r0
 8005bdc:	f001 ffec 	bl	8007bb8 <__mcmp>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	dd71      	ble.n	8005cc8 <_strtod_l+0x8d8>
 8005be4:	9905      	ldr	r1, [sp, #20]
 8005be6:	464b      	mov	r3, r9
 8005be8:	4a20      	ldr	r2, [pc, #128]	; (8005c6c <_strtod_l+0x87c>)
 8005bea:	2900      	cmp	r1, #0
 8005bec:	f000 808c 	beq.w	8005d08 <_strtod_l+0x918>
 8005bf0:	ea02 0109 	and.w	r1, r2, r9
 8005bf4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005bf8:	f300 8086 	bgt.w	8005d08 <_strtod_l+0x918>
 8005bfc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005c00:	f77f aeaa 	ble.w	8005958 <_strtod_l+0x568>
 8005c04:	4640      	mov	r0, r8
 8005c06:	4649      	mov	r1, r9
 8005c08:	4b19      	ldr	r3, [pc, #100]	; (8005c70 <_strtod_l+0x880>)
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f7fa fc6e 	bl	80004ec <__aeabi_dmul>
 8005c10:	460b      	mov	r3, r1
 8005c12:	4303      	orrs	r3, r0
 8005c14:	bf08      	it	eq
 8005c16:	2322      	moveq	r3, #34	; 0x22
 8005c18:	4680      	mov	r8, r0
 8005c1a:	4689      	mov	r9, r1
 8005c1c:	bf08      	it	eq
 8005c1e:	f8ca 3000 	streq.w	r3, [sl]
 8005c22:	e62f      	b.n	8005884 <_strtod_l+0x494>
 8005c24:	f04f 32ff 	mov.w	r2, #4294967295
 8005c28:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2c:	ea03 0808 	and.w	r8, r3, r8
 8005c30:	e6e0      	b.n	80059f4 <_strtod_l+0x604>
 8005c32:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8005c36:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8005c3a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005c3e:	35e2      	adds	r5, #226	; 0xe2
 8005c40:	fa07 f505 	lsl.w	r5, r7, r5
 8005c44:	970f      	str	r7, [sp, #60]	; 0x3c
 8005c46:	e747      	b.n	8005ad8 <_strtod_l+0x6e8>
 8005c48:	2301      	movs	r3, #1
 8005c4a:	2500      	movs	r5, #0
 8005c4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c4e:	e743      	b.n	8005ad8 <_strtod_l+0x6e8>
 8005c50:	463a      	mov	r2, r7
 8005c52:	4650      	mov	r0, sl
 8005c54:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005c56:	f001 ff3f 	bl	8007ad8 <__lshift>
 8005c5a:	901a      	str	r0, [sp, #104]	; 0x68
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	f47f af69 	bne.w	8005b34 <_strtod_l+0x744>
 8005c62:	e604      	b.n	800586e <_strtod_l+0x47e>
 8005c64:	08009088 	.word	0x08009088
 8005c68:	fffffc02 	.word	0xfffffc02
 8005c6c:	7ff00000 	.word	0x7ff00000
 8005c70:	39500000 	.word	0x39500000
 8005c74:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005c78:	d165      	bne.n	8005d46 <_strtod_l+0x956>
 8005c7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c80:	b35a      	cbz	r2, 8005cda <_strtod_l+0x8ea>
 8005c82:	4a99      	ldr	r2, [pc, #612]	; (8005ee8 <_strtod_l+0xaf8>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d12b      	bne.n	8005ce0 <_strtod_l+0x8f0>
 8005c88:	9b05      	ldr	r3, [sp, #20]
 8005c8a:	4641      	mov	r1, r8
 8005c8c:	b303      	cbz	r3, 8005cd0 <_strtod_l+0x8e0>
 8005c8e:	464a      	mov	r2, r9
 8005c90:	4b96      	ldr	r3, [pc, #600]	; (8005eec <_strtod_l+0xafc>)
 8005c92:	4013      	ands	r3, r2
 8005c94:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005c98:	f04f 32ff 	mov.w	r2, #4294967295
 8005c9c:	d81b      	bhi.n	8005cd6 <_strtod_l+0x8e6>
 8005c9e:	0d1b      	lsrs	r3, r3, #20
 8005ca0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca8:	4299      	cmp	r1, r3
 8005caa:	d119      	bne.n	8005ce0 <_strtod_l+0x8f0>
 8005cac:	4b90      	ldr	r3, [pc, #576]	; (8005ef0 <_strtod_l+0xb00>)
 8005cae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d102      	bne.n	8005cba <_strtod_l+0x8ca>
 8005cb4:	3101      	adds	r1, #1
 8005cb6:	f43f adda 	beq.w	800586e <_strtod_l+0x47e>
 8005cba:	f04f 0800 	mov.w	r8, #0
 8005cbe:	4b8b      	ldr	r3, [pc, #556]	; (8005eec <_strtod_l+0xafc>)
 8005cc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cc2:	401a      	ands	r2, r3
 8005cc4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8005cc8:	9b05      	ldr	r3, [sp, #20]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d19a      	bne.n	8005c04 <_strtod_l+0x814>
 8005cce:	e5d9      	b.n	8005884 <_strtod_l+0x494>
 8005cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8005cd4:	e7e8      	b.n	8005ca8 <_strtod_l+0x8b8>
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	e7e6      	b.n	8005ca8 <_strtod_l+0x8b8>
 8005cda:	ea53 0308 	orrs.w	r3, r3, r8
 8005cde:	d081      	beq.n	8005be4 <_strtod_l+0x7f4>
 8005ce0:	b1e5      	cbz	r5, 8005d1c <_strtod_l+0x92c>
 8005ce2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ce4:	421d      	tst	r5, r3
 8005ce6:	d0ef      	beq.n	8005cc8 <_strtod_l+0x8d8>
 8005ce8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cea:	4640      	mov	r0, r8
 8005cec:	4649      	mov	r1, r9
 8005cee:	9a05      	ldr	r2, [sp, #20]
 8005cf0:	b1c3      	cbz	r3, 8005d24 <_strtod_l+0x934>
 8005cf2:	f7ff fb5a 	bl	80053aa <sulp>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005cfe:	f7fa fa3f 	bl	8000180 <__adddf3>
 8005d02:	4680      	mov	r8, r0
 8005d04:	4689      	mov	r9, r1
 8005d06:	e7df      	b.n	8005cc8 <_strtod_l+0x8d8>
 8005d08:	4013      	ands	r3, r2
 8005d0a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005d0e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005d12:	f04f 38ff 	mov.w	r8, #4294967295
 8005d16:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005d1a:	e7d5      	b.n	8005cc8 <_strtod_l+0x8d8>
 8005d1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d1e:	ea13 0f08 	tst.w	r3, r8
 8005d22:	e7e0      	b.n	8005ce6 <_strtod_l+0x8f6>
 8005d24:	f7ff fb41 	bl	80053aa <sulp>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d30:	f7fa fa24 	bl	800017c <__aeabi_dsub>
 8005d34:	2200      	movs	r2, #0
 8005d36:	2300      	movs	r3, #0
 8005d38:	4680      	mov	r8, r0
 8005d3a:	4689      	mov	r9, r1
 8005d3c:	f7fa fe3e 	bl	80009bc <__aeabi_dcmpeq>
 8005d40:	2800      	cmp	r0, #0
 8005d42:	d0c1      	beq.n	8005cc8 <_strtod_l+0x8d8>
 8005d44:	e608      	b.n	8005958 <_strtod_l+0x568>
 8005d46:	4658      	mov	r0, fp
 8005d48:	9904      	ldr	r1, [sp, #16]
 8005d4a:	f002 f8b3 	bl	8007eb4 <__ratio>
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d54:	4606      	mov	r6, r0
 8005d56:	460f      	mov	r7, r1
 8005d58:	f7fa fe44 	bl	80009e4 <__aeabi_dcmple>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	d070      	beq.n	8005e42 <_strtod_l+0xa52>
 8005d60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d042      	beq.n	8005dec <_strtod_l+0x9fc>
 8005d66:	2600      	movs	r6, #0
 8005d68:	4f62      	ldr	r7, [pc, #392]	; (8005ef4 <_strtod_l+0xb04>)
 8005d6a:	4d62      	ldr	r5, [pc, #392]	; (8005ef4 <_strtod_l+0xb04>)
 8005d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d72:	0d1b      	lsrs	r3, r3, #20
 8005d74:	051b      	lsls	r3, r3, #20
 8005d76:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005d7a:	4b5f      	ldr	r3, [pc, #380]	; (8005ef8 <_strtod_l+0xb08>)
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	f040 80c3 	bne.w	8005f08 <_strtod_l+0xb18>
 8005d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d84:	4640      	mov	r0, r8
 8005d86:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8005d8a:	4649      	mov	r1, r9
 8005d8c:	f001 ffbc 	bl	8007d08 <__ulp>
 8005d90:	4602      	mov	r2, r0
 8005d92:	460b      	mov	r3, r1
 8005d94:	4630      	mov	r0, r6
 8005d96:	4639      	mov	r1, r7
 8005d98:	f7fa fba8 	bl	80004ec <__aeabi_dmul>
 8005d9c:	4642      	mov	r2, r8
 8005d9e:	464b      	mov	r3, r9
 8005da0:	f7fa f9ee 	bl	8000180 <__adddf3>
 8005da4:	460b      	mov	r3, r1
 8005da6:	4951      	ldr	r1, [pc, #324]	; (8005eec <_strtod_l+0xafc>)
 8005da8:	4a54      	ldr	r2, [pc, #336]	; (8005efc <_strtod_l+0xb0c>)
 8005daa:	4019      	ands	r1, r3
 8005dac:	4291      	cmp	r1, r2
 8005dae:	4680      	mov	r8, r0
 8005db0:	d95d      	bls.n	8005e6e <_strtod_l+0xa7e>
 8005db2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005db4:	4b4e      	ldr	r3, [pc, #312]	; (8005ef0 <_strtod_l+0xb00>)
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d103      	bne.n	8005dc2 <_strtod_l+0x9d2>
 8005dba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	f43f ad56 	beq.w	800586e <_strtod_l+0x47e>
 8005dc2:	f04f 38ff 	mov.w	r8, #4294967295
 8005dc6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8005ef0 <_strtod_l+0xb00>
 8005dca:	4650      	mov	r0, sl
 8005dcc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005dce:	f001 fc6b 	bl	80076a8 <_Bfree>
 8005dd2:	4650      	mov	r0, sl
 8005dd4:	9906      	ldr	r1, [sp, #24]
 8005dd6:	f001 fc67 	bl	80076a8 <_Bfree>
 8005dda:	4650      	mov	r0, sl
 8005ddc:	9904      	ldr	r1, [sp, #16]
 8005dde:	f001 fc63 	bl	80076a8 <_Bfree>
 8005de2:	4659      	mov	r1, fp
 8005de4:	4650      	mov	r0, sl
 8005de6:	f001 fc5f 	bl	80076a8 <_Bfree>
 8005dea:	e627      	b.n	8005a3c <_strtod_l+0x64c>
 8005dec:	f1b8 0f00 	cmp.w	r8, #0
 8005df0:	d119      	bne.n	8005e26 <_strtod_l+0xa36>
 8005df2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005df8:	b9e3      	cbnz	r3, 8005e34 <_strtod_l+0xa44>
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	4630      	mov	r0, r6
 8005dfe:	4639      	mov	r1, r7
 8005e00:	4b3c      	ldr	r3, [pc, #240]	; (8005ef4 <_strtod_l+0xb04>)
 8005e02:	f7fa fde5 	bl	80009d0 <__aeabi_dcmplt>
 8005e06:	b9c8      	cbnz	r0, 8005e3c <_strtod_l+0xa4c>
 8005e08:	2200      	movs	r2, #0
 8005e0a:	4630      	mov	r0, r6
 8005e0c:	4639      	mov	r1, r7
 8005e0e:	4b3c      	ldr	r3, [pc, #240]	; (8005f00 <_strtod_l+0xb10>)
 8005e10:	f7fa fb6c 	bl	80004ec <__aeabi_dmul>
 8005e14:	4604      	mov	r4, r0
 8005e16:	460d      	mov	r5, r1
 8005e18:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005e1c:	9416      	str	r4, [sp, #88]	; 0x58
 8005e1e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005e20:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8005e24:	e7a2      	b.n	8005d6c <_strtod_l+0x97c>
 8005e26:	f1b8 0f01 	cmp.w	r8, #1
 8005e2a:	d103      	bne.n	8005e34 <_strtod_l+0xa44>
 8005e2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f43f ad92 	beq.w	8005958 <_strtod_l+0x568>
 8005e34:	2600      	movs	r6, #0
 8005e36:	2400      	movs	r4, #0
 8005e38:	4f32      	ldr	r7, [pc, #200]	; (8005f04 <_strtod_l+0xb14>)
 8005e3a:	e796      	b.n	8005d6a <_strtod_l+0x97a>
 8005e3c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005e3e:	4d30      	ldr	r5, [pc, #192]	; (8005f00 <_strtod_l+0xb10>)
 8005e40:	e7ea      	b.n	8005e18 <_strtod_l+0xa28>
 8005e42:	4b2f      	ldr	r3, [pc, #188]	; (8005f00 <_strtod_l+0xb10>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	4630      	mov	r0, r6
 8005e48:	4639      	mov	r1, r7
 8005e4a:	f7fa fb4f 	bl	80004ec <__aeabi_dmul>
 8005e4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e50:	4604      	mov	r4, r0
 8005e52:	460d      	mov	r5, r1
 8005e54:	b933      	cbnz	r3, 8005e64 <_strtod_l+0xa74>
 8005e56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e5a:	9010      	str	r0, [sp, #64]	; 0x40
 8005e5c:	9311      	str	r3, [sp, #68]	; 0x44
 8005e5e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005e62:	e783      	b.n	8005d6c <_strtod_l+0x97c>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005e6c:	e7f7      	b.n	8005e5e <_strtod_l+0xa6e>
 8005e6e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005e72:	9b05      	ldr	r3, [sp, #20]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1a8      	bne.n	8005dca <_strtod_l+0x9da>
 8005e78:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e7e:	0d1b      	lsrs	r3, r3, #20
 8005e80:	051b      	lsls	r3, r3, #20
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d1a1      	bne.n	8005dca <_strtod_l+0x9da>
 8005e86:	4620      	mov	r0, r4
 8005e88:	4629      	mov	r1, r5
 8005e8a:	f7fb f94b 	bl	8001124 <__aeabi_d2lz>
 8005e8e:	f7fa faff 	bl	8000490 <__aeabi_l2d>
 8005e92:	4602      	mov	r2, r0
 8005e94:	460b      	mov	r3, r1
 8005e96:	4620      	mov	r0, r4
 8005e98:	4629      	mov	r1, r5
 8005e9a:	f7fa f96f 	bl	800017c <__aeabi_dsub>
 8005e9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ea0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ea4:	ea43 0308 	orr.w	r3, r3, r8
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	4604      	mov	r4, r0
 8005eac:	460d      	mov	r5, r1
 8005eae:	d066      	beq.n	8005f7e <_strtod_l+0xb8e>
 8005eb0:	a309      	add	r3, pc, #36	; (adr r3, 8005ed8 <_strtod_l+0xae8>)
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	f7fa fd8b 	bl	80009d0 <__aeabi_dcmplt>
 8005eba:	2800      	cmp	r0, #0
 8005ebc:	f47f ace2 	bne.w	8005884 <_strtod_l+0x494>
 8005ec0:	a307      	add	r3, pc, #28	; (adr r3, 8005ee0 <_strtod_l+0xaf0>)
 8005ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec6:	4620      	mov	r0, r4
 8005ec8:	4629      	mov	r1, r5
 8005eca:	f7fa fd9f 	bl	8000a0c <__aeabi_dcmpgt>
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	f43f af7b 	beq.w	8005dca <_strtod_l+0x9da>
 8005ed4:	e4d6      	b.n	8005884 <_strtod_l+0x494>
 8005ed6:	bf00      	nop
 8005ed8:	94a03595 	.word	0x94a03595
 8005edc:	3fdfffff 	.word	0x3fdfffff
 8005ee0:	35afe535 	.word	0x35afe535
 8005ee4:	3fe00000 	.word	0x3fe00000
 8005ee8:	000fffff 	.word	0x000fffff
 8005eec:	7ff00000 	.word	0x7ff00000
 8005ef0:	7fefffff 	.word	0x7fefffff
 8005ef4:	3ff00000 	.word	0x3ff00000
 8005ef8:	7fe00000 	.word	0x7fe00000
 8005efc:	7c9fffff 	.word	0x7c9fffff
 8005f00:	3fe00000 	.word	0x3fe00000
 8005f04:	bff00000 	.word	0xbff00000
 8005f08:	9b05      	ldr	r3, [sp, #20]
 8005f0a:	b313      	cbz	r3, 8005f52 <_strtod_l+0xb62>
 8005f0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f0e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005f12:	d81e      	bhi.n	8005f52 <_strtod_l+0xb62>
 8005f14:	a326      	add	r3, pc, #152	; (adr r3, 8005fb0 <_strtod_l+0xbc0>)
 8005f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	4629      	mov	r1, r5
 8005f1e:	f7fa fd61 	bl	80009e4 <__aeabi_dcmple>
 8005f22:	b190      	cbz	r0, 8005f4a <_strtod_l+0xb5a>
 8005f24:	4629      	mov	r1, r5
 8005f26:	4620      	mov	r0, r4
 8005f28:	f7fa fdb8 	bl	8000a9c <__aeabi_d2uiz>
 8005f2c:	2801      	cmp	r0, #1
 8005f2e:	bf38      	it	cc
 8005f30:	2001      	movcc	r0, #1
 8005f32:	f7fa fa61 	bl	80003f8 <__aeabi_ui2d>
 8005f36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f38:	4604      	mov	r4, r0
 8005f3a:	460d      	mov	r5, r1
 8005f3c:	b9d3      	cbnz	r3, 8005f74 <_strtod_l+0xb84>
 8005f3e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f42:	9012      	str	r0, [sp, #72]	; 0x48
 8005f44:	9313      	str	r3, [sp, #76]	; 0x4c
 8005f46:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005f4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005f4c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005f50:	1a9f      	subs	r7, r3, r2
 8005f52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f56:	f001 fed7 	bl	8007d08 <__ulp>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	4630      	mov	r0, r6
 8005f60:	4639      	mov	r1, r7
 8005f62:	f7fa fac3 	bl	80004ec <__aeabi_dmul>
 8005f66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005f6a:	f7fa f909 	bl	8000180 <__adddf3>
 8005f6e:	4680      	mov	r8, r0
 8005f70:	4689      	mov	r9, r1
 8005f72:	e77e      	b.n	8005e72 <_strtod_l+0xa82>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005f7c:	e7e3      	b.n	8005f46 <_strtod_l+0xb56>
 8005f7e:	a30e      	add	r3, pc, #56	; (adr r3, 8005fb8 <_strtod_l+0xbc8>)
 8005f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f84:	f7fa fd24 	bl	80009d0 <__aeabi_dcmplt>
 8005f88:	e7a1      	b.n	8005ece <_strtod_l+0xade>
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	930a      	str	r3, [sp, #40]	; 0x28
 8005f8e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005f90:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005f92:	6013      	str	r3, [r2, #0]
 8005f94:	f7ff ba71 	b.w	800547a <_strtod_l+0x8a>
 8005f98:	2a65      	cmp	r2, #101	; 0x65
 8005f9a:	f43f ab63 	beq.w	8005664 <_strtod_l+0x274>
 8005f9e:	2a45      	cmp	r2, #69	; 0x45
 8005fa0:	f43f ab60 	beq.w	8005664 <_strtod_l+0x274>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	f7ff bb95 	b.w	80056d4 <_strtod_l+0x2e4>
 8005faa:	bf00      	nop
 8005fac:	f3af 8000 	nop.w
 8005fb0:	ffc00000 	.word	0xffc00000
 8005fb4:	41dfffff 	.word	0x41dfffff
 8005fb8:	94a03595 	.word	0x94a03595
 8005fbc:	3fcfffff 	.word	0x3fcfffff

08005fc0 <_strtod_r>:
 8005fc0:	4b01      	ldr	r3, [pc, #4]	; (8005fc8 <_strtod_r+0x8>)
 8005fc2:	f7ff ba15 	b.w	80053f0 <_strtod_l>
 8005fc6:	bf00      	nop
 8005fc8:	2000007c 	.word	0x2000007c

08005fcc <strtok>:
 8005fcc:	4b16      	ldr	r3, [pc, #88]	; (8006028 <strtok+0x5c>)
 8005fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fd2:	681f      	ldr	r7, [r3, #0]
 8005fd4:	4605      	mov	r5, r0
 8005fd6:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8005fd8:	460e      	mov	r6, r1
 8005fda:	b9ec      	cbnz	r4, 8006018 <strtok+0x4c>
 8005fdc:	2050      	movs	r0, #80	; 0x50
 8005fde:	f001 faed 	bl	80075bc <malloc>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	65b8      	str	r0, [r7, #88]	; 0x58
 8005fe6:	b920      	cbnz	r0, 8005ff2 <strtok+0x26>
 8005fe8:	2157      	movs	r1, #87	; 0x57
 8005fea:	4b10      	ldr	r3, [pc, #64]	; (800602c <strtok+0x60>)
 8005fec:	4810      	ldr	r0, [pc, #64]	; (8006030 <strtok+0x64>)
 8005fee:	f000 f8d1 	bl	8006194 <__assert_func>
 8005ff2:	e9c0 4400 	strd	r4, r4, [r0]
 8005ff6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005ffa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005ffe:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006002:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006006:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800600a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800600e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8006012:	6184      	str	r4, [r0, #24]
 8006014:	7704      	strb	r4, [r0, #28]
 8006016:	6244      	str	r4, [r0, #36]	; 0x24
 8006018:	4631      	mov	r1, r6
 800601a:	4628      	mov	r0, r5
 800601c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800601e:	2301      	movs	r3, #1
 8006020:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006024:	f000 b806 	b.w	8006034 <__strtok_r>
 8006028:	20000014 	.word	0x20000014
 800602c:	080090b0 	.word	0x080090b0
 8006030:	080090c7 	.word	0x080090c7

08006034 <__strtok_r>:
 8006034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006036:	b908      	cbnz	r0, 800603c <__strtok_r+0x8>
 8006038:	6810      	ldr	r0, [r2, #0]
 800603a:	b188      	cbz	r0, 8006060 <__strtok_r+0x2c>
 800603c:	4604      	mov	r4, r0
 800603e:	460f      	mov	r7, r1
 8006040:	4620      	mov	r0, r4
 8006042:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006046:	f817 6b01 	ldrb.w	r6, [r7], #1
 800604a:	b91e      	cbnz	r6, 8006054 <__strtok_r+0x20>
 800604c:	b965      	cbnz	r5, 8006068 <__strtok_r+0x34>
 800604e:	4628      	mov	r0, r5
 8006050:	6015      	str	r5, [r2, #0]
 8006052:	e005      	b.n	8006060 <__strtok_r+0x2c>
 8006054:	42b5      	cmp	r5, r6
 8006056:	d1f6      	bne.n	8006046 <__strtok_r+0x12>
 8006058:	2b00      	cmp	r3, #0
 800605a:	d1f0      	bne.n	800603e <__strtok_r+0xa>
 800605c:	6014      	str	r4, [r2, #0]
 800605e:	7003      	strb	r3, [r0, #0]
 8006060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006062:	461c      	mov	r4, r3
 8006064:	e00c      	b.n	8006080 <__strtok_r+0x4c>
 8006066:	b915      	cbnz	r5, 800606e <__strtok_r+0x3a>
 8006068:	460e      	mov	r6, r1
 800606a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800606e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006072:	42ab      	cmp	r3, r5
 8006074:	d1f7      	bne.n	8006066 <__strtok_r+0x32>
 8006076:	2b00      	cmp	r3, #0
 8006078:	d0f3      	beq.n	8006062 <__strtok_r+0x2e>
 800607a:	2300      	movs	r3, #0
 800607c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006080:	6014      	str	r4, [r2, #0]
 8006082:	e7ed      	b.n	8006060 <__strtok_r+0x2c>

08006084 <_strtol_l.constprop.0>:
 8006084:	2b01      	cmp	r3, #1
 8006086:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800608a:	4680      	mov	r8, r0
 800608c:	d001      	beq.n	8006092 <_strtol_l.constprop.0+0xe>
 800608e:	2b24      	cmp	r3, #36	; 0x24
 8006090:	d906      	bls.n	80060a0 <_strtol_l.constprop.0+0x1c>
 8006092:	f7fe fa7f 	bl	8004594 <__errno>
 8006096:	2316      	movs	r3, #22
 8006098:	6003      	str	r3, [r0, #0]
 800609a:	2000      	movs	r0, #0
 800609c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a0:	460d      	mov	r5, r1
 80060a2:	4f35      	ldr	r7, [pc, #212]	; (8006178 <_strtol_l.constprop.0+0xf4>)
 80060a4:	4628      	mov	r0, r5
 80060a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80060aa:	5de6      	ldrb	r6, [r4, r7]
 80060ac:	f016 0608 	ands.w	r6, r6, #8
 80060b0:	d1f8      	bne.n	80060a4 <_strtol_l.constprop.0+0x20>
 80060b2:	2c2d      	cmp	r4, #45	; 0x2d
 80060b4:	d12f      	bne.n	8006116 <_strtol_l.constprop.0+0x92>
 80060b6:	2601      	movs	r6, #1
 80060b8:	782c      	ldrb	r4, [r5, #0]
 80060ba:	1c85      	adds	r5, r0, #2
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d057      	beq.n	8006170 <_strtol_l.constprop.0+0xec>
 80060c0:	2b10      	cmp	r3, #16
 80060c2:	d109      	bne.n	80060d8 <_strtol_l.constprop.0+0x54>
 80060c4:	2c30      	cmp	r4, #48	; 0x30
 80060c6:	d107      	bne.n	80060d8 <_strtol_l.constprop.0+0x54>
 80060c8:	7828      	ldrb	r0, [r5, #0]
 80060ca:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80060ce:	2858      	cmp	r0, #88	; 0x58
 80060d0:	d149      	bne.n	8006166 <_strtol_l.constprop.0+0xe2>
 80060d2:	2310      	movs	r3, #16
 80060d4:	786c      	ldrb	r4, [r5, #1]
 80060d6:	3502      	adds	r5, #2
 80060d8:	2700      	movs	r7, #0
 80060da:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80060de:	f10e 3eff 	add.w	lr, lr, #4294967295
 80060e2:	fbbe f9f3 	udiv	r9, lr, r3
 80060e6:	4638      	mov	r0, r7
 80060e8:	fb03 ea19 	mls	sl, r3, r9, lr
 80060ec:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80060f0:	f1bc 0f09 	cmp.w	ip, #9
 80060f4:	d814      	bhi.n	8006120 <_strtol_l.constprop.0+0x9c>
 80060f6:	4664      	mov	r4, ip
 80060f8:	42a3      	cmp	r3, r4
 80060fa:	dd22      	ble.n	8006142 <_strtol_l.constprop.0+0xbe>
 80060fc:	2f00      	cmp	r7, #0
 80060fe:	db1d      	blt.n	800613c <_strtol_l.constprop.0+0xb8>
 8006100:	4581      	cmp	r9, r0
 8006102:	d31b      	bcc.n	800613c <_strtol_l.constprop.0+0xb8>
 8006104:	d101      	bne.n	800610a <_strtol_l.constprop.0+0x86>
 8006106:	45a2      	cmp	sl, r4
 8006108:	db18      	blt.n	800613c <_strtol_l.constprop.0+0xb8>
 800610a:	2701      	movs	r7, #1
 800610c:	fb00 4003 	mla	r0, r0, r3, r4
 8006110:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006114:	e7ea      	b.n	80060ec <_strtol_l.constprop.0+0x68>
 8006116:	2c2b      	cmp	r4, #43	; 0x2b
 8006118:	bf04      	itt	eq
 800611a:	782c      	ldrbeq	r4, [r5, #0]
 800611c:	1c85      	addeq	r5, r0, #2
 800611e:	e7cd      	b.n	80060bc <_strtol_l.constprop.0+0x38>
 8006120:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006124:	f1bc 0f19 	cmp.w	ip, #25
 8006128:	d801      	bhi.n	800612e <_strtol_l.constprop.0+0xaa>
 800612a:	3c37      	subs	r4, #55	; 0x37
 800612c:	e7e4      	b.n	80060f8 <_strtol_l.constprop.0+0x74>
 800612e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006132:	f1bc 0f19 	cmp.w	ip, #25
 8006136:	d804      	bhi.n	8006142 <_strtol_l.constprop.0+0xbe>
 8006138:	3c57      	subs	r4, #87	; 0x57
 800613a:	e7dd      	b.n	80060f8 <_strtol_l.constprop.0+0x74>
 800613c:	f04f 37ff 	mov.w	r7, #4294967295
 8006140:	e7e6      	b.n	8006110 <_strtol_l.constprop.0+0x8c>
 8006142:	2f00      	cmp	r7, #0
 8006144:	da07      	bge.n	8006156 <_strtol_l.constprop.0+0xd2>
 8006146:	2322      	movs	r3, #34	; 0x22
 8006148:	4670      	mov	r0, lr
 800614a:	f8c8 3000 	str.w	r3, [r8]
 800614e:	2a00      	cmp	r2, #0
 8006150:	d0a4      	beq.n	800609c <_strtol_l.constprop.0+0x18>
 8006152:	1e69      	subs	r1, r5, #1
 8006154:	e005      	b.n	8006162 <_strtol_l.constprop.0+0xde>
 8006156:	b106      	cbz	r6, 800615a <_strtol_l.constprop.0+0xd6>
 8006158:	4240      	negs	r0, r0
 800615a:	2a00      	cmp	r2, #0
 800615c:	d09e      	beq.n	800609c <_strtol_l.constprop.0+0x18>
 800615e:	2f00      	cmp	r7, #0
 8006160:	d1f7      	bne.n	8006152 <_strtol_l.constprop.0+0xce>
 8006162:	6011      	str	r1, [r2, #0]
 8006164:	e79a      	b.n	800609c <_strtol_l.constprop.0+0x18>
 8006166:	2430      	movs	r4, #48	; 0x30
 8006168:	2b00      	cmp	r3, #0
 800616a:	d1b5      	bne.n	80060d8 <_strtol_l.constprop.0+0x54>
 800616c:	2308      	movs	r3, #8
 800616e:	e7b3      	b.n	80060d8 <_strtol_l.constprop.0+0x54>
 8006170:	2c30      	cmp	r4, #48	; 0x30
 8006172:	d0a9      	beq.n	80060c8 <_strtol_l.constprop.0+0x44>
 8006174:	230a      	movs	r3, #10
 8006176:	e7af      	b.n	80060d8 <_strtol_l.constprop.0+0x54>
 8006178:	08009161 	.word	0x08009161

0800617c <_strtol_r>:
 800617c:	f7ff bf82 	b.w	8006084 <_strtol_l.constprop.0>

08006180 <strtol>:
 8006180:	4613      	mov	r3, r2
 8006182:	460a      	mov	r2, r1
 8006184:	4601      	mov	r1, r0
 8006186:	4802      	ldr	r0, [pc, #8]	; (8006190 <strtol+0x10>)
 8006188:	6800      	ldr	r0, [r0, #0]
 800618a:	f7ff bf7b 	b.w	8006084 <_strtol_l.constprop.0>
 800618e:	bf00      	nop
 8006190:	20000014 	.word	0x20000014

08006194 <__assert_func>:
 8006194:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006196:	4614      	mov	r4, r2
 8006198:	461a      	mov	r2, r3
 800619a:	4b09      	ldr	r3, [pc, #36]	; (80061c0 <__assert_func+0x2c>)
 800619c:	4605      	mov	r5, r0
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68d8      	ldr	r0, [r3, #12]
 80061a2:	b14c      	cbz	r4, 80061b8 <__assert_func+0x24>
 80061a4:	4b07      	ldr	r3, [pc, #28]	; (80061c4 <__assert_func+0x30>)
 80061a6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80061aa:	9100      	str	r1, [sp, #0]
 80061ac:	462b      	mov	r3, r5
 80061ae:	4906      	ldr	r1, [pc, #24]	; (80061c8 <__assert_func+0x34>)
 80061b0:	f000 fe88 	bl	8006ec4 <fiprintf>
 80061b4:	f002 fb8c 	bl	80088d0 <abort>
 80061b8:	4b04      	ldr	r3, [pc, #16]	; (80061cc <__assert_func+0x38>)
 80061ba:	461c      	mov	r4, r3
 80061bc:	e7f3      	b.n	80061a6 <__assert_func+0x12>
 80061be:	bf00      	nop
 80061c0:	20000014 	.word	0x20000014
 80061c4:	08009124 	.word	0x08009124
 80061c8:	08009131 	.word	0x08009131
 80061cc:	08008fe2 	.word	0x08008fe2

080061d0 <quorem>:
 80061d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d4:	6903      	ldr	r3, [r0, #16]
 80061d6:	690c      	ldr	r4, [r1, #16]
 80061d8:	4607      	mov	r7, r0
 80061da:	42a3      	cmp	r3, r4
 80061dc:	f2c0 8082 	blt.w	80062e4 <quorem+0x114>
 80061e0:	3c01      	subs	r4, #1
 80061e2:	f100 0514 	add.w	r5, r0, #20
 80061e6:	f101 0814 	add.w	r8, r1, #20
 80061ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061ee:	9301      	str	r3, [sp, #4]
 80061f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061f8:	3301      	adds	r3, #1
 80061fa:	429a      	cmp	r2, r3
 80061fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006200:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006204:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006208:	d331      	bcc.n	800626e <quorem+0x9e>
 800620a:	f04f 0e00 	mov.w	lr, #0
 800620e:	4640      	mov	r0, r8
 8006210:	46ac      	mov	ip, r5
 8006212:	46f2      	mov	sl, lr
 8006214:	f850 2b04 	ldr.w	r2, [r0], #4
 8006218:	b293      	uxth	r3, r2
 800621a:	fb06 e303 	mla	r3, r6, r3, lr
 800621e:	0c12      	lsrs	r2, r2, #16
 8006220:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006224:	b29b      	uxth	r3, r3
 8006226:	fb06 e202 	mla	r2, r6, r2, lr
 800622a:	ebaa 0303 	sub.w	r3, sl, r3
 800622e:	f8dc a000 	ldr.w	sl, [ip]
 8006232:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006236:	fa1f fa8a 	uxth.w	sl, sl
 800623a:	4453      	add	r3, sl
 800623c:	f8dc a000 	ldr.w	sl, [ip]
 8006240:	b292      	uxth	r2, r2
 8006242:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006246:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800624a:	b29b      	uxth	r3, r3
 800624c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006250:	4581      	cmp	r9, r0
 8006252:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006256:	f84c 3b04 	str.w	r3, [ip], #4
 800625a:	d2db      	bcs.n	8006214 <quorem+0x44>
 800625c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006260:	b92b      	cbnz	r3, 800626e <quorem+0x9e>
 8006262:	9b01      	ldr	r3, [sp, #4]
 8006264:	3b04      	subs	r3, #4
 8006266:	429d      	cmp	r5, r3
 8006268:	461a      	mov	r2, r3
 800626a:	d32f      	bcc.n	80062cc <quorem+0xfc>
 800626c:	613c      	str	r4, [r7, #16]
 800626e:	4638      	mov	r0, r7
 8006270:	f001 fca2 	bl	8007bb8 <__mcmp>
 8006274:	2800      	cmp	r0, #0
 8006276:	db25      	blt.n	80062c4 <quorem+0xf4>
 8006278:	4628      	mov	r0, r5
 800627a:	f04f 0c00 	mov.w	ip, #0
 800627e:	3601      	adds	r6, #1
 8006280:	f858 1b04 	ldr.w	r1, [r8], #4
 8006284:	f8d0 e000 	ldr.w	lr, [r0]
 8006288:	b28b      	uxth	r3, r1
 800628a:	ebac 0303 	sub.w	r3, ip, r3
 800628e:	fa1f f28e 	uxth.w	r2, lr
 8006292:	4413      	add	r3, r2
 8006294:	0c0a      	lsrs	r2, r1, #16
 8006296:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800629a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800629e:	b29b      	uxth	r3, r3
 80062a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062a4:	45c1      	cmp	r9, r8
 80062a6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80062aa:	f840 3b04 	str.w	r3, [r0], #4
 80062ae:	d2e7      	bcs.n	8006280 <quorem+0xb0>
 80062b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062b8:	b922      	cbnz	r2, 80062c4 <quorem+0xf4>
 80062ba:	3b04      	subs	r3, #4
 80062bc:	429d      	cmp	r5, r3
 80062be:	461a      	mov	r2, r3
 80062c0:	d30a      	bcc.n	80062d8 <quorem+0x108>
 80062c2:	613c      	str	r4, [r7, #16]
 80062c4:	4630      	mov	r0, r6
 80062c6:	b003      	add	sp, #12
 80062c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062cc:	6812      	ldr	r2, [r2, #0]
 80062ce:	3b04      	subs	r3, #4
 80062d0:	2a00      	cmp	r2, #0
 80062d2:	d1cb      	bne.n	800626c <quorem+0x9c>
 80062d4:	3c01      	subs	r4, #1
 80062d6:	e7c6      	b.n	8006266 <quorem+0x96>
 80062d8:	6812      	ldr	r2, [r2, #0]
 80062da:	3b04      	subs	r3, #4
 80062dc:	2a00      	cmp	r2, #0
 80062de:	d1f0      	bne.n	80062c2 <quorem+0xf2>
 80062e0:	3c01      	subs	r4, #1
 80062e2:	e7eb      	b.n	80062bc <quorem+0xec>
 80062e4:	2000      	movs	r0, #0
 80062e6:	e7ee      	b.n	80062c6 <quorem+0xf6>

080062e8 <_dtoa_r>:
 80062e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ec:	4616      	mov	r6, r2
 80062ee:	461f      	mov	r7, r3
 80062f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80062f2:	b099      	sub	sp, #100	; 0x64
 80062f4:	4605      	mov	r5, r0
 80062f6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80062fa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80062fe:	b974      	cbnz	r4, 800631e <_dtoa_r+0x36>
 8006300:	2010      	movs	r0, #16
 8006302:	f001 f95b 	bl	80075bc <malloc>
 8006306:	4602      	mov	r2, r0
 8006308:	6268      	str	r0, [r5, #36]	; 0x24
 800630a:	b920      	cbnz	r0, 8006316 <_dtoa_r+0x2e>
 800630c:	21ea      	movs	r1, #234	; 0xea
 800630e:	4ba8      	ldr	r3, [pc, #672]	; (80065b0 <_dtoa_r+0x2c8>)
 8006310:	48a8      	ldr	r0, [pc, #672]	; (80065b4 <_dtoa_r+0x2cc>)
 8006312:	f7ff ff3f 	bl	8006194 <__assert_func>
 8006316:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800631a:	6004      	str	r4, [r0, #0]
 800631c:	60c4      	str	r4, [r0, #12]
 800631e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006320:	6819      	ldr	r1, [r3, #0]
 8006322:	b151      	cbz	r1, 800633a <_dtoa_r+0x52>
 8006324:	685a      	ldr	r2, [r3, #4]
 8006326:	2301      	movs	r3, #1
 8006328:	4093      	lsls	r3, r2
 800632a:	604a      	str	r2, [r1, #4]
 800632c:	608b      	str	r3, [r1, #8]
 800632e:	4628      	mov	r0, r5
 8006330:	f001 f9ba 	bl	80076a8 <_Bfree>
 8006334:	2200      	movs	r2, #0
 8006336:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006338:	601a      	str	r2, [r3, #0]
 800633a:	1e3b      	subs	r3, r7, #0
 800633c:	bfaf      	iteee	ge
 800633e:	2300      	movge	r3, #0
 8006340:	2201      	movlt	r2, #1
 8006342:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006346:	9305      	strlt	r3, [sp, #20]
 8006348:	bfa8      	it	ge
 800634a:	f8c8 3000 	strge.w	r3, [r8]
 800634e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006352:	4b99      	ldr	r3, [pc, #612]	; (80065b8 <_dtoa_r+0x2d0>)
 8006354:	bfb8      	it	lt
 8006356:	f8c8 2000 	strlt.w	r2, [r8]
 800635a:	ea33 0309 	bics.w	r3, r3, r9
 800635e:	d119      	bne.n	8006394 <_dtoa_r+0xac>
 8006360:	f242 730f 	movw	r3, #9999	; 0x270f
 8006364:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006366:	6013      	str	r3, [r2, #0]
 8006368:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800636c:	4333      	orrs	r3, r6
 800636e:	f000 857f 	beq.w	8006e70 <_dtoa_r+0xb88>
 8006372:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006374:	b953      	cbnz	r3, 800638c <_dtoa_r+0xa4>
 8006376:	4b91      	ldr	r3, [pc, #580]	; (80065bc <_dtoa_r+0x2d4>)
 8006378:	e022      	b.n	80063c0 <_dtoa_r+0xd8>
 800637a:	4b91      	ldr	r3, [pc, #580]	; (80065c0 <_dtoa_r+0x2d8>)
 800637c:	9303      	str	r3, [sp, #12]
 800637e:	3308      	adds	r3, #8
 8006380:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006382:	6013      	str	r3, [r2, #0]
 8006384:	9803      	ldr	r0, [sp, #12]
 8006386:	b019      	add	sp, #100	; 0x64
 8006388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800638c:	4b8b      	ldr	r3, [pc, #556]	; (80065bc <_dtoa_r+0x2d4>)
 800638e:	9303      	str	r3, [sp, #12]
 8006390:	3303      	adds	r3, #3
 8006392:	e7f5      	b.n	8006380 <_dtoa_r+0x98>
 8006394:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006398:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800639c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80063a0:	2200      	movs	r2, #0
 80063a2:	2300      	movs	r3, #0
 80063a4:	f7fa fb0a 	bl	80009bc <__aeabi_dcmpeq>
 80063a8:	4680      	mov	r8, r0
 80063aa:	b158      	cbz	r0, 80063c4 <_dtoa_r+0xdc>
 80063ac:	2301      	movs	r3, #1
 80063ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80063b0:	6013      	str	r3, [r2, #0]
 80063b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 8558 	beq.w	8006e6a <_dtoa_r+0xb82>
 80063ba:	4882      	ldr	r0, [pc, #520]	; (80065c4 <_dtoa_r+0x2dc>)
 80063bc:	6018      	str	r0, [r3, #0]
 80063be:	1e43      	subs	r3, r0, #1
 80063c0:	9303      	str	r3, [sp, #12]
 80063c2:	e7df      	b.n	8006384 <_dtoa_r+0x9c>
 80063c4:	ab16      	add	r3, sp, #88	; 0x58
 80063c6:	9301      	str	r3, [sp, #4]
 80063c8:	ab17      	add	r3, sp, #92	; 0x5c
 80063ca:	9300      	str	r3, [sp, #0]
 80063cc:	4628      	mov	r0, r5
 80063ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80063d2:	f001 fd13 	bl	8007dfc <__d2b>
 80063d6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80063da:	4683      	mov	fp, r0
 80063dc:	2c00      	cmp	r4, #0
 80063de:	d07f      	beq.n	80064e0 <_dtoa_r+0x1f8>
 80063e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80063e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063e6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80063ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80063f2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80063f6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80063fa:	2200      	movs	r2, #0
 80063fc:	4b72      	ldr	r3, [pc, #456]	; (80065c8 <_dtoa_r+0x2e0>)
 80063fe:	f7f9 febd 	bl	800017c <__aeabi_dsub>
 8006402:	a365      	add	r3, pc, #404	; (adr r3, 8006598 <_dtoa_r+0x2b0>)
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f7fa f870 	bl	80004ec <__aeabi_dmul>
 800640c:	a364      	add	r3, pc, #400	; (adr r3, 80065a0 <_dtoa_r+0x2b8>)
 800640e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006412:	f7f9 feb5 	bl	8000180 <__adddf3>
 8006416:	4606      	mov	r6, r0
 8006418:	4620      	mov	r0, r4
 800641a:	460f      	mov	r7, r1
 800641c:	f7f9 fffc 	bl	8000418 <__aeabi_i2d>
 8006420:	a361      	add	r3, pc, #388	; (adr r3, 80065a8 <_dtoa_r+0x2c0>)
 8006422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006426:	f7fa f861 	bl	80004ec <__aeabi_dmul>
 800642a:	4602      	mov	r2, r0
 800642c:	460b      	mov	r3, r1
 800642e:	4630      	mov	r0, r6
 8006430:	4639      	mov	r1, r7
 8006432:	f7f9 fea5 	bl	8000180 <__adddf3>
 8006436:	4606      	mov	r6, r0
 8006438:	460f      	mov	r7, r1
 800643a:	f7fa fb07 	bl	8000a4c <__aeabi_d2iz>
 800643e:	2200      	movs	r2, #0
 8006440:	4682      	mov	sl, r0
 8006442:	2300      	movs	r3, #0
 8006444:	4630      	mov	r0, r6
 8006446:	4639      	mov	r1, r7
 8006448:	f7fa fac2 	bl	80009d0 <__aeabi_dcmplt>
 800644c:	b148      	cbz	r0, 8006462 <_dtoa_r+0x17a>
 800644e:	4650      	mov	r0, sl
 8006450:	f7f9 ffe2 	bl	8000418 <__aeabi_i2d>
 8006454:	4632      	mov	r2, r6
 8006456:	463b      	mov	r3, r7
 8006458:	f7fa fab0 	bl	80009bc <__aeabi_dcmpeq>
 800645c:	b908      	cbnz	r0, 8006462 <_dtoa_r+0x17a>
 800645e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006462:	f1ba 0f16 	cmp.w	sl, #22
 8006466:	d858      	bhi.n	800651a <_dtoa_r+0x232>
 8006468:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800646c:	4b57      	ldr	r3, [pc, #348]	; (80065cc <_dtoa_r+0x2e4>)
 800646e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006476:	f7fa faab 	bl	80009d0 <__aeabi_dcmplt>
 800647a:	2800      	cmp	r0, #0
 800647c:	d04f      	beq.n	800651e <_dtoa_r+0x236>
 800647e:	2300      	movs	r3, #0
 8006480:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006484:	930f      	str	r3, [sp, #60]	; 0x3c
 8006486:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006488:	1b1c      	subs	r4, r3, r4
 800648a:	1e63      	subs	r3, r4, #1
 800648c:	9309      	str	r3, [sp, #36]	; 0x24
 800648e:	bf49      	itett	mi
 8006490:	f1c4 0301 	rsbmi	r3, r4, #1
 8006494:	2300      	movpl	r3, #0
 8006496:	9306      	strmi	r3, [sp, #24]
 8006498:	2300      	movmi	r3, #0
 800649a:	bf54      	ite	pl
 800649c:	9306      	strpl	r3, [sp, #24]
 800649e:	9309      	strmi	r3, [sp, #36]	; 0x24
 80064a0:	f1ba 0f00 	cmp.w	sl, #0
 80064a4:	db3d      	blt.n	8006522 <_dtoa_r+0x23a>
 80064a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064a8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80064ac:	4453      	add	r3, sl
 80064ae:	9309      	str	r3, [sp, #36]	; 0x24
 80064b0:	2300      	movs	r3, #0
 80064b2:	930a      	str	r3, [sp, #40]	; 0x28
 80064b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064b6:	2b09      	cmp	r3, #9
 80064b8:	f200 808c 	bhi.w	80065d4 <_dtoa_r+0x2ec>
 80064bc:	2b05      	cmp	r3, #5
 80064be:	bfc4      	itt	gt
 80064c0:	3b04      	subgt	r3, #4
 80064c2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80064c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064c6:	bfc8      	it	gt
 80064c8:	2400      	movgt	r4, #0
 80064ca:	f1a3 0302 	sub.w	r3, r3, #2
 80064ce:	bfd8      	it	le
 80064d0:	2401      	movle	r4, #1
 80064d2:	2b03      	cmp	r3, #3
 80064d4:	f200 808a 	bhi.w	80065ec <_dtoa_r+0x304>
 80064d8:	e8df f003 	tbb	[pc, r3]
 80064dc:	5b4d4f2d 	.word	0x5b4d4f2d
 80064e0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80064e4:	441c      	add	r4, r3
 80064e6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80064ea:	2b20      	cmp	r3, #32
 80064ec:	bfc3      	ittte	gt
 80064ee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80064f2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80064f6:	fa09 f303 	lslgt.w	r3, r9, r3
 80064fa:	f1c3 0320 	rsble	r3, r3, #32
 80064fe:	bfc6      	itte	gt
 8006500:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006504:	4318      	orrgt	r0, r3
 8006506:	fa06 f003 	lslle.w	r0, r6, r3
 800650a:	f7f9 ff75 	bl	80003f8 <__aeabi_ui2d>
 800650e:	2301      	movs	r3, #1
 8006510:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006514:	3c01      	subs	r4, #1
 8006516:	9313      	str	r3, [sp, #76]	; 0x4c
 8006518:	e76f      	b.n	80063fa <_dtoa_r+0x112>
 800651a:	2301      	movs	r3, #1
 800651c:	e7b2      	b.n	8006484 <_dtoa_r+0x19c>
 800651e:	900f      	str	r0, [sp, #60]	; 0x3c
 8006520:	e7b1      	b.n	8006486 <_dtoa_r+0x19e>
 8006522:	9b06      	ldr	r3, [sp, #24]
 8006524:	eba3 030a 	sub.w	r3, r3, sl
 8006528:	9306      	str	r3, [sp, #24]
 800652a:	f1ca 0300 	rsb	r3, sl, #0
 800652e:	930a      	str	r3, [sp, #40]	; 0x28
 8006530:	2300      	movs	r3, #0
 8006532:	930e      	str	r3, [sp, #56]	; 0x38
 8006534:	e7be      	b.n	80064b4 <_dtoa_r+0x1cc>
 8006536:	2300      	movs	r3, #0
 8006538:	930b      	str	r3, [sp, #44]	; 0x2c
 800653a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800653c:	2b00      	cmp	r3, #0
 800653e:	dc58      	bgt.n	80065f2 <_dtoa_r+0x30a>
 8006540:	f04f 0901 	mov.w	r9, #1
 8006544:	464b      	mov	r3, r9
 8006546:	f8cd 9020 	str.w	r9, [sp, #32]
 800654a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800654e:	2200      	movs	r2, #0
 8006550:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006552:	6042      	str	r2, [r0, #4]
 8006554:	2204      	movs	r2, #4
 8006556:	f102 0614 	add.w	r6, r2, #20
 800655a:	429e      	cmp	r6, r3
 800655c:	6841      	ldr	r1, [r0, #4]
 800655e:	d94e      	bls.n	80065fe <_dtoa_r+0x316>
 8006560:	4628      	mov	r0, r5
 8006562:	f001 f861 	bl	8007628 <_Balloc>
 8006566:	9003      	str	r0, [sp, #12]
 8006568:	2800      	cmp	r0, #0
 800656a:	d14c      	bne.n	8006606 <_dtoa_r+0x31e>
 800656c:	4602      	mov	r2, r0
 800656e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006572:	4b17      	ldr	r3, [pc, #92]	; (80065d0 <_dtoa_r+0x2e8>)
 8006574:	e6cc      	b.n	8006310 <_dtoa_r+0x28>
 8006576:	2301      	movs	r3, #1
 8006578:	e7de      	b.n	8006538 <_dtoa_r+0x250>
 800657a:	2300      	movs	r3, #0
 800657c:	930b      	str	r3, [sp, #44]	; 0x2c
 800657e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006580:	eb0a 0903 	add.w	r9, sl, r3
 8006584:	f109 0301 	add.w	r3, r9, #1
 8006588:	2b01      	cmp	r3, #1
 800658a:	9308      	str	r3, [sp, #32]
 800658c:	bfb8      	it	lt
 800658e:	2301      	movlt	r3, #1
 8006590:	e7dd      	b.n	800654e <_dtoa_r+0x266>
 8006592:	2301      	movs	r3, #1
 8006594:	e7f2      	b.n	800657c <_dtoa_r+0x294>
 8006596:	bf00      	nop
 8006598:	636f4361 	.word	0x636f4361
 800659c:	3fd287a7 	.word	0x3fd287a7
 80065a0:	8b60c8b3 	.word	0x8b60c8b3
 80065a4:	3fc68a28 	.word	0x3fc68a28
 80065a8:	509f79fb 	.word	0x509f79fb
 80065ac:	3fd34413 	.word	0x3fd34413
 80065b0:	080090b0 	.word	0x080090b0
 80065b4:	0800926e 	.word	0x0800926e
 80065b8:	7ff00000 	.word	0x7ff00000
 80065bc:	0800926a 	.word	0x0800926a
 80065c0:	08009261 	.word	0x08009261
 80065c4:	08009035 	.word	0x08009035
 80065c8:	3ff80000 	.word	0x3ff80000
 80065cc:	080093d8 	.word	0x080093d8
 80065d0:	080092c9 	.word	0x080092c9
 80065d4:	2401      	movs	r4, #1
 80065d6:	2300      	movs	r3, #0
 80065d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80065da:	9322      	str	r3, [sp, #136]	; 0x88
 80065dc:	f04f 39ff 	mov.w	r9, #4294967295
 80065e0:	2200      	movs	r2, #0
 80065e2:	2312      	movs	r3, #18
 80065e4:	f8cd 9020 	str.w	r9, [sp, #32]
 80065e8:	9223      	str	r2, [sp, #140]	; 0x8c
 80065ea:	e7b0      	b.n	800654e <_dtoa_r+0x266>
 80065ec:	2301      	movs	r3, #1
 80065ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80065f0:	e7f4      	b.n	80065dc <_dtoa_r+0x2f4>
 80065f2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80065f6:	464b      	mov	r3, r9
 80065f8:	f8cd 9020 	str.w	r9, [sp, #32]
 80065fc:	e7a7      	b.n	800654e <_dtoa_r+0x266>
 80065fe:	3101      	adds	r1, #1
 8006600:	6041      	str	r1, [r0, #4]
 8006602:	0052      	lsls	r2, r2, #1
 8006604:	e7a7      	b.n	8006556 <_dtoa_r+0x26e>
 8006606:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006608:	9a03      	ldr	r2, [sp, #12]
 800660a:	601a      	str	r2, [r3, #0]
 800660c:	9b08      	ldr	r3, [sp, #32]
 800660e:	2b0e      	cmp	r3, #14
 8006610:	f200 80a8 	bhi.w	8006764 <_dtoa_r+0x47c>
 8006614:	2c00      	cmp	r4, #0
 8006616:	f000 80a5 	beq.w	8006764 <_dtoa_r+0x47c>
 800661a:	f1ba 0f00 	cmp.w	sl, #0
 800661e:	dd34      	ble.n	800668a <_dtoa_r+0x3a2>
 8006620:	4a9a      	ldr	r2, [pc, #616]	; (800688c <_dtoa_r+0x5a4>)
 8006622:	f00a 030f 	and.w	r3, sl, #15
 8006626:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800662a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800662e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006632:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006636:	ea4f 142a 	mov.w	r4, sl, asr #4
 800663a:	d016      	beq.n	800666a <_dtoa_r+0x382>
 800663c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006640:	4b93      	ldr	r3, [pc, #588]	; (8006890 <_dtoa_r+0x5a8>)
 8006642:	2703      	movs	r7, #3
 8006644:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006648:	f7fa f87a 	bl	8000740 <__aeabi_ddiv>
 800664c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006650:	f004 040f 	and.w	r4, r4, #15
 8006654:	4e8e      	ldr	r6, [pc, #568]	; (8006890 <_dtoa_r+0x5a8>)
 8006656:	b954      	cbnz	r4, 800666e <_dtoa_r+0x386>
 8006658:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800665c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006660:	f7fa f86e 	bl	8000740 <__aeabi_ddiv>
 8006664:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006668:	e029      	b.n	80066be <_dtoa_r+0x3d6>
 800666a:	2702      	movs	r7, #2
 800666c:	e7f2      	b.n	8006654 <_dtoa_r+0x36c>
 800666e:	07e1      	lsls	r1, r4, #31
 8006670:	d508      	bpl.n	8006684 <_dtoa_r+0x39c>
 8006672:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006676:	e9d6 2300 	ldrd	r2, r3, [r6]
 800667a:	f7f9 ff37 	bl	80004ec <__aeabi_dmul>
 800667e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006682:	3701      	adds	r7, #1
 8006684:	1064      	asrs	r4, r4, #1
 8006686:	3608      	adds	r6, #8
 8006688:	e7e5      	b.n	8006656 <_dtoa_r+0x36e>
 800668a:	f000 80a5 	beq.w	80067d8 <_dtoa_r+0x4f0>
 800668e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006692:	f1ca 0400 	rsb	r4, sl, #0
 8006696:	4b7d      	ldr	r3, [pc, #500]	; (800688c <_dtoa_r+0x5a4>)
 8006698:	f004 020f 	and.w	r2, r4, #15
 800669c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a4:	f7f9 ff22 	bl	80004ec <__aeabi_dmul>
 80066a8:	2702      	movs	r7, #2
 80066aa:	2300      	movs	r3, #0
 80066ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066b0:	4e77      	ldr	r6, [pc, #476]	; (8006890 <_dtoa_r+0x5a8>)
 80066b2:	1124      	asrs	r4, r4, #4
 80066b4:	2c00      	cmp	r4, #0
 80066b6:	f040 8084 	bne.w	80067c2 <_dtoa_r+0x4da>
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1d2      	bne.n	8006664 <_dtoa_r+0x37c>
 80066be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 808b 	beq.w	80067dc <_dtoa_r+0x4f4>
 80066c6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80066ca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80066ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066d2:	2200      	movs	r2, #0
 80066d4:	4b6f      	ldr	r3, [pc, #444]	; (8006894 <_dtoa_r+0x5ac>)
 80066d6:	f7fa f97b 	bl	80009d0 <__aeabi_dcmplt>
 80066da:	2800      	cmp	r0, #0
 80066dc:	d07e      	beq.n	80067dc <_dtoa_r+0x4f4>
 80066de:	9b08      	ldr	r3, [sp, #32]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d07b      	beq.n	80067dc <_dtoa_r+0x4f4>
 80066e4:	f1b9 0f00 	cmp.w	r9, #0
 80066e8:	dd38      	ble.n	800675c <_dtoa_r+0x474>
 80066ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066ee:	2200      	movs	r2, #0
 80066f0:	4b69      	ldr	r3, [pc, #420]	; (8006898 <_dtoa_r+0x5b0>)
 80066f2:	f7f9 fefb 	bl	80004ec <__aeabi_dmul>
 80066f6:	464c      	mov	r4, r9
 80066f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066fc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8006700:	3701      	adds	r7, #1
 8006702:	4638      	mov	r0, r7
 8006704:	f7f9 fe88 	bl	8000418 <__aeabi_i2d>
 8006708:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800670c:	f7f9 feee 	bl	80004ec <__aeabi_dmul>
 8006710:	2200      	movs	r2, #0
 8006712:	4b62      	ldr	r3, [pc, #392]	; (800689c <_dtoa_r+0x5b4>)
 8006714:	f7f9 fd34 	bl	8000180 <__adddf3>
 8006718:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800671c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006720:	9611      	str	r6, [sp, #68]	; 0x44
 8006722:	2c00      	cmp	r4, #0
 8006724:	d15d      	bne.n	80067e2 <_dtoa_r+0x4fa>
 8006726:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800672a:	2200      	movs	r2, #0
 800672c:	4b5c      	ldr	r3, [pc, #368]	; (80068a0 <_dtoa_r+0x5b8>)
 800672e:	f7f9 fd25 	bl	800017c <__aeabi_dsub>
 8006732:	4602      	mov	r2, r0
 8006734:	460b      	mov	r3, r1
 8006736:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800673a:	4633      	mov	r3, r6
 800673c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800673e:	f7fa f965 	bl	8000a0c <__aeabi_dcmpgt>
 8006742:	2800      	cmp	r0, #0
 8006744:	f040 829c 	bne.w	8006c80 <_dtoa_r+0x998>
 8006748:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800674c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800674e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006752:	f7fa f93d 	bl	80009d0 <__aeabi_dcmplt>
 8006756:	2800      	cmp	r0, #0
 8006758:	f040 8290 	bne.w	8006c7c <_dtoa_r+0x994>
 800675c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006760:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006764:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006766:	2b00      	cmp	r3, #0
 8006768:	f2c0 8152 	blt.w	8006a10 <_dtoa_r+0x728>
 800676c:	f1ba 0f0e 	cmp.w	sl, #14
 8006770:	f300 814e 	bgt.w	8006a10 <_dtoa_r+0x728>
 8006774:	4b45      	ldr	r3, [pc, #276]	; (800688c <_dtoa_r+0x5a4>)
 8006776:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800677a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800677e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006782:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006784:	2b00      	cmp	r3, #0
 8006786:	f280 80db 	bge.w	8006940 <_dtoa_r+0x658>
 800678a:	9b08      	ldr	r3, [sp, #32]
 800678c:	2b00      	cmp	r3, #0
 800678e:	f300 80d7 	bgt.w	8006940 <_dtoa_r+0x658>
 8006792:	f040 8272 	bne.w	8006c7a <_dtoa_r+0x992>
 8006796:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800679a:	2200      	movs	r2, #0
 800679c:	4b40      	ldr	r3, [pc, #256]	; (80068a0 <_dtoa_r+0x5b8>)
 800679e:	f7f9 fea5 	bl	80004ec <__aeabi_dmul>
 80067a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067a6:	f7fa f927 	bl	80009f8 <__aeabi_dcmpge>
 80067aa:	9c08      	ldr	r4, [sp, #32]
 80067ac:	4626      	mov	r6, r4
 80067ae:	2800      	cmp	r0, #0
 80067b0:	f040 8248 	bne.w	8006c44 <_dtoa_r+0x95c>
 80067b4:	2331      	movs	r3, #49	; 0x31
 80067b6:	9f03      	ldr	r7, [sp, #12]
 80067b8:	f10a 0a01 	add.w	sl, sl, #1
 80067bc:	f807 3b01 	strb.w	r3, [r7], #1
 80067c0:	e244      	b.n	8006c4c <_dtoa_r+0x964>
 80067c2:	07e2      	lsls	r2, r4, #31
 80067c4:	d505      	bpl.n	80067d2 <_dtoa_r+0x4ea>
 80067c6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80067ca:	f7f9 fe8f 	bl	80004ec <__aeabi_dmul>
 80067ce:	2301      	movs	r3, #1
 80067d0:	3701      	adds	r7, #1
 80067d2:	1064      	asrs	r4, r4, #1
 80067d4:	3608      	adds	r6, #8
 80067d6:	e76d      	b.n	80066b4 <_dtoa_r+0x3cc>
 80067d8:	2702      	movs	r7, #2
 80067da:	e770      	b.n	80066be <_dtoa_r+0x3d6>
 80067dc:	46d0      	mov	r8, sl
 80067de:	9c08      	ldr	r4, [sp, #32]
 80067e0:	e78f      	b.n	8006702 <_dtoa_r+0x41a>
 80067e2:	9903      	ldr	r1, [sp, #12]
 80067e4:	4b29      	ldr	r3, [pc, #164]	; (800688c <_dtoa_r+0x5a4>)
 80067e6:	4421      	add	r1, r4
 80067e8:	9112      	str	r1, [sp, #72]	; 0x48
 80067ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80067f0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80067f4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067f8:	2900      	cmp	r1, #0
 80067fa:	d055      	beq.n	80068a8 <_dtoa_r+0x5c0>
 80067fc:	2000      	movs	r0, #0
 80067fe:	4929      	ldr	r1, [pc, #164]	; (80068a4 <_dtoa_r+0x5bc>)
 8006800:	f7f9 ff9e 	bl	8000740 <__aeabi_ddiv>
 8006804:	463b      	mov	r3, r7
 8006806:	4632      	mov	r2, r6
 8006808:	f7f9 fcb8 	bl	800017c <__aeabi_dsub>
 800680c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006810:	9f03      	ldr	r7, [sp, #12]
 8006812:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006816:	f7fa f919 	bl	8000a4c <__aeabi_d2iz>
 800681a:	4604      	mov	r4, r0
 800681c:	f7f9 fdfc 	bl	8000418 <__aeabi_i2d>
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
 8006824:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006828:	f7f9 fca8 	bl	800017c <__aeabi_dsub>
 800682c:	4602      	mov	r2, r0
 800682e:	460b      	mov	r3, r1
 8006830:	3430      	adds	r4, #48	; 0x30
 8006832:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006836:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800683a:	f807 4b01 	strb.w	r4, [r7], #1
 800683e:	f7fa f8c7 	bl	80009d0 <__aeabi_dcmplt>
 8006842:	2800      	cmp	r0, #0
 8006844:	d174      	bne.n	8006930 <_dtoa_r+0x648>
 8006846:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800684a:	2000      	movs	r0, #0
 800684c:	4911      	ldr	r1, [pc, #68]	; (8006894 <_dtoa_r+0x5ac>)
 800684e:	f7f9 fc95 	bl	800017c <__aeabi_dsub>
 8006852:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006856:	f7fa f8bb 	bl	80009d0 <__aeabi_dcmplt>
 800685a:	2800      	cmp	r0, #0
 800685c:	f040 80b7 	bne.w	80069ce <_dtoa_r+0x6e6>
 8006860:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006862:	429f      	cmp	r7, r3
 8006864:	f43f af7a 	beq.w	800675c <_dtoa_r+0x474>
 8006868:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800686c:	2200      	movs	r2, #0
 800686e:	4b0a      	ldr	r3, [pc, #40]	; (8006898 <_dtoa_r+0x5b0>)
 8006870:	f7f9 fe3c 	bl	80004ec <__aeabi_dmul>
 8006874:	2200      	movs	r2, #0
 8006876:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800687a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800687e:	4b06      	ldr	r3, [pc, #24]	; (8006898 <_dtoa_r+0x5b0>)
 8006880:	f7f9 fe34 	bl	80004ec <__aeabi_dmul>
 8006884:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006888:	e7c3      	b.n	8006812 <_dtoa_r+0x52a>
 800688a:	bf00      	nop
 800688c:	080093d8 	.word	0x080093d8
 8006890:	080093b0 	.word	0x080093b0
 8006894:	3ff00000 	.word	0x3ff00000
 8006898:	40240000 	.word	0x40240000
 800689c:	401c0000 	.word	0x401c0000
 80068a0:	40140000 	.word	0x40140000
 80068a4:	3fe00000 	.word	0x3fe00000
 80068a8:	4630      	mov	r0, r6
 80068aa:	4639      	mov	r1, r7
 80068ac:	f7f9 fe1e 	bl	80004ec <__aeabi_dmul>
 80068b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80068b6:	9c03      	ldr	r4, [sp, #12]
 80068b8:	9314      	str	r3, [sp, #80]	; 0x50
 80068ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068be:	f7fa f8c5 	bl	8000a4c <__aeabi_d2iz>
 80068c2:	9015      	str	r0, [sp, #84]	; 0x54
 80068c4:	f7f9 fda8 	bl	8000418 <__aeabi_i2d>
 80068c8:	4602      	mov	r2, r0
 80068ca:	460b      	mov	r3, r1
 80068cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068d0:	f7f9 fc54 	bl	800017c <__aeabi_dsub>
 80068d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80068d6:	4606      	mov	r6, r0
 80068d8:	3330      	adds	r3, #48	; 0x30
 80068da:	f804 3b01 	strb.w	r3, [r4], #1
 80068de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068e0:	460f      	mov	r7, r1
 80068e2:	429c      	cmp	r4, r3
 80068e4:	f04f 0200 	mov.w	r2, #0
 80068e8:	d124      	bne.n	8006934 <_dtoa_r+0x64c>
 80068ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068ee:	4bb0      	ldr	r3, [pc, #704]	; (8006bb0 <_dtoa_r+0x8c8>)
 80068f0:	f7f9 fc46 	bl	8000180 <__adddf3>
 80068f4:	4602      	mov	r2, r0
 80068f6:	460b      	mov	r3, r1
 80068f8:	4630      	mov	r0, r6
 80068fa:	4639      	mov	r1, r7
 80068fc:	f7fa f886 	bl	8000a0c <__aeabi_dcmpgt>
 8006900:	2800      	cmp	r0, #0
 8006902:	d163      	bne.n	80069cc <_dtoa_r+0x6e4>
 8006904:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006908:	2000      	movs	r0, #0
 800690a:	49a9      	ldr	r1, [pc, #676]	; (8006bb0 <_dtoa_r+0x8c8>)
 800690c:	f7f9 fc36 	bl	800017c <__aeabi_dsub>
 8006910:	4602      	mov	r2, r0
 8006912:	460b      	mov	r3, r1
 8006914:	4630      	mov	r0, r6
 8006916:	4639      	mov	r1, r7
 8006918:	f7fa f85a 	bl	80009d0 <__aeabi_dcmplt>
 800691c:	2800      	cmp	r0, #0
 800691e:	f43f af1d 	beq.w	800675c <_dtoa_r+0x474>
 8006922:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006924:	1e7b      	subs	r3, r7, #1
 8006926:	9314      	str	r3, [sp, #80]	; 0x50
 8006928:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800692c:	2b30      	cmp	r3, #48	; 0x30
 800692e:	d0f8      	beq.n	8006922 <_dtoa_r+0x63a>
 8006930:	46c2      	mov	sl, r8
 8006932:	e03b      	b.n	80069ac <_dtoa_r+0x6c4>
 8006934:	4b9f      	ldr	r3, [pc, #636]	; (8006bb4 <_dtoa_r+0x8cc>)
 8006936:	f7f9 fdd9 	bl	80004ec <__aeabi_dmul>
 800693a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800693e:	e7bc      	b.n	80068ba <_dtoa_r+0x5d2>
 8006940:	9f03      	ldr	r7, [sp, #12]
 8006942:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006946:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800694a:	4640      	mov	r0, r8
 800694c:	4649      	mov	r1, r9
 800694e:	f7f9 fef7 	bl	8000740 <__aeabi_ddiv>
 8006952:	f7fa f87b 	bl	8000a4c <__aeabi_d2iz>
 8006956:	4604      	mov	r4, r0
 8006958:	f7f9 fd5e 	bl	8000418 <__aeabi_i2d>
 800695c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006960:	f7f9 fdc4 	bl	80004ec <__aeabi_dmul>
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	4640      	mov	r0, r8
 800696a:	4649      	mov	r1, r9
 800696c:	f7f9 fc06 	bl	800017c <__aeabi_dsub>
 8006970:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006974:	f807 6b01 	strb.w	r6, [r7], #1
 8006978:	9e03      	ldr	r6, [sp, #12]
 800697a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800697e:	1bbe      	subs	r6, r7, r6
 8006980:	45b4      	cmp	ip, r6
 8006982:	4602      	mov	r2, r0
 8006984:	460b      	mov	r3, r1
 8006986:	d136      	bne.n	80069f6 <_dtoa_r+0x70e>
 8006988:	f7f9 fbfa 	bl	8000180 <__adddf3>
 800698c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006990:	4680      	mov	r8, r0
 8006992:	4689      	mov	r9, r1
 8006994:	f7fa f83a 	bl	8000a0c <__aeabi_dcmpgt>
 8006998:	bb58      	cbnz	r0, 80069f2 <_dtoa_r+0x70a>
 800699a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800699e:	4640      	mov	r0, r8
 80069a0:	4649      	mov	r1, r9
 80069a2:	f7fa f80b 	bl	80009bc <__aeabi_dcmpeq>
 80069a6:	b108      	cbz	r0, 80069ac <_dtoa_r+0x6c4>
 80069a8:	07e1      	lsls	r1, r4, #31
 80069aa:	d422      	bmi.n	80069f2 <_dtoa_r+0x70a>
 80069ac:	4628      	mov	r0, r5
 80069ae:	4659      	mov	r1, fp
 80069b0:	f000 fe7a 	bl	80076a8 <_Bfree>
 80069b4:	2300      	movs	r3, #0
 80069b6:	703b      	strb	r3, [r7, #0]
 80069b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80069ba:	f10a 0001 	add.w	r0, sl, #1
 80069be:	6018      	str	r0, [r3, #0]
 80069c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f43f acde 	beq.w	8006384 <_dtoa_r+0x9c>
 80069c8:	601f      	str	r7, [r3, #0]
 80069ca:	e4db      	b.n	8006384 <_dtoa_r+0x9c>
 80069cc:	4627      	mov	r7, r4
 80069ce:	463b      	mov	r3, r7
 80069d0:	461f      	mov	r7, r3
 80069d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069d6:	2a39      	cmp	r2, #57	; 0x39
 80069d8:	d107      	bne.n	80069ea <_dtoa_r+0x702>
 80069da:	9a03      	ldr	r2, [sp, #12]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d1f7      	bne.n	80069d0 <_dtoa_r+0x6e8>
 80069e0:	2230      	movs	r2, #48	; 0x30
 80069e2:	9903      	ldr	r1, [sp, #12]
 80069e4:	f108 0801 	add.w	r8, r8, #1
 80069e8:	700a      	strb	r2, [r1, #0]
 80069ea:	781a      	ldrb	r2, [r3, #0]
 80069ec:	3201      	adds	r2, #1
 80069ee:	701a      	strb	r2, [r3, #0]
 80069f0:	e79e      	b.n	8006930 <_dtoa_r+0x648>
 80069f2:	46d0      	mov	r8, sl
 80069f4:	e7eb      	b.n	80069ce <_dtoa_r+0x6e6>
 80069f6:	2200      	movs	r2, #0
 80069f8:	4b6e      	ldr	r3, [pc, #440]	; (8006bb4 <_dtoa_r+0x8cc>)
 80069fa:	f7f9 fd77 	bl	80004ec <__aeabi_dmul>
 80069fe:	2200      	movs	r2, #0
 8006a00:	2300      	movs	r3, #0
 8006a02:	4680      	mov	r8, r0
 8006a04:	4689      	mov	r9, r1
 8006a06:	f7f9 ffd9 	bl	80009bc <__aeabi_dcmpeq>
 8006a0a:	2800      	cmp	r0, #0
 8006a0c:	d09b      	beq.n	8006946 <_dtoa_r+0x65e>
 8006a0e:	e7cd      	b.n	80069ac <_dtoa_r+0x6c4>
 8006a10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a12:	2a00      	cmp	r2, #0
 8006a14:	f000 80d0 	beq.w	8006bb8 <_dtoa_r+0x8d0>
 8006a18:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006a1a:	2a01      	cmp	r2, #1
 8006a1c:	f300 80ae 	bgt.w	8006b7c <_dtoa_r+0x894>
 8006a20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a22:	2a00      	cmp	r2, #0
 8006a24:	f000 80a6 	beq.w	8006b74 <_dtoa_r+0x88c>
 8006a28:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006a2c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006a2e:	9f06      	ldr	r7, [sp, #24]
 8006a30:	9a06      	ldr	r2, [sp, #24]
 8006a32:	2101      	movs	r1, #1
 8006a34:	441a      	add	r2, r3
 8006a36:	9206      	str	r2, [sp, #24]
 8006a38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	441a      	add	r2, r3
 8006a3e:	9209      	str	r2, [sp, #36]	; 0x24
 8006a40:	f000 ff32 	bl	80078a8 <__i2b>
 8006a44:	4606      	mov	r6, r0
 8006a46:	2f00      	cmp	r7, #0
 8006a48:	dd0c      	ble.n	8006a64 <_dtoa_r+0x77c>
 8006a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	dd09      	ble.n	8006a64 <_dtoa_r+0x77c>
 8006a50:	42bb      	cmp	r3, r7
 8006a52:	bfa8      	it	ge
 8006a54:	463b      	movge	r3, r7
 8006a56:	9a06      	ldr	r2, [sp, #24]
 8006a58:	1aff      	subs	r7, r7, r3
 8006a5a:	1ad2      	subs	r2, r2, r3
 8006a5c:	9206      	str	r2, [sp, #24]
 8006a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	9309      	str	r3, [sp, #36]	; 0x24
 8006a64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a66:	b1f3      	cbz	r3, 8006aa6 <_dtoa_r+0x7be>
 8006a68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 80a8 	beq.w	8006bc0 <_dtoa_r+0x8d8>
 8006a70:	2c00      	cmp	r4, #0
 8006a72:	dd10      	ble.n	8006a96 <_dtoa_r+0x7ae>
 8006a74:	4631      	mov	r1, r6
 8006a76:	4622      	mov	r2, r4
 8006a78:	4628      	mov	r0, r5
 8006a7a:	f000 ffd3 	bl	8007a24 <__pow5mult>
 8006a7e:	465a      	mov	r2, fp
 8006a80:	4601      	mov	r1, r0
 8006a82:	4606      	mov	r6, r0
 8006a84:	4628      	mov	r0, r5
 8006a86:	f000 ff25 	bl	80078d4 <__multiply>
 8006a8a:	4680      	mov	r8, r0
 8006a8c:	4659      	mov	r1, fp
 8006a8e:	4628      	mov	r0, r5
 8006a90:	f000 fe0a 	bl	80076a8 <_Bfree>
 8006a94:	46c3      	mov	fp, r8
 8006a96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a98:	1b1a      	subs	r2, r3, r4
 8006a9a:	d004      	beq.n	8006aa6 <_dtoa_r+0x7be>
 8006a9c:	4659      	mov	r1, fp
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	f000 ffc0 	bl	8007a24 <__pow5mult>
 8006aa4:	4683      	mov	fp, r0
 8006aa6:	2101      	movs	r1, #1
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	f000 fefd 	bl	80078a8 <__i2b>
 8006aae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f340 8086 	ble.w	8006bc4 <_dtoa_r+0x8dc>
 8006ab8:	461a      	mov	r2, r3
 8006aba:	4601      	mov	r1, r0
 8006abc:	4628      	mov	r0, r5
 8006abe:	f000 ffb1 	bl	8007a24 <__pow5mult>
 8006ac2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ac4:	4604      	mov	r4, r0
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	dd7f      	ble.n	8006bca <_dtoa_r+0x8e2>
 8006aca:	f04f 0800 	mov.w	r8, #0
 8006ace:	6923      	ldr	r3, [r4, #16]
 8006ad0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ad4:	6918      	ldr	r0, [r3, #16]
 8006ad6:	f000 fe99 	bl	800780c <__hi0bits>
 8006ada:	f1c0 0020 	rsb	r0, r0, #32
 8006ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ae0:	4418      	add	r0, r3
 8006ae2:	f010 001f 	ands.w	r0, r0, #31
 8006ae6:	f000 8092 	beq.w	8006c0e <_dtoa_r+0x926>
 8006aea:	f1c0 0320 	rsb	r3, r0, #32
 8006aee:	2b04      	cmp	r3, #4
 8006af0:	f340 808a 	ble.w	8006c08 <_dtoa_r+0x920>
 8006af4:	f1c0 001c 	rsb	r0, r0, #28
 8006af8:	9b06      	ldr	r3, [sp, #24]
 8006afa:	4407      	add	r7, r0
 8006afc:	4403      	add	r3, r0
 8006afe:	9306      	str	r3, [sp, #24]
 8006b00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b02:	4403      	add	r3, r0
 8006b04:	9309      	str	r3, [sp, #36]	; 0x24
 8006b06:	9b06      	ldr	r3, [sp, #24]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	dd05      	ble.n	8006b18 <_dtoa_r+0x830>
 8006b0c:	4659      	mov	r1, fp
 8006b0e:	461a      	mov	r2, r3
 8006b10:	4628      	mov	r0, r5
 8006b12:	f000 ffe1 	bl	8007ad8 <__lshift>
 8006b16:	4683      	mov	fp, r0
 8006b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	dd05      	ble.n	8006b2a <_dtoa_r+0x842>
 8006b1e:	4621      	mov	r1, r4
 8006b20:	461a      	mov	r2, r3
 8006b22:	4628      	mov	r0, r5
 8006b24:	f000 ffd8 	bl	8007ad8 <__lshift>
 8006b28:	4604      	mov	r4, r0
 8006b2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d070      	beq.n	8006c12 <_dtoa_r+0x92a>
 8006b30:	4621      	mov	r1, r4
 8006b32:	4658      	mov	r0, fp
 8006b34:	f001 f840 	bl	8007bb8 <__mcmp>
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	da6a      	bge.n	8006c12 <_dtoa_r+0x92a>
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	4659      	mov	r1, fp
 8006b40:	220a      	movs	r2, #10
 8006b42:	4628      	mov	r0, r5
 8006b44:	f000 fdd2 	bl	80076ec <__multadd>
 8006b48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b4a:	4683      	mov	fp, r0
 8006b4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 8194 	beq.w	8006e7e <_dtoa_r+0xb96>
 8006b56:	4631      	mov	r1, r6
 8006b58:	2300      	movs	r3, #0
 8006b5a:	220a      	movs	r2, #10
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	f000 fdc5 	bl	80076ec <__multadd>
 8006b62:	f1b9 0f00 	cmp.w	r9, #0
 8006b66:	4606      	mov	r6, r0
 8006b68:	f300 8093 	bgt.w	8006c92 <_dtoa_r+0x9aa>
 8006b6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	dc57      	bgt.n	8006c22 <_dtoa_r+0x93a>
 8006b72:	e08e      	b.n	8006c92 <_dtoa_r+0x9aa>
 8006b74:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006b76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006b7a:	e757      	b.n	8006a2c <_dtoa_r+0x744>
 8006b7c:	9b08      	ldr	r3, [sp, #32]
 8006b7e:	1e5c      	subs	r4, r3, #1
 8006b80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b82:	42a3      	cmp	r3, r4
 8006b84:	bfb7      	itett	lt
 8006b86:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006b88:	1b1c      	subge	r4, r3, r4
 8006b8a:	1ae2      	sublt	r2, r4, r3
 8006b8c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006b8e:	bfbe      	ittt	lt
 8006b90:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006b92:	189b      	addlt	r3, r3, r2
 8006b94:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006b96:	9b08      	ldr	r3, [sp, #32]
 8006b98:	bfb8      	it	lt
 8006b9a:	2400      	movlt	r4, #0
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	bfbb      	ittet	lt
 8006ba0:	9b06      	ldrlt	r3, [sp, #24]
 8006ba2:	9a08      	ldrlt	r2, [sp, #32]
 8006ba4:	9f06      	ldrge	r7, [sp, #24]
 8006ba6:	1a9f      	sublt	r7, r3, r2
 8006ba8:	bfac      	ite	ge
 8006baa:	9b08      	ldrge	r3, [sp, #32]
 8006bac:	2300      	movlt	r3, #0
 8006bae:	e73f      	b.n	8006a30 <_dtoa_r+0x748>
 8006bb0:	3fe00000 	.word	0x3fe00000
 8006bb4:	40240000 	.word	0x40240000
 8006bb8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006bba:	9f06      	ldr	r7, [sp, #24]
 8006bbc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006bbe:	e742      	b.n	8006a46 <_dtoa_r+0x75e>
 8006bc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bc2:	e76b      	b.n	8006a9c <_dtoa_r+0x7b4>
 8006bc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	dc19      	bgt.n	8006bfe <_dtoa_r+0x916>
 8006bca:	9b04      	ldr	r3, [sp, #16]
 8006bcc:	b9bb      	cbnz	r3, 8006bfe <_dtoa_r+0x916>
 8006bce:	9b05      	ldr	r3, [sp, #20]
 8006bd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bd4:	b99b      	cbnz	r3, 8006bfe <_dtoa_r+0x916>
 8006bd6:	9b05      	ldr	r3, [sp, #20]
 8006bd8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006bdc:	0d1b      	lsrs	r3, r3, #20
 8006bde:	051b      	lsls	r3, r3, #20
 8006be0:	b183      	cbz	r3, 8006c04 <_dtoa_r+0x91c>
 8006be2:	f04f 0801 	mov.w	r8, #1
 8006be6:	9b06      	ldr	r3, [sp, #24]
 8006be8:	3301      	adds	r3, #1
 8006bea:	9306      	str	r3, [sp, #24]
 8006bec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bee:	3301      	adds	r3, #1
 8006bf0:	9309      	str	r3, [sp, #36]	; 0x24
 8006bf2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	f47f af6a 	bne.w	8006ace <_dtoa_r+0x7e6>
 8006bfa:	2001      	movs	r0, #1
 8006bfc:	e76f      	b.n	8006ade <_dtoa_r+0x7f6>
 8006bfe:	f04f 0800 	mov.w	r8, #0
 8006c02:	e7f6      	b.n	8006bf2 <_dtoa_r+0x90a>
 8006c04:	4698      	mov	r8, r3
 8006c06:	e7f4      	b.n	8006bf2 <_dtoa_r+0x90a>
 8006c08:	f43f af7d 	beq.w	8006b06 <_dtoa_r+0x81e>
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	301c      	adds	r0, #28
 8006c10:	e772      	b.n	8006af8 <_dtoa_r+0x810>
 8006c12:	9b08      	ldr	r3, [sp, #32]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	dc36      	bgt.n	8006c86 <_dtoa_r+0x99e>
 8006c18:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	dd33      	ble.n	8006c86 <_dtoa_r+0x99e>
 8006c1e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c22:	f1b9 0f00 	cmp.w	r9, #0
 8006c26:	d10d      	bne.n	8006c44 <_dtoa_r+0x95c>
 8006c28:	4621      	mov	r1, r4
 8006c2a:	464b      	mov	r3, r9
 8006c2c:	2205      	movs	r2, #5
 8006c2e:	4628      	mov	r0, r5
 8006c30:	f000 fd5c 	bl	80076ec <__multadd>
 8006c34:	4601      	mov	r1, r0
 8006c36:	4604      	mov	r4, r0
 8006c38:	4658      	mov	r0, fp
 8006c3a:	f000 ffbd 	bl	8007bb8 <__mcmp>
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	f73f adb8 	bgt.w	80067b4 <_dtoa_r+0x4cc>
 8006c44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006c46:	9f03      	ldr	r7, [sp, #12]
 8006c48:	ea6f 0a03 	mvn.w	sl, r3
 8006c4c:	f04f 0800 	mov.w	r8, #0
 8006c50:	4621      	mov	r1, r4
 8006c52:	4628      	mov	r0, r5
 8006c54:	f000 fd28 	bl	80076a8 <_Bfree>
 8006c58:	2e00      	cmp	r6, #0
 8006c5a:	f43f aea7 	beq.w	80069ac <_dtoa_r+0x6c4>
 8006c5e:	f1b8 0f00 	cmp.w	r8, #0
 8006c62:	d005      	beq.n	8006c70 <_dtoa_r+0x988>
 8006c64:	45b0      	cmp	r8, r6
 8006c66:	d003      	beq.n	8006c70 <_dtoa_r+0x988>
 8006c68:	4641      	mov	r1, r8
 8006c6a:	4628      	mov	r0, r5
 8006c6c:	f000 fd1c 	bl	80076a8 <_Bfree>
 8006c70:	4631      	mov	r1, r6
 8006c72:	4628      	mov	r0, r5
 8006c74:	f000 fd18 	bl	80076a8 <_Bfree>
 8006c78:	e698      	b.n	80069ac <_dtoa_r+0x6c4>
 8006c7a:	2400      	movs	r4, #0
 8006c7c:	4626      	mov	r6, r4
 8006c7e:	e7e1      	b.n	8006c44 <_dtoa_r+0x95c>
 8006c80:	46c2      	mov	sl, r8
 8006c82:	4626      	mov	r6, r4
 8006c84:	e596      	b.n	80067b4 <_dtoa_r+0x4cc>
 8006c86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f000 80fd 	beq.w	8006e8c <_dtoa_r+0xba4>
 8006c92:	2f00      	cmp	r7, #0
 8006c94:	dd05      	ble.n	8006ca2 <_dtoa_r+0x9ba>
 8006c96:	4631      	mov	r1, r6
 8006c98:	463a      	mov	r2, r7
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	f000 ff1c 	bl	8007ad8 <__lshift>
 8006ca0:	4606      	mov	r6, r0
 8006ca2:	f1b8 0f00 	cmp.w	r8, #0
 8006ca6:	d05c      	beq.n	8006d62 <_dtoa_r+0xa7a>
 8006ca8:	4628      	mov	r0, r5
 8006caa:	6871      	ldr	r1, [r6, #4]
 8006cac:	f000 fcbc 	bl	8007628 <_Balloc>
 8006cb0:	4607      	mov	r7, r0
 8006cb2:	b928      	cbnz	r0, 8006cc0 <_dtoa_r+0x9d8>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006cba:	4b7f      	ldr	r3, [pc, #508]	; (8006eb8 <_dtoa_r+0xbd0>)
 8006cbc:	f7ff bb28 	b.w	8006310 <_dtoa_r+0x28>
 8006cc0:	6932      	ldr	r2, [r6, #16]
 8006cc2:	f106 010c 	add.w	r1, r6, #12
 8006cc6:	3202      	adds	r2, #2
 8006cc8:	0092      	lsls	r2, r2, #2
 8006cca:	300c      	adds	r0, #12
 8006ccc:	f000 fc9e 	bl	800760c <memcpy>
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	4639      	mov	r1, r7
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	f000 feff 	bl	8007ad8 <__lshift>
 8006cda:	46b0      	mov	r8, r6
 8006cdc:	4606      	mov	r6, r0
 8006cde:	9b03      	ldr	r3, [sp, #12]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	9308      	str	r3, [sp, #32]
 8006ce4:	9b03      	ldr	r3, [sp, #12]
 8006ce6:	444b      	add	r3, r9
 8006ce8:	930a      	str	r3, [sp, #40]	; 0x28
 8006cea:	9b04      	ldr	r3, [sp, #16]
 8006cec:	f003 0301 	and.w	r3, r3, #1
 8006cf0:	9309      	str	r3, [sp, #36]	; 0x24
 8006cf2:	9b08      	ldr	r3, [sp, #32]
 8006cf4:	4621      	mov	r1, r4
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	4658      	mov	r0, fp
 8006cfa:	9304      	str	r3, [sp, #16]
 8006cfc:	f7ff fa68 	bl	80061d0 <quorem>
 8006d00:	4603      	mov	r3, r0
 8006d02:	4641      	mov	r1, r8
 8006d04:	3330      	adds	r3, #48	; 0x30
 8006d06:	9006      	str	r0, [sp, #24]
 8006d08:	4658      	mov	r0, fp
 8006d0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d0c:	f000 ff54 	bl	8007bb8 <__mcmp>
 8006d10:	4632      	mov	r2, r6
 8006d12:	4681      	mov	r9, r0
 8006d14:	4621      	mov	r1, r4
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 ff6a 	bl	8007bf0 <__mdiff>
 8006d1c:	68c2      	ldr	r2, [r0, #12]
 8006d1e:	4607      	mov	r7, r0
 8006d20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d22:	bb02      	cbnz	r2, 8006d66 <_dtoa_r+0xa7e>
 8006d24:	4601      	mov	r1, r0
 8006d26:	4658      	mov	r0, fp
 8006d28:	f000 ff46 	bl	8007bb8 <__mcmp>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d30:	4639      	mov	r1, r7
 8006d32:	4628      	mov	r0, r5
 8006d34:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006d38:	f000 fcb6 	bl	80076a8 <_Bfree>
 8006d3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d40:	9f08      	ldr	r7, [sp, #32]
 8006d42:	ea43 0102 	orr.w	r1, r3, r2
 8006d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d48:	430b      	orrs	r3, r1
 8006d4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d4c:	d10d      	bne.n	8006d6a <_dtoa_r+0xa82>
 8006d4e:	2b39      	cmp	r3, #57	; 0x39
 8006d50:	d029      	beq.n	8006da6 <_dtoa_r+0xabe>
 8006d52:	f1b9 0f00 	cmp.w	r9, #0
 8006d56:	dd01      	ble.n	8006d5c <_dtoa_r+0xa74>
 8006d58:	9b06      	ldr	r3, [sp, #24]
 8006d5a:	3331      	adds	r3, #49	; 0x31
 8006d5c:	9a04      	ldr	r2, [sp, #16]
 8006d5e:	7013      	strb	r3, [r2, #0]
 8006d60:	e776      	b.n	8006c50 <_dtoa_r+0x968>
 8006d62:	4630      	mov	r0, r6
 8006d64:	e7b9      	b.n	8006cda <_dtoa_r+0x9f2>
 8006d66:	2201      	movs	r2, #1
 8006d68:	e7e2      	b.n	8006d30 <_dtoa_r+0xa48>
 8006d6a:	f1b9 0f00 	cmp.w	r9, #0
 8006d6e:	db06      	blt.n	8006d7e <_dtoa_r+0xa96>
 8006d70:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006d72:	ea41 0909 	orr.w	r9, r1, r9
 8006d76:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d78:	ea59 0101 	orrs.w	r1, r9, r1
 8006d7c:	d120      	bne.n	8006dc0 <_dtoa_r+0xad8>
 8006d7e:	2a00      	cmp	r2, #0
 8006d80:	ddec      	ble.n	8006d5c <_dtoa_r+0xa74>
 8006d82:	4659      	mov	r1, fp
 8006d84:	2201      	movs	r2, #1
 8006d86:	4628      	mov	r0, r5
 8006d88:	9308      	str	r3, [sp, #32]
 8006d8a:	f000 fea5 	bl	8007ad8 <__lshift>
 8006d8e:	4621      	mov	r1, r4
 8006d90:	4683      	mov	fp, r0
 8006d92:	f000 ff11 	bl	8007bb8 <__mcmp>
 8006d96:	2800      	cmp	r0, #0
 8006d98:	9b08      	ldr	r3, [sp, #32]
 8006d9a:	dc02      	bgt.n	8006da2 <_dtoa_r+0xaba>
 8006d9c:	d1de      	bne.n	8006d5c <_dtoa_r+0xa74>
 8006d9e:	07da      	lsls	r2, r3, #31
 8006da0:	d5dc      	bpl.n	8006d5c <_dtoa_r+0xa74>
 8006da2:	2b39      	cmp	r3, #57	; 0x39
 8006da4:	d1d8      	bne.n	8006d58 <_dtoa_r+0xa70>
 8006da6:	2339      	movs	r3, #57	; 0x39
 8006da8:	9a04      	ldr	r2, [sp, #16]
 8006daa:	7013      	strb	r3, [r2, #0]
 8006dac:	463b      	mov	r3, r7
 8006dae:	461f      	mov	r7, r3
 8006db0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006db4:	3b01      	subs	r3, #1
 8006db6:	2a39      	cmp	r2, #57	; 0x39
 8006db8:	d050      	beq.n	8006e5c <_dtoa_r+0xb74>
 8006dba:	3201      	adds	r2, #1
 8006dbc:	701a      	strb	r2, [r3, #0]
 8006dbe:	e747      	b.n	8006c50 <_dtoa_r+0x968>
 8006dc0:	2a00      	cmp	r2, #0
 8006dc2:	dd03      	ble.n	8006dcc <_dtoa_r+0xae4>
 8006dc4:	2b39      	cmp	r3, #57	; 0x39
 8006dc6:	d0ee      	beq.n	8006da6 <_dtoa_r+0xabe>
 8006dc8:	3301      	adds	r3, #1
 8006dca:	e7c7      	b.n	8006d5c <_dtoa_r+0xa74>
 8006dcc:	9a08      	ldr	r2, [sp, #32]
 8006dce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006dd0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006dd4:	428a      	cmp	r2, r1
 8006dd6:	d02a      	beq.n	8006e2e <_dtoa_r+0xb46>
 8006dd8:	4659      	mov	r1, fp
 8006dda:	2300      	movs	r3, #0
 8006ddc:	220a      	movs	r2, #10
 8006dde:	4628      	mov	r0, r5
 8006de0:	f000 fc84 	bl	80076ec <__multadd>
 8006de4:	45b0      	cmp	r8, r6
 8006de6:	4683      	mov	fp, r0
 8006de8:	f04f 0300 	mov.w	r3, #0
 8006dec:	f04f 020a 	mov.w	r2, #10
 8006df0:	4641      	mov	r1, r8
 8006df2:	4628      	mov	r0, r5
 8006df4:	d107      	bne.n	8006e06 <_dtoa_r+0xb1e>
 8006df6:	f000 fc79 	bl	80076ec <__multadd>
 8006dfa:	4680      	mov	r8, r0
 8006dfc:	4606      	mov	r6, r0
 8006dfe:	9b08      	ldr	r3, [sp, #32]
 8006e00:	3301      	adds	r3, #1
 8006e02:	9308      	str	r3, [sp, #32]
 8006e04:	e775      	b.n	8006cf2 <_dtoa_r+0xa0a>
 8006e06:	f000 fc71 	bl	80076ec <__multadd>
 8006e0a:	4631      	mov	r1, r6
 8006e0c:	4680      	mov	r8, r0
 8006e0e:	2300      	movs	r3, #0
 8006e10:	220a      	movs	r2, #10
 8006e12:	4628      	mov	r0, r5
 8006e14:	f000 fc6a 	bl	80076ec <__multadd>
 8006e18:	4606      	mov	r6, r0
 8006e1a:	e7f0      	b.n	8006dfe <_dtoa_r+0xb16>
 8006e1c:	f1b9 0f00 	cmp.w	r9, #0
 8006e20:	bfcc      	ite	gt
 8006e22:	464f      	movgt	r7, r9
 8006e24:	2701      	movle	r7, #1
 8006e26:	f04f 0800 	mov.w	r8, #0
 8006e2a:	9a03      	ldr	r2, [sp, #12]
 8006e2c:	4417      	add	r7, r2
 8006e2e:	4659      	mov	r1, fp
 8006e30:	2201      	movs	r2, #1
 8006e32:	4628      	mov	r0, r5
 8006e34:	9308      	str	r3, [sp, #32]
 8006e36:	f000 fe4f 	bl	8007ad8 <__lshift>
 8006e3a:	4621      	mov	r1, r4
 8006e3c:	4683      	mov	fp, r0
 8006e3e:	f000 febb 	bl	8007bb8 <__mcmp>
 8006e42:	2800      	cmp	r0, #0
 8006e44:	dcb2      	bgt.n	8006dac <_dtoa_r+0xac4>
 8006e46:	d102      	bne.n	8006e4e <_dtoa_r+0xb66>
 8006e48:	9b08      	ldr	r3, [sp, #32]
 8006e4a:	07db      	lsls	r3, r3, #31
 8006e4c:	d4ae      	bmi.n	8006dac <_dtoa_r+0xac4>
 8006e4e:	463b      	mov	r3, r7
 8006e50:	461f      	mov	r7, r3
 8006e52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e56:	2a30      	cmp	r2, #48	; 0x30
 8006e58:	d0fa      	beq.n	8006e50 <_dtoa_r+0xb68>
 8006e5a:	e6f9      	b.n	8006c50 <_dtoa_r+0x968>
 8006e5c:	9a03      	ldr	r2, [sp, #12]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d1a5      	bne.n	8006dae <_dtoa_r+0xac6>
 8006e62:	2331      	movs	r3, #49	; 0x31
 8006e64:	f10a 0a01 	add.w	sl, sl, #1
 8006e68:	e779      	b.n	8006d5e <_dtoa_r+0xa76>
 8006e6a:	4b14      	ldr	r3, [pc, #80]	; (8006ebc <_dtoa_r+0xbd4>)
 8006e6c:	f7ff baa8 	b.w	80063c0 <_dtoa_r+0xd8>
 8006e70:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f47f aa81 	bne.w	800637a <_dtoa_r+0x92>
 8006e78:	4b11      	ldr	r3, [pc, #68]	; (8006ec0 <_dtoa_r+0xbd8>)
 8006e7a:	f7ff baa1 	b.w	80063c0 <_dtoa_r+0xd8>
 8006e7e:	f1b9 0f00 	cmp.w	r9, #0
 8006e82:	dc03      	bgt.n	8006e8c <_dtoa_r+0xba4>
 8006e84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	f73f aecb 	bgt.w	8006c22 <_dtoa_r+0x93a>
 8006e8c:	9f03      	ldr	r7, [sp, #12]
 8006e8e:	4621      	mov	r1, r4
 8006e90:	4658      	mov	r0, fp
 8006e92:	f7ff f99d 	bl	80061d0 <quorem>
 8006e96:	9a03      	ldr	r2, [sp, #12]
 8006e98:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006e9c:	f807 3b01 	strb.w	r3, [r7], #1
 8006ea0:	1aba      	subs	r2, r7, r2
 8006ea2:	4591      	cmp	r9, r2
 8006ea4:	ddba      	ble.n	8006e1c <_dtoa_r+0xb34>
 8006ea6:	4659      	mov	r1, fp
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	220a      	movs	r2, #10
 8006eac:	4628      	mov	r0, r5
 8006eae:	f000 fc1d 	bl	80076ec <__multadd>
 8006eb2:	4683      	mov	fp, r0
 8006eb4:	e7eb      	b.n	8006e8e <_dtoa_r+0xba6>
 8006eb6:	bf00      	nop
 8006eb8:	080092c9 	.word	0x080092c9
 8006ebc:	08009034 	.word	0x08009034
 8006ec0:	08009261 	.word	0x08009261

08006ec4 <fiprintf>:
 8006ec4:	b40e      	push	{r1, r2, r3}
 8006ec6:	b503      	push	{r0, r1, lr}
 8006ec8:	4601      	mov	r1, r0
 8006eca:	ab03      	add	r3, sp, #12
 8006ecc:	4805      	ldr	r0, [pc, #20]	; (8006ee4 <fiprintf+0x20>)
 8006ece:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ed2:	6800      	ldr	r0, [r0, #0]
 8006ed4:	9301      	str	r3, [sp, #4]
 8006ed6:	f001 fad3 	bl	8008480 <_vfiprintf_r>
 8006eda:	b002      	add	sp, #8
 8006edc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ee0:	b003      	add	sp, #12
 8006ee2:	4770      	bx	lr
 8006ee4:	20000014 	.word	0x20000014

08006ee8 <rshift>:
 8006ee8:	6903      	ldr	r3, [r0, #16]
 8006eea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006eee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006ef2:	f100 0414 	add.w	r4, r0, #20
 8006ef6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006efa:	dd46      	ble.n	8006f8a <rshift+0xa2>
 8006efc:	f011 011f 	ands.w	r1, r1, #31
 8006f00:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006f04:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006f08:	d10c      	bne.n	8006f24 <rshift+0x3c>
 8006f0a:	4629      	mov	r1, r5
 8006f0c:	f100 0710 	add.w	r7, r0, #16
 8006f10:	42b1      	cmp	r1, r6
 8006f12:	d335      	bcc.n	8006f80 <rshift+0x98>
 8006f14:	1a9b      	subs	r3, r3, r2
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	1eea      	subs	r2, r5, #3
 8006f1a:	4296      	cmp	r6, r2
 8006f1c:	bf38      	it	cc
 8006f1e:	2300      	movcc	r3, #0
 8006f20:	4423      	add	r3, r4
 8006f22:	e015      	b.n	8006f50 <rshift+0x68>
 8006f24:	46a1      	mov	r9, r4
 8006f26:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006f2a:	f1c1 0820 	rsb	r8, r1, #32
 8006f2e:	40cf      	lsrs	r7, r1
 8006f30:	f105 0e04 	add.w	lr, r5, #4
 8006f34:	4576      	cmp	r6, lr
 8006f36:	46f4      	mov	ip, lr
 8006f38:	d816      	bhi.n	8006f68 <rshift+0x80>
 8006f3a:	1a9a      	subs	r2, r3, r2
 8006f3c:	0092      	lsls	r2, r2, #2
 8006f3e:	3a04      	subs	r2, #4
 8006f40:	3501      	adds	r5, #1
 8006f42:	42ae      	cmp	r6, r5
 8006f44:	bf38      	it	cc
 8006f46:	2200      	movcc	r2, #0
 8006f48:	18a3      	adds	r3, r4, r2
 8006f4a:	50a7      	str	r7, [r4, r2]
 8006f4c:	b107      	cbz	r7, 8006f50 <rshift+0x68>
 8006f4e:	3304      	adds	r3, #4
 8006f50:	42a3      	cmp	r3, r4
 8006f52:	eba3 0204 	sub.w	r2, r3, r4
 8006f56:	bf08      	it	eq
 8006f58:	2300      	moveq	r3, #0
 8006f5a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006f5e:	6102      	str	r2, [r0, #16]
 8006f60:	bf08      	it	eq
 8006f62:	6143      	streq	r3, [r0, #20]
 8006f64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f68:	f8dc c000 	ldr.w	ip, [ip]
 8006f6c:	fa0c fc08 	lsl.w	ip, ip, r8
 8006f70:	ea4c 0707 	orr.w	r7, ip, r7
 8006f74:	f849 7b04 	str.w	r7, [r9], #4
 8006f78:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006f7c:	40cf      	lsrs	r7, r1
 8006f7e:	e7d9      	b.n	8006f34 <rshift+0x4c>
 8006f80:	f851 cb04 	ldr.w	ip, [r1], #4
 8006f84:	f847 cf04 	str.w	ip, [r7, #4]!
 8006f88:	e7c2      	b.n	8006f10 <rshift+0x28>
 8006f8a:	4623      	mov	r3, r4
 8006f8c:	e7e0      	b.n	8006f50 <rshift+0x68>

08006f8e <__hexdig_fun>:
 8006f8e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006f92:	2b09      	cmp	r3, #9
 8006f94:	d802      	bhi.n	8006f9c <__hexdig_fun+0xe>
 8006f96:	3820      	subs	r0, #32
 8006f98:	b2c0      	uxtb	r0, r0
 8006f9a:	4770      	bx	lr
 8006f9c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006fa0:	2b05      	cmp	r3, #5
 8006fa2:	d801      	bhi.n	8006fa8 <__hexdig_fun+0x1a>
 8006fa4:	3847      	subs	r0, #71	; 0x47
 8006fa6:	e7f7      	b.n	8006f98 <__hexdig_fun+0xa>
 8006fa8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006fac:	2b05      	cmp	r3, #5
 8006fae:	d801      	bhi.n	8006fb4 <__hexdig_fun+0x26>
 8006fb0:	3827      	subs	r0, #39	; 0x27
 8006fb2:	e7f1      	b.n	8006f98 <__hexdig_fun+0xa>
 8006fb4:	2000      	movs	r0, #0
 8006fb6:	4770      	bx	lr

08006fb8 <__gethex>:
 8006fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fbc:	b08b      	sub	sp, #44	; 0x2c
 8006fbe:	9305      	str	r3, [sp, #20]
 8006fc0:	4bb2      	ldr	r3, [pc, #712]	; (800728c <__gethex+0x2d4>)
 8006fc2:	9002      	str	r0, [sp, #8]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	468b      	mov	fp, r1
 8006fc8:	4618      	mov	r0, r3
 8006fca:	4690      	mov	r8, r2
 8006fcc:	9303      	str	r3, [sp, #12]
 8006fce:	f7f9 f8c9 	bl	8000164 <strlen>
 8006fd2:	4682      	mov	sl, r0
 8006fd4:	9b03      	ldr	r3, [sp, #12]
 8006fd6:	f8db 2000 	ldr.w	r2, [fp]
 8006fda:	4403      	add	r3, r0
 8006fdc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006fe0:	9306      	str	r3, [sp, #24]
 8006fe2:	1c93      	adds	r3, r2, #2
 8006fe4:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006fe8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006fec:	32fe      	adds	r2, #254	; 0xfe
 8006fee:	18d1      	adds	r1, r2, r3
 8006ff0:	461f      	mov	r7, r3
 8006ff2:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006ff6:	9101      	str	r1, [sp, #4]
 8006ff8:	2830      	cmp	r0, #48	; 0x30
 8006ffa:	d0f8      	beq.n	8006fee <__gethex+0x36>
 8006ffc:	f7ff ffc7 	bl	8006f8e <__hexdig_fun>
 8007000:	4604      	mov	r4, r0
 8007002:	2800      	cmp	r0, #0
 8007004:	d13a      	bne.n	800707c <__gethex+0xc4>
 8007006:	4652      	mov	r2, sl
 8007008:	4638      	mov	r0, r7
 800700a:	9903      	ldr	r1, [sp, #12]
 800700c:	f001 fb7e 	bl	800870c <strncmp>
 8007010:	4605      	mov	r5, r0
 8007012:	2800      	cmp	r0, #0
 8007014:	d166      	bne.n	80070e4 <__gethex+0x12c>
 8007016:	f817 000a 	ldrb.w	r0, [r7, sl]
 800701a:	eb07 060a 	add.w	r6, r7, sl
 800701e:	f7ff ffb6 	bl	8006f8e <__hexdig_fun>
 8007022:	2800      	cmp	r0, #0
 8007024:	d060      	beq.n	80070e8 <__gethex+0x130>
 8007026:	4633      	mov	r3, r6
 8007028:	7818      	ldrb	r0, [r3, #0]
 800702a:	461f      	mov	r7, r3
 800702c:	2830      	cmp	r0, #48	; 0x30
 800702e:	f103 0301 	add.w	r3, r3, #1
 8007032:	d0f9      	beq.n	8007028 <__gethex+0x70>
 8007034:	f7ff ffab 	bl	8006f8e <__hexdig_fun>
 8007038:	2301      	movs	r3, #1
 800703a:	fab0 f480 	clz	r4, r0
 800703e:	4635      	mov	r5, r6
 8007040:	0964      	lsrs	r4, r4, #5
 8007042:	9301      	str	r3, [sp, #4]
 8007044:	463a      	mov	r2, r7
 8007046:	4616      	mov	r6, r2
 8007048:	7830      	ldrb	r0, [r6, #0]
 800704a:	3201      	adds	r2, #1
 800704c:	f7ff ff9f 	bl	8006f8e <__hexdig_fun>
 8007050:	2800      	cmp	r0, #0
 8007052:	d1f8      	bne.n	8007046 <__gethex+0x8e>
 8007054:	4652      	mov	r2, sl
 8007056:	4630      	mov	r0, r6
 8007058:	9903      	ldr	r1, [sp, #12]
 800705a:	f001 fb57 	bl	800870c <strncmp>
 800705e:	b980      	cbnz	r0, 8007082 <__gethex+0xca>
 8007060:	b94d      	cbnz	r5, 8007076 <__gethex+0xbe>
 8007062:	eb06 050a 	add.w	r5, r6, sl
 8007066:	462a      	mov	r2, r5
 8007068:	4616      	mov	r6, r2
 800706a:	7830      	ldrb	r0, [r6, #0]
 800706c:	3201      	adds	r2, #1
 800706e:	f7ff ff8e 	bl	8006f8e <__hexdig_fun>
 8007072:	2800      	cmp	r0, #0
 8007074:	d1f8      	bne.n	8007068 <__gethex+0xb0>
 8007076:	1bad      	subs	r5, r5, r6
 8007078:	00ad      	lsls	r5, r5, #2
 800707a:	e004      	b.n	8007086 <__gethex+0xce>
 800707c:	2400      	movs	r4, #0
 800707e:	4625      	mov	r5, r4
 8007080:	e7e0      	b.n	8007044 <__gethex+0x8c>
 8007082:	2d00      	cmp	r5, #0
 8007084:	d1f7      	bne.n	8007076 <__gethex+0xbe>
 8007086:	7833      	ldrb	r3, [r6, #0]
 8007088:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800708c:	2b50      	cmp	r3, #80	; 0x50
 800708e:	d139      	bne.n	8007104 <__gethex+0x14c>
 8007090:	7873      	ldrb	r3, [r6, #1]
 8007092:	2b2b      	cmp	r3, #43	; 0x2b
 8007094:	d02a      	beq.n	80070ec <__gethex+0x134>
 8007096:	2b2d      	cmp	r3, #45	; 0x2d
 8007098:	d02c      	beq.n	80070f4 <__gethex+0x13c>
 800709a:	f04f 0900 	mov.w	r9, #0
 800709e:	1c71      	adds	r1, r6, #1
 80070a0:	7808      	ldrb	r0, [r1, #0]
 80070a2:	f7ff ff74 	bl	8006f8e <__hexdig_fun>
 80070a6:	1e43      	subs	r3, r0, #1
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	2b18      	cmp	r3, #24
 80070ac:	d82a      	bhi.n	8007104 <__gethex+0x14c>
 80070ae:	f1a0 0210 	sub.w	r2, r0, #16
 80070b2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80070b6:	f7ff ff6a 	bl	8006f8e <__hexdig_fun>
 80070ba:	1e43      	subs	r3, r0, #1
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	2b18      	cmp	r3, #24
 80070c0:	d91b      	bls.n	80070fa <__gethex+0x142>
 80070c2:	f1b9 0f00 	cmp.w	r9, #0
 80070c6:	d000      	beq.n	80070ca <__gethex+0x112>
 80070c8:	4252      	negs	r2, r2
 80070ca:	4415      	add	r5, r2
 80070cc:	f8cb 1000 	str.w	r1, [fp]
 80070d0:	b1d4      	cbz	r4, 8007108 <__gethex+0x150>
 80070d2:	9b01      	ldr	r3, [sp, #4]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	bf14      	ite	ne
 80070d8:	2700      	movne	r7, #0
 80070da:	2706      	moveq	r7, #6
 80070dc:	4638      	mov	r0, r7
 80070de:	b00b      	add	sp, #44	; 0x2c
 80070e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070e4:	463e      	mov	r6, r7
 80070e6:	4625      	mov	r5, r4
 80070e8:	2401      	movs	r4, #1
 80070ea:	e7cc      	b.n	8007086 <__gethex+0xce>
 80070ec:	f04f 0900 	mov.w	r9, #0
 80070f0:	1cb1      	adds	r1, r6, #2
 80070f2:	e7d5      	b.n	80070a0 <__gethex+0xe8>
 80070f4:	f04f 0901 	mov.w	r9, #1
 80070f8:	e7fa      	b.n	80070f0 <__gethex+0x138>
 80070fa:	230a      	movs	r3, #10
 80070fc:	fb03 0202 	mla	r2, r3, r2, r0
 8007100:	3a10      	subs	r2, #16
 8007102:	e7d6      	b.n	80070b2 <__gethex+0xfa>
 8007104:	4631      	mov	r1, r6
 8007106:	e7e1      	b.n	80070cc <__gethex+0x114>
 8007108:	4621      	mov	r1, r4
 800710a:	1bf3      	subs	r3, r6, r7
 800710c:	3b01      	subs	r3, #1
 800710e:	2b07      	cmp	r3, #7
 8007110:	dc0a      	bgt.n	8007128 <__gethex+0x170>
 8007112:	9802      	ldr	r0, [sp, #8]
 8007114:	f000 fa88 	bl	8007628 <_Balloc>
 8007118:	4604      	mov	r4, r0
 800711a:	b940      	cbnz	r0, 800712e <__gethex+0x176>
 800711c:	4602      	mov	r2, r0
 800711e:	21de      	movs	r1, #222	; 0xde
 8007120:	4b5b      	ldr	r3, [pc, #364]	; (8007290 <__gethex+0x2d8>)
 8007122:	485c      	ldr	r0, [pc, #368]	; (8007294 <__gethex+0x2dc>)
 8007124:	f7ff f836 	bl	8006194 <__assert_func>
 8007128:	3101      	adds	r1, #1
 800712a:	105b      	asrs	r3, r3, #1
 800712c:	e7ef      	b.n	800710e <__gethex+0x156>
 800712e:	f04f 0b00 	mov.w	fp, #0
 8007132:	f100 0914 	add.w	r9, r0, #20
 8007136:	f1ca 0301 	rsb	r3, sl, #1
 800713a:	f8cd 9010 	str.w	r9, [sp, #16]
 800713e:	f8cd b004 	str.w	fp, [sp, #4]
 8007142:	9308      	str	r3, [sp, #32]
 8007144:	42b7      	cmp	r7, r6
 8007146:	d33f      	bcc.n	80071c8 <__gethex+0x210>
 8007148:	9f04      	ldr	r7, [sp, #16]
 800714a:	9b01      	ldr	r3, [sp, #4]
 800714c:	f847 3b04 	str.w	r3, [r7], #4
 8007150:	eba7 0709 	sub.w	r7, r7, r9
 8007154:	10bf      	asrs	r7, r7, #2
 8007156:	6127      	str	r7, [r4, #16]
 8007158:	4618      	mov	r0, r3
 800715a:	f000 fb57 	bl	800780c <__hi0bits>
 800715e:	017f      	lsls	r7, r7, #5
 8007160:	f8d8 6000 	ldr.w	r6, [r8]
 8007164:	1a3f      	subs	r7, r7, r0
 8007166:	42b7      	cmp	r7, r6
 8007168:	dd62      	ble.n	8007230 <__gethex+0x278>
 800716a:	1bbf      	subs	r7, r7, r6
 800716c:	4639      	mov	r1, r7
 800716e:	4620      	mov	r0, r4
 8007170:	f000 fef1 	bl	8007f56 <__any_on>
 8007174:	4682      	mov	sl, r0
 8007176:	b1a8      	cbz	r0, 80071a4 <__gethex+0x1ec>
 8007178:	f04f 0a01 	mov.w	sl, #1
 800717c:	1e7b      	subs	r3, r7, #1
 800717e:	1159      	asrs	r1, r3, #5
 8007180:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007184:	f003 021f 	and.w	r2, r3, #31
 8007188:	fa0a f202 	lsl.w	r2, sl, r2
 800718c:	420a      	tst	r2, r1
 800718e:	d009      	beq.n	80071a4 <__gethex+0x1ec>
 8007190:	4553      	cmp	r3, sl
 8007192:	dd05      	ble.n	80071a0 <__gethex+0x1e8>
 8007194:	4620      	mov	r0, r4
 8007196:	1eb9      	subs	r1, r7, #2
 8007198:	f000 fedd 	bl	8007f56 <__any_on>
 800719c:	2800      	cmp	r0, #0
 800719e:	d144      	bne.n	800722a <__gethex+0x272>
 80071a0:	f04f 0a02 	mov.w	sl, #2
 80071a4:	4639      	mov	r1, r7
 80071a6:	4620      	mov	r0, r4
 80071a8:	f7ff fe9e 	bl	8006ee8 <rshift>
 80071ac:	443d      	add	r5, r7
 80071ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80071b2:	42ab      	cmp	r3, r5
 80071b4:	da4a      	bge.n	800724c <__gethex+0x294>
 80071b6:	4621      	mov	r1, r4
 80071b8:	9802      	ldr	r0, [sp, #8]
 80071ba:	f000 fa75 	bl	80076a8 <_Bfree>
 80071be:	2300      	movs	r3, #0
 80071c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80071c2:	27a3      	movs	r7, #163	; 0xa3
 80071c4:	6013      	str	r3, [r2, #0]
 80071c6:	e789      	b.n	80070dc <__gethex+0x124>
 80071c8:	1e73      	subs	r3, r6, #1
 80071ca:	9a06      	ldr	r2, [sp, #24]
 80071cc:	9307      	str	r3, [sp, #28]
 80071ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d019      	beq.n	800720a <__gethex+0x252>
 80071d6:	f1bb 0f20 	cmp.w	fp, #32
 80071da:	d107      	bne.n	80071ec <__gethex+0x234>
 80071dc:	9b04      	ldr	r3, [sp, #16]
 80071de:	9a01      	ldr	r2, [sp, #4]
 80071e0:	f843 2b04 	str.w	r2, [r3], #4
 80071e4:	9304      	str	r3, [sp, #16]
 80071e6:	2300      	movs	r3, #0
 80071e8:	469b      	mov	fp, r3
 80071ea:	9301      	str	r3, [sp, #4]
 80071ec:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80071f0:	f7ff fecd 	bl	8006f8e <__hexdig_fun>
 80071f4:	9b01      	ldr	r3, [sp, #4]
 80071f6:	f000 000f 	and.w	r0, r0, #15
 80071fa:	fa00 f00b 	lsl.w	r0, r0, fp
 80071fe:	4303      	orrs	r3, r0
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	f10b 0b04 	add.w	fp, fp, #4
 8007206:	9b07      	ldr	r3, [sp, #28]
 8007208:	e00d      	b.n	8007226 <__gethex+0x26e>
 800720a:	9a08      	ldr	r2, [sp, #32]
 800720c:	1e73      	subs	r3, r6, #1
 800720e:	4413      	add	r3, r2
 8007210:	42bb      	cmp	r3, r7
 8007212:	d3e0      	bcc.n	80071d6 <__gethex+0x21e>
 8007214:	4618      	mov	r0, r3
 8007216:	4652      	mov	r2, sl
 8007218:	9903      	ldr	r1, [sp, #12]
 800721a:	9309      	str	r3, [sp, #36]	; 0x24
 800721c:	f001 fa76 	bl	800870c <strncmp>
 8007220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007222:	2800      	cmp	r0, #0
 8007224:	d1d7      	bne.n	80071d6 <__gethex+0x21e>
 8007226:	461e      	mov	r6, r3
 8007228:	e78c      	b.n	8007144 <__gethex+0x18c>
 800722a:	f04f 0a03 	mov.w	sl, #3
 800722e:	e7b9      	b.n	80071a4 <__gethex+0x1ec>
 8007230:	da09      	bge.n	8007246 <__gethex+0x28e>
 8007232:	1bf7      	subs	r7, r6, r7
 8007234:	4621      	mov	r1, r4
 8007236:	463a      	mov	r2, r7
 8007238:	9802      	ldr	r0, [sp, #8]
 800723a:	f000 fc4d 	bl	8007ad8 <__lshift>
 800723e:	4604      	mov	r4, r0
 8007240:	1bed      	subs	r5, r5, r7
 8007242:	f100 0914 	add.w	r9, r0, #20
 8007246:	f04f 0a00 	mov.w	sl, #0
 800724a:	e7b0      	b.n	80071ae <__gethex+0x1f6>
 800724c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007250:	42a8      	cmp	r0, r5
 8007252:	dd72      	ble.n	800733a <__gethex+0x382>
 8007254:	1b45      	subs	r5, r0, r5
 8007256:	42ae      	cmp	r6, r5
 8007258:	dc35      	bgt.n	80072c6 <__gethex+0x30e>
 800725a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800725e:	2b02      	cmp	r3, #2
 8007260:	d029      	beq.n	80072b6 <__gethex+0x2fe>
 8007262:	2b03      	cmp	r3, #3
 8007264:	d02b      	beq.n	80072be <__gethex+0x306>
 8007266:	2b01      	cmp	r3, #1
 8007268:	d11c      	bne.n	80072a4 <__gethex+0x2ec>
 800726a:	42ae      	cmp	r6, r5
 800726c:	d11a      	bne.n	80072a4 <__gethex+0x2ec>
 800726e:	2e01      	cmp	r6, #1
 8007270:	d112      	bne.n	8007298 <__gethex+0x2e0>
 8007272:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007276:	9a05      	ldr	r2, [sp, #20]
 8007278:	2762      	movs	r7, #98	; 0x62
 800727a:	6013      	str	r3, [r2, #0]
 800727c:	2301      	movs	r3, #1
 800727e:	6123      	str	r3, [r4, #16]
 8007280:	f8c9 3000 	str.w	r3, [r9]
 8007284:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007286:	601c      	str	r4, [r3, #0]
 8007288:	e728      	b.n	80070dc <__gethex+0x124>
 800728a:	bf00      	nop
 800728c:	08009340 	.word	0x08009340
 8007290:	080092c9 	.word	0x080092c9
 8007294:	080092da 	.word	0x080092da
 8007298:	4620      	mov	r0, r4
 800729a:	1e71      	subs	r1, r6, #1
 800729c:	f000 fe5b 	bl	8007f56 <__any_on>
 80072a0:	2800      	cmp	r0, #0
 80072a2:	d1e6      	bne.n	8007272 <__gethex+0x2ba>
 80072a4:	4621      	mov	r1, r4
 80072a6:	9802      	ldr	r0, [sp, #8]
 80072a8:	f000 f9fe 	bl	80076a8 <_Bfree>
 80072ac:	2300      	movs	r3, #0
 80072ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80072b0:	2750      	movs	r7, #80	; 0x50
 80072b2:	6013      	str	r3, [r2, #0]
 80072b4:	e712      	b.n	80070dc <__gethex+0x124>
 80072b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d1f3      	bne.n	80072a4 <__gethex+0x2ec>
 80072bc:	e7d9      	b.n	8007272 <__gethex+0x2ba>
 80072be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1d6      	bne.n	8007272 <__gethex+0x2ba>
 80072c4:	e7ee      	b.n	80072a4 <__gethex+0x2ec>
 80072c6:	1e6f      	subs	r7, r5, #1
 80072c8:	f1ba 0f00 	cmp.w	sl, #0
 80072cc:	d132      	bne.n	8007334 <__gethex+0x37c>
 80072ce:	b127      	cbz	r7, 80072da <__gethex+0x322>
 80072d0:	4639      	mov	r1, r7
 80072d2:	4620      	mov	r0, r4
 80072d4:	f000 fe3f 	bl	8007f56 <__any_on>
 80072d8:	4682      	mov	sl, r0
 80072da:	2101      	movs	r1, #1
 80072dc:	117b      	asrs	r3, r7, #5
 80072de:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80072e2:	f007 071f 	and.w	r7, r7, #31
 80072e6:	fa01 f707 	lsl.w	r7, r1, r7
 80072ea:	421f      	tst	r7, r3
 80072ec:	f04f 0702 	mov.w	r7, #2
 80072f0:	4629      	mov	r1, r5
 80072f2:	4620      	mov	r0, r4
 80072f4:	bf18      	it	ne
 80072f6:	f04a 0a02 	orrne.w	sl, sl, #2
 80072fa:	1b76      	subs	r6, r6, r5
 80072fc:	f7ff fdf4 	bl	8006ee8 <rshift>
 8007300:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007304:	f1ba 0f00 	cmp.w	sl, #0
 8007308:	d048      	beq.n	800739c <__gethex+0x3e4>
 800730a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800730e:	2b02      	cmp	r3, #2
 8007310:	d015      	beq.n	800733e <__gethex+0x386>
 8007312:	2b03      	cmp	r3, #3
 8007314:	d017      	beq.n	8007346 <__gethex+0x38e>
 8007316:	2b01      	cmp	r3, #1
 8007318:	d109      	bne.n	800732e <__gethex+0x376>
 800731a:	f01a 0f02 	tst.w	sl, #2
 800731e:	d006      	beq.n	800732e <__gethex+0x376>
 8007320:	f8d9 0000 	ldr.w	r0, [r9]
 8007324:	ea4a 0a00 	orr.w	sl, sl, r0
 8007328:	f01a 0f01 	tst.w	sl, #1
 800732c:	d10e      	bne.n	800734c <__gethex+0x394>
 800732e:	f047 0710 	orr.w	r7, r7, #16
 8007332:	e033      	b.n	800739c <__gethex+0x3e4>
 8007334:	f04f 0a01 	mov.w	sl, #1
 8007338:	e7cf      	b.n	80072da <__gethex+0x322>
 800733a:	2701      	movs	r7, #1
 800733c:	e7e2      	b.n	8007304 <__gethex+0x34c>
 800733e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007340:	f1c3 0301 	rsb	r3, r3, #1
 8007344:	9315      	str	r3, [sp, #84]	; 0x54
 8007346:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007348:	2b00      	cmp	r3, #0
 800734a:	d0f0      	beq.n	800732e <__gethex+0x376>
 800734c:	f04f 0c00 	mov.w	ip, #0
 8007350:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007354:	f104 0314 	add.w	r3, r4, #20
 8007358:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800735c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007360:	4618      	mov	r0, r3
 8007362:	f853 2b04 	ldr.w	r2, [r3], #4
 8007366:	f1b2 3fff 	cmp.w	r2, #4294967295
 800736a:	d01c      	beq.n	80073a6 <__gethex+0x3ee>
 800736c:	3201      	adds	r2, #1
 800736e:	6002      	str	r2, [r0, #0]
 8007370:	2f02      	cmp	r7, #2
 8007372:	f104 0314 	add.w	r3, r4, #20
 8007376:	d13d      	bne.n	80073f4 <__gethex+0x43c>
 8007378:	f8d8 2000 	ldr.w	r2, [r8]
 800737c:	3a01      	subs	r2, #1
 800737e:	42b2      	cmp	r2, r6
 8007380:	d10a      	bne.n	8007398 <__gethex+0x3e0>
 8007382:	2201      	movs	r2, #1
 8007384:	1171      	asrs	r1, r6, #5
 8007386:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800738a:	f006 061f 	and.w	r6, r6, #31
 800738e:	fa02 f606 	lsl.w	r6, r2, r6
 8007392:	421e      	tst	r6, r3
 8007394:	bf18      	it	ne
 8007396:	4617      	movne	r7, r2
 8007398:	f047 0720 	orr.w	r7, r7, #32
 800739c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800739e:	601c      	str	r4, [r3, #0]
 80073a0:	9b05      	ldr	r3, [sp, #20]
 80073a2:	601d      	str	r5, [r3, #0]
 80073a4:	e69a      	b.n	80070dc <__gethex+0x124>
 80073a6:	4299      	cmp	r1, r3
 80073a8:	f843 cc04 	str.w	ip, [r3, #-4]
 80073ac:	d8d8      	bhi.n	8007360 <__gethex+0x3a8>
 80073ae:	68a3      	ldr	r3, [r4, #8]
 80073b0:	459b      	cmp	fp, r3
 80073b2:	db17      	blt.n	80073e4 <__gethex+0x42c>
 80073b4:	6861      	ldr	r1, [r4, #4]
 80073b6:	9802      	ldr	r0, [sp, #8]
 80073b8:	3101      	adds	r1, #1
 80073ba:	f000 f935 	bl	8007628 <_Balloc>
 80073be:	4681      	mov	r9, r0
 80073c0:	b918      	cbnz	r0, 80073ca <__gethex+0x412>
 80073c2:	4602      	mov	r2, r0
 80073c4:	2184      	movs	r1, #132	; 0x84
 80073c6:	4b19      	ldr	r3, [pc, #100]	; (800742c <__gethex+0x474>)
 80073c8:	e6ab      	b.n	8007122 <__gethex+0x16a>
 80073ca:	6922      	ldr	r2, [r4, #16]
 80073cc:	f104 010c 	add.w	r1, r4, #12
 80073d0:	3202      	adds	r2, #2
 80073d2:	0092      	lsls	r2, r2, #2
 80073d4:	300c      	adds	r0, #12
 80073d6:	f000 f919 	bl	800760c <memcpy>
 80073da:	4621      	mov	r1, r4
 80073dc:	9802      	ldr	r0, [sp, #8]
 80073de:	f000 f963 	bl	80076a8 <_Bfree>
 80073e2:	464c      	mov	r4, r9
 80073e4:	6923      	ldr	r3, [r4, #16]
 80073e6:	1c5a      	adds	r2, r3, #1
 80073e8:	6122      	str	r2, [r4, #16]
 80073ea:	2201      	movs	r2, #1
 80073ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073f0:	615a      	str	r2, [r3, #20]
 80073f2:	e7bd      	b.n	8007370 <__gethex+0x3b8>
 80073f4:	6922      	ldr	r2, [r4, #16]
 80073f6:	455a      	cmp	r2, fp
 80073f8:	dd0b      	ble.n	8007412 <__gethex+0x45a>
 80073fa:	2101      	movs	r1, #1
 80073fc:	4620      	mov	r0, r4
 80073fe:	f7ff fd73 	bl	8006ee8 <rshift>
 8007402:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007406:	3501      	adds	r5, #1
 8007408:	42ab      	cmp	r3, r5
 800740a:	f6ff aed4 	blt.w	80071b6 <__gethex+0x1fe>
 800740e:	2701      	movs	r7, #1
 8007410:	e7c2      	b.n	8007398 <__gethex+0x3e0>
 8007412:	f016 061f 	ands.w	r6, r6, #31
 8007416:	d0fa      	beq.n	800740e <__gethex+0x456>
 8007418:	4453      	add	r3, sl
 800741a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800741e:	f000 f9f5 	bl	800780c <__hi0bits>
 8007422:	f1c6 0620 	rsb	r6, r6, #32
 8007426:	42b0      	cmp	r0, r6
 8007428:	dbe7      	blt.n	80073fa <__gethex+0x442>
 800742a:	e7f0      	b.n	800740e <__gethex+0x456>
 800742c:	080092c9 	.word	0x080092c9

08007430 <L_shift>:
 8007430:	f1c2 0208 	rsb	r2, r2, #8
 8007434:	0092      	lsls	r2, r2, #2
 8007436:	b570      	push	{r4, r5, r6, lr}
 8007438:	f1c2 0620 	rsb	r6, r2, #32
 800743c:	6843      	ldr	r3, [r0, #4]
 800743e:	6804      	ldr	r4, [r0, #0]
 8007440:	fa03 f506 	lsl.w	r5, r3, r6
 8007444:	432c      	orrs	r4, r5
 8007446:	40d3      	lsrs	r3, r2
 8007448:	6004      	str	r4, [r0, #0]
 800744a:	f840 3f04 	str.w	r3, [r0, #4]!
 800744e:	4288      	cmp	r0, r1
 8007450:	d3f4      	bcc.n	800743c <L_shift+0xc>
 8007452:	bd70      	pop	{r4, r5, r6, pc}

08007454 <__match>:
 8007454:	b530      	push	{r4, r5, lr}
 8007456:	6803      	ldr	r3, [r0, #0]
 8007458:	3301      	adds	r3, #1
 800745a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800745e:	b914      	cbnz	r4, 8007466 <__match+0x12>
 8007460:	6003      	str	r3, [r0, #0]
 8007462:	2001      	movs	r0, #1
 8007464:	bd30      	pop	{r4, r5, pc}
 8007466:	f813 2b01 	ldrb.w	r2, [r3], #1
 800746a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800746e:	2d19      	cmp	r5, #25
 8007470:	bf98      	it	ls
 8007472:	3220      	addls	r2, #32
 8007474:	42a2      	cmp	r2, r4
 8007476:	d0f0      	beq.n	800745a <__match+0x6>
 8007478:	2000      	movs	r0, #0
 800747a:	e7f3      	b.n	8007464 <__match+0x10>

0800747c <__hexnan>:
 800747c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007480:	2500      	movs	r5, #0
 8007482:	680b      	ldr	r3, [r1, #0]
 8007484:	4682      	mov	sl, r0
 8007486:	115e      	asrs	r6, r3, #5
 8007488:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800748c:	f013 031f 	ands.w	r3, r3, #31
 8007490:	bf18      	it	ne
 8007492:	3604      	addne	r6, #4
 8007494:	1f37      	subs	r7, r6, #4
 8007496:	46b9      	mov	r9, r7
 8007498:	463c      	mov	r4, r7
 800749a:	46ab      	mov	fp, r5
 800749c:	b087      	sub	sp, #28
 800749e:	4690      	mov	r8, r2
 80074a0:	6802      	ldr	r2, [r0, #0]
 80074a2:	9301      	str	r3, [sp, #4]
 80074a4:	f846 5c04 	str.w	r5, [r6, #-4]
 80074a8:	9502      	str	r5, [sp, #8]
 80074aa:	7851      	ldrb	r1, [r2, #1]
 80074ac:	1c53      	adds	r3, r2, #1
 80074ae:	9303      	str	r3, [sp, #12]
 80074b0:	b341      	cbz	r1, 8007504 <__hexnan+0x88>
 80074b2:	4608      	mov	r0, r1
 80074b4:	9205      	str	r2, [sp, #20]
 80074b6:	9104      	str	r1, [sp, #16]
 80074b8:	f7ff fd69 	bl	8006f8e <__hexdig_fun>
 80074bc:	2800      	cmp	r0, #0
 80074be:	d14f      	bne.n	8007560 <__hexnan+0xe4>
 80074c0:	9904      	ldr	r1, [sp, #16]
 80074c2:	9a05      	ldr	r2, [sp, #20]
 80074c4:	2920      	cmp	r1, #32
 80074c6:	d818      	bhi.n	80074fa <__hexnan+0x7e>
 80074c8:	9b02      	ldr	r3, [sp, #8]
 80074ca:	459b      	cmp	fp, r3
 80074cc:	dd13      	ble.n	80074f6 <__hexnan+0x7a>
 80074ce:	454c      	cmp	r4, r9
 80074d0:	d206      	bcs.n	80074e0 <__hexnan+0x64>
 80074d2:	2d07      	cmp	r5, #7
 80074d4:	dc04      	bgt.n	80074e0 <__hexnan+0x64>
 80074d6:	462a      	mov	r2, r5
 80074d8:	4649      	mov	r1, r9
 80074da:	4620      	mov	r0, r4
 80074dc:	f7ff ffa8 	bl	8007430 <L_shift>
 80074e0:	4544      	cmp	r4, r8
 80074e2:	d950      	bls.n	8007586 <__hexnan+0x10a>
 80074e4:	2300      	movs	r3, #0
 80074e6:	f1a4 0904 	sub.w	r9, r4, #4
 80074ea:	f844 3c04 	str.w	r3, [r4, #-4]
 80074ee:	461d      	mov	r5, r3
 80074f0:	464c      	mov	r4, r9
 80074f2:	f8cd b008 	str.w	fp, [sp, #8]
 80074f6:	9a03      	ldr	r2, [sp, #12]
 80074f8:	e7d7      	b.n	80074aa <__hexnan+0x2e>
 80074fa:	2929      	cmp	r1, #41	; 0x29
 80074fc:	d156      	bne.n	80075ac <__hexnan+0x130>
 80074fe:	3202      	adds	r2, #2
 8007500:	f8ca 2000 	str.w	r2, [sl]
 8007504:	f1bb 0f00 	cmp.w	fp, #0
 8007508:	d050      	beq.n	80075ac <__hexnan+0x130>
 800750a:	454c      	cmp	r4, r9
 800750c:	d206      	bcs.n	800751c <__hexnan+0xa0>
 800750e:	2d07      	cmp	r5, #7
 8007510:	dc04      	bgt.n	800751c <__hexnan+0xa0>
 8007512:	462a      	mov	r2, r5
 8007514:	4649      	mov	r1, r9
 8007516:	4620      	mov	r0, r4
 8007518:	f7ff ff8a 	bl	8007430 <L_shift>
 800751c:	4544      	cmp	r4, r8
 800751e:	d934      	bls.n	800758a <__hexnan+0x10e>
 8007520:	4623      	mov	r3, r4
 8007522:	f1a8 0204 	sub.w	r2, r8, #4
 8007526:	f853 1b04 	ldr.w	r1, [r3], #4
 800752a:	429f      	cmp	r7, r3
 800752c:	f842 1f04 	str.w	r1, [r2, #4]!
 8007530:	d2f9      	bcs.n	8007526 <__hexnan+0xaa>
 8007532:	1b3b      	subs	r3, r7, r4
 8007534:	f023 0303 	bic.w	r3, r3, #3
 8007538:	3304      	adds	r3, #4
 800753a:	3401      	adds	r4, #1
 800753c:	3e03      	subs	r6, #3
 800753e:	42b4      	cmp	r4, r6
 8007540:	bf88      	it	hi
 8007542:	2304      	movhi	r3, #4
 8007544:	2200      	movs	r2, #0
 8007546:	4443      	add	r3, r8
 8007548:	f843 2b04 	str.w	r2, [r3], #4
 800754c:	429f      	cmp	r7, r3
 800754e:	d2fb      	bcs.n	8007548 <__hexnan+0xcc>
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	b91b      	cbnz	r3, 800755c <__hexnan+0xe0>
 8007554:	4547      	cmp	r7, r8
 8007556:	d127      	bne.n	80075a8 <__hexnan+0x12c>
 8007558:	2301      	movs	r3, #1
 800755a:	603b      	str	r3, [r7, #0]
 800755c:	2005      	movs	r0, #5
 800755e:	e026      	b.n	80075ae <__hexnan+0x132>
 8007560:	3501      	adds	r5, #1
 8007562:	2d08      	cmp	r5, #8
 8007564:	f10b 0b01 	add.w	fp, fp, #1
 8007568:	dd06      	ble.n	8007578 <__hexnan+0xfc>
 800756a:	4544      	cmp	r4, r8
 800756c:	d9c3      	bls.n	80074f6 <__hexnan+0x7a>
 800756e:	2300      	movs	r3, #0
 8007570:	2501      	movs	r5, #1
 8007572:	f844 3c04 	str.w	r3, [r4, #-4]
 8007576:	3c04      	subs	r4, #4
 8007578:	6822      	ldr	r2, [r4, #0]
 800757a:	f000 000f 	and.w	r0, r0, #15
 800757e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007582:	6022      	str	r2, [r4, #0]
 8007584:	e7b7      	b.n	80074f6 <__hexnan+0x7a>
 8007586:	2508      	movs	r5, #8
 8007588:	e7b5      	b.n	80074f6 <__hexnan+0x7a>
 800758a:	9b01      	ldr	r3, [sp, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d0df      	beq.n	8007550 <__hexnan+0xd4>
 8007590:	f04f 32ff 	mov.w	r2, #4294967295
 8007594:	f1c3 0320 	rsb	r3, r3, #32
 8007598:	fa22 f303 	lsr.w	r3, r2, r3
 800759c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80075a0:	401a      	ands	r2, r3
 80075a2:	f846 2c04 	str.w	r2, [r6, #-4]
 80075a6:	e7d3      	b.n	8007550 <__hexnan+0xd4>
 80075a8:	3f04      	subs	r7, #4
 80075aa:	e7d1      	b.n	8007550 <__hexnan+0xd4>
 80075ac:	2004      	movs	r0, #4
 80075ae:	b007      	add	sp, #28
 80075b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080075b4 <_localeconv_r>:
 80075b4:	4800      	ldr	r0, [pc, #0]	; (80075b8 <_localeconv_r+0x4>)
 80075b6:	4770      	bx	lr
 80075b8:	2000016c 	.word	0x2000016c

080075bc <malloc>:
 80075bc:	4b02      	ldr	r3, [pc, #8]	; (80075c8 <malloc+0xc>)
 80075be:	4601      	mov	r1, r0
 80075c0:	6818      	ldr	r0, [r3, #0]
 80075c2:	f000 bd65 	b.w	8008090 <_malloc_r>
 80075c6:	bf00      	nop
 80075c8:	20000014 	.word	0x20000014

080075cc <__ascii_mbtowc>:
 80075cc:	b082      	sub	sp, #8
 80075ce:	b901      	cbnz	r1, 80075d2 <__ascii_mbtowc+0x6>
 80075d0:	a901      	add	r1, sp, #4
 80075d2:	b142      	cbz	r2, 80075e6 <__ascii_mbtowc+0x1a>
 80075d4:	b14b      	cbz	r3, 80075ea <__ascii_mbtowc+0x1e>
 80075d6:	7813      	ldrb	r3, [r2, #0]
 80075d8:	600b      	str	r3, [r1, #0]
 80075da:	7812      	ldrb	r2, [r2, #0]
 80075dc:	1e10      	subs	r0, r2, #0
 80075de:	bf18      	it	ne
 80075e0:	2001      	movne	r0, #1
 80075e2:	b002      	add	sp, #8
 80075e4:	4770      	bx	lr
 80075e6:	4610      	mov	r0, r2
 80075e8:	e7fb      	b.n	80075e2 <__ascii_mbtowc+0x16>
 80075ea:	f06f 0001 	mvn.w	r0, #1
 80075ee:	e7f8      	b.n	80075e2 <__ascii_mbtowc+0x16>

080075f0 <memchr>:
 80075f0:	4603      	mov	r3, r0
 80075f2:	b510      	push	{r4, lr}
 80075f4:	b2c9      	uxtb	r1, r1
 80075f6:	4402      	add	r2, r0
 80075f8:	4293      	cmp	r3, r2
 80075fa:	4618      	mov	r0, r3
 80075fc:	d101      	bne.n	8007602 <memchr+0x12>
 80075fe:	2000      	movs	r0, #0
 8007600:	e003      	b.n	800760a <memchr+0x1a>
 8007602:	7804      	ldrb	r4, [r0, #0]
 8007604:	3301      	adds	r3, #1
 8007606:	428c      	cmp	r4, r1
 8007608:	d1f6      	bne.n	80075f8 <memchr+0x8>
 800760a:	bd10      	pop	{r4, pc}

0800760c <memcpy>:
 800760c:	440a      	add	r2, r1
 800760e:	4291      	cmp	r1, r2
 8007610:	f100 33ff 	add.w	r3, r0, #4294967295
 8007614:	d100      	bne.n	8007618 <memcpy+0xc>
 8007616:	4770      	bx	lr
 8007618:	b510      	push	{r4, lr}
 800761a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800761e:	4291      	cmp	r1, r2
 8007620:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007624:	d1f9      	bne.n	800761a <memcpy+0xe>
 8007626:	bd10      	pop	{r4, pc}

08007628 <_Balloc>:
 8007628:	b570      	push	{r4, r5, r6, lr}
 800762a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800762c:	4604      	mov	r4, r0
 800762e:	460d      	mov	r5, r1
 8007630:	b976      	cbnz	r6, 8007650 <_Balloc+0x28>
 8007632:	2010      	movs	r0, #16
 8007634:	f7ff ffc2 	bl	80075bc <malloc>
 8007638:	4602      	mov	r2, r0
 800763a:	6260      	str	r0, [r4, #36]	; 0x24
 800763c:	b920      	cbnz	r0, 8007648 <_Balloc+0x20>
 800763e:	2166      	movs	r1, #102	; 0x66
 8007640:	4b17      	ldr	r3, [pc, #92]	; (80076a0 <_Balloc+0x78>)
 8007642:	4818      	ldr	r0, [pc, #96]	; (80076a4 <_Balloc+0x7c>)
 8007644:	f7fe fda6 	bl	8006194 <__assert_func>
 8007648:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800764c:	6006      	str	r6, [r0, #0]
 800764e:	60c6      	str	r6, [r0, #12]
 8007650:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007652:	68f3      	ldr	r3, [r6, #12]
 8007654:	b183      	cbz	r3, 8007678 <_Balloc+0x50>
 8007656:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800765e:	b9b8      	cbnz	r0, 8007690 <_Balloc+0x68>
 8007660:	2101      	movs	r1, #1
 8007662:	fa01 f605 	lsl.w	r6, r1, r5
 8007666:	1d72      	adds	r2, r6, #5
 8007668:	4620      	mov	r0, r4
 800766a:	0092      	lsls	r2, r2, #2
 800766c:	f000 fc94 	bl	8007f98 <_calloc_r>
 8007670:	b160      	cbz	r0, 800768c <_Balloc+0x64>
 8007672:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007676:	e00e      	b.n	8007696 <_Balloc+0x6e>
 8007678:	2221      	movs	r2, #33	; 0x21
 800767a:	2104      	movs	r1, #4
 800767c:	4620      	mov	r0, r4
 800767e:	f000 fc8b 	bl	8007f98 <_calloc_r>
 8007682:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007684:	60f0      	str	r0, [r6, #12]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1e4      	bne.n	8007656 <_Balloc+0x2e>
 800768c:	2000      	movs	r0, #0
 800768e:	bd70      	pop	{r4, r5, r6, pc}
 8007690:	6802      	ldr	r2, [r0, #0]
 8007692:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007696:	2300      	movs	r3, #0
 8007698:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800769c:	e7f7      	b.n	800768e <_Balloc+0x66>
 800769e:	bf00      	nop
 80076a0:	080090b0 	.word	0x080090b0
 80076a4:	08009354 	.word	0x08009354

080076a8 <_Bfree>:
 80076a8:	b570      	push	{r4, r5, r6, lr}
 80076aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80076ac:	4605      	mov	r5, r0
 80076ae:	460c      	mov	r4, r1
 80076b0:	b976      	cbnz	r6, 80076d0 <_Bfree+0x28>
 80076b2:	2010      	movs	r0, #16
 80076b4:	f7ff ff82 	bl	80075bc <malloc>
 80076b8:	4602      	mov	r2, r0
 80076ba:	6268      	str	r0, [r5, #36]	; 0x24
 80076bc:	b920      	cbnz	r0, 80076c8 <_Bfree+0x20>
 80076be:	218a      	movs	r1, #138	; 0x8a
 80076c0:	4b08      	ldr	r3, [pc, #32]	; (80076e4 <_Bfree+0x3c>)
 80076c2:	4809      	ldr	r0, [pc, #36]	; (80076e8 <_Bfree+0x40>)
 80076c4:	f7fe fd66 	bl	8006194 <__assert_func>
 80076c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076cc:	6006      	str	r6, [r0, #0]
 80076ce:	60c6      	str	r6, [r0, #12]
 80076d0:	b13c      	cbz	r4, 80076e2 <_Bfree+0x3a>
 80076d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80076d4:	6862      	ldr	r2, [r4, #4]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80076dc:	6021      	str	r1, [r4, #0]
 80076de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80076e2:	bd70      	pop	{r4, r5, r6, pc}
 80076e4:	080090b0 	.word	0x080090b0
 80076e8:	08009354 	.word	0x08009354

080076ec <__multadd>:
 80076ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076f0:	4607      	mov	r7, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	461e      	mov	r6, r3
 80076f6:	2000      	movs	r0, #0
 80076f8:	690d      	ldr	r5, [r1, #16]
 80076fa:	f101 0c14 	add.w	ip, r1, #20
 80076fe:	f8dc 3000 	ldr.w	r3, [ip]
 8007702:	3001      	adds	r0, #1
 8007704:	b299      	uxth	r1, r3
 8007706:	fb02 6101 	mla	r1, r2, r1, r6
 800770a:	0c1e      	lsrs	r6, r3, #16
 800770c:	0c0b      	lsrs	r3, r1, #16
 800770e:	fb02 3306 	mla	r3, r2, r6, r3
 8007712:	b289      	uxth	r1, r1
 8007714:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007718:	4285      	cmp	r5, r0
 800771a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800771e:	f84c 1b04 	str.w	r1, [ip], #4
 8007722:	dcec      	bgt.n	80076fe <__multadd+0x12>
 8007724:	b30e      	cbz	r6, 800776a <__multadd+0x7e>
 8007726:	68a3      	ldr	r3, [r4, #8]
 8007728:	42ab      	cmp	r3, r5
 800772a:	dc19      	bgt.n	8007760 <__multadd+0x74>
 800772c:	6861      	ldr	r1, [r4, #4]
 800772e:	4638      	mov	r0, r7
 8007730:	3101      	adds	r1, #1
 8007732:	f7ff ff79 	bl	8007628 <_Balloc>
 8007736:	4680      	mov	r8, r0
 8007738:	b928      	cbnz	r0, 8007746 <__multadd+0x5a>
 800773a:	4602      	mov	r2, r0
 800773c:	21b5      	movs	r1, #181	; 0xb5
 800773e:	4b0c      	ldr	r3, [pc, #48]	; (8007770 <__multadd+0x84>)
 8007740:	480c      	ldr	r0, [pc, #48]	; (8007774 <__multadd+0x88>)
 8007742:	f7fe fd27 	bl	8006194 <__assert_func>
 8007746:	6922      	ldr	r2, [r4, #16]
 8007748:	f104 010c 	add.w	r1, r4, #12
 800774c:	3202      	adds	r2, #2
 800774e:	0092      	lsls	r2, r2, #2
 8007750:	300c      	adds	r0, #12
 8007752:	f7ff ff5b 	bl	800760c <memcpy>
 8007756:	4621      	mov	r1, r4
 8007758:	4638      	mov	r0, r7
 800775a:	f7ff ffa5 	bl	80076a8 <_Bfree>
 800775e:	4644      	mov	r4, r8
 8007760:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007764:	3501      	adds	r5, #1
 8007766:	615e      	str	r6, [r3, #20]
 8007768:	6125      	str	r5, [r4, #16]
 800776a:	4620      	mov	r0, r4
 800776c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007770:	080092c9 	.word	0x080092c9
 8007774:	08009354 	.word	0x08009354

08007778 <__s2b>:
 8007778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800777c:	4615      	mov	r5, r2
 800777e:	2209      	movs	r2, #9
 8007780:	461f      	mov	r7, r3
 8007782:	3308      	adds	r3, #8
 8007784:	460c      	mov	r4, r1
 8007786:	fb93 f3f2 	sdiv	r3, r3, r2
 800778a:	4606      	mov	r6, r0
 800778c:	2201      	movs	r2, #1
 800778e:	2100      	movs	r1, #0
 8007790:	429a      	cmp	r2, r3
 8007792:	db09      	blt.n	80077a8 <__s2b+0x30>
 8007794:	4630      	mov	r0, r6
 8007796:	f7ff ff47 	bl	8007628 <_Balloc>
 800779a:	b940      	cbnz	r0, 80077ae <__s2b+0x36>
 800779c:	4602      	mov	r2, r0
 800779e:	21ce      	movs	r1, #206	; 0xce
 80077a0:	4b18      	ldr	r3, [pc, #96]	; (8007804 <__s2b+0x8c>)
 80077a2:	4819      	ldr	r0, [pc, #100]	; (8007808 <__s2b+0x90>)
 80077a4:	f7fe fcf6 	bl	8006194 <__assert_func>
 80077a8:	0052      	lsls	r2, r2, #1
 80077aa:	3101      	adds	r1, #1
 80077ac:	e7f0      	b.n	8007790 <__s2b+0x18>
 80077ae:	9b08      	ldr	r3, [sp, #32]
 80077b0:	2d09      	cmp	r5, #9
 80077b2:	6143      	str	r3, [r0, #20]
 80077b4:	f04f 0301 	mov.w	r3, #1
 80077b8:	6103      	str	r3, [r0, #16]
 80077ba:	dd16      	ble.n	80077ea <__s2b+0x72>
 80077bc:	f104 0909 	add.w	r9, r4, #9
 80077c0:	46c8      	mov	r8, r9
 80077c2:	442c      	add	r4, r5
 80077c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80077c8:	4601      	mov	r1, r0
 80077ca:	220a      	movs	r2, #10
 80077cc:	4630      	mov	r0, r6
 80077ce:	3b30      	subs	r3, #48	; 0x30
 80077d0:	f7ff ff8c 	bl	80076ec <__multadd>
 80077d4:	45a0      	cmp	r8, r4
 80077d6:	d1f5      	bne.n	80077c4 <__s2b+0x4c>
 80077d8:	f1a5 0408 	sub.w	r4, r5, #8
 80077dc:	444c      	add	r4, r9
 80077de:	1b2d      	subs	r5, r5, r4
 80077e0:	1963      	adds	r3, r4, r5
 80077e2:	42bb      	cmp	r3, r7
 80077e4:	db04      	blt.n	80077f0 <__s2b+0x78>
 80077e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ea:	2509      	movs	r5, #9
 80077ec:	340a      	adds	r4, #10
 80077ee:	e7f6      	b.n	80077de <__s2b+0x66>
 80077f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80077f4:	4601      	mov	r1, r0
 80077f6:	220a      	movs	r2, #10
 80077f8:	4630      	mov	r0, r6
 80077fa:	3b30      	subs	r3, #48	; 0x30
 80077fc:	f7ff ff76 	bl	80076ec <__multadd>
 8007800:	e7ee      	b.n	80077e0 <__s2b+0x68>
 8007802:	bf00      	nop
 8007804:	080092c9 	.word	0x080092c9
 8007808:	08009354 	.word	0x08009354

0800780c <__hi0bits>:
 800780c:	0c02      	lsrs	r2, r0, #16
 800780e:	0412      	lsls	r2, r2, #16
 8007810:	4603      	mov	r3, r0
 8007812:	b9ca      	cbnz	r2, 8007848 <__hi0bits+0x3c>
 8007814:	0403      	lsls	r3, r0, #16
 8007816:	2010      	movs	r0, #16
 8007818:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800781c:	bf04      	itt	eq
 800781e:	021b      	lsleq	r3, r3, #8
 8007820:	3008      	addeq	r0, #8
 8007822:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007826:	bf04      	itt	eq
 8007828:	011b      	lsleq	r3, r3, #4
 800782a:	3004      	addeq	r0, #4
 800782c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007830:	bf04      	itt	eq
 8007832:	009b      	lsleq	r3, r3, #2
 8007834:	3002      	addeq	r0, #2
 8007836:	2b00      	cmp	r3, #0
 8007838:	db05      	blt.n	8007846 <__hi0bits+0x3a>
 800783a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800783e:	f100 0001 	add.w	r0, r0, #1
 8007842:	bf08      	it	eq
 8007844:	2020      	moveq	r0, #32
 8007846:	4770      	bx	lr
 8007848:	2000      	movs	r0, #0
 800784a:	e7e5      	b.n	8007818 <__hi0bits+0xc>

0800784c <__lo0bits>:
 800784c:	6803      	ldr	r3, [r0, #0]
 800784e:	4602      	mov	r2, r0
 8007850:	f013 0007 	ands.w	r0, r3, #7
 8007854:	d00b      	beq.n	800786e <__lo0bits+0x22>
 8007856:	07d9      	lsls	r1, r3, #31
 8007858:	d421      	bmi.n	800789e <__lo0bits+0x52>
 800785a:	0798      	lsls	r0, r3, #30
 800785c:	bf49      	itett	mi
 800785e:	085b      	lsrmi	r3, r3, #1
 8007860:	089b      	lsrpl	r3, r3, #2
 8007862:	2001      	movmi	r0, #1
 8007864:	6013      	strmi	r3, [r2, #0]
 8007866:	bf5c      	itt	pl
 8007868:	2002      	movpl	r0, #2
 800786a:	6013      	strpl	r3, [r2, #0]
 800786c:	4770      	bx	lr
 800786e:	b299      	uxth	r1, r3
 8007870:	b909      	cbnz	r1, 8007876 <__lo0bits+0x2a>
 8007872:	2010      	movs	r0, #16
 8007874:	0c1b      	lsrs	r3, r3, #16
 8007876:	b2d9      	uxtb	r1, r3
 8007878:	b909      	cbnz	r1, 800787e <__lo0bits+0x32>
 800787a:	3008      	adds	r0, #8
 800787c:	0a1b      	lsrs	r3, r3, #8
 800787e:	0719      	lsls	r1, r3, #28
 8007880:	bf04      	itt	eq
 8007882:	091b      	lsreq	r3, r3, #4
 8007884:	3004      	addeq	r0, #4
 8007886:	0799      	lsls	r1, r3, #30
 8007888:	bf04      	itt	eq
 800788a:	089b      	lsreq	r3, r3, #2
 800788c:	3002      	addeq	r0, #2
 800788e:	07d9      	lsls	r1, r3, #31
 8007890:	d403      	bmi.n	800789a <__lo0bits+0x4e>
 8007892:	085b      	lsrs	r3, r3, #1
 8007894:	f100 0001 	add.w	r0, r0, #1
 8007898:	d003      	beq.n	80078a2 <__lo0bits+0x56>
 800789a:	6013      	str	r3, [r2, #0]
 800789c:	4770      	bx	lr
 800789e:	2000      	movs	r0, #0
 80078a0:	4770      	bx	lr
 80078a2:	2020      	movs	r0, #32
 80078a4:	4770      	bx	lr
	...

080078a8 <__i2b>:
 80078a8:	b510      	push	{r4, lr}
 80078aa:	460c      	mov	r4, r1
 80078ac:	2101      	movs	r1, #1
 80078ae:	f7ff febb 	bl	8007628 <_Balloc>
 80078b2:	4602      	mov	r2, r0
 80078b4:	b928      	cbnz	r0, 80078c2 <__i2b+0x1a>
 80078b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80078ba:	4b04      	ldr	r3, [pc, #16]	; (80078cc <__i2b+0x24>)
 80078bc:	4804      	ldr	r0, [pc, #16]	; (80078d0 <__i2b+0x28>)
 80078be:	f7fe fc69 	bl	8006194 <__assert_func>
 80078c2:	2301      	movs	r3, #1
 80078c4:	6144      	str	r4, [r0, #20]
 80078c6:	6103      	str	r3, [r0, #16]
 80078c8:	bd10      	pop	{r4, pc}
 80078ca:	bf00      	nop
 80078cc:	080092c9 	.word	0x080092c9
 80078d0:	08009354 	.word	0x08009354

080078d4 <__multiply>:
 80078d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d8:	4691      	mov	r9, r2
 80078da:	690a      	ldr	r2, [r1, #16]
 80078dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80078e0:	460c      	mov	r4, r1
 80078e2:	429a      	cmp	r2, r3
 80078e4:	bfbe      	ittt	lt
 80078e6:	460b      	movlt	r3, r1
 80078e8:	464c      	movlt	r4, r9
 80078ea:	4699      	movlt	r9, r3
 80078ec:	6927      	ldr	r7, [r4, #16]
 80078ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80078f2:	68a3      	ldr	r3, [r4, #8]
 80078f4:	6861      	ldr	r1, [r4, #4]
 80078f6:	eb07 060a 	add.w	r6, r7, sl
 80078fa:	42b3      	cmp	r3, r6
 80078fc:	b085      	sub	sp, #20
 80078fe:	bfb8      	it	lt
 8007900:	3101      	addlt	r1, #1
 8007902:	f7ff fe91 	bl	8007628 <_Balloc>
 8007906:	b930      	cbnz	r0, 8007916 <__multiply+0x42>
 8007908:	4602      	mov	r2, r0
 800790a:	f240 115d 	movw	r1, #349	; 0x15d
 800790e:	4b43      	ldr	r3, [pc, #268]	; (8007a1c <__multiply+0x148>)
 8007910:	4843      	ldr	r0, [pc, #268]	; (8007a20 <__multiply+0x14c>)
 8007912:	f7fe fc3f 	bl	8006194 <__assert_func>
 8007916:	f100 0514 	add.w	r5, r0, #20
 800791a:	462b      	mov	r3, r5
 800791c:	2200      	movs	r2, #0
 800791e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007922:	4543      	cmp	r3, r8
 8007924:	d321      	bcc.n	800796a <__multiply+0x96>
 8007926:	f104 0314 	add.w	r3, r4, #20
 800792a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800792e:	f109 0314 	add.w	r3, r9, #20
 8007932:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007936:	9202      	str	r2, [sp, #8]
 8007938:	1b3a      	subs	r2, r7, r4
 800793a:	3a15      	subs	r2, #21
 800793c:	f022 0203 	bic.w	r2, r2, #3
 8007940:	3204      	adds	r2, #4
 8007942:	f104 0115 	add.w	r1, r4, #21
 8007946:	428f      	cmp	r7, r1
 8007948:	bf38      	it	cc
 800794a:	2204      	movcc	r2, #4
 800794c:	9201      	str	r2, [sp, #4]
 800794e:	9a02      	ldr	r2, [sp, #8]
 8007950:	9303      	str	r3, [sp, #12]
 8007952:	429a      	cmp	r2, r3
 8007954:	d80c      	bhi.n	8007970 <__multiply+0x9c>
 8007956:	2e00      	cmp	r6, #0
 8007958:	dd03      	ble.n	8007962 <__multiply+0x8e>
 800795a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800795e:	2b00      	cmp	r3, #0
 8007960:	d059      	beq.n	8007a16 <__multiply+0x142>
 8007962:	6106      	str	r6, [r0, #16]
 8007964:	b005      	add	sp, #20
 8007966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800796a:	f843 2b04 	str.w	r2, [r3], #4
 800796e:	e7d8      	b.n	8007922 <__multiply+0x4e>
 8007970:	f8b3 a000 	ldrh.w	sl, [r3]
 8007974:	f1ba 0f00 	cmp.w	sl, #0
 8007978:	d023      	beq.n	80079c2 <__multiply+0xee>
 800797a:	46a9      	mov	r9, r5
 800797c:	f04f 0c00 	mov.w	ip, #0
 8007980:	f104 0e14 	add.w	lr, r4, #20
 8007984:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007988:	f8d9 1000 	ldr.w	r1, [r9]
 800798c:	fa1f fb82 	uxth.w	fp, r2
 8007990:	b289      	uxth	r1, r1
 8007992:	fb0a 110b 	mla	r1, sl, fp, r1
 8007996:	4461      	add	r1, ip
 8007998:	f8d9 c000 	ldr.w	ip, [r9]
 800799c:	0c12      	lsrs	r2, r2, #16
 800799e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80079a2:	fb0a c202 	mla	r2, sl, r2, ip
 80079a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80079aa:	b289      	uxth	r1, r1
 80079ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80079b0:	4577      	cmp	r7, lr
 80079b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80079b6:	f849 1b04 	str.w	r1, [r9], #4
 80079ba:	d8e3      	bhi.n	8007984 <__multiply+0xb0>
 80079bc:	9a01      	ldr	r2, [sp, #4]
 80079be:	f845 c002 	str.w	ip, [r5, r2]
 80079c2:	9a03      	ldr	r2, [sp, #12]
 80079c4:	3304      	adds	r3, #4
 80079c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80079ca:	f1b9 0f00 	cmp.w	r9, #0
 80079ce:	d020      	beq.n	8007a12 <__multiply+0x13e>
 80079d0:	46ae      	mov	lr, r5
 80079d2:	f04f 0a00 	mov.w	sl, #0
 80079d6:	6829      	ldr	r1, [r5, #0]
 80079d8:	f104 0c14 	add.w	ip, r4, #20
 80079dc:	f8bc b000 	ldrh.w	fp, [ip]
 80079e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80079e4:	b289      	uxth	r1, r1
 80079e6:	fb09 220b 	mla	r2, r9, fp, r2
 80079ea:	4492      	add	sl, r2
 80079ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80079f0:	f84e 1b04 	str.w	r1, [lr], #4
 80079f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80079f8:	f8be 1000 	ldrh.w	r1, [lr]
 80079fc:	0c12      	lsrs	r2, r2, #16
 80079fe:	fb09 1102 	mla	r1, r9, r2, r1
 8007a02:	4567      	cmp	r7, ip
 8007a04:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007a08:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a0c:	d8e6      	bhi.n	80079dc <__multiply+0x108>
 8007a0e:	9a01      	ldr	r2, [sp, #4]
 8007a10:	50a9      	str	r1, [r5, r2]
 8007a12:	3504      	adds	r5, #4
 8007a14:	e79b      	b.n	800794e <__multiply+0x7a>
 8007a16:	3e01      	subs	r6, #1
 8007a18:	e79d      	b.n	8007956 <__multiply+0x82>
 8007a1a:	bf00      	nop
 8007a1c:	080092c9 	.word	0x080092c9
 8007a20:	08009354 	.word	0x08009354

08007a24 <__pow5mult>:
 8007a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a28:	4615      	mov	r5, r2
 8007a2a:	f012 0203 	ands.w	r2, r2, #3
 8007a2e:	4606      	mov	r6, r0
 8007a30:	460f      	mov	r7, r1
 8007a32:	d007      	beq.n	8007a44 <__pow5mult+0x20>
 8007a34:	4c25      	ldr	r4, [pc, #148]	; (8007acc <__pow5mult+0xa8>)
 8007a36:	3a01      	subs	r2, #1
 8007a38:	2300      	movs	r3, #0
 8007a3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a3e:	f7ff fe55 	bl	80076ec <__multadd>
 8007a42:	4607      	mov	r7, r0
 8007a44:	10ad      	asrs	r5, r5, #2
 8007a46:	d03d      	beq.n	8007ac4 <__pow5mult+0xa0>
 8007a48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007a4a:	b97c      	cbnz	r4, 8007a6c <__pow5mult+0x48>
 8007a4c:	2010      	movs	r0, #16
 8007a4e:	f7ff fdb5 	bl	80075bc <malloc>
 8007a52:	4602      	mov	r2, r0
 8007a54:	6270      	str	r0, [r6, #36]	; 0x24
 8007a56:	b928      	cbnz	r0, 8007a64 <__pow5mult+0x40>
 8007a58:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007a5c:	4b1c      	ldr	r3, [pc, #112]	; (8007ad0 <__pow5mult+0xac>)
 8007a5e:	481d      	ldr	r0, [pc, #116]	; (8007ad4 <__pow5mult+0xb0>)
 8007a60:	f7fe fb98 	bl	8006194 <__assert_func>
 8007a64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a68:	6004      	str	r4, [r0, #0]
 8007a6a:	60c4      	str	r4, [r0, #12]
 8007a6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007a70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a74:	b94c      	cbnz	r4, 8007a8a <__pow5mult+0x66>
 8007a76:	f240 2171 	movw	r1, #625	; 0x271
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	f7ff ff14 	bl	80078a8 <__i2b>
 8007a80:	2300      	movs	r3, #0
 8007a82:	4604      	mov	r4, r0
 8007a84:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a88:	6003      	str	r3, [r0, #0]
 8007a8a:	f04f 0900 	mov.w	r9, #0
 8007a8e:	07eb      	lsls	r3, r5, #31
 8007a90:	d50a      	bpl.n	8007aa8 <__pow5mult+0x84>
 8007a92:	4639      	mov	r1, r7
 8007a94:	4622      	mov	r2, r4
 8007a96:	4630      	mov	r0, r6
 8007a98:	f7ff ff1c 	bl	80078d4 <__multiply>
 8007a9c:	4680      	mov	r8, r0
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	f7ff fe01 	bl	80076a8 <_Bfree>
 8007aa6:	4647      	mov	r7, r8
 8007aa8:	106d      	asrs	r5, r5, #1
 8007aaa:	d00b      	beq.n	8007ac4 <__pow5mult+0xa0>
 8007aac:	6820      	ldr	r0, [r4, #0]
 8007aae:	b938      	cbnz	r0, 8007ac0 <__pow5mult+0x9c>
 8007ab0:	4622      	mov	r2, r4
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	4630      	mov	r0, r6
 8007ab6:	f7ff ff0d 	bl	80078d4 <__multiply>
 8007aba:	6020      	str	r0, [r4, #0]
 8007abc:	f8c0 9000 	str.w	r9, [r0]
 8007ac0:	4604      	mov	r4, r0
 8007ac2:	e7e4      	b.n	8007a8e <__pow5mult+0x6a>
 8007ac4:	4638      	mov	r0, r7
 8007ac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007aca:	bf00      	nop
 8007acc:	080094a0 	.word	0x080094a0
 8007ad0:	080090b0 	.word	0x080090b0
 8007ad4:	08009354 	.word	0x08009354

08007ad8 <__lshift>:
 8007ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007adc:	460c      	mov	r4, r1
 8007ade:	4607      	mov	r7, r0
 8007ae0:	4691      	mov	r9, r2
 8007ae2:	6923      	ldr	r3, [r4, #16]
 8007ae4:	6849      	ldr	r1, [r1, #4]
 8007ae6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007aea:	68a3      	ldr	r3, [r4, #8]
 8007aec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007af0:	f108 0601 	add.w	r6, r8, #1
 8007af4:	42b3      	cmp	r3, r6
 8007af6:	db0b      	blt.n	8007b10 <__lshift+0x38>
 8007af8:	4638      	mov	r0, r7
 8007afa:	f7ff fd95 	bl	8007628 <_Balloc>
 8007afe:	4605      	mov	r5, r0
 8007b00:	b948      	cbnz	r0, 8007b16 <__lshift+0x3e>
 8007b02:	4602      	mov	r2, r0
 8007b04:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007b08:	4b29      	ldr	r3, [pc, #164]	; (8007bb0 <__lshift+0xd8>)
 8007b0a:	482a      	ldr	r0, [pc, #168]	; (8007bb4 <__lshift+0xdc>)
 8007b0c:	f7fe fb42 	bl	8006194 <__assert_func>
 8007b10:	3101      	adds	r1, #1
 8007b12:	005b      	lsls	r3, r3, #1
 8007b14:	e7ee      	b.n	8007af4 <__lshift+0x1c>
 8007b16:	2300      	movs	r3, #0
 8007b18:	f100 0114 	add.w	r1, r0, #20
 8007b1c:	f100 0210 	add.w	r2, r0, #16
 8007b20:	4618      	mov	r0, r3
 8007b22:	4553      	cmp	r3, sl
 8007b24:	db37      	blt.n	8007b96 <__lshift+0xbe>
 8007b26:	6920      	ldr	r0, [r4, #16]
 8007b28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b2c:	f104 0314 	add.w	r3, r4, #20
 8007b30:	f019 091f 	ands.w	r9, r9, #31
 8007b34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b38:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007b3c:	d02f      	beq.n	8007b9e <__lshift+0xc6>
 8007b3e:	468a      	mov	sl, r1
 8007b40:	f04f 0c00 	mov.w	ip, #0
 8007b44:	f1c9 0e20 	rsb	lr, r9, #32
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	fa02 f209 	lsl.w	r2, r2, r9
 8007b4e:	ea42 020c 	orr.w	r2, r2, ip
 8007b52:	f84a 2b04 	str.w	r2, [sl], #4
 8007b56:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b5a:	4298      	cmp	r0, r3
 8007b5c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007b60:	d8f2      	bhi.n	8007b48 <__lshift+0x70>
 8007b62:	1b03      	subs	r3, r0, r4
 8007b64:	3b15      	subs	r3, #21
 8007b66:	f023 0303 	bic.w	r3, r3, #3
 8007b6a:	3304      	adds	r3, #4
 8007b6c:	f104 0215 	add.w	r2, r4, #21
 8007b70:	4290      	cmp	r0, r2
 8007b72:	bf38      	it	cc
 8007b74:	2304      	movcc	r3, #4
 8007b76:	f841 c003 	str.w	ip, [r1, r3]
 8007b7a:	f1bc 0f00 	cmp.w	ip, #0
 8007b7e:	d001      	beq.n	8007b84 <__lshift+0xac>
 8007b80:	f108 0602 	add.w	r6, r8, #2
 8007b84:	3e01      	subs	r6, #1
 8007b86:	4638      	mov	r0, r7
 8007b88:	4621      	mov	r1, r4
 8007b8a:	612e      	str	r6, [r5, #16]
 8007b8c:	f7ff fd8c 	bl	80076a8 <_Bfree>
 8007b90:	4628      	mov	r0, r5
 8007b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b96:	f842 0f04 	str.w	r0, [r2, #4]!
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	e7c1      	b.n	8007b22 <__lshift+0x4a>
 8007b9e:	3904      	subs	r1, #4
 8007ba0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ba4:	4298      	cmp	r0, r3
 8007ba6:	f841 2f04 	str.w	r2, [r1, #4]!
 8007baa:	d8f9      	bhi.n	8007ba0 <__lshift+0xc8>
 8007bac:	e7ea      	b.n	8007b84 <__lshift+0xac>
 8007bae:	bf00      	nop
 8007bb0:	080092c9 	.word	0x080092c9
 8007bb4:	08009354 	.word	0x08009354

08007bb8 <__mcmp>:
 8007bb8:	4603      	mov	r3, r0
 8007bba:	690a      	ldr	r2, [r1, #16]
 8007bbc:	6900      	ldr	r0, [r0, #16]
 8007bbe:	b530      	push	{r4, r5, lr}
 8007bc0:	1a80      	subs	r0, r0, r2
 8007bc2:	d10d      	bne.n	8007be0 <__mcmp+0x28>
 8007bc4:	3314      	adds	r3, #20
 8007bc6:	3114      	adds	r1, #20
 8007bc8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007bcc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007bd0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007bd4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007bd8:	4295      	cmp	r5, r2
 8007bda:	d002      	beq.n	8007be2 <__mcmp+0x2a>
 8007bdc:	d304      	bcc.n	8007be8 <__mcmp+0x30>
 8007bde:	2001      	movs	r0, #1
 8007be0:	bd30      	pop	{r4, r5, pc}
 8007be2:	42a3      	cmp	r3, r4
 8007be4:	d3f4      	bcc.n	8007bd0 <__mcmp+0x18>
 8007be6:	e7fb      	b.n	8007be0 <__mcmp+0x28>
 8007be8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bec:	e7f8      	b.n	8007be0 <__mcmp+0x28>
	...

08007bf0 <__mdiff>:
 8007bf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bf4:	460d      	mov	r5, r1
 8007bf6:	4607      	mov	r7, r0
 8007bf8:	4611      	mov	r1, r2
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	4614      	mov	r4, r2
 8007bfe:	f7ff ffdb 	bl	8007bb8 <__mcmp>
 8007c02:	1e06      	subs	r6, r0, #0
 8007c04:	d111      	bne.n	8007c2a <__mdiff+0x3a>
 8007c06:	4631      	mov	r1, r6
 8007c08:	4638      	mov	r0, r7
 8007c0a:	f7ff fd0d 	bl	8007628 <_Balloc>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	b928      	cbnz	r0, 8007c1e <__mdiff+0x2e>
 8007c12:	f240 2132 	movw	r1, #562	; 0x232
 8007c16:	4b3a      	ldr	r3, [pc, #232]	; (8007d00 <__mdiff+0x110>)
 8007c18:	483a      	ldr	r0, [pc, #232]	; (8007d04 <__mdiff+0x114>)
 8007c1a:	f7fe fabb 	bl	8006194 <__assert_func>
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007c24:	4610      	mov	r0, r2
 8007c26:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c2a:	bfa4      	itt	ge
 8007c2c:	4623      	movge	r3, r4
 8007c2e:	462c      	movge	r4, r5
 8007c30:	4638      	mov	r0, r7
 8007c32:	6861      	ldr	r1, [r4, #4]
 8007c34:	bfa6      	itte	ge
 8007c36:	461d      	movge	r5, r3
 8007c38:	2600      	movge	r6, #0
 8007c3a:	2601      	movlt	r6, #1
 8007c3c:	f7ff fcf4 	bl	8007628 <_Balloc>
 8007c40:	4602      	mov	r2, r0
 8007c42:	b918      	cbnz	r0, 8007c4c <__mdiff+0x5c>
 8007c44:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007c48:	4b2d      	ldr	r3, [pc, #180]	; (8007d00 <__mdiff+0x110>)
 8007c4a:	e7e5      	b.n	8007c18 <__mdiff+0x28>
 8007c4c:	f102 0814 	add.w	r8, r2, #20
 8007c50:	46c2      	mov	sl, r8
 8007c52:	f04f 0c00 	mov.w	ip, #0
 8007c56:	6927      	ldr	r7, [r4, #16]
 8007c58:	60c6      	str	r6, [r0, #12]
 8007c5a:	692e      	ldr	r6, [r5, #16]
 8007c5c:	f104 0014 	add.w	r0, r4, #20
 8007c60:	f105 0914 	add.w	r9, r5, #20
 8007c64:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007c68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007c6c:	3410      	adds	r4, #16
 8007c6e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007c72:	f859 3b04 	ldr.w	r3, [r9], #4
 8007c76:	fa1f f18b 	uxth.w	r1, fp
 8007c7a:	448c      	add	ip, r1
 8007c7c:	b299      	uxth	r1, r3
 8007c7e:	0c1b      	lsrs	r3, r3, #16
 8007c80:	ebac 0101 	sub.w	r1, ip, r1
 8007c84:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007c88:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007c8c:	b289      	uxth	r1, r1
 8007c8e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007c92:	454e      	cmp	r6, r9
 8007c94:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007c98:	f84a 3b04 	str.w	r3, [sl], #4
 8007c9c:	d8e7      	bhi.n	8007c6e <__mdiff+0x7e>
 8007c9e:	1b73      	subs	r3, r6, r5
 8007ca0:	3b15      	subs	r3, #21
 8007ca2:	f023 0303 	bic.w	r3, r3, #3
 8007ca6:	3515      	adds	r5, #21
 8007ca8:	3304      	adds	r3, #4
 8007caa:	42ae      	cmp	r6, r5
 8007cac:	bf38      	it	cc
 8007cae:	2304      	movcc	r3, #4
 8007cb0:	4418      	add	r0, r3
 8007cb2:	4443      	add	r3, r8
 8007cb4:	461e      	mov	r6, r3
 8007cb6:	4605      	mov	r5, r0
 8007cb8:	4575      	cmp	r5, lr
 8007cba:	d30e      	bcc.n	8007cda <__mdiff+0xea>
 8007cbc:	f10e 0103 	add.w	r1, lr, #3
 8007cc0:	1a09      	subs	r1, r1, r0
 8007cc2:	f021 0103 	bic.w	r1, r1, #3
 8007cc6:	3803      	subs	r0, #3
 8007cc8:	4586      	cmp	lr, r0
 8007cca:	bf38      	it	cc
 8007ccc:	2100      	movcc	r1, #0
 8007cce:	4419      	add	r1, r3
 8007cd0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007cd4:	b18b      	cbz	r3, 8007cfa <__mdiff+0x10a>
 8007cd6:	6117      	str	r7, [r2, #16]
 8007cd8:	e7a4      	b.n	8007c24 <__mdiff+0x34>
 8007cda:	f855 8b04 	ldr.w	r8, [r5], #4
 8007cde:	fa1f f188 	uxth.w	r1, r8
 8007ce2:	4461      	add	r1, ip
 8007ce4:	140c      	asrs	r4, r1, #16
 8007ce6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007cea:	b289      	uxth	r1, r1
 8007cec:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007cf0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007cf4:	f846 1b04 	str.w	r1, [r6], #4
 8007cf8:	e7de      	b.n	8007cb8 <__mdiff+0xc8>
 8007cfa:	3f01      	subs	r7, #1
 8007cfc:	e7e8      	b.n	8007cd0 <__mdiff+0xe0>
 8007cfe:	bf00      	nop
 8007d00:	080092c9 	.word	0x080092c9
 8007d04:	08009354 	.word	0x08009354

08007d08 <__ulp>:
 8007d08:	4b11      	ldr	r3, [pc, #68]	; (8007d50 <__ulp+0x48>)
 8007d0a:	400b      	ands	r3, r1
 8007d0c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	dd02      	ble.n	8007d1a <__ulp+0x12>
 8007d14:	2000      	movs	r0, #0
 8007d16:	4619      	mov	r1, r3
 8007d18:	4770      	bx	lr
 8007d1a:	425b      	negs	r3, r3
 8007d1c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007d20:	f04f 0000 	mov.w	r0, #0
 8007d24:	f04f 0100 	mov.w	r1, #0
 8007d28:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007d2c:	da04      	bge.n	8007d38 <__ulp+0x30>
 8007d2e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007d32:	fa43 f102 	asr.w	r1, r3, r2
 8007d36:	4770      	bx	lr
 8007d38:	f1a2 0314 	sub.w	r3, r2, #20
 8007d3c:	2b1e      	cmp	r3, #30
 8007d3e:	bfd6      	itet	le
 8007d40:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007d44:	2301      	movgt	r3, #1
 8007d46:	fa22 f303 	lsrle.w	r3, r2, r3
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop
 8007d50:	7ff00000 	.word	0x7ff00000

08007d54 <__b2d>:
 8007d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d58:	6907      	ldr	r7, [r0, #16]
 8007d5a:	f100 0914 	add.w	r9, r0, #20
 8007d5e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007d62:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007d66:	f1a7 0804 	sub.w	r8, r7, #4
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	f7ff fd4e 	bl	800780c <__hi0bits>
 8007d70:	f1c0 0320 	rsb	r3, r0, #32
 8007d74:	280a      	cmp	r0, #10
 8007d76:	600b      	str	r3, [r1, #0]
 8007d78:	491f      	ldr	r1, [pc, #124]	; (8007df8 <__b2d+0xa4>)
 8007d7a:	dc17      	bgt.n	8007dac <__b2d+0x58>
 8007d7c:	45c1      	cmp	r9, r8
 8007d7e:	bf28      	it	cs
 8007d80:	2200      	movcs	r2, #0
 8007d82:	f1c0 0c0b 	rsb	ip, r0, #11
 8007d86:	fa26 f30c 	lsr.w	r3, r6, ip
 8007d8a:	bf38      	it	cc
 8007d8c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007d90:	ea43 0501 	orr.w	r5, r3, r1
 8007d94:	f100 0315 	add.w	r3, r0, #21
 8007d98:	fa06 f303 	lsl.w	r3, r6, r3
 8007d9c:	fa22 f20c 	lsr.w	r2, r2, ip
 8007da0:	ea43 0402 	orr.w	r4, r3, r2
 8007da4:	4620      	mov	r0, r4
 8007da6:	4629      	mov	r1, r5
 8007da8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dac:	45c1      	cmp	r9, r8
 8007dae:	bf2e      	itee	cs
 8007db0:	2200      	movcs	r2, #0
 8007db2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007db6:	f1a7 0808 	subcc.w	r8, r7, #8
 8007dba:	f1b0 030b 	subs.w	r3, r0, #11
 8007dbe:	d016      	beq.n	8007dee <__b2d+0x9a>
 8007dc0:	f1c3 0720 	rsb	r7, r3, #32
 8007dc4:	fa22 f107 	lsr.w	r1, r2, r7
 8007dc8:	45c8      	cmp	r8, r9
 8007dca:	fa06 f603 	lsl.w	r6, r6, r3
 8007dce:	ea46 0601 	orr.w	r6, r6, r1
 8007dd2:	bf94      	ite	ls
 8007dd4:	2100      	movls	r1, #0
 8007dd6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007dda:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8007dde:	fa02 f003 	lsl.w	r0, r2, r3
 8007de2:	40f9      	lsrs	r1, r7
 8007de4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007de8:	ea40 0401 	orr.w	r4, r0, r1
 8007dec:	e7da      	b.n	8007da4 <__b2d+0x50>
 8007dee:	4614      	mov	r4, r2
 8007df0:	ea46 0501 	orr.w	r5, r6, r1
 8007df4:	e7d6      	b.n	8007da4 <__b2d+0x50>
 8007df6:	bf00      	nop
 8007df8:	3ff00000 	.word	0x3ff00000

08007dfc <__d2b>:
 8007dfc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007e00:	2101      	movs	r1, #1
 8007e02:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007e06:	4690      	mov	r8, r2
 8007e08:	461d      	mov	r5, r3
 8007e0a:	f7ff fc0d 	bl	8007628 <_Balloc>
 8007e0e:	4604      	mov	r4, r0
 8007e10:	b930      	cbnz	r0, 8007e20 <__d2b+0x24>
 8007e12:	4602      	mov	r2, r0
 8007e14:	f240 310a 	movw	r1, #778	; 0x30a
 8007e18:	4b24      	ldr	r3, [pc, #144]	; (8007eac <__d2b+0xb0>)
 8007e1a:	4825      	ldr	r0, [pc, #148]	; (8007eb0 <__d2b+0xb4>)
 8007e1c:	f7fe f9ba 	bl	8006194 <__assert_func>
 8007e20:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007e24:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007e28:	bb2d      	cbnz	r5, 8007e76 <__d2b+0x7a>
 8007e2a:	9301      	str	r3, [sp, #4]
 8007e2c:	f1b8 0300 	subs.w	r3, r8, #0
 8007e30:	d026      	beq.n	8007e80 <__d2b+0x84>
 8007e32:	4668      	mov	r0, sp
 8007e34:	9300      	str	r3, [sp, #0]
 8007e36:	f7ff fd09 	bl	800784c <__lo0bits>
 8007e3a:	9900      	ldr	r1, [sp, #0]
 8007e3c:	b1f0      	cbz	r0, 8007e7c <__d2b+0x80>
 8007e3e:	9a01      	ldr	r2, [sp, #4]
 8007e40:	f1c0 0320 	rsb	r3, r0, #32
 8007e44:	fa02 f303 	lsl.w	r3, r2, r3
 8007e48:	430b      	orrs	r3, r1
 8007e4a:	40c2      	lsrs	r2, r0
 8007e4c:	6163      	str	r3, [r4, #20]
 8007e4e:	9201      	str	r2, [sp, #4]
 8007e50:	9b01      	ldr	r3, [sp, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	bf14      	ite	ne
 8007e56:	2102      	movne	r1, #2
 8007e58:	2101      	moveq	r1, #1
 8007e5a:	61a3      	str	r3, [r4, #24]
 8007e5c:	6121      	str	r1, [r4, #16]
 8007e5e:	b1c5      	cbz	r5, 8007e92 <__d2b+0x96>
 8007e60:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007e64:	4405      	add	r5, r0
 8007e66:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007e6a:	603d      	str	r5, [r7, #0]
 8007e6c:	6030      	str	r0, [r6, #0]
 8007e6e:	4620      	mov	r0, r4
 8007e70:	b002      	add	sp, #8
 8007e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e7a:	e7d6      	b.n	8007e2a <__d2b+0x2e>
 8007e7c:	6161      	str	r1, [r4, #20]
 8007e7e:	e7e7      	b.n	8007e50 <__d2b+0x54>
 8007e80:	a801      	add	r0, sp, #4
 8007e82:	f7ff fce3 	bl	800784c <__lo0bits>
 8007e86:	2101      	movs	r1, #1
 8007e88:	9b01      	ldr	r3, [sp, #4]
 8007e8a:	6121      	str	r1, [r4, #16]
 8007e8c:	6163      	str	r3, [r4, #20]
 8007e8e:	3020      	adds	r0, #32
 8007e90:	e7e5      	b.n	8007e5e <__d2b+0x62>
 8007e92:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007e96:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007e9a:	6038      	str	r0, [r7, #0]
 8007e9c:	6918      	ldr	r0, [r3, #16]
 8007e9e:	f7ff fcb5 	bl	800780c <__hi0bits>
 8007ea2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007ea6:	6031      	str	r1, [r6, #0]
 8007ea8:	e7e1      	b.n	8007e6e <__d2b+0x72>
 8007eaa:	bf00      	nop
 8007eac:	080092c9 	.word	0x080092c9
 8007eb0:	08009354 	.word	0x08009354

08007eb4 <__ratio>:
 8007eb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb8:	4688      	mov	r8, r1
 8007eba:	4669      	mov	r1, sp
 8007ebc:	4681      	mov	r9, r0
 8007ebe:	f7ff ff49 	bl	8007d54 <__b2d>
 8007ec2:	460f      	mov	r7, r1
 8007ec4:	4604      	mov	r4, r0
 8007ec6:	460d      	mov	r5, r1
 8007ec8:	4640      	mov	r0, r8
 8007eca:	a901      	add	r1, sp, #4
 8007ecc:	f7ff ff42 	bl	8007d54 <__b2d>
 8007ed0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007ed4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007ed8:	468b      	mov	fp, r1
 8007eda:	eba3 0c02 	sub.w	ip, r3, r2
 8007ede:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007ee2:	1a9b      	subs	r3, r3, r2
 8007ee4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	bfd5      	itete	le
 8007eec:	460a      	movle	r2, r1
 8007eee:	462a      	movgt	r2, r5
 8007ef0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007ef4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007ef8:	bfd8      	it	le
 8007efa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007efe:	465b      	mov	r3, fp
 8007f00:	4602      	mov	r2, r0
 8007f02:	4639      	mov	r1, r7
 8007f04:	4620      	mov	r0, r4
 8007f06:	f7f8 fc1b 	bl	8000740 <__aeabi_ddiv>
 8007f0a:	b003      	add	sp, #12
 8007f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007f10 <__copybits>:
 8007f10:	3901      	subs	r1, #1
 8007f12:	b570      	push	{r4, r5, r6, lr}
 8007f14:	1149      	asrs	r1, r1, #5
 8007f16:	6914      	ldr	r4, [r2, #16]
 8007f18:	3101      	adds	r1, #1
 8007f1a:	f102 0314 	add.w	r3, r2, #20
 8007f1e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007f22:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007f26:	1f05      	subs	r5, r0, #4
 8007f28:	42a3      	cmp	r3, r4
 8007f2a:	d30c      	bcc.n	8007f46 <__copybits+0x36>
 8007f2c:	1aa3      	subs	r3, r4, r2
 8007f2e:	3b11      	subs	r3, #17
 8007f30:	f023 0303 	bic.w	r3, r3, #3
 8007f34:	3211      	adds	r2, #17
 8007f36:	42a2      	cmp	r2, r4
 8007f38:	bf88      	it	hi
 8007f3a:	2300      	movhi	r3, #0
 8007f3c:	4418      	add	r0, r3
 8007f3e:	2300      	movs	r3, #0
 8007f40:	4288      	cmp	r0, r1
 8007f42:	d305      	bcc.n	8007f50 <__copybits+0x40>
 8007f44:	bd70      	pop	{r4, r5, r6, pc}
 8007f46:	f853 6b04 	ldr.w	r6, [r3], #4
 8007f4a:	f845 6f04 	str.w	r6, [r5, #4]!
 8007f4e:	e7eb      	b.n	8007f28 <__copybits+0x18>
 8007f50:	f840 3b04 	str.w	r3, [r0], #4
 8007f54:	e7f4      	b.n	8007f40 <__copybits+0x30>

08007f56 <__any_on>:
 8007f56:	f100 0214 	add.w	r2, r0, #20
 8007f5a:	6900      	ldr	r0, [r0, #16]
 8007f5c:	114b      	asrs	r3, r1, #5
 8007f5e:	4298      	cmp	r0, r3
 8007f60:	b510      	push	{r4, lr}
 8007f62:	db11      	blt.n	8007f88 <__any_on+0x32>
 8007f64:	dd0a      	ble.n	8007f7c <__any_on+0x26>
 8007f66:	f011 011f 	ands.w	r1, r1, #31
 8007f6a:	d007      	beq.n	8007f7c <__any_on+0x26>
 8007f6c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007f70:	fa24 f001 	lsr.w	r0, r4, r1
 8007f74:	fa00 f101 	lsl.w	r1, r0, r1
 8007f78:	428c      	cmp	r4, r1
 8007f7a:	d10b      	bne.n	8007f94 <__any_on+0x3e>
 8007f7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d803      	bhi.n	8007f8c <__any_on+0x36>
 8007f84:	2000      	movs	r0, #0
 8007f86:	bd10      	pop	{r4, pc}
 8007f88:	4603      	mov	r3, r0
 8007f8a:	e7f7      	b.n	8007f7c <__any_on+0x26>
 8007f8c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f90:	2900      	cmp	r1, #0
 8007f92:	d0f5      	beq.n	8007f80 <__any_on+0x2a>
 8007f94:	2001      	movs	r0, #1
 8007f96:	e7f6      	b.n	8007f86 <__any_on+0x30>

08007f98 <_calloc_r>:
 8007f98:	b570      	push	{r4, r5, r6, lr}
 8007f9a:	fba1 5402 	umull	r5, r4, r1, r2
 8007f9e:	b934      	cbnz	r4, 8007fae <_calloc_r+0x16>
 8007fa0:	4629      	mov	r1, r5
 8007fa2:	f000 f875 	bl	8008090 <_malloc_r>
 8007fa6:	4606      	mov	r6, r0
 8007fa8:	b928      	cbnz	r0, 8007fb6 <_calloc_r+0x1e>
 8007faa:	4630      	mov	r0, r6
 8007fac:	bd70      	pop	{r4, r5, r6, pc}
 8007fae:	220c      	movs	r2, #12
 8007fb0:	2600      	movs	r6, #0
 8007fb2:	6002      	str	r2, [r0, #0]
 8007fb4:	e7f9      	b.n	8007faa <_calloc_r+0x12>
 8007fb6:	462a      	mov	r2, r5
 8007fb8:	4621      	mov	r1, r4
 8007fba:	f7fc fb15 	bl	80045e8 <memset>
 8007fbe:	e7f4      	b.n	8007faa <_calloc_r+0x12>

08007fc0 <_free_r>:
 8007fc0:	b538      	push	{r3, r4, r5, lr}
 8007fc2:	4605      	mov	r5, r0
 8007fc4:	2900      	cmp	r1, #0
 8007fc6:	d040      	beq.n	800804a <_free_r+0x8a>
 8007fc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fcc:	1f0c      	subs	r4, r1, #4
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	bfb8      	it	lt
 8007fd2:	18e4      	addlt	r4, r4, r3
 8007fd4:	f000 feba 	bl	8008d4c <__malloc_lock>
 8007fd8:	4a1c      	ldr	r2, [pc, #112]	; (800804c <_free_r+0x8c>)
 8007fda:	6813      	ldr	r3, [r2, #0]
 8007fdc:	b933      	cbnz	r3, 8007fec <_free_r+0x2c>
 8007fde:	6063      	str	r3, [r4, #4]
 8007fe0:	6014      	str	r4, [r2, #0]
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fe8:	f000 beb6 	b.w	8008d58 <__malloc_unlock>
 8007fec:	42a3      	cmp	r3, r4
 8007fee:	d908      	bls.n	8008002 <_free_r+0x42>
 8007ff0:	6820      	ldr	r0, [r4, #0]
 8007ff2:	1821      	adds	r1, r4, r0
 8007ff4:	428b      	cmp	r3, r1
 8007ff6:	bf01      	itttt	eq
 8007ff8:	6819      	ldreq	r1, [r3, #0]
 8007ffa:	685b      	ldreq	r3, [r3, #4]
 8007ffc:	1809      	addeq	r1, r1, r0
 8007ffe:	6021      	streq	r1, [r4, #0]
 8008000:	e7ed      	b.n	8007fde <_free_r+0x1e>
 8008002:	461a      	mov	r2, r3
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	b10b      	cbz	r3, 800800c <_free_r+0x4c>
 8008008:	42a3      	cmp	r3, r4
 800800a:	d9fa      	bls.n	8008002 <_free_r+0x42>
 800800c:	6811      	ldr	r1, [r2, #0]
 800800e:	1850      	adds	r0, r2, r1
 8008010:	42a0      	cmp	r0, r4
 8008012:	d10b      	bne.n	800802c <_free_r+0x6c>
 8008014:	6820      	ldr	r0, [r4, #0]
 8008016:	4401      	add	r1, r0
 8008018:	1850      	adds	r0, r2, r1
 800801a:	4283      	cmp	r3, r0
 800801c:	6011      	str	r1, [r2, #0]
 800801e:	d1e0      	bne.n	8007fe2 <_free_r+0x22>
 8008020:	6818      	ldr	r0, [r3, #0]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	4401      	add	r1, r0
 8008026:	6011      	str	r1, [r2, #0]
 8008028:	6053      	str	r3, [r2, #4]
 800802a:	e7da      	b.n	8007fe2 <_free_r+0x22>
 800802c:	d902      	bls.n	8008034 <_free_r+0x74>
 800802e:	230c      	movs	r3, #12
 8008030:	602b      	str	r3, [r5, #0]
 8008032:	e7d6      	b.n	8007fe2 <_free_r+0x22>
 8008034:	6820      	ldr	r0, [r4, #0]
 8008036:	1821      	adds	r1, r4, r0
 8008038:	428b      	cmp	r3, r1
 800803a:	bf01      	itttt	eq
 800803c:	6819      	ldreq	r1, [r3, #0]
 800803e:	685b      	ldreq	r3, [r3, #4]
 8008040:	1809      	addeq	r1, r1, r0
 8008042:	6021      	streq	r1, [r4, #0]
 8008044:	6063      	str	r3, [r4, #4]
 8008046:	6054      	str	r4, [r2, #4]
 8008048:	e7cb      	b.n	8007fe2 <_free_r+0x22>
 800804a:	bd38      	pop	{r3, r4, r5, pc}
 800804c:	2000063c 	.word	0x2000063c

08008050 <sbrk_aligned>:
 8008050:	b570      	push	{r4, r5, r6, lr}
 8008052:	4e0e      	ldr	r6, [pc, #56]	; (800808c <sbrk_aligned+0x3c>)
 8008054:	460c      	mov	r4, r1
 8008056:	6831      	ldr	r1, [r6, #0]
 8008058:	4605      	mov	r5, r0
 800805a:	b911      	cbnz	r1, 8008062 <sbrk_aligned+0x12>
 800805c:	f000 fb46 	bl	80086ec <_sbrk_r>
 8008060:	6030      	str	r0, [r6, #0]
 8008062:	4621      	mov	r1, r4
 8008064:	4628      	mov	r0, r5
 8008066:	f000 fb41 	bl	80086ec <_sbrk_r>
 800806a:	1c43      	adds	r3, r0, #1
 800806c:	d00a      	beq.n	8008084 <sbrk_aligned+0x34>
 800806e:	1cc4      	adds	r4, r0, #3
 8008070:	f024 0403 	bic.w	r4, r4, #3
 8008074:	42a0      	cmp	r0, r4
 8008076:	d007      	beq.n	8008088 <sbrk_aligned+0x38>
 8008078:	1a21      	subs	r1, r4, r0
 800807a:	4628      	mov	r0, r5
 800807c:	f000 fb36 	bl	80086ec <_sbrk_r>
 8008080:	3001      	adds	r0, #1
 8008082:	d101      	bne.n	8008088 <sbrk_aligned+0x38>
 8008084:	f04f 34ff 	mov.w	r4, #4294967295
 8008088:	4620      	mov	r0, r4
 800808a:	bd70      	pop	{r4, r5, r6, pc}
 800808c:	20000640 	.word	0x20000640

08008090 <_malloc_r>:
 8008090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008094:	1ccd      	adds	r5, r1, #3
 8008096:	f025 0503 	bic.w	r5, r5, #3
 800809a:	3508      	adds	r5, #8
 800809c:	2d0c      	cmp	r5, #12
 800809e:	bf38      	it	cc
 80080a0:	250c      	movcc	r5, #12
 80080a2:	2d00      	cmp	r5, #0
 80080a4:	4607      	mov	r7, r0
 80080a6:	db01      	blt.n	80080ac <_malloc_r+0x1c>
 80080a8:	42a9      	cmp	r1, r5
 80080aa:	d905      	bls.n	80080b8 <_malloc_r+0x28>
 80080ac:	230c      	movs	r3, #12
 80080ae:	2600      	movs	r6, #0
 80080b0:	603b      	str	r3, [r7, #0]
 80080b2:	4630      	mov	r0, r6
 80080b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080b8:	4e2e      	ldr	r6, [pc, #184]	; (8008174 <_malloc_r+0xe4>)
 80080ba:	f000 fe47 	bl	8008d4c <__malloc_lock>
 80080be:	6833      	ldr	r3, [r6, #0]
 80080c0:	461c      	mov	r4, r3
 80080c2:	bb34      	cbnz	r4, 8008112 <_malloc_r+0x82>
 80080c4:	4629      	mov	r1, r5
 80080c6:	4638      	mov	r0, r7
 80080c8:	f7ff ffc2 	bl	8008050 <sbrk_aligned>
 80080cc:	1c43      	adds	r3, r0, #1
 80080ce:	4604      	mov	r4, r0
 80080d0:	d14d      	bne.n	800816e <_malloc_r+0xde>
 80080d2:	6834      	ldr	r4, [r6, #0]
 80080d4:	4626      	mov	r6, r4
 80080d6:	2e00      	cmp	r6, #0
 80080d8:	d140      	bne.n	800815c <_malloc_r+0xcc>
 80080da:	6823      	ldr	r3, [r4, #0]
 80080dc:	4631      	mov	r1, r6
 80080de:	4638      	mov	r0, r7
 80080e0:	eb04 0803 	add.w	r8, r4, r3
 80080e4:	f000 fb02 	bl	80086ec <_sbrk_r>
 80080e8:	4580      	cmp	r8, r0
 80080ea:	d13a      	bne.n	8008162 <_malloc_r+0xd2>
 80080ec:	6821      	ldr	r1, [r4, #0]
 80080ee:	3503      	adds	r5, #3
 80080f0:	1a6d      	subs	r5, r5, r1
 80080f2:	f025 0503 	bic.w	r5, r5, #3
 80080f6:	3508      	adds	r5, #8
 80080f8:	2d0c      	cmp	r5, #12
 80080fa:	bf38      	it	cc
 80080fc:	250c      	movcc	r5, #12
 80080fe:	4638      	mov	r0, r7
 8008100:	4629      	mov	r1, r5
 8008102:	f7ff ffa5 	bl	8008050 <sbrk_aligned>
 8008106:	3001      	adds	r0, #1
 8008108:	d02b      	beq.n	8008162 <_malloc_r+0xd2>
 800810a:	6823      	ldr	r3, [r4, #0]
 800810c:	442b      	add	r3, r5
 800810e:	6023      	str	r3, [r4, #0]
 8008110:	e00e      	b.n	8008130 <_malloc_r+0xa0>
 8008112:	6822      	ldr	r2, [r4, #0]
 8008114:	1b52      	subs	r2, r2, r5
 8008116:	d41e      	bmi.n	8008156 <_malloc_r+0xc6>
 8008118:	2a0b      	cmp	r2, #11
 800811a:	d916      	bls.n	800814a <_malloc_r+0xba>
 800811c:	1961      	adds	r1, r4, r5
 800811e:	42a3      	cmp	r3, r4
 8008120:	6025      	str	r5, [r4, #0]
 8008122:	bf18      	it	ne
 8008124:	6059      	strne	r1, [r3, #4]
 8008126:	6863      	ldr	r3, [r4, #4]
 8008128:	bf08      	it	eq
 800812a:	6031      	streq	r1, [r6, #0]
 800812c:	5162      	str	r2, [r4, r5]
 800812e:	604b      	str	r3, [r1, #4]
 8008130:	4638      	mov	r0, r7
 8008132:	f104 060b 	add.w	r6, r4, #11
 8008136:	f000 fe0f 	bl	8008d58 <__malloc_unlock>
 800813a:	f026 0607 	bic.w	r6, r6, #7
 800813e:	1d23      	adds	r3, r4, #4
 8008140:	1af2      	subs	r2, r6, r3
 8008142:	d0b6      	beq.n	80080b2 <_malloc_r+0x22>
 8008144:	1b9b      	subs	r3, r3, r6
 8008146:	50a3      	str	r3, [r4, r2]
 8008148:	e7b3      	b.n	80080b2 <_malloc_r+0x22>
 800814a:	6862      	ldr	r2, [r4, #4]
 800814c:	42a3      	cmp	r3, r4
 800814e:	bf0c      	ite	eq
 8008150:	6032      	streq	r2, [r6, #0]
 8008152:	605a      	strne	r2, [r3, #4]
 8008154:	e7ec      	b.n	8008130 <_malloc_r+0xa0>
 8008156:	4623      	mov	r3, r4
 8008158:	6864      	ldr	r4, [r4, #4]
 800815a:	e7b2      	b.n	80080c2 <_malloc_r+0x32>
 800815c:	4634      	mov	r4, r6
 800815e:	6876      	ldr	r6, [r6, #4]
 8008160:	e7b9      	b.n	80080d6 <_malloc_r+0x46>
 8008162:	230c      	movs	r3, #12
 8008164:	4638      	mov	r0, r7
 8008166:	603b      	str	r3, [r7, #0]
 8008168:	f000 fdf6 	bl	8008d58 <__malloc_unlock>
 800816c:	e7a1      	b.n	80080b2 <_malloc_r+0x22>
 800816e:	6025      	str	r5, [r4, #0]
 8008170:	e7de      	b.n	8008130 <_malloc_r+0xa0>
 8008172:	bf00      	nop
 8008174:	2000063c 	.word	0x2000063c

08008178 <__ssputs_r>:
 8008178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800817c:	688e      	ldr	r6, [r1, #8]
 800817e:	4682      	mov	sl, r0
 8008180:	429e      	cmp	r6, r3
 8008182:	460c      	mov	r4, r1
 8008184:	4690      	mov	r8, r2
 8008186:	461f      	mov	r7, r3
 8008188:	d838      	bhi.n	80081fc <__ssputs_r+0x84>
 800818a:	898a      	ldrh	r2, [r1, #12]
 800818c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008190:	d032      	beq.n	80081f8 <__ssputs_r+0x80>
 8008192:	6825      	ldr	r5, [r4, #0]
 8008194:	6909      	ldr	r1, [r1, #16]
 8008196:	3301      	adds	r3, #1
 8008198:	eba5 0901 	sub.w	r9, r5, r1
 800819c:	6965      	ldr	r5, [r4, #20]
 800819e:	444b      	add	r3, r9
 80081a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081a8:	106d      	asrs	r5, r5, #1
 80081aa:	429d      	cmp	r5, r3
 80081ac:	bf38      	it	cc
 80081ae:	461d      	movcc	r5, r3
 80081b0:	0553      	lsls	r3, r2, #21
 80081b2:	d531      	bpl.n	8008218 <__ssputs_r+0xa0>
 80081b4:	4629      	mov	r1, r5
 80081b6:	f7ff ff6b 	bl	8008090 <_malloc_r>
 80081ba:	4606      	mov	r6, r0
 80081bc:	b950      	cbnz	r0, 80081d4 <__ssputs_r+0x5c>
 80081be:	230c      	movs	r3, #12
 80081c0:	f04f 30ff 	mov.w	r0, #4294967295
 80081c4:	f8ca 3000 	str.w	r3, [sl]
 80081c8:	89a3      	ldrh	r3, [r4, #12]
 80081ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081ce:	81a3      	strh	r3, [r4, #12]
 80081d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081d4:	464a      	mov	r2, r9
 80081d6:	6921      	ldr	r1, [r4, #16]
 80081d8:	f7ff fa18 	bl	800760c <memcpy>
 80081dc:	89a3      	ldrh	r3, [r4, #12]
 80081de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80081e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081e6:	81a3      	strh	r3, [r4, #12]
 80081e8:	6126      	str	r6, [r4, #16]
 80081ea:	444e      	add	r6, r9
 80081ec:	6026      	str	r6, [r4, #0]
 80081ee:	463e      	mov	r6, r7
 80081f0:	6165      	str	r5, [r4, #20]
 80081f2:	eba5 0509 	sub.w	r5, r5, r9
 80081f6:	60a5      	str	r5, [r4, #8]
 80081f8:	42be      	cmp	r6, r7
 80081fa:	d900      	bls.n	80081fe <__ssputs_r+0x86>
 80081fc:	463e      	mov	r6, r7
 80081fe:	4632      	mov	r2, r6
 8008200:	4641      	mov	r1, r8
 8008202:	6820      	ldr	r0, [r4, #0]
 8008204:	f000 fd88 	bl	8008d18 <memmove>
 8008208:	68a3      	ldr	r3, [r4, #8]
 800820a:	2000      	movs	r0, #0
 800820c:	1b9b      	subs	r3, r3, r6
 800820e:	60a3      	str	r3, [r4, #8]
 8008210:	6823      	ldr	r3, [r4, #0]
 8008212:	4433      	add	r3, r6
 8008214:	6023      	str	r3, [r4, #0]
 8008216:	e7db      	b.n	80081d0 <__ssputs_r+0x58>
 8008218:	462a      	mov	r2, r5
 800821a:	f000 fda3 	bl	8008d64 <_realloc_r>
 800821e:	4606      	mov	r6, r0
 8008220:	2800      	cmp	r0, #0
 8008222:	d1e1      	bne.n	80081e8 <__ssputs_r+0x70>
 8008224:	4650      	mov	r0, sl
 8008226:	6921      	ldr	r1, [r4, #16]
 8008228:	f7ff feca 	bl	8007fc0 <_free_r>
 800822c:	e7c7      	b.n	80081be <__ssputs_r+0x46>
	...

08008230 <_svfiprintf_r>:
 8008230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008234:	4698      	mov	r8, r3
 8008236:	898b      	ldrh	r3, [r1, #12]
 8008238:	4607      	mov	r7, r0
 800823a:	061b      	lsls	r3, r3, #24
 800823c:	460d      	mov	r5, r1
 800823e:	4614      	mov	r4, r2
 8008240:	b09d      	sub	sp, #116	; 0x74
 8008242:	d50e      	bpl.n	8008262 <_svfiprintf_r+0x32>
 8008244:	690b      	ldr	r3, [r1, #16]
 8008246:	b963      	cbnz	r3, 8008262 <_svfiprintf_r+0x32>
 8008248:	2140      	movs	r1, #64	; 0x40
 800824a:	f7ff ff21 	bl	8008090 <_malloc_r>
 800824e:	6028      	str	r0, [r5, #0]
 8008250:	6128      	str	r0, [r5, #16]
 8008252:	b920      	cbnz	r0, 800825e <_svfiprintf_r+0x2e>
 8008254:	230c      	movs	r3, #12
 8008256:	603b      	str	r3, [r7, #0]
 8008258:	f04f 30ff 	mov.w	r0, #4294967295
 800825c:	e0d1      	b.n	8008402 <_svfiprintf_r+0x1d2>
 800825e:	2340      	movs	r3, #64	; 0x40
 8008260:	616b      	str	r3, [r5, #20]
 8008262:	2300      	movs	r3, #0
 8008264:	9309      	str	r3, [sp, #36]	; 0x24
 8008266:	2320      	movs	r3, #32
 8008268:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800826c:	2330      	movs	r3, #48	; 0x30
 800826e:	f04f 0901 	mov.w	r9, #1
 8008272:	f8cd 800c 	str.w	r8, [sp, #12]
 8008276:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800841c <_svfiprintf_r+0x1ec>
 800827a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800827e:	4623      	mov	r3, r4
 8008280:	469a      	mov	sl, r3
 8008282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008286:	b10a      	cbz	r2, 800828c <_svfiprintf_r+0x5c>
 8008288:	2a25      	cmp	r2, #37	; 0x25
 800828a:	d1f9      	bne.n	8008280 <_svfiprintf_r+0x50>
 800828c:	ebba 0b04 	subs.w	fp, sl, r4
 8008290:	d00b      	beq.n	80082aa <_svfiprintf_r+0x7a>
 8008292:	465b      	mov	r3, fp
 8008294:	4622      	mov	r2, r4
 8008296:	4629      	mov	r1, r5
 8008298:	4638      	mov	r0, r7
 800829a:	f7ff ff6d 	bl	8008178 <__ssputs_r>
 800829e:	3001      	adds	r0, #1
 80082a0:	f000 80aa 	beq.w	80083f8 <_svfiprintf_r+0x1c8>
 80082a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082a6:	445a      	add	r2, fp
 80082a8:	9209      	str	r2, [sp, #36]	; 0x24
 80082aa:	f89a 3000 	ldrb.w	r3, [sl]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f000 80a2 	beq.w	80083f8 <_svfiprintf_r+0x1c8>
 80082b4:	2300      	movs	r3, #0
 80082b6:	f04f 32ff 	mov.w	r2, #4294967295
 80082ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082be:	f10a 0a01 	add.w	sl, sl, #1
 80082c2:	9304      	str	r3, [sp, #16]
 80082c4:	9307      	str	r3, [sp, #28]
 80082c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80082ca:	931a      	str	r3, [sp, #104]	; 0x68
 80082cc:	4654      	mov	r4, sl
 80082ce:	2205      	movs	r2, #5
 80082d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d4:	4851      	ldr	r0, [pc, #324]	; (800841c <_svfiprintf_r+0x1ec>)
 80082d6:	f7ff f98b 	bl	80075f0 <memchr>
 80082da:	9a04      	ldr	r2, [sp, #16]
 80082dc:	b9d8      	cbnz	r0, 8008316 <_svfiprintf_r+0xe6>
 80082de:	06d0      	lsls	r0, r2, #27
 80082e0:	bf44      	itt	mi
 80082e2:	2320      	movmi	r3, #32
 80082e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082e8:	0711      	lsls	r1, r2, #28
 80082ea:	bf44      	itt	mi
 80082ec:	232b      	movmi	r3, #43	; 0x2b
 80082ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082f2:	f89a 3000 	ldrb.w	r3, [sl]
 80082f6:	2b2a      	cmp	r3, #42	; 0x2a
 80082f8:	d015      	beq.n	8008326 <_svfiprintf_r+0xf6>
 80082fa:	4654      	mov	r4, sl
 80082fc:	2000      	movs	r0, #0
 80082fe:	f04f 0c0a 	mov.w	ip, #10
 8008302:	9a07      	ldr	r2, [sp, #28]
 8008304:	4621      	mov	r1, r4
 8008306:	f811 3b01 	ldrb.w	r3, [r1], #1
 800830a:	3b30      	subs	r3, #48	; 0x30
 800830c:	2b09      	cmp	r3, #9
 800830e:	d94e      	bls.n	80083ae <_svfiprintf_r+0x17e>
 8008310:	b1b0      	cbz	r0, 8008340 <_svfiprintf_r+0x110>
 8008312:	9207      	str	r2, [sp, #28]
 8008314:	e014      	b.n	8008340 <_svfiprintf_r+0x110>
 8008316:	eba0 0308 	sub.w	r3, r0, r8
 800831a:	fa09 f303 	lsl.w	r3, r9, r3
 800831e:	4313      	orrs	r3, r2
 8008320:	46a2      	mov	sl, r4
 8008322:	9304      	str	r3, [sp, #16]
 8008324:	e7d2      	b.n	80082cc <_svfiprintf_r+0x9c>
 8008326:	9b03      	ldr	r3, [sp, #12]
 8008328:	1d19      	adds	r1, r3, #4
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	9103      	str	r1, [sp, #12]
 800832e:	2b00      	cmp	r3, #0
 8008330:	bfbb      	ittet	lt
 8008332:	425b      	neglt	r3, r3
 8008334:	f042 0202 	orrlt.w	r2, r2, #2
 8008338:	9307      	strge	r3, [sp, #28]
 800833a:	9307      	strlt	r3, [sp, #28]
 800833c:	bfb8      	it	lt
 800833e:	9204      	strlt	r2, [sp, #16]
 8008340:	7823      	ldrb	r3, [r4, #0]
 8008342:	2b2e      	cmp	r3, #46	; 0x2e
 8008344:	d10c      	bne.n	8008360 <_svfiprintf_r+0x130>
 8008346:	7863      	ldrb	r3, [r4, #1]
 8008348:	2b2a      	cmp	r3, #42	; 0x2a
 800834a:	d135      	bne.n	80083b8 <_svfiprintf_r+0x188>
 800834c:	9b03      	ldr	r3, [sp, #12]
 800834e:	3402      	adds	r4, #2
 8008350:	1d1a      	adds	r2, r3, #4
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	9203      	str	r2, [sp, #12]
 8008356:	2b00      	cmp	r3, #0
 8008358:	bfb8      	it	lt
 800835a:	f04f 33ff 	movlt.w	r3, #4294967295
 800835e:	9305      	str	r3, [sp, #20]
 8008360:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008420 <_svfiprintf_r+0x1f0>
 8008364:	2203      	movs	r2, #3
 8008366:	4650      	mov	r0, sl
 8008368:	7821      	ldrb	r1, [r4, #0]
 800836a:	f7ff f941 	bl	80075f0 <memchr>
 800836e:	b140      	cbz	r0, 8008382 <_svfiprintf_r+0x152>
 8008370:	2340      	movs	r3, #64	; 0x40
 8008372:	eba0 000a 	sub.w	r0, r0, sl
 8008376:	fa03 f000 	lsl.w	r0, r3, r0
 800837a:	9b04      	ldr	r3, [sp, #16]
 800837c:	3401      	adds	r4, #1
 800837e:	4303      	orrs	r3, r0
 8008380:	9304      	str	r3, [sp, #16]
 8008382:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008386:	2206      	movs	r2, #6
 8008388:	4826      	ldr	r0, [pc, #152]	; (8008424 <_svfiprintf_r+0x1f4>)
 800838a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800838e:	f7ff f92f 	bl	80075f0 <memchr>
 8008392:	2800      	cmp	r0, #0
 8008394:	d038      	beq.n	8008408 <_svfiprintf_r+0x1d8>
 8008396:	4b24      	ldr	r3, [pc, #144]	; (8008428 <_svfiprintf_r+0x1f8>)
 8008398:	bb1b      	cbnz	r3, 80083e2 <_svfiprintf_r+0x1b2>
 800839a:	9b03      	ldr	r3, [sp, #12]
 800839c:	3307      	adds	r3, #7
 800839e:	f023 0307 	bic.w	r3, r3, #7
 80083a2:	3308      	adds	r3, #8
 80083a4:	9303      	str	r3, [sp, #12]
 80083a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083a8:	4433      	add	r3, r6
 80083aa:	9309      	str	r3, [sp, #36]	; 0x24
 80083ac:	e767      	b.n	800827e <_svfiprintf_r+0x4e>
 80083ae:	460c      	mov	r4, r1
 80083b0:	2001      	movs	r0, #1
 80083b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80083b6:	e7a5      	b.n	8008304 <_svfiprintf_r+0xd4>
 80083b8:	2300      	movs	r3, #0
 80083ba:	f04f 0c0a 	mov.w	ip, #10
 80083be:	4619      	mov	r1, r3
 80083c0:	3401      	adds	r4, #1
 80083c2:	9305      	str	r3, [sp, #20]
 80083c4:	4620      	mov	r0, r4
 80083c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083ca:	3a30      	subs	r2, #48	; 0x30
 80083cc:	2a09      	cmp	r2, #9
 80083ce:	d903      	bls.n	80083d8 <_svfiprintf_r+0x1a8>
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d0c5      	beq.n	8008360 <_svfiprintf_r+0x130>
 80083d4:	9105      	str	r1, [sp, #20]
 80083d6:	e7c3      	b.n	8008360 <_svfiprintf_r+0x130>
 80083d8:	4604      	mov	r4, r0
 80083da:	2301      	movs	r3, #1
 80083dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80083e0:	e7f0      	b.n	80083c4 <_svfiprintf_r+0x194>
 80083e2:	ab03      	add	r3, sp, #12
 80083e4:	9300      	str	r3, [sp, #0]
 80083e6:	462a      	mov	r2, r5
 80083e8:	4638      	mov	r0, r7
 80083ea:	4b10      	ldr	r3, [pc, #64]	; (800842c <_svfiprintf_r+0x1fc>)
 80083ec:	a904      	add	r1, sp, #16
 80083ee:	f7fc f9a1 	bl	8004734 <_printf_float>
 80083f2:	1c42      	adds	r2, r0, #1
 80083f4:	4606      	mov	r6, r0
 80083f6:	d1d6      	bne.n	80083a6 <_svfiprintf_r+0x176>
 80083f8:	89ab      	ldrh	r3, [r5, #12]
 80083fa:	065b      	lsls	r3, r3, #25
 80083fc:	f53f af2c 	bmi.w	8008258 <_svfiprintf_r+0x28>
 8008400:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008402:	b01d      	add	sp, #116	; 0x74
 8008404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008408:	ab03      	add	r3, sp, #12
 800840a:	9300      	str	r3, [sp, #0]
 800840c:	462a      	mov	r2, r5
 800840e:	4638      	mov	r0, r7
 8008410:	4b06      	ldr	r3, [pc, #24]	; (800842c <_svfiprintf_r+0x1fc>)
 8008412:	a904      	add	r1, sp, #16
 8008414:	f7fc fc2a 	bl	8004c6c <_printf_i>
 8008418:	e7eb      	b.n	80083f2 <_svfiprintf_r+0x1c2>
 800841a:	bf00      	nop
 800841c:	080094ac 	.word	0x080094ac
 8008420:	080094b2 	.word	0x080094b2
 8008424:	080094b6 	.word	0x080094b6
 8008428:	08004735 	.word	0x08004735
 800842c:	08008179 	.word	0x08008179

08008430 <__sfputc_r>:
 8008430:	6893      	ldr	r3, [r2, #8]
 8008432:	b410      	push	{r4}
 8008434:	3b01      	subs	r3, #1
 8008436:	2b00      	cmp	r3, #0
 8008438:	6093      	str	r3, [r2, #8]
 800843a:	da07      	bge.n	800844c <__sfputc_r+0x1c>
 800843c:	6994      	ldr	r4, [r2, #24]
 800843e:	42a3      	cmp	r3, r4
 8008440:	db01      	blt.n	8008446 <__sfputc_r+0x16>
 8008442:	290a      	cmp	r1, #10
 8008444:	d102      	bne.n	800844c <__sfputc_r+0x1c>
 8008446:	bc10      	pop	{r4}
 8008448:	f000 b974 	b.w	8008734 <__swbuf_r>
 800844c:	6813      	ldr	r3, [r2, #0]
 800844e:	1c58      	adds	r0, r3, #1
 8008450:	6010      	str	r0, [r2, #0]
 8008452:	7019      	strb	r1, [r3, #0]
 8008454:	4608      	mov	r0, r1
 8008456:	bc10      	pop	{r4}
 8008458:	4770      	bx	lr

0800845a <__sfputs_r>:
 800845a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800845c:	4606      	mov	r6, r0
 800845e:	460f      	mov	r7, r1
 8008460:	4614      	mov	r4, r2
 8008462:	18d5      	adds	r5, r2, r3
 8008464:	42ac      	cmp	r4, r5
 8008466:	d101      	bne.n	800846c <__sfputs_r+0x12>
 8008468:	2000      	movs	r0, #0
 800846a:	e007      	b.n	800847c <__sfputs_r+0x22>
 800846c:	463a      	mov	r2, r7
 800846e:	4630      	mov	r0, r6
 8008470:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008474:	f7ff ffdc 	bl	8008430 <__sfputc_r>
 8008478:	1c43      	adds	r3, r0, #1
 800847a:	d1f3      	bne.n	8008464 <__sfputs_r+0xa>
 800847c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008480 <_vfiprintf_r>:
 8008480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008484:	460d      	mov	r5, r1
 8008486:	4614      	mov	r4, r2
 8008488:	4698      	mov	r8, r3
 800848a:	4606      	mov	r6, r0
 800848c:	b09d      	sub	sp, #116	; 0x74
 800848e:	b118      	cbz	r0, 8008498 <_vfiprintf_r+0x18>
 8008490:	6983      	ldr	r3, [r0, #24]
 8008492:	b90b      	cbnz	r3, 8008498 <_vfiprintf_r+0x18>
 8008494:	f000 fb3a 	bl	8008b0c <__sinit>
 8008498:	4b89      	ldr	r3, [pc, #548]	; (80086c0 <_vfiprintf_r+0x240>)
 800849a:	429d      	cmp	r5, r3
 800849c:	d11b      	bne.n	80084d6 <_vfiprintf_r+0x56>
 800849e:	6875      	ldr	r5, [r6, #4]
 80084a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084a2:	07d9      	lsls	r1, r3, #31
 80084a4:	d405      	bmi.n	80084b2 <_vfiprintf_r+0x32>
 80084a6:	89ab      	ldrh	r3, [r5, #12]
 80084a8:	059a      	lsls	r2, r3, #22
 80084aa:	d402      	bmi.n	80084b2 <_vfiprintf_r+0x32>
 80084ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084ae:	f000 fbcb 	bl	8008c48 <__retarget_lock_acquire_recursive>
 80084b2:	89ab      	ldrh	r3, [r5, #12]
 80084b4:	071b      	lsls	r3, r3, #28
 80084b6:	d501      	bpl.n	80084bc <_vfiprintf_r+0x3c>
 80084b8:	692b      	ldr	r3, [r5, #16]
 80084ba:	b9eb      	cbnz	r3, 80084f8 <_vfiprintf_r+0x78>
 80084bc:	4629      	mov	r1, r5
 80084be:	4630      	mov	r0, r6
 80084c0:	f000 f998 	bl	80087f4 <__swsetup_r>
 80084c4:	b1c0      	cbz	r0, 80084f8 <_vfiprintf_r+0x78>
 80084c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084c8:	07dc      	lsls	r4, r3, #31
 80084ca:	d50e      	bpl.n	80084ea <_vfiprintf_r+0x6a>
 80084cc:	f04f 30ff 	mov.w	r0, #4294967295
 80084d0:	b01d      	add	sp, #116	; 0x74
 80084d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d6:	4b7b      	ldr	r3, [pc, #492]	; (80086c4 <_vfiprintf_r+0x244>)
 80084d8:	429d      	cmp	r5, r3
 80084da:	d101      	bne.n	80084e0 <_vfiprintf_r+0x60>
 80084dc:	68b5      	ldr	r5, [r6, #8]
 80084de:	e7df      	b.n	80084a0 <_vfiprintf_r+0x20>
 80084e0:	4b79      	ldr	r3, [pc, #484]	; (80086c8 <_vfiprintf_r+0x248>)
 80084e2:	429d      	cmp	r5, r3
 80084e4:	bf08      	it	eq
 80084e6:	68f5      	ldreq	r5, [r6, #12]
 80084e8:	e7da      	b.n	80084a0 <_vfiprintf_r+0x20>
 80084ea:	89ab      	ldrh	r3, [r5, #12]
 80084ec:	0598      	lsls	r0, r3, #22
 80084ee:	d4ed      	bmi.n	80084cc <_vfiprintf_r+0x4c>
 80084f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084f2:	f000 fbaa 	bl	8008c4a <__retarget_lock_release_recursive>
 80084f6:	e7e9      	b.n	80084cc <_vfiprintf_r+0x4c>
 80084f8:	2300      	movs	r3, #0
 80084fa:	9309      	str	r3, [sp, #36]	; 0x24
 80084fc:	2320      	movs	r3, #32
 80084fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008502:	2330      	movs	r3, #48	; 0x30
 8008504:	f04f 0901 	mov.w	r9, #1
 8008508:	f8cd 800c 	str.w	r8, [sp, #12]
 800850c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80086cc <_vfiprintf_r+0x24c>
 8008510:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008514:	4623      	mov	r3, r4
 8008516:	469a      	mov	sl, r3
 8008518:	f813 2b01 	ldrb.w	r2, [r3], #1
 800851c:	b10a      	cbz	r2, 8008522 <_vfiprintf_r+0xa2>
 800851e:	2a25      	cmp	r2, #37	; 0x25
 8008520:	d1f9      	bne.n	8008516 <_vfiprintf_r+0x96>
 8008522:	ebba 0b04 	subs.w	fp, sl, r4
 8008526:	d00b      	beq.n	8008540 <_vfiprintf_r+0xc0>
 8008528:	465b      	mov	r3, fp
 800852a:	4622      	mov	r2, r4
 800852c:	4629      	mov	r1, r5
 800852e:	4630      	mov	r0, r6
 8008530:	f7ff ff93 	bl	800845a <__sfputs_r>
 8008534:	3001      	adds	r0, #1
 8008536:	f000 80aa 	beq.w	800868e <_vfiprintf_r+0x20e>
 800853a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800853c:	445a      	add	r2, fp
 800853e:	9209      	str	r2, [sp, #36]	; 0x24
 8008540:	f89a 3000 	ldrb.w	r3, [sl]
 8008544:	2b00      	cmp	r3, #0
 8008546:	f000 80a2 	beq.w	800868e <_vfiprintf_r+0x20e>
 800854a:	2300      	movs	r3, #0
 800854c:	f04f 32ff 	mov.w	r2, #4294967295
 8008550:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008554:	f10a 0a01 	add.w	sl, sl, #1
 8008558:	9304      	str	r3, [sp, #16]
 800855a:	9307      	str	r3, [sp, #28]
 800855c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008560:	931a      	str	r3, [sp, #104]	; 0x68
 8008562:	4654      	mov	r4, sl
 8008564:	2205      	movs	r2, #5
 8008566:	f814 1b01 	ldrb.w	r1, [r4], #1
 800856a:	4858      	ldr	r0, [pc, #352]	; (80086cc <_vfiprintf_r+0x24c>)
 800856c:	f7ff f840 	bl	80075f0 <memchr>
 8008570:	9a04      	ldr	r2, [sp, #16]
 8008572:	b9d8      	cbnz	r0, 80085ac <_vfiprintf_r+0x12c>
 8008574:	06d1      	lsls	r1, r2, #27
 8008576:	bf44      	itt	mi
 8008578:	2320      	movmi	r3, #32
 800857a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800857e:	0713      	lsls	r3, r2, #28
 8008580:	bf44      	itt	mi
 8008582:	232b      	movmi	r3, #43	; 0x2b
 8008584:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008588:	f89a 3000 	ldrb.w	r3, [sl]
 800858c:	2b2a      	cmp	r3, #42	; 0x2a
 800858e:	d015      	beq.n	80085bc <_vfiprintf_r+0x13c>
 8008590:	4654      	mov	r4, sl
 8008592:	2000      	movs	r0, #0
 8008594:	f04f 0c0a 	mov.w	ip, #10
 8008598:	9a07      	ldr	r2, [sp, #28]
 800859a:	4621      	mov	r1, r4
 800859c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085a0:	3b30      	subs	r3, #48	; 0x30
 80085a2:	2b09      	cmp	r3, #9
 80085a4:	d94e      	bls.n	8008644 <_vfiprintf_r+0x1c4>
 80085a6:	b1b0      	cbz	r0, 80085d6 <_vfiprintf_r+0x156>
 80085a8:	9207      	str	r2, [sp, #28]
 80085aa:	e014      	b.n	80085d6 <_vfiprintf_r+0x156>
 80085ac:	eba0 0308 	sub.w	r3, r0, r8
 80085b0:	fa09 f303 	lsl.w	r3, r9, r3
 80085b4:	4313      	orrs	r3, r2
 80085b6:	46a2      	mov	sl, r4
 80085b8:	9304      	str	r3, [sp, #16]
 80085ba:	e7d2      	b.n	8008562 <_vfiprintf_r+0xe2>
 80085bc:	9b03      	ldr	r3, [sp, #12]
 80085be:	1d19      	adds	r1, r3, #4
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	9103      	str	r1, [sp, #12]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	bfbb      	ittet	lt
 80085c8:	425b      	neglt	r3, r3
 80085ca:	f042 0202 	orrlt.w	r2, r2, #2
 80085ce:	9307      	strge	r3, [sp, #28]
 80085d0:	9307      	strlt	r3, [sp, #28]
 80085d2:	bfb8      	it	lt
 80085d4:	9204      	strlt	r2, [sp, #16]
 80085d6:	7823      	ldrb	r3, [r4, #0]
 80085d8:	2b2e      	cmp	r3, #46	; 0x2e
 80085da:	d10c      	bne.n	80085f6 <_vfiprintf_r+0x176>
 80085dc:	7863      	ldrb	r3, [r4, #1]
 80085de:	2b2a      	cmp	r3, #42	; 0x2a
 80085e0:	d135      	bne.n	800864e <_vfiprintf_r+0x1ce>
 80085e2:	9b03      	ldr	r3, [sp, #12]
 80085e4:	3402      	adds	r4, #2
 80085e6:	1d1a      	adds	r2, r3, #4
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	9203      	str	r2, [sp, #12]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	bfb8      	it	lt
 80085f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80085f4:	9305      	str	r3, [sp, #20]
 80085f6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80086d0 <_vfiprintf_r+0x250>
 80085fa:	2203      	movs	r2, #3
 80085fc:	4650      	mov	r0, sl
 80085fe:	7821      	ldrb	r1, [r4, #0]
 8008600:	f7fe fff6 	bl	80075f0 <memchr>
 8008604:	b140      	cbz	r0, 8008618 <_vfiprintf_r+0x198>
 8008606:	2340      	movs	r3, #64	; 0x40
 8008608:	eba0 000a 	sub.w	r0, r0, sl
 800860c:	fa03 f000 	lsl.w	r0, r3, r0
 8008610:	9b04      	ldr	r3, [sp, #16]
 8008612:	3401      	adds	r4, #1
 8008614:	4303      	orrs	r3, r0
 8008616:	9304      	str	r3, [sp, #16]
 8008618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800861c:	2206      	movs	r2, #6
 800861e:	482d      	ldr	r0, [pc, #180]	; (80086d4 <_vfiprintf_r+0x254>)
 8008620:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008624:	f7fe ffe4 	bl	80075f0 <memchr>
 8008628:	2800      	cmp	r0, #0
 800862a:	d03f      	beq.n	80086ac <_vfiprintf_r+0x22c>
 800862c:	4b2a      	ldr	r3, [pc, #168]	; (80086d8 <_vfiprintf_r+0x258>)
 800862e:	bb1b      	cbnz	r3, 8008678 <_vfiprintf_r+0x1f8>
 8008630:	9b03      	ldr	r3, [sp, #12]
 8008632:	3307      	adds	r3, #7
 8008634:	f023 0307 	bic.w	r3, r3, #7
 8008638:	3308      	adds	r3, #8
 800863a:	9303      	str	r3, [sp, #12]
 800863c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800863e:	443b      	add	r3, r7
 8008640:	9309      	str	r3, [sp, #36]	; 0x24
 8008642:	e767      	b.n	8008514 <_vfiprintf_r+0x94>
 8008644:	460c      	mov	r4, r1
 8008646:	2001      	movs	r0, #1
 8008648:	fb0c 3202 	mla	r2, ip, r2, r3
 800864c:	e7a5      	b.n	800859a <_vfiprintf_r+0x11a>
 800864e:	2300      	movs	r3, #0
 8008650:	f04f 0c0a 	mov.w	ip, #10
 8008654:	4619      	mov	r1, r3
 8008656:	3401      	adds	r4, #1
 8008658:	9305      	str	r3, [sp, #20]
 800865a:	4620      	mov	r0, r4
 800865c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008660:	3a30      	subs	r2, #48	; 0x30
 8008662:	2a09      	cmp	r2, #9
 8008664:	d903      	bls.n	800866e <_vfiprintf_r+0x1ee>
 8008666:	2b00      	cmp	r3, #0
 8008668:	d0c5      	beq.n	80085f6 <_vfiprintf_r+0x176>
 800866a:	9105      	str	r1, [sp, #20]
 800866c:	e7c3      	b.n	80085f6 <_vfiprintf_r+0x176>
 800866e:	4604      	mov	r4, r0
 8008670:	2301      	movs	r3, #1
 8008672:	fb0c 2101 	mla	r1, ip, r1, r2
 8008676:	e7f0      	b.n	800865a <_vfiprintf_r+0x1da>
 8008678:	ab03      	add	r3, sp, #12
 800867a:	9300      	str	r3, [sp, #0]
 800867c:	462a      	mov	r2, r5
 800867e:	4630      	mov	r0, r6
 8008680:	4b16      	ldr	r3, [pc, #88]	; (80086dc <_vfiprintf_r+0x25c>)
 8008682:	a904      	add	r1, sp, #16
 8008684:	f7fc f856 	bl	8004734 <_printf_float>
 8008688:	4607      	mov	r7, r0
 800868a:	1c78      	adds	r0, r7, #1
 800868c:	d1d6      	bne.n	800863c <_vfiprintf_r+0x1bc>
 800868e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008690:	07d9      	lsls	r1, r3, #31
 8008692:	d405      	bmi.n	80086a0 <_vfiprintf_r+0x220>
 8008694:	89ab      	ldrh	r3, [r5, #12]
 8008696:	059a      	lsls	r2, r3, #22
 8008698:	d402      	bmi.n	80086a0 <_vfiprintf_r+0x220>
 800869a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800869c:	f000 fad5 	bl	8008c4a <__retarget_lock_release_recursive>
 80086a0:	89ab      	ldrh	r3, [r5, #12]
 80086a2:	065b      	lsls	r3, r3, #25
 80086a4:	f53f af12 	bmi.w	80084cc <_vfiprintf_r+0x4c>
 80086a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086aa:	e711      	b.n	80084d0 <_vfiprintf_r+0x50>
 80086ac:	ab03      	add	r3, sp, #12
 80086ae:	9300      	str	r3, [sp, #0]
 80086b0:	462a      	mov	r2, r5
 80086b2:	4630      	mov	r0, r6
 80086b4:	4b09      	ldr	r3, [pc, #36]	; (80086dc <_vfiprintf_r+0x25c>)
 80086b6:	a904      	add	r1, sp, #16
 80086b8:	f7fc fad8 	bl	8004c6c <_printf_i>
 80086bc:	e7e4      	b.n	8008688 <_vfiprintf_r+0x208>
 80086be:	bf00      	nop
 80086c0:	080094e0 	.word	0x080094e0
 80086c4:	08009500 	.word	0x08009500
 80086c8:	080094c0 	.word	0x080094c0
 80086cc:	080094ac 	.word	0x080094ac
 80086d0:	080094b2 	.word	0x080094b2
 80086d4:	080094b6 	.word	0x080094b6
 80086d8:	08004735 	.word	0x08004735
 80086dc:	0800845b 	.word	0x0800845b

080086e0 <nan>:
 80086e0:	2000      	movs	r0, #0
 80086e2:	4901      	ldr	r1, [pc, #4]	; (80086e8 <nan+0x8>)
 80086e4:	4770      	bx	lr
 80086e6:	bf00      	nop
 80086e8:	7ff80000 	.word	0x7ff80000

080086ec <_sbrk_r>:
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	2300      	movs	r3, #0
 80086f0:	4d05      	ldr	r5, [pc, #20]	; (8008708 <_sbrk_r+0x1c>)
 80086f2:	4604      	mov	r4, r0
 80086f4:	4608      	mov	r0, r1
 80086f6:	602b      	str	r3, [r5, #0]
 80086f8:	f7f9 fa82 	bl	8001c00 <_sbrk>
 80086fc:	1c43      	adds	r3, r0, #1
 80086fe:	d102      	bne.n	8008706 <_sbrk_r+0x1a>
 8008700:	682b      	ldr	r3, [r5, #0]
 8008702:	b103      	cbz	r3, 8008706 <_sbrk_r+0x1a>
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	bd38      	pop	{r3, r4, r5, pc}
 8008708:	20000648 	.word	0x20000648

0800870c <strncmp>:
 800870c:	4603      	mov	r3, r0
 800870e:	b510      	push	{r4, lr}
 8008710:	b172      	cbz	r2, 8008730 <strncmp+0x24>
 8008712:	3901      	subs	r1, #1
 8008714:	1884      	adds	r4, r0, r2
 8008716:	f813 0b01 	ldrb.w	r0, [r3], #1
 800871a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800871e:	4290      	cmp	r0, r2
 8008720:	d101      	bne.n	8008726 <strncmp+0x1a>
 8008722:	42a3      	cmp	r3, r4
 8008724:	d101      	bne.n	800872a <strncmp+0x1e>
 8008726:	1a80      	subs	r0, r0, r2
 8008728:	bd10      	pop	{r4, pc}
 800872a:	2800      	cmp	r0, #0
 800872c:	d1f3      	bne.n	8008716 <strncmp+0xa>
 800872e:	e7fa      	b.n	8008726 <strncmp+0x1a>
 8008730:	4610      	mov	r0, r2
 8008732:	e7f9      	b.n	8008728 <strncmp+0x1c>

08008734 <__swbuf_r>:
 8008734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008736:	460e      	mov	r6, r1
 8008738:	4614      	mov	r4, r2
 800873a:	4605      	mov	r5, r0
 800873c:	b118      	cbz	r0, 8008746 <__swbuf_r+0x12>
 800873e:	6983      	ldr	r3, [r0, #24]
 8008740:	b90b      	cbnz	r3, 8008746 <__swbuf_r+0x12>
 8008742:	f000 f9e3 	bl	8008b0c <__sinit>
 8008746:	4b21      	ldr	r3, [pc, #132]	; (80087cc <__swbuf_r+0x98>)
 8008748:	429c      	cmp	r4, r3
 800874a:	d12b      	bne.n	80087a4 <__swbuf_r+0x70>
 800874c:	686c      	ldr	r4, [r5, #4]
 800874e:	69a3      	ldr	r3, [r4, #24]
 8008750:	60a3      	str	r3, [r4, #8]
 8008752:	89a3      	ldrh	r3, [r4, #12]
 8008754:	071a      	lsls	r2, r3, #28
 8008756:	d52f      	bpl.n	80087b8 <__swbuf_r+0x84>
 8008758:	6923      	ldr	r3, [r4, #16]
 800875a:	b36b      	cbz	r3, 80087b8 <__swbuf_r+0x84>
 800875c:	6923      	ldr	r3, [r4, #16]
 800875e:	6820      	ldr	r0, [r4, #0]
 8008760:	b2f6      	uxtb	r6, r6
 8008762:	1ac0      	subs	r0, r0, r3
 8008764:	6963      	ldr	r3, [r4, #20]
 8008766:	4637      	mov	r7, r6
 8008768:	4283      	cmp	r3, r0
 800876a:	dc04      	bgt.n	8008776 <__swbuf_r+0x42>
 800876c:	4621      	mov	r1, r4
 800876e:	4628      	mov	r0, r5
 8008770:	f000 f938 	bl	80089e4 <_fflush_r>
 8008774:	bb30      	cbnz	r0, 80087c4 <__swbuf_r+0x90>
 8008776:	68a3      	ldr	r3, [r4, #8]
 8008778:	3001      	adds	r0, #1
 800877a:	3b01      	subs	r3, #1
 800877c:	60a3      	str	r3, [r4, #8]
 800877e:	6823      	ldr	r3, [r4, #0]
 8008780:	1c5a      	adds	r2, r3, #1
 8008782:	6022      	str	r2, [r4, #0]
 8008784:	701e      	strb	r6, [r3, #0]
 8008786:	6963      	ldr	r3, [r4, #20]
 8008788:	4283      	cmp	r3, r0
 800878a:	d004      	beq.n	8008796 <__swbuf_r+0x62>
 800878c:	89a3      	ldrh	r3, [r4, #12]
 800878e:	07db      	lsls	r3, r3, #31
 8008790:	d506      	bpl.n	80087a0 <__swbuf_r+0x6c>
 8008792:	2e0a      	cmp	r6, #10
 8008794:	d104      	bne.n	80087a0 <__swbuf_r+0x6c>
 8008796:	4621      	mov	r1, r4
 8008798:	4628      	mov	r0, r5
 800879a:	f000 f923 	bl	80089e4 <_fflush_r>
 800879e:	b988      	cbnz	r0, 80087c4 <__swbuf_r+0x90>
 80087a0:	4638      	mov	r0, r7
 80087a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087a4:	4b0a      	ldr	r3, [pc, #40]	; (80087d0 <__swbuf_r+0x9c>)
 80087a6:	429c      	cmp	r4, r3
 80087a8:	d101      	bne.n	80087ae <__swbuf_r+0x7a>
 80087aa:	68ac      	ldr	r4, [r5, #8]
 80087ac:	e7cf      	b.n	800874e <__swbuf_r+0x1a>
 80087ae:	4b09      	ldr	r3, [pc, #36]	; (80087d4 <__swbuf_r+0xa0>)
 80087b0:	429c      	cmp	r4, r3
 80087b2:	bf08      	it	eq
 80087b4:	68ec      	ldreq	r4, [r5, #12]
 80087b6:	e7ca      	b.n	800874e <__swbuf_r+0x1a>
 80087b8:	4621      	mov	r1, r4
 80087ba:	4628      	mov	r0, r5
 80087bc:	f000 f81a 	bl	80087f4 <__swsetup_r>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	d0cb      	beq.n	800875c <__swbuf_r+0x28>
 80087c4:	f04f 37ff 	mov.w	r7, #4294967295
 80087c8:	e7ea      	b.n	80087a0 <__swbuf_r+0x6c>
 80087ca:	bf00      	nop
 80087cc:	080094e0 	.word	0x080094e0
 80087d0:	08009500 	.word	0x08009500
 80087d4:	080094c0 	.word	0x080094c0

080087d8 <__ascii_wctomb>:
 80087d8:	4603      	mov	r3, r0
 80087da:	4608      	mov	r0, r1
 80087dc:	b141      	cbz	r1, 80087f0 <__ascii_wctomb+0x18>
 80087de:	2aff      	cmp	r2, #255	; 0xff
 80087e0:	d904      	bls.n	80087ec <__ascii_wctomb+0x14>
 80087e2:	228a      	movs	r2, #138	; 0x8a
 80087e4:	f04f 30ff 	mov.w	r0, #4294967295
 80087e8:	601a      	str	r2, [r3, #0]
 80087ea:	4770      	bx	lr
 80087ec:	2001      	movs	r0, #1
 80087ee:	700a      	strb	r2, [r1, #0]
 80087f0:	4770      	bx	lr
	...

080087f4 <__swsetup_r>:
 80087f4:	4b32      	ldr	r3, [pc, #200]	; (80088c0 <__swsetup_r+0xcc>)
 80087f6:	b570      	push	{r4, r5, r6, lr}
 80087f8:	681d      	ldr	r5, [r3, #0]
 80087fa:	4606      	mov	r6, r0
 80087fc:	460c      	mov	r4, r1
 80087fe:	b125      	cbz	r5, 800880a <__swsetup_r+0x16>
 8008800:	69ab      	ldr	r3, [r5, #24]
 8008802:	b913      	cbnz	r3, 800880a <__swsetup_r+0x16>
 8008804:	4628      	mov	r0, r5
 8008806:	f000 f981 	bl	8008b0c <__sinit>
 800880a:	4b2e      	ldr	r3, [pc, #184]	; (80088c4 <__swsetup_r+0xd0>)
 800880c:	429c      	cmp	r4, r3
 800880e:	d10f      	bne.n	8008830 <__swsetup_r+0x3c>
 8008810:	686c      	ldr	r4, [r5, #4]
 8008812:	89a3      	ldrh	r3, [r4, #12]
 8008814:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008818:	0719      	lsls	r1, r3, #28
 800881a:	d42c      	bmi.n	8008876 <__swsetup_r+0x82>
 800881c:	06dd      	lsls	r5, r3, #27
 800881e:	d411      	bmi.n	8008844 <__swsetup_r+0x50>
 8008820:	2309      	movs	r3, #9
 8008822:	6033      	str	r3, [r6, #0]
 8008824:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008828:	f04f 30ff 	mov.w	r0, #4294967295
 800882c:	81a3      	strh	r3, [r4, #12]
 800882e:	e03e      	b.n	80088ae <__swsetup_r+0xba>
 8008830:	4b25      	ldr	r3, [pc, #148]	; (80088c8 <__swsetup_r+0xd4>)
 8008832:	429c      	cmp	r4, r3
 8008834:	d101      	bne.n	800883a <__swsetup_r+0x46>
 8008836:	68ac      	ldr	r4, [r5, #8]
 8008838:	e7eb      	b.n	8008812 <__swsetup_r+0x1e>
 800883a:	4b24      	ldr	r3, [pc, #144]	; (80088cc <__swsetup_r+0xd8>)
 800883c:	429c      	cmp	r4, r3
 800883e:	bf08      	it	eq
 8008840:	68ec      	ldreq	r4, [r5, #12]
 8008842:	e7e6      	b.n	8008812 <__swsetup_r+0x1e>
 8008844:	0758      	lsls	r0, r3, #29
 8008846:	d512      	bpl.n	800886e <__swsetup_r+0x7a>
 8008848:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800884a:	b141      	cbz	r1, 800885e <__swsetup_r+0x6a>
 800884c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008850:	4299      	cmp	r1, r3
 8008852:	d002      	beq.n	800885a <__swsetup_r+0x66>
 8008854:	4630      	mov	r0, r6
 8008856:	f7ff fbb3 	bl	8007fc0 <_free_r>
 800885a:	2300      	movs	r3, #0
 800885c:	6363      	str	r3, [r4, #52]	; 0x34
 800885e:	89a3      	ldrh	r3, [r4, #12]
 8008860:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008864:	81a3      	strh	r3, [r4, #12]
 8008866:	2300      	movs	r3, #0
 8008868:	6063      	str	r3, [r4, #4]
 800886a:	6923      	ldr	r3, [r4, #16]
 800886c:	6023      	str	r3, [r4, #0]
 800886e:	89a3      	ldrh	r3, [r4, #12]
 8008870:	f043 0308 	orr.w	r3, r3, #8
 8008874:	81a3      	strh	r3, [r4, #12]
 8008876:	6923      	ldr	r3, [r4, #16]
 8008878:	b94b      	cbnz	r3, 800888e <__swsetup_r+0x9a>
 800887a:	89a3      	ldrh	r3, [r4, #12]
 800887c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008880:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008884:	d003      	beq.n	800888e <__swsetup_r+0x9a>
 8008886:	4621      	mov	r1, r4
 8008888:	4630      	mov	r0, r6
 800888a:	f000 fa05 	bl	8008c98 <__smakebuf_r>
 800888e:	89a0      	ldrh	r0, [r4, #12]
 8008890:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008894:	f010 0301 	ands.w	r3, r0, #1
 8008898:	d00a      	beq.n	80088b0 <__swsetup_r+0xbc>
 800889a:	2300      	movs	r3, #0
 800889c:	60a3      	str	r3, [r4, #8]
 800889e:	6963      	ldr	r3, [r4, #20]
 80088a0:	425b      	negs	r3, r3
 80088a2:	61a3      	str	r3, [r4, #24]
 80088a4:	6923      	ldr	r3, [r4, #16]
 80088a6:	b943      	cbnz	r3, 80088ba <__swsetup_r+0xc6>
 80088a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80088ac:	d1ba      	bne.n	8008824 <__swsetup_r+0x30>
 80088ae:	bd70      	pop	{r4, r5, r6, pc}
 80088b0:	0781      	lsls	r1, r0, #30
 80088b2:	bf58      	it	pl
 80088b4:	6963      	ldrpl	r3, [r4, #20]
 80088b6:	60a3      	str	r3, [r4, #8]
 80088b8:	e7f4      	b.n	80088a4 <__swsetup_r+0xb0>
 80088ba:	2000      	movs	r0, #0
 80088bc:	e7f7      	b.n	80088ae <__swsetup_r+0xba>
 80088be:	bf00      	nop
 80088c0:	20000014 	.word	0x20000014
 80088c4:	080094e0 	.word	0x080094e0
 80088c8:	08009500 	.word	0x08009500
 80088cc:	080094c0 	.word	0x080094c0

080088d0 <abort>:
 80088d0:	2006      	movs	r0, #6
 80088d2:	b508      	push	{r3, lr}
 80088d4:	f000 fa9e 	bl	8008e14 <raise>
 80088d8:	2001      	movs	r0, #1
 80088da:	f7f9 f963 	bl	8001ba4 <_exit>
	...

080088e0 <__sflush_r>:
 80088e0:	898a      	ldrh	r2, [r1, #12]
 80088e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e4:	4605      	mov	r5, r0
 80088e6:	0710      	lsls	r0, r2, #28
 80088e8:	460c      	mov	r4, r1
 80088ea:	d457      	bmi.n	800899c <__sflush_r+0xbc>
 80088ec:	684b      	ldr	r3, [r1, #4]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	dc04      	bgt.n	80088fc <__sflush_r+0x1c>
 80088f2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	dc01      	bgt.n	80088fc <__sflush_r+0x1c>
 80088f8:	2000      	movs	r0, #0
 80088fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088fe:	2e00      	cmp	r6, #0
 8008900:	d0fa      	beq.n	80088f8 <__sflush_r+0x18>
 8008902:	2300      	movs	r3, #0
 8008904:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008908:	682f      	ldr	r7, [r5, #0]
 800890a:	602b      	str	r3, [r5, #0]
 800890c:	d032      	beq.n	8008974 <__sflush_r+0x94>
 800890e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008910:	89a3      	ldrh	r3, [r4, #12]
 8008912:	075a      	lsls	r2, r3, #29
 8008914:	d505      	bpl.n	8008922 <__sflush_r+0x42>
 8008916:	6863      	ldr	r3, [r4, #4]
 8008918:	1ac0      	subs	r0, r0, r3
 800891a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800891c:	b10b      	cbz	r3, 8008922 <__sflush_r+0x42>
 800891e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008920:	1ac0      	subs	r0, r0, r3
 8008922:	2300      	movs	r3, #0
 8008924:	4602      	mov	r2, r0
 8008926:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008928:	4628      	mov	r0, r5
 800892a:	6a21      	ldr	r1, [r4, #32]
 800892c:	47b0      	blx	r6
 800892e:	1c43      	adds	r3, r0, #1
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	d106      	bne.n	8008942 <__sflush_r+0x62>
 8008934:	6829      	ldr	r1, [r5, #0]
 8008936:	291d      	cmp	r1, #29
 8008938:	d82c      	bhi.n	8008994 <__sflush_r+0xb4>
 800893a:	4a29      	ldr	r2, [pc, #164]	; (80089e0 <__sflush_r+0x100>)
 800893c:	40ca      	lsrs	r2, r1
 800893e:	07d6      	lsls	r6, r2, #31
 8008940:	d528      	bpl.n	8008994 <__sflush_r+0xb4>
 8008942:	2200      	movs	r2, #0
 8008944:	6062      	str	r2, [r4, #4]
 8008946:	6922      	ldr	r2, [r4, #16]
 8008948:	04d9      	lsls	r1, r3, #19
 800894a:	6022      	str	r2, [r4, #0]
 800894c:	d504      	bpl.n	8008958 <__sflush_r+0x78>
 800894e:	1c42      	adds	r2, r0, #1
 8008950:	d101      	bne.n	8008956 <__sflush_r+0x76>
 8008952:	682b      	ldr	r3, [r5, #0]
 8008954:	b903      	cbnz	r3, 8008958 <__sflush_r+0x78>
 8008956:	6560      	str	r0, [r4, #84]	; 0x54
 8008958:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800895a:	602f      	str	r7, [r5, #0]
 800895c:	2900      	cmp	r1, #0
 800895e:	d0cb      	beq.n	80088f8 <__sflush_r+0x18>
 8008960:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008964:	4299      	cmp	r1, r3
 8008966:	d002      	beq.n	800896e <__sflush_r+0x8e>
 8008968:	4628      	mov	r0, r5
 800896a:	f7ff fb29 	bl	8007fc0 <_free_r>
 800896e:	2000      	movs	r0, #0
 8008970:	6360      	str	r0, [r4, #52]	; 0x34
 8008972:	e7c2      	b.n	80088fa <__sflush_r+0x1a>
 8008974:	6a21      	ldr	r1, [r4, #32]
 8008976:	2301      	movs	r3, #1
 8008978:	4628      	mov	r0, r5
 800897a:	47b0      	blx	r6
 800897c:	1c41      	adds	r1, r0, #1
 800897e:	d1c7      	bne.n	8008910 <__sflush_r+0x30>
 8008980:	682b      	ldr	r3, [r5, #0]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d0c4      	beq.n	8008910 <__sflush_r+0x30>
 8008986:	2b1d      	cmp	r3, #29
 8008988:	d001      	beq.n	800898e <__sflush_r+0xae>
 800898a:	2b16      	cmp	r3, #22
 800898c:	d101      	bne.n	8008992 <__sflush_r+0xb2>
 800898e:	602f      	str	r7, [r5, #0]
 8008990:	e7b2      	b.n	80088f8 <__sflush_r+0x18>
 8008992:	89a3      	ldrh	r3, [r4, #12]
 8008994:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008998:	81a3      	strh	r3, [r4, #12]
 800899a:	e7ae      	b.n	80088fa <__sflush_r+0x1a>
 800899c:	690f      	ldr	r7, [r1, #16]
 800899e:	2f00      	cmp	r7, #0
 80089a0:	d0aa      	beq.n	80088f8 <__sflush_r+0x18>
 80089a2:	0793      	lsls	r3, r2, #30
 80089a4:	bf18      	it	ne
 80089a6:	2300      	movne	r3, #0
 80089a8:	680e      	ldr	r6, [r1, #0]
 80089aa:	bf08      	it	eq
 80089ac:	694b      	ldreq	r3, [r1, #20]
 80089ae:	1bf6      	subs	r6, r6, r7
 80089b0:	600f      	str	r7, [r1, #0]
 80089b2:	608b      	str	r3, [r1, #8]
 80089b4:	2e00      	cmp	r6, #0
 80089b6:	dd9f      	ble.n	80088f8 <__sflush_r+0x18>
 80089b8:	4633      	mov	r3, r6
 80089ba:	463a      	mov	r2, r7
 80089bc:	4628      	mov	r0, r5
 80089be:	6a21      	ldr	r1, [r4, #32]
 80089c0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80089c4:	47e0      	blx	ip
 80089c6:	2800      	cmp	r0, #0
 80089c8:	dc06      	bgt.n	80089d8 <__sflush_r+0xf8>
 80089ca:	89a3      	ldrh	r3, [r4, #12]
 80089cc:	f04f 30ff 	mov.w	r0, #4294967295
 80089d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089d4:	81a3      	strh	r3, [r4, #12]
 80089d6:	e790      	b.n	80088fa <__sflush_r+0x1a>
 80089d8:	4407      	add	r7, r0
 80089da:	1a36      	subs	r6, r6, r0
 80089dc:	e7ea      	b.n	80089b4 <__sflush_r+0xd4>
 80089de:	bf00      	nop
 80089e0:	20400001 	.word	0x20400001

080089e4 <_fflush_r>:
 80089e4:	b538      	push	{r3, r4, r5, lr}
 80089e6:	690b      	ldr	r3, [r1, #16]
 80089e8:	4605      	mov	r5, r0
 80089ea:	460c      	mov	r4, r1
 80089ec:	b913      	cbnz	r3, 80089f4 <_fflush_r+0x10>
 80089ee:	2500      	movs	r5, #0
 80089f0:	4628      	mov	r0, r5
 80089f2:	bd38      	pop	{r3, r4, r5, pc}
 80089f4:	b118      	cbz	r0, 80089fe <_fflush_r+0x1a>
 80089f6:	6983      	ldr	r3, [r0, #24]
 80089f8:	b90b      	cbnz	r3, 80089fe <_fflush_r+0x1a>
 80089fa:	f000 f887 	bl	8008b0c <__sinit>
 80089fe:	4b14      	ldr	r3, [pc, #80]	; (8008a50 <_fflush_r+0x6c>)
 8008a00:	429c      	cmp	r4, r3
 8008a02:	d11b      	bne.n	8008a3c <_fflush_r+0x58>
 8008a04:	686c      	ldr	r4, [r5, #4]
 8008a06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d0ef      	beq.n	80089ee <_fflush_r+0xa>
 8008a0e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a10:	07d0      	lsls	r0, r2, #31
 8008a12:	d404      	bmi.n	8008a1e <_fflush_r+0x3a>
 8008a14:	0599      	lsls	r1, r3, #22
 8008a16:	d402      	bmi.n	8008a1e <_fflush_r+0x3a>
 8008a18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a1a:	f000 f915 	bl	8008c48 <__retarget_lock_acquire_recursive>
 8008a1e:	4628      	mov	r0, r5
 8008a20:	4621      	mov	r1, r4
 8008a22:	f7ff ff5d 	bl	80088e0 <__sflush_r>
 8008a26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a28:	4605      	mov	r5, r0
 8008a2a:	07da      	lsls	r2, r3, #31
 8008a2c:	d4e0      	bmi.n	80089f0 <_fflush_r+0xc>
 8008a2e:	89a3      	ldrh	r3, [r4, #12]
 8008a30:	059b      	lsls	r3, r3, #22
 8008a32:	d4dd      	bmi.n	80089f0 <_fflush_r+0xc>
 8008a34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a36:	f000 f908 	bl	8008c4a <__retarget_lock_release_recursive>
 8008a3a:	e7d9      	b.n	80089f0 <_fflush_r+0xc>
 8008a3c:	4b05      	ldr	r3, [pc, #20]	; (8008a54 <_fflush_r+0x70>)
 8008a3e:	429c      	cmp	r4, r3
 8008a40:	d101      	bne.n	8008a46 <_fflush_r+0x62>
 8008a42:	68ac      	ldr	r4, [r5, #8]
 8008a44:	e7df      	b.n	8008a06 <_fflush_r+0x22>
 8008a46:	4b04      	ldr	r3, [pc, #16]	; (8008a58 <_fflush_r+0x74>)
 8008a48:	429c      	cmp	r4, r3
 8008a4a:	bf08      	it	eq
 8008a4c:	68ec      	ldreq	r4, [r5, #12]
 8008a4e:	e7da      	b.n	8008a06 <_fflush_r+0x22>
 8008a50:	080094e0 	.word	0x080094e0
 8008a54:	08009500 	.word	0x08009500
 8008a58:	080094c0 	.word	0x080094c0

08008a5c <std>:
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	b510      	push	{r4, lr}
 8008a60:	4604      	mov	r4, r0
 8008a62:	e9c0 3300 	strd	r3, r3, [r0]
 8008a66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a6a:	6083      	str	r3, [r0, #8]
 8008a6c:	8181      	strh	r1, [r0, #12]
 8008a6e:	6643      	str	r3, [r0, #100]	; 0x64
 8008a70:	81c2      	strh	r2, [r0, #14]
 8008a72:	6183      	str	r3, [r0, #24]
 8008a74:	4619      	mov	r1, r3
 8008a76:	2208      	movs	r2, #8
 8008a78:	305c      	adds	r0, #92	; 0x5c
 8008a7a:	f7fb fdb5 	bl	80045e8 <memset>
 8008a7e:	4b05      	ldr	r3, [pc, #20]	; (8008a94 <std+0x38>)
 8008a80:	6224      	str	r4, [r4, #32]
 8008a82:	6263      	str	r3, [r4, #36]	; 0x24
 8008a84:	4b04      	ldr	r3, [pc, #16]	; (8008a98 <std+0x3c>)
 8008a86:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a88:	4b04      	ldr	r3, [pc, #16]	; (8008a9c <std+0x40>)
 8008a8a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a8c:	4b04      	ldr	r3, [pc, #16]	; (8008aa0 <std+0x44>)
 8008a8e:	6323      	str	r3, [r4, #48]	; 0x30
 8008a90:	bd10      	pop	{r4, pc}
 8008a92:	bf00      	nop
 8008a94:	08008e4d 	.word	0x08008e4d
 8008a98:	08008e6f 	.word	0x08008e6f
 8008a9c:	08008ea7 	.word	0x08008ea7
 8008aa0:	08008ecb 	.word	0x08008ecb

08008aa4 <_cleanup_r>:
 8008aa4:	4901      	ldr	r1, [pc, #4]	; (8008aac <_cleanup_r+0x8>)
 8008aa6:	f000 b8af 	b.w	8008c08 <_fwalk_reent>
 8008aaa:	bf00      	nop
 8008aac:	080089e5 	.word	0x080089e5

08008ab0 <__sfmoreglue>:
 8008ab0:	2268      	movs	r2, #104	; 0x68
 8008ab2:	b570      	push	{r4, r5, r6, lr}
 8008ab4:	1e4d      	subs	r5, r1, #1
 8008ab6:	4355      	muls	r5, r2
 8008ab8:	460e      	mov	r6, r1
 8008aba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008abe:	f7ff fae7 	bl	8008090 <_malloc_r>
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	b140      	cbz	r0, 8008ad8 <__sfmoreglue+0x28>
 8008ac6:	2100      	movs	r1, #0
 8008ac8:	e9c0 1600 	strd	r1, r6, [r0]
 8008acc:	300c      	adds	r0, #12
 8008ace:	60a0      	str	r0, [r4, #8]
 8008ad0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008ad4:	f7fb fd88 	bl	80045e8 <memset>
 8008ad8:	4620      	mov	r0, r4
 8008ada:	bd70      	pop	{r4, r5, r6, pc}

08008adc <__sfp_lock_acquire>:
 8008adc:	4801      	ldr	r0, [pc, #4]	; (8008ae4 <__sfp_lock_acquire+0x8>)
 8008ade:	f000 b8b3 	b.w	8008c48 <__retarget_lock_acquire_recursive>
 8008ae2:	bf00      	nop
 8008ae4:	20000645 	.word	0x20000645

08008ae8 <__sfp_lock_release>:
 8008ae8:	4801      	ldr	r0, [pc, #4]	; (8008af0 <__sfp_lock_release+0x8>)
 8008aea:	f000 b8ae 	b.w	8008c4a <__retarget_lock_release_recursive>
 8008aee:	bf00      	nop
 8008af0:	20000645 	.word	0x20000645

08008af4 <__sinit_lock_acquire>:
 8008af4:	4801      	ldr	r0, [pc, #4]	; (8008afc <__sinit_lock_acquire+0x8>)
 8008af6:	f000 b8a7 	b.w	8008c48 <__retarget_lock_acquire_recursive>
 8008afa:	bf00      	nop
 8008afc:	20000646 	.word	0x20000646

08008b00 <__sinit_lock_release>:
 8008b00:	4801      	ldr	r0, [pc, #4]	; (8008b08 <__sinit_lock_release+0x8>)
 8008b02:	f000 b8a2 	b.w	8008c4a <__retarget_lock_release_recursive>
 8008b06:	bf00      	nop
 8008b08:	20000646 	.word	0x20000646

08008b0c <__sinit>:
 8008b0c:	b510      	push	{r4, lr}
 8008b0e:	4604      	mov	r4, r0
 8008b10:	f7ff fff0 	bl	8008af4 <__sinit_lock_acquire>
 8008b14:	69a3      	ldr	r3, [r4, #24]
 8008b16:	b11b      	cbz	r3, 8008b20 <__sinit+0x14>
 8008b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b1c:	f7ff bff0 	b.w	8008b00 <__sinit_lock_release>
 8008b20:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008b24:	6523      	str	r3, [r4, #80]	; 0x50
 8008b26:	4b13      	ldr	r3, [pc, #76]	; (8008b74 <__sinit+0x68>)
 8008b28:	4a13      	ldr	r2, [pc, #76]	; (8008b78 <__sinit+0x6c>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008b2e:	42a3      	cmp	r3, r4
 8008b30:	bf08      	it	eq
 8008b32:	2301      	moveq	r3, #1
 8008b34:	4620      	mov	r0, r4
 8008b36:	bf08      	it	eq
 8008b38:	61a3      	streq	r3, [r4, #24]
 8008b3a:	f000 f81f 	bl	8008b7c <__sfp>
 8008b3e:	6060      	str	r0, [r4, #4]
 8008b40:	4620      	mov	r0, r4
 8008b42:	f000 f81b 	bl	8008b7c <__sfp>
 8008b46:	60a0      	str	r0, [r4, #8]
 8008b48:	4620      	mov	r0, r4
 8008b4a:	f000 f817 	bl	8008b7c <__sfp>
 8008b4e:	2200      	movs	r2, #0
 8008b50:	2104      	movs	r1, #4
 8008b52:	60e0      	str	r0, [r4, #12]
 8008b54:	6860      	ldr	r0, [r4, #4]
 8008b56:	f7ff ff81 	bl	8008a5c <std>
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	2109      	movs	r1, #9
 8008b5e:	68a0      	ldr	r0, [r4, #8]
 8008b60:	f7ff ff7c 	bl	8008a5c <std>
 8008b64:	2202      	movs	r2, #2
 8008b66:	2112      	movs	r1, #18
 8008b68:	68e0      	ldr	r0, [r4, #12]
 8008b6a:	f7ff ff77 	bl	8008a5c <std>
 8008b6e:	2301      	movs	r3, #1
 8008b70:	61a3      	str	r3, [r4, #24]
 8008b72:	e7d1      	b.n	8008b18 <__sinit+0xc>
 8008b74:	08009020 	.word	0x08009020
 8008b78:	08008aa5 	.word	0x08008aa5

08008b7c <__sfp>:
 8008b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b7e:	4607      	mov	r7, r0
 8008b80:	f7ff ffac 	bl	8008adc <__sfp_lock_acquire>
 8008b84:	4b1e      	ldr	r3, [pc, #120]	; (8008c00 <__sfp+0x84>)
 8008b86:	681e      	ldr	r6, [r3, #0]
 8008b88:	69b3      	ldr	r3, [r6, #24]
 8008b8a:	b913      	cbnz	r3, 8008b92 <__sfp+0x16>
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	f7ff ffbd 	bl	8008b0c <__sinit>
 8008b92:	3648      	adds	r6, #72	; 0x48
 8008b94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b98:	3b01      	subs	r3, #1
 8008b9a:	d503      	bpl.n	8008ba4 <__sfp+0x28>
 8008b9c:	6833      	ldr	r3, [r6, #0]
 8008b9e:	b30b      	cbz	r3, 8008be4 <__sfp+0x68>
 8008ba0:	6836      	ldr	r6, [r6, #0]
 8008ba2:	e7f7      	b.n	8008b94 <__sfp+0x18>
 8008ba4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008ba8:	b9d5      	cbnz	r5, 8008be0 <__sfp+0x64>
 8008baa:	4b16      	ldr	r3, [pc, #88]	; (8008c04 <__sfp+0x88>)
 8008bac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008bb0:	60e3      	str	r3, [r4, #12]
 8008bb2:	6665      	str	r5, [r4, #100]	; 0x64
 8008bb4:	f000 f847 	bl	8008c46 <__retarget_lock_init_recursive>
 8008bb8:	f7ff ff96 	bl	8008ae8 <__sfp_lock_release>
 8008bbc:	2208      	movs	r2, #8
 8008bbe:	4629      	mov	r1, r5
 8008bc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008bc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008bc8:	6025      	str	r5, [r4, #0]
 8008bca:	61a5      	str	r5, [r4, #24]
 8008bcc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008bd0:	f7fb fd0a 	bl	80045e8 <memset>
 8008bd4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008bd8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008bdc:	4620      	mov	r0, r4
 8008bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008be0:	3468      	adds	r4, #104	; 0x68
 8008be2:	e7d9      	b.n	8008b98 <__sfp+0x1c>
 8008be4:	2104      	movs	r1, #4
 8008be6:	4638      	mov	r0, r7
 8008be8:	f7ff ff62 	bl	8008ab0 <__sfmoreglue>
 8008bec:	4604      	mov	r4, r0
 8008bee:	6030      	str	r0, [r6, #0]
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	d1d5      	bne.n	8008ba0 <__sfp+0x24>
 8008bf4:	f7ff ff78 	bl	8008ae8 <__sfp_lock_release>
 8008bf8:	230c      	movs	r3, #12
 8008bfa:	603b      	str	r3, [r7, #0]
 8008bfc:	e7ee      	b.n	8008bdc <__sfp+0x60>
 8008bfe:	bf00      	nop
 8008c00:	08009020 	.word	0x08009020
 8008c04:	ffff0001 	.word	0xffff0001

08008c08 <_fwalk_reent>:
 8008c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c0c:	4606      	mov	r6, r0
 8008c0e:	4688      	mov	r8, r1
 8008c10:	2700      	movs	r7, #0
 8008c12:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008c16:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c1a:	f1b9 0901 	subs.w	r9, r9, #1
 8008c1e:	d505      	bpl.n	8008c2c <_fwalk_reent+0x24>
 8008c20:	6824      	ldr	r4, [r4, #0]
 8008c22:	2c00      	cmp	r4, #0
 8008c24:	d1f7      	bne.n	8008c16 <_fwalk_reent+0xe>
 8008c26:	4638      	mov	r0, r7
 8008c28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c2c:	89ab      	ldrh	r3, [r5, #12]
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d907      	bls.n	8008c42 <_fwalk_reent+0x3a>
 8008c32:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c36:	3301      	adds	r3, #1
 8008c38:	d003      	beq.n	8008c42 <_fwalk_reent+0x3a>
 8008c3a:	4629      	mov	r1, r5
 8008c3c:	4630      	mov	r0, r6
 8008c3e:	47c0      	blx	r8
 8008c40:	4307      	orrs	r7, r0
 8008c42:	3568      	adds	r5, #104	; 0x68
 8008c44:	e7e9      	b.n	8008c1a <_fwalk_reent+0x12>

08008c46 <__retarget_lock_init_recursive>:
 8008c46:	4770      	bx	lr

08008c48 <__retarget_lock_acquire_recursive>:
 8008c48:	4770      	bx	lr

08008c4a <__retarget_lock_release_recursive>:
 8008c4a:	4770      	bx	lr

08008c4c <__swhatbuf_r>:
 8008c4c:	b570      	push	{r4, r5, r6, lr}
 8008c4e:	460e      	mov	r6, r1
 8008c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c54:	4614      	mov	r4, r2
 8008c56:	2900      	cmp	r1, #0
 8008c58:	461d      	mov	r5, r3
 8008c5a:	b096      	sub	sp, #88	; 0x58
 8008c5c:	da08      	bge.n	8008c70 <__swhatbuf_r+0x24>
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008c64:	602a      	str	r2, [r5, #0]
 8008c66:	061a      	lsls	r2, r3, #24
 8008c68:	d410      	bmi.n	8008c8c <__swhatbuf_r+0x40>
 8008c6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c6e:	e00e      	b.n	8008c8e <__swhatbuf_r+0x42>
 8008c70:	466a      	mov	r2, sp
 8008c72:	f000 f951 	bl	8008f18 <_fstat_r>
 8008c76:	2800      	cmp	r0, #0
 8008c78:	dbf1      	blt.n	8008c5e <__swhatbuf_r+0x12>
 8008c7a:	9a01      	ldr	r2, [sp, #4]
 8008c7c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008c80:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008c84:	425a      	negs	r2, r3
 8008c86:	415a      	adcs	r2, r3
 8008c88:	602a      	str	r2, [r5, #0]
 8008c8a:	e7ee      	b.n	8008c6a <__swhatbuf_r+0x1e>
 8008c8c:	2340      	movs	r3, #64	; 0x40
 8008c8e:	2000      	movs	r0, #0
 8008c90:	6023      	str	r3, [r4, #0]
 8008c92:	b016      	add	sp, #88	; 0x58
 8008c94:	bd70      	pop	{r4, r5, r6, pc}
	...

08008c98 <__smakebuf_r>:
 8008c98:	898b      	ldrh	r3, [r1, #12]
 8008c9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c9c:	079d      	lsls	r5, r3, #30
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	460c      	mov	r4, r1
 8008ca2:	d507      	bpl.n	8008cb4 <__smakebuf_r+0x1c>
 8008ca4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ca8:	6023      	str	r3, [r4, #0]
 8008caa:	6123      	str	r3, [r4, #16]
 8008cac:	2301      	movs	r3, #1
 8008cae:	6163      	str	r3, [r4, #20]
 8008cb0:	b002      	add	sp, #8
 8008cb2:	bd70      	pop	{r4, r5, r6, pc}
 8008cb4:	466a      	mov	r2, sp
 8008cb6:	ab01      	add	r3, sp, #4
 8008cb8:	f7ff ffc8 	bl	8008c4c <__swhatbuf_r>
 8008cbc:	9900      	ldr	r1, [sp, #0]
 8008cbe:	4605      	mov	r5, r0
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	f7ff f9e5 	bl	8008090 <_malloc_r>
 8008cc6:	b948      	cbnz	r0, 8008cdc <__smakebuf_r+0x44>
 8008cc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ccc:	059a      	lsls	r2, r3, #22
 8008cce:	d4ef      	bmi.n	8008cb0 <__smakebuf_r+0x18>
 8008cd0:	f023 0303 	bic.w	r3, r3, #3
 8008cd4:	f043 0302 	orr.w	r3, r3, #2
 8008cd8:	81a3      	strh	r3, [r4, #12]
 8008cda:	e7e3      	b.n	8008ca4 <__smakebuf_r+0xc>
 8008cdc:	4b0d      	ldr	r3, [pc, #52]	; (8008d14 <__smakebuf_r+0x7c>)
 8008cde:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ce0:	89a3      	ldrh	r3, [r4, #12]
 8008ce2:	6020      	str	r0, [r4, #0]
 8008ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ce8:	81a3      	strh	r3, [r4, #12]
 8008cea:	9b00      	ldr	r3, [sp, #0]
 8008cec:	6120      	str	r0, [r4, #16]
 8008cee:	6163      	str	r3, [r4, #20]
 8008cf0:	9b01      	ldr	r3, [sp, #4]
 8008cf2:	b15b      	cbz	r3, 8008d0c <__smakebuf_r+0x74>
 8008cf4:	4630      	mov	r0, r6
 8008cf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cfa:	f000 f91f 	bl	8008f3c <_isatty_r>
 8008cfe:	b128      	cbz	r0, 8008d0c <__smakebuf_r+0x74>
 8008d00:	89a3      	ldrh	r3, [r4, #12]
 8008d02:	f023 0303 	bic.w	r3, r3, #3
 8008d06:	f043 0301 	orr.w	r3, r3, #1
 8008d0a:	81a3      	strh	r3, [r4, #12]
 8008d0c:	89a0      	ldrh	r0, [r4, #12]
 8008d0e:	4305      	orrs	r5, r0
 8008d10:	81a5      	strh	r5, [r4, #12]
 8008d12:	e7cd      	b.n	8008cb0 <__smakebuf_r+0x18>
 8008d14:	08008aa5 	.word	0x08008aa5

08008d18 <memmove>:
 8008d18:	4288      	cmp	r0, r1
 8008d1a:	b510      	push	{r4, lr}
 8008d1c:	eb01 0402 	add.w	r4, r1, r2
 8008d20:	d902      	bls.n	8008d28 <memmove+0x10>
 8008d22:	4284      	cmp	r4, r0
 8008d24:	4623      	mov	r3, r4
 8008d26:	d807      	bhi.n	8008d38 <memmove+0x20>
 8008d28:	1e43      	subs	r3, r0, #1
 8008d2a:	42a1      	cmp	r1, r4
 8008d2c:	d008      	beq.n	8008d40 <memmove+0x28>
 8008d2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d36:	e7f8      	b.n	8008d2a <memmove+0x12>
 8008d38:	4601      	mov	r1, r0
 8008d3a:	4402      	add	r2, r0
 8008d3c:	428a      	cmp	r2, r1
 8008d3e:	d100      	bne.n	8008d42 <memmove+0x2a>
 8008d40:	bd10      	pop	{r4, pc}
 8008d42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d4a:	e7f7      	b.n	8008d3c <memmove+0x24>

08008d4c <__malloc_lock>:
 8008d4c:	4801      	ldr	r0, [pc, #4]	; (8008d54 <__malloc_lock+0x8>)
 8008d4e:	f7ff bf7b 	b.w	8008c48 <__retarget_lock_acquire_recursive>
 8008d52:	bf00      	nop
 8008d54:	20000644 	.word	0x20000644

08008d58 <__malloc_unlock>:
 8008d58:	4801      	ldr	r0, [pc, #4]	; (8008d60 <__malloc_unlock+0x8>)
 8008d5a:	f7ff bf76 	b.w	8008c4a <__retarget_lock_release_recursive>
 8008d5e:	bf00      	nop
 8008d60:	20000644 	.word	0x20000644

08008d64 <_realloc_r>:
 8008d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d68:	4680      	mov	r8, r0
 8008d6a:	4614      	mov	r4, r2
 8008d6c:	460e      	mov	r6, r1
 8008d6e:	b921      	cbnz	r1, 8008d7a <_realloc_r+0x16>
 8008d70:	4611      	mov	r1, r2
 8008d72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d76:	f7ff b98b 	b.w	8008090 <_malloc_r>
 8008d7a:	b92a      	cbnz	r2, 8008d88 <_realloc_r+0x24>
 8008d7c:	f7ff f920 	bl	8007fc0 <_free_r>
 8008d80:	4625      	mov	r5, r4
 8008d82:	4628      	mov	r0, r5
 8008d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d88:	f000 f8fa 	bl	8008f80 <_malloc_usable_size_r>
 8008d8c:	4284      	cmp	r4, r0
 8008d8e:	4607      	mov	r7, r0
 8008d90:	d802      	bhi.n	8008d98 <_realloc_r+0x34>
 8008d92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d96:	d812      	bhi.n	8008dbe <_realloc_r+0x5a>
 8008d98:	4621      	mov	r1, r4
 8008d9a:	4640      	mov	r0, r8
 8008d9c:	f7ff f978 	bl	8008090 <_malloc_r>
 8008da0:	4605      	mov	r5, r0
 8008da2:	2800      	cmp	r0, #0
 8008da4:	d0ed      	beq.n	8008d82 <_realloc_r+0x1e>
 8008da6:	42bc      	cmp	r4, r7
 8008da8:	4622      	mov	r2, r4
 8008daa:	4631      	mov	r1, r6
 8008dac:	bf28      	it	cs
 8008dae:	463a      	movcs	r2, r7
 8008db0:	f7fe fc2c 	bl	800760c <memcpy>
 8008db4:	4631      	mov	r1, r6
 8008db6:	4640      	mov	r0, r8
 8008db8:	f7ff f902 	bl	8007fc0 <_free_r>
 8008dbc:	e7e1      	b.n	8008d82 <_realloc_r+0x1e>
 8008dbe:	4635      	mov	r5, r6
 8008dc0:	e7df      	b.n	8008d82 <_realloc_r+0x1e>

08008dc2 <_raise_r>:
 8008dc2:	291f      	cmp	r1, #31
 8008dc4:	b538      	push	{r3, r4, r5, lr}
 8008dc6:	4604      	mov	r4, r0
 8008dc8:	460d      	mov	r5, r1
 8008dca:	d904      	bls.n	8008dd6 <_raise_r+0x14>
 8008dcc:	2316      	movs	r3, #22
 8008dce:	6003      	str	r3, [r0, #0]
 8008dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd4:	bd38      	pop	{r3, r4, r5, pc}
 8008dd6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008dd8:	b112      	cbz	r2, 8008de0 <_raise_r+0x1e>
 8008dda:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008dde:	b94b      	cbnz	r3, 8008df4 <_raise_r+0x32>
 8008de0:	4620      	mov	r0, r4
 8008de2:	f000 f831 	bl	8008e48 <_getpid_r>
 8008de6:	462a      	mov	r2, r5
 8008de8:	4601      	mov	r1, r0
 8008dea:	4620      	mov	r0, r4
 8008dec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008df0:	f000 b818 	b.w	8008e24 <_kill_r>
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d00a      	beq.n	8008e0e <_raise_r+0x4c>
 8008df8:	1c59      	adds	r1, r3, #1
 8008dfa:	d103      	bne.n	8008e04 <_raise_r+0x42>
 8008dfc:	2316      	movs	r3, #22
 8008dfe:	6003      	str	r3, [r0, #0]
 8008e00:	2001      	movs	r0, #1
 8008e02:	e7e7      	b.n	8008dd4 <_raise_r+0x12>
 8008e04:	2400      	movs	r4, #0
 8008e06:	4628      	mov	r0, r5
 8008e08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e0c:	4798      	blx	r3
 8008e0e:	2000      	movs	r0, #0
 8008e10:	e7e0      	b.n	8008dd4 <_raise_r+0x12>
	...

08008e14 <raise>:
 8008e14:	4b02      	ldr	r3, [pc, #8]	; (8008e20 <raise+0xc>)
 8008e16:	4601      	mov	r1, r0
 8008e18:	6818      	ldr	r0, [r3, #0]
 8008e1a:	f7ff bfd2 	b.w	8008dc2 <_raise_r>
 8008e1e:	bf00      	nop
 8008e20:	20000014 	.word	0x20000014

08008e24 <_kill_r>:
 8008e24:	b538      	push	{r3, r4, r5, lr}
 8008e26:	2300      	movs	r3, #0
 8008e28:	4d06      	ldr	r5, [pc, #24]	; (8008e44 <_kill_r+0x20>)
 8008e2a:	4604      	mov	r4, r0
 8008e2c:	4608      	mov	r0, r1
 8008e2e:	4611      	mov	r1, r2
 8008e30:	602b      	str	r3, [r5, #0]
 8008e32:	f7f8 feaf 	bl	8001b94 <_kill>
 8008e36:	1c43      	adds	r3, r0, #1
 8008e38:	d102      	bne.n	8008e40 <_kill_r+0x1c>
 8008e3a:	682b      	ldr	r3, [r5, #0]
 8008e3c:	b103      	cbz	r3, 8008e40 <_kill_r+0x1c>
 8008e3e:	6023      	str	r3, [r4, #0]
 8008e40:	bd38      	pop	{r3, r4, r5, pc}
 8008e42:	bf00      	nop
 8008e44:	20000648 	.word	0x20000648

08008e48 <_getpid_r>:
 8008e48:	f7f8 bea2 	b.w	8001b90 <_getpid>

08008e4c <__sread>:
 8008e4c:	b510      	push	{r4, lr}
 8008e4e:	460c      	mov	r4, r1
 8008e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e54:	f000 f89c 	bl	8008f90 <_read_r>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	bfab      	itete	ge
 8008e5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e5e:	89a3      	ldrhlt	r3, [r4, #12]
 8008e60:	181b      	addge	r3, r3, r0
 8008e62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e66:	bfac      	ite	ge
 8008e68:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e6a:	81a3      	strhlt	r3, [r4, #12]
 8008e6c:	bd10      	pop	{r4, pc}

08008e6e <__swrite>:
 8008e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e72:	461f      	mov	r7, r3
 8008e74:	898b      	ldrh	r3, [r1, #12]
 8008e76:	4605      	mov	r5, r0
 8008e78:	05db      	lsls	r3, r3, #23
 8008e7a:	460c      	mov	r4, r1
 8008e7c:	4616      	mov	r6, r2
 8008e7e:	d505      	bpl.n	8008e8c <__swrite+0x1e>
 8008e80:	2302      	movs	r3, #2
 8008e82:	2200      	movs	r2, #0
 8008e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e88:	f000 f868 	bl	8008f5c <_lseek_r>
 8008e8c:	89a3      	ldrh	r3, [r4, #12]
 8008e8e:	4632      	mov	r2, r6
 8008e90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e94:	81a3      	strh	r3, [r4, #12]
 8008e96:	4628      	mov	r0, r5
 8008e98:	463b      	mov	r3, r7
 8008e9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ea2:	f000 b817 	b.w	8008ed4 <_write_r>

08008ea6 <__sseek>:
 8008ea6:	b510      	push	{r4, lr}
 8008ea8:	460c      	mov	r4, r1
 8008eaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eae:	f000 f855 	bl	8008f5c <_lseek_r>
 8008eb2:	1c43      	adds	r3, r0, #1
 8008eb4:	89a3      	ldrh	r3, [r4, #12]
 8008eb6:	bf15      	itete	ne
 8008eb8:	6560      	strne	r0, [r4, #84]	; 0x54
 8008eba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008ebe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ec2:	81a3      	strheq	r3, [r4, #12]
 8008ec4:	bf18      	it	ne
 8008ec6:	81a3      	strhne	r3, [r4, #12]
 8008ec8:	bd10      	pop	{r4, pc}

08008eca <__sclose>:
 8008eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ece:	f000 b813 	b.w	8008ef8 <_close_r>
	...

08008ed4 <_write_r>:
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	4604      	mov	r4, r0
 8008ed8:	4608      	mov	r0, r1
 8008eda:	4611      	mov	r1, r2
 8008edc:	2200      	movs	r2, #0
 8008ede:	4d05      	ldr	r5, [pc, #20]	; (8008ef4 <_write_r+0x20>)
 8008ee0:	602a      	str	r2, [r5, #0]
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	f7f8 fe72 	bl	8001bcc <_write>
 8008ee8:	1c43      	adds	r3, r0, #1
 8008eea:	d102      	bne.n	8008ef2 <_write_r+0x1e>
 8008eec:	682b      	ldr	r3, [r5, #0]
 8008eee:	b103      	cbz	r3, 8008ef2 <_write_r+0x1e>
 8008ef0:	6023      	str	r3, [r4, #0]
 8008ef2:	bd38      	pop	{r3, r4, r5, pc}
 8008ef4:	20000648 	.word	0x20000648

08008ef8 <_close_r>:
 8008ef8:	b538      	push	{r3, r4, r5, lr}
 8008efa:	2300      	movs	r3, #0
 8008efc:	4d05      	ldr	r5, [pc, #20]	; (8008f14 <_close_r+0x1c>)
 8008efe:	4604      	mov	r4, r0
 8008f00:	4608      	mov	r0, r1
 8008f02:	602b      	str	r3, [r5, #0]
 8008f04:	f7f8 fe70 	bl	8001be8 <_close>
 8008f08:	1c43      	adds	r3, r0, #1
 8008f0a:	d102      	bne.n	8008f12 <_close_r+0x1a>
 8008f0c:	682b      	ldr	r3, [r5, #0]
 8008f0e:	b103      	cbz	r3, 8008f12 <_close_r+0x1a>
 8008f10:	6023      	str	r3, [r4, #0]
 8008f12:	bd38      	pop	{r3, r4, r5, pc}
 8008f14:	20000648 	.word	0x20000648

08008f18 <_fstat_r>:
 8008f18:	b538      	push	{r3, r4, r5, lr}
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	4d06      	ldr	r5, [pc, #24]	; (8008f38 <_fstat_r+0x20>)
 8008f1e:	4604      	mov	r4, r0
 8008f20:	4608      	mov	r0, r1
 8008f22:	4611      	mov	r1, r2
 8008f24:	602b      	str	r3, [r5, #0]
 8008f26:	f7f8 fe62 	bl	8001bee <_fstat>
 8008f2a:	1c43      	adds	r3, r0, #1
 8008f2c:	d102      	bne.n	8008f34 <_fstat_r+0x1c>
 8008f2e:	682b      	ldr	r3, [r5, #0]
 8008f30:	b103      	cbz	r3, 8008f34 <_fstat_r+0x1c>
 8008f32:	6023      	str	r3, [r4, #0]
 8008f34:	bd38      	pop	{r3, r4, r5, pc}
 8008f36:	bf00      	nop
 8008f38:	20000648 	.word	0x20000648

08008f3c <_isatty_r>:
 8008f3c:	b538      	push	{r3, r4, r5, lr}
 8008f3e:	2300      	movs	r3, #0
 8008f40:	4d05      	ldr	r5, [pc, #20]	; (8008f58 <_isatty_r+0x1c>)
 8008f42:	4604      	mov	r4, r0
 8008f44:	4608      	mov	r0, r1
 8008f46:	602b      	str	r3, [r5, #0]
 8008f48:	f7f8 fe56 	bl	8001bf8 <_isatty>
 8008f4c:	1c43      	adds	r3, r0, #1
 8008f4e:	d102      	bne.n	8008f56 <_isatty_r+0x1a>
 8008f50:	682b      	ldr	r3, [r5, #0]
 8008f52:	b103      	cbz	r3, 8008f56 <_isatty_r+0x1a>
 8008f54:	6023      	str	r3, [r4, #0]
 8008f56:	bd38      	pop	{r3, r4, r5, pc}
 8008f58:	20000648 	.word	0x20000648

08008f5c <_lseek_r>:
 8008f5c:	b538      	push	{r3, r4, r5, lr}
 8008f5e:	4604      	mov	r4, r0
 8008f60:	4608      	mov	r0, r1
 8008f62:	4611      	mov	r1, r2
 8008f64:	2200      	movs	r2, #0
 8008f66:	4d05      	ldr	r5, [pc, #20]	; (8008f7c <_lseek_r+0x20>)
 8008f68:	602a      	str	r2, [r5, #0]
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	f7f8 fe46 	bl	8001bfc <_lseek>
 8008f70:	1c43      	adds	r3, r0, #1
 8008f72:	d102      	bne.n	8008f7a <_lseek_r+0x1e>
 8008f74:	682b      	ldr	r3, [r5, #0]
 8008f76:	b103      	cbz	r3, 8008f7a <_lseek_r+0x1e>
 8008f78:	6023      	str	r3, [r4, #0]
 8008f7a:	bd38      	pop	{r3, r4, r5, pc}
 8008f7c:	20000648 	.word	0x20000648

08008f80 <_malloc_usable_size_r>:
 8008f80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f84:	1f18      	subs	r0, r3, #4
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	bfbc      	itt	lt
 8008f8a:	580b      	ldrlt	r3, [r1, r0]
 8008f8c:	18c0      	addlt	r0, r0, r3
 8008f8e:	4770      	bx	lr

08008f90 <_read_r>:
 8008f90:	b538      	push	{r3, r4, r5, lr}
 8008f92:	4604      	mov	r4, r0
 8008f94:	4608      	mov	r0, r1
 8008f96:	4611      	mov	r1, r2
 8008f98:	2200      	movs	r2, #0
 8008f9a:	4d05      	ldr	r5, [pc, #20]	; (8008fb0 <_read_r+0x20>)
 8008f9c:	602a      	str	r2, [r5, #0]
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	f7f8 fe06 	bl	8001bb0 <_read>
 8008fa4:	1c43      	adds	r3, r0, #1
 8008fa6:	d102      	bne.n	8008fae <_read_r+0x1e>
 8008fa8:	682b      	ldr	r3, [r5, #0]
 8008faa:	b103      	cbz	r3, 8008fae <_read_r+0x1e>
 8008fac:	6023      	str	r3, [r4, #0]
 8008fae:	bd38      	pop	{r3, r4, r5, pc}
 8008fb0:	20000648 	.word	0x20000648

08008fb4 <_init>:
 8008fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fb6:	bf00      	nop
 8008fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fba:	bc08      	pop	{r3}
 8008fbc:	469e      	mov	lr, r3
 8008fbe:	4770      	bx	lr

08008fc0 <_fini>:
 8008fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fc2:	bf00      	nop
 8008fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fc6:	bc08      	pop	{r3}
 8008fc8:	469e      	mov	lr, r3
 8008fca:	4770      	bx	lr
