Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/new/multiplier_toplevel.sv" Line 22. Module multiplier_toplevel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/Control.sv" Line 3. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/Reg_8.sv" Line 1. Module reg_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/Reg_8.sv" Line 1. Module reg_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/new/reg_x.sv" Line 3. Module reg_x doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 22. Module ripple_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 1. Module HexDriver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/negedge_detector.sv" Line 1. Module negedge_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/new/multiplier_toplevel.sv" Line 22. Module multiplier_toplevel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/Control.sv" Line 3. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/Reg_8.sv" Line 1. Module reg_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/Reg_8.sv" Line 1. Module reg_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/new/reg_x.sv" Line 3. Module reg_x doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 22. Module ripple_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 1. Module HexDriver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/negedge_detector.sv" Line 1. Module negedge_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_sv_2753576446
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.reg_8
Compiling module xil_defaultlib.reg_x
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ADDER4
Compiling module xil_defaultlib.ripple_adder
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.HexDriver_default
Compiling module xil_defaultlib.negedge_detector
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.multiplier_toplevel_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
