[
  {
    "author": [
      {
        "family": "Kilby",
        "given": "J.S."
      },
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1976-07",
      "1995"
    ],
    "genre": [
      "References 1."
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "pages": [
      "648–654,",
      "2"
    ],
    "publisher": [
      "Prentice Hall, Inc"
    ],
    "title": [
      "Invention of the Integrated Circuit",
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "article-journal",
    "volume": [
      "ED-23"
    ]
  },
  {
    "author": [
      {
        "family": "Gaddis",
        "given": "N."
      },
      {
        "family": "Lotz",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "pages": [
      "1697–1702,"
    ],
    "title": [
      "A 64-b Quad-Issue CMOS RISC Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "SC-31"
    ]
  },
  {
    "author": [
      {
        "family": "Gronowski",
        "given": "P.E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "pages": [
      "1687–1696,"
    ],
    "title": [
      "A 433-MHz 64-bit Quad-Issue RISC Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "SC-31"
    ]
  },
  {
    "author": [
      {
        "family": "Vasseghi",
        "given": "N."
      },
      {
        "family": "Yeager",
        "given": "K."
      },
      {
        "family": "Sarto",
        "given": "E."
      },
      {
        "family": "Seddighnezhad",
        "given": "M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "pages": [
      "1675–1686,"
    ],
    "title": [
      "200-Mhz Superscalar RISC Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "SC-31"
    ]
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H.B."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "Circuits, Interconnections, and Packaging for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bothra",
        "given": "S."
      },
      {
        "family": "Rogers",
        "given": "B."
      },
      {
        "family": "Kellam",
        "given": "M."
      },
      {
        "family": "Osburn",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1993-03"
    ],
    "pages": [
      "591–597,"
    ],
    "title": [
      "Analysis of the Effects of Scaling on Interconnect Delay in ULSI Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "ED-40"
    ]
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.W."
      },
      {
        "family": "Eshraghian",
        "given": "K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1992"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "Principles of CMOS VLSI Design: A Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mead",
        "given": "C."
      },
      {
        "family": "Conway",
        "given": "L."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "Introduction to VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Anceau",
        "given": "F."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1982-02"
    ],
    "pages": [
      "51–56,"
    ],
    "title": [
      "ASynchronous Approach for Clocking VLSI Systems"
    ],
    "type": "article-journal",
    "volume": [
      "SC-17"
    ]
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Afghani"
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "1990-02"
    ],
    "pages": [
      "225–233,"
    ],
    "title": [
      "A Unified Clocking Scheme for VLSI Systems"
    ],
    "type": "article-journal",
    "volume": [
      "SC-25"
    ]
  },
  {
    "author": [
      {
        "family": "Unger",
        "given": "S.H."
      },
      {
        "family": "Tan",
        "given": "C.-J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986-10"
    ],
    "issue": [
      "-35"
    ],
    "pages": [
      "880–895,"
    ],
    "title": [
      "Clocking Schemes for High-Speed Digital Systems"
    ],
    "type": "article-journal",
    "volume": [
      "C"
    ]
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Clock Distribution Networks in VLSI Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bowhill",
        "given": "W.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Digital Technial Journal"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "100–118,"
    ],
    "title": [
      "Circuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 15. Neves, J. L. and Friedman, E. G."
      }
    ],
    "citation-number": [
      "1-30"
    ],
    "container-title": [
      "Proceedings of the 36th IEEE Midwest Symposium on Circuits and Systems"
    ],
    "date": [
      "1993-08"
    ],
    "pages": [
      "468–11,"
    ],
    "title": [
      "Topological Design of Clock Distribution Networks Based on Non-Zero Clock Skew Specification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xi",
        "given": "J.G."
      },
      {
        "family": "Dai",
        "given": "W.W.-M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 33rd ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "383–388,"
    ],
    "title": [
      "Useful-Skew Clock Routing With Gate Sizing for Low Power Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neves",
        "given": "J.L."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "286–291,"
    ],
    "title": [
      "Design Methodology for Synthesizing Clock Distribution Networks Exploiting Non-Zero Localized Clock Skew"
    ],
    "type": "article-journal",
    "volume": [
      "VLSI-4"
    ]
  },
  {
    "author": [
      {
        "family": "Jackson",
        "given": "M.A.B."
      },
      {
        "family": "Srinivasan",
        "given": "A."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the 27th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "573–579,"
    ],
    "title": [
      "Clock Routing for High-Performance ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsay",
        "given": "R.-S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1993-02"
    ],
    "pages": [
      "242–249,"
    ],
    "title": [
      "An Exact Zero-Skew Clock Routing Algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-12"
    ]
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "N.-C."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1995-03"
    ],
    "pages": [
      "141–146,"
    ],
    "title": [
      "On General Zero-Skew Clock New Construction"
    ],
    "type": "article-journal",
    "volume": [
      "VLSI-3"
    ]
  },
  {
    "author": [
      {
        "family": "Ito",
        "given": "N."
      },
      {
        "family": "Sugiyama",
        "given": "H."
      },
      {
        "family": "Konno",
        "given": "T."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Fujitsu Scientific and Technical Jornal"
    ],
    "date": [
      "1995-12"
    ],
    "pages": [
      "180–187,"
    ],
    "title": [
      "ChipPRISM: Clock Routing and Timing Analysis for High-Performance CMOS VLSI Chips"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Saxe",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Journal of Algorithms"
    ],
    "date": [
      "1988-03"
    ],
    "pages": [
      "114–128,"
    ],
    "title": [
      "A Mixed-Integer Linear Programming Problem Which Is Efficiently Solvable"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T.H."
      },
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Rivest",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1989"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "West",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Introduction to Graph Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1990-07"
    ],
    "pages": [
      "945–951,"
    ],
    "title": [
      "Clock Skew Optimization"
    ],
    "type": "article-journal",
    "volume": [
      "C-39"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "T.-C."
      },
      {
        "family": "Kong",
        "given": "J."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1997-03"
    ],
    "pages": [
      "52–58,"
    ],
    "title": [
      "The New Line in IC Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the IEEE Asia-Pacific Conference on Circuits and Systems"
    ],
    "date": [
      "1992-12"
    ],
    "pages": [
      "12–17,"
    ],
    "title": [
      "The Application of Localized Clock Distribution Design to Improving the Performance of Retimed Sequential Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kourtev",
        "given": "I.S."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "1812–1815,"
    ],
    "title": [
      "Simultaneous Clock Scheduling and Buffered Clock Tree Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neves",
        "given": "J.L."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the 33rd ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "623–628,"
    ],
    "title": [
      "Optimal Clock Skew Scheduling Tolerant to Process Variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Glasser",
        "given": "L.A."
      },
      {
        "family": "Dobberpuhl",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "The Design and Analysis of VLSI Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Uyemura",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Circuit Design for CMOS VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "S.M."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "The McGraw-Hill Companies, Inc"
    ],
    "title": [
      "CMOS Digital Integrated Circuits: Analysis and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "4th"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Microelectronic Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kohavi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "34."
    ],
    "date": [
      "1978"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill Book Company"
    ],
    "title": [
      "Switching and Finite Automata Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mano",
        "given": "M.M."
      },
      {
        "family": "Kime",
        "given": "C.R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Prentice-Hall, Inc"
    ],
    "title": [
      "Logic and Computer Design Fundamentals"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Modern VLSI Design: A Systems Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kacprzak",
        "given": "T."
      },
      {
        "family": "Albicki",
        "given": "A."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1987-02"
    ],
    "pages": [
      "57–64,"
    ],
    "title": [
      "Analysis of Metastable Operation in RS CMOS Flip-Flops"
    ],
    "type": "article-journal",
    "volume": [
      "SC-22"
    ]
  },
  {
    "author": [
      {
        "family": "Jackson",
        "given": "T.A."
      },
      {
        "family": "Albicki",
        "given": "A."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems — I: Fundamental Theory and Applications"
    ],
    "date": [
      "1989-11"
    ],
    "pages": [
      "1392–1404,"
    ],
    "title": [
      "Analysis of Metastable Operation in D Latches"
    ],
    "type": "article-journal",
    "volume": [
      "CAS I-36"
    ]
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems — I: Fundamental Theory and Applications"
    ],
    "date": [
      "1993-12"
    ],
    "pages": [
      "902–908,"
    ],
    "title": [
      "Latching Characteristics of a CMOS Bistable Register"
    ],
    "type": "article-journal",
    "volume": [
      "CAS I-40"
    ]
  },
  {
    "author": [
      {
        "family": "Unger",
        "given": "S.H."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1981-06"
    ],
    "pages": [
      "41–451,"
    ],
    "title": [
      "System Timing 1-31 40",
      "Double-Edge-Triggered Flip-Flops"
    ],
    "type": "article-journal",
    "volume": [
      "C-30"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "S.-L."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "1990-08"
    ],
    "pages": [
      "1008–1010,"
    ],
    "title": [
      "A Novel CMOS Implementation of Double-Edge-Triggered D-Flip-Flops"
    ],
    "type": "article-journal",
    "volume": [
      "SC-25"
    ]
  },
  {
    "author": [
      {
        "family": "Afghani",
        "given": "M."
      },
      {
        "family": "Yuan",
        "given": "J."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "1991-08"
    ],
    "pages": [
      "1168–1170,"
    ],
    "title": [
      "Double-Edge-Triggered D-Flip-Flops for High-Speed CMOS Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "SC-26"
    ]
  },
  {
    "author": [
      {
        "family": "Hossain",
        "given": "R."
      },
      {
        "family": "Wronski",
        "given": "L."
      },
      {
        "family": "Albicki",
        "given": "A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of the 1996 IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1491–1494,"
    ],
    "title": [
      "Double Edge Triggered Devices: Speed and Power Constraints"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Blair",
        "given": "G.M."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "1997-05"
    ],
    "pages": [
      "845–81,"
    ],
    "title": [
      "Low-Power Double-Edge Triggered Flip-Flop"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "I."
      },
      {
        "family": "Ludwig",
        "given": "J.A."
      },
      {
        "family": "Eng",
        "given": "K."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proceedings of the 29th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "393–398,"
    ],
    "title": [
      "Analyzing Cycle Stealing on Synchronous Circuits with Level-Sensitive Latches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.fuw"
      },
      {
        "family": "Tang",
        "given": "D.T."
      },
      {
        "family": "Wong",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1996-05"
    ],
    "pages": [
      "535–543,"
    ],
    "title": [
      "A Timing Analysis Algorithm for Circuits with Level-Sensitive Latches"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-15"
    ]
  },
  {
    "author": [
      {
        "family": "Szymanski",
        "given": "T.G."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of the 29th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "399–404,"
    ],
    "title": [
      "Computing Optimal Clock Schedules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dagenais",
        "given": "M.R."
      },
      {
        "family": "Rumin",
        "given": "N.C."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1989-03"
    ],
    "pages": [
      "268–278,"
    ],
    "title": [
      "On the Calculation of Optimal Clocking Parameters in Synchronous Circuits with Level-Sensitive Latches"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-8"
    ]
  },
  {
    "author": [
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Mudge",
        "given": "T.N."
      },
      {
        "family": "Olukotun",
        "given": "O.A."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1990-11"
    ],
    "pages": [
      "552–555,"
    ],
    "title": [
      "checkTc and minTc: Timing Verification and Optimal Clocking of Synchronous Digital Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Mudge",
        "given": "T.N."
      },
      {
        "family": "Olukotun",
        "given": "O.A."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1992-03"
    ],
    "pages": [
      "322–333,"
    ],
    "title": [
      "Analysis and Design of Latch-Controlled Synchronous Digital Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-11"
    ]
  },
  {
    "author": [
      {
        "family": "Kourtev",
        "given": "I.S."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of the 1997 ACM/IEEE International Workshop on Timing Issues in the Specification and Design of Digital Systems"
    ],
    "date": [
      "1997-12"
    ],
    "pages": [
      "158–163,"
    ],
    "title": [
      "Topological Synthesis of Clock Trees with Non-Zero Clock Skew"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kourtev",
        "given": "I.S."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the IEEE Workshop on Signal Processing Systems"
    ],
    "date": [
      "1997-11"
    ],
    "pages": [
      "151–162,"
    ],
    "title": [
      "Topological Synthesis of Clock Trees for VLSI-Based DSP Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kourtev",
        "given": "I.S."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Encyclopedia of Electrical and Electronics Engineering"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "378–392,"
    ],
    "publisher": [
      "Wiley Publishing Company"
    ],
    "title": [
      "Integrated Circuit Signal Delay"
    ],
    "type": "chapter",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Neves",
        "given": "J.L."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of the IEEE ASIC Conference"
    ],
    "date": [
      "1994-09"
    ],
    "pages": [
      "126–129,"
    ],
    "title": [
      "Synthesizing Distributed Clock Trees for High Performance ASICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neves",
        "given": "J.L."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"
    ],
    "date": [
      "1995-11"
    ],
    "pages": [
      "131–141,"
    ],
    "title": [
      "Buffered Clock Tree Synthesis with Optimal Clock Skew Scheduling for Reduced Sensitivity to Process Parameter Variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deokar",
        "given": "R.R."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of the 32nd ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1995-06"
    ],
    "pages": [
      "310–315,"
    ],
    "title": [
      "A Fresh Look at Retiming via Clock Skew Optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karls",
        "given": "J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Integrated Circuit Engineering Corporation"
    ],
    "title": [
      "Status 1999: A Report on the Integrated Circuit Industry"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gulak",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE International Symposium on Multi-valued Logic"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A Review of Multiple-Valued Memory Technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rich",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. on Comput"
    ],
    "date": [
      "1986-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "99–106,"
    ],
    "title": [
      "A Survey of Multi Valued Memories"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Prince",
        "given": "B."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1991"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons Ltd"
    ],
    "title": [
      "Semiconductor Memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Takahashi",
        "given": "H."
      },
      {
        "family": "Muramatsu",
        "given": "S."
      },
      {
        "family": "Itoigawa",
        "given": "M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Symposium on VLSI Circuits"
    ],
    "title": [
      "A New Contact Programming ROM Architecture for Digital Signal Processor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Low-Power Digital VLSI Design Circuit and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1992-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1519–1524,"
    ],
    "title": [
      "A 1-V TFT-Load SRAM Using a Two-Step Word-Voltage Method"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C.-W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "533–537,"
    ],
    "title": [
      "A Fast 32KX8 CMOS Static RAM with Address Transition Detection"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Miyaji",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1213–1217,"
    ],
    "title": [
      "A 25-ns 4-Mbit CMOS SRAM with Dynamic Bit-Line Loads"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Matsumiya",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1992-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1497–1502,"
    ],
    "title": [
      "A 15-ns 16-Mb CMOS SRAM with Interdigitated Bit-Line Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "H."
      },
      {
        "family": "Nagano",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1996-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "552–557,"
    ],
    "title": [
      "Driving Source-Line Cell Architecture for Sub-1V High-Speed Low-Power Applications"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Morimura",
        "given": "H."
      },
      {
        "family": "Shibata",
        "given": "N."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1998-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1220–1227,"
    ],
    "title": [
      "A Step-Down Boosted-Wordline Scheme for 1-V Battery-Operated Fast SRAM’s"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Yoshimito",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1983-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "479–485,"
    ],
    "title": [
      "A Divided Word-Line Structure in the Static RAM and Its Application to a 64 K Full CMOS RAM"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Hirose",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1068–1074,"
    ],
    "title": [
      "A 20-ns 4-Mb CMOS SRAM with Hierarchical Word Decoding Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Sasaki",
        "given": "K."
      },
      {
        "family": "Nakagome",
        "given": "Y."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1995-04"
    ],
    "pages": [
      "524–543,"
    ],
    "title": [
      "Trends in Low-Power RAM Circuit Technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nambu",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1650–1657,"
    ],
    "title": [
      "A 1.8-ns Access, 550-MHz, 4.5-Mb CMOS SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Cararella",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "428–432,"
    ],
    "title": [
      "A Low Voltage SRAM for Embedded Applications"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Prince",
        "given": "B."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1991"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Semiconductor Memories: A Handbook of Design, Manufacture, and Application"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Minato",
        "given": "O."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "1984-02"
    ],
    "pages": [
      "222–223,"
    ],
    "title": [
      "A 20-ns 64 K CMOS RAM"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sasaki",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1219–1224,"
    ],
    "title": [
      "A 9-ns 1-Mbit CMOS SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Seki",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1993-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "478–482,"
    ],
    "title": [
      "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Kushiyama",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1995-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "3–17 17",
      "1286–1290,"
    ],
    "title": [
      "An Experimental 295 MHz CMOS 4K X 256 SRAM Using Bidirectional Read/Write Shared Sense Amps and Self-Timed Pulse Word-Line Drivers"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Izumikawa",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "52–60,"
    ],
    "title": [
      "A 0.25-mm CMOS 0.9-V 100M-Hz DSP Core"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Borel",
        "given": "J."
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      }
    ],
    "container-title": [
      "1997 International Solid State Circuits Conference, Digest of Technical Papers",
      "Proceedings of the 34th Design Automation Conference"
    ],
    "date": [
      "1997-02",
      "1997-06"
    ],
    "genre": [
      "References 1."
    ],
    "pages": [
      "18–21,",
      "2",
      "307–312,"
    ],
    "title": [
      "Technologies for Multimedia Systems on a Chip",
      "Education for the Deep Submicron Age: Business as Usual?"
    ],
    "type": "paper-conference",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Iizuka",
        "given": "T."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of 1990 Symposium on VLSI Circuits"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "Embedded Memory: A Key to High Performance System VLSIs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Chow",
        "given": "P."
      },
      {
        "family": "Gulak",
        "given": "P."
      },
      {
        "family": "Acken",
        "given": "J."
      },
      {
        "family": "Agrawal",
        "given": "A."
      },
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "McFarling",
        "given": "S."
      },
      {
        "family": "Przybylski",
        "given": "S."
      },
      {
        "family": "Richardson",
        "given": "S."
      },
      {
        "family": "Salz",
        "given": "A."
      },
      {
        "family": "Simoni",
        "given": "R."
      },
      {
        "family": "Stark",
        "given": "D."
      },
      {
        "family": "Steenkiste",
        "given": "P."
      },
      {
        "family": "Tjiang",
        "given": "S."
      },
      {
        "family": "Wing",
        "given": "M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1987-02"
    ],
    "genre": [
      "ISSCC Dig. of Tech. Papers,"
    ],
    "pages": [
      "30–31,"
    ],
    "title": [
      "A 32b Microprocessor with On-Chip 2K-Byte Instruction Cache"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wehn",
        "given": "N."
      },
      {
        "family": "Hein",
        "given": "S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "704–708,"
    ],
    "title": [
      "Embedded DRAM Architectural Trade-offs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Przybylski",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Report,"
    ],
    "title": [
      "New DRAM Technologies: A Comprehensive Analysis of the New Architectures"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Memory",
        "given": "Embedded"
      },
      {
        "family": "Wada",
        "given": "Y."
      },
      {
        "family": "Maruyama",
        "given": "T."
      },
      {
        "family": "Chida",
        "given": "M."
      },
      {
        "family": "Takeda",
        "given": "S."
      },
      {
        "family": "Shinada",
        "given": "K."
      },
      {
        "family": "Sekiguchi",
        "given": "K."
      },
      {
        "family": "Suzuki",
        "given": "Y."
      },
      {
        "family": "Kanzaki",
        "given": "K."
      },
      {
        "family": "Wada",
        "given": "M."
      },
      {
        "family": "Yoshikawa",
        "given": "M."
      }
    ],
    "date": [
      "1989-05"
    ],
    "location": [
      "Kyoto, Dig"
    ],
    "pages": [
      "4–19 7",
      "41–42,"
    ],
    "publisher": [
      "Symp. on VLSI Circ",
      "of Tech. Papers"
    ],
    "title": [
      "A 1.7-Volt Operating CMOS 64 KBit E2PROM"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Matsukawa",
        "given": "M."
      },
      {
        "family": "Morita",
        "given": "S."
      },
      {
        "family": "Shinada",
        "given": "K."
      },
      {
        "family": "Miyamoto",
        "given": "J."
      },
      {
        "family": "Tsujimoto",
        "given": "J."
      },
      {
        "family": "Iizuka",
        "given": "T."
      },
      {
        "family": "Nozawa",
        "given": "H."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Dig"
    ],
    "pages": [
      "100–101,"
    ],
    "publisher": [
      "Symp. on VLSI Technology",
      "of Tech. Papers"
    ],
    "title": [
      "A High Density Single Poly Si Structure EEPROM with LB (Lowered Barrier Height) Oxide for VLSI’s"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sawada",
        "given": "K."
      },
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Nogami",
        "given": "K."
      },
      {
        "family": "Iizuka",
        "given": "T."
      },
      {
        "family": "Uchino",
        "given": "Y."
      },
      {
        "family": "Tanaka",
        "given": "Y."
      },
      {
        "family": "Kobayashi",
        "given": "T."
      },
      {
        "family": "Kawagai",
        "given": "K."
      },
      {
        "family": "Ban",
        "given": "E."
      },
      {
        "family": "Shiotari",
        "given": "Y."
      },
      {
        "family": "Itabashi",
        "given": "Y."
      },
      {
        "family": "Kohyama",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE CICC, Proc"
    ],
    "date": [
      "1988-05-20"
    ],
    "title": [
      "A 72K CMOS Channelless Gate Array with Embedded 1Mbit Dynamic RAM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Archer",
        "given": "D."
      },
      {
        "family": "Deverell",
        "given": "D."
      },
      {
        "family": "Fox",
        "given": "F."
      },
      {
        "family": "Gronowski",
        "given": "P."
      },
      {
        "family": "Jain",
        "given": "A."
      },
      {
        "family": "Leary",
        "given": "M."
      },
      {
        "family": "Olesin",
        "given": "A."
      },
      {
        "family": "Persels",
        "given": "S."
      },
      {
        "family": "Rubinfeld",
        "given": "P."
      },
      {
        "family": "Schmacher",
        "given": "D."
      },
      {
        "family": "Supnik",
        "given": "B."
      },
      {
        "family": "Thrush",
        "given": "T."
      },
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "32b CMOS Microprocessor with On-Chip Instruction and Data Caching and Memory Management. ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1987-02"
    ],
    "pages": [
      "32–33"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Beyers",
        "given": "J.W."
      },
      {
        "family": "Dohse",
        "given": "L.J."
      },
      {
        "family": "Fucetola",
        "given": "J.P."
      },
      {
        "family": "Kochis",
        "given": "R.L."
      },
      {
        "family": "Lob",
        "given": "C.G."
      },
      {
        "family": "Taylor",
        "given": "G.L."
      },
      {
        "family": "Zeller",
        "given": "E.R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1981-02"
    ],
    "pages": [
      "104–105,"
    ],
    "title": [
      "A 32b VLSI CPU Chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ishimoto",
        "given": "S."
      },
      {
        "family": "Nagami",
        "given": "A."
      },
      {
        "family": "Watanabe",
        "given": "H."
      },
      {
        "family": "Kiyono",
        "given": "J."
      },
      {
        "family": "Hirakawa",
        "given": "N."
      },
      {
        "family": "Okuyama",
        "given": "Y."
      },
      {
        "family": "Hosokawa",
        "given": "F."
      },
      {
        "family": "Tokushige",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1985-02"
    ],
    "pages": [
      "38–39,"
    ],
    "title": [
      "256K Dual Port Memory"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Nogami",
        "given": "K."
      },
      {
        "family": "Sawada",
        "given": "K."
      },
      {
        "family": "Shirotori",
        "given": "T."
      },
      {
        "family": "Takayanagi",
        "given": "T."
      },
      {
        "family": "Iizuka",
        "given": "T."
      },
      {
        "family": "Maeda",
        "given": "T."
      },
      {
        "family": "Matsunaga",
        "given": "J."
      },
      {
        "family": "Fuji",
        "given": "H."
      },
      {
        "family": "Maeguchi",
        "given": "K."
      },
      {
        "family": "Kobayashi",
        "given": "K."
      },
      {
        "family": "Ando",
        "given": "T."
      },
      {
        "family": "Hayakashi",
        "given": "Y."
      },
      {
        "family": "Sato",
        "given": "K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Symp. on VLSI Circuits"
    ],
    "date": [
      "1988",
      "1988-08"
    ],
    "pages": [
      "45–46,"
    ],
    "title": [
      "A Circuit Design of 32Kbyte Integrated Cache Memory"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Otomo",
        "given": "G."
      },
      {
        "family": "Hara",
        "given": "H."
      },
      {
        "family": "Oto",
        "given": "T."
      },
      {
        "family": "Seta",
        "given": "K."
      },
      {
        "family": "Kitagaki",
        "given": "K."
      },
      {
        "family": "Ishiwata",
        "given": "S."
      },
      {
        "family": "Michinaka",
        "given": "S."
      },
      {
        "family": "Shimazawa",
        "given": "T."
      },
      {
        "family": "Matsui",
        "given": "M."
      },
      {
        "family": "Demura",
        "given": "T."
      },
      {
        "family": "Koyama",
        "given": "M."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Sano",
        "given": "F."
      },
      {
        "family": "Chiba",
        "given": "A."
      },
      {
        "family": "Matsuda",
        "given": "K."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of IEEE 1995 Custom Integrated Circuits Conference"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "139–142,"
    ],
    "title": [
      "Special Memory and Embedded Memory Macros in MPEG Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Takayanagi",
        "given": "T."
      },
      {
        "family": "Sawada",
        "given": "K."
      },
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Parameswar",
        "given": "Y."
      },
      {
        "family": "Tanaka",
        "given": "S."
      },
      {
        "family": "Ikumi",
        "given": "N."
      },
      {
        "family": "Nagamatsu",
        "given": "M."
      },
      {
        "family": "Kondo",
        "given": "Y."
      },
      {
        "family": "Minagawa",
        "given": "K."
      },
      {
        "family": "Brennan",
        "given": "J."
      },
      {
        "family": "Hsu",
        "given": "P."
      },
      {
        "family": "Rodman",
        "given": "P."
      },
      {
        "family": "Bratt",
        "given": "J."
      },
      {
        "family": "Scanlon",
        "given": "J."
      },
      {
        "family": "Tang",
        "given": "M."
      },
      {
        "family": "Joshi",
        "given": "C."
      },
      {
        "family": "Nofal",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of IEEE 1994 Custom Integrated Circuits Conference"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "585–590,"
    ],
    "title": [
      "Embedded Memory Design for a Four Issue Superscaler RISC Microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "1997 International Solid State Circuits Conference, Digest of Technical Papers"
    ],
    "date": [
      "1997-02"
    ],
    "pages": [
      "224–225,"
    ],
    "title": [
      "Intelligent RAM (IRAM): Chips that Remember and Compute"
    ],
    "type": "paper-conference",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Hot Chips V Symposium Record"
    ],
    "date": [
      "1993-08"
    ],
    "pages": [
      "8 3 1–8 3 9,"
    ],
    "title": [
      "Silicon Graphics TFP Micro-Supercomputer Chip Set"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ikumi",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "300 MFLOPS Four-Issue CMOS Superscaler Microprocessor. ISSCC 94 Digest of Technical Papers, Feb"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "A 300 MIPS"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Unekawa",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "1993 Symposium on VLSI Circuits Digest of Technical Papers"
    ],
    "date": [
      "1993-05"
    ],
    "pages": [
      "15–16,"
    ],
    "title": [
      "A 110 MHz/1Mbit Synchronous TagRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Takayanagi",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of CICC’91"
    ],
    "date": [
      "1991-05"
    ],
    "pages": [
      "10 21 1–10 2 4,"
    ],
    "title": [
      "2.6 Gbyte/sec Cache/TLB Macro for High-Performance RISC Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "D."
      },
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1967"
    ],
    "genre": [
      "References 1."
    ],
    "pages": [
      "1283,"
    ],
    "title": [
      "A floating gate and its application to memory devices, Bell Syst"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Frohman-Bentchlowsky",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "Dig"
    ],
    "title": [
      "An integrated metal-nitride-oxide-silicon (MNOS) memory, IEDM Tech"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Pao",
        "given": "H.C."
      },
      {
        "family": "O’Connel",
        "given": "M."
      },
      {
        "given": "Appl"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Lett"
    ],
    "date": [
      "1968"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "260,"
    ],
    "title": [
      "Phys"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Frohman-Bentchlowsky",
        "given": "D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "301,"
    ],
    "title": [
      "A fully decoded 2048-bit electrically programmable FAMOS read only memory"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "W."
      },
      {
        "family": "Perlegos",
        "given": "G."
      },
      {
        "family": "Renninger",
        "given": "A."
      },
      {
        "family": "Kuhn",
        "given": "G."
      },
      {
        "family": "Ranganath",
        "given": "T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Dig. IEEE ISSCC"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "152,"
    ],
    "title": [
      "A 16k bit electrically erasable non-volatile memory, Tech"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Masuoka",
        "given": "F."
      },
      {
        "family": "Asano",
        "given": "M."
      },
      {
        "family": "Iwahashi",
        "given": "H."
      },
      {
        "family": "Komuro",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1984"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "464,"
    ],
    "title": [
      "A new Flash EEPROM cell using triple polysilicon technology"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mukherjee",
        "given": "S."
      },
      {
        "family": "Chang",
        "given": "T."
      },
      {
        "family": "Pang",
        "given": "R."
      },
      {
        "family": "Knecht",
        "given": "M."
      },
      {
        "family": "Hu",
        "given": "D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1985"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "616,"
    ],
    "title": [
      "A single transistor EEPROM cell and its implementation in a 512K CMOS EEPROM"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Samachisa",
        "given": "G."
      },
      {
        "family": "Su",
        "given": "C.-S."
      },
      {
        "family": "Kao",
        "given": "Y.-S."
      },
      {
        "family": "Smarandoiu",
        "given": "G."
      },
      {
        "family": "Wang",
        "given": "C.Y.-M."
      },
      {
        "family": "Wong",
        "given": "T."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "676,"
    ],
    "title": [
      "A 128K Flash EEPROM using double-polysilicon technology"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "C.C.-H."
      },
      {
        "family": "Acovic",
        "given": "A."
      },
      {
        "family": "Dori",
        "given": "L."
      },
      {
        "family": "Wu",
        "given": "B."
      },
      {
        "family": "Lii",
        "given": "T."
      },
      {
        "family": "Quinlan",
        "given": "D."
      },
      {
        "family": "DiMaria",
        "given": "D."
      },
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Wordeman",
        "given": "M."
      },
      {
        "family": "Ning",
        "given": "T."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Abstract of 1992 SSDM"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "140,"
    ],
    "title": [
      "A high speed, low power p-channel Flash EEPROM using silicon rich oxide as tunneling dielectric, Ext"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ohnakado",
        "given": "T."
      },
      {
        "family": "Mitsunaga",
        "given": "K."
      },
      {
        "family": "Nunoshita",
        "given": "M."
      },
      {
        "family": "Onoda",
        "given": "H."
      },
      {
        "family": "Sakakibara",
        "given": "K."
      },
      {
        "family": "Tsuji",
        "given": "N."
      },
      {
        "family": "Ajika",
        "given": "N."
      },
      {
        "family": "Hatanaka",
        "given": "M."
      },
      {
        "family": "Miyoshi",
        "given": "H."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "279,"
    ],
    "title": [
      "Novel electron injection method using band-to-band tunneling induced hot electron (BBHE) for Flash memory with p-channel cell"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ohnakado",
        "given": "T."
      },
      {
        "family": "Takada",
        "given": "H."
      },
      {
        "family": "Hayashi",
        "given": "K."
      },
      {
        "family": "Sugahara",
        "given": "K."
      },
      {
        "family": "Satoh",
        "given": "S."
      },
      {
        "family": "Abe",
        "given": "H."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Dig"
    ],
    "title": [
      "Novel self-limiting program scheme utilizing n-channel select transistors in p-channel DINOR Flash memory, IEDM Tech"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 12. Shen, S.-J., Yang, C.-S., Wang, Y.-S., and Hsu, C. C.-H."
      }
    ],
    "citation-number": [
      "5-36"
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "287,"
    ],
    "title": [
      "Novel self-convergent programming scheme for multi-level p-channel Flash memory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "S.S."
      },
      {
        "family": "Kuo",
        "given": "S.N."
      },
      {
        "family": "Yih",
        "given": "C.M."
      },
      {
        "family": "Chao",
        "given": "T.S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Dig"
    ],
    "title": [
      "Performance and reliability evaluations of pchannel Flash memories with different programming schemes, IEDM Tech"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1979"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1292,"
    ],
    "title": [
      "On the I-V characteristics of floating gate MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Liong",
        "given": "L.C."
      },
      {
        "family": "Liu",
        "given": "P.-C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "146,"
    ],
    "title": [
      "A theoretical model for the current-voltage characteristics of a floating gate EEPROM cell"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Manthey",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1990"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "title": [
      "Degradation of Thin Silicon Dioxide Films and EEPROM Cells"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ng",
        "given": "K.K."
      },
      {
        "family": "Taylor",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "871,"
    ],
    "title": [
      "Effects of hot-carrier trapping in n and p channel MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "ED-30"
    ]
  },
  {
    "author": [
      {
        "family": "Selmi",
        "given": "L."
      },
      {
        "family": "Sangiorgi",
        "given": "E."
      },
      {
        "family": "Bez",
        "given": "R."
      },
      {
        "family": "Ricco",
        "given": "B."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "333,"
    ],
    "title": [
      "Measurement of the hot hole injection probability from Si into SiO2 in p-MOSFETs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "D.M."
      },
      {
        "family": "Lee",
        "given": "Y.-H."
      },
      {
        "family": "Sabi",
        "given": "B."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "203,"
    ],
    "title": [
      "Unified characterization of two-region gate bias stress in submicronmeter p-channel MOSFET’s"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Takeda",
        "given": "E."
      },
      {
        "family": "Kume",
        "given": "H."
      },
      {
        "family": "Toyabe",
        "given": "T."
      },
      {
        "family": "Asai",
        "given": "S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "611,"
    ],
    "title": [
      "Submicrometer MOSFET structure for minimizing hot carrier generation"
    ],
    "type": "article-journal",
    "volume": [
      "ED-29"
    ]
  },
  {
    "author": [
      {
        "family": "Shockley",
        "given": "W."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1961"
    ],
    "pages": [
      "35,"
    ],
    "title": [
      "Problems related to p-n junction in silicon"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Verwey",
        "given": "J.F."
      },
      {
        "family": "Kramer",
        "given": "R.P."
      },
      {
        "family": "Maagt B. J",
        "particle": "de"
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1975"
    ],
    "pages": [
      "2612,"
    ],
    "title": [
      "Mean free path of hot electrons at the surface of boron-doped silicon"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Ning",
        "given": "T.H."
      },
      {
        "family": "Osburn",
        "given": "C.M."
      },
      {
        "family": "Yu",
        "given": "H.N."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "286,"
    ],
    "title": [
      "Emission probability of hot electrons from silicon into silicon dioxide"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Dig"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "22,"
    ],
    "title": [
      "Lucky-electron model of hot-electron emission, IEDM Tech"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Ko",
        "given": "P.-K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "1116,"
    ],
    "title": [
      "Lucky-electron model of channel hot electron injection in MOS-FET’s"
    ],
    "type": "article-journal",
    "volume": [
      "ED-31"
    ]
  },
  {
    "author": [
      {
        "family": "Berglung",
        "given": "C.N."
      },
      {
        "family": "Powell",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "573,"
    ],
    "title": [
      "Photoinjection into SiO2. Electron scattering in the image force potential well"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Ong",
        "given": "T.-C."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "413,"
    ],
    "title": [
      "Modeling of substrate current in p-MOSFET’s"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Ong",
        "given": "T.-C."
      },
      {
        "family": "Seki",
        "given": "K."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proc. IEEE/IRPS"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "178,"
    ],
    "title": [
      "P-MOSFET gate current and device degradation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Takeda",
        "given": "E."
      },
      {
        "family": "Suzuki",
        "given": "N."
      },
      {
        "family": "Hagiwara",
        "given": "T."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "1983"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "396,"
    ],
    "title": [
      "Device performance degradation due to hot carrier injection at energies below the Si-SiO2 energy barrier"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hofmann",
        "given": "K.R."
      },
      {
        "family": "Werner",
        "given": "C."
      },
      {
        "family": "Weber",
        "given": "W."
      },
      {
        "family": "Dorda",
        "given": "G."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "691,"
    ],
    "title": [
      "Hot-electron and hole emission effects in short n-channel MOSFET’s"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Nissan-Cohen",
        "given": "Y."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "561,"
    ],
    "title": [
      "A novel floating-gate method for measurement of ultra-low hole and electron gate currents in MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Sak",
        "given": "N.S."
      },
      {
        "family": "Hereans",
        "given": "P.L."
      },
      {
        "family": "Hove",
        "given": "L.V.D."
      },
      {
        "family": "Maes",
        "given": "H.E."
      },
      {
        "family": "DeKeersmaecker",
        "given": "R.F."
      },
      {
        "family": "Declerck",
        "given": "G.J."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1529,"
    ],
    "title": [
      "Observation of hot-hole injection in NMOS transistors using a modified floating gate technique"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "S."
      },
      {
        "family": "Suzuki",
        "given": "T."
      },
      {
        "family": "Obi",
        "given": "E."
      },
      {
        "family": "Oshikiri",
        "given": "M."
      },
      {
        "family": "Naruke",
        "given": "K."
      },
      {
        "family": "Wada",
        "given": "M."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "307,"
    ],
    "title": [
      "A self-convergence erasing scheme for a simple stacked gate Flash EEPROM"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ong",
        "given": "T.C."
      },
      {
        "family": "Fazio",
        "given": "A."
      },
      {
        "family": "Mielke",
        "given": "N."
      },
      {
        "family": "Pan",
        "given": "S."
      },
      {
        "family": "Righos",
        "given": "N."
      },
      {
        "family": "Atwood",
        "given": "G."
      },
      {
        "family": "Lai",
        "given": "S."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "83,"
    ],
    "title": [
      "Erratic erase in ETOX Flash memory array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "S."
      },
      {
        "family": "Yamane",
        "given": "T."
      },
      {
        "family": "Amemiya",
        "given": "K."
      },
      {
        "family": "Naruke",
        "given": "K."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1937"
    ],
    "issue": [
      "11"
    ],
    "pages": [],
    "title": [
      "A self-convergence erase for NOR Flash EEPROM using avalanche hot carrier injection"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Chan",
        "given": "T.Y."
      },
      {
        "family": "Chen",
        "given": "I.C."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "515,"
    ],
    "title": [
      "Subbreakdown drain leakage current in MOSFET"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Memories",
        "given": "Flash"
      },
      {
        "family": "Chan",
        "given": "T.Y."
      },
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "5–37 37",
      "718,"
    ],
    "title": [
      "The impact of gate-induced drain leakage on MOSFET scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Shrota",
        "given": "R."
      },
      {
        "family": "Endoh",
        "given": "T."
      },
      {
        "family": "Momodomi",
        "given": "M."
      },
      {
        "family": "Nakayama",
        "given": "R."
      },
      {
        "family": "Inoue",
        "given": "S."
      },
      {
        "family": "Kirisawa",
        "given": "R."
      },
      {
        "family": "Masuoka",
        "given": "F."
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "26,"
    ],
    "title": [
      "An accurate model of sub-breakdown due to band-to-band tunneling and its application"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C."
      },
      {
        "family": "Lien",
        "given": "J."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "714,"
    ],
    "title": [
      "Corner-field induced drain leakage in thin oxide MOSFET’s"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "I.-C."
      },
      {
        "family": "Coleman",
        "given": "D.J."
      },
      {
        "family": "Teng",
        "given": "C.W."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "297,"
    ],
    "title": [
      "Gate current injection initiated by electron band-toband tunneling in MOS devices"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Yoshikawa",
        "given": "K."
      },
      {
        "family": "Mori",
        "given": "S."
      },
      {
        "family": "Sakagami",
        "given": "E."
      },
      {
        "family": "Ohshima",
        "given": "Y."
      },
      {
        "family": "Kaneko",
        "given": "Y."
      },
      {
        "family": "Arai",
        "given": "N."
      }
    ],
    "citation-number": [
      "41."
    ],
    "date": [
      "1990"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "577,"
    ],
    "title": [
      "Lucky-hole injection induced by band-to-band tunneling leakage in stacked gate transistor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Haddad",
        "given": "S."
      },
      {
        "family": "Chang",
        "given": "C."
      },
      {
        "family": "Swanminathan",
        "given": "B."
      },
      {
        "family": "Lien",
        "given": "J."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "117,"
    ],
    "title": [
      "Degradation due to hole trapping in Flash memory cells"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Igura",
        "given": "Y."
      },
      {
        "family": "Matsuoka",
        "given": "H."
      },
      {
        "family": "Takeda",
        "given": "E."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "227,"
    ],
    "title": [
      "New device degradation due to Cold carrier created by band-to-band tunneling"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Lenzlinger",
        "given": "M."
      },
      {
        "family": "Snow",
        "given": "E.H."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1969"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "278,"
    ],
    "title": [
      "Fowler-Nordheim tunneling into thermally grown SiO2"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Weinberg",
        "given": "Z.A."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "5052,"
    ],
    "title": [
      "On tunneling in MOS structure"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Ricco",
        "given": "B."
      },
      {
        "family": "Fischetti",
        "given": "M.V."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "4322,"
    ],
    "title": [
      "Temperature dependence of the currents in silicon dioxide in the high field tunneling regime"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "47."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "title": [
      "Enhanced Tunneling Model and Characteristics of Silicon Rich Oxide Flash Memory"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Olivo",
        "given": "P."
      },
      {
        "family": "Sune",
        "given": "J."
      },
      {
        "family": "Ricco",
        "given": "B."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "620,"
    ],
    "title": [
      "Determination of the Si-SiO2 barrier height from the Fowler-Nordheim plot"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "A.T."
      },
      {
        "family": "Chan",
        "given": "T.Y."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "540,"
    ],
    "title": [
      "A source-side injection erasable programmable readonly-memory (SI-EPROM) device"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Kume",
        "given": "H."
      },
      {
        "family": "Yamamoto",
        "given": "H."
      },
      {
        "family": "Adachi",
        "given": "T."
      },
      {
        "family": "Hagiwara",
        "given": "T."
      },
      {
        "family": "Komori",
        "given": "K."
      },
      {
        "family": "Nishimoto",
        "given": "T."
      },
      {
        "family": "Koike",
        "given": "A."
      },
      {
        "family": "Meguro",
        "given": "S."
      },
      {
        "family": "Hayashida",
        "given": "T."
      },
      {
        "family": "Tsukada",
        "given": "T."
      }
    ],
    "citation-number": [
      "50."
    ],
    "date": [
      "1987"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "560,"
    ],
    "title": [
      "A Flash-erase EEPROM cell with an asymmetric source and drain structure"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Naruke",
        "given": "K."
      },
      {
        "family": "Yamada",
        "given": "S."
      },
      {
        "family": "Obi",
        "given": "E."
      },
      {
        "family": "Taguchi",
        "given": "S."
      },
      {
        "family": "Wada",
        "given": "M."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "603,"
    ],
    "title": [
      "A new Flash-erase EEPROM cell with a side-wall select-gate on its source side"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Woo",
        "given": "B.J."
      },
      {
        "family": "Ong",
        "given": "T.C."
      },
      {
        "family": "Fazio",
        "given": "A."
      },
      {
        "family": "Park",
        "given": "C."
      },
      {
        "family": "Atwood",
        "given": "D."
      },
      {
        "family": "Holler",
        "given": "M."
      },
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Lai",
        "given": "S."
      }
    ],
    "citation-number": [
      "52."
    ],
    "date": [
      "1990"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "91,"
    ],
    "title": [
      "A novel memory cell using Flash array contact-less EPROM (FACE) technology"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ohshima",
        "given": "Y."
      },
      {
        "family": "Mori",
        "given": "S."
      },
      {
        "family": "Kaneko",
        "given": "Y."
      },
      {
        "family": "Sakagami",
        "given": "E."
      },
      {
        "family": "Arai",
        "given": "N."
      },
      {
        "family": "Hosokawa",
        "given": "N."
      },
      {
        "family": "Yoshikawa",
        "given": "K."
      }
    ],
    "citation-number": [
      "53."
    ],
    "date": [
      "1990"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "95,"
    ],
    "title": [
      "Process and device technologies for 16M bit EPROM’s with large-tilt-angle implanted p-pocket cell"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ajika",
        "given": "N."
      },
      {
        "family": "Obi",
        "given": "M."
      },
      {
        "family": "Arima",
        "given": "H."
      },
      {
        "family": "Matsukawa",
        "given": "T."
      },
      {
        "family": "Tsubouchi",
        "given": "N."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "115,"
    ],
    "title": [
      "A 5 volt only 16M bit Flash EEPROM cell with a simple stacked gate structure"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Manos",
        "given": "P."
      },
      {
        "family": "Hart",
        "given": "C."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "309,"
    ],
    "title": [
      "A self-aligned EPROM structure with superior data retention"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Kodama",
        "given": "N."
      },
      {
        "family": "Saitoh",
        "given": "K."
      },
      {
        "family": "Shirai",
        "given": "H."
      },
      {
        "family": "Okazawa",
        "given": "T."
      },
      {
        "family": "Hokari",
        "given": "Y."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "75,"
    ],
    "title": [
      "A 5V only 16M bit Flash EEPROM cell using highly reliable write/erase technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kodama",
        "given": "N."
      },
      {
        "family": "Oyama",
        "given": "K."
      },
      {
        "family": "Shirai",
        "given": "H."
      },
      {
        "family": "Saitoh",
        "given": "K."
      },
      {
        "family": "Okazawa",
        "given": "T."
      },
      {
        "family": "Hokari",
        "given": "Y."
      }
    ],
    "citation-number": [
      "57."
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "303,"
    ],
    "title": [
      "A symmetrical side wall (SSW)-DSA cell for a 64-M bit Flash memory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "D.K.Y."
      },
      {
        "family": "Kaya",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "M."
      },
      {
        "family": "Paterson",
        "given": "J."
      },
      {
        "family": "Shah",
        "given": "P."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "315,"
    ],
    "title": [
      "Optimization of a source-side-injection FAMOS cell for Flash EPROM application"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yamauchi",
        "given": "Y."
      },
      {
        "family": "Tanaka",
        "given": "K."
      },
      {
        "family": "Shibayama",
        "given": "H."
      },
      {
        "family": "Miyake",
        "given": "R."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "319,"
    ],
    "title": [
      "A 5V-only virtual ground Flash cell with an auxiliary gate for high density and high speed application"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 60. Kaya, C., Liu, D. K. Y., Paterson, J., and Shah, P."
      }
    ],
    "citation-number": [
      "5-38"
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "465,"
    ],
    "title": [
      "Buried source-side injection (BSSI) for Flash EPROM programming"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Yoshikawa",
        "given": "K."
      },
      {
        "family": "Sakagami",
        "given": "E."
      },
      {
        "family": "Mori",
        "given": "S."
      },
      {
        "family": "Arai",
        "given": "N."
      },
      {
        "family": "Narita",
        "given": "K."
      },
      {
        "family": "Yamaguchi",
        "given": "Y."
      },
      {
        "family": "Ohshima",
        "given": "Y."
      },
      {
        "family": "Naruke",
        "given": "K."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "40,"
    ],
    "title": [
      "A 3.3V operation nonvolatile memory cell technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Itoh",
        "given": "Y."
      },
      {
        "family": "Nakayama",
        "given": "R."
      },
      {
        "family": "Momodomi",
        "given": "M."
      },
      {
        "family": "Inoue",
        "given": "S."
      },
      {
        "family": "Kirisawa",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "33,"
    ],
    "title": [
      "A new NAND cell for ultra high density 5V-only EEPROM’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Momodomi",
        "given": "M."
      },
      {
        "family": "Kirisawa",
        "given": "R."
      },
      {
        "family": "Nakayama",
        "given": "R."
      },
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Endoh",
        "given": "T."
      },
      {
        "family": "Itoh",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "412,"
    ],
    "title": [
      "New device technologies for 5V-only 4Mb EEPROM with NAND structure cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kume",
        "given": "H."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Adachi",
        "given": "T."
      },
      {
        "family": "Miyamoto",
        "given": "N."
      },
      {
        "family": "Saeki",
        "given": "S."
      },
      {
        "family": "Ohji",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "77,"
    ],
    "title": [
      "A 3.42 mm2 Flash memory cell technology conformable to a sector erase"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Onoda",
        "given": "H."
      },
      {
        "family": "Kunori",
        "given": "Y."
      },
      {
        "family": "Kobayashi",
        "given": "S."
      },
      {
        "family": "Ohi",
        "given": "M."
      },
      {
        "family": "Fukumoto",
        "given": "A."
      },
      {
        "family": "Ajika",
        "given": "N."
      },
      {
        "family": "Miyoshi",
        "given": "H."
      }
    ],
    "citation-number": [
      "65."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "599,"
    ],
    "title": [
      "A novel cell structure suitable for a 3 volt operation, sector erase Flash memory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kume",
        "given": "H."
      },
      {
        "family": "Kato",
        "given": "M."
      },
      {
        "family": "Adachi",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Sasaki",
        "given": "T."
      },
      {
        "family": "Okazaki",
        "given": "T."
      }
    ],
    "citation-number": [
      "66."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "991,"
    ],
    "title": [
      "A 1.28 mm2 contactless memory cell technology for a 3V-only 64M bit EEPROM"
    ],
    "type": null
  },
  {
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Method for Manufacturing a Contact-Less Floating Gate Transistor, U.S"
    ],
    "type": "article-journal",
    "volume": [
      "5453391"
    ]
  },
  {
    "author": [
      {
        "family": "Ohi",
        "given": "M."
      },
      {
        "family": "Fukumoto",
        "given": "A."
      },
      {
        "family": "Kunori",
        "given": "Y."
      },
      {
        "family": "Onoda",
        "given": "H."
      },
      {
        "family": "Ajika",
        "given": "N."
      },
      {
        "family": "Hatanaka",
        "given": "M."
      },
      {
        "family": "Miyoshi",
        "given": "H."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "57,"
    ],
    "title": [
      "An asymmetrical offset source/drain structure for virtual ground array Flash memory with DINOR operation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamauchi",
        "given": "Y."
      },
      {
        "family": "Yoshimi",
        "given": "M."
      },
      {
        "family": "Sato",
        "given": "S."
      },
      {
        "family": "Tabuchi",
        "given": "H."
      },
      {
        "family": "Takenaka",
        "given": "N."
      },
      {
        "family": "Sakiyam",
        "given": "K."
      }
    ],
    "citation-number": [
      "69."
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "267,"
    ],
    "title": [
      "A new cell structure for sub-quarter micron high density Flash memory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "K.S."
      },
      {
        "family": "Kim",
        "given": "J.Y."
      },
      {
        "family": "Yoo",
        "given": "J.W."
      },
      {
        "family": "Choi",
        "given": "Y.B."
      },
      {
        "family": "Kim",
        "given": "M.K."
      },
      {
        "family": "Nam",
        "given": "B.Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "70."
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "263,"
    ],
    "title": [
      "A novel dual string NOR (DuSNOR) memory cell technology scalable to the 256M bit and 1G bit Flash memory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kirisawa",
        "given": "R."
      },
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Nakayama",
        "given": "R."
      },
      {
        "family": "Endoh",
        "given": "T."
      },
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Masuoka",
        "given": "F."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "129,"
    ],
    "title": [
      "A NAND structures cell with a new programming technology for highly reliable 5V-only Flash EEPROM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Kirisawa",
        "given": "R."
      },
      {
        "family": "Endoh",
        "given": "T."
      },
      {
        "family": "Nakayama",
        "given": "R."
      },
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Sakui",
        "given": "K."
      },
      {
        "family": "Ohuchi",
        "given": "K."
      },
      {
        "family": "Masuoka",
        "given": "F."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proc. IEEE/IRPS"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "259,"
    ],
    "title": [
      "Extended data retention characteristics after more than 104 write and erase cycles in EEPROM’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Endoh",
        "given": "T."
      },
      {
        "family": "Iizuka",
        "given": "H."
      },
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Masuoka",
        "given": "F."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "603,"
    ],
    "title": [
      "New write/erase operation technology for Flash EEPROM cells to improve the read disturb characteristics"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Hatakeyama",
        "given": "K."
      },
      {
        "family": "Endoh",
        "given": "T."
      },
      {
        "family": "Yamaguchi",
        "given": "T."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Iizuka",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "Abstract of 1993 SSDM"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "446,"
    ],
    "title": [
      "A 1.13 mm2 memory cell technology for reliable 3.3V 64M NAND EEPROM’s, Ext"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Satoh",
        "given": "S."
      },
      {
        "family": "Maruyama",
        "given": "T."
      },
      {
        "family": "Watanabe",
        "given": "H."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Hermink",
        "given": "G.J."
      },
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Watanabe",
        "given": "S."
      },
      {
        "family": "Masuoka",
        "given": "F."
      }
    ],
    "citation-number": [
      "75."
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "(SA-STI cell) for 3V-only 256M bit NAND EEPROM’s, IEDM Tech. Dig.,"
    ],
    "pages": [
      "61,"
    ],
    "title": [
      "A 0.67 mm2 self-aligned shallow trench isolation cell"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D.J."
      },
      {
        "family": "Choi",
        "given": "J.D."
      },
      {
        "family": "Kim",
        "given": "J.Oh"
      },
      {
        "family": "K.",
        "given": "H."
      },
      {
        "family": "Ahn",
        "given": "S.T."
      },
      {
        "family": "Kwon",
        "given": "O.H."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "236,"
    ],
    "title": [
      "Process integration for the high speed NAND Flash memory cell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "J.D."
      },
      {
        "family": "Kim",
        "given": "D.J."
      },
      {
        "family": "Jang",
        "given": "D.S."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "H.S."
      },
      {
        "family": "Shin",
        "given": "W.C."
      },
      {
        "family": "Ahn",
        "given": "S.T."
      },
      {
        "family": "Kwon",
        "given": "O.H."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "238,"
    ],
    "title": [
      "A novel booster plate technology in high density NAND Flash memories for voltage scaling down and zero program disturbance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Entoh",
        "given": "T."
      },
      {
        "family": "Shimizu",
        "given": "K."
      },
      {
        "family": "Iizuka",
        "given": "H."
      },
      {
        "family": "Masuoka",
        "given": "F."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "IEEE Trans. Electron Device"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "98,"
    ],
    "title": [
      "A new write/erase method to improve the read disturb characteristics based on the decay phenomena of the stress induced leakage current for Flash memories"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "79."
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "IEDM NVRAM Technology and Application Short Course"
    ],
    "title": [
      "NVRAM technology, NOR Flash design and multi-level Flash"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Memories",
        "given": "Flash"
      },
      {
        "family": "Yamada",
        "given": "S."
      },
      {
        "family": "Hiura",
        "given": "Y."
      },
      {
        "family": "Yamane",
        "given": "T."
      },
      {
        "family": "Amemiya",
        "given": "K."
      },
      {
        "family": "Ohshima",
        "given": "Y."
      },
      {
        "family": "Yoshikawa",
        "given": "K."
      }
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "5–39 80",
      "23,"
    ],
    "title": [
      "Degradation mechanism of Flash EEPROM programming after programming/erase cycles"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cappelletti",
        "given": "P."
      },
      {
        "family": "Bez",
        "given": "R."
      },
      {
        "family": "Cantarelli",
        "given": "D."
      },
      {
        "family": "Fratin",
        "given": "L."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "291,"
    ],
    "title": [
      "Failure mechanisms of Flash cell in program/erase cycling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Y.C."
      },
      {
        "family": "Guo",
        "given": "J.-C."
      },
      {
        "family": "Chang",
        "given": "K.L."
      },
      {
        "family": "Huang",
        "given": "C.I."
      },
      {
        "family": "Wang",
        "given": "W.T."
      },
      {
        "family": "Chang",
        "given": "A."
      },
      {
        "family": "Shone",
        "given": "F."
      }
    ],
    "citation-number": [
      "82."
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "IEEE Nonvolatile Semiconductor Memory Workshop"
    ],
    "title": [
      "Bitline stress effects on Flash EPROM cells after program/erase cycling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "S.-J."
      },
      {
        "family": "Chen",
        "given": "H.-M."
      },
      {
        "family": "Lin",
        "given": "C.-J."
      },
      {
        "family": "Chen",
        "given": "H.-H."
      },
      {
        "family": "Hong",
        "given": "G."
      },
      {
        "family": "Hsu",
        "given": "C.C.-H."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "7A"
    ],
    "pages": [
      "4289,"
    ],
    "title": [
      "Performance and reliability trade-off of large-tilted-angle implant p-pocket (LAP) on stacked-gate memory devices, Japan"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "DiMaria",
        "given": "D.J."
      },
      {
        "family": "Dong",
        "given": "D.W."
      },
      {
        "family": "Pesavento",
        "given": "F.L."
      },
      {
        "family": "Lam",
        "given": "C."
      },
      {
        "family": "Brorson",
        "given": "B.D."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "300,"
    ],
    "title": [
      "Enhanced conduction and minimized charge trapping in electrically alterable read-only memories using off-stoichiometric silicon dioxide films"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-J."
      },
      {
        "family": "Hsu",
        "given": "C.C.-H."
      },
      {
        "family": "Chen",
        "given": "H.-H."
      },
      {
        "family": "Hong",
        "given": "G."
      },
      {
        "family": "Lu",
        "given": "L.S."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "IEEE Trans. Electron Device"
    ],
    "date": [
      "2021"
    ],
    "issue": [
      "11"
    ],
    "pages": [],
    "title": [
      "Enhanced tunneling characteristics of PECVD silicon-rich-oxide (SRO) for the application in low voltage Flash EEPROM"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "S.-J."
      },
      {
        "family": "C.-J.",
        "given": "Lin"
      },
      {
        "family": "Hsu",
        "given": "C.C.-H."
      }
    ],
    "citation-number": [
      "86."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "515,"
    ],
    "title": [
      "Ultra fast write speed, long refresh time, low FN power operated volatile memory cell with stacked nanocrystalline Si film"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hisamune",
        "given": "Y.S."
      },
      {
        "family": "Kanamori",
        "given": "K."
      },
      {
        "family": "Kubota",
        "given": "T."
      },
      {
        "family": "Suzuki",
        "given": "Y."
      },
      {
        "family": "Tsukiji",
        "given": "M."
      },
      {
        "family": "Hasegawa",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "87."
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "19,"
    ],
    "title": [
      "A high capacitive-coupling ratio (HiCR) cell for 3V-only 64 M bit and future Flash memories"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shirai",
        "given": "H."
      },
      {
        "family": "Kubota",
        "given": "T."
      },
      {
        "family": "Honma",
        "given": "I."
      },
      {
        "family": "Watanabe",
        "given": "H."
      },
      {
        "family": "Ono",
        "given": "H."
      },
      {
        "family": "Okazawa",
        "given": "T."
      }
    ],
    "citation-number": [
      "88."
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "653,"
    ],
    "title": [
      "A 0.54 mm2 self-aligned, HSG floating gate cell (SAHF cell) for 256M bit Flash memories"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Esquivel",
        "given": "J."
      },
      {
        "family": "Mitchel",
        "given": "A."
      },
      {
        "family": "Paterson",
        "given": "J."
      },
      {
        "family": "Riemenschnieder",
        "given": "B."
      },
      {
        "family": "Tieglaar",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "89."
    ],
    "date": [
      "1986"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "592,"
    ],
    "title": [
      "High density contactless, self aligned EPROM cell array technology"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Masuoka",
        "given": "F."
      },
      {
        "family": "Momodomi",
        "given": "M."
      },
      {
        "family": "Iwata",
        "given": "Y."
      },
      {
        "family": "Shirota",
        "given": "R."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "552,"
    ],
    "title": [
      "New ultra high density EPROM and Flash EEPROM with NAND structure cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kynett",
        "given": "V.N."
      },
      {
        "family": "Baker",
        "given": "A."
      },
      {
        "family": "Fandrich",
        "given": "M.L."
      },
      {
        "family": "Hoekstra",
        "given": "G.P."
      },
      {
        "family": "Jungroth",
        "given": "O."
      },
      {
        "family": "Hreifels",
        "given": "J.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "IEEE J. Solid Stat"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1157,"
    ],
    "title": [
      "An insystem re-programmable 32K ¥ 8 CMOS Flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Kazerounian",
        "given": "R."
      },
      {
        "family": "Ali",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "Y."
      },
      {
        "family": "Eitan",
        "given": "B."
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "436,"
    ],
    "title": [
      "A 5 volt high density poly-poly erase Flash EPROM cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gill",
        "given": "M."
      },
      {
        "family": "Cleavelin",
        "given": "R."
      },
      {
        "family": "Lin",
        "given": "S."
      },
      {
        "family": "D’Arrigo",
        "given": "I."
      },
      {
        "family": "Santin",
        "given": "G."
      },
      {
        "family": "Shah",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "93."
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "428,"
    ],
    "title": [
      "A 5-volt contactless 256K bit Flash EEPROM technology"
    ],
    "type": null
  },
  {
    "citation-number": [
      "94."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Patent 5077691,"
    ],
    "publisher": [
      "filed"
    ],
    "title": [
      "Flash EEPROM Array with Negative Gate Voltage Erase Operation, U.S"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Kynett",
        "given": "V.N."
      },
      {
        "family": "Fandrich",
        "given": "M.L."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Dix",
        "given": "P."
      },
      {
        "family": "Jungroth",
        "given": "O."
      },
      {
        "family": "Hreifels",
        "given": "J.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1259,"
    ],
    "title": [
      "A 90ns onemillion erase/program cycle 1Mbit Flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Endoh",
        "given": "T."
      },
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Tanaka",
        "given": "Y."
      },
      {
        "family": "Nakayama",
        "given": "R."
      },
      {
        "family": "Kirisawa",
        "given": "R."
      },
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Masuoka",
        "given": "F."
      }
    ],
    "citation-number": [
      "96."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "599,"
    ],
    "title": [
      "New design technology for EEPROM memory cells with 10 million write/erase cycling endurance"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Nakayama",
        "given": "R."
      },
      {
        "family": "Kirisawa",
        "given": "R."
      },
      {
        "family": "Momodomi",
        "given": "M."
      },
      {
        "family": "Sakui",
        "given": "K."
      },
      {
        "family": "Itoh",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "103,"
    ],
    "title": [
      "A 2.3 mm2 memory cell structure for 16M bit NAND EEPROM’s"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Riemenschneider",
        "given": "B."
      },
      {
        "family": "Esquivel",
        "given": "A.L."
      },
      {
        "family": "Paterson",
        "given": "J."
      },
      {
        "family": "Gill",
        "given": "M."
      },
      {
        "family": "Lin",
        "given": "S."
      },
      {
        "family": "Schreck",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "125,"
    ],
    "title": [
      "A process technology for a 5-volt only 4M bit Flash EEPROM with an 8.6 mm2 cell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gill",
        "given": "M."
      },
      {
        "family": "Cleavelin",
        "given": "R."
      },
      {
        "family": "Lin",
        "given": "S."
      },
      {
        "family": "Middendorf",
        "given": "M."
      },
      {
        "family": "Nguyen",
        "given": "A."
      },
      {
        "family": "Wong",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "99."
    ],
    "container-title": [
      "IEDM Tech.Dig"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "119,"
    ],
    "title": [
      "A novel sub-lithographic tunnel diode based 5V-only Flash memory"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "100."
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "Patent 5103274,"
    ],
    "title": [
      "Self-Aligned Source Process and Apparatus, U.S"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Memory",
        "given": "Microprocessor"
      },
      {
        "given": "A.S.I.C."
      }
    ],
    "citation-number": [
      "5-40"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Woo",
        "given": "B.J."
      },
      {
        "family": "Ong",
        "given": "T.C."
      },
      {
        "family": "Lai",
        "given": "S."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "73,"
    ],
    "title": [
      "A poly-buffered FACE technology for high density Flash memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oyama",
        "given": "K."
      },
      {
        "family": "Shirai",
        "given": "H."
      },
      {
        "family": "Kodama",
        "given": "N."
      },
      {
        "family": "Kanamori",
        "given": "K."
      },
      {
        "family": "Saitoh",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "102."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "607,"
    ],
    "title": [
      "A novel erasing technology for 3.3V Flash memory with 64 Mb capacity and beyond"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pein",
        "given": "H."
      },
      {
        "family": "Plummer",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "103."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "415,"
    ],
    "title": [
      "A 3-D side-wall Flash EPROM cell and memory array"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Dhum",
        "given": "D.P."
      },
      {
        "family": "Swift",
        "given": "C.T."
      },
      {
        "family": "Higman",
        "given": "J.M."
      },
      {
        "family": "Taylor",
        "given": "W.J."
      },
      {
        "family": "Chang",
        "given": "K.T."
      },
      {
        "family": "Chang",
        "given": "K.M."
      },
      {
        "family": "Yeargain",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "104."
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "41,"
    ],
    "title": [
      "A novel band-to-band tunneling induced convergence mechanism for low current, high density Flash EEPROM applications"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tsuji",
        "given": "N."
      },
      {
        "family": "Ajika",
        "given": "N."
      },
      {
        "family": "Yuzuriha",
        "given": "K."
      },
      {
        "family": "Kunori",
        "given": "Y."
      },
      {
        "family": "Hatanaka",
        "given": "M."
      },
      {
        "family": "Miyoshi",
        "given": "H."
      }
    ],
    "citation-number": [
      "105."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "53,"
    ],
    "title": [
      "New erase scheme for DINOR Flash memory enhancing erase/write cycling endurance characteristics"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Y.",
        "given": "Ma"
      },
      {
        "family": "Pang",
        "given": "C.S."
      },
      {
        "family": "Chang",
        "given": "K.T."
      },
      {
        "family": "Tsao",
        "given": "S.C."
      },
      {
        "family": "Frayer",
        "given": "J.E."
      },
      {
        "family": "Kim",
        "given": "T."
      },
      {
        "family": "Jo",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Choi",
        "given": "I."
      },
      {
        "family": "Park",
        "given": "H."
      }
    ],
    "citation-number": [
      "106."
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "57,"
    ],
    "title": [
      "A dual-bit split-gate EEPROM (DSG) cell in contactless array for single Vcc high density Flash memories"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kato",
        "given": "M."
      },
      {
        "family": "Adachi",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Sato",
        "given": "A."
      },
      {
        "family": "Kobayashi",
        "given": "T."
      },
      {
        "family": "Sudo",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "107."
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "921,"
    ],
    "title": [
      "A 0.4 mm self-aligned contactless memory cell technology suitable for 256M bit Flash memory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hemink",
        "given": "G.J."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Endoh",
        "given": "T."
      },
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Shirota",
        "given": "R."
      }
    ],
    "citation-number": [
      "108."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "129,"
    ],
    "title": [
      "Fast and accurate programming method for multi-level NAND EEPROM’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C.-Y."
      },
      {
        "family": "Kencke",
        "given": "D.L."
      },
      {
        "family": "Banerjee",
        "given": "S.K."
      },
      {
        "family": "Richart",
        "given": "R."
      },
      {
        "family": "Bandyopadhyay",
        "given": "B."
      },
      {
        "family": "Moore",
        "given": "B."
      },
      {
        "family": "Ibok",
        "given": "E."
      },
      {
        "family": "Garg",
        "given": "S."
      }
    ],
    "citation-number": [
      "109."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "500,"
    ],
    "title": [
      "A convergence scheme for over-erased Flash EEPROM’s using substrate-bias-enhanced hot electron injection"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Bude",
        "given": "J.D."
      },
      {
        "family": "Frommer",
        "given": "A."
      },
      {
        "family": "Pinto",
        "given": "M.R."
      },
      {
        "family": "Weber",
        "given": "G.R."
      }
    ],
    "citation-number": [
      "110."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "989,"
    ],
    "title": [
      "EEPROM/Flash sub 3.0V drain-source bias hot carrier writing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chi",
        "given": "M.H."
      },
      {
        "family": "Bergemont",
        "given": "A."
      }
    ],
    "citation-number": [
      "111."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "271,"
    ],
    "title": [
      "Multi-level Flash/EPROM memories: new self-convergent programming methods for low-voltage applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Sato",
        "given": "S."
      },
      {
        "family": "Watanabe",
        "given": "H."
      },
      {
        "family": "Shimizu",
        "given": "K."
      },
      {
        "family": "Hemink",
        "given": "G."
      },
      {
        "family": "Shirota",
        "given": "R."
      }
    ],
    "citation-number": [
      "112."
    ],
    "container-title": [
      "for multi-level NAND EEPROMs, IEDM Tech. Dig"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "275,"
    ],
    "title": [
      "A novel side-wall transistor cell (SWATT cell"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C.-Y."
      },
      {
        "family": "Kencke",
        "given": "D.L."
      },
      {
        "family": "Banerjee",
        "given": "S.K."
      },
      {
        "family": "Richart",
        "given": "R."
      },
      {
        "family": "Bandyopadhyay",
        "given": "B."
      },
      {
        "family": "Moore",
        "given": "B."
      },
      {
        "family": "Ibok",
        "given": "E."
      },
      {
        "family": "Garg",
        "given": "S."
      }
    ],
    "citation-number": [
      "113."
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "283,"
    ],
    "title": [
      "Substrate-current-induced hot electron (SCIHE) injection: a new convergence scheme for Flash memory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gotou",
        "given": "H."
      }
    ],
    "citation-number": [
      "114."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "121,"
    ],
    "title": [
      "New operation mode for stacked gate Flash memory cell"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "W.C."
      },
      {
        "family": "Choi",
        "given": "J.D."
      },
      {
        "family": "Kim",
        "given": "D.J."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "H.S."
      },
      {
        "family": "Mang",
        "given": "K.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "115."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "173,"
    ],
    "title": [
      "A new shared bit line NAND cell technology for the 256Mb Flash memory with 12V programming"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Papadas",
        "given": "C."
      },
      {
        "family": "Guillaumot",
        "given": "B."
      },
      {
        "family": "Cialdella",
        "given": "B."
      }
    ],
    "citation-number": [
      "116."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "319,"
    ],
    "title": [
      "A novel pseudo-floating-gate Flash EEPROM device (-cell"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Shimizu",
        "given": "K."
      },
      {
        "family": "Narita",
        "given": "K."
      },
      {
        "family": "Watanabe",
        "given": "H."
      },
      {
        "family": "Kamiya",
        "given": "E."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Yaegashi",
        "given": "T."
      },
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Watanabe",
        "given": "T."
      }
    ],
    "citation-number": [
      "117."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "271,"
    ],
    "title": [
      "A novel high-density 5F2 NAND STI cell technology suitable for 256Mbit and 1Gbit Flash memories"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kobayashi",
        "given": "T."
      },
      {
        "family": "Matsuzaki",
        "given": "N."
      },
      {
        "family": "Sato",
        "given": "A."
      },
      {
        "family": "Katayama",
        "given": "A."
      },
      {
        "family": "Kurata",
        "given": "H."
      },
      {
        "family": "Miura",
        "given": "A."
      },
      {
        "family": "Mine",
        "given": "T."
      },
      {
        "family": "Goto",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "118."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "275,"
    ],
    "title": [
      "A 0.24 mm2 cell process with 0.18 mm width isolation and 3-D interpoly dielectric films for 1Gb Flash memories"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "J.D."
      },
      {
        "family": "Lee",
        "given": "D.G."
      },
      {
        "family": "Kim",
        "given": "D.J."
      },
      {
        "family": "Cho",
        "given": "S.S."
      },
      {
        "family": "Kim",
        "given": "H.S."
      },
      {
        "family": "Shin",
        "given": "C.H."
      },
      {
        "family": "Ahn",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "119."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "283,"
    ],
    "title": [
      "A triple polysilicon stacked Flash memory cell with wordline self-boosting programming"
    ],
    "type": null
  },
  {
    "note": [
      "Flash Memories 5-41"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "W.-M."
      },
      {
        "family": "Swift",
        "given": "C."
      },
      {
        "family": "Roberts",
        "given": "D."
      },
      {
        "family": "Forbes",
        "given": "K."
      },
      {
        "family": "Higman",
        "given": "J."
      },
      {
        "family": "Maiti",
        "given": "B."
      },
      {
        "family": "Paulson",
        "given": "W."
      },
      {
        "family": "Chang",
        "given": "K.-T."
      }
    ],
    "citation-number": [
      "120."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "63,"
    ],
    "title": [
      "A novel flash memory device with split gate source side injection and ONO charge storage stack (SPIN"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "H.S."
      },
      {
        "family": "Choi",
        "given": "J.D."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Shin",
        "given": "W.C."
      },
      {
        "family": "Kim",
        "given": "D.J."
      },
      {
        "family": "Mang",
        "given": "K.M."
      },
      {
        "family": "Ahn",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "121."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "65,"
    ],
    "title": [
      "Fast parallel programming of multi-level NAND Flash memory cells using the booster-line technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "A."
      },
      {
        "family": "Kazerounian",
        "given": "R."
      },
      {
        "family": "Irani",
        "given": "R."
      },
      {
        "family": "Prabhakar",
        "given": "V."
      },
      {
        "family": "Nguyen",
        "given": "S."
      },
      {
        "family": "Slezak",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "122."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "67,"
    ],
    "title": [
      "A new Flash architecture with a 5.8l2 scalable AMG Flash cell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "W.-H."
      },
      {
        "family": "Clemens",
        "given": "J.T."
      },
      {
        "family": "Keller",
        "given": "R.C."
      },
      {
        "family": "Manchanda",
        "given": "L."
      }
    ],
    "citation-number": [
      "123."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Technology"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "117,"
    ],
    "title": [
      "A novel high K interpoly dielectric (IPD) Al2O3 for low voltage/high speed Flash memories: erasing in msec at 3.3V"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kianian",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "124."
    ],
    "container-title": [
      "Proc. Symp. on VLSI Tech"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "71,"
    ],
    "title": [
      "A novel 3-volt-only, small sector erase, high density Flash EEPROM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sekiguchi.",
        "given": "T."
      },
      {
        "others": true
      },
      {
        "family": "Sugibayashi",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "date": [
      "1995-02",
      "1995-02"
    ],
    "genre": [
      "References 1.",
      "ISSCC Dig. Tech. Papers,",
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "252–253,",
      "2",
      "254–255,"
    ],
    "title": [
      "An Experimental 220MHz 1Gb DRAM",
      "A 1Gb DRAM for File Applications"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Murotani",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1997-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "74–75,"
    ],
    "title": [
      "A 4-Level Storage 4Gb DRAM"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Furuyama",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "388–393,"
    ],
    "title": [
      "An Experimental 2-bit/Cell Storage DRAM for Macrocell or Memory-on-Logic Application"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Ahlquist",
        "given": "C.N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1976-10"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "A 16k 384-bit Dynamic RAM"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 6. El-Mansy, Y. et al."
      }
    ],
    "citation-number": [
      "6-16"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1982-10"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Design Parameters of the Hi-C SRAM cell"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "N.C.C."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1984-08"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Half-VDD Bit-Line Sensing Scheme in CMOS DRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "N.C.C."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Circuits and Devices Magazine"
    ],
    "date": [
      "1989-01"
    ],
    "pages": [
      "27–36,"
    ],
    "title": [
      "Advanced Cell Structures for Dynamic RAMs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mashiko",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987-10"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "A 4-Mbit DRAM with Folded-Bit-Line Adaptive Sidewall-Isolated Capacitor (FASIC) Cell"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Prince",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1992-10"
    ],
    "pages": [
      "44,"
    ],
    "title": [
      "Synchronous Dynamic RAM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yoo",
        "given": "J.-H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1996-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "378–379,"
    ],
    "title": [
      "A 32-Bank 1Gb DRAM with 1GB/s Bandwidth"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nitta",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "1996-02"
    ],
    "pages": [
      "376–377,"
    ],
    "title": [
      "A 1.6GB/s Data-Rate 1Gb Synchronous DRAM with Hierarchical Square-Shaped Memory Block and Distributed Bank Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yoo",
        "given": "J.-H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1635–1644,"
    ],
    "title": [
      "A 32-Bank 1 Gb Self-Strobing Synchronous DRAM with 1 Gbyte/s Bandwidth"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Saeki",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1656–1668,"
    ],
    "title": [
      "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1994-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "16Mb Synchronous DRAM with 125Mbyte/s Data Rate"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Sakashita",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1645–1655,"
    ],
    "title": [
      "A 1.6GB/s Data-Rate 1-Gb Synchronous DRAM with Hierarchical Square Memory Block and Distributed Bank Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Okuda",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1743–1747,"
    ],
    "title": [
      "A Four-Level Storage 4-Gb DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Prince",
        "given": "B."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Semiconductor Memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Prince",
        "given": "B."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "1st"
    ],
    "publisher": [
      "Betty Prince"
    ],
    "title": [
      "High Performance Memories New Architecture DRAMs and SRAMs Evolution and Function"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "20."
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "D-20"
    ],
    "title": [
      "Toshiba Applications Specific DRAM Databook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pivin",
        "given": "D."
      }
    ],
    "container-title": [
      "EDN"
    ],
    "date": [
      "1994-02-03"
    ],
    "genre": [
      "References 1."
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "91–108,"
    ],
    "title": [
      "Pick the Right Package for Your Next ASIC Design"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Small",
        "given": "C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "EDN"
    ],
    "date": [
      "1994-02-17"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "41–46,"
    ],
    "title": [
      "Shrinking Devices Put the Squeeze on System Packaging"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Manners",
        "given": "D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Electronics Weekly"
    ],
    "date": [
      "1991-11-13"
    ],
    "issue": [
      "1574"
    ],
    "pages": [
      "22,"
    ],
    "title": [
      "Portables Prompt Low-Power Chips"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Mayer",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "EDN"
    ],
    "date": [
      "1992-11-05"
    ],
    "issue": [
      "20"
    ],
    "pages": [
      "65–68,"
    ],
    "title": [
      "Designers Heed the Portable Mandate"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Stephany",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "15 5–1 15 5–2,"
    ],
    "title": [
      "A 200MHz 32b 0.5W CMOS RISC Microprocessor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Igura",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "18 3–1 18 3–2,"
    ],
    "title": [
      "An 800MOPS 100mW 1.5V Parallel DSP for Mobile Multimedia Processing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sharma",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Semiconductor Memories — Technology, Testing and Reliability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Angel",
        "given": "E.",
        "particle": "de"
      },
      {
        "family": "Swartzlander",
        "given": "E.E.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of ISLPED’97"
    ],
    "date": [
      "1997-08"
    ],
    "pages": [
      "7–11,"
    ],
    "title": [
      "Survey of Low Power Techniques for ROMs"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Low-Power Methodologies"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Rabaey",
        "given": "J."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Margala",
        "given": "M."
      },
      {
        "family": "Durdle",
        "given": "N.G."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1580–1585,"
    ],
    "title": [
      "Noncomplementary BiCMOS Logic and CMOS Logic Styles for Low-Voltage Low-Power Operation — A Comparative Study"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Margala",
        "given": "M."
      },
      {
        "family": "Durdle",
        "given": "N.G."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Microelectronics Journal"
    ],
    "date": [
      "1998-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "421–429,"
    ],
    "title": [
      "1.2 V Full-Swing BiNMOS Logic Gate"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Margala",
        "given": "M."
      },
      {
        "family": "Durdle",
        "given": "N.G."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "International Journal of Electronics"
    ],
    "date": [
      "1998-08"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "165–176,"
    ],
    "title": [
      "Low-Power 4-2 Compressor Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "85"
    ]
  },
  {
    "author": [
      {
        "family": "Grossman",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of MTDT’96"
    ],
    "date": [
      "1996-08"
    ],
    "pages": [
      "2–3,"
    ],
    "title": [
      "Future Trends in Flash Memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verma",
        "given": "R."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of MTDT’96"
    ],
    "date": [
      "1996-08"
    ],
    "pages": [
      "32–36,"
    ],
    "title": [
      "Flash Memory Quality and Reliability Issues"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ohkawa",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1584–1589,"
    ],
    "title": [
      "A 98 mm2 Die Size 3.3-V 64-Mb Flash Memory with FN-NOR Type Four-Level Cell"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J.-K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "670–679,"
    ],
    "title": [
      "A 120-mm2 64-Mb NAND Flash Memory Achieving 180 ns/Byte Effective Program Speed"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "T.-S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1575–1583,"
    ],
    "title": [
      "A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Hiraki",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Advanced Program of ISSCC’99"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "17,"
    ],
    "title": [
      "A 3.3V 90 MHz Flash Memory Module Embedded in a 32b RISC Microcontroller"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Atsumi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1996-02"
    ],
    "pages": [
      "42–43,"
    ],
    "title": [
      "3.3 V-only 16 Mb Flash Memory with row-decoding scheme"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 20. Takeuchi, K. et al."
      }
    ],
    "citation-number": [
      "7-36"
    ],
    "container-title": [
      "IEEE Journal Solid-State Circuits"
    ],
    "date": [
      "1998-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1228–1238,"
    ],
    "title": [
      "A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "234–235,"
    ],
    "title": [
      "A Negative Vth Cell Architecture for Highly Scalable, Excellently Noise Immune and Highly Reliable NAND Flash Memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawahara",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1590–1600,"
    ],
    "title": [
      "Bit-Line Clamped Sensing Multiplex and Accurate High Voltage Generator for Quarter-Micron Flash Memories"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Otsuka",
        "given": "N."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1217–1230,"
    ],
    "title": [
      "Circuit Techniques for 1.5-V Power Supply Flash Memory"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Mihara",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Advanced Program of ISSCC’99"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "17,"
    ],
    "title": [
      "A 29 mm2 1.8V-Only 16 Mb DINOR Flash Memory with Gate-Protected Poly-Diode Charge Pump"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Tanzawa",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "662–669,"
    ],
    "title": [
      "A Compact On-Chip ECC for Low Cost Flash Memories"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Nozoe",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Advanced Program of ISSCC’99"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "17,"
    ],
    "title": [
      "A 256Mb Multilevel Flash Memory with 2MB/s Program Rate for Mass Storage Application"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Imamiya",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Advanced Program of ISSCC’99"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "17,"
    ],
    "title": [
      "A 130 mm2 256Mb NAND Flash with Shallow Trench Isolation Technology"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hirano",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "649–654,"
    ],
    "title": [
      "2-V/100ns 1T/1C Nonvolatile Ferroelectric Memory Architecture with Bitline-Driven Read Scheme and Nonrelaxation Reference Cell"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Fujisawa",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "655–661,"
    ],
    "title": [
      "The Charge-Share Modified (CSM) Precharge-Level Architecture for High-Speed and Low-Power Ferroelectric Memory"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Sumi",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1994-02"
    ],
    "pages": [
      "268–269,"
    ],
    "title": [
      "A 256Kb nonvolatile ferroelectric memory at 3 V and 100 ns"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Koike",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1625–1634,"
    ],
    "title": [
      "A 60-ns 1-Mb Nonvolatile Ferroelectric Memory with a Nondriven Cell Plate Line Write/Read Scheme"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Womack",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1989-02"
    ],
    "pages": [
      "242–243,"
    ],
    "title": [
      "A 16-kb ferroelectric nonvolatile memory with a bit parallel architecture"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Low-Power Digital VLSI Design, Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1995-04"
    ],
    "pages": [
      "524–543,"
    ],
    "title": [
      "Trends in Low-Power RAM Circuit Technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Morimura",
        "given": "H."
      },
      {
        "family": "Shibata",
        "given": "N."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of ISLPED’96"
    ],
    "date": [
      "1996-08"
    ],
    "pages": [
      "61–66,"
    ],
    "title": [
      "A 1-V 1-Mb SRAM for Portable Equipment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ukita",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1994-02"
    ],
    "pages": [
      "252–253,"
    ],
    "title": [
      "A Single Bitline Cross-Point Cell Activation (SCPA) Architecture for Ultra Low Power SRAMs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Amrutur",
        "given": "B.S."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of SLPE’94"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "92–93,"
    ],
    "title": [
      "Techniques to Reduce Power in Fast Wide Memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Toyoshima",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1610–1617,"
    ],
    "title": [
      "A 6-ns, 1.5-V, 4-Mb BiCMOS SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Caravella",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of CICC"
    ],
    "date": [
      "1996-05"
    ],
    "pages": [
      "119–122,"
    ],
    "title": [
      "A 0.9 V, 4 K SRAM for Embedded Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Caravella",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "428–432,"
    ],
    "title": [
      "A Low Voltage SRAM for Embedded Applications"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Haraguchi",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "79–80,"
    ],
    "title": [
      "A Hierarchical Sensing Scheme (HSS) of High-Density and Low-Voltage Operation SRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mori",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "22 4–1 22 4–2,"
    ],
    "title": [
      "A 1V 0.9 mW at 100 MHz 2k¥16b SRAM utilizing a Half-Swing Pulsed- Decoder and Write-Bus Architecture in 0.25 mm Dual-Vt CMOS"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kuang",
        "given": "J.B."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "837–843,"
    ],
    "title": [
      "Low-Power Memory Circuits 7-37 43",
      "SRAM Bitline Circuits on PD SOI: Advantages and Concerns"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Kawashima",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "793–799,"
    ],
    "title": [
      "A Charge-Transfer Amplifier and an Encoded-Bus Architecture for Low-Power SRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Amrutur",
        "given": "B.S."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1208–1219,"
    ],
    "title": [
      "A Replica Technique for Wordline and Sense Control in Low-Power SRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Morimura",
        "given": "H."
      },
      {
        "family": "Shibata",
        "given": "N."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1220–1227,"
    ],
    "title": [
      "A Step-Down Boosted-Wordline Scheme for 1-V Battery Operated Fast SRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J.-S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of ISLPED"
    ],
    "date": [
      "1998-08"
    ],
    "pages": [
      "282–287,"
    ],
    "title": [
      "Low-Power Embedded SRAM Macros with Current-Mode Read/Write Operations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of ISLPED"
    ],
    "date": [
      "1998-08"
    ],
    "pages": [
      "293–298,"
    ],
    "title": [
      "A Low Power SRAM Using Auto-Backgate-Controlled MT-CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mai",
        "given": "K.W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1659–1671,"
    ],
    "title": [
      "Low-Power SRAM Design Using Half-Swing Pulse-Mode Techniques"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Sato",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1672–1681,"
    ],
    "title": [
      "A 5-MHz, 3.6mW, 1.4-V SRAM with Nonboosted, Vertical Bipolar Bit-Line Contact Memory Cell"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Nambu",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1650–1658,"
    ],
    "title": [
      "A 1.8-ns Access, 550-MHz, 4.5-Mb CMOS SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Yamauchi",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "126–127,"
    ],
    "title": [
      "A 0.8V/100MHz/sub-5mW-Operated Mega-bit SRAM Cell Architecture with Charge-Recycle Offset-Source Driving (OSD) Scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "132–133,"
    ],
    "title": [
      "A Deep Sub-V, Single Power-Supply SRAM Cell with Multi-Vt Boosted Storage Node and Dynamic Load"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "140–141,"
    ],
    "title": [
      "Dynamic Leakage Cut-off Scheme for Low-Voltage SRAM’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fukushi",
        "given": "I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "142–143,"
    ],
    "title": [
      "A Low-Power SRAM Using Improved Charge Transfer Sense Amplifiers and a Dual-Vth CMOS Circuit Scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khellah",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of ASIC"
    ],
    "date": [
      "1998-09"
    ],
    "pages": [
      "157–161,"
    ],
    "title": [
      "Circuit Techniques for High-Speed and Low-Power Multi-Port SRAMS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J.-S."
      },
      {
        "family": "Lee",
        "given": "H.Y."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of ASIC"
    ],
    "date": [
      "1998-09"
    ],
    "pages": [
      "163–167,"
    ],
    "title": [
      "A New Current-Mode Sense Amplifier for Low-Voltage Low- Power SRAM Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shultz",
        "given": "K.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "IEE Proceedings-Circuits, Devices and Systems"
    ],
    "date": [
      "1996-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "73–82,"
    ],
    "title": [
      "Low-Supply-Noise Low-Power Embedded Modular SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "143"
    ]
  },
  {
    "author": [
      {
        "family": "Wagt",
        "given": "P.",
        "particle": "van der"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Texas Instruments Research Web-site"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      ","
    ],
    "title": [
      "RTD/HFET Low Standby Power SRAM Gain Cell"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Greason",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "15–16,"
    ],
    "title": [
      "A 4.5 Megabit, 560MHz, 4.5GByte/s High Bandwidth SRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aoki",
        "given": "M."
      },
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "IEICE Transactions on Electronics"
    ],
    "date": [
      "1994-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1351–1360,"
    ],
    "title": [
      "Low-Voltage and Low-Power ULSI Circuit Techniques"
    ],
    "type": "article-journal",
    "volume": [
      "C"
    ]
  },
  {
    "author": [
      {
        "family": "Suzuki",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "IEICE Transactions on Electronics"
    ],
    "date": [
      "1994-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1334–1342,"
    ],
    "title": [
      "High-Speed Circuit Techniques for Battery-Operated 16 MBit CMOS DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "C"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "642–648,"
    ],
    "title": [
      "Low-Voltage, High-Speed Circuit Designs for Gigabit DRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "624–634,"
    ],
    "title": [
      "Limitations and Challenges of Multigigabit DRAM Chip Design"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K.-C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "103–104,"
    ],
    "title": [
      "A 1GBit SDRAM with an Independent Sub-Array Controlled Scheme and a Hierarchical Decoding Scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 66. Lee, K. et al."
      }
    ],
    "citation-number": [
      "7-38"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "779–786,"
    ],
    "title": [
      "A 1GBit SDRAM with an Independent Sub-Array Controlled Scheme and a Hierarchical Decoding Scheme"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Tsuruda",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "477–482,"
    ],
    "title": [
      "High-Speed/High-Bandwidth Design Methodologies for On-Chip DRAM Core Multimedia System LSI’s"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Joo",
        "given": "J.-H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1635–11644,"
    ],
    "title": [
      "A 32-Bank 1 Gb Self-Strobing Synchronous DRAM with 1 GByte/s Bandwidth"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Eto",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1697–1702,"
    ],
    "title": [
      "A 1-Gb SDRAM with Ground-Level Precharged Bit Line and Nonboosted 2.1-V Word Line"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Kato",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "16–17,"
    ],
    "title": [
      "Non-Precharged Bit-Line Sensing Scheme for High-Speed Low-Power DRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsikikawa",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1993-05"
    ],
    "pages": [
      "85–86,"
    ],
    "title": [
      "An Efficient Back-Bias Generator with Hybrid Pumping Circuit for 1.5V DRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nakagome",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1991-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "465–471,"
    ],
    "title": [
      "An Experimental 1.5-V 64-Mb DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Tanaka",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Digest of Technical Papers of Symposium on VLSI Circuits"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "94–95,"
    ],
    "title": [
      "A Precise On-Chip Voltage Generator for a Giga-Scale DRAM with a Negative Word-Line Scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Seta",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1995-02"
    ],
    "pages": [
      "318–319,"
    ],
    "title": [
      "50% Active Power Saving without Speed Degradation Using Standby Power Reduction (SPA) Circuit"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "H.J."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1535–1542,"
    ],
    "title": [
      "A Self-Off-Time Detector for Reducing Standby Current of DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Tsukude",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1721–1727,"
    ],
    "title": [
      "A 1.2- to 3.3-V Wide Voltage-Range/Low-Power DRAM with a Charge-Transfer Presensing Scheme"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Shimomura",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1712–1720,"
    ],
    "title": [
      "A 1-V 46-ns 16-Mb SOI-DRAM with Body Control Technique"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Hasegawa",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "5 5–1 5 5–2,"
    ],
    "title": [
      "A 256 Mb SDRAM with Subthreshold Leakage Current Suppression"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Okudi",
        "given": "T."
      },
      {
        "family": "Murotani",
        "given": "T."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1743–1747,"
    ],
    "title": [
      "A Four-Level Storage 4-Gb DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Idei",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "253–259,"
    ],
    "title": [
      "Dual-Period Self-Refresh Scheme for Low-Power DRAM’s with On-Chip PROM Mode Register"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Tanizaki",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proceedings of ESSCIRC’97"
    ],
    "date": [
      "1997-09"
    ],
    "pages": [
      "188–191,"
    ],
    "title": [
      "Practical Low Power Design Architecture for 256 Mb DRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hamanoto",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "770–778,"
    ],
    "title": [
      "400-MHz Random Column Operating SDRAM Techniques with Self-Skew Compensation"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "R.B."
      },
      {
        "family": "Smith",
        "given": "G.L."
      },
      {
        "family": "Cheng",
        "given": "D.D."
      },
      {
        "family": "Jouppi",
        "given": "N.P."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Mudge",
        "given": "T.N."
      },
      {
        "given": "O.A."
      },
      {
        "family": "Burks",
        "given": "T."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Mudge",
        "given": "T.N."
      },
      {
        "family": "Nagel",
        "given": "L.W."
      }
    ],
    "container-title": [
      "Proc. IEEE Intl. Conf. Computer-Aided Design",
      "IBM J. Res. Develop",
      "IEEE Trans. Computer-Aided Design",
      "IEEE Trans. Very Large Scale Integration Systems",
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1982-01",
      "1987-07",
      "1990-11",
      "1995-06",
      "1975-05",
      "1993-09",
      "1994-06"
    ],
    "editor": [
      {
        "family": "Shih",
        "given": "Y.H."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      },
      {
        "given": "S.M."
      }
    ],
    "genre": [
      "Technical Report ERL-M520,"
    ],
    "issue": [
      "1",
      "4",
      "2"
    ],
    "location": [
      "Berkeley",
      "Kang, ILLIADS"
    ],
    "note": [
      "7. A. Devgan and R.A. Rohrer, Adaptively controlled explicit simulation, IEEE"
    ],
    "pages": [
      "100–105,",
      "2",
      "650–665,",
      "3",
      "552–555,",
      "4",
      "273–291,",
      "5",
      "6",
      "1387–1402,",
      "746–762,"
    ],
    "publisher": [
      "Univ. of California",
      "A"
    ],
    "title": [
      "References 1",
      "Timing analysis of computer hardware",
      "Timing analysis and performance improvement of MOS VLSI designs",
      "Olukotun, checkTc and minTc: Timing verification and optimal clocking of synchronous digital circuits",
      "Critical paths in circuits with level-sensitive latches",
      "SPICE 2: A computer program to simulate semiconductor circuits",
      "fast timing and reliability simulator for digital MOS circuits"
    ],
    "translator": [
      {
        "family": "Design",
        "given": "Computer-Aided"
      }
    ],
    "type": "article-journal",
    "volume": [
      "26",
      "6",
      "3"
    ]
  },
  {
    "citation-number": [
      "8."
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Epic Design Technology"
    ],
    "title": [
      "TimeMill Reference Manual"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Bull Worldwide Information Systems"
    ],
    "date": [
      "1994-09"
    ],
    "title": [
      "Generalized recognition of gates"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N."
      },
      {
        "family": "Eshragian",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Principles of CMOS VLSI Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dharchoudhury",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Norton",
        "given": "J."
      },
      {
        "family": "Pullela",
        "given": "S."
      },
      {
        "family": "Dunning",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. Intl. Conf. Computer Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "143–148,"
    ],
    "title": [
      "Transistor-level sizing and timing verification of domino circuits in the PowerPCTM microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hedenstierna",
        "given": "N."
      },
      {
        "family": "Jeppson",
        "given": "K.O."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1987-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "270–281,"
    ],
    "title": [
      "CMOS circuit speed and buffer optimization"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "584–594,"
    ],
    "title": [
      "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Kayssi",
        "given": "A.I."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Burks",
        "given": "T.M."
      }
    ],
    "container-title": [
      "IEEE Trans. Circuits. Syst"
    ],
    "date": [
      "1992-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "42–45,"
    ],
    "title": [
      "Timing and Signal Integrity Analysis 8-29 14",
      "Analytical transient response of CMOS inverters"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Nabavi-Lishi",
        "given": "A."
      },
      {
        "family": "Rumin",
        "given": "N.C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1994-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1271–1279,"
    ],
    "title": [
      "Inverter models of CMOS gates for supply current and delay evaluation"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Rubinstein",
        "given": "J."
      },
      {
        "family": "Penfield",
        "given": "P."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1983-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "202–211,"
    ],
    "title": [
      "Signal delay in RC tree networks"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Cherry",
        "given": "J."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "148–153,"
    ],
    "title": [
      "Pearl: A CMOS timing analyzer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "W.C."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "J. Applied Physics"
    ],
    "date": [
      "1948-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "55–63,"
    ],
    "title": [
      "The transient response of damped linear networks with particular regard to broadband amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Burkes",
        "given": "T."
      },
      {
        "family": "Mains",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "TAU"
    ],
    "date": [
      "1997-12"
    ],
    "pages": [
      "110–119,"
    ],
    "title": [
      "Incorporating signal dependencies into static transistor-level delay calculation, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "97"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1986-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "677–691,"
    ],
    "title": [
      "Graph-based algorithms for boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Desai",
        "given": "M."
      },
      {
        "family": "Yen",
        "given": "Y.T."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "125–130,"
    ],
    "title": [
      "A systematic technique for verifying critical path delays in a 300 MHz Alpha CPU design using circuit simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savithri",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Dharchoudhury",
        "given": "A."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Intl"
    ],
    "date": [
      "1999-01"
    ],
    "title": [
      "A three tier assertion technique for SPICE verification of transistor-level timing analysis, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "VLSI’99"
    ]
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Circuits, Interconnection and Packaging for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "O’Brien",
        "given": "P.R."
      },
      {
        "family": "Savarino",
        "given": "T.L."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. IEEE Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "1989-11"
    ],
    "pages": [
      "512–515,"
    ],
    "title": [
      "Modeling the driving point characteristics of resistive interconnect for accurate delay estimation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qian",
        "given": "J."
      },
      {
        "family": "Pullela",
        "given": "S."
      },
      {
        "family": "Pillage",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1994-12"
    ],
    "pages": [
      "1526–1555,"
    ],
    "title": [
      "Modeling the effective capacitance for the RC interconnect of CMOS gates"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dartu",
        "given": "F."
      },
      {
        "family": "Menezes",
        "given": "N."
      },
      {
        "family": "Qian",
        "given": "J."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "ACM/IEEE Design Automation Conf"
    ],
    "title": [
      "A gate-delay model for high-speed CMOS circuits, Proc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pillage",
        "given": "L.T."
      },
      {
        "family": "Rohrer",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1990-04"
    ],
    "pages": [
      "352–366,"
    ],
    "title": [
      "Asymptotic waveform evaluation for timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "J.C."
      },
      {
        "family": "Styblinski",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Yield and Variability Optimization of Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Du",
        "given": "D.H.C."
      },
      {
        "family": "Yen",
        "given": "S.H.C."
      },
      {
        "family": "Ghanta",
        "given": "S."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "555–560,"
    ],
    "title": [
      "On the general false path problem in timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P.C."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "561–567,"
    ],
    "title": [
      "Efficient algorithms for computing the longest viable path in a combinational network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kukimoto",
        "given": "Y."
      },
      {
        "family": "Gost",
        "given": "W."
      },
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proc. ACM/IEEE Conf. Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "176–181,"
    ],
    "title": [
      "Approximate timing analysis of combinational circuits under the XBD0 model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shoji",
        "given": "M."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "title": [
      "CMOS Digital Circuit Technology, Prentice-Hall"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Belkhale",
        "given": "K.P."
      },
      {
        "family": "Seuss",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc. ACM/IEEE Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "1995-11"
    ],
    "pages": [
      "736–740,"
    ],
    "title": [
      "Timing analysis with known false sub graphs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Edwards",
        "given": "T."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc. TAU99"
    ],
    "date": [
      "1999-03"
    ],
    "title": [
      "Generating false path free timing graphs for circuit optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hodges",
        "given": "D.A."
      },
      {
        "family": "Jackson",
        "given": "H.G."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Analysis and Design of Digital Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sheppard",
        "given": "K.L."
      },
      {
        "family": "Narayanan",
        "given": "V."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "524–531,"
    ],
    "title": [
      "Noise in deep submicron digital design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "H.C."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Intl. Symp. Circuits Syst"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "544–547,"
    ],
    "title": [
      "Minimizing chip-level simultaneous switching noise for high-performance microprocessor design, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "P.K."
      },
      {
        "family": "Loinaz",
        "given": "M.J."
      },
      {
        "family": "Masui",
        "given": "S."
      },
      {
        "family": "Wooley",
        "given": "B.A."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "420–430,"
    ],
    "title": [
      "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Sheppard",
        "given": "K.L."
      },
      {
        "family": "Narayana",
        "given": "V."
      },
      {
        "family": "Elmendorf",
        "given": "P.C."
      },
      {
        "family": "Zheng",
        "given": "G."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proc. Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "139–146,"
    ],
    "title": [
      "Global harmony: Coupled noise analysis for full-chip RC interconnect networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 40. J. Lohstroh"
      }
    ],
    "citation-number": [
      "8-30"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1979-06"
    ],
    "pages": [
      "591–598,"
    ],
    "title": [
      "Static and dynamic noise margins of logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "SC-14"
    ]
  },
  {
    "author": [
      {
        "family": "Ratzlaff",
        "given": "C.L."
      },
      {
        "family": "Gopal",
        "given": "N."
      },
      {
        "family": "Pillage",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "763–776,"
    ],
    "title": [
      "RICE: Rapid interconnect circuit evaluator"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Feldman",
        "given": "P."
      },
      {
        "family": "Freund",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1995-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "639–649,"
    ],
    "title": [
      "Efficient linear circuit analysis by Pade approximation via the Lanczos process"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Elfadel",
        "given": "L.M."
      },
      {
        "family": "Ling",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proc. IEEE/ACM Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "1997-11"
    ],
    "pages": [
      "66–71,"
    ],
    "title": [
      "Block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kerns",
        "given": "K.J."
      },
      {
        "family": "Wemple",
        "given": "I.L."
      },
      {
        "family": "Yang",
        "given": "A.T."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proc. IEEE/ACM Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "207–214,"
    ],
    "title": [
      "Stable and efficient reduction of substrate model networks using congruence transforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Odabasioglu",
        "given": "A."
      },
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      },
      {
        "given": "P.R.I.M.A."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proc. Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "58–65,"
    ],
    "title": [
      "Passive reduced-order interconnect macromodeling algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devgan",
        "given": "A."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proc. IEEE Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "1997-11"
    ],
    "pages": [
      "147–151,"
    ],
    "title": [
      "Efficient coupled noise estimation for on-chip interconnects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dartu",
        "given": "F."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "46–51,"
    ],
    "title": [
      "Calculating worst-case gate delays due to dominant capacitance coupling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gross",
        "given": "P."
      },
      {
        "family": "Arunachalam",
        "given": "R."
      },
      {
        "family": "Rajgopal",
        "given": "K."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proc. Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "212–219,"
    ],
    "title": [
      "Determination of worst-case aggressor alignment for delay calculation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1969-09"
    ],
    "pages": [
      "1587–1594,"
    ],
    "title": [
      "Electromigration failure modes in aluminum metalization for semiconductor devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chowdhury",
        "given": "S."
      },
      {
        "family": "Barkatullah",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1990-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "642–654,"
    ],
    "title": [
      "Estimation of maximum currents in MOS IC logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Kriplani",
        "given": "H."
      },
      {
        "family": "Najm",
        "given": "F."
      },
      {
        "family": "Hajj",
        "given": "I."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1995-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "998–1012,"
    ],
    "title": [
      "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Krstic",
        "given": "A."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "383–388,"
    ],
    "title": [
      "Vector generation for maximum instantaneous current through supply lines for CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dharchoudhury",
        "given": "A."
      },
      {
        "family": "Panda",
        "given": "R."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Vaidyanathan",
        "given": "R."
      },
      {
        "family": "Tutuianu",
        "given": "B."
      },
      {
        "family": "Bearden",
        "given": "D."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "738–743,"
    ],
    "title": [
      "Design and analysis of power distribution networks in Power PCTM microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stark",
        "given": "D."
      }
    ],
    "citation-number": [
      "54."
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "Research Report 91/3,"
    ],
    "publisher": [
      "Western Research Lab, Digital Equipment Corp., Apr"
    ],
    "title": [
      "Analysis of power supply networks in VLSI circuits"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Golub",
        "given": "G."
      },
      {
        "family": "Loan",
        "given": "C.",
        "particle": "Van"
      }
    ],
    "citation-number": [
      "55."
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "publisher": [
      "Johns Hopkins Univ. Press"
    ],
    "title": [
      "Matrix Computations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pixley",
        "given": "C."
      },
      {
        "family": "Strader",
        "given": "N."
      },
      {
        "family": "Bruce",
        "given": "W."
      },
      {
        "family": "Park",
        "given": "J."
      },
      {
        "family": "Kaufmann",
        "given": "M."
      },
      {
        "family": "Shultz",
        "given": "K."
      },
      {
        "family": "Burns",
        "given": "M."
      },
      {
        "family": "Kumar",
        "given": "J."
      },
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Nguyen",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. Int. Test Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "839,"
    ],
    "source": [
      "References 1."
    ],
    "title": [
      "Commercial design verification: Methodology and tools"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dill",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "328–329,"
    ],
    "title": [
      "What’s between simulation and formal verification?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saleh",
        "given": "R."
      },
      {
        "family": "Overhauser",
        "given": "D."
      },
      {
        "family": "Taylor",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "254,"
    ],
    "title": [
      "Full-chip verification of UDSM designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kantrowitz",
        "given": "M."
      },
      {
        "family": "Noack",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "325,"
    ],
    "title": [
      "I’m done simulating; now what? Verification coverage analysis and correctness checking of the DECchip 21164 Alpha microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Ashar",
        "given": "P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "740,"
    ],
    "title": [
      "Toward formalizing a validation methodology using simulation coverage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "S."
      },
      {
        "family": "Quinn",
        "given": "M."
      },
      {
        "family": "Brown",
        "given": "D."
      },
      {
        "family": "Dohm",
        "given": "N."
      },
      {
        "family": "Hildebrandt",
        "given": "S."
      },
      {
        "family": "Huggins",
        "given": "J."
      },
      {
        "family": "Ramey",
        "given": "C."
      }
    ],
    "citation-number": [
      "6.",
      "7."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "638,"
    ],
    "title": [
      "0-In Design Automation: Bug Survey Results",
      "Functional verification of a multiple-issue, out-of-order, superscalar alpha processor — The Alpha 21264 microprocessor"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.In.comsurvey"
    ]
  },
  {
    "author": [
      {
        "family": "Chandra",
        "given": "A."
      },
      {
        "family": "Iyengar",
        "given": "V."
      },
      {
        "family": "Jameson",
        "given": "D."
      },
      {
        "family": "Jawalekar",
        "given": "R."
      },
      {
        "family": "Nair",
        "given": "I."
      },
      {
        "family": "Rosen",
        "given": "B."
      },
      {
        "family": "Mullen",
        "given": "M."
      },
      {
        "family": "Yoon",
        "given": "J."
      },
      {
        "family": "Armoni",
        "given": "R."
      },
      {
        "family": "Geist",
        "given": "D."
      },
      {
        "family": "Wolfsthal",
        "given": "Y."
      },
      {
        "given": "A.V.P.G.E.N."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integrated Systems"
    ],
    "date": [
      "1995-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "188,"
    ],
    "title": [
      "A test generator for architecture verification"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Freeman",
        "given": "J."
      },
      {
        "family": "Duerden",
        "given": "R."
      },
      {
        "family": "Taylor",
        "given": "C."
      },
      {
        "family": "Miller",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. On-Chip Systems Design Conf"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "10–1,"
    ],
    "title": [
      "The 68060 microprocessor function design and verification methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aharon",
        "given": "A."
      },
      {
        "family": "Bar-David",
        "given": "A."
      },
      {
        "family": "Dorfman",
        "given": "B."
      },
      {
        "family": "Gofman",
        "given": "E."
      },
      {
        "family": "Leibowitz",
        "given": "M."
      },
      {
        "family": "Schwartzburd",
        "given": "V."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IBM Systems Journal"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "527,"
    ],
    "title": [
      "Verification of the IBM RISC system/6000 by a dynamic biased pseudo-random test program generator"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Hosseini",
        "given": "A."
      },
      {
        "family": "Mavroidis",
        "given": "D."
      },
      {
        "family": "Konas",
        "given": "P."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "305,"
    ],
    "title": [
      "Code generation and analysis for the functional verification of microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fallah",
        "given": "F."
      },
      {
        "family": "Devadas",
        "given": "S."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "152,"
    ],
    "title": [
      "OCCOM: Efficient computation of observability-based code coverage metrics for functional verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-C."
      },
      {
        "family": "Abadir",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc. Int. Test Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "954,"
    ],
    "title": [
      "A new validation methodology combining test and formal verification for PowerPCTM microprocessor arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-C."
      },
      {
        "family": "Abadir",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. Design in Automation and Test Europe"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "273,"
    ],
    "title": [
      "Measuring the effectiveness of various design validation approaches for PowerPCTM microprocessor arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Krishnakumar",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "86,"
    ],
    "title": [
      "Automatic functional test generation using the extended finite state machine model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 16. R.C. Ho and M.A. Horowitz"
      }
    ],
    "citation-number": [
      "9-16"
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "146,"
    ],
    "title": [
      "Validation coverage analysis for complex digital designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moundanos",
        "given": "D."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      },
      {
        "family": "Hoskote",
        "given": "Y.V."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1998-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2,"
    ],
    "title": [
      "Abstraction techniques for validation coverage analysis and test generation"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Iwashita",
        "given": "H."
      },
      {
        "family": "Nakata",
        "given": "T."
      },
      {
        "family": "Hirose",
        "given": "F."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEICE Trans. on Information and Systems"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "747,"
    ],
    "title": [
      "Integrated design and test assistance for pipeline controllers"
    ],
    "type": "article-journal",
    "volume": [
      "D"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D.C."
      },
      {
        "family": "Siewiorek",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proc. Int. Symp. on Fault-Tolerant Computing"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "60,"
    ],
    "title": [
      "Functional test generation for pipelined computer implementations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "O’Krafka",
        "given": "B."
      },
      {
        "family": "Mandyam",
        "given": "S."
      },
      {
        "family": "Kreulen",
        "given": "J."
      },
      {
        "family": "Raghavan",
        "given": "R."
      },
      {
        "family": "Saha",
        "given": "A."
      },
      {
        "family": "Malik",
        "given": "N."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proc. Phoenix Conf. on Computers and Communications"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "38,"
    ],
    "title": [
      "MTPG: A portable test generator for cache-coherent multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iwashita",
        "given": "H."
      },
      {
        "family": "Kowatari",
        "given": "S."
      },
      {
        "family": "Nakata",
        "given": "T."
      },
      {
        "family": "Hirose",
        "given": "F."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "580,"
    ],
    "title": [
      "Automatic test program generation for pipelined processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R.C."
      },
      {
        "family": "Yang",
        "given": "C.H."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      },
      {
        "family": "Dill",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proc. Int. Symp. on Computer Architecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "404,"
    ],
    "title": [
      "Architecture validation for processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Geist",
        "given": "D."
      },
      {
        "family": "Farkas",
        "given": "M."
      },
      {
        "family": "Landver",
        "given": "A."
      },
      {
        "family": "Lichtenstein",
        "given": "Y."
      },
      {
        "family": "Ur",
        "given": "S."
      },
      {
        "family": "Wolfsthal",
        "given": "Y."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proc. Int. Test Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "143,"
    ],
    "title": [
      "Coverage-directed test generation using symbolic techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gateley",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "13,"
    ],
    "title": [
      "UltraSPARCTM-I emulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ganapathy",
        "given": "G."
      },
      {
        "family": "Narayan",
        "given": "R."
      },
      {
        "family": "Jorden",
        "given": "G."
      },
      {
        "family": "Fernandez",
        "given": "D."
      },
      {
        "family": "Wang",
        "given": "M."
      },
      {
        "family": "Nishimura",
        "given": "J."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "315,"
    ],
    "title": [
      "Hardware emulation for functional verification of K5"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bose",
        "given": "P."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proc. VLSI Test Symp"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "54,"
    ],
    "title": [
      "Performance test case generation for microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jamil",
        "given": "T."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Potentials"
    ],
    "date": [
      "1996-01"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "33,"
    ],
    "title": [
      "Fifth-generation microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Noyce",
        "given": "R.N."
      },
      {
        "given": "Microelectronics"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Scientific American"
    ],
    "date": [
      "1977-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "65,"
    ],
    "type": "article-journal",
    "volume": [
      "237"
    ]
  },
  {
    "author": [
      {
        "family": "Gowan",
        "given": "M.K."
      },
      {
        "family": "Biro",
        "given": "L.L."
      },
      {
        "family": "Jackson",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "726–731,"
    ],
    "title": [
      "Power considerations in the design of the Alpha 21264 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Matson",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "104–110,"
    ],
    "title": [
      "Circuit Implementation of a 600 MHz superscalar RISC microprocessor"
    ],
    "type": null,
    "volume": [
      "ICCD 98"
    ]
  },
  {
    "author": [
      {
        "family": "Posluszny",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "17–23,"
    ],
    "title": [
      "Design methodology for a 1.0 GHz microprocessor"
    ],
    "type": null,
    "volume": [
      "ICCD"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "27,"
    ],
    "title": [
      "The HP PA-8000 RISC CPU"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Gerosa",
        "given": "G."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "11,"
    ],
    "title": [
      "A 250 MHz 5-W PowerPC microprocessor with on-chip L2 cache controller"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "given": "Gronowski"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "676,"
    ],
    "title": [
      "High-performance microprocessor design"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Dala",
        "given": "A."
      },
      {
        "family": "Lev",
        "given": "L."
      },
      {
        "family": "Mitra",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of ICCD"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "118–123,"
    ],
    "title": [
      "Design of an efficient power distribution network for the UltraSPARC-ITM microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1998-10-26"
    ],
    "title": [
      "K7 Challenges Intel"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Sherwani",
        "given": "N."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1995"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Algorithms for VLSI Physical Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sait",
        "given": "S.M."
      },
      {
        "family": "Youssef",
        "given": "H."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "VLSI Physical Design Automation Theory and Practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.H.E."
      },
      {
        "family": "Eshraghian",
        "given": "K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Principles of CMOS VLSI Design — A Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "S.M."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "CMOS Digital Integrated Circuits Analysis and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "R.J."
      },
      {
        "family": "Li",
        "given": "H.W."
      },
      {
        "family": "Boyce",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "CMOS Circuit Design, Layout and Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "LaPotin",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "International Journal of High Speed Electronics"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "209,"
    ],
    "title": [
      "Early assessment of design, packaging and technology tradeoffs"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Bassak",
        "given": "G."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Integrated System Design Magazine"
    ],
    "date": [
      "1998-11"
    ],
    "title": [
      "Focus Report: IC physical design tools"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dorweiler",
        "given": "P.J."
      },
      {
        "family": "Moore",
        "given": "F.E."
      },
      {
        "family": "Josephson",
        "given": "D.D."
      },
      {
        "family": "Colon-Bonet",
        "given": "G.T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Hewlett-Packard Journal"
    ],
    "date": [
      "1997-08"
    ],
    "pages": [
      "16,"
    ],
    "title": [
      "Design methodologies and circuit design tradeoffs for the HP PA 8000 processor"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Feit",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1996-08"
    ],
    "pages": [
      "923,"
    ],
    "title": [
      "Automation of IC layout with analog constraints"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Trobough",
        "given": "D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Integrated System Design Magazine"
    ],
    "date": [
      "1998-08"
    ],
    "title": [
      "IC design drives array packages"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Farbarik"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of 1997 IEEE Multi-Chip Module Conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "125–129,"
    ],
    "title": [
      "CAD tools for area-distributed I/O pad packaging"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Preas",
        "given": "B.T."
      },
      {
        "family": "Lorenzetti",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Menlo Park, CA"
    ],
    "publisher": [
      "Benjamin Cummings"
    ],
    "title": [
      "Physical design automation of VLSI Systems, Introduction to Physical Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sherwani",
        "given": "N."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "1998-04"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Panel Discussion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sheperd",
        "given": "K.L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1997"
    ],
    "note": [
      "Schultz 97]."
    ],
    "pages": [
      "232–240,",
      "25"
    ],
    "title": [
      "Design methodology for the high performance G4 S/390 microprocessor, ICCAD"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Fair",
        "given": "H."
      },
      {
        "family": "Bailey",
        "given": "D."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "398–399,"
    ],
    "title": [
      "Clocking design and analysis for a 600 MHz alpha microprocessor, ISSCC Digest of Technical Papers"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 27. A. Dharchoudhury, R. Panda, D. Blauuw, and R. Vaidyanathan"
      }
    ],
    "citation-number": [
      "10-28"
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "738–743,"
    ],
    "title": [
      "Design and analysis of power distribution networks in PowerPC microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maniwa",
        "given": "R.T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Integrated System Design Magazine"
    ],
    "date": [
      "1997-08"
    ],
    "title": [
      "Focus report: design libraries"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Maniwa",
        "given": "T."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Integrated System Design Magazine"
    ],
    "date": [
      "1998-11"
    ],
    "title": [
      "Physical verification: challenges and problems for new designs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Inc., Proceedings of 32nd Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "19–22,"
    ],
    "title": [
      "CAD Methodology for the design of UltraSPARC-ITM microprocessor at Sun Microsystems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fong",
        "given": "J.C."
      },
      {
        "family": "Chan",
        "given": "H.K."
      },
      {
        "family": "Kruckenberg",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Hewlett-Packard Journal"
    ],
    "date": [
      "1997-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "40,"
    ],
    "title": [
      "Solving IC interconnect routing for an advanced PA-RISC processor"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W.J."
      },
      {
        "family": "Dunlop",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Menlo Park, CA"
    ],
    "publisher": [
      "Benjamin Cummings"
    ],
    "title": [
      "Symbolic layout and compaction, Chapter 6 in Physical Design Automation of VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bassak",
        "given": "G."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Integrated System Design Magazine"
    ],
    "date": [
      "1998-02"
    ],
    "title": [
      "Focus report: physical verification tools"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "References 1. J. Turley"
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1998-01",
      "1990"
    ],
    "location": [
      "Morgan Kaufman, San Francisco, CA"
    ],
    "pages": [
      "14–18,",
      "2"
    ],
    "title": [
      "RISC volume gains but 68K still reigns",
      "Computer Architecture A Quantitative Approach"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the 8th International Symposium on Computer Architecture"
    ],
    "date": [
      "1981-05"
    ],
    "pages": [
      "135–14,"
    ],
    "title": [
      "A study of branch prediction strategies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hwu",
        "given": "W.W."
      },
      {
        "family": "Conte",
        "given": "T.M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1994-09"
    ],
    "pages": [
      "993–1003,"
    ],
    "title": [
      "The susceptibility of programs to context switching"
    ],
    "type": "article-journal",
    "volume": [
      "C-43"
    ]
  },
  {
    "author": [
      {
        "family": "Gwennap",
        "given": "L."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1997-02"
    ],
    "pages": [
      "1–9,"
    ],
    "title": [
      "Klamath extends P6 family"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Tomasulo",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1967-01"
    ],
    "pages": [
      "25–33,"
    ],
    "title": [
      "An efficient algorithm for exploiting multiple arithmetic units"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "J.R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the 10th ACM Symposium on Principles of Programming Languages"
    ],
    "date": [
      "1983-01"
    ],
    "pages": [
      "177–189,"
    ],
    "title": [
      "Conversion of control dependence to data dependence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kathail",
        "given": "V."
      },
      {
        "family": "Schlansker",
        "given": "M.S."
      },
      {
        "family": "Rau",
        "given": "B.R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1994-02"
    ],
    "genre": [
      "Tech. Rep. HPL-93-80,"
    ],
    "location": [
      "Palo Alto, CA"
    ],
    "publisher": [
      "Hewlett-Packard Laboratories"
    ],
    "title": [
      "HPL PlayDoh architecture specification: Version 1.0"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Mahlke",
        "given": "S.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "ACM Transactions on Computer Systems"
    ],
    "date": [
      "1993-11"
    ],
    "title": [
      "Sentinel scheduling: A model for compiler-controlled speculative execution"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "citation-number": [
      "10."
    ],
    "date": [
      "1998-10"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Embedded Microprocessor Forum"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "2."
    ],
    "title": [
      "Synopsys Module Compiler"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/products/datapath/datapath.html."
    ]
  },
  {
    "author": [
      {
        "family": "Chowdhary",
        "given": "A."
      },
      {
        "family": "Kale",
        "given": "S."
      },
      {
        "family": "Saripella",
        "given": "P."
      },
      {
        "family": "Sehgal",
        "given": "N.K."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A general approach for regularity extraction in datapath circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keating",
        "given": "M."
      },
      {
        "family": "Bricaud",
        "given": "P."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Reuse Methodology Manual for System-on-a-Chip Designs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Standard",
        "given": "I.E.E.E."
      },
      {
        "family": "Manual",
        "given": "V.H.D.L.Language Reference"
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1988"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "D."
      },
      {
        "family": "Moorby",
        "given": "P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1991"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "The Verilog Hardware Description Language"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "7."
    ],
    "title": [
      "Synopsys Behavioral Compiler"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/products/beh_syn/beh_syn.html."
    ]
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Narayan",
        "given": "S."
      },
      {
        "family": "Ramachandran",
        "given": "L."
      },
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Fung",
        "given": "P."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Transactions on (VLSI) Systems"
    ],
    "date": [
      "1996-03"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "System design methodologies: aiming at the 100 h design cycle"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Logic Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "C.H.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "PWS Publishing"
    ],
    "title": [
      "Digital Systems Design Using VHDL"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "11."
    ],
    "note": [
      "Synopsys Design Compiler,"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/products/logic/logic.html."
    ]
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Ramachandran",
        "given": "L."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Design Test Comput"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Introduction to high-level synthesis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Principles of Digital Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "genre": [
      "private communication."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Kuhn",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1983-12"
    ],
    "title": [
      "Guest editor’s Introduction: New VLSI tools"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jantsch",
        "given": "A."
      },
      {
        "family": "Hemani",
        "given": "A."
      },
      {
        "family": "Kumar",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Automation and Test in Europe"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "The Rugby Model: A Conceptual Frame for the Study of Modeling, Analysis and Synthesis Concepts of Electronic Systems, Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ku",
        "given": "D."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "Tech. Rep. CSL-TR-90-419,"
    ],
    "title": [
      "HardwareC — a language for hardware design, Stanford Univ"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Harel",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Comput. Programming"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Statecharts: A visual formalism for complex systems, Sci"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Hilfinger",
        "given": "P."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Anatomy of a Silicon Compiler"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Halbwachs",
        "given": "N."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Synchronous Programming of Reactive Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Narayan",
        "given": "S."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "694–706,"
    ],
    "title": [
      "SpecCharts: A VHDL frontend for embedded systems"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Liao",
        "given": "S.Y."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Design and Test of Computers, Apr"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Using a programming language for digital system design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N."
      },
      {
        "family": "Eshraghian",
        "given": "K."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Principles of CMOS VLSI Design: A Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nagel",
        "given": "L.W."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1975"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "Electrical Engineering and Computer Science, University of California"
    ],
    "title": [
      "SPICE2: a computer program to simulate semiconductor circuits, Memo ERL-M520, Dept"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Terman",
        "given": "C."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Advances in Computer-Aided Engineering Design"
    ],
    "date": [
      "1984"
    ],
    "publisher": [
      "JAI Press"
    ],
    "title": [
      "Timing simulation for large digital MOS circuits"
    ],
    "type": "chapter",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Navabi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1993"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "VHDL: Analysis and Modeling of Digital Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "1991"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "High Level VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ravikumar",
        "given": "C.P."
      },
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Jajoo",
        "given": "A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Eleventh International Conference on VLSI Design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "India"
    ],
    "title": [
      "Synthesis of testable RTL designs using adaptive simulated annealing algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Allen",
        "given": "C.-H.Wu"
      },
      {
        "family": "Lin",
        "given": "Steve Y.-L."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "High-Level Synthesis: Introduction to Chip and System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Memory, Microprocessor, and ASIC 30. M. Abramovici, M.A. Breuer, and A.D. Friedman"
      }
    ],
    "citation-number": [
      "12-28"
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Kime",
        "given": "C.R."
      },
      {
        "family": "Saluja",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Applications, IEEE Design & Test of Computers"
    ],
    "date": [
      "March/June 1993"
    ],
    "title": [
      "A tutorial on built-in self-test, Part 1. Principles, Part 2"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Avra",
        "given": "L."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of International Test Conference"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "463–472,"
    ],
    "title": [
      "Allocation and Assignment in High-Level Synthesis for Self-Testable Data Paths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "S.-P."
      },
      {
        "family": "Njinda",
        "given": "C."
      },
      {
        "family": "Breuer",
        "given": "M."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "71–89,"
    ],
    "title": [
      "Generating a family of testable designs using the BILBO methodology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "34."
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Benjamin/Cummings Publishing"
    ],
    "title": [
      "Contemporary Logic Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Logic Synthesis and Verification Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "title": [
      "Logic Design Principles, Prentice-Hall"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "37."
    ],
    "date": [
      "1984"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Transactions on CAD/ICAS, CAD-6"
    ],
    "date": [
      "1987-11"
    ],
    "title": [
      "MIS: a multiple-level logic optimization system"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "DAGON: Technology Binding and Local Optimization by DAG Matching"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "40."
    ],
    "publisher": [
      "Quickturn Emulation Tools"
    ],
    "type": "book",
    "url": [
      "http://www.quickturn.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Preas",
        "given": "B."
      },
      {
        "family": "Lorenzetti",
        "given": "M."
      }
    ],
    "citation-number": [
      "41."
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "Benjamin Cummings Publishing"
    ],
    "title": [
      "Physical Design Automation of VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sait",
        "given": "S.M."
      },
      {
        "family": "Youssef",
        "given": "H."
      }
    ],
    "citation-number": [
      "42."
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "VLSI Physical Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "43."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Modern VLSI Design: Systems on Silicon"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "European Solid-State Circuits Conference"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Differential current switch logic: a low power DCVS logic family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1994-12"
    ],
    "title": [
      "A survey of power estimation techniques in VLSI circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1996-01"
    ],
    "title": [
      "Power Minimization in IC Design: Principles and Applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "48."
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Dynamic Power Management: Design Techniques and CAD Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "M.B."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      },
      {
        "family": "Broderson",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1996-03"
    ],
    "title": [
      "Predictive system shutdown and other architectural techniques for energy efficient programmable computation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Paleologo",
        "given": "G.A."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Bogliolo",
        "given": "A."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proc. of 35th Design Automation Conference"
    ],
    "date": [
      "1998-06"
    ],
    "title": [
      "Policy optimization for dynamic power management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ramanathan",
        "given": "D."
      },
      {
        "family": "Irani",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "51."
    ],
    "note": [
      "submitted for publication."
    ],
    "title": [
      "Online power management algorithms for embedded systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Zorian",
        "given": "Y."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1997-10"
    ],
    "title": [
      "Introduction to core-based design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Engel",
        "given": "J.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1996-07"
    ],
    "issue": [
      "4)"
    ],
    "publisher": [
      "IBM"
    ],
    "title": [
      "Design methodology for IBM ASIC products"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "literal": "References 1. J. Rose, A.E. Gamal, and A. Sangiovanni-Vincentelli"
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1993-07"
    ],
    "pages": [
      "1013–1029,"
    ],
    "title": [
      "Architecture of field-programmable gate arrays"
    ],
    "type": "paper-conference",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "Inc., The Programmable Logic Data Book"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "A.C.T.E.L."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Data Book and Design Guide"
    ],
    "title": [
      "FPGA"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Gamal",
        "given": "A.E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1993-07"
    ],
    "pages": [
      "1057–1083,"
    ],
    "title": [
      "Synthesis methods for field programmable gate arrays"
    ],
    "type": "paper-conference",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1990-02"
    ],
    "pages": [
      "264–300,"
    ],
    "title": [
      "Multilevel logic synthesis"
    ],
    "type": "paper-conference",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "62–65,"
    ],
    "title": [
      "Multi-level logic optimization and the rectangular covering problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Nishizaki",
        "given": "Y."
      },
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "620–625,"
    ],
    "title": [
      "Logic synthesis for programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1987-11"
    ],
    "pages": [
      "1062–1081,"
    ],
    "title": [
      "MIS: A multiple-level logic optimization system"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6"
    ]
  },
  {
    "author": [
      {
        "family": "Bostick",
        "given": "D."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Jacoby",
        "given": "R."
      },
      {
        "family": "Lightner",
        "given": "M.R."
      },
      {
        "family": "Moceyunas",
        "given": "P."
      },
      {
        "family": "Morrison",
        "given": "C.R."
      },
      {
        "family": "Ravenscroft",
        "given": "D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "62–69,"
    ],
    "title": [
      "The boulder optimal logic design system"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "8:19 AM Logic Synthesis for Field Programmable Gate Array (FPGA) Technology"
    ],
    "date": [
      "1737",
      "2003-01-22"
    ],
    "pages": [
      "13–17"
    ],
    "title": [
      "Book Page 17 Wednesday"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Chung",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "613–619,"
    ],
    "title": [
      "Chortle: A technology mapping program for look-up tablebased field programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "227–233,"
    ],
    "title": [
      "Chortle-crf: Fast technology mapping for look-up table-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "568–575,"
    ],
    "title": [
      "Technology mapping of look-up table-based FPGAs for performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luba",
        "given": "T."
      },
      {
        "family": "Markowski",
        "given": "M."
      },
      {
        "family": "Zbierzchowski",
        "given": "B."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Euro ASIC"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "19–24,"
    ],
    "title": [
      "Logic decomposition for programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Filo",
        "given": "D."
      },
      {
        "family": "Yang",
        "given": "J.C.-Y."
      },
      {
        "family": "Mailhot",
        "given": "F."
      },
      {
        "family": "Micheli",
        "given": "G.D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "European Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "534–538,"
    ],
    "title": [
      "Technology mapping for a two-output RAM-based field programmable gate array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karplus",
        "given": "K."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "240–243,"
    ],
    "title": [
      "Xmap: a technology mapper for table-lookup field programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "380–386,"
    ],
    "title": [
      "An improved systhesis algorithm for multiplexer-based pga’s ACM/IEEE Design Automation Conference"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "564–567,"
    ],
    "title": [
      "Improved logic synthesis algorithms for table look up architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      },
      {
        "family": "Bouricious",
        "given": "W.G."
      },
      {
        "family": "Schneider",
        "given": "P.R."
      }
    ],
    "container-title": [
      "IEEE Trans. Electronic Computers"
    ],
    "date": [
      "1967"
    ],
    "pages": [
      "567,"
    ],
    "title": [
      "References 1",
      "Programmed algorithms to compute tests to detect and distinguish between failures in logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "215,"
    ],
    "title": [
      "An implicit enumeration algorithm to generate tests for combinational logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1979"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Freeman and Co"
    ],
    "title": [
      "Computers and Intractability – A Guide to the Theory of NP-Completeness, W.H"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      },
      {
        "family": "Shimono",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "1137,"
    ],
    "title": [
      "On the acceleration of test generation algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Marlett",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. 15th Design Automation Conf"
    ],
    "date": [
      "1978"
    ],
    "title": [
      "EBT: A comprehensive test generation technique for highly sequential circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "335"
    ]
  },
  {
    "author": [
      {
        "family": "Peterson",
        "given": "W.W."
      },
      {
        "family": "Weldon",
        "given": "E.J.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1972"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Error-Correcting Codes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "D.T."
      },
      {
        "family": "Woo",
        "given": "L.S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "1145,"
    ],
    "title": [
      "Exhaustive test pattern generation with constant weight vectors"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Barzilai",
        "given": "Z."
      },
      {
        "family": "Coppersmith",
        "given": "D."
      },
      {
        "family": "Rosenberg",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "190,"
    ],
    "title": [
      "Exhaustive generation of bit patterns with applications to VLSI testing"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Koenemann",
        "given": "B."
      },
      {
        "family": "Mucha",
        "given": "J."
      },
      {
        "family": "Zwiehoff",
        "given": "G."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "315,"
    ],
    "title": [
      "Built-in test for complex digital integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Bardell",
        "given": "P.H."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Int. Test. Conf"
    ],
    "date": [
      "1984"
    ],
    "title": [
      "Parallel pseudorandom sequences for built-in test, in Proc"
    ],
    "type": "article-journal",
    "volume": [
      "302"
    ]
  },
  {
    "author": [
      {
        "family": "LeBlanc",
        "given": "J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "42,"
    ],
    "title": [
      "LOCST: A built-in self-test technique"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Bhatt",
        "given": "S.N."
      },
      {
        "family": "Chung",
        "given": "F.R.K."
      },
      {
        "family": "Rosenberg",
        "given": "A.L."
      }
    ],
    "container-title": [
      "Proc. MIT Conference on Advanced Research in VLSI"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "91,"
    ],
    "title": [
      "References 1",
      "Partitioning Circuits for Improved Testability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jone",
        "given": "W.B."
      },
      {
        "family": "Papachristou",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. 26th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "A Coordinated Approach to Partitioning and Test Pattern Generation for Pseudoexhaustive Testing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kagaris",
        "given": "D."
      },
      {
        "family": "Tragoudas",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "526,"
    ],
    "title": [
      "Cost-Effective LFSR Synthesis for Optimal Pseudoexhaustive BIST Test Sets"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "R."
      },
      {
        "family": "Gupta",
        "given": "S.K."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. 30th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kagaris",
        "given": "D."
      },
      {
        "family": "Tragoudas",
        "given": "S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "229,"
    ],
    "title": [
      "Avoiding Linear Dependencies for LFSR Test Pattern Generators"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Reeb",
        "given": "B."
      },
      {
        "family": "Wunderlich",
        "given": "H.J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "European Design and Test Conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Deterministic Pattern Generation for Weighted Random Pattern Testing, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Kagaris",
        "given": "D."
      },
      {
        "family": "Tragoudas",
        "given": "S."
      },
      {
        "family": "Majumdar",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1405,"
    ],
    "title": [
      "On the Use of Counters for Reproducing Deterministic Test Sets"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Narayanan",
        "given": "S."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symposium"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "270,"
    ],
    "title": [
      "Asynchronous Multiple Scan Chains"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Saxe",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Algorithmica"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "5,"
    ],
    "title": [
      "Retiming Synchronous Circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Kagaris",
        "given": "D."
      },
      {
        "family": "Tragoudas",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "74,"
    ],
    "title": [
      "CAD Tools for BIST/DFT and Delay Faults 16-21 10",
      "Retiming-based Partial Scan"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Chakradhar",
        "given": "S.T."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. 31st Design Automation Conference"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Resynthesis and Retiming for Optimum Partial Scan"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "P."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proc. 32nd Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Partial Scan with Preselected Scan Signals"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "538,"
    ],
    "title": [
      "The BALLAST Methodology for Structured Partial Scan Design"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "El-Maleh",
        "given": "A."
      },
      {
        "family": "Marchok",
        "given": "T."
      },
      {
        "family": "Rajski",
        "given": "J."
      },
      {
        "family": "Maly",
        "given": "W."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. 32nd ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "On Test Set Preservation of Retimed Circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "341"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stroele",
        "given": "A.P."
      },
      {
        "family": "Wunderlich",
        "given": "H.-J."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "95,"
    ],
    "title": [
      "Test Register Insertion with Minimum Hardware Cost"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Boubezari",
        "given": "S."
      },
      {
        "family": "Kaminska",
        "given": "B."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "805,"
    ],
    "title": [
      "A Deterministic Built-In Self-Test Generator Based on Cellular Automata Structures"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Kagaris",
        "given": "D."
      },
      {
        "family": "Tragoudas",
        "given": "S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "European Design and Test Conference"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Cellular Automata for Generating Deterministic Test Sequences, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "77"
    ]
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Florlenza",
        "given": "D.O."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "McCarthy",
        "given": "T."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "VLSI Systems Design"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "20,"
    ],
    "title": [
      "Fault Simulation for Structured VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Miller",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "83,"
    ],
    "title": [
      "Critical Path Tracing: An Alternative to Fault Simulation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Chen",
        "given": "H.-C."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. International Test Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Delay Testing for Robust Untestable Faults"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lam",
        "given": "W.K."
      },
      {
        "family": "Saldhana",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proc. Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Delay Fault Coverage and Performance Tradeoffs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gharaybeh",
        "given": "M.A."
      },
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proc. International Test Conference"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "139,"
    ],
    "title": [
      "Classification and Test Generation for Path-Delay Faults Using Stuck-Fault Tests"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pomeranz",
        "given": "I."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Uppalui",
        "given": "P."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "1505,"
    ],
    "title": [
      "NEST: An Nonenumerative Test Generation Method for Path Delay Faults in Combinational Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Karayiannis",
        "given": "D."
      },
      {
        "family": "Tragoudas",
        "given": "S."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. International Test Conference"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "443,"
    ],
    "title": [
      "ATPD: An Automatic Test Pattern Generator for Path Delay Faults"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "245,"
    ],
    "title": [
      "Delay Test Generation: A Hardware Perspective"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Gharaybeh",
        "given": "M.A."
      },
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. International Test Conference"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "276,"
    ],
    "title": [
      "An Exact Non-Enumerative Fault Simulator for Path-Delay Faults"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pomeranz",
        "given": "I."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "240,"
    ],
    "title": [
      "An Efficient Nonenumerative Method to Estimate the Path Delay Fault Coverage in Combinational Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Kagaris",
        "given": "D."
      },
      {
        "family": "Tragoudas",
        "given": "S."
      },
      {
        "family": "Karayiannis",
        "given": "D."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "309,"
    ],
    "title": [
      "Improved Nonenumerative Path Delay Fault Coverage Estimation Based on Optimal Polynomial Time Algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Heragu",
        "given": "K."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "759,"
    ],
    "title": [
      "Improving a Nonenumerative Method to Estimate Path Delay Fault Coverage"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  }
]
