* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Dec 23 2017 14:22:27

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 6 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  64
    LUTs:                 101
    RAMs:                 0
    IOBs:                 4
    GBs:                  3
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 105/3520
        Combinational Logic Cells: 41       out of   3520      1.16477%
        Sequential Logic Cells:    64       out of   3520      1.81818%
        Logic Tiles:               20       out of   440       4.54545%
    Registers: 
        Logic Registers:           64       out of   3520      1.81818%
        IO Registers:              0        out of   880       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   107       2.80374%
        Output Pins:               1        out of   107       0.934579%
        InOut Pins:                0        out of   107       0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   28        0%
    Bank 1: 0        out of   29        0%
    Bank 0: 1        out of   27        3.7037%
    Bank 2: 3        out of   23        13.0435%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    63          Input      SB_LVCMOS    No       2        Simple Input   switch_dn  
    64          Input      SB_LVCMOS    No       2        Simple Input   switch_up  
    129         Input      SB_LVCMOS    No       0        Simple Input   CLK        

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    71          Output     SB_LVCMOS    No       2        Simple Output  PWM_PIN    

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name  
    -------------  -------  ---------  ------  -----------  
    7              0        IO         64      CLK_0_c_g    
    4              0                   17      d2.idle_i_g  
    6              3                   17      d1.idle_i_g  
