# ALU_Structral_verilog
 Simple structral design for a ALU in verilog
