Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Sep 16 16:32:18 2019
| Host         : MinuxBox running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/pwm_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.902      -57.463                     96                 4762        0.057        0.000                      0                 4762        2.000        0.000                       0                  1987  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
sys_clock                            {0.000 4.000}        8.000           125.000         
  clk_out1_ControllerBD_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_ControllerBD_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                11.875        0.000                      0                 3200        0.058        0.000                      0                 3200        9.020        0.000                       0                  1445  
sys_clock                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_ControllerBD_clk_wiz_0_0       -0.902      -57.463                     96                 1556        0.209        0.000                      0                 1556        4.500        0.000                       0                   538  
  clkfbout_ControllerBD_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_ControllerBD_clk_wiz_0_0  clk_fpga_0                               4.113        0.000                      0                   24        0.057        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_ControllerBD_clk_wiz_0_0  clk_out1_ControllerBD_clk_wiz_0_0        7.688        0.000                      0                    6        0.581        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.875ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 1.244ns (15.961%)  route 6.550ns (84.039%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.680     2.988    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X8Y42          FDSE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDSE (Prop_fdse_C_Q)         0.518     3.506 f  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.445     4.951    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X0Y46          LUT3 (Prop_lut3_I1_O)        0.150     5.101 f  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=30, routed)          2.422     7.524    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/E[0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.328     7.852 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__2/O
                         net (fo=5, routed)           1.046     8.897    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__2_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.124     9.021 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__2/O
                         net (fo=3, routed)           1.637    10.658    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_next_pending
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124    10.782 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq0_i_1__0/O
                         net (fo=1, routed)           0.000    10.782    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0_n_29
    SLICE_X7Y42          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.505    22.698    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X7Y42          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.031    22.657    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         22.657    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                 11.875    

Slack (MET) :             11.890ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 1.273ns (16.273%)  route 6.550ns (83.727%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.680     2.988    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X8Y42          FDSE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDSE (Prop_fdse_C_Q)         0.518     3.506 f  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.445     4.951    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X0Y46          LUT3 (Prop_lut3_I1_O)        0.150     5.101 f  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=30, routed)          2.422     7.524    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/E[0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.328     7.852 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__2/O
                         net (fo=5, routed)           1.046     8.897    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__2_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.124     9.021 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__2/O
                         net (fo=3, routed)           1.637    10.658    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_next_pending
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.153    10.811 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1__0/O
                         net (fo=1, routed)           0.000    10.811    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0_n_30
    SLICE_X7Y42          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.505    22.698    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X7Y42          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.075    22.701    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                 11.890    

Slack (MET) :             12.061ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 0.856ns (11.418%)  route 6.641ns (88.582%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.717     3.025    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y56          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=82, routed)          4.717     8.198    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X15Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.322 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_3/O
                         net (fo=1, routed)           0.646     8.967    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_3_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.091 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           1.278    10.370    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.152    10.522 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000    10.522    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X18Y47         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.501    22.694    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y47         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.116    22.809    
                         clock uncertainty           -0.302    22.507    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.075    22.582    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         22.582    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                 12.061    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 0.828ns (11.159%)  route 6.592ns (88.841%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.717     3.025    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y56          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=82, routed)          4.750     8.231    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[1]
    SLICE_X15Y38         LUT5 (Prop_lut5_I2_O)        0.124     8.355 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_2/O
                         net (fo=1, routed)           0.744     9.098    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_2_n_0
    SLICE_X17Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.222 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1/O
                         net (fo=2, routed)           1.099    10.321    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.445 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000    10.445    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X18Y47         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.501    22.694    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y47         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.116    22.809    
                         clock uncertainty           -0.302    22.507    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.031    22.538    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         22.538    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 12.093    

Slack (MET) :             12.125ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 0.963ns (13.041%)  route 6.421ns (86.959%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.717     3.025    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y56          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=82, routed)          4.388     7.832    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X15Y38         LUT5 (Prop_lut5_I3_O)        0.296     8.128 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_2/O
                         net (fo=1, routed)           1.171     9.299    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_2_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.423 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_1/O
                         net (fo=2, routed)           0.862    10.285    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_1_n_0
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.124    10.409 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000    10.409    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X21Y46         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y46         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism              0.116    22.807    
                         clock uncertainty           -0.302    22.505    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)        0.029    22.534    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         22.534    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 12.125    

Slack (MET) :             12.136ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 0.839ns (11.512%)  route 6.449ns (88.488%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.717     3.025    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y56          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=82, routed)          4.388     7.832    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X15Y38         LUT5 (Prop_lut5_I3_O)        0.296     8.128 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_2/O
                         net (fo=1, routed)           1.171     9.299    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_2_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.423 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_1/O
                         net (fo=2, routed)           0.890    10.313    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_1_n_0
    SLICE_X20Y46         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y46         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
                         clock pessimism              0.116    22.807    
                         clock uncertainty           -0.302    22.505    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.056    22.449    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         22.449    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 12.136    

Slack (MET) :             12.199ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 0.704ns (9.806%)  route 6.475ns (90.194%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.717     3.025    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y56          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=82, routed)          4.750     8.231    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[1]
    SLICE_X15Y38         LUT5 (Prop_lut5_I2_O)        0.124     8.355 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_2/O
                         net (fo=1, routed)           0.744     9.098    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_2_n_0
    SLICE_X17Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.222 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1/O
                         net (fo=2, routed)           0.982    10.204    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.500    22.693    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y46         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                         clock pessimism              0.116    22.808    
                         clock uncertainty           -0.302    22.506    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)       -0.103    22.403    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         22.403    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                 12.199    

Slack (MET) :             12.213ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 0.828ns (11.346%)  route 6.470ns (88.654%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.717     3.025    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y56          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=82, routed)          4.437     7.918    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[1]
    SLICE_X18Y40         LUT5 (Prop_lut5_I2_O)        0.124     8.042 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_2/O
                         net (fo=1, routed)           1.144     9.187    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_2_n_0
    SLICE_X17Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.311 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_1/O
                         net (fo=2, routed)           0.888    10.199    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]_i_1_n_0
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.323 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=1, routed)           0.000    10.323    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X17Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.501    22.694    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.116    22.809    
                         clock uncertainty           -0.302    22.507    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.029    22.536    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         22.536    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                 12.213    

Slack (MET) :             12.248ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 0.854ns (11.683%)  route 6.455ns (88.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.717     3.025    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y56          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=82, routed)          3.710     7.191    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.315 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_3/O
                         net (fo=17, routed)          1.528     8.843    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X20Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.967 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1/O
                         net (fo=2, routed)           1.218    10.184    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1_n_0
    SLICE_X17Y48         LUT3 (Prop_lut3_I0_O)        0.150    10.334 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000    10.334    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X17Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.501    22.694    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                         clock pessimism              0.116    22.809    
                         clock uncertainty           -0.302    22.507    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.075    22.582    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         22.582    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                 12.248    

Slack (MET) :             12.281ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 1.120ns (16.412%)  route 5.704ns (83.588%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.680     2.988    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X8Y42          FDSE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDSE (Prop_fdse_C_Q)         0.518     3.506 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.445     4.951    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X0Y46          LUT3 (Prop_lut3_I1_O)        0.150     5.101 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=30, routed)          2.772     7.873    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.328     8.201 f  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           0.764     8.965    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.124     9.089 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1/O
                         net (fo=5, routed)           0.724     9.812    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X6Y31          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.496    22.688    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y31          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.230    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X6Y31          FDRE (Setup_fdre_C_R)       -0.524    22.093    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                 12.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.564     0.905    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.116     1.162    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X16Y47         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.832     1.202    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y47         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X16Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.558     0.899    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=20, routed)          0.194     1.234    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X20Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.829     1.199    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDRE (Hold_fdre_C_R)         0.009     1.174    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.558     0.899    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=20, routed)          0.194     1.234    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X20Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.829     1.199    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDRE (Hold_fdre_C_R)         0.009     1.174    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.558     0.899    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=20, routed)          0.194     1.234    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X20Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.829     1.199    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDRE (Hold_fdre_C_R)         0.009     1.174    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.559     0.900    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y41         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.056     1.096    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X20Y41         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.829     1.199    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y41         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.286     0.913    
    SLICE_X20Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.030    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.476%)  route 0.252ns (57.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.562     0.903    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_aclk
    SLICE_X19Y52         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.252     1.295    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg2[11]
    SLICE_X17Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.340 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.340    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/reg_data_out[11]
    SLICE_X17Y49         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.832     1.202    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.150%)  route 0.249ns (63.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.581     0.922    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.249     1.312    Controller/ControllerBD_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.893     1.263    Controller/ControllerBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    Controller/ControllerBD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.474%)  route 0.261ns (55.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.561     0.902    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X16Y55         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_arready_reg/Q
                         net (fo=6, routed)           0.261     1.327    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_arready
    SLICE_X16Y48         LUT4 (Prop_lut4_I2_O)        0.045     1.372 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.372    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X16Y48         FDSE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.832     1.202    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X16Y48         FDSE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y48         FDSE (Hold_fdse_C_D)         0.120     1.293    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.727%)  route 0.161ns (53.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.559     0.900    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y42         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.161     1.201    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X16Y42         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.830     1.200    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y42         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.327%)  route 0.218ns (60.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.557     0.898    Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y57         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=20, routed)          0.218     1.256    Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X20Y57         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.828     1.198    Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y57         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y57         FDRE (Hold_fdre_C_R)         0.009     1.173    Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X13Y57   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X16Y48   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X16Y48   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X16Y55   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y57   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y57   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y57   Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y54   Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_wready_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X5Y54    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y54    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y54    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y54    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y54    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y55    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y55    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y60   Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y60   Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y60   Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y60   Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y43   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y47   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y47   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y50   Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y47   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y47   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y43   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y43   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y50   Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y54    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ControllerBD_clk_wiz_0_0
  To Clock:  clk_out1_ControllerBD_clk_wiz_0_0

Setup :           96  Failing Endpoints,  Worst Slack       -0.902ns,  Total Violation      -57.463ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.846ns  (logic 4.808ns (44.331%)  route 6.038ns (55.669%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.683    -0.675    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X11Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.219 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_counter_reg[9]/Q
                         net (fo=24, routed)          0.676     0.457    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_counter_reg[9]
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.124     0.581 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[1]_i_55/O
                         net (fo=1, routed)           0.706     1.287    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[1]_i_55_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.813 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.813    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.035 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]_i_21/O[0]
                         net (fo=2, routed)           0.929     2.963    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]_i_21_n_7
    SLICE_X15Y43         LUT3 (Prop_lut3_I1_O)        0.328     3.291 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.690     3.981    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[1]_i_13_n_0
    SLICE_X15Y43         LUT4 (Prop_lut4_I3_O)        0.327     4.308 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.308    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[1]_i_17_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.709 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.709    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.823 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.823    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.136 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[5]_i_2/O[3]
                         net (fo=12, routed)          0.754     5.891    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_68
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.306     6.197 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_3_dutycycle_o[11]_i_80/O
                         net (fo=1, routed)           0.636     6.832    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_3_dutycycle_o[11]_i_80_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.230 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_3_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.230    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_3_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.564 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_3_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.661     8.225    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X18Y45         LUT4 (Prop_lut4_I2_O)        0.303     8.528 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[11]_i_27/O
                         net (fo=1, routed)           0.000     8.528    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[11]_i_27_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.060 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.986    10.046    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X20Y44         LUT5 (Prop_lut5_I1_O)        0.124    10.170 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[1]_i_1/O
                         net (fo=1, routed)           0.000    10.170    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[1]_i_1_n_0
    SLICE_X20Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.502     8.671    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X20Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]/C
                         clock pessimism              0.588     9.259    
                         clock uncertainty           -0.072     9.187    
    SLICE_X20Y44         FDRE (Setup_fdre_C_D)        0.081     9.268    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[1]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.812ns  (logic 4.772ns (44.135%)  route 6.040ns (55.865%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.657    -0.701    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X19Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.959     0.714    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]
    SLICE_X20Y25         LUT3 (Prop_lut3_I1_O)        0.124     0.838 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_60/O
                         net (fo=1, routed)           0.636     1.474    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_60_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.859 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.859    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.098 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24/O[2]
                         net (fo=3, routed)           0.654     2.752    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24_n_5
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.328     3.080 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15/O
                         net (fo=2, routed)           0.666     3.746    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I3_O)        0.326     4.072 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19/O
                         net (fo=1, routed)           0.000     4.072    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.622 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.622    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.736    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.070 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]_i_2/O[1]
                         net (fo=11, routed)          0.635     5.705    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_96
    SLICE_X21Y28         LUT3 (Prop_lut3_I1_O)        0.303     6.008 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_80/O
                         net (fo=1, routed)           0.776     6.784    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_80_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.182 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.182    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_28/O[2]
                         net (fo=3, routed)           0.739     8.160    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_0[2]
    SLICE_X14Y27         LUT4 (Prop_lut4_I2_O)        0.302     8.462 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.462    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_26_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.012 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.975     9.987    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    10.111 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[6]_i_1/O
                         net (fo=1, routed)           0.000    10.111    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[6]_i_1_n_0
    SLICE_X13Y28         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.498     8.667    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X13Y28         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[6]/C
                         clock pessimism              0.588     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.029     9.212    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[6]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.894ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.809ns  (logic 4.772ns (44.148%)  route 6.037ns (55.852%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.657    -0.701    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X19Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.959     0.714    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]
    SLICE_X20Y25         LUT3 (Prop_lut3_I1_O)        0.124     0.838 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_60/O
                         net (fo=1, routed)           0.636     1.474    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_60_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.859 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.859    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.098 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24/O[2]
                         net (fo=3, routed)           0.654     2.752    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24_n_5
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.328     3.080 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15/O
                         net (fo=2, routed)           0.666     3.746    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I3_O)        0.326     4.072 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19/O
                         net (fo=1, routed)           0.000     4.072    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.622 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.622    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.736    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.070 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]_i_2/O[1]
                         net (fo=11, routed)          0.635     5.705    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_96
    SLICE_X21Y28         LUT3 (Prop_lut3_I1_O)        0.303     6.008 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_80/O
                         net (fo=1, routed)           0.776     6.784    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_80_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.182 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.182    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_28/O[2]
                         net (fo=3, routed)           0.739     8.160    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_0[2]
    SLICE_X14Y27         LUT4 (Prop_lut4_I2_O)        0.302     8.462 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.462    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_26_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.012 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.972     9.984    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    10.108 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[5]_i_1/O
                         net (fo=1, routed)           0.000    10.108    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[5]_i_1_n_0
    SLICE_X13Y28         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.498     8.667    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X13Y28         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]/C
                         clock pessimism              0.588     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.031     9.214    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                 -0.894    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.745ns  (logic 4.934ns (45.917%)  route 5.811ns (54.083%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.721    -0.637    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X1Y35          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.181 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_counter_reg[8]/Q
                         net (fo=24, routed)          0.692     0.511    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_counter_reg[8]
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.124     0.635 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[1]_i_41/O
                         net (fo=1, routed)           0.726     1.361    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[1]_i_41_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.881 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.881    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[1]_i_22_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.998 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.998    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[5]_i_12_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.217 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[9]_i_11/O[0]
                         net (fo=2, routed)           0.685     2.902    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[9]_i_11_n_7
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.321     3.223 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[5]_i_5/O
                         net (fo=2, routed)           0.666     3.889    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[5]_i_5_n_0
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.326     4.215 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[5]_i_9/O
                         net (fo=1, routed)           0.000     4.215    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[5]_i_9_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.765 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.765    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[5]_i_2_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.078 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[9]_i_2/O[3]
                         net (fo=10, routed)          0.588     5.666    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_20
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.306     5.972 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_1_dutycycle_o[11]_i_79/O
                         net (fo=1, routed)           0.696     6.668    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_1_dutycycle_o[11]_i_79_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.064 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_1_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.064    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_1_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.387 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_1_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.773     8.160    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X10Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.466 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.466    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[11]_i_26_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.999 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.985     9.984    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I1_O)        0.124    10.108 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[4]_i_1/O
                         net (fo=1, routed)           0.000    10.108    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[4]_i_1_n_0
    SLICE_X14Y39         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.502     8.671    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X14Y39         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[4]/C
                         clock pessimism              0.588     9.259    
                         clock uncertainty           -0.072     9.187    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)        0.031     9.218    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[4]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 4.772ns (44.193%)  route 6.026ns (55.806%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 8.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.657    -0.701    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X19Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.959     0.714    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]
    SLICE_X20Y25         LUT3 (Prop_lut3_I1_O)        0.124     0.838 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_60/O
                         net (fo=1, routed)           0.636     1.474    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_60_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.859 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.859    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.098 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24/O[2]
                         net (fo=3, routed)           0.654     2.752    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24_n_5
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.328     3.080 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15/O
                         net (fo=2, routed)           0.666     3.746    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I3_O)        0.326     4.072 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19/O
                         net (fo=1, routed)           0.000     4.072    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.622 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.622    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.736    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.070 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]_i_2/O[1]
                         net (fo=11, routed)          0.635     5.705    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_96
    SLICE_X21Y28         LUT3 (Prop_lut3_I1_O)        0.303     6.008 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_80/O
                         net (fo=1, routed)           0.776     6.784    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_80_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.182 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.182    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_28/O[2]
                         net (fo=3, routed)           0.739     8.160    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_0[2]
    SLICE_X14Y27         LUT4 (Prop_lut4_I2_O)        0.302     8.462 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.462    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_26_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.012 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.961     9.973    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X13Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.097 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[4]_i_1/O
                         net (fo=1, routed)           0.000    10.097    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[4]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.496     8.665    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X13Y27         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[4]/C
                         clock pessimism              0.588     9.253    
                         clock uncertainty           -0.072     9.181    
    SLICE_X13Y27         FDRE (Setup_fdre_C_D)        0.029     9.210    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[4]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.882ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.795ns  (logic 4.772ns (44.206%)  route 6.023ns (55.794%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 8.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.657    -0.701    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X19Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.959     0.714    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[4]
    SLICE_X20Y25         LUT3 (Prop_lut3_I1_O)        0.124     0.838 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_60/O
                         net (fo=1, routed)           0.636     1.474    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_60_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.859 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.859    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.098 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24/O[2]
                         net (fo=3, routed)           0.654     2.752    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24_n_5
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.328     3.080 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15/O
                         net (fo=2, routed)           0.666     3.746    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I3_O)        0.326     4.072 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19/O
                         net (fo=1, routed)           0.000     4.072    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.622 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.622    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.736    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.070 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]_i_2/O[1]
                         net (fo=11, routed)          0.635     5.705    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_96
    SLICE_X21Y28         LUT3 (Prop_lut3_I1_O)        0.303     6.008 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_80/O
                         net (fo=1, routed)           0.776     6.784    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_80_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.182 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.182    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_28/O[2]
                         net (fo=3, routed)           0.739     8.160    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_0[2]
    SLICE_X14Y27         LUT4 (Prop_lut4_I2_O)        0.302     8.462 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.462    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_26_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.012 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.958     9.970    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X13Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.094 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[7]_i_1/O
                         net (fo=1, routed)           0.000    10.094    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[7]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.496     8.665    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X13Y27         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[7]/C
                         clock pessimism              0.588     9.253    
                         clock uncertainty           -0.072     9.181    
    SLICE_X13Y27         FDRE (Setup_fdre_C_D)        0.031     9.212    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 -0.882    

Slack (VIOLATED) :        -0.880ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.778ns  (logic 4.810ns (44.629%)  route 5.968ns (55.371%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.674    -0.684    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X29Y38         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/Q
                         net (fo=20, routed)          0.619     0.390    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124     0.514 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_61/O
                         net (fo=1, routed)           0.604     1.118    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_61_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.522 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.522    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.639 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.639    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.858 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21/O[0]
                         net (fo=2, routed)           0.993     2.852    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21_n_7
    SLICE_X24Y42         LUT3 (Prop_lut3_I1_O)        0.324     3.176 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.708     3.883    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_13_n_0
    SLICE_X24Y42         LUT4 (Prop_lut4_I3_O)        0.331     4.214 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.214    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_17_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.590 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.590    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.905 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          0.804     5.710    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_170
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.307     6.017 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_82/O
                         net (fo=1, routed)           0.623     6.640    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_82_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.166 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.166    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.500 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.784     8.284    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X23Y47         LUT4 (Prop_lut4_I1_O)        0.303     8.587 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.587    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_26_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.833     9.970    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.094 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[10]_i_1/O
                         net (fo=1, routed)           0.000    10.094    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[10]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.499     8.668    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X23Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[10]/C
                         clock pessimism              0.588     9.256    
                         clock uncertainty           -0.072     9.184    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.029     9.213    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[10]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 -0.880    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.775ns  (logic 4.810ns (44.641%)  route 5.965ns (55.359%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.674    -0.684    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X29Y38         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/Q
                         net (fo=20, routed)          0.619     0.390    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124     0.514 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_61/O
                         net (fo=1, routed)           0.604     1.118    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_61_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.522 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.522    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.639 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.639    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.858 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21/O[0]
                         net (fo=2, routed)           0.993     2.852    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21_n_7
    SLICE_X24Y42         LUT3 (Prop_lut3_I1_O)        0.324     3.176 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.708     3.883    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_13_n_0
    SLICE_X24Y42         LUT4 (Prop_lut4_I3_O)        0.331     4.214 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.214    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_17_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.590 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.590    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.905 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          0.804     5.710    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_170
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.307     6.017 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_82/O
                         net (fo=1, routed)           0.623     6.640    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_82_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.166 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.166    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.500 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.784     8.284    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X23Y47         LUT4 (Prop_lut4_I1_O)        0.303     8.587 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.587    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_26_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.830     9.967    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.091 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_3/O
                         net (fo=1, routed)           0.000    10.091    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_3_n_0
    SLICE_X23Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.499     8.668    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X23Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]/C
                         clock pessimism              0.588     9.256    
                         clock uncertainty           -0.072     9.184    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.031     9.215    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.855ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.755ns  (logic 4.810ns (44.725%)  route 5.945ns (55.275%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.674    -0.684    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X29Y38         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/Q
                         net (fo=20, routed)          0.619     0.390    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124     0.514 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_61/O
                         net (fo=1, routed)           0.604     1.118    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_61_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.522 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.522    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.639 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.639    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.858 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21/O[0]
                         net (fo=2, routed)           0.993     2.852    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21_n_7
    SLICE_X24Y42         LUT3 (Prop_lut3_I1_O)        0.324     3.176 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.708     3.883    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_13_n_0
    SLICE_X24Y42         LUT4 (Prop_lut4_I3_O)        0.331     4.214 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.214    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_17_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.590 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.590    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.905 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          0.804     5.710    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_170
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.307     6.017 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_82/O
                         net (fo=1, routed)           0.623     6.640    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_82_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.166 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.166    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.500 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.784     8.284    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X23Y47         LUT4 (Prop_lut4_I1_O)        0.303     8.587 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.587    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_26_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.809     9.946    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.070 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[5]_i_1/O
                         net (fo=1, routed)           0.000    10.070    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[5]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.499     8.668    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X22Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]/C
                         clock pessimism              0.588     9.256    
                         clock uncertainty           -0.072     9.184    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)        0.031     9.215    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 -0.855    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 4.810ns (44.742%)  route 5.941ns (55.258%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.674    -0.684    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X29Y38         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]/Q
                         net (fo=20, routed)          0.619     0.390    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[3]
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124     0.514 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_61/O
                         net (fo=1, routed)           0.604     1.118    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_61_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.522 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.522    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.639 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.639    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.858 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21/O[0]
                         net (fo=2, routed)           0.993     2.852    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21_n_7
    SLICE_X24Y42         LUT3 (Prop_lut3_I1_O)        0.324     3.176 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.708     3.883    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_13_n_0
    SLICE_X24Y42         LUT4 (Prop_lut4_I3_O)        0.331     4.214 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.214    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_17_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.590 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.590    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.905 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          0.804     5.710    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_170
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.307     6.017 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_82/O
                         net (fo=1, routed)           0.623     6.640    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_82_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.166 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.166    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.500 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.784     8.284    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X23Y47         LUT4 (Prop_lut4_I1_O)        0.303     8.587 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.587    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_26_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.805     9.942    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.066 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.066    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[3]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.499     8.668    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X22Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[3]/C
                         clock pessimism              0.588     9.256    
                         clock uncertainty           -0.072     9.184    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)        0.029     9.213    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[3]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                 -0.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X0Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.321 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.117    -0.205    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg_n_0_[0]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.048    -0.157 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/p_0_in__0[2]
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/C
                         clock pessimism              0.247    -0.472    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.107    -0.365    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_stage_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_stage_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.563%)  route 0.155ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.556    -0.504    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X7Y26          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_stage_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_stage_1_reg/Q
                         net (fo=6, routed)           0.155    -0.208    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_stage_1
    SLICE_X7Y27          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_stage_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.823    -0.740    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X7Y27          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_stage_2_reg/C
                         clock pessimism              0.250    -0.489    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.070    -0.419    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_stage_2_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/Q
                         net (fo=2, routed)           0.120    -0.224    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[5]
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/p_0_in__0[5]
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
                         clock pessimism              0.234    -0.485    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.092    -0.393    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X0Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.321 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.117    -0.205    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg_n_0_[0]
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.045    -0.160 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/p_0_in__0[1]
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                         clock pessimism              0.247    -0.472    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.091    -0.381    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.185ns (30.046%)  route 0.431ns (69.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.552    -0.508    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X25Y27         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_counter_reg[17]/Q
                         net (fo=34, routed)          0.431     0.063    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_counter_reg[17]
    SLICE_X19Y31         LUT5 (Prop_lut5_I2_O)        0.044     0.107 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.107    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o[4]_i_1_n_0
    SLICE_X19Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.824    -0.739    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X19Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[4]/C
                         clock pessimism              0.498    -0.241    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.107    -0.134    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.169    -0.175    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.043    -0.132 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/p_0_in__0[4]
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/C
                         clock pessimism              0.234    -0.485    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.107    -0.378    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.560    -0.500    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X21Y39         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[27]/Q
                         net (fo=3, routed)           0.118    -0.241    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[27]
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.133 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[24]_i_1_n_4
    SLICE_X21Y39         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.830    -0.733    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X21Y39         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[27]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.105    -0.395    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.169    -0.175    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[1]
    SLICE_X1Y63          LUT4 (Prop_lut4_I0_O)        0.045    -0.130 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/p_0_in__0[3]
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                         clock pessimism              0.234    -0.485    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.092    -0.393    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.558    -0.502    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X21Y35         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.241    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[11]
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.133 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[8]_i_1_n_4
    SLICE_X21Y35         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.827    -0.736    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X21Y35         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[11]/C
                         clock pessimism              0.233    -0.502    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.105    -0.397    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.560    -0.500    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X21Y38         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.239    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[23]
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.131 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[20]_i_1_n_4
    SLICE_X21Y38         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.830    -0.733    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X21Y38         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[23]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.105    -0.395    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ControllerBD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y40      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y40      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y40      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y42      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y31     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y31     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y41     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y41     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ControllerBD_clk_wiz_0_0
  To Clock:  clkfbout_ControllerBD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ControllerBD_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Controller/ControllerBD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ControllerBD_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.883ns  (logic 0.580ns (6.529%)  route 8.303ns (93.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 9.319 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.677     9.319    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X14Y39         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     9.775 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[4]/Q
                         net (fo=1, routed)           8.303    18.078    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_1[4]
    SLICE_X18Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.202 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    18.202    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[4]
    SLICE_X18Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X18Y41         FDRE (Setup_fdre_C_D)        0.029    22.315    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         22.315    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.260ns  (logic 0.580ns (7.022%)  route 7.680ns (92.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 9.319 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.677     9.319    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X17Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     9.775 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[0]/Q
                         net (fo=1, routed)           7.680    17.455    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_0[0]
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.579 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    17.579    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[0]
    SLICE_X18Y46         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.500    22.693    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y46         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    22.693    
                         clock uncertainty           -0.405    22.287    
    SLICE_X18Y46         FDRE (Setup_fdre_C_D)        0.029    22.316    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.316    
                         arrival time                         -17.579    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.104ns  (logic 0.580ns (7.157%)  route 7.524ns (92.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.666     9.308    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X17Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     9.764 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[7]/Q
                         net (fo=1, routed)           7.524    17.288    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_1[7]
    SLICE_X17Y32         LUT6 (Prop_lut6_I2_O)        0.124    17.412 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    17.412    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[23]
    SLICE_X17Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.492    22.684    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X17Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.405    22.279    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)        0.031    22.310    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         22.310    
                         arrival time                         -17.412    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.079ns  (logic 0.580ns (7.179%)  route 7.499ns (92.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.665     9.307    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X14Y28         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456     9.763 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[0]/Q
                         net (fo=1, routed)           7.499    17.261    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/Q[0]
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.385 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    17.385    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[16]
    SLICE_X16Y33         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.493    22.686    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X16Y33         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    22.686    
                         clock uncertainty           -0.405    22.280    
    SLICE_X16Y33         FDRE (Setup_fdre_C_D)        0.077    22.357    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         22.357    
                         arrival time                         -17.385    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.013ns  (logic 0.580ns (7.238%)  route 7.433ns (92.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 9.319 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.677     9.319    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X17Y45         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.456     9.775 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[7]/Q
                         net (fo=1, routed)           7.433    17.208    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_0[7]
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.124    17.332 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    17.332    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[7]
    SLICE_X21Y45         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X21Y45         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.031    22.317    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.317    
                         arrival time                         -17.332    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.991ns  (logic 0.642ns (8.034%)  route 7.349ns (91.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.682ns = ( 9.318 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.676     9.318    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X20Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     9.836 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[2]/Q
                         net (fo=1, routed)           7.349    17.185    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_0[2]
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.309 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    17.309    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[2]
    SLICE_X21Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X21Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.031    22.317    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         22.317    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.673     9.315    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X25Y47         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.456     9.771 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]/Q
                         net (fo=1, routed)           7.339    17.109    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_2[1]
    SLICE_X21Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.233 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    17.233    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[1]
    SLICE_X21Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X21Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.029    22.315    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.315    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.878ns  (logic 0.580ns (7.363%)  route 7.298ns (92.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.671     9.313    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X7Y29          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     9.769 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[4]/Q
                         net (fo=1, routed)           7.298    17.066    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_0[4]
    SLICE_X18Y32         LUT6 (Prop_lut6_I1_O)        0.124    17.190 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    17.190    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[20]
    SLICE_X18Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.492    22.684    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.405    22.279    
    SLICE_X18Y32         FDRE (Setup_fdre_C_D)        0.029    22.308    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         22.308    
                         arrival time                         -17.190    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.855ns  (logic 0.642ns (8.173%)  route 7.213ns (91.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 9.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.682     9.324    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X12Y39         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     9.842 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[9]/Q
                         net (fo=1, routed)           7.213    17.055    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_1[9]
    SLICE_X19Y41         LUT6 (Prop_lut6_I1_O)        0.124    17.179 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    17.179    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[9]
    SLICE_X19Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X19Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.031    22.317    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.317    
                         arrival time                         -17.179    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.809ns  (logic 0.580ns (7.427%)  route 7.229ns (92.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.681     9.323    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X11Y38         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     9.779 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[5]/Q
                         net (fo=1, routed)           7.229    17.008    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_1[5]
    SLICE_X21Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.132 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    17.132    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[5]
    SLICE_X21Y45         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X21Y45         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.029    22.315    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.315    
                         arrival time                         -17.132    
  -------------------------------------------------------------------
                         slack                                  5.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.518ns (10.155%)  route 4.583ns (89.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.497    -1.334    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X28Y36         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.418    -0.916 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[8]/Q
                         net (fo=1, routed)           4.583     3.666    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_2[8]
    SLICE_X16Y32         LUT6 (Prop_lut6_I5_O)        0.100     3.766 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     3.766    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[24]
    SLICE_X16Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.665     2.973    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X16Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     2.973    
                         clock uncertainty            0.405     3.378    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.331     3.709    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 0.518ns (10.151%)  route 4.585ns (89.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.500    -1.331    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X8Y31          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.418    -0.913 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[3]/Q
                         net (fo=1, routed)           4.585     3.672    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_0[3]
    SLICE_X16Y33         LUT6 (Prop_lut6_I1_O)        0.100     3.772 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     3.772    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[19]
    SLICE_X16Y33         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.666     2.974    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X16Y33         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     2.974    
                         clock uncertainty            0.405     3.379    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.333     3.712    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.518ns (10.268%)  route 4.527ns (89.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.509    -1.322    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X10Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.418    -0.904 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[1]/Q
                         net (fo=1, routed)           4.527     3.622    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_1[1]
    SLICE_X21Y44         LUT6 (Prop_lut6_I1_O)        0.100     3.722 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.722    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[1]
    SLICE_X21Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.673     2.981    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X21Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.269     3.655    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.467ns (9.247%)  route 4.583ns (90.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.508    -1.323    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X13Y39         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[10]/Q
                         net (fo=1, routed)           4.583     3.627    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_1[10]
    SLICE_X19Y42         LUT6 (Prop_lut6_I1_O)        0.100     3.727 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     3.727    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[10]
    SLICE_X19Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.673     2.981    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X19Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.269     3.655    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.518ns (10.254%)  route 4.534ns (89.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.509    -1.322    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X10Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.418    -0.904 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[3]/Q
                         net (fo=1, routed)           4.534     3.630    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_1[3]
    SLICE_X19Y42         LUT6 (Prop_lut6_I1_O)        0.100     3.730 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.730    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[3]
    SLICE_X19Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.673     2.981    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X19Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.270     3.656    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.467ns (9.108%)  route 4.661ns (90.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.492    -1.339    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X14Y28         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.367    -0.972 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[10]/Q
                         net (fo=1, routed)           4.661     3.688    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/Q[10]
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.100     3.788 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     3.788    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[26]
    SLICE_X16Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.665     2.973    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X16Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000     2.973    
                         clock uncertainty            0.405     3.378    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.331     3.709    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.467ns (9.220%)  route 4.598ns (90.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.507    -1.324    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X11Y38         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.367    -0.957 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[6]/Q
                         net (fo=1, routed)           4.598     3.641    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_1[6]
    SLICE_X18Y41         LUT6 (Prop_lut6_I1_O)        0.100     3.741 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.741    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[6]
    SLICE_X18Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.673     2.981    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.270     3.656    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.467ns (9.218%)  route 4.599ns (90.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    -1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.499    -1.332    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y30          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.367    -0.965 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[6]/Q
                         net (fo=1, routed)           4.599     3.634    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_0[6]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.100     3.734 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     3.734    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[22]
    SLICE_X17Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.665     2.973    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X17Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     2.973    
                         clock uncertainty            0.405     3.378    
    SLICE_X17Y32         FDRE (Hold_fdre_C_D)         0.270     3.648    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.467ns (9.183%)  route 4.618ns (90.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.503    -1.328    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X17Y45         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[5]/Q
                         net (fo=1, routed)           4.618     3.657    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_0[5]
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.100     3.757 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     3.757    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[5]
    SLICE_X21Y45         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.673     2.981    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X21Y45         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.269     3.655    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.467ns (9.178%)  route 4.621ns (90.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.508    -1.323    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X13Y39         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o_reg[2]/Q
                         net (fo=1, routed)           4.621     3.665    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_1[2]
    SLICE_X21Y44         LUT6 (Prop_lut6_I1_O)        0.100     3.765 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.765    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[2]
    SLICE_X21Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.673     2.981    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X21Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.270     3.656    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.765    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ControllerBD_clk_wiz_0_0
  To Clock:  clk_out1_ControllerBD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.599%)  route 1.256ns (68.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.704    -0.654    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.509    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[3]
    SLICE_X1Y63          LUT5 (Prop_lut5_I3_O)        0.124     0.633 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.549     1.181    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.529     8.697    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                         clock pessimism              0.649     9.346    
                         clock uncertainty           -0.072     9.274    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405     8.869    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.599%)  route 1.256ns (68.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.704    -0.654    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.509    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[3]
    SLICE_X1Y63          LUT5 (Prop_lut5_I3_O)        0.124     0.633 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.549     1.181    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.529     8.697    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/C
                         clock pessimism              0.649     9.346    
                         clock uncertainty           -0.072     9.274    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405     8.869    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.599%)  route 1.256ns (68.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.704    -0.654    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.509    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[3]
    SLICE_X1Y63          LUT5 (Prop_lut5_I3_O)        0.124     0.633 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.549     1.181    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.529     8.697    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                         clock pessimism              0.649     9.346    
                         clock uncertainty           -0.072     9.274    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405     8.869    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.599%)  route 1.256ns (68.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.704    -0.654    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.509    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[3]
    SLICE_X1Y63          LUT5 (Prop_lut5_I3_O)        0.124     0.633 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.549     1.181    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.529     8.697    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/C
                         clock pessimism              0.649     9.346    
                         clock uncertainty           -0.072     9.274    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405     8.869    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.599%)  route 1.256ns (68.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.704    -0.654    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.509    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[3]
    SLICE_X1Y63          LUT5 (Prop_lut5_I3_O)        0.124     0.633 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.549     1.181    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.529     8.697    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
                         clock pessimism              0.649     9.346    
                         clock uncertainty           -0.072     9.274    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405     8.869    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.599%)  route 1.256ns (68.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.704    -0.654    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.509    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[3]
    SLICE_X1Y63          LUT5 (Prop_lut5_I3_O)        0.124     0.633 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.549     1.181    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X0Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         1.529     8.697    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X0Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/C
                         clock pessimism              0.627     9.324    
                         clock uncertainty           -0.072     9.252    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.319     8.933    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.295%)  route 0.341ns (64.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.344 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.198    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.045    -0.153 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.195     0.042    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X0Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X0Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/C
                         clock pessimism              0.247    -0.472    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.539    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.295%)  route 0.341ns (64.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.344 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.198    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.045    -0.153 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.195     0.042    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                         clock pessimism              0.234    -0.485    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.295%)  route 0.341ns (64.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.344 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.198    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.045    -0.153 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.195     0.042    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/C
                         clock pessimism              0.234    -0.485    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.295%)  route 0.341ns (64.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.344 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.198    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.045    -0.153 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.195     0.042    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                         clock pessimism              0.234    -0.485    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.295%)  route 0.341ns (64.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.344 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.198    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.045    -0.153 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.195     0.042    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/C
                         clock pessimism              0.234    -0.485    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.295%)  route 0.341ns (64.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.575    -0.485    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.344 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.198    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg__0[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.045    -0.153 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.195     0.042    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X1Y63          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=536, routed)         0.843    -0.720    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X1Y63          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
                         clock pessimism              0.234    -0.485    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.619    





