{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667410517361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667410517361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  2 20:35:17 2022 " "Processing started: Wed Nov  2 20:35:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667410517361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667410517361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_3 -c Test_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_3 -c Test_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667410517361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667410517516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wire_hz.v(12) " "Verilog HDL warning at wire_hz.v(12): extended using \"x\" or \"z\"" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667410524161 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "all_blocks.v(33) " "Verilog HDL warning at all_blocks.v(33): extended using \"x\" or \"z\"" {  } { { "src/all_blocks.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667410524161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/all_blocks.v 5 5 " "Found 5 design units, including 5 entities, in source file src/all_blocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../src/RAM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667410524163 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROM " "Found entity 2: ROM" {  } { { "../src/ROM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667410524163 ""} { "Info" "ISGN_ENTITY_NAME" "3 wire_hz " "Found entity 3: wire_hz" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667410524163 ""} { "Info" "ISGN_ENTITY_NAME" "4 buffer " "Found entity 4: buffer" {  } { { "../src/buffer.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667410524163 ""} { "Info" "ISGN_ENTITY_NAME" "5 all_blocks " "Found entity 5: all_blocks" {  } { { "src/all_blocks.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667410524163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667410524163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "all_blocks " "Elaborating entity \"all_blocks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667410524203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 all_blocks.v(32) " "Verilog HDL assignment warning at all_blocks.v(32): truncated value with size 32 to match size of target (13)" {  } { { "src/all_blocks.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667410524204 "|all_blocks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer buffer:buffer_1 " "Elaborating entity \"buffer\" for hierarchy \"buffer:buffer_1\"" {  } { { "src/all_blocks.v" "buffer_1" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667410524214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_1\"" {  } { { "src/all_blocks.v" "RAM_1" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667410524220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_1\"" {  } { { "src/all_blocks.v" "ROM_1" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667410524225 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 ROM.v(13) " "Net \"memory.data_a\" at ROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../src/ROM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667410524228 "|all_blocks|ROM:ROM_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 ROM.v(13) " "Net \"memory.waddr_a\" at ROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../src/ROM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667410524228 "|all_blocks|ROM:ROM_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 ROM.v(13) " "Net \"memory.we_a\" at ROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../src/ROM.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667410524228 "|all_blocks|ROM:ROM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_hz wire_hz:wire_hz_out_buffer " "Elaborating entity \"wire_hz\" for hierarchy \"wire_hz:wire_hz_out_buffer\"" {  } { { "src/all_blocks.v" "wire_hz_out_buffer" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667410524230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wire_hz.v(12) " "Verilog HDL assignment warning at wire_hz.v(12): truncated value with size 32 to match size of target (8)" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667410524230 "|all_blocks|wire_hz:wire_hz_out_buffer"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:RAM_1\|memory " "RAM logic \"RAM:RAM_1\|memory\" is uninferred due to asynchronous read logic" {  } { { "../src/RAM.v" "memory" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/RAM.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667410524392 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ROM:ROM_1\|memory " "RAM logic \"ROM:ROM_1\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/ROM.v" "memory" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1667410524392 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667410524392 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "buffer:buffer_1\|shifter_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"buffer:buffer_1\|shifter_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667410524504 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667410524504 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667410524504 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667410524504 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667410524504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buffer:buffer_1\|altshift_taps:shifter_rtl_0 " "Elaborated megafunction instantiation \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667410524593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buffer:buffer_1\|altshift_taps:shifter_rtl_0 " "Instantiated megafunction \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667410524593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667410524593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667410524593 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667410524593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_21m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_21m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_21m " "Found entity 1: shift_taps_21m" {  } { { "db/shift_taps_21m.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/shift_taps_21m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667410524625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667410524625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ql71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ql71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ql71 " "Found entity 1: altsyncram_ql71" {  } { { "db/altsyncram_ql71.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/altsyncram_ql71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667410524656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667410524656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3f " "Found entity 1: cntr_s3f" {  } { { "db/cntr_s3f.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/cntr_s3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667410524688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667410524688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/cmpr_erb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667410524720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667410524720 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_buffer\|out_data\[0\] buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a0 " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_buffer\|out_data\[0\]\" to the node \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a0\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_ram\|out_data\[0\] RAM:RAM_1\|memory " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_ram\|out_data\[0\]\" to the node \"RAM:RAM_1\|memory\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_buffer\|out_data\[1\] buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a1 " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_buffer\|out_data\[1\]\" to the node \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a1\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_ram\|out_data\[1\] RAM:RAM_1\|memory " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_ram\|out_data\[1\]\" to the node \"RAM:RAM_1\|memory\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_buffer\|out_data\[2\] buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a2 " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_buffer\|out_data\[2\]\" to the node \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a2\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_ram\|out_data\[2\] RAM:RAM_1\|memory " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_ram\|out_data\[2\]\" to the node \"RAM:RAM_1\|memory\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_buffer\|out_data\[3\] buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a3 " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_buffer\|out_data\[3\]\" to the node \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a3\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_ram\|out_data\[3\] RAM:RAM_1\|memory " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_ram\|out_data\[3\]\" to the node \"RAM:RAM_1\|memory\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_buffer\|out_data\[4\] buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a4 " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_buffer\|out_data\[4\]\" to the node \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a4\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_ram\|out_data\[4\] RAM:RAM_1\|memory " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_ram\|out_data\[4\]\" to the node \"RAM:RAM_1\|memory\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_buffer\|out_data\[5\] buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a5 " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_buffer\|out_data\[5\]\" to the node \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a5\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_ram\|out_data\[5\] RAM:RAM_1\|memory " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_ram\|out_data\[5\]\" to the node \"RAM:RAM_1\|memory\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_buffer\|out_data\[6\] buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a6 " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_buffer\|out_data\[6\]\" to the node \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a6\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_ram\|out_data\[6\] RAM:RAM_1\|memory " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_ram\|out_data\[6\]\" to the node \"RAM:RAM_1\|memory\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_buffer\|out_data\[7\] buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a7 " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_buffer\|out_data\[7\]\" to the node \"buffer:buffer_1\|altshift_taps:shifter_rtl_0\|shift_taps_21m:auto_generated\|altsyncram_ql71:altsyncram2\|ram_block3a7\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_in_ram\|out_data\[7\] RAM:RAM_1\|memory " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_in_ram\|out_data\[7\]\" to the node \"RAM:RAM_1\|memory\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524904 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667410524904 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_out_buffer\|out_data\[0\] wire_hz:wire_hz_in_buffer\|out_data\[0\] " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_out_buffer\|out_data\[0\]\" to the node \"wire_hz:wire_hz_in_buffer\|out_data\[0\]\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524905 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_out_buffer\|out_data\[1\] wire_hz:wire_hz_in_buffer\|out_data\[1\] " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_out_buffer\|out_data\[1\]\" to the node \"wire_hz:wire_hz_in_buffer\|out_data\[1\]\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524905 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_out_buffer\|out_data\[2\] wire_hz:wire_hz_in_buffer\|out_data\[2\] " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_out_buffer\|out_data\[2\]\" to the node \"wire_hz:wire_hz_in_buffer\|out_data\[2\]\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524905 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_out_buffer\|out_data\[3\] wire_hz:wire_hz_in_buffer\|out_data\[3\] " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_out_buffer\|out_data\[3\]\" to the node \"wire_hz:wire_hz_in_buffer\|out_data\[3\]\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524905 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_out_buffer\|out_data\[4\] wire_hz:wire_hz_in_buffer\|out_data\[4\] " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_out_buffer\|out_data\[4\]\" to the node \"wire_hz:wire_hz_in_buffer\|out_data\[4\]\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524905 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_out_buffer\|out_data\[5\] wire_hz:wire_hz_in_buffer\|out_data\[5\] " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_out_buffer\|out_data\[5\]\" to the node \"wire_hz:wire_hz_in_buffer\|out_data\[5\]\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524905 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_out_rom\|out_data\[6\] wire_hz:wire_hz_in_buffer\|out_data\[6\] " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_out_rom\|out_data\[6\]\" to the node \"wire_hz:wire_hz_in_buffer\|out_data\[6\]\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524905 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wire_hz:wire_hz_out_rom\|out_data\[7\] wire_hz:wire_hz_in_buffer\|out_data\[7\] " "Converted the fan-out from the tri-state buffer \"wire_hz:wire_hz_out_rom\|out_data\[7\]\" to the node \"wire_hz:wire_hz_in_buffer\|out_data\[7\]\" into an OR gate" {  } { { "../src/wire_hz.v" "" { Text "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667410524905 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667410524905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667410525039 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667410525386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/output_files/Test_3.map.smsg " "Generated suppressed messages file /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/output_files/Test_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667410525409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667410525481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667410525481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "563 " "Implemented 563 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667410525534 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667410525534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "539 " "Implemented 539 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667410525534 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667410525534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667410525534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667410525542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  2 20:35:25 2022 " "Processing ended: Wed Nov  2 20:35:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667410525542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667410525542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667410525542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667410525542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667410562984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667410562984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  2 20:36:02 2022 " "Processing started: Wed Nov  2 20:36:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667410562984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1667410562984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SIFO_Lab_3 -c Test_3 --netlist_type=sgate " "Command: quartus_npp SIFO_Lab_3 -c Test_3 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1667410562984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667410563052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  2 20:36:03 2022 " "Processing ended: Wed Nov  2 20:36:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667410563052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667410563052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667410563052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1667410563052 ""}
