// SPDX-License-Identifier: GPL-2.0+
/*
 * dts file for High-Tech Global ZRF8 Board
 *
 */

#include "include/dt-bindings/input/input.h"
#include "include/dt-bindings/gpio/gpio.h"
#include "include/dt-bindings/pinctrl/pinctrl-zynqmp.h"
#include "include/dt-bindings/phy/phy.h"

/ {
	model = "ZynqMP HTG-ZRF8 RevA";
	compatible = "xlnx,zynqmp-zcu111-revA", "xlnx,zynqmp-zcu111", "xlnx,zynqmp";

	leds {
		compatible = "gpio-leds";
		led-ds13 {
			label = "d6-grn";
			gpios = <&gpio 13 GPIO_ACTIVE_HIGH>;
			default-state = "off";
			linux,default-trigger = "oneshot";
		};

		led-ds20 {
			label = "d5-grn";
			gpios = <&gpio 20 GPIO_ACTIVE_HIGH>;
			default-state = "off";
			linux,default-trigger = "oneshot";
		};

		led-ds21 {
			label = "d4-red";
			gpios = <&gpio 21 GPIO_ACTIVE_HIGH>;
			default-state = "off";
			linux,default-trigger = "oneshot";
		};

		led-ds22 {
			label = "d3-red";
			gpios = <&gpio 22 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			linux,default-trigger = "heartbeat";
		};
	};

	/* 48MHz reference crystal (ZQ2) connected to SI5341 clock generator */
	ref48: ref48M {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <48000000>;
	};

    ams_hwmon {
        compatible = "iio-hwmon";
        io-channels = 
            /* VCC_PSPLL */ <&xilinx_ams 0>,
            /* VCC_PSBATT */ <&xilinx_ams 1>,
            /* VCCINT */ <&xilinx_ams 2>,
            /* VCCBRAM */ <&xilinx_ams 3>,
            /* VCCAUX */ <&xilinx_ams 4>,
            /* VCC_PSDDR_PLL */ <&xilinx_ams 5>,
            /* VCC_PSINTFP_DDR */ <&xilinx_ams 6>,
            /* Temp_LPD */ <&xilinx_ams 7>,
            /* Temp_FPD */ <&xilinx_ams 8>,
            /* VCC_PSINTLP */ <&xilinx_ams 9>,
            /* VCC_PSINTFP */ <&xilinx_ams 10>,
            /* VCC_PSAUX */ <&xilinx_ams 11>,
            /* skip VCC_PSINTFP_DDR */
            /* VCC_PSIO3 */ <&xilinx_ams 13>,
            /* VCC_PSIO0 */ <&xilinx_ams 14>,
            /* VCC_PSIO1 */ <&xilinx_ams 15>,
            /* VCC_PSIO2 */ <&xilinx_ams 16>,
            /* PS_MGTRAVCC */ <&xilinx_ams 17>,
            /* PS_MGTRAVTT */ <&xilinx_ams 18>,
            /* VCC_PSADC */ <&xilinx_ams 19>;
            /* skip entire PL block since we don't assume the PL is programmed */
    };

};

/* u21 - ethernet phy */
&gem3 {
	phy-handle = <&phy0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gem3_default>;
	phy0: ethernet-phy@c {
		reg = <0xc>;
		ti,rx-internal-delay = <0x8>;
		ti,tx-internal-delay = <0xa>;
		ti,fifo-depth = <0x1>;
		ti,dp83867-rxctrl-strap-quirk;
	};
};

&gpio {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio_default>;
};

&i2c0 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c0_default>;
	pinctrl-1 = <&pinctrl_i2c0_gpio>;
	scl-gpios = <&gpio 14 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio 15 GPIO_ACTIVE_HIGH>;

	i2c-mux@71 { /* u51 */
		compatible = "nxp,pca9548";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x71>;
		i2c@0 {
			/* NC */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};
		i2c@1 {
			/* NC */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
		};
		i2c@2 {
			/* DDR4 SODIMM */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;

			dev@1c { /* Temperature Sensor */
				compatible = "xxx";
				reg = <0x1c>;
			};
			dev@31 { /* set write protection */
				compatible = "xxx";
				reg = <0x31>;
			};
			dev@33 { /* clear write protection */
				compatible = "xxx";
				reg = <0x33>;
			};
			dev@54 { /* Serial Presence Detect (SPD) EEPROM */
				compatible = "xxx";
				reg = <0x54>;
			};
		};
		i2c@3 {
			/* VCXO - u69 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
		};
		i2c@4 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <4>;
			si5341: clock-generator@74 { /* SI5341 - U19 */
				compatible = "silabs,si5341";
				reg = <0x74>;
				#clock-cells = <2>;
				#address-cells = <1>;
				#size-cells = <0>;
				clocks = <&ref48>;
				clock-names = "xtal";
				clock-output-names = "si5341";

				/* pll-m-num and pll-m-den values come from ClockBuilderPro output and	*/
				/* are computed to minimize clock jitter for selected clock frequencies.*/
				/* For low-jitter performance, PLL output should be set such that the	*/
				/* synthesizers only need integer division to generate output rates.	*/
				/*   Values are output at registers 0x0235-0x023A (Numerator) and		*/
				/*   0x023B-0x023E (Demoninator)										*/
				silabs,pll-m-num = <0xd6d800>;
				silabs,pll-m-den = <0xc000>;

				si5341_0: out@0 {
					/* clk0 for PL-USER1 */
					reg = <0>;
					silabs,format = <1>;		/* Normal Differential output - 3.3V LVDS */
				};
				si5341_1: out@1 {
					/* clk1 for DDR4 SODIMM */
					reg = <1>;
					silabs,format = <1>;
				};
				si5341_2: out@2 {
					/* clk2 for FMC Mezzanine card */
					reg = <2>;
					silabs,format = <1>;
				};
				si5341_3: out@3 {
					/* clk3 for GTY 131 REF_CLK*/
					reg = <3>;
					silabs,format = <1>;
				};
				si5341_4: out@4 {
					/* clk4 for GTY 130 REF_CLK*/
					reg = <4>;
					silabs,format = <1>;
				};
				si5341_5: out@5 {
					/* clk5 for PL-USER2 */
					reg = <5>;
					silabs,format = <1>;
				};
				si5341_6: out@6 {
					/* clk6 for PS-GTR REF_CLK3, used for SATA?? */
					reg = <6>;
					silabs,format = <1>;
				};
				si5341_7: out@7 {
					/* clk7 for CLK_OUT SMA */
					reg = <7>;
					silabs,format = <1>;
				};
				si5341_8: out@8 {
					/* clk8 for PS-GTR REF_CLK2, used for USB3?? */
					reg = <8>;
					silabs,format = <1>;
				};
				si5341_9: out@9 {
					/* clk9 for PS-GTR REF_CLK2, used for DP?? */
					reg = <9>;
					silabs,format = <1>;
				};
			};
		};
		i2c@5 {
			/* NC */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <5>;
		};
		i2c@6 {
			/* NC */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <6>;
		};
		i2c@7 {
			/* FMC Mezzanine card */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <7>;
		};
	};
};

&pinctrl0 {
	status = "okay";
	pinctrl_i2c0_default: i2c0-default {
		mux {
			groups = "i2c0_3_grp";
			function = "i2c0";
		};

		conf {
			groups = "i2c0_3_grp";
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_i2c0_gpio: i2c0-gpio {
		mux {
			groups = "gpio0_14_grp", "gpio0_15_grp";
			function = "gpio0";
		};

		conf {
			groups = "gpio0_14_grp", "gpio0_15_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_uart0_default: uart0-default {
		mux {
			groups = "uart0_4_grp";
			function = "uart0";
		};

		conf {
			groups = "uart0_4_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO18";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO19";
			bias-disable;
		};
	};

	pinctrl_usb0_default: usb0-default {
		mux {
			groups = "usb0_0_grp";
			function = "usb0";
		};

		conf {
			groups = "usb0_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO52", "MIO53", "MIO55";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO54", "MIO56", "MIO57", "MIO58", "MIO59",
			       "MIO60", "MIO61", "MIO62", "MIO63";
			bias-disable;
		};
	};

	pinctrl_gem3_default: gem3-default {
		mux {
			function = "ethernet3";
			groups = "ethernet3_0_grp";
		};

		conf {
			groups = "ethernet3_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO70", "MIO71", "MIO72", "MIO73", "MIO74",
									"MIO75";
			bias-high-impedance;
			low-power-disable;
		};

		conf-tx {
			pins = "MIO64", "MIO65", "MIO66", "MIO67", "MIO68",
									"MIO69";
			bias-disable;
			low-power-enable;
		};

		mux-mdio {
			function = "mdio3";
			groups = "mdio3_0_grp";
		};

		conf-mdio {
			groups = "mdio3_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
			bias-disable;
		};
	};

	pinctrl_sdhci1_default: sdhci1-default {
		mux {
			groups = "sdio1_0_grp";
			function = "sdio1";
		};

		conf {
			groups = "sdio1_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
			bias-disable;
		};

		mux-cd {
			groups = "sdio1_cd_0_grp";
			function = "sdio1_cd";
		};

		conf-cd {
			groups = "sdio1_cd_0_grp";
			bias-high-impedance;
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

	};

	pinctrl_gpio_default: gpio-default {
		mux {
			function = "gpio0";
			groups = "gpio0_13_grp", "gpio0_20_grp", "gpio0_21_grp", "gpio0_22_grp";
		};

		conf {
			groups = "gpio0_13_grp", "gpio0_20_grp", "gpio0_21_grp", "gpio0_22_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-pull-none {
			pins = "MIO13", "MIO20", "MIO21", "MIO22";
			bias-disable;
		};
	};
};

&qspi {
	is-dual = <1>;
	flash@0 {
		compatible = "m25p80", "jedec,spi-nor"; /* 32MB */
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x0>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>; /* FIXME also DUAL configuration possible */
		spi-max-frequency = <108000000>; /* Based on DC1 spec */
		partition@0 { /* for testing purpose */
			label = "qspi-fsbl-uboot";
			reg = <0x0 0x100000>;
		};
		partition@100000 { /* for testing purpose */
			label = "qspi-linux";
			reg = <0x100000 0x500000>;
		};
		partition@600000 { /* for testing purpose */
			label = "qspi-device-tree";
			reg = <0x600000 0x20000>;
		};
		partition@620000 { /* for testing purpose */
			label = "qspi-rootfs";
			reg = <0x620000 0x5E0000>;
		};
	};
};

/*&psgtr {
	/* nc, dp, usb3, sata */
/*	clocks = <&si5341 0 9>, <&si5341 0 8>, <&si5341 0 6>;
	clock-names = "ref1", "ref2", "ref3";
};*/

/* SD1 with level shifter */
&sdhci1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sdhci1_default>;
	disable-wp;
	xlnx,mio-bank = <1>;
	/*
	 * This property should be removed for supporting UHS mode
	 */
	no-1-8-v;
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart0_default>;
};

/*&sata {
	/* SATA OOB timing settings */
/*	ceva,p0-cominit-params = /bits/ 8 <0x18 0x40 0x18 0x28>;
	ceva,p0-comwake-params = /bits/ 8 <0x06 0x14 0x08 0x0E>;
	ceva,p0-burst-params = /bits/ 8 <0x13 0x08 0x4A 0x06>;
	ceva,p0-retry-params = /bits/ 16 <0x96A4 0x3FFC>;
	ceva,p1-cominit-params = /bits/ 8 <0x18 0x40 0x18 0x28>;
	ceva,p1-comwake-params = /bits/ 8 <0x06 0x14 0x08 0x0E>;
	ceva,p1-burst-params = /bits/ 8 <0x13 0x08 0x4A 0x06>;
	ceva,p1-retry-params = /bits/ 16 <0x96A4 0x3FFC>;
	phy-names = "sata-phy";
	phys = <&psgtr 3 PHY_TYPE_SATA 1 3>;     /* need to fix this for ZRF8 board??? */
/*};*/


/* Enable system monitoring */
&xilinx_ams {
    status = "okay";
};

&ams_ps {
    status = "okay";
};
