// Seed: 3730618093
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  tri   id_2,
    output tri1  id_3,
    input  wor   id_4,
    output tri   id_5,
    output tri1  id_6,
    output uwire id_7,
    output wor   id_8,
    output tri0  id_9,
    input  tri   id_10,
    input  tri1  id_11,
    input  tri1  id_12,
    input  wire  id_13
);
  wire id_15 = id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    input wire id_5
    , id_8,
    input wor id_6
);
  assign id_0 = 1 ? 1 == {id_4 - 1, 1} : id_5;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_6,
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_4,
      id_5,
      id_5,
      id_6
  );
endmodule
