<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MDU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1609425594" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1609425594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609482885" xil_pn:in_ck="-8362760088155290375" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1609482885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ATControl.v"/>
      <outfile xil_pn:name="BrCmp.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CdtWECmp.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="D_Exc.v"/>
      <outfile xil_pn:name="D_part.v"/>
      <outfile xil_pn:name="Datapath.v"/>
      <outfile xil_pn:name="Dm.v"/>
      <outfile xil_pn:name="EXtoMEMreg.v"/>
      <outfile xil_pn:name="E_Exc.v"/>
      <outfile xil_pn:name="Ex_part.v"/>
      <outfile xil_pn:name="Ext.v"/>
      <outfile xil_pn:name="F_Exc.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IDtoEXreg.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="IF_part.v"/>
      <outfile xil_pn:name="IFtoIDreg.v"/>
      <outfile xil_pn:name="MDU.v"/>
      <outfile xil_pn:name="MDU_tb.v"/>
      <outfile xil_pn:name="MEM_part.v"/>
      <outfile xil_pn:name="MEMtoWBreg.v"/>
      <outfile xil_pn:name="MUX_4.v"/>
      <outfile xil_pn:name="M_Exc.v"/>
      <outfile xil_pn:name="NPCcalu.v"/>
      <outfile xil_pn:name="TransStallController.v"/>
      <outfile xil_pn:name="WB_part.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="settings.v"/>
      <outfile xil_pn:name="timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1609473724" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6247470219262508485" xil_pn:start_ts="1609473724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609473724" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5891769492316264291" xil_pn:start_ts="1609473724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609425594" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1609425594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609482885" xil_pn:in_ck="-8362760088155290375" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1609482885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ATControl.v"/>
      <outfile xil_pn:name="BrCmp.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CdtWECmp.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="D_Exc.v"/>
      <outfile xil_pn:name="D_part.v"/>
      <outfile xil_pn:name="Datapath.v"/>
      <outfile xil_pn:name="Dm.v"/>
      <outfile xil_pn:name="EXtoMEMreg.v"/>
      <outfile xil_pn:name="E_Exc.v"/>
      <outfile xil_pn:name="Ex_part.v"/>
      <outfile xil_pn:name="Ext.v"/>
      <outfile xil_pn:name="F_Exc.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IDtoEXreg.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="IF_part.v"/>
      <outfile xil_pn:name="IFtoIDreg.v"/>
      <outfile xil_pn:name="MDU.v"/>
      <outfile xil_pn:name="MDU_tb.v"/>
      <outfile xil_pn:name="MEM_part.v"/>
      <outfile xil_pn:name="MEMtoWBreg.v"/>
      <outfile xil_pn:name="MUX_4.v"/>
      <outfile xil_pn:name="M_Exc.v"/>
      <outfile xil_pn:name="NPCcalu.v"/>
      <outfile xil_pn:name="TransStallController.v"/>
      <outfile xil_pn:name="WB_part.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="settings.v"/>
      <outfile xil_pn:name="timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1609482889" xil_pn:in_ck="-8362760088155290375" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1224921198226451161" xil_pn:start_ts="1609482885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1609482890" xil_pn:in_ck="-3246874482748054263" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2047243927697981372" xil_pn:start_ts="1609482889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
