$version Generated by VerilatedVcd $end
$date Wed Nov 17 09:52:01 2021
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  8 % a_in [7:0] $end
  $var wire  8 & b_in [7:0] $end
  $var wire  1 # clk $end
  $var wire  3 ' op_in [2:0] $end
  $var wire  8 ( q_out [7:0] $end
  $var wire  1 $ rst $end
  $scope module top_tb $end
   $var wire  8 % a_in [7:0] $end
   $var wire  8 & b_in [7:0] $end
   $var wire  1 # clk $end
   $var wire  3 ' op_in [2:0] $end
   $var wire  8 ( q_out [7:0] $end
   $var wire  1 $ rst $end
   $scope module alu_inst $end
    $var wire  8 % a [7:0] $end
    $var wire  8 & b [7:0] $end
    $var wire  3 ' op [2:0] $end
    $var wire  8 ( q [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
0$
b11011110 %
b10010001 &
b011 '
b10111100 (
#2
0#
b00000000 %
b00000001 &
b000 '
b00000001 (
#3
1#
#4
0#
b00101010 %
b00000010 &
b001 '
b00101000 (
#5
1#
#6
0#
b00010000 %
b00000000 &
b010 '
b00001000 (
#7
1#
#8
0#
b00001000 %
b011 '
b00010000 (
#9
1#
#10
0#
b11111111 %
b00000100 &
b100 '
b00000100 (
#11
1#
#12
0#
b00000001 %
b00000010 &
b101 '
b00000011 (
#13
1#
#14
0#
b00000010 %
b00000100 &
b00000110 (
#15
1#
