Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr  7 10:04:20 2023
| Host         : ROITIM-D366 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_senzor_wrapper_control_sets_placed.rpt
| Design       : design_senzor_wrapper
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           11 |
| No           | No                    | Yes                    |              23 |           11 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              82 |           24 |
| Yes          | No                    | Yes                    |              47 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                          Enable Signal                          |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | design_senzor_i/i2c_master_0/U0/FSM_sequential_state[3]_i_1_n_0 | reset_IBUF                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/FSM_sequential_state[3]_i_1_n_0  | reset_IBUF                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/i2c_addr0                        |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/temp_data[19]_i_1_n_0            |                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/m30                              |                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/i2c_data_wr0_0                   |                                         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | design_senzor_i/i2c_master_0/U0/data_rd[7]_i_1_n_0              | reset_IBUF                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/temp_data[7]_i_1_n_0             |                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/temp_data[15]_i_1_n_0            |                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/m10                              |                                         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/m20                              |                                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | design_senzor_i/i2c_master_0/U0/addr_rw0                        |                                         |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                                                 |                                         |               11 |             17 |         1.55 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/temperature20                    |                                         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                                 | reset_IBUF                              |               11 |             23 |         2.09 |
|  clk_IBUF_BUFG | design_senzor_i/controler_0/U0/counter_1                        | reset_IBUF                              |               14 |             31 |         2.21 |
|  clk_IBUF_BUFG |                                                                 | design_senzor_i/afis_0/U0/N[31]_i_1_n_0 |                9 |             32 |         3.56 |
+----------------+-----------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


