<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-2</Part>
        <TopModelName>delay</TopModelName>
        <TargetClockPeriod>2.78</TargetClockPeriod>
        <ClockUncertainty>0.75</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.546</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>11</Average-caseLatency>
            <Worst-caseLatency>11</Worst-caseLatency>
            <Best-caseRealTimeLatency>30.558 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>30.558 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>30.558 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>12</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../src/delay.cpp:6</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>1976</FF>
            <LUT>1526</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>delay</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>delay</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>addrs_signed</name>
            <Object>addrs_signed</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>40</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>now</name>
            <Object>now</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addrs_left</name>
            <Object>addrs_left</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>192</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rates_left</name>
            <Object>rates_left</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>80</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addrs_right</name>
            <Object>addrs_right</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>192</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rates_right</name>
            <Object>rates_right</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>delay</ModuleName>
            <BindInstances>addr_signed_4_fu_162_p2 addr_signed_5_fu_168_p2 addr_signed_6_fu_174_p2 addr_signed_7_fu_180_p2 icmp_ln247_fu_266_p2 min01_fu_298_p3 icmp_ln247_1_fu_270_p2 min23_fu_303_p3 icmp_ln247_2_fu_274_p2 min45_fu_308_p3 icmp_ln247_3_fu_278_p2 min67_fu_313_p3 icmp_ln247_4_fu_282_p2 select_ln247_fu_318_p3 icmp_ln247_5_fu_286_p2 select_ln247_1_fu_323_p3 icmp_ln247_6_fu_290_p2 select_ln247_2_fu_328_p3 icmp_ln247_7_fu_294_p2 select_ln247_3_fu_333_p3 icmp_ln247_8_fu_338_p2 min03_fu_354_p3 icmp_ln247_9_fu_342_p2 min47_fu_359_p3 icmp_ln247_10_fu_346_p2 select_ln247_6_fu_364_p3 icmp_ln247_11_fu_350_p2 select_ln247_7_fu_369_p3 icmp_ln247_12_fu_374_p2 min07_fu_382_p3 icmp_ln247_13_fu_378_p2 min8F_fu_387_p3 icmp_ln247_14_fu_395_p2 min_value_fu_400_p3 tmp2_fu_429_p2 addr_right_fu_728_p2 addr_left_fu_853_p2 rate_right_fu_861_p2 tmp2_1_fu_447_p2 addr_right_1_fu_736_p2 addr_left_1_fu_867_p2 rate_right_1_fu_875_p2 tmp2_2_fu_465_p2 addr_right_2_fu_744_p2 addr_left_2_fu_881_p2 rate_right_2_fu_889_p2 tmp2_3_fu_483_p2 addr_right_3_fu_752_p2 addr_left_3_fu_895_p2 rate_right_3_fu_903_p2 tmp2_4_fu_501_p2 addr_right_4_fu_760_p2 addr_left_4_fu_909_p2 rate_right_4_fu_917_p2 tmp2_5_fu_519_p2 addr_right_5_fu_768_p2 addr_left_5_fu_923_p2 rate_right_5_fu_931_p2 tmp2_6_fu_537_p2 addr_right_6_fu_776_p2 addr_left_6_fu_937_p2 rate_right_6_fu_945_p2 tmp2_7_fu_555_p2 addr_right_7_fu_784_p2 addr_left_7_fu_951_p2 rate_right_7_fu_959_p2 tmp2_8_fu_573_p2 addr_right_8_fu_792_p2 addr_left_8_fu_965_p2 rate_right_8_fu_973_p2 tmp2_9_fu_592_p2 addr_right_9_fu_800_p2 addr_left_9_fu_979_p2 rate_right_9_fu_987_p2 tmp2_10_fu_611_p2 addr_right_10_fu_808_p2 addr_left_10_fu_993_p2 rate_right_10_fu_1001_p2 tmp2_11_fu_630_p2 addr_right_11_fu_816_p2 addr_left_11_fu_1007_p2 rate_right_11_fu_1015_p2 tmp2_12_fu_649_p2 addr_right_12_fu_824_p2 addr_left_12_fu_1021_p2 rate_right_12_fu_1029_p2 tmp2_13_fu_668_p2 addr_right_13_fu_832_p2 addr_left_13_fu_1035_p2 rate_right_13_fu_1043_p2 tmp2_14_fu_687_p2 addr_right_14_fu_840_p2 addr_left_14_fu_1049_p2 rate_right_14_fu_1057_p2 tmp2_15_fu_706_p2 addr_right_15_fu_848_p2 addr_left_15_fu_1063_p2 rate_right_15_fu_1071_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>delay</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.78</TargetClockPeriod>
                    <ClockUncertainty>0.75</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.546</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.558 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.558 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.558 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>12</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/delay.cpp:6</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1976</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1526</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_signed_4_fu_162_p2" SOURCE="../src/delay.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_signed_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_signed_5_fu_168_p2" SOURCE="../src/delay.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_signed_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_signed_6_fu_174_p2" SOURCE="../src/delay.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_signed_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_signed_7_fu_180_p2" SOURCE="../src/delay.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_signed_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_fu_266_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="min01_fu_298_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="min01" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_1_fu_270_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="min23_fu_303_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="min23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_2_fu_274_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="min45_fu_308_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="min45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_3_fu_278_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="min67_fu_313_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="min67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_4_fu_282_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln247_fu_318_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_5_fu_286_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln247_1_fu_323_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln247_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_6_fu_290_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln247_2_fu_328_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln247_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_7_fu_294_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln247_3_fu_333_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln247_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_8_fu_338_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="min03_fu_354_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="min03" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_9_fu_342_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="min47_fu_359_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="min47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_10_fu_346_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln247_6_fu_364_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln247_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_11_fu_350_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln247_7_fu_369_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln247_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_12_fu_374_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="min07_fu_382_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="min07" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_13_fu_378_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="min8F_fu_387_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="min8F" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln247_14_fu_395_p2" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln247_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="min_value_fu_400_p3" SOURCE="D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247" STORAGESUBTYPE="" URAM="0" VARIABLE="min_value" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_fu_429_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_fu_728_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_fu_853_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_fu_861_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_1_fu_447_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_1_fu_736_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_1_fu_867_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_1_fu_875_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_2_fu_465_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_2_fu_744_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_2_fu_881_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_2_fu_889_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_3_fu_483_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_3_fu_752_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_3_fu_895_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_3_fu_903_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_4_fu_501_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_4_fu_760_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_4_fu_909_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_4_fu_917_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_5_fu_519_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_5_fu_768_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_5_fu_923_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_5_fu_931_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_6_fu_537_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_6_fu_776_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_6_fu_937_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_6_fu_945_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_7_fu_555_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_7_fu_784_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_7_fu_951_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_7_fu_959_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_8_fu_573_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_8_fu_792_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_8_fu_965_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_8_fu_973_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_9_fu_592_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_9_fu_800_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_9_fu_979_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_9_fu_987_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_10_fu_611_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_10_fu_808_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_10_fu_993_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_10_fu_1001_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_11_fu_630_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_11_fu_816_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_11_fu_1007_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_11_fu_1015_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_12_fu_649_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_12_fu_824_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_12_fu_1021_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_12_fu_1029_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_13_fu_668_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_13_fu_832_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_13_fu_1035_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_13_fu_1043_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_14_fu_687_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_14_fu_840_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_14_fu_1049_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_14_fu_1057_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_15_fu_706_p2" SOURCE="../src/delay.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="addr_right_15_fu_848_p2" SOURCE="../src/delay.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_right_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_left_15_fu_1063_p2" SOURCE="../src/delay.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_left_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rate_right_15_fu_1071_p2" SOURCE="../src/delay.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="rate_right_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="addrs_signed" index="0" direction="in" srcType="ap_uint&lt;40&gt;" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="addrs_signed" name="addrs_signed" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="now" index="1" direction="in" srcType="ap_uint&lt;12&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="now" name="now" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="addrs_left" index="2" direction="out" srcType="ap_uint&lt;192&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="addrs_left" name="addrs_left" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rates_left" index="3" direction="out" srcType="ap_uint&lt;80&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="rates_left" name="rates_left" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="addrs_right" index="4" direction="out" srcType="ap_uint&lt;192&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="addrs_right" name="addrs_right" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rates_right" index="5" direction="out" srcType="ap_uint&lt;96&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="rates_right" name="rates_right" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="addrs_signed" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="40">
            <portMaps>
                <portMap portMapName="addrs_signed">DATA</portMap>
            </portMaps>
            <ports>
                <port>addrs_signed</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="addrs_signed"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="now" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="12">
            <portMaps>
                <portMap portMapName="now">DATA</portMap>
            </portMaps>
            <ports>
                <port>now</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="now"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="addrs_left" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="192">
            <portMaps>
                <portMap portMapName="addrs_left">DATA</portMap>
            </portMaps>
            <ports>
                <port>addrs_left</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="addrs_left"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rates_left" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="80">
            <portMaps>
                <portMap portMapName="rates_left">DATA</portMap>
            </portMaps>
            <ports>
                <port>rates_left</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rates_left"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="addrs_right" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="192">
            <portMaps>
                <portMap portMapName="addrs_right">DATA</portMap>
            </portMaps>
            <ports>
                <port>addrs_right</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="addrs_right"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rates_right" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="96">
            <portMaps>
                <portMap portMapName="rates_right">DATA</portMap>
            </portMaps>
            <ports>
                <port>rates_right</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rates_right"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="addrs_left">ap_none, out, 192</column>
                    <column name="addrs_right">ap_none, out, 192</column>
                    <column name="addrs_signed">ap_none, in, 40</column>
                    <column name="now">ap_none, in, 12</column>
                    <column name="rates_left">ap_none, out, 80</column>
                    <column name="rates_right">ap_none, out, 96</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="addrs_signed">in, ap_uint&lt;40&gt;</column>
                    <column name="now">in, ap_uint&lt;12&gt;</column>
                    <column name="addrs_left">out, ap_uint&lt;192&gt;&amp;</column>
                    <column name="rates_left">out, ap_uint&lt;80&gt;&amp;</column>
                    <column name="addrs_right">out, ap_uint&lt;192&gt;&amp;</column>
                    <column name="rates_right">out, ap_uint&lt;96&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="addrs_signed">addrs_signed, port</column>
                    <column name="now">now, port</column>
                    <column name="addrs_left">addrs_left, port</column>
                    <column name="rates_left">rates_left, port</column>
                    <column name="addrs_right">addrs_right, port</column>
                    <column name="rates_right">rates_right, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="../src/delay.cpp:6" status="valid" parentFunction="delay" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../src/delay.cpp:7" status="valid" parentFunction="delay" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
        <Pragma type="interface" location="../src/delay.cpp:8" status="valid" parentFunction="delay" variable="addrs_left" isDirective="0" options="mode=ap_none port=addrs_left"/>
        <Pragma type="interface" location="../src/delay.cpp:9" status="valid" parentFunction="delay" variable="rates_left" isDirective="0" options="mode=ap_none port=rates_left"/>
        <Pragma type="interface" location="../src/delay.cpp:10" status="valid" parentFunction="delay" variable="addrs_right" isDirective="0" options="mode=ap_none port=addrs_right"/>
        <Pragma type="interface" location="../src/delay.cpp:11" status="valid" parentFunction="delay" variable="rates_right" isDirective="0" options="mode=ap_none port=rates_right"/>
        <Pragma type="unroll" location="../src/delay.cpp:17" status="valid" parentFunction="delay" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/delay.cpp:21" status="valid" parentFunction="delay" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/delay.cpp:25" status="valid" parentFunction="delay" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/delay.cpp:52" status="valid" parentFunction="delay" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

