
Cadence Innovus(TM) Implementation System.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v22.33-s094_1, built Fri Aug 25 16:48:21 PDT 2023
Options:	
Date:		Tue Dec 17 16:07:40 2024
Host:		ei-vm-011 (x86_64 w/Linux 4.18.0-553.30.1.el8_10.x86_64) (24cores*24cpus*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB)
OS:		Red Hat Enterprise Linux 8.10 (Green Obsidian)

License:
		[16:07:40.434068] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

		invs	Innovus Implementation System	22.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[INFO] Loading Pegasus 23.11 fill procedures
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
<CMD> win
<CMD> set enc_check_rename_command_name 1
<CMD> set ::DelayCal::PersistentAaeDataExist 1
<CMD> set ::DelayCal::PrerouteDcFastMode 1
<CMD> set ::MSV::initSNetPrimarySNetDone 1
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_parallel_arcs 0
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set dbgSupportPGTermUdm 1
<CMD> set dcgHonorSignalNetNDR 1
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set delaycal_use_ideal_delay_for_clk_in_all_mode 1
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set edi_pe::pegPreRouteXcapTimeCriticalityScale 0.0016
<CMD> set edi_pe::pegUnassignedWHLRatio 0.2341
<CMD> set edi_pe::pegWireCapacityRatio 0.3378
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_check_rename_command_name 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set floorplan_default_site 18T
<CMD> set fpIsMaxIoHeight 0
<CMD> set gpsPrivate::oigCGFixOutOfCoreChannels 1
<CMD> set gpsPrivate::oigPBAwareTopoMode 23
<CMD> set gpsPrivate::oigTopoBCMode 0
<CMD> set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
<CMD> set gpsPrivate::oigUseNewMaxBufDistAPI 1
<CMD> set init_design_uniquify 1
<CMD> set init_gnd_net {gnd VSSA VSSD VSSIO_Q VSSIO G_CORE}
<CMD> set init_lef_file {techlef/sky130_osu_sc_18T.tlef lef/sky130_osu_sc_18T_hs.lef lef/sky130_osu_sc_18T_ls.lef lef/IO_Pad/sky130_fd_io__corner_bus_overlay.lef lef/IO_Pad/sky130_fd_io__top_gpio_ovtv2.lef lef/IO_Pad/sky130_fd_io__top_ground_hvc_wpad.lef lef/IO_Pad/sky130_fd_io__top_power_hvc_wpadv2.lef}
<CMD> set init_mmmc_file Fabric.view
<CMD> set init_original_verilog_files SRC/post_synth_fabric_netlist.v
<CMD> set init_pwr_net {vdd VDDIO VDDIO_Q VDDA VCCD VSWITCH VCCHIB P_CORE AMUXBUS_A AMUXBUS_B}
<CMD> set init_top_cell fpga_top
<CMD> set init_verilog SRC/post_synth_fabric_netlist.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> set ptngPAMaxRouteLayer 5
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
**WARN: (IMPUDM-33):	Global variable "soceUseIdealDelayForClkInAllMode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> set soceUseIdealDelayForClkInAllMode 1
<CMD> set spgEnableMacroLayerMaskShift 1
<CMD> set spgLimitedSearchRadius 1
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set trgGlbOverflowPctH 0.441064
<CMD> set trgGlbOverflowPctV 0.219207
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_lef_check_antenna 1
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=12/17 16:08:48, mem=1459.8M)
#% End Load MMMC data ... (date=12/17 16:08:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1460.6M, current mem=1460.6M)
RC_CORNER

Loading LEF file techlef/sky130_osu_sc_18T.tlef ...

Loading LEF file lef/sky130_osu_sc_18T_hs.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 480.

Loading LEF file lef/sky130_osu_sc_18T_ls.lef ...

Loading LEF file lef/IO_Pad/sky130_fd_io__corner_bus_overlay.lef ...

Loading LEF file lef/IO_Pad/sky130_fd_io__top_gpio_ovtv2.lef ...

Loading LEF file lef/IO_Pad/sky130_fd_io__top_ground_hvc_wpad.lef ...

Loading LEF file lef/IO_Pad/sky130_fd_io__top_power_hvc_wpadv2.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/IO_Pad/sky130_fd_io__top_power_hvc_wpadv2.lef at line 1013.
**WARN: (IMPLF-201):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ANALOG_EN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ANALOG_POL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ANALOG_SEL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'HLD_OVR' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'HYS_TRIM' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'IN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'INP_DIS' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'IN_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'OE_N' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_18T_ls__xor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_18T_ls__xor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__xor2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_18T_ls__xnor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_18T_ls__xnor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__xnor2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_18T_ls__tnbufi_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OE' in macro 'sky130_osu_sc_18T_ls__tnbufi_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tnbufi_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_18T_ls__tnbufi_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tnbufi_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tielo' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tiehi' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tbufi_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tbufi_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__or2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__or2_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Fabric.view
Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib' ...
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '27.590000'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.972701' and the first time point ignored is '27.590000'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120447)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '40.226601'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.602232' and the first time point ignored is '40.226601'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120501)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '60.382000'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.920190' and the first time point ignored is '60.382000'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120555)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '28.247499'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.411848' and the first time point ignored is '28.247499'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120456)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '25.915400'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.613514' and the first time point ignored is '25.915400'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120510)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '44.171902'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.622320' and the first time point ignored is '44.171902'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120564)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '63.104599'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.336250' and the first time point ignored is '63.104599'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120411)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '63.104401'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.389690' and the first time point ignored is '63.104401'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120465)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '30.038200'. The last '2' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.377448' and the first time point ignored is '30.038200'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120773)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '12.340700'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.565454' and the first time point ignored is '12.340700'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120827)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '48.437401'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.494010' and the first time point ignored is '48.437401'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120881)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '50.133598'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.295113' and the first time point ignored is '50.133598'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120782)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '25.736300'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.564052' and the first time point ignored is '25.736300'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120836)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '45.675201'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.496440' and the first time point ignored is '45.675201'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120890)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '50.133499'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.803768' and the first time point ignored is '50.133499'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120737)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '50.133400'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.886726' and the first time point ignored is '50.133400'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120791)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '29.661400'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.337382' and the first time point ignored is '29.661400'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123296)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '32.231800'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.392906' and the first time point ignored is '32.231800'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123350)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '63.390800'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.521642' and the first time point ignored is '63.390800'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123404)
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '60.527802'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.433840' and the first time point ignored is '60.527802'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123458)
Message <TECHLIB-1398> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002502' and slew '0.016960' is '93.4%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123625)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dffr_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002502' and slew '0.060748' is '93.6%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 133529)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_osu_sc_18T_hs__ant'. The cell will only be used for analysis. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib)
Read 55 cells in library 'sky130_osu_sc_18T_hs_ss_1P60_100C.ccs' 
Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib' ...
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.053058' is '91.6%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120450)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.009761' and slew '0.014320' is '94.4%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120405)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.009761' and slew '0.053058' is '94.6%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120459)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.044576' and slew '0.014320' is '94.7%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120414)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.044576' and slew '0.196591' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120522)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.044576' and slew '0.728411' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120576)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.203558' and slew '0.014320' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120423)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.203558' and slew '0.053058' is '94.9%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120477)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.053058' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123362)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.037598' and slew '0.014320' is '94.6%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123317)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.053058' is '92.9%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123679)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.196591' is '94.7%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123733)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.014320' is '94.3%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123634)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.196591' is '94.6%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123742)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.728411' is '94.5%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123796)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.037598' and slew '0.053058' is '94.8%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123697)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.037598' and slew '0.728411' is '94.7%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123805)
**WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dffr_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.014320' is '94.4%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 126242)
Message <TECHLIB-1279> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_osu_sc_18T_hs__ant'. The cell will only be used for analysis. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib)
Read 55 cells in library 'sky130_osu_sc_18T_hs_ff_1P95_100C.ccs' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=42.0M, fe_cpu=0.36min, fe_real=1.15min, fe_mem=1486.7M) ***
#% Begin Load netlist data ... (date=12/17 16:08:49, mem=1476.0M)
*** Begin netlist parsing (mem=1486.7M) ***
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__xor2_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__xor2_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__xnor2_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__xnor2_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tnbufi_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tnbufi_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tnbufi_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tnbufi_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tbufi_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tbufi_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tbufi_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tbufi_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__or2_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__or2_l' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__or2_8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__or2_8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 55 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'
**WARN: (IMPVL-346):	Module 'CLKINVX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.

*** Memory Usage v#1 (Current mem = 1493.672M, initial mem = 635.109M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1493.7M) ***
#% End Load netlist data ... (date=12/17 16:08:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1491.2M, current mem=1491.2M)
Set top cell to fpga_top.
Hooked 110 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'CLKINVX1' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 1 cells.
Building hierarchical netlist for Cell fpga_top ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
Set DBUPerIGU to techSite 18T width 110.
** info: there are 916 modules.
** info: there are 8321 stdCell insts.
** info: there are 39 Pad insts.

*** Memory Usage v#1 (Current mem = 1559.086M, initial mem = 635.109M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 0.1600. Core to Bottom to: 0.1700.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
techlef/qrcTechFile
Generating auto layer map file.
Completed (cpu: 0:00:01.3 real: 0:00:01.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: VIEW_SETUP
    RC-Corner Name        : RC_CORNER
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: 'techlef/qrcTechFile'
 
 Analysis View: VIEW_HOLD
    RC-Corner Name        : RC_CORNER
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: 'techlef/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'SDC/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:24.2, real=0:01:11, peak res=1938.9M, current mem=1938.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/genus.default_emulate_constraint_mode.sdc, Line 10).

fpga_top
INFO (CTE): Reading of timing constraints file SDC/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1986.8M, current mem=1986.8M)
Current (total cpu=0:00:24.5, real=0:01:12, peak res=1986.8M, current mem=1986.8M)
Reading timing constraints file 'SDC/genus.dont_touch.sdc' ...
Current (total cpu=0:00:24.5, real=0:01:12, peak res=1986.8M, current mem=1986.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1986.8M, current mem=1986.8M)
Current (total cpu=0:00:24.6, real=0:01:12, peak res=1986.8M, current mem=1986.8M)
Total number of combinational cells: 43
Total number of sequential cells: 8
Total number of tristate cells: 4
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8
Total number of usable inverters: 8
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_osu_sc_18T_ls__and2_8; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          229  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          168  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPSYC-2             2  Timing information is not defined for ce...
WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
WARNING   IMPVL-159          110  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1279        95  For cell '%s', in group '%s', voltage sw...
WARNING   TECHLIB-1398       300  The '%s' waveform specified in cell '%s'...
*** Message Summary: 911 warning(s), 0 error(s)

<CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
Adjusting Core to Left to: 40.4800. Core to Bottom to: 40.5000.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile Multi_Row_IO_PAD.io
Reading IO assignment file "Multi_Row_IO_PAD.io" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
<CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile Multi_Row_IO_PAD.io
Reading IO assignment file "Multi_Row_IO_PAD.io" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
<CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
<CMD> loadIoFile Multi_Row_IO_PAD.io
Reading IO assignment file "Multi_Row_IO_PAD.io" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
<CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
<CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
<CMD> loadIoFile Multi_Row_IO_PAD.io
Reading IO assignment file "Multi_Row_IO_PAD.io" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
<CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile Multi_Row_IO_PAD.io
Reading IO assignment file "Multi_Row_IO_PAD.io" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
<CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
<CMD> loadIoFile Multi_Row_IO_PAD.io
Reading IO assignment file "Multi_Row_IO_PAD.io" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
**WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
Type 'man IMPFP-4011' for more detail.
<CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 240 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
<CMD> checkDesign -floorplan
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/fpga_top.main.htm.ascii
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> globalNetConnect P_CORE -type pgpin -pin vdd -override -verbose -netlistOverride
8321 new pwr-pin connections were made to global net 'P_CORE'.
<CMD> globalNetConnect G_CORE -type pgpin -pin gnd -override -verbose -netlistOverride
8321 new gnd-pin connections were made to global net 'G_CORE'.
<CMD> globalNetConnect AMUXBUS_A -type pgpin -pin AMUXBUS_A -override -verbose -netlistOverride
52 new pwr-pin connections were made to global net 'AMUXBUS_A'.
<CMD> globalNetConnect AMUXBUS_B -type pgpin -pin AMUXBUS_B -override -verbose -netlistOverride
52 new pwr-pin connections were made to global net 'AMUXBUS_B'.
<CMD> globalNetConnect VSSA -type pgpin -pin VSSA -override -verbose -netlistOverride
52 new gnd-pin connections were made to global net 'VSSA'.
<CMD> globalNetConnect VDDA -type pgpin -pin VDDA -override -verbose -netlistOverride
52 new pwr-pin connections were made to global net 'VDDA'.
<CMD> globalNetConnect VSWITCH -type pgpin -pin VSWITCH -override -verbose -netlistOverride
52 new pwr-pin connections were made to global net 'VSWITCH'.
<CMD> globalNetConnect VDDIO_Q -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
52 new pwr-pin connections were made to global net 'VDDIO_Q'.
<CMD> globalNetConnect VCCHIB -type pgpin -pin VCCHIB -override -verbose -netlistOverride
52 new pwr-pin connections were made to global net 'VCCHIB'.
<CMD> globalNetConnect VDDIO -type pgpin -pin VDDIO -override -verbose -netlistOverride
52 new pwr-pin connections were made to global net 'VDDIO'.
<CMD> globalNetConnect VCCD -type pgpin -pin VCCD -override -verbose -netlistOverride
52 new pwr-pin connections were made to global net 'VCCD'.
<CMD> globalNetConnect VSSIO -type pgpin -pin VSSIO -override -verbose -netlistOverride
52 new gnd-pin connections were made to global net 'VSSIO'.
<CMD> globalNetConnect VSSD -type pgpin -pin VSSD -override -verbose -netlistOverride
52 new gnd-pin connections were made to global net 'VSSD'.
<CMD> globalNetConnect VSSIO_Q -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
52 new gnd-pin connections were made to global net 'VSSIO_Q'.
<CMD> globalNetConnect P_CORE -type pgpin -pin P_CORE -override -verbose -netlistOverride
3 new pwr-pin connections were made to global net 'P_CORE'.
<CMD> globalNetConnect G_CORE -type pgpin -pin G_CORE -override -verbose -netlistOverride
2 new gnd-pin connections were made to global net 'G_CORE'.
<CMD> addRing -nets {P_CORE G_CORE} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 10 bottom 10 left 10 right 10} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=12/17 17:49:43, mem=2088.7M)


viaInitial starts at Tue Dec 17 17:49:43 2024
viaInitial ends at Tue Dec 17 17:49:43 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2267.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met4  |        4       |       NA       |
|  via4  |        8       |        0       |
|  met5  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=12/17 17:49:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2092.0M, current mem=2092.0M)
<CMD> sroute -connect { corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { P_CORE G_CORE } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
#% Begin sroute (date=12/17 17:49:53, mem=2092.1M)
**WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
**WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
**WARN: (IMPSR-4058):	Sroute option: padPinTarget should be used in conjunction with option: -connect padPin. 
**WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Tue Dec 17 17:49:53 2024 ***
SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu
SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "P_CORE G_CORE"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3770.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 10 layers, 5 routing layers, 0 overlap layer
Read in 136 macros, 14 used
Read in 62 components
  10 core components: 10 unplaced, 0 placed, 0 fixed
  52 pad components: 0 unplaced, 0 placed, 52 fixed
Read in 39 logical pins
Read in 39 nets
Read in 16 special nets, 2 routed
Read in 649 terminals
2 nets selected.

Begin power routing ...
CPU time for P_CORE FollowPin 0 seconds
CPU time for G_CORE FollowPin 0 seconds
  Number of Stripe ports routed: 0
  Number of Core ports routed: 182
  Number of Followpin connections: 91
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3772.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 273 wires.
ViaGen created 546 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met1  |       273      |       NA       |
|   via  |       182      |        0       |
|  via2  |       182      |        0       |
|  via3  |       182      |        0       |
+--------+----------------+----------------+
#% End sroute (date=12/17 17:49:54, total cpu=0:00:00.1, real=0:00:01.0, peak res=2112.1M, current mem=2099.6M)
<CMD> sroute -connect { padRing } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
#% Begin sroute (date=12/17 17:50:03, mem=2099.9M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Tue Dec 17 17:50:03 2024 ***
SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu
SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3772.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 10 layers, 5 routing layers, 0 overlap layer
Read in 14 macros, 14 used
Read in 62 components
  10 core components: 10 unplaced, 0 placed, 0 fixed
  52 pad components: 0 unplaced, 0 placed, 52 fixed
Read in 39 logical pins
Read in 39 nets
Read in 16 special nets, 2 routed
Read in 649 terminals
12 nets selected.

Begin power routing ...
  Number of Pad ports routed: 0
  Number of Pad Ring connections: 1535
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3781.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 1534 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met4  |       910      |       NA       |
|  met5  |       624      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/17 17:50:03, total cpu=0:00:00.3, real=0:00:00.0, peak res=2112.4M, current mem=2107.7M)
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { padPin } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { G_CORE P_CORE } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
#% Begin sroute (date=12/17 17:50:16, mem=2107.7M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Tue Dec 17 17:50:16 2024 ***
SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu
SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "G_CORE P_CORE"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3781.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 10 layers, 5 routing layers, 0 overlap layer
Read in 14 macros, 14 used
Read in 62 components
  10 core components: 10 unplaced, 0 placed, 0 fixed
  52 pad components: 0 unplaced, 0 placed, 52 fixed
Read in 39 logical pins
Read in 39 nets
Read in 16 special nets, 14 routed
Read in 649 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 10
End power routing: cpu: 0:00:05, real: 0:00:04, peak: 3783.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 14 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met3  |       10       |       NA       |
|  via3  |       10       |        0       |
|  via4  |       14       |        0       |
|  met5  |        4       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/17 17:50:20, total cpu=0:00:04.8, real=0:00:04.0, peak res=3287.9M, current mem=2128.5M)
<CMD> addStripe -nets {P_CORE G_CORE} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 120 -start_from left -start_offset 110 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=12/17 17:50:27, mem=2128.6M)

Initialize fgc environment(mem: 2376.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2376.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2376.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2376.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2376.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 1386 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   via  |       455      |        0       |
|  via2  |       455      |        0       |
|  via3  |       455      |        0       |
|  met4  |       11       |       NA       |
|  via4  |       21       |        0       |
|  met5  |        1       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/17 17:50:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=2128.9M, current mem=2128.9M)
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 5 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** placeDesign #1 [begin] : totSession cpu/real = 0:09:22.9/1:43:13.4 (0.1), mem = 2377.5M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Multithreaded Timing Analysis is initialized with 8 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 16 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.432164 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2477.88 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2492.16)
Total number of fetched objects 10133
End delay calculation. (MEM=3132.24 CPU=0:00:01.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3132.24 CPU=0:00:01.6 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=3082.7M)" ...
Estimated loop count for BSM: 1705
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.1 mem=3146.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.1 mem=3146.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 6691 (79.5%) nets
3		: 1144 (13.6%) nets
4     -	14	: 381 (4.5%) nets
15    -	39	: 143 (1.7%) nets
40    -	79	: 60 (0.7%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 2 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=8305 (0 fixed + 8305 movable) #buf cell=0 #inv cell=2095 #block=0 (0 floating + 0 preplaced)
#ioInst=52 #net=8421 #term=29141 #term/net=3.46, #fixedIo=58, #floatIo=0, #fixedPin=39, #floatPin=0
stdCell: 8305 single + 0 double + 0 multi
Total standard cell length = 29.2944 (mm), area = 0.1951 (mm^2)
**WARN: (IMPSP-362):	Site '18T' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.728 um
Average module density = 0.515.
Density for the design = 0.515.
       = stdcell_area 266313 sites (195101 um^2) / alloc_area 517590 sites (379186 um^2).
Pin Density = 0.05630.
            = total # of pins 29141 / total area 517590.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.617e+05 (7.52e+04 8.64e+04)
              Est.  stn bbox = 1.714e+05 (7.82e+04 9.31e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3111.8M
Iteration  2: Total net bbox = 1.617e+05 (7.52e+04 8.64e+04)
              Est.  stn bbox = 1.714e+05 (7.82e+04 9.31e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3111.8M
Iteration  3: Total net bbox = 1.301e+05 (6.34e+04 6.67e+04)
              Est.  stn bbox = 1.602e+05 (7.57e+04 8.44e+04)
              cpu = 0:00:01.0 real = 0:00:00.0 mem = 3350.4M
Active setup views:
    VIEW_SETUP
Iteration  4: Total net bbox = 2.052e+05 (1.02e+05 1.03e+05)
              Est.  stn bbox = 2.685e+05 (1.25e+05 1.44e+05)
              cpu = 0:00:02.1 real = 0:00:01.0 mem = 3350.4M
Iteration  5: Total net bbox = 1.817e+05 (9.37e+04 8.80e+04)
              Est.  stn bbox = 2.492e+05 (1.23e+05 1.26e+05)
              cpu = 0:00:01.9 real = 0:00:00.0 mem = 3350.4M
Iteration  6: Total net bbox = 1.980e+05 (1.06e+05 9.20e+04)
              Est.  stn bbox = 2.712e+05 (1.41e+05 1.30e+05)
              cpu = 0:00:02.7 real = 0:00:01.0 mem = 3482.6M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.12 MB )
Iteration  7: Total net bbox = 2.134e+05 (1.15e+05 9.79e+04)
              Est.  stn bbox = 2.876e+05 (1.52e+05 1.36e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3264.7M
Iteration  8: Total net bbox = 2.134e+05 (1.15e+05 9.79e+04)
              Est.  stn bbox = 2.876e+05 (1.52e+05 1.36e+05)
              cpu = 0:00:02.9 real = 0:00:02.0 mem = 3232.7M
MH packer: No MH instances from GP
Iteration  9: Total net bbox = 2.307e+05 (1.24e+05 1.07e+05)
              Est.  stn bbox = 3.083e+05 (1.63e+05 1.45e+05)
              cpu = 0:00:02.8 real = 0:00:01.0 mem = 3264.4M
Iteration 10: Total net bbox = 2.307e+05 (1.24e+05 1.07e+05)
              Est.  stn bbox = 3.083e+05 (1.63e+05 1.45e+05)
              cpu = 0:00:02.8 real = 0:00:01.0 mem = 3232.4M
MH packer: No MH instances from GP
Iteration 11: Total net bbox = 2.571e+05 (1.38e+05 1.19e+05)
              Est.  stn bbox = 3.355e+05 (1.78e+05 1.58e+05)
              cpu = 0:00:08.8 real = 0:00:02.0 mem = 3265.4M
Iteration 12: Total net bbox = 2.571e+05 (1.38e+05 1.19e+05)
              Est.  stn bbox = 3.355e+05 (1.78e+05 1.58e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3265.4M
Iteration 13: Total net bbox = 2.571e+05 (1.38e+05 1.19e+05)
              Est.  stn bbox = 3.355e+05 (1.78e+05 1.58e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3265.4M
*** cost = 2.571e+05 (1.38e+05 1.19e+05) (cpu for global=0:00:26.5) real=0:00:09.0***
Placement multithread real runtime: 0:00:09.0 with 8 threads.
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:18.6 real: 0:00:04.4
Core Placement runtime cpu: 0:00:19.6 real: 0:00:06.0
*** Starting refinePlace (0:09:55 mem=3265.4M) ***
Total net bbox length = 2.571e+05 (1.381e+05 1.190e+05) (ext = 4.727e+04)
Move report: Detail placement moves 8304 insts, mean move: 2.84 um, max move: 50.80 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/sky130_osu_sc_18T_hs__dffsr_1_0_): (618.37, 517.89) --> (666.43, 520.63)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3409.4MB
Summary Report:
Instances move: 8304 (out of 8305 movable)
Instances flipped: 0
Mean displacement: 2.84 um
Max displacement: 50.80 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/sky130_osu_sc_18T_hs__dffsr_1_0_) (618.374, 517.89) -> (666.43, 520.63)
	Length: 95 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__dffsr_1
Total net bbox length = 2.496e+05 (1.301e+05 1.195e+05) (ext = 4.797e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3409.4MB
*** Finished refinePlace (0:09:57 mem=3409.4M) ***
*** End of Placement (cpu=0:00:30.1, real=0:00:12.0, mem=3429.4M) ***
default core: bins with density > 0.750 = 16.67 % ( 15 / 90 )
Density distribution unevenness ratio = 25.903%
*** Free Virtual Timing Model ...(mem=3429.4M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.432164 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3417.92)
Total number of fetched objects 10133
End delay calculation. (MEM=3839 CPU=0:00:01.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3839 CPU=0:00:01.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8421 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8389
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8389 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 3.41% H + 0.02% V. EstWL: 3.410586e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)      1141( 3.90%)       193( 0.66%)        14( 0.05%)   ( 4.61%) 
[NR-eGR]    met4 ( 4)       122( 0.44%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR]    met5 ( 5)       257( 1.03%)         0( 0.00%)         0( 0.00%)   ( 1.03%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      1532( 1.36%)       193( 0.17%)        14( 0.01%)   ( 1.55%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 3.78% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.14 sec, Curr Mem: 3.19 MB )
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 3360.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 142.22, normalized total congestion hotspot area = 149.78 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Iteration  6: Total net bbox = 2.274e+05 (1.21e+05 1.06e+05)
              Est.  stn bbox = 3.210e+05 (1.68e+05 1.53e+05)
              cpu = 0:00:01.9 real = 0:00:01.0 mem = 3727.8M
Iteration  7: Total net bbox = 2.380e+05 (1.27e+05 1.12e+05)
              Est.  stn bbox = 3.338e+05 (1.75e+05 1.59e+05)
              cpu = 0:00:02.6 real = 0:00:00.0 mem = 3722.8M
MH packer: No MH instances from GP
MH packer: No MH instances from GP
Iteration  8: Total net bbox = 2.519e+05 (1.34e+05 1.18e+05)
              Est.  stn bbox = 3.485e+05 (1.83e+05 1.66e+05)
              cpu = 0:00:02.7 real = 0:00:01.0 mem = 3719.8M
Iteration  9: Total net bbox = 2.639e+05 (1.39e+05 1.25e+05)
              Est.  stn bbox = 3.598e+05 (1.88e+05 1.72e+05)
              cpu = 0:00:04.5 real = 0:00:01.0 mem = 3719.8M
Iteration 10: Total net bbox = 2.638e+05 (1.42e+05 1.22e+05)
              Est.  stn bbox = 3.588e+05 (1.90e+05 1.69e+05)
              cpu = 0:00:02.0 real = 0:00:00.0 mem = 3751.8M
MH packer: No MH instances from GP
Move report: Congestion Driven Placement moves 8305 insts, mean move: 81.15 um, max move: 217.52 um 
	Max move on inst (sb_0__0_/mux_right_track_14/sky130_osu_sc_18T_hs__inv_1_0_): (764.66, 893.59) --> (895.31, 980.46)

Finished Incremental Placement (cpu=0:00:14.3, real=0:00:03.0, mem=3495.8M)
*** Starting refinePlace (0:10:14 mem=3495.8M) ***
Total net bbox length = 2.799e+05 (1.495e+05 1.304e+05) (ext = 4.651e+04)
Move report: Detail placement moves 8305 insts, mean move: 1.29 um, max move: 49.78 um 
	Max move on inst (cby_0__1_/mux_right_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_): (481.93, 933.58) --> (531.68, 933.55)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3511.3MB
Summary Report:
Instances move: 8305 (out of 8305 movable)
Instances flipped: 0
Mean displacement: 1.29 um
Max displacement: 49.78 um (Instance: cby_0__1_/mux_right_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_) (481.932, 933.583) -> (531.68, 933.55)
	Length: 9 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__inv_1
Total net bbox length = 2.737e+05 (1.425e+05 1.311e+05) (ext = 4.717e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3511.3MB
*** Finished refinePlace (0:10:15 mem=3511.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8421 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8389
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8389 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.80% H + 0.02% V. EstWL: 3.886709e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       668( 2.28%)        36( 0.12%)         3( 0.01%)   ( 2.42%) 
[NR-eGR]    met4 ( 4)       136( 0.49%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]    met5 ( 5)       111( 0.44%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       927( 0.83%)        36( 0.03%)         3( 0.00%)   ( 0.86%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.54% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.15 sec, Curr Mem: 3.32 MB )
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 3528.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 7.44, normalized total congestion hotspot area = 13.44 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 15819um, number of vias: 4337
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  28798 
[NR-eGR]  met2  (2V)        163697  39234 
[NR-eGR]  met3  (3H)        172418   6321 
[NR-eGR]  met4  (4V)         47669   5251 
[NR-eGR]  met5  (5H)         32530      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       416314  79604 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 273674um
[NR-eGR] Total length: 416314um, number of vias: 79604
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.06 seconds, mem = 3528.3M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:16.2, real=0:00:04.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:53, real = 0: 0:20, mem = 3526.3M **
Tdgp not enabled or already been cleared! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
WARNING   NRDB-2054            1  %s %s %s %s has an illegal 0 width or he...
WARNING   NRDB-733           110  %s %s in %s %s does not have a physical ...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
*** Message Summary: 119 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:52.6/0:00:20.5 (2.6), totSession cpu/real = 0:10:15.5/1:43:33.8 (0.1), mem = 3526.3M
<CMD> timeDesign -preCTS
AAE DB initialization (MEM=3462.61 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:10:16.8/1:43:45.3 (0.1), mem = 3462.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3438.6M)
Extraction called for design 'fpga_top' of instances=8357 and nets=11118 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3438.605M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3512.18)
Total number of fetched objects 10133
End delay calculation. (MEM=4069.64 CPU=0:00:02.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4069.64 CPU=0:00:03.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:01.0 totSessionCpu=0:10:21 mem=4037.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     56 (56)      |  -29.582   |     56 (56)      |
|   max_tran     |     33 (33)      |  -61.383   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.453%
Routing Overflow: 1.54% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.85 sec
Total Real time: 3.0 sec
Total Memory Usage: 3641.347656 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:04.8/0:00:03.4 (1.4), totSession cpu/real = 0:10:21.6/1:43:48.7 (0.1), mem = 3641.3M
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                              130
setExtractRCMode -coupling_c_th                     0.4
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_enablePrePlacedFlow            false
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -maxRouteLayer                         5
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             false
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:10:21.6/1:43:48.7 (0.1), mem = 3641.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:21.7/1:43:48.7 (0.1), mem = 3641.3M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:21.7/1:43:48.7 (0.1), mem = 3641.3M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2585.9M, totSessionCpu=0:10:22 **
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:21.7/1:43:48.7 (0.1), mem = 3641.3M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__xor2_l'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__xnor2_l'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tnbufi_l'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tnbufi_1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tielo'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tiehi'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tbufi_l'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tbufi_1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_l'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_8'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_4'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_2'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__oai22_l'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__oai21_l'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nor2_l'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nor2_1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nand2_l'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nand2_1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__mux2_1'
Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
-lefTechFileMap {}                         # string, default=""
Warning: cannot find min major genus version for innovus version; min major for 22.1 will be used instead.
**optDesign ... cpu = 0:00:00, real = 0:00:08, mem = 2591.7M, totSessionCpu=0:10:22 **
#optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.53 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8421 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8389
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8389 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.80% H + 0.02% V. EstWL: 3.958304e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       551( 1.88%)       142( 0.49%)        26( 0.09%)        11( 0.04%)   ( 2.50%) 
[NR-eGR]    met4 ( 4)       136( 0.49%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.50%) 
[NR-eGR]    met5 ( 5)       122( 0.49%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       821( 0.73%)       143( 0.13%)        26( 0.02%)        11( 0.01%)   ( 0.89%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.58% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 16635um, number of vias: 4479
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  28798 
[NR-eGR]  met2  (2V)        169311  39515 
[NR-eGR]  met3  (3H)        173739   6176 
[NR-eGR]  met4  (4V)         48620   5198 
[NR-eGR]  met5  (5H)         32682      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       424351  79687 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 273674um
[NR-eGR] Total length: 424351um, number of vias: 79687
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.32 sec, Curr Mem: 3.45 MB )
Extraction called for design 'fpga_top' of instances=8357 and nets=11118 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3645.035M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3697.77)
Total number of fetched objects 10133
End delay calculation. (MEM=4128.85 CPU=0:00:02.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4128.85 CPU=0:00:03.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:10:27 mem=4128.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.014  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1501   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     56 (56)      |  -29.595   |     56 (56)      |
|   max_tran     |     33 (33)      |  -59.632   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.453%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:10, mem = 2675.1M, totSessionCpu=0:10:28 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.9/0:00:10.3 (0.6), totSession cpu/real = 0:10:27.7/1:43:59.0 (0.1), mem = 3721.8M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3721.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3721.8M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:27.8/1:43:59.0 (0.1), mem = 3721.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.5), totSession cpu/real = 0:10:27.8/1:43:59.1 (0.1), mem = 3721.8M
End: GigaOpt Route Type Constraints Refinement
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:28.7/1:43:59.4 (0.1), mem = 3694.8M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 5 candidate Buffer cells
*info: There are 8 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:10:29.4/1:44:00.0 (0.1), mem = 3739.6M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:29.4/1:44:00.0 (0.1), mem = 3739.6M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   51.45%|        -|   0.000|   0.000|   0:00:00.0| 4129.3M|
|   51.45%|        -|   0.000|   0.000|   0:00:00.0| 4132.3M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4132.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.5 (1.5), totSession cpu/real = 0:10:30.1/1:44:00.5 (0.1), mem = 3740.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:30.2/1:44:00.6 (0.1), mem = 3740.3M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.5 (1.4), totSession cpu/real = 0:10:30.9/1:44:01.1 (0.1), mem = 3741.0M
End: Processing multi-driver nets
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:30.9/1:44:01.1 (0.1), mem = 3741.0M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    33|    33|   -61.63|  3958|  3958|   -29.99|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 51.45%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|    3966|       2|      56| 61.91%| 0:00:02.0|  4400.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.91%| 0:00:00.0|  4400.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:09.4 real=0:00:02.0 mem=4400.4M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:09.9/0:00:02.6 (3.7), totSession cpu/real = 0:10:40.8/1:44:03.7 (0.1), mem = 3852.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:19, real = 0:00:15, mem = 2743.3M, totSessionCpu=0:10:41 **

Active setup views:
 VIEW_SETUP
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:41.0/1:44:03.8 (0.1), mem = 4114.1M
*info: 39 io nets excluded
*info: 2 clock nets excluded
*info: 38 multi-driver nets excluded.
*info: 876 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|   61.91%|   0:00:00.0| 4271.2M|VIEW_SETUP|       NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4271.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4271.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:10:41.6/1:44:04.4 (0.1), mem = 3867.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:41.8/1:44:04.5 (0.1), mem = 4256.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.91
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.91%|        -|   0.000|   0.000|   0:00:00.0| 4258.9M|
|   61.90%|        4|   0.000|   0.000|   0:00:00.0| 4438.5M|
|   61.90%|        0|   0.000|   0.000|   0:00:00.0| 4438.5M|
|   61.89%|        4|   0.000|   0.000|   0:00:01.0| 4438.5M|
|   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4438.5M|
|   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4438.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.89
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:00.7 (3.1), totSession cpu/real = 0:10:44.0/1:44:05.2 (0.1), mem = 4438.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3895.53M, totSessionCpu=0:10:44).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:44.1/1:44:05.3 (0.1), mem = 3895.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  VIEW_SETUP
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.71 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12385 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12353
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12353 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 1.11% H + 0.02% V. EstWL: 3.952444e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       890( 3.04%)        86( 0.29%)         5( 0.02%)   ( 3.35%) 
[NR-eGR]    met4 ( 4)       132( 0.48%)         0( 0.00%)         0( 0.00%)   ( 0.48%) 
[NR-eGR]    met5 ( 5)       122( 0.49%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      1156( 1.03%)        86( 0.08%)         5( 0.00%)   ( 1.11%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 2.35% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.18 sec, Curr Mem: 3.72 MB )
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 3903.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 12.56, normalized total congestion hotspot area = 36.44 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
Iteration  6: Total net bbox = 2.535e+05 (1.34e+05 1.19e+05)
              Est.  stn bbox = 3.519e+05 (1.84e+05 1.68e+05)
              cpu = 0:00:03.2 real = 0:00:01.0 mem = 4362.5M
Iteration  7: Total net bbox = 2.651e+05 (1.39e+05 1.26e+05)
              Est.  stn bbox = 3.660e+05 (1.90e+05 1.76e+05)
              cpu = 0:00:04.1 real = 0:00:02.0 mem = 4353.5M
MH packer: No MH instances from GP
Iteration  8: Total net bbox = 2.712e+05 (1.42e+05 1.29e+05)
              Est.  stn bbox = 3.733e+05 (1.93e+05 1.80e+05)
              cpu = 0:00:05.1 real = 0:00:02.0 mem = 4347.5M
MH packer: No MH instances from GP
Iteration  9: Total net bbox = 2.876e+05 (1.50e+05 1.38e+05)
              Est.  stn bbox = 3.882e+05 (2.01e+05 1.88e+05)
              cpu = 0:00:11.2 real = 0:00:02.0 mem = 4347.5M
MH packer: No MH instances from GP
Iteration 10: Total net bbox = 2.933e+05 (1.58e+05 1.36e+05)
              Est.  stn bbox = 3.930e+05 (2.08e+05 1.85e+05)
              cpu = 0:00:03.2 real = 0:00:01.0 mem = 4379.5M
MH packer: No MH instances from GP
Move report: Timing Driven Placement moves 12269 insts, mean move: 30.88 um, max move: 146.82 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_50_): (552.14, 946.87) --> (485.19, 1026.74)

Finished Incremental Placement (cpu=0:00:28.9, real=0:00:09.0, mem=4123.5M)
*** Starting refinePlace (0:11:14 mem=4123.5M) ***
Total net bbox length = 3.149e+05 (1.654e+05 1.495e+05) (ext = 4.658e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 12269 insts, mean move: 1.14 um, max move: 48.63 um 
	Max move on inst (cby_0__1_/mux_right_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_): (481.62, 846.97) --> (530.25, 846.97)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4446.6MB
Summary Report:
Instances move: 12269 (out of 12269 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 48.63 um (Instance: cby_0__1_/mux_right_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_) (481.625, 846.974) -> (530.25, 846.97)
	Length: 9 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__inv_1
Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4446.6MB
*** Finished refinePlace (0:11:15 mem=4446.6M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12385 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12353
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12353 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.87% H + 0.02% V. EstWL: 4.004059e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       572( 1.96%)       138( 0.47%)        25( 0.09%)         3( 0.01%)   ( 2.52%) 
[NR-eGR]    met4 ( 4)       152( 0.55%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.56%) 
[NR-eGR]    met5 ( 5)       111( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       847( 0.75%)       141( 0.13%)        25( 0.02%)         3( 0.00%)   ( 0.90%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.61% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.18 sec, Curr Mem: 4.02 MB )
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 4389.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 3.11 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 15036um, number of vias: 4195
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  36726 
[NR-eGR]  met2  (2V)        175228  46496 
[NR-eGR]  met3  (3H)        181143   5808 
[NR-eGR]  met4  (4V)         47232   4735 
[NR-eGR]  met5  (5H)         31707      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       435311  93765 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307427um
[NR-eGR] Total length: 435311um, number of vias: 93765
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Early Global Route wiring runtime: 0.09 seconds, mem = 4389.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:31.8, real=0:00:10.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4173.7M)
Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4173.723M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:55, real = 0:00:27, mem = 2660.4M, totSessionCpu=0:11:16 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4162.92)
Total number of fetched objects 14097
End delay calculation. (MEM=4594 CPU=0:00:02.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4594 CPU=0:00:02.7 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:36.0/0:00:11.5 (3.1), totSession cpu/real = 0:11:20.1/1:44:16.8 (0.1), mem = 4594.0M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:20.5/1:44:17.2 (0.1), mem = 4754.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.89
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4754.0M|
|   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4754.0M|
|   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4754.0M|
|   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4754.0M|
|   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4754.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.89
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:00.0) **
*** Starting refinePlace (0:11:22 mem=4550.0M) ***
Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4518.0MB
Summary Report:
Instances move: 0 (out of 12269 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4518.0MB
*** Finished refinePlace (0:11:23 mem=4518.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4550.0M) ***
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[9].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[8].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=4702.6M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:00.9 (2.6), totSession cpu/real = 0:11:22.9/1:44:18.1 (0.1), mem = 4702.6M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=4161.62M, totSessionCpu=0:11:23).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:23.0/1:44:18.2 (0.1), mem = 4161.6M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  4551.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4551.3M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.8), totSession cpu/real = 0:11:23.8/1:44:18.6 (0.1), mem = 4162.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:24 mem=4162.3M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4162.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4130.3MB
Summary Report:
Instances move: 0 (out of 12269 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4130.3MB
*** Finished refinePlace (0:11:24 mem=4130.3M) ***
Register exp ratio and priority group on 0 nets on 13902 nets : 

Active setup views:
 VIEW_SETUP
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4116.512M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view VIEW_SETUP:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4153.66)
Total number of fetched objects 14097
End delay calculation. (MEM=4584.74 CPU=0:00:02.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4584.74 CPU=0:00:02.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:01.0 totSessionCpu=0:11:29 mem=4584.7M)
OPTC: user 20.0
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12385 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12353
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12353 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.87% H + 0.02% V. EstWL: 4.004059e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       572( 1.96%)       138( 0.47%)        25( 0.09%)         3( 0.01%)   ( 2.52%) 
[NR-eGR]    met4 ( 4)       152( 0.55%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.56%) 
[NR-eGR]    met5 ( 5)       111( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       847( 0.75%)       141( 0.13%)        25( 0.02%)         3( 0.00%)   ( 0.90%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.61% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.18 sec, Curr Mem: 3.89 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.44 |          3.11 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 3.11 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   933.52   560.59   986.80   613.87 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   560.56   640.51   613.84   693.79 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   693.76   640.51   747.04   693.79 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   747.04   800.35   800.32   853.63 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   560.56   826.99   613.84   880.27 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.44 |          3.11 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 3.11 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   933.52   560.59   986.80   613.87 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   560.56   640.51   613.84   693.79 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   693.76   640.51   747.04   693.79 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   747.04   800.35   800.32   853.63 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   560.56   826.99   613.84   880.27 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:07, real = 0:00:32, mem = 2797.5M, totSessionCpu=0:11:29 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.894%
Routing Overflow: 1.61% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:00:34, mem = 2806.5M, totSessionCpu=0:11:30 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 419.82MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:01:09, real = 0:00:40, mem = 4116.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPESI-2221         32  No driver %s is found in the delay stage...
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPOPT-7098         32  WARNING: %s is an undriven net with %d f...
WARNING   TCLCMD-513          77  The software could not find a matching o...
*** Message Summary: 110 warning(s), 32 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:01:08.8/0:00:40.2 (1.7), totSession cpu/real = 0:11:30.4/1:44:28.8 (0.1), mem = 4116.9M
<CMD> set_ccopt_property buffer_cells {sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_6 sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_l}
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CONSTRAINTS
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for prog_clk[0]...
  clock_tree prog_clk[0] contains 1458 sinks and 0 clock gates.
Extracting original clock gating for prog_clk[0] done.
Extracting original clock gating for clk[0]...
  clock_tree clk[0] contains 20 sinks and 0 clock gates.
Extracting original clock gating for clk[0] done.
The skew group clk[0]/CONSTRAINTS was created. It contains 20 sinks and 1 sources.
The skew group prog_clk[0]/CONSTRAINTS was created. It contains 1458 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=12/17 17:52:35, mem=2637.3M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:11:33.4/1:44:53.5 (0.1), mem = 4073.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     71.1
setDesignMode -process                                         130
setExtractRCMode -coupling_c_th                                0.4
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        true
setOptMode -opt_setup_target_slack                             0
setPlaceMode -maxRouteLayer                                    5
setPlaceMode -place_design_floorplan_mode                      false
setPlaceMode -place_detail_check_route                         false
setPlaceMode -place_detail_preserve_routing                    true
setPlaceMode -place_detail_remove_affected_routing             false
setPlaceMode -place_detail_swap_eeq_cells                      false
setPlaceMode -place_global_clock_gate_aware                    true
setPlaceMode -place_global_cong_effort                         auto
setPlaceMode -place_global_ignore_scan                         true
setPlaceMode -place_global_ignore_spare                        false
setPlaceMode -place_global_module_aware_spare                  false
setPlaceMode -place_global_place_io_pins                       false
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=4086.6M, init mem=4086.6M)
*info: Placed = 12269         
*info: Unplaced = 0           
Placement Density:61.89%(234693/379186)
Placement Density (including fixed std cells):61.89%(234693/379186)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4054.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.1)
Innovus will update I/O latencies
**WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
**WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:34.1/1:44:54.1 (0.1), mem = 4054.6M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1478 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1478 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.69 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12385 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12353
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12353 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.87% H + 0.02% V. EstWL: 4.004059e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       572( 1.96%)       138( 0.47%)        25( 0.09%)         3( 0.01%)   ( 2.52%) 
[NR-eGR]    met4 ( 4)       152( 0.55%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.56%) 
[NR-eGR]    met5 ( 5)       111( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       847( 0.75%)       141( 0.13%)        25( 0.02%)         3( 0.00%)   ( 0.90%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.61% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 15036um, number of vias: 4195
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  36726 
[NR-eGR]  met2  (2V)        175228  46496 
[NR-eGR]  met3  (3H)        181143   5808 
[NR-eGR]  met4  (4V)         47232   4735 
[NR-eGR]  met5  (5H)         31707      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       435311  93765 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307427um
[NR-eGR] Total length: 435311um, number of vias: 93765
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.26 sec, Curr Mem: 3.75 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.6 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
Original list had 5 cells:
sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
Library trimming was not able to trim any cells:
sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
  Inverters:   sky130_osu_sc_18T_hs__inv_l 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner MAX_DELAY:setup, late and power domain auto-default:
  Slew time target (leaf):    0.172ns
  Slew time target (trunk):   0.172ns
  Slew time target (top):     0.173ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.222ns
  Buffer max distance: 697.778um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=697.778um, saturatedSlew=0.139ns, speed=1903.896um per ns, cellArea=43.046um^2 per 1000um}
  Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.826um, saturatedSlew=0.133ns, speed=525.265um per ns, cellArea=89.310um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
 Created from constraint modes: {[]}
  Sources:                     pin clk[0]
  Total number of sinks:       20
  Delay constrained sinks:     20
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner MAX_DELAY:setup.late:
  Skew target:                 0.222ns
Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
 Created from constraint modes: {[]}
  Sources:                     pin prog_clk[0]
  Total number of sinks:       1458
  Delay constrained sinks:     1458
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner MAX_DELAY:setup.late:
  Skew target:                 0.222ns
Primary reporting skew groups are:
skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

MAX_DELAY:setup.late

Cap constraints are active in the following delay corners:

MAX_DELAY:setup.late

Transition constraint summary:

-------------------------------------------------------------------------------------------
Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
-------------------------------------------------------------------------------------------
MAX_DELAY:setup.late (primary)         -            -              -                -
              -                      0.172         1482      auto computed    all
-------------------------------------------------------------------------------------------

Capacitance constraint summary:

------------------------------------------------------------------------------------------------------
Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
------------------------------------------------------------------------------------------------------
MAX_DELAY:setup.late (primary)        -            -                    -                      -
              -                     1.424          2        library_or_sdc_constraint    all
------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
  misc counts      : r=2, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      1
    101          1000                      0
   1001         10000                      1
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

------------------------
Net name       Fanout ()
------------------------
prog_clk[0]      1458
clk[0]             20
------------------------


No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.2 real=0:00:00.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
      Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree prog_clk[0]...
Clustering clock_tree clk[0]...
Clustering clock_tree clk[0] done.
      Clustering clock_tree prog_clk[0] done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:11:36 mem=5878.6M) ***
Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5846.6MB
Summary Report:
Instances move: 0 (out of 12269 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5846.6MB
*** Finished refinePlace (0:11:36 mem=5846.6M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
    Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Clustering':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.9 real=0:00:00.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 2 all nets
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 5.50 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 8018 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 103842
[NR-eGR] #PG Blockages       : 8018
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 2 out of 12385 routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12385 nets ( ignored 12383 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 2 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] Rule id: 1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.371294e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4 ( 4)         2( 0.01%)   ( 0.01%) 
[NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 14925um, number of vias: 3679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)             0  1478 
[NR-eGR]  met2  (2V)          6814  1935 
[NR-eGR]  met3  (3H)          6852   156 
[NR-eGR]  met4  (4V)           986   110 
[NR-eGR]  met5  (5H)           273     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        14925  3679 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1492um
[NR-eGR] Total length: 14925um, number of vias: 3679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 14925um, number of vias: 3679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  36726 
[NR-eGR]  met2  (2V)        175651  46102 
[NR-eGR]  met3  (3H)        180693   5740 
[NR-eGR]  met4  (4V)         47307   4681 
[NR-eGR]  met5  (5H)         31550      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       435201  93249 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307427um
[NR-eGR] Total length: 435201um, number of vias: 93249
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.34 sec, Curr Mem: 5.51 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:11:36.9/1:44:55.8 (0.1), mem = 5879.9M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.50 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 4515
[NR-eGR] Read 12385 nets ( ignored 2 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12351
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12351 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.92% H + 0.02% V. EstWL: 3.868195e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       566( 1.94%)       139( 0.48%)        24( 0.08%)         4( 0.01%)   ( 2.51%) 
[NR-eGR]    met4 ( 4)       150( 0.54%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.55%) 
[NR-eGR]    met5 ( 5)        99( 0.40%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.40%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       827( 0.74%)       142( 0.13%)        24( 0.02%)         4( 0.00%)   ( 0.89%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.56% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.18 sec, Curr Mem: 5.51 MB )
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 5882.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  36726 
[NR-eGR]  met2  (2V)        175953  46131 
[NR-eGR]  met3  (3H)        181685   5745 
[NR-eGR]  met4  (4V)         46773   4685 
[NR-eGR]  met5  (5H)         30520      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       434931  93287 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307427um
[NR-eGR] Total length: 434931um, number of vias: 93287
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Early Global Route wiring runtime: 0.11 seconds, mem = 5882.9M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.3 (2.0), totSession cpu/real = 0:11:37.5/1:44:56.2 (0.1), mem = 5882.9M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
    Congestion Repair done. (took cpu=0:00:00.6 real=0:00:00.3)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.2 real=0:00:00.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5882.941M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.4 real=0:00:00.9)
  Stage::Clustering done. (took cpu=0:00:02.3 real=0:00:01.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:02.4 real=0:00:01.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.0)
  Stage::Balancing...
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 3 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after Approximately balancing fragments:
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after Approximately balancing fragments:
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Improving fragments clock skew':
        Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
          misc counts      : r=2, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Approximately balancing step':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
  Primary reporting skew groups before polishing:
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
  Skew group summary before polishing:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
  Merging balancing drivers for power...
    Tried: 3 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:11:38 mem=5880.4M) ***
Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5848.4MB
Summary Report:
Instances move: 0 (out of 12269 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5848.4MB
*** Finished refinePlace (0:11:39 mem=5848.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.4)
  Stage::Updating netlist done. (took cpu=0:00:00.7 real=0:00:00.4)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.1 real=0:00:00.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 2 all nets
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 5.51 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 8018 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 103842
[NR-eGR] #PG Blockages       : 8018
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 2 out of 12385 routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12385 nets ( ignored 12383 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 2 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] Rule id: 1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.371294e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4 ( 4)         2( 0.01%)   ( 0.01%) 
[NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 14925um, number of vias: 3679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)             0  1478 
[NR-eGR]  met2  (2V)          6814  1935 
[NR-eGR]  met3  (3H)          6852   156 
[NR-eGR]  met4  (4V)           986   110 
[NR-eGR]  met5  (5H)           273     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        14925  3679 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1492um
[NR-eGR] Total length: 14925um, number of vias: 3679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 14925um, number of vias: 3679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  36726 
[NR-eGR]  met2  (2V)        175953  46131 
[NR-eGR]  met3  (3H)        181685   5745 
[NR-eGR]  met4  (4V)         46773   4685 
[NR-eGR]  met5  (5H)         30520      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       434931  93287 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307427um
[NR-eGR] Total length: 434931um, number of vias: 93287
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.35 sec, Curr Mem: 5.52 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5881.410M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        ProEngine running partially connected to DB
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
        Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
          misc counts      : r=2, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 2, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 2
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
          misc counts      : r=2, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees:
          Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
        Primary reporting skew groups before routing clock trees:
          skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:11:40 mem=5881.7M) ***
Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5849.7MB
Summary Report:
Instances move: 0 (out of 12269 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5849.7MB
*** Finished refinePlace (0:11:40 mem=5849.7M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.4 real=0:00:01.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 2 all nets
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 5.51 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 8018 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 103842
[NR-eGR] #PG Blockages       : 8018
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 2 out of 12385 routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12385 nets ( ignored 12383 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 2 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] Rule id: 1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.371294e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4 ( 4)         2( 0.01%)   ( 0.01%) 
[NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 14925um, number of vias: 3679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)             0  1478 
[NR-eGR]  met2  (2V)          6814  1935 
[NR-eGR]  met3  (3H)          6852   156 
[NR-eGR]  met4  (4V)           986   110 
[NR-eGR]  met5  (5H)           273     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        14925  3679 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1492um
[NR-eGR] Total length: 14925um, number of vias: 3679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 14925um, number of vias: 3679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  36726 
[NR-eGR]  met2  (2V)        175953  46131 
[NR-eGR]  met3  (3H)        181685   5745 
[NR-eGR]  met4  (4V)         46773   4685 
[NR-eGR]  met5  (5H)         30520      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       434931  93287 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307427um
[NR-eGR] Total length: 434931um, number of vias: 93287
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.34 sec, Curr Mem: 5.52 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 2 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/17 17:52:40, mem=2684.3M)

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 17:52:40 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-665) NET clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.0000 0.0000 1593.6650 1563.6650 ).
#WARNING (NRDB-665) NET prog_clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.0000 0.0000 1593.6650 1563.6650 ).
#num needed restored net=0
#need_extraction net=0 (total=15082)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 14925 um.
#Total half perimeter of net bounding box = 1513 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 6814 um.
#Total wire length on LAYER met3 = 6852 um.
#Total wire length on LAYER met4 = 986 um.
#Total wire length on LAYER met5 = 273 um.
#Total number of vias = 3679
#Up-Via Summary (total 3679):
#           
#-----------------------
# met1             1478
# met2             1935
# met3              156
# met4              110
#-----------------------
#                  3679 
#
#Start routing data preparation on Tue Dec 17 17:52:40 2024
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14746 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2706.87 (MB), peak = 3287.91 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2709.20 (MB), peak = 3287.91 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14746 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2           10558 ( 70.0%)
#          3            1145 (  7.6%)
#          4             164 (  1.1%)
#          5              50 (  0.3%)
#          6              96 (  0.6%)
#          9              17 (  0.1%)
#  10  -  19             173 (  1.1%)
#  20  -  29              36 (  0.2%)
#  30  -  39              77 (  0.5%)
#  40  -  49               5 (  0.0%)
#  50  -  59               2 (  0.0%)
#  60  -  69              28 (  0.2%)
#  1400-1499               2 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 15082 nets, 12353 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            2 ( 0.0%)
#  Clock                          2
#  Extra space                    1
#  Prefer layer range             2
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#               met3             met4           1 (  0.0%)
#          *    met3             ----           1 (  0.0%)
#
#2 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.67 (MB)
#Total memory = 2739.03 (MB)
#Peak memory = 3287.91 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.7 GB, peak:3.2 GB --1.03 [8]--
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 14674 um.
#Total half perimeter of net bounding box = 1513 um.
#Total wire length on LAYER met1 = 180 um.
#Total wire length on LAYER met2 = 6504 um.
#Total wire length on LAYER met3 = 6793 um.
#Total wire length on LAYER met4 = 1056 um.
#Total wire length on LAYER met5 = 140 um.
#Total number of vias = 3471
#Up-Via Summary (total 3471):
#           
#-----------------------
# met1             1478
# met2             1818
# met3              141
# met4               34
#-----------------------
#                  3471 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 27.09 (MB)
#Total memory = 2722.28 (MB)
#Peak memory = 3287.91 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14746 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14746 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14746 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14746 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2735.28 (MB), peak = 3287.91 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 15305 um.
#Total half perimeter of net bounding box = 1513 um.
#Total wire length on LAYER met1 = 2529 um.
#Total wire length on LAYER met2 = 5626 um.
#Total wire length on LAYER met3 = 5932 um.
#Total wire length on LAYER met4 = 1079 um.
#Total wire length on LAYER met5 = 138 um.
#Total number of vias = 2227
#Up-Via Summary (total 2227):
#           
#-----------------------
# met1             1212
# met2              836
# met3              145
# met4               34
#-----------------------
#                  2227 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = 13.00 (MB)
#Total memory = 2735.28 (MB)
#Peak memory = 3287.91 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = 13.00 (MB)
#Total memory = 2735.28 (MB)
#Peak memory = 3287.91 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:02
#Increased memory = 54.84 (MB)
#Total memory = 2739.70 (MB)
#Peak memory = 3287.91 (MB)
#Number of warnings = 24
#Total number of warnings = 46
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 17:52:43 2024
#
% End globalDetailRoute (date=12/17 17:52:43, total cpu=0:00:06.8, real=0:00:03.0, peak res=2728.5M, current mem=2728.5M)
        NanoRoute done. (took cpu=0:00:06.9 real=0:00:02.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 2 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.55 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 2219
[NR-eGR] Read 12385 nets ( ignored 2 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12351
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12351 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.91% H + 0.01% V. EstWL: 3.868195e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       553( 1.89%)       141( 0.48%)        25( 0.09%)         3( 0.01%)   ( 2.47%) 
[NR-eGR]    met4 ( 4)       151( 0.55%)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.55%) 
[NR-eGR]    met5 ( 5)       108( 0.43%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.43%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       824( 0.73%)       143( 0.13%)        25( 0.02%)         3( 0.00%)   ( 0.89%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.52% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)          2529  36460 
[NR-eGR]  met2  (2V)        174322  45020 
[NR-eGR]  met3  (3H)        180853   5757 
[NR-eGR]  met4  (4V)         47333   4638 
[NR-eGR]  met5  (5H)         30324      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       435361  91875 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307427um
[NR-eGR] Total length: 435361um, number of vias: 91875
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.27 sec, Curr Mem: 5.57 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.6 real=0:00:00.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:08.0 real=0:00:03.1)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5909.832M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
  Primary reporting skew groups after routing clock trees:
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:08.2 real=0:00:03.3)
  CCOpt::Phase::PostConditioning...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
  Primary reporting skew groups after post-conditioning:
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      2
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1478
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1478
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
  -----------------------------------------------------------------------------
  Fanout      -        1       1358          0        1358    [1358]
  -----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.172       2       0.000       0.000      0.000    0.000    {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  MAX_DELAY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.222         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  MAX_DELAY:setup.late    clk[0]/CONSTRAINTS         0.000     0.000     0.000       0.222         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  MAX_DELAY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.222         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=6048.32)
Total number of fetched objects 14097
Total number of fetched objects 14097
End delay calculation. (MEM=6516.57 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6516.57 CPU=0:00:01.0 REAL=0:00:00.0)
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.7 real=0:00:01.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
  misc counts      : r=2, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph:
  Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
Primary reporting skew groups after update timingGraph:
  skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  Clock tree prog_clk[0] has 1 cts_max_fanout violation.
**WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree prog_clk[0] at (723.045,432.363), in power domain auto-default, has 1458 fanout.

Type 'man IMPCCOPT-1157' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:01.1)
Runtime done. (took cpu=0:00:18.1 real=0:00:09.3)
Runtime Summary
===============
Clock Runtime:  (26%) Core CTS           2.48 (Init 0.96, Construction 0.24, Implementation 0.45, eGRPC 0.16, PostConditioning 0.15, Other 0.51)
Clock Runtime:  (50%) CTS services       4.65 (RefinePlace 1.12, EarlyGlobalClock 0.85, NanoRoute 2.40, ExtractRC 0.28, TimingAnalysis 0.00)
Clock Runtime:  (22%) Other CTS          2.10 (Init 0.39, CongRepair/EGR-DP 0.61, TimingUpdate 1.11, Other 0.00)
Clock Runtime: (100%) Total              9.23

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:17.4/0:00:08.7 (2.0), totSession cpu/real = 0:11:51.5/1:45:02.9 (0.1), mem = 5919.0M
Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2738.3M, totSessionCpu=0:11:52 **
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:51.6/1:45:02.9 (0.1), mem = 4349.0M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 2845.2M, totSessionCpu=0:11:53 **
#optDebug: { P: 130 W: 3195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4161.1M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4289.51)
Total number of fetched objects 14097
End delay calculation. (MEM=4653.36 CPU=0:00:02.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4653.36 CPU=0:00:03.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:01.0 totSessionCpu=0:11:58 mem=4653.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.894%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:11, mem = 2927.3M, totSessionCpu=0:11:58 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.3/0:00:10.5 (0.6), totSession cpu/real = 0:11:57.8/1:45:13.3 (0.1), mem = 4233.4M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:58.9/1:45:13.7 (0.1), mem = 4202.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.7), totSession cpu/real = 0:11:59.0/1:45:13.7 (0.1), mem = 4234.4M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:59.0/1:45:13.8 (0.1), mem = 4234.4M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.4), totSession cpu/real = 0:11:59.6/1:45:14.1 (0.1), mem = 4249.3M
*** Starting optimizing excluded clock nets MEM= 4249.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4249.3M) ***
*** Starting optimizing excluded clock nets MEM= 4249.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4249.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:59.6/1:45:14.2 (0.1), mem = 4249.3M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4639.0M|
|   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4642.0M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4642.0M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.

*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.7), totSession cpu/real = 0:12:00.4/1:45:14.7 (0.1), mem = 4251.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:00.6/1:45:14.8 (0.1), mem = 4251.0M
*info: 39 io nets excluded
*info: 2 clock nets excluded
*info: 38 multi-driver nets excluded.
*info: 876 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|   61.89%|   0:00:00.0| 4683.7M|VIEW_SETUP|       NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4683.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4683.7M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:12:01.3/1:45:15.4 (0.1), mem = 4281.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:01.7/1:45:15.7 (0.1), mem = 4669.4M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 61.89
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.89%|        -|   0.100|   0.000|   0:00:00.0| 4673.4M|
|   61.89%|        2|   0.100|   0.000|   0:00:00.0| 4860.1M|
|   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4860.1M|
|   61.89%|        2|   0.100|   0.000|   0:00:00.0| 4860.1M|
|   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4860.1M|
|   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4860.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 61.89
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:12:04 mem=4860.1M) ***
Total net bbox length = 3.076e+05 (1.568e+05 1.508e+05) (ext = 4.748e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4828.1MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.076e+05 (1.568e+05 1.508e+05) (ext = 4.748e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4828.1MB
*** Finished refinePlace (0:12:05 mem=4828.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4860.1M) ***
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[8].
**ERROR: (IMPESI-2221):	No driver grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[7].

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=4860.1M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.4/0:00:01.4 (2.4), totSession cpu/real = 0:12:05.1/1:45:17.2 (0.1), mem = 4860.1M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=4317.06M, totSessionCpu=0:12:05).
*** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:05.1/1:45:17.2 (0.1), mem = 4317.1M
Starting local wire reclaim
*** Starting refinePlace (0:12:05 mem=4317.1M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 4535 insts, mean move: 4.47 um, max move: 133.20 um 
	Max move on inst (cbx_1__0_/mux_top_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_): (1110.28, 547.27) --> (1110.28, 680.47)
	Runtime: CPU: 0:00:41.0 REAL: 0:00:40.0 MEM: 4395.2MB
Summary Report:
Instances move: 4535 (out of 12267 movable)
Instances flipped: 4
Mean displacement: 4.47 um
Max displacement: 133.20 um (Instance: cbx_1__0_/mux_top_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_) (1110.28, 547.27) -> (1110.28, 680.47)
	Length: 9 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__inv_1
Runtime: CPU: 0:00:41.0 REAL: 0:00:40.0 MEM: 4395.2MB
*** Finished refinePlace (0:12:46 mem=4395.2M) ***
*** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:00:41.1/0:00:40.1 (1.0), totSession cpu/real = 0:12:46.2/1:45:57.3 (0.1), mem = 4396.2M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4384.7)
Total number of fetched objects 14095
End delay calculation. (MEM=4825.78 CPU=0:00:02.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4825.78 CPU=0:00:02.7 REAL=0:00:01.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 2219
[NR-eGR] Read 12383 nets ( ignored 2 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12349
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12349 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.91% H + 0.01% V. EstWL: 3.810519e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       618( 2.11%)        32( 0.11%)         2( 0.01%)   ( 2.23%) 
[NR-eGR]    met4 ( 4)       132( 0.48%)         0( 0.00%)         0( 0.00%)   ( 0.48%) 
[NR-eGR]    met5 ( 5)        88( 0.35%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       850( 0.76%)        32( 0.03%)         2( 0.00%)   ( 0.79%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.42% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)          2529  36456 
[NR-eGR]  met2  (2V)        174736  43936 
[NR-eGR]  met3  (3H)        177195   5523 
[NR-eGR]  met4  (4V)         44604   4463 
[NR-eGR]  met5  (5H)         29089      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       428153  90378 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 303909um
[NR-eGR] Total length: 428153um, number of vias: 90378
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.33 sec, Curr Mem: 4.03 MB )
Extraction called for design 'fpga_top' of instances=12319 and nets=15080 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4332.934M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.44 |          1.78 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 1.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   667.12   560.59   720.40   613.87 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   560.56   640.51   613.84   693.79 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   693.76   720.43   747.04   773.71 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   640.48   933.55   693.76   986.83 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:51.2/1:45:59.1 (0.1), mem = 4362.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.3), totSession cpu/real = 0:12:51.3/1:45:59.1 (0.1), mem = 4362.0M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4373.06)
Total number of fetched objects 14095
End delay calculation. (MEM=4814.14 CPU=0:00:02.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4814.14 CPU=0:00:03.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:55.2/1:46:00.0 (0.1), mem = 4814.1M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  4974.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4974.1M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.5 (1.7), totSession cpu/real = 0:12:56.2/1:46:00.6 (0.1), mem = 4384.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:12:56 mem=4384.1M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 6.630%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4384.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4352.1MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4352.1MB
*** Finished refinePlace (0:12:57 mem=4352.1M) ***
Register exp ratio and priority group on 0 nets on 13900 nets : 

Active setup views:
 VIEW_SETUP
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fpga_top' of instances=12319 and nets=15080 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4335.324M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4372.47)
Total number of fetched objects 14095
End delay calculation. (MEM=4832.63 CPU=0:00:02.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4832.63 CPU=0:00:03.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:13:01 mem=4832.6M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:10, real = 0:01:00, mem = 2996.8M, totSessionCpu=0:13:01 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
Routing Overflow: 1.42% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:01:02, mem = 3006.7M, totSessionCpu=0:13:02 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 426.19MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
ERROR     IMPESI-2221         32  No driver %s is found in the delay stage...
WARNING   IMPSP-105           20  'setPlaceMode -maxRouteLayer' will becom...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPOPT-7098         32  WARNING: %s is an undriven net with %d f...
WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-1285        2  The lib cell '%s' specified in %s %s. %s...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
WARNING   TCLCMD-513          77  The software could not find a matching o...
*** Message Summary: 140 warning(s), 32 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:29.1/0:01:14.9 (1.2), totSession cpu/real = 0:13:02.5/1:46:08.4 (0.1), mem = 4384.8M
#% End ccopt_design (date=12/17 17:53:50, total cpu=0:01:29, real=0:01:15, peak res=3049.0M, current mem=2943.4M)
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2944.3M, totSessionCpu=0:13:11 **
*** optDesign #1 [begin] : totSession cpu/real = 0:13:11.0/1:47:42.4 (0.1), mem = 4334.9M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:11.0/1:47:42.4 (0.1), mem = 4334.9M
**INFO: User settings:
setDesignMode -process                                         130
setExtractRCMode -coupling_c_th                                0.4
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setUsefulSkewMode -opt_skew_eco_route                          false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setPlaceMode -maxRouteLayer                                    5
setPlaceMode -place_design_floorplan_mode                      false
setPlaceMode -place_detail_check_route                         false
setPlaceMode -place_detail_preserve_routing                    true
setPlaceMode -place_detail_remove_affected_routing             false
setPlaceMode -place_detail_swap_eeq_cells                      false
setPlaceMode -place_global_clock_gate_aware                    true
setPlaceMode -place_global_cong_effort                         auto
setPlaceMode -place_global_ignore_scan                         true
setPlaceMode -place_global_ignore_spare                        false
setPlaceMode -place_global_module_aware_spare                  false
setPlaceMode -place_global_place_io_pins                       false
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -usefulSkew                                    true
setAnalysisMode -virtualIPO                                    false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 2955.4M, totSessionCpu=0:13:13 **
#optDebug: { P: 130 W: 3195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4303.9M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:10, mem = 3005.6M, totSessionCpu=0:13:14 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.7/0:00:09.8 (0.3), totSession cpu/real = 0:13:13.7/1:47:52.1 (0.1), mem = 4387.3M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:14.7/1:47:52.5 (0.1), mem = 4355.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.6), totSession cpu/real = 0:13:14.8/1:47:52.5 (0.1), mem = 4387.3M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:14.8/1:47:52.5 (0.1), mem = 4387.3M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.4 (1.4), totSession cpu/real = 0:13:15.4/1:47:53.0 (0.1), mem = 4396.2M
*** Starting optimizing excluded clock nets MEM= 4396.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4396.2M) ***
*** Starting optimizing excluded clock nets MEM= 4396.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4396.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:15.4/1:47:53.0 (0.1), mem = 4396.2M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4785.9M|
|   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4785.9M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4785.9M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:00.6 (2.3), totSession cpu/real = 0:13:16.7/1:47:53.5 (0.1), mem = 4396.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:16.8/1:47:53.7 (0.1), mem = 4396.9M
*info: 39 io nets excluded
*info: 2 clock nets excluded
*info: 38 multi-driver nets excluded.
*info: 876 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|   61.89%|   0:00:00.0| 4801.6M|VIEW_SETUP|       NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4801.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4801.6M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:13:17.6/1:47:54.3 (0.1), mem = 4409.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:18.0/1:47:54.6 (0.1), mem = 4797.3M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 61.89
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.89%|        -|   0.100|   0.000|   0:00:00.0| 4801.3M|
|   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4815.8M|
|   61.89%|        0|   0.100|   0.000|   0:00:01.0| 4815.8M|
|   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4815.8M|
|   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4815.8M|
|   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4815.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 61.89
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:01.0) **
*** Starting refinePlace (0:13:20 mem=4813.8M) ***
Total net bbox length = 3.039e+05 (1.530e+05 1.509e+05) (ext = 5.025e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4781.8MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.039e+05 (1.530e+05 1.509e+05) (ext = 5.025e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4781.8MB
*** Finished refinePlace (0:13:21 mem=4781.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4813.8M) ***
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=4972.5M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:01.2 (2.5), totSession cpu/real = 0:13:20.9/1:47:55.8 (0.1), mem = 4972.5M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:01, mem=4429.46M, totSessionCpu=0:13:21).
*** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:21.0/1:47:55.8 (0.1), mem = 4429.5M
Starting local wire reclaim
*** Starting refinePlace (0:13:21 mem=4429.5M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 840 insts, mean move: 8.64 um, max move: 133.20 um 
	Max move on inst (cby_1__1_/mux_left_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_): (1009.52, 747.07) --> (1009.52, 880.27)
	Runtime: CPU: 0:00:35.0 REAL: 0:00:34.0 MEM: 4454.4MB
Summary Report:
Instances move: 840 (out of 12267 movable)
Instances flipped: 4
Mean displacement: 8.64 um
Max displacement: 133.20 um (Instance: cby_1__1_/mux_left_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_) (1009.52, 747.07) -> (1009.52, 880.27)
	Length: 9 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__inv_1
Runtime: CPU: 0:00:35.0 REAL: 0:00:34.0 MEM: 4454.4MB
*** Finished refinePlace (0:13:56 mem=4454.4M) ***
*** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:35.1/0:00:34.1 (1.0), totSession cpu/real = 0:13:56.1/1:48:29.9 (0.1), mem = 4463.4M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4456.88)
Total number of fetched objects 14095
End delay calculation. (MEM=4945.19 CPU=0:00:02.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4945.19 CPU=0:00:02.7 REAL=0:00:00.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 4859 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 45786
[NR-eGR] #PG Blockages       : 4859
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 2219
[NR-eGR] Read 12383 nets ( ignored 2 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12349
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12349 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.97% H + 0.01% V. EstWL: 3.810452e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met3 ( 3)       603( 2.06%)        48( 0.16%)         1( 0.00%)   ( 2.23%) 
[NR-eGR]    met4 ( 4)       131( 0.48%)         0( 0.00%)         0( 0.00%)   ( 0.48%) 
[NR-eGR]    met5 ( 5)        75( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       821( 0.73%)        48( 0.04%)         1( 0.00%)   ( 0.77%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.38% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)          2529  36456 
[NR-eGR]  met2  (2V)        174224  44081 
[NR-eGR]  met3  (3H)        177213   5471 
[NR-eGR]  met4  (4V)         45076   4419 
[NR-eGR]  met5  (5H)         28953      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       427995  90427 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 303702um
[NR-eGR] Total length: 427995um, number of vias: 90427
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.32 sec, Curr Mem: 4.14 MB )
Extraction called for design 'fpga_top' of instances=12319 and nets=15080 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4423.832M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.89 |          3.56 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 3.56 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   693.76   720.43   747.04   773.71 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   747.04   800.35   800.32   853.63 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   667.12   560.59   720.40   613.87 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   560.56   640.51   613.84   693.79 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   640.48   906.91   693.76   960.19 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:14:01.1/1:48:31.7 (0.1), mem = 4452.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.3), totSession cpu/real = 0:14:01.2/1:48:31.8 (0.1), mem = 4452.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4463.96)
Total number of fetched objects 14095
End delay calculation. (MEM=4943.19 CPU=0:00:02.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4943.19 CPU=0:00:02.8 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:14:05.0/1:48:32.6 (0.1), mem = 4943.2M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5103.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=5103.2M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.5 (1.7), totSession cpu/real = 0:14:05.9/1:48:33.2 (0.1), mem = 4474.2M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 13900 nets : 

Active setup views:
 VIEW_SETUP
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fpga_top' of instances=12319 and nets=15080 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4428.379M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4466.79)
Total number of fetched objects 14095
End delay calculation. (MEM=4945.1 CPU=0:00:02.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4945.1 CPU=0:00:02.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:01.0 totSessionCpu=0:14:10 mem=4945.1M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:59, real = 0:00:52, mem = 3078.8M, totSessionCpu=0:14:10 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
Routing Overflow: 1.38% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:00:54, mem = 3087.8M, totSessionCpu=0:14:11 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 429.51MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:01:00.2/0:01:00.7 (1.0), totSession cpu/real = 0:14:11.2/1:48:43.1 (0.1), mem = 4485.2M
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
<CMD> setNanoRouteMode -quiet -routeWithEco 0
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
<CMD> setNanoRouteMode -quiet -drouteAutoStop 0
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3025.38 (MB), peak = 3287.91 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                    false
setNanoRouteMode -route_detail_end_iteration                1
setNanoRouteMode -route_detail_fix_antenna                  true
setNanoRouteMode -route_detail_post_route_litho_repair      false
setNanoRouteMode -route_route_side                          front
setNanoRouteMode -route_extract_third_party_compatible      false
setNanoRouteMode -route_global_exp_timing_driven_std_delay  71.1
setNanoRouteMode -route_bottom_routing_layer                1
setNanoRouteMode -route_antenna_diode_insertion             false
setNanoRouteMode -route_selected_net_only                   false
setNanoRouteMode -route_top_routing_layer                   5
setNanoRouteMode -route_with_eco                            false
setNanoRouteMode -route_with_litho_driven                   false
setNanoRouteMode -route_with_si_driven                      false
setNanoRouteMode -route_with_timing_driven                  false
setDesignMode -process                                      130
setExtractRCMode -coupling_c_th                             0.4
setExtractRCMode -engine                                    preRoute
setExtractRCMode -relative_c_th                             1
setExtractRCMode -total_c_th                                0
setDelayCalMode -enable_high_fanout                         true
setDelayCalMode -eng_enablePrePlacedFlow                    false
setDelayCalMode -engine                                     aae
setDelayCalMode -ignoreNetLoad                              false
setDelayCalMode -socv_accuracy_mode                         low
setSIMode -separate_delta_delay_on_data                     true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4441.2M, init mem=4441.2M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4409.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (2) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4409.2M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 17:56:38 2024
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#12349 routable nets do not have any wires.
#2 routable nets have routed wires.
#12349 nets will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 17:56:38 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3047.49 (MB), peak = 3312.80 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3049.53 (MB), peak = 3312.80 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Finished routing data preparation on Tue Dec 17 17:56:38 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:00
#Increased memory = 11.40 (MB)
#Total memory = 3049.53 (MB)
#Peak memory = 3312.80 (MB)
#
#
#Start global routing on Tue Dec 17 17:56:38 2024
#
#
#Start global routing initialization on Tue Dec 17 17:56:38 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Dec 17 17:56:38 2024
#
#Start routing resource analysis on Tue Dec 17 17:56:38 2024
#
#Routing resource analysis is done on Tue Dec 17 17:56:39 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1845        2381       29237    46.56%
#  met2           V        1634        1686       29237    46.57%
#  met3           H        1265        1277       29237    46.94%
#  met4           V        1089        1502       29237    52.95%
#  met5           H         182         245       29237    55.62%
#  --------------------------------------------------------------
#  Total                   6016      54.51%      146185    49.73%
#
#  1 nets (0.01%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec 17 17:56:39 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3051.30 (MB), peak = 3312.80 (MB)
#
#
#Global routing initialization is done on Tue Dec 17 17:56:39 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3052.35 (MB), peak = 3312.80 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3059.85 (MB), peak = 3312.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3077.34 (MB), peak = 3312.80 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3079.28 (MB), peak = 3312.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#
#12351 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           12349  
#-----------------------------
#        Total           12349  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           12350  
#------------------------------------------------
#        Total                  1           12350  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  met1          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  met2         21(0.13%)      0(0.00%)      3(0.02%)      2(0.01%)   (0.17%)
#  met3          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  met4          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  met5          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     21(0.03%)      0(0.00%)      3(0.00%)      2(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.03% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 395938 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 32252 um.
#Total wire length on LAYER met2 = 158476 um.
#Total wire length on LAYER met3 = 159565 um.
#Total wire length on LAYER met4 = 43274 um.
#Total wire length on LAYER met5 = 2371 um.
#Total number of vias = 50227
#Up-Via Summary (total 50227):
#           
#-----------------------
# met1            32348
# met2            16206
# met3             1597
# met4               76
#-----------------------
#                 50227 
#
#Max overcon = 4 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 23.43 (MB)
#Total memory = 3073.26 (MB)
#Peak memory = 3312.80 (MB)
#
#Finished global routing on Tue Dec 17 17:56:43 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3070.97 (MB), peak = 3312.80 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Start Track Assignment.
#Done with 10864 horizontal wires in 6 hboxes and 11855 vertical wires in 6 hboxes.
#Done with 3103 horizontal wires in 6 hboxes and 2185 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# met1       29429.29 	 31.90%  	  0.00% 	 31.90%
# met2      150266.70 	  0.05%  	  0.00% 	  0.00%
# met3      151326.69 	  0.21%  	  0.00% 	  0.03%
# met4       42122.27 	  0.01%  	  0.00% 	  0.00%
# met5        2255.14 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      375400.09  	  2.61% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 390138 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 32010 um.
#Total wire length on LAYER met2 = 156100 um.
#Total wire length on LAYER met3 = 156438 um.
#Total wire length on LAYER met4 = 43232 um.
#Total wire length on LAYER met5 = 2358 um.
#Total number of vias = 50227
#Up-Via Summary (total 50227):
#           
#-----------------------
# met1            32348
# met2            16206
# met3             1597
# met4               76
#-----------------------
#                 50227 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3061.50 (MB), peak = 3312.80 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:07
#Increased memory = 23.78 (MB)
#Total memory = 3061.75 (MB)
#Peak memory = 3312.80 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 177
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	met1         86       60        9      155
#	met2         10        0        0       10
#	met3          4        8        0       12
#	Totals      100       68        9      177
#5052 out of 12319 instances (41.0%) need to be verified(marked ipoed), dirty area = 2.7%.
#   number of violations = 189
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	met1         89       66        9      164
#	met2         13        0        0       13
#	met3          4        8        0       12
#	Totals      106       74        9      189
#cpu time = 00:01:00, elapsed time = 00:00:20, memory = 3110.62 (MB), peak = 4217.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       39       42
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       41       44
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3115.37 (MB), peak = 4217.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 409622 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 130577 um.
#Total wire length on LAYER met2 = 167290 um.
#Total wire length on LAYER met3 = 79353 um.
#Total wire length on LAYER met4 = 30149 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32386
#Up-Via Summary (total 32386):
#           
#-----------------------
# met1            26447
# met2             4819
# met3             1049
# met4               71
#-----------------------
#                 32386 
#
#Total number of DRC violations = 44
#Total number of violations on LAYER met1 = 42
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:01:02
#Elapsed time = 00:00:20
#Increased memory = 53.62 (MB)
#Total memory = 3115.37 (MB)
#Peak memory = 4217.92 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       39       42
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       41       44
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3116.07 (MB), peak = 4217.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 409627 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 130577 um.
#Total wire length on LAYER met2 = 167290 um.
#Total wire length on LAYER met3 = 79350 um.
#Total wire length on LAYER met4 = 30158 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32400
#Up-Via Summary (total 32400):
#           
#-----------------------
# met1            26447
# met2             4819
# met3             1063
# met4               71
#-----------------------
#                 32400 
#
#Total number of DRC violations = 44
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 42
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 409627 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 130577 um.
#Total wire length on LAYER met2 = 167290 um.
#Total wire length on LAYER met3 = 79350 um.
#Total wire length on LAYER met4 = 30158 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32400
#Up-Via Summary (total 32400):
#           
#-----------------------
# met1            26447
# met2             4819
# met3             1063
# met4               71
#-----------------------
#                 32400 
#
#Total number of DRC violations = 44
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 42
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start DRC checking..
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       39       42
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       41       44
#cpu time = 00:00:11, elapsed time = 00:00:06, memory = 3118.55 (MB), peak = 4217.92 (MB)
#CELL_VIEW fpga_top,init has 44 DRC violations
#Total number of DRC violations = 44
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 42
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Dec 17 17:57:11 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Post Route Wire Spread.
#Done with 1284 horizontal wires in 11 hboxes and 7105 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 417382 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131038 um.
#Total wire length on LAYER met2 = 173481 um.
#Total wire length on LAYER met3 = 80217 um.
#Total wire length on LAYER met4 = 30393 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32400
#Up-Via Summary (total 32400):
#           
#-----------------------
# met1            26447
# met2             4819
# met3             1063
# met4               71
#-----------------------
#                 32400 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start DRC checking..
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       39       42
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       41       44
#cpu time = 00:00:11, elapsed time = 00:00:05, memory = 3118.50 (MB), peak = 4217.92 (MB)
#CELL_VIEW fpga_top,init has 44 DRC violations
#Total number of DRC violations = 44
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 42
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       39       42
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       41       44
#cpu time = 00:00:13, elapsed time = 00:00:06, memory = 3116.43 (MB), peak = 4217.92 (MB)
#CELL_VIEW fpga_top,init has 44 DRC violations
#Total number of DRC violations = 44
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 42
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 417382 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131038 um.
#Total wire length on LAYER met2 = 173481 um.
#Total wire length on LAYER met3 = 80217 um.
#Total wire length on LAYER met4 = 30393 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32400
#Up-Via Summary (total 32400):
#           
#-----------------------
# met1            26447
# met2             4819
# met3             1063
# met4               71
#-----------------------
#                 32400 
#
#detailRoute Statistics:
#Cpu time = 00:01:29
#Elapsed time = 00:00:33
#Increased memory = 54.68 (MB)
#Total memory = 3116.43 (MB)
#Peak memory = 4217.92 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:38
#Elapsed time = 00:00:39
#Increased memory = -24.73 (MB)
#Total memory = 2999.96 (MB)
#Peak memory = 4217.92 (MB)
#Number of warnings = 22
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 17:57:17 2024
#
#Default setup view is reset to VIEW_SETUP.
#Default setup view is reset to VIEW_SETUP.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:01:38, elapsed time = 00:00:40, memory = 2970.70 (MB), peak = 4217.92 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRIG-1303            2  The congestion map does not match the GC...
WARNING   NRIG-34            100  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
*** Message Summary: 53 warning(s), 0 error(s)

<CMD> fit
<CMD> zoomBox -22.17200 -6.97100 1610.98800 1455.05600
<CMD> zoomBox 98.25500 53.55900 1486.44100 1296.28200
<CMD> zoomBox 342.87300 198.38900 1195.39400 961.57700
<CMD> zoomBox 493.10000 287.33300 1016.65400 756.02600
<CMD> zoomBox 528.96300 308.56600 973.98400 706.95500
<CMD> zoomBox 607.38100 354.99500 880.68000 599.65600
<CMD> zoomBox 626.10200 366.07900 858.40600 574.04100
<CMD> zoomBox 642.01400 375.50000 839.47300 552.26800
<CMD> zoomBox 607.38000 354.99400 880.68000 599.65600
<CMD> zoomBox 493.09600 287.33100 1016.65400 756.02700
<CMD> zoomBox 401.26600 232.96100 1125.91300 881.67500
<CMD> zoomBox 274.16500 157.70900 1277.13700 1055.58300
<CMD> zoomBox 98.24700 53.55300 1486.44400 1296.28600
<CMD> zoomBox -13.62400 -12.68200 1619.54900 1449.35600
<CMD> zoomBox -145.23700 -90.60600 1776.14300 1629.43900
<CMD> zoomBox 404.08400 1189.48500 1206.93700 1052.77600
<CMD> zoomBox 499.58500 810.53100 1182.01000 1421.44700
<CMD> zoomBox 580.76100 851.98000 1160.82200 1371.25800
<CMD> zoomBox 758.26200 942.61300 1114.49200 1261.51500
<CMD> zoomBox 867.27000 998.27200 1086.04000 1194.11800
<CMD> fit
<CMD> zoomBox -30.53200 74.31800 1149.42600 1130.63200
<CMD> zoomBox 29.61800 142.09300 882.13800 905.28000
<CMD> zoomBox 53.10900 168.56200 777.75100 817.27100
<CMD> zoomBox 73.07600 191.06000 689.02200 742.46300
<CMD> zoomBox 90.04800 210.18300 613.60200 678.87600
<CMD> zoomBox 518.78000 386.28200 175.38800 415.40600
<CMD> zoomBox 182.58700 304.73500 393.47300 493.52300
<CMD> zoomBox 184.30600 318.48500 363.55900 478.95500
<CMD> zoomBox 185.76600 330.17200 338.13200 466.57200
<CMD> zoomBox 188.06400 348.55000 298.14800 447.09900
<CMD> zoomBox 190.37200 367.01400 257.97800 427.53600
<CMD> zoomBox 192.41300 383.36100 222.41100 410.21600
<CMD> zoomBox 192.65700 385.31700 218.15600 408.14400
<CMD> zoomBox 193.80000 387.23200 215.47400 406.63500
<CMD> zoomBox 196.29900 391.41900 209.61000 403.33500
<CMD> zoomBox 191.31000 383.06200 221.31200 409.92000
<CMD> zoomBox 185.67600 373.62400 234.52900 417.35800
<CMD> zoomBox 180.06800 364.22900 247.68600 424.76200
<CMD> zoomBox 172.30600 351.22600 265.89600 435.00900
<CMD> zoomBox 161.56200 333.22900 291.10000 449.19300
<CMD> zoomBox 126.11400 273.84200 374.27000 495.99500
<CMD> zoomBox 33.13600 118.07600 592.42100 618.75500
<CMD> zoomBox -242.88200 -344.34200 1240.04500 983.19400
<CMD> zoomBox 123.01400 26.46100 897.11200 719.44400
<CMD> zoomBox 318.64000 220.47400 722.72400 582.21500
<CMD> zoomBox 423.83500 322.42000 634.77000 511.25200
<CMD> zoomBox 479.92000 376.28900 590.03000 474.86100
<CMD> zoomBox 513.96400 406.92800 571.44300 458.38400
<CMD> zoomBox 531.73400 422.99200 561.74000 449.85400
<CMD> zoomBox 540.71900 431.33300 556.38400 445.35700
<CMD> zoomBox 542.13200 432.66700 555.44800 444.58800
<CMD> zoomBox 544.35000 434.76500 553.97100 443.37800
<CMD> zoomBox 546.52700 436.95000 552.43600 442.24000
<CMD> zoomBox 548.13000 438.68700 551.21600 441.45000
<CMD> zoomBox 548.74600 439.49200 550.64300 441.19000
<CMD> zoomBox 549.13600 439.97900 550.30200 441.02300
<CMD> selectMarker 549.6500 440.6800 549.9500 440.8750 3 1 6
<CMD> deselectAll
<CMD> selectVia 549.6350 440.5250 549.9650 440.8950 3 pad_clk/tie_hi_esd
<CMD> zoomBox 548.86900 439.76800 550.48400 441.21400
<CMD> deselectAll
<CMD> selectMarker 549.6500 440.6800 549.9500 440.8750 3 1 6
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox 1078.94700 1127.33000 1165.94300 1022.93500
<CMD> zoomBox 1101.85200 1087.20100 1123.42500 1074.07600
<CMD> zoomBox 1112.26200 1081.05600 1113.68500 1077.93100
<CMD> zoomBox 1112.73600 1080.45500 1113.65300 1079.18200
<CMD> fit
<CMD> zoomBox 1066.51900 498.47500 1006.86500 573.04300
<CMD> zoomBox 1003.15800 502.14400 1073.96000 565.52700
<CMD> zoomBox 1010.05500 505.26200 1070.23700 559.13800
<CMD> zoomBox 1025.13500 512.08100 1062.09500 545.16800
<CMD> zoomBox 1022.03000 509.45700 1065.51200 548.38300
<CMD> zoomBox 1018.37700 506.37000 1069.53200 552.16500
<CMD> zoomBox 1023.25400 518.83200 1054.67000 546.95600
<CMD> zoomBox 1026.42100 526.34300 1045.71500 543.61500
<CMD> zoomBox 1028.67400 530.84000 1040.52400 541.44800
<CMD> zoomBox 1029.54800 531.90900 1039.62000 540.92600
<CMD> zoomBox 1030.34100 532.83300 1038.90300 540.49800
<CMD> zoomBox 1032.07500 534.85400 1037.33400 539.56200
<CMD> zoomBox 1032.83500 535.74700 1036.63500 539.14900
<CMD> zoomBox 1033.38200 536.39200 1036.12800 538.85000
<CMD> zoomBox 1033.59600 536.64400 1035.93000 538.73300
<CMD> zoomBox 1034.06300 537.19400 1035.49700 538.47800
<CMD> zoomBox 1034.47800 537.68300 1035.11400 538.25200
<CMD> selectMarker 1034.6400 537.9500 1034.9600 538.0900 1 1 6
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 1034.52500 537.72600 1035.06600 538.21000
<CMD> zoomBox 1034.56500 537.76300 1035.02500 538.17500
<CMD> zoomBox 1034.59900 537.79500 1034.99000 538.14500
<CMD> zoomBox 1034.62700 537.82200 1034.96000 538.12000
<CMD> zoomBox 1034.65200 537.84500 1034.93500 538.09800
<CMD> zoomBox 1034.69100 537.88000 1034.89600 538.06400
<CMD> zoomBox 1034.70500 537.89400 1034.88000 538.05100
<CMD> zoomBox 1034.71700 537.90600 1034.86700 538.04000
<CMD> zoomBox 1034.72800 537.91500 1034.85600 538.03000
<CMD> zoomBox 1034.73700 537.92400 1034.84600 538.02200
<CMD> zoomBox 1034.70200 537.89300 1034.88000 538.05200
<CMD> zoomBox 1034.59000 537.78700 1034.99400 538.14900
<CMD> zoomBox 1034.40500 537.61500 1035.18200 538.31100
<CMD> zoomBox 1034.16200 537.39000 1035.42900 538.52400
<CMD> zoomBox 1033.92100 537.16600 1035.67500 538.73600
<CMD> zoomBox 1033.58800 536.85600 1036.01600 539.03000
<CMD> zoomBox 1033.37600 536.65900 1036.23300 539.21700
<CMD> zoomBox 1032.48700 535.83400 1037.14100 540.00000
<CMD> zoomBox 1033.13200 536.37100 1036.49500 539.38200
<CMD> zoomBox 1033.59700 536.76000 1036.02800 538.93600
<CMD> zoomBox 1033.77900 536.91100 1035.84500 538.76100
<CMD> deselectAll
<CMD> selectWire 1034.7300 537.9050 1034.8700 539.5700 2 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_sram[32]}
<CMD> zoomBox 1034.02600 537.26600 1035.52000 538.60300
<CMD> zoomBox 1034.12300 537.40400 1035.39300 538.54100
<CMD> zoomBox 1033.91100 537.10200 1035.66900 538.67600
<CMD> fit
<CMD_INTERNAL> violationBrowserClose
<CMD> zoomBox 1004.37900 563.10000 1066.51900 505.93200
<CMD> zoomBox 1035.73800 540.87700 1043.33800 535.67300
<CMD> zoomBox 1037.07000 535.71300 1042.56300 540.63000
<CMD> zoomBox 1038.41100 536.55700 1041.78400 539.57700
<CMD> zoomBox 1038.73100 536.75900 1041.59800 539.32600
<CMD> zoomBox 1039.00300 536.93000 1041.44000 539.11200
<CMD> zoomBox 1039.23400 537.07500 1041.30600 538.93000
<CMD> zoomBox 1039.43000 537.19900 1041.19200 538.77600
<CMD> zoomBox 1039.59700 537.30400 1041.09500 538.64500
<CMD> deselectAll
<CMD> selectWire 1040.4900 538.0200 1040.6300 538.4600 1 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_sram[34]}
<CMD> deselectAll
<CMD> selectMarker 1040.4900 537.9500 1040.6300 538.0900 1 1 6
<CMD> deselectAll
<CMD> selectMarker 1040.4900 537.9500 1040.6300 538.0900 1 1 6
<CMD> fit
<CMD> deselectAll
<CMD> zoomBox 977.03800 1172.07100 1195.77000 995.59400
<CMD> zoomBox 1091.35600 1123.44700 1142.85600 1049.87600
<CMD> fit
<CMD> zoomBox 994.43700 1338.60600 1223.11100 1075.13300
<CMD> zoomBox 940.72100 1048.52500 1286.97200 1358.49400
<CMD> zoomBox 916.13700 1017.22200 1323.49200 1381.89200
<CMD> zoomBox 847.92500 945.97500 1411.74000 1450.71000
<CMD> zoomBox 1001.09600 1340.57300 1375.27100 1102.06400
<CMD> zoomBox 1363.17000 1109.98500 1142.44000 1332.65100
<CMD> zoomBox 948.91600 982.84800 1509.49300 1484.68400
<CMD> zoomBox 653.41200 773.67100 1727.30200 1735.03200
<CMD> zoomBox 264.96700 498.70400 2013.61700 2064.11900
<CMD> zoomBox 51.22700 358.81800 2471.50500 2525.48300
<CMD> selectWire 861.4500 944.2100 876.4700 944.3500 1 {grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_[0]}
<CMD> fit
<CMD> zoomBox 102.78800 114.60200 1282.74600 1170.91600
<CMD> zoomBox 305.62800 261.26000 921.57400 812.66300
<CMD> zoomBox 411.51200 337.81600 733.04000 625.65200
<CMD> zoomBox 466.78400 377.77700 634.62400 528.03000
<CMD> zoomBox 490.04100 394.22600 611.30600 502.78400
<CMD> zoomBox 506.84400 406.11000 594.45800 484.54300
<CMD> zoomBox 513.40600 410.75100 587.87800 477.41900
<CMD> zoomBox 527.75500 420.89900 573.49000 461.84200
<CMD> zoomBox 536.56700 427.13000 564.65500 452.27500
<CMD> zoomBox 538.67100 428.61800 562.54600 449.99100
<CMD> zoomBox 540.45900 429.88300 560.75300 448.05000
<CMD> zoomBox 541.97900 430.95800 559.22900 446.40000
<CMD> zoomBox 543.27100 431.87100 557.93400 444.99800
<CMD> zoomBox 544.19200 433.22800 556.65600 444.38600
<CMD> zoomBox 546.22400 436.15800 553.88000 443.01200
<CMD> zoomBox 542.16300 430.31000 559.41700 445.75600
<CMD> zoomBox 547.46800 434.36600 558.06400 443.85200
<CMD> zoomBox 551.49000 437.40500 557.02200 442.35700
<CMD> zoomBox 552.53000 438.28400 556.52800 441.86300
<CMD> zoomBox 552.93600 438.62700 556.33500 441.67000
<CMD> zoomBox 553.28100 438.91900 556.17100 441.50600
<CMD> zoomBox 553.57500 439.16700 556.03100 441.36600
<CMD> zoomBox 553.30500 438.97700 556.19600 441.56500
<CMD> zoomBox 552.98800 438.75400 556.38900 441.79900
<CMD> zoomBox 551.05300 437.39100 557.57000 443.22500
<CMD> zoomBox 547.34600 434.78100 559.83200 445.95900
<CMD> zoomBox 540.24400 429.78000 564.16600 451.19500
<CMD> setDelayCalMode -SIAware false
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
*** timeDesign #2 [begin] : totSession cpu/real = 0:19:47.5/2:33:05.9 (0.1), mem = 4458.1M
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 18:40:48 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3260.70 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 18:40:48 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3264.00 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#rc model rebuild is required for this corner(s)
#1 rcmodel(s) requires rebuild
#Rebuild RC model file for all corners.
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Generating the tQuantus model file automatically.
#num_tile=4824 avg_aspect_ratio=0.985983 
#Vertical num_row 25 per_row= 192 halo= 83750 
#hor_num_col = 91 final aspect_ratio= 0.498823
#Build RC corners: cpu time = 00:00:22, elapsed time = 00:00:22, memory = 3234.96 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3234.96 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 409 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:07, elapsed time = 00:00:02 .
#   Increased memory =   280.06 (MB), total memory =  3515.00 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3210.05 (MB), peak = 4217.92 (MB)
#RC Statistics: 49022 Res, 27003 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5038.12 (24230), Avg L-Edge Length: 10330.63 (14421)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 63997 nodes, 51646 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3203.64 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4538.184M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4538.184M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:30
#Elapsed time = 00:00:26
#Increased memory = -60.03 (MB)
#Total memory = 3203.97 (MB)
#Peak memory = 4217.92 (MB)
#
#409 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (30196718)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.99/8, scale score = 0.25.
#    Increased memory =     0.02 (MB), total memory =  3173.06 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3173.04 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.66/8, scale score = 0.83.
#    Increased memory =     0.09 (MB), total memory =  3173.04 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3172.95 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.78/8, scale score = 0.72.
#    Increased memory =     0.09 (MB), total memory =  3173.04 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.56/8, scale score = 0.57.
#    Increased memory =    -0.68 (MB), total memory =  3172.95 (MB), peak memory =  4217.92 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=4592.04 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4597.05)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5195.81 CPU=0:00:02.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5195.81 CPU=0:00:03.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:20:24 mem=5131.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 37.63 sec
Total Real time: 31.0 sec
Total Memory Usage: 4726.511719 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:37.6/0:00:30.5 (1.2), totSession cpu/real = 0:20:25.2/2:33:36.5 (0.1), mem = 4726.5M
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3362.9M, totSessionCpu=0:20:26 **
*** optDesign #2 [begin] : totSession cpu/real = 0:20:25.6/2:33:40.5 (0.1), mem = 4726.5M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:25.6/2:33:40.5 (0.1), mem = 4726.5M
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                73154562
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setDesignMode -process                                                                    130
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               5
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 3374.7M, totSessionCpu=0:20:27 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4702.5M, init mem=4734.5M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4702.5M)
#optDebug: { P: 130 W: 7195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.8/0:00:08.8 (0.2), totSession cpu/real = 0:20:27.3/2:33:49.4 (0.1), mem = 4734.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (30196718)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.70/8, scale score = 0.21.
#    Increased memory =    -0.03 (MB), total memory =  3361.03 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3361.06 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.76/8, scale score = 0.85.
#    Increased memory =     0.14 (MB), total memory =  3361.06 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3360.92 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.87/8, scale score = 0.73.
#    Increased memory =     0.14 (MB), total memory =  3361.06 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.14/8, scale score = 0.52.
#    Increased memory =   -15.93 (MB), total memory =  3360.92 (MB), peak memory =  4217.92 (MB)
The design is extracted. Skipping TQuantus.
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:27.5/2:33:49.4 (0.1), mem = 4725.5M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4980.51)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5120.86 CPU=0:00:04.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5120.86 CPU=0:00:04.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:01.0 totSessionCpu=0:20:35 mem=5120.9M)

Active hold views:
 VIEW_HOLD
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:07.5 real=0:00:03.0 totSessionCpu=0:20:35 mem=5152.9M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:10.2/0:00:05.4 (1.9), totSession cpu/real = 0:20:37.6/2:33:54.9 (0.1), mem = 5152.9M
**optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 3340.8M, totSessionCpu=0:20:38 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:38.3/2:33:55.1 (0.1), mem = 4610.9M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
    Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
    Library trimming was not able to trim any cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
      Inverters:   sky130_osu_sc_18T_hs__inv_l 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.171ns
      Slew time target (trunk):   0.171ns
      Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 655.802um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
      Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       20
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       1458
      Delay constrained sinks:     1458
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)         -            -              -                -
                  -                      0.171         1482      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)        -            -                    -                      -
                  -                     1.424          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      1458
    clk[0]             20
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:20:38.8/2:33:55.6 (0.1), mem = 6439.6M
**INFO: Start fixing DRV (Mem = 4868.64M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:38.9/2:33:55.6 (0.1), mem = 4868.6M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5095.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5095.7M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:00.8 (1.2), totSession cpu/real = 0:20:39.9/2:33:56.4 (0.1), mem = 4689.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4689.66M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=4689.7M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 3381.3M, totSessionCpu=0:20:40 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 3383.3M, totSessionCpu=0:20:40 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4690.04M, totSessionCpu=0:20:40).
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 3383.3M, totSessionCpu=0:20:40 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:20:40 mem=4951.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4919.7MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4919.7MB
*** Finished refinePlace (0:20:41 mem=4919.7M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 1.097 ns

Start Layer Assignment ...
WNS(1.097ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 3337.8M, totSessionCpu=0:20:42 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:41.7/2:33:57.6 (0.1), mem = 4652.9M

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 18:41:39 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#12351 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 18:41:39 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3360.53 (MB), peak = 4217.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3362.77 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Dec 17 18:41:40 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.82 (MB)
#Total memory = 3362.77 (MB)
#Peak memory = 4217.92 (MB)
#
#
#Start global routing on Tue Dec 17 18:41:40 2024
#
#
#Start global routing initialization on Tue Dec 17 18:41:40 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 10.72 (MB)
#Total memory = 3362.66 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       39       42
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       41       44
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3363.44 (MB), peak = 4217.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       38       41
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3410.59 (MB), peak = 4217.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 417309 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 130943 um.
#Total wire length on LAYER met2 = 173463 um.
#Total wire length on LAYER met3 = 80257 um.
#Total wire length on LAYER met4 = 30394 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32420
#Up-Via Summary (total 32420):
#           
#-----------------------
# met1            26451
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32420 
#
#Total number of DRC violations = 41
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:00
#Increased memory = 47.93 (MB)
#Total memory = 3410.59 (MB)
#Peak memory = 4217.92 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       38       41
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3421.52 (MB), peak = 4217.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 417309 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 130943 um.
#Total wire length on LAYER met2 = 173463 um.
#Total wire length on LAYER met3 = 80257 um.
#Total wire length on LAYER met4 = 30394 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32420
#Up-Via Summary (total 32420):
#           
#-----------------------
# met1            26451
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32420 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 417309 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 130943 um.
#Total wire length on LAYER met2 = 173463 um.
#Total wire length on LAYER met3 = 80257 um.
#Total wire length on LAYER met4 = 30394 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32420
#Up-Via Summary (total 32420):
#           
#-----------------------
# met1            26451
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32420 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Dec 17 18:41:41 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Post Route Wire Spread.
#Done with 250 horizontal wires in 11 hboxes and 1766 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418419 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131008 um.
#Total wire length on LAYER met2 = 174407 um.
#Total wire length on LAYER met3 = 80346 um.
#Total wire length on LAYER met4 = 30407 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32420
#Up-Via Summary (total 32420):
#           
#-----------------------
# met1            26451
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32420 
#
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       38       41
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3421.90 (MB), peak = 4217.92 (MB)
#CELL_VIEW fpga_top,init has 41 DRC violations
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418419 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131008 um.
#Total wire length on LAYER met2 = 174407 um.
#Total wire length on LAYER met3 = 80346 um.
#Total wire length on LAYER met4 = 30407 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32420
#Up-Via Summary (total 32420):
#           
#-----------------------
# met1            26451
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32420 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:01
#Increased memory = 59.23 (MB)
#Total memory = 3421.90 (MB)
#Peak memory = 4217.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:02
#Increased memory = -110.07 (MB)
#Total memory = 3227.69 (MB)
#Peak memory = 4217.92 (MB)
#Number of warnings = 23
#Total number of warnings = 115
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 18:41:41 2024
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:06.6/0:00:02.3 (2.8), totSession cpu/real = 0:20:48.3/2:34:00.0 (0.1), mem = 4524.4M
**optDesign ... cpu = 0:00:23, real = 0:00:19, mem = 3198.8M, totSessionCpu=0:20:48 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 18:41:42 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3220.88 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 18:41:42 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3226.89 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3228.25 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3228.25 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 407 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   233.20 (MB), total memory =  3461.55 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3240.09 (MB), peak = 4217.92 (MB)
#RC Statistics: 49011 Res, 26992 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5028.84 (24220), Avg L-Edge Length: 10367.16 (14480)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 63986 nodes, 51635 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3234.37 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4614.293M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4614.293M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 7.54 (MB)
#Total memory = 3234.42 (MB)
#Peak memory = 4217.92 (MB)
#
#407 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (84865735)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.57/8, scale score = 0.20.
#    Increased memory =     0.00 (MB), total memory =  3194.22 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3194.22 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.57/8, scale score = 0.82.
#    Increased memory =     0.11 (MB), total memory =  3194.22 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3194.11 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.70/8, scale score = 0.71.
#    Increased memory =     0.11 (MB), total memory =  3194.22 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.78/8, scale score = 0.60.
#    Increased memory =     0.22 (MB), total memory =  3194.11 (MB), peak memory =  4217.92 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4648.61)
*** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5097.9 CPU=0:00:02.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5097.9 CPU=0:00:03.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:21:00 mem=5097.9M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:24, mem = 3377.6M, totSessionCpu=0:21:01 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #7 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:35, real = 0:00:24, mem = 3372.5M, totSessionCpu=0:21:01 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:26, mem = 3378.1M, totSessionCpu=0:21:02 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 418.32MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:36.4/0:00:31.6 (1.2), totSession cpu/real = 0:21:02.0/2:34:12.1 (0.1), mem = 4674.0M
<CMD> fit
<CMD> zoomBox -52.74400 -47.98300 1580.41500 1414.04300
<CMD> zoomBox 41.69600 -22.31300 1429.88100 1220.40900
<CMD> zoomBox 121.96900 -0.49400 1301.92700 1055.82000
<CMD> zoomBox 191.57600 26.98200 1194.54000 924.84900
<CMD> zoomBox 437.25100 123.95900 815.51900 462.59000
<CMD> zoomBox 498.05300 150.77100 730.35800 358.73400
<CMD> zoomBox 536.34700 169.82100 679.01200 297.53700
<CMD> zoomBox 565.63300 184.55200 640.10700 251.22200
<CMD> zoomBox 571.41400 187.25400 634.71700 243.92400
<CMD> zoomBox 580.91000 191.30500 626.64800 232.25000
<CMD> zoomBox 584.94800 192.65300 623.82600 227.45700
<CMD> zoomBox 576.15700 189.71700 629.96800 237.88900
<CMD> zoomBox 563.99000 185.65200 638.47100 252.32800
<CMD> zoomBox 547.15100 180.02600 650.23900 272.31200
<CMD> zoomBox 536.44200 176.44900 657.72300 285.02100
<CMD> zoomBox 523.84400 172.24000 666.52800 299.97300
<CMD> zoomBox 491.58500 161.46300 689.07300 338.25700
<CMD> fit
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3370.9M, totSessionCpu=0:21:06 **
*** optDesign #3 [begin] : totSession cpu/real = 0:21:05.6/2:34:41.6 (0.1), mem = 4667.1M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:05.6/2:34:41.6 (0.1), mem = 4667.1M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                127823579
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setDesignMode -process                                                                    130
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               5
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:01, real = 0:00:08, mem = 3436.1M, totSessionCpu=0:21:07 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4694.1M, init mem=4726.1M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4694.1M)
#optDebug: { P: 130 W: 7195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.9/0:00:07.8 (0.2), totSession cpu/real = 0:21:07.5/2:34:49.4 (0.1), mem = 4726.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #8 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (84865735)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.62/8, scale score = 0.20.
#    Increased memory =     0.05 (MB), total memory =  3425.83 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3425.79 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.67/8, scale score = 0.83.
#    Increased memory =     0.06 (MB), total memory =  3425.79 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3425.72 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.80/8, scale score = 0.73.
#    Increased memory =     0.06 (MB), total memory =  3425.79 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.04/8, scale score = 0.51.
#    Increased memory =   -14.30 (MB), total memory =  3425.72 (MB), peak memory =  4217.92 (MB)
The design is extracted. Skipping TQuantus.
*** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:07.6/2:34:49.5 (0.1), mem = 4718.1M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4973.13)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5098.4 CPU=0:00:04.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5098.4 CPU=0:00:04.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:01.0 totSessionCpu=0:21:15 mem=5098.4M)
Done building cte hold timing graph (HoldAware) cpu=0:00:07.4 real=0:00:03.0 totSessionCpu=0:21:15 mem=5098.4M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:09.4/0:00:04.7 (2.0), totSession cpu/real = 0:21:17.1/2:34:54.2 (0.1), mem = 5130.4M
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 3405.8M, totSessionCpu=0:21:17 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #9 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:17.7/2:34:54.5 (0.1), mem = 4647.4M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
    Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
    Library trimming was not able to trim any cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
      Inverters:   sky130_osu_sc_18T_hs__inv_l 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.171ns
      Slew time target (trunk):   0.171ns
      Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 655.802um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
      Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       20
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       1458
      Delay constrained sinks:     1458
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)         -            -              -                -
                  -                      0.171         1482      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)        -            -                    -                      -
                  -                     1.424          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      1458
    clk[0]             20
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:21:18.3/2:34:55.0 (0.1), mem = 6466.2M
**INFO: Start fixing DRV (Mem = 4904.18M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:18.3/2:34:55.0 (0.1), mem = 4904.2M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5142.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5142.1M) ***

*** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.0/0:00:00.8 (1.2), totSession cpu/real = 0:21:19.3/2:34:55.8 (0.1), mem = 4735.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4735.14M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=4735.1M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 3436.8M, totSessionCpu=0:21:20 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #10 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 3438.9M, totSessionCpu=0:21:20 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4736.60M, totSessionCpu=0:21:20).
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 3438.9M, totSessionCpu=0:21:20 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:21:20 mem=4998.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4966.3MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4966.3MB
*** Finished refinePlace (0:21:21 mem=4966.3M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 1.097 ns

Start Layer Assignment ...
WNS(1.097ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 3390.7M, totSessionCpu=0:21:21 **
**INFO: flowCheckPoint #11 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:21.1/2:34:56.9 (0.1), mem = 4693.3M

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 18:42:38 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#12351 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 18:42:39 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3404.96 (MB), peak = 4217.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3407.46 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Dec 17 18:42:39 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.55 (MB)
#Total memory = 3407.46 (MB)
#Peak memory = 4217.92 (MB)
#
#
#Start global routing on Tue Dec 17 18:42:39 2024
#
#
#Start global routing initialization on Tue Dec 17 18:42:39 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 11.37 (MB)
#Total memory = 3407.28 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       38       41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3407.98 (MB), peak = 4217.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       38       41
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3458.93 (MB), peak = 4217.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418392 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131031 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80327 um.
#Total wire length on LAYER met4 = 30403 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32425
#Up-Via Summary (total 32425):
#           
#-----------------------
# met1            26456
# met2             4837
# met3             1061
# met4               71
#-----------------------
#                 32425 
#
#Total number of DRC violations = 41
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:00
#Increased memory = 51.64 (MB)
#Total memory = 3458.93 (MB)
#Peak memory = 4217.92 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       38       41
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3468.21 (MB), peak = 4217.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418392 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131031 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80327 um.
#Total wire length on LAYER met4 = 30403 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32425
#Up-Via Summary (total 32425):
#           
#-----------------------
# met1            26456
# met2             4837
# met3             1061
# met4               71
#-----------------------
#                 32425 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418392 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131031 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80327 um.
#Total wire length on LAYER met4 = 30403 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32425
#Up-Via Summary (total 32425):
#           
#-----------------------
# met1            26456
# met2             4837
# met3             1061
# met4               71
#-----------------------
#                 32425 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 61.16 (MB)
#Total memory = 3468.45 (MB)
#Peak memory = 4217.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = -119.30 (MB)
#Total memory = 3271.40 (MB)
#Peak memory = 4217.92 (MB)
#Number of warnings = 23
#Total number of warnings = 159
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 18:42:40 2024
#
*** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:04.8/0:00:01.6 (3.0), totSession cpu/real = 0:21:25.9/2:34:58.6 (0.1), mem = 4600.9M
**optDesign ... cpu = 0:00:20, real = 0:00:17, mem = 3257.9M, totSessionCpu=0:21:26 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #12 PostEcoSummary
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 18:42:40 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3272.61 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 18:42:40 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3278.44 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3279.81 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3279.81 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   241.63 (MB), total memory =  3521.56 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3288.95 (MB), peak = 4217.92 (MB)
#RC Statistics: 49036 Res, 27018 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5035.18 (24237), Avg L-Edge Length: 10337.44 (14442)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64012 nodes, 51661 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3284.68 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4693.926M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:00.0 mem: 4693.926M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 6.27 (MB)
#Total memory = 3284.71 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (56955659)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.95/8, scale score = 0.24.
#    Increased memory =    -0.02 (MB), total memory =  3249.09 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3249.10 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.61/8, scale score = 0.83.
#    Increased memory =     0.12 (MB), total memory =  3249.10 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3248.98 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.98/8, scale score = 0.75.
#    Increased memory =     0.12 (MB), total memory =  3249.10 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.88/8, scale score = 0.61.
#    Increased memory =    -0.74 (MB), total memory =  3248.98 (MB), peak memory =  4217.92 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4735.25)
*** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5155.46 CPU=0:00:02.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5155.46 CPU=0:00:03.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:21:38 mem=5155.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:22, mem = 3439.8M, totSessionCpu=0:21:39 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #13 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #14 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:22, mem = 3435.4M, totSessionCpu=0:21:39 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:24, mem = 3442.6M, totSessionCpu=0:21:40 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 433.75MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:34.4/0:00:30.5 (1.1), totSession cpu/real = 0:21:39.9/2:35:12.1 (0.1), mem = 4760.6M
<CMD> zoomBox -51.99800 -6.59800 1581.16100 1455.42800
<CMD> zoomBox 43.07600 54.24900 1431.26100 1296.97100
<CMD> zoomBox 522.56600 463.70100 585.42000 406.23400
<CMD> zoomBox 547.05900 447.00900 561.25900 431.89500
<CMD> selectWire 547.8950 440.6800 566.3500 440.9800 3 {clk[0]}
<CMD> deselectAll
<CMD> selectWire 554.8700 439.6100 555.1700 440.8600 3 pad_clk/tie_lo_esd
<CMD> deselectAll
<CMD> selectWire 549.6500 439.6100 549.9500 440.8600 3 pad_clk/tie_hi_esd
<CMD> zoomBox 544.66900 431.27500 564.53100 449.05600
<CMD> zoomBox 543.43500 430.54500 566.80300 451.46400
<CMD> zoomBox 540.27700 428.67600 572.62000 457.63000
<CMD> zoomBox 535.90400 426.08800 580.67100 466.16400
<CMD> zoomBox 529.85300 422.50700 591.81500 477.97600
<CMD> zoomBox 521.47800 417.54900 607.24000 494.32400
<CMD> zoomBox 516.15200 414.39600 617.04900 504.72000
<CMD> zoomBox 520.20500 416.86300 605.96700 493.63800
<CMD> zoomBox 511.38400 411.49300 630.08600 517.75700
<CMD> zoomBox 499.17400 404.06100 663.46900 551.14000
<CMD> zoomBox 482.27600 393.77500 709.67400 597.34500
<CMD> zoomBox 444.01400 370.48500 814.29400 701.96500
<CMD> zoomBox 405.92900 347.30300 918.42800 806.09900
<CMD> zoomBox 353.21700 315.21700 1062.55800 950.22900
<CMD> zoomBox 319.69600 294.81300 1154.21500 1041.88600
<CMD> zoomBox 233.86300 242.56700 1388.90600 1276.57700
<CMD> zoomBox 115.06300 170.25400 1713.74000 1601.41100
<CMD> zoomBox -153.93000 6.51900 2449.24800 2336.91900
<CMD> zoomBox 32.03800 17.73300 1912.83500 1701.44800
<CMD> zoomBox 227.32400 39.32500 1382.37000 1073.33800
<CMD> zoomBox 380.88200 100.03400 983.82500 639.79700
<CMD> zoomBox 445.59400 125.61700 815.87700 457.09900
<CMD> zoomBox 462.62300 136.25100 777.36400 418.01100
<CMD> zoomBox 477.09800 145.29000 744.62800 384.78600
<CMD> zoomBox 489.40100 152.97300 716.80200 356.54500
<CMD> zoomBox 499.85900 159.50300 693.15000 332.54000
<CMD> zoomBox 508.74800 165.05400 673.04600 312.13600
<CMD> zoomBox 499.85800 159.46500 693.15000 332.50300
<CMD> zoomBox 462.62000 136.05400 777.36500 417.81800
<CMD> zoomBox 425.55500 112.75200 861.18900 502.73700
<CMD> zoomBox 401.98500 97.93400 914.49500 556.74000
<CMD> zoomBox 440.25400 194.34200 810.54300 525.83000
<CMD> zoomBox 467.90400 263.99800 735.43700 503.49700
<CMD> zoomBox 495.68200 333.97800 659.98100 481.06100
<CMD> zoomBox 520.27600 395.93500 593.17700 461.19700
<CMD> zoomBox 523.21800 403.34700 585.18400 458.82000
<CMD> zoomBox 530.09100 414.53500 574.86200 454.61500
<CMD> zoomBox 539.20900 425.03900 566.70500 449.65400
<CMD> zoomBox 541.92900 429.16000 561.79600 446.94500
<CMD> zoomBox 544.47800 433.28600 556.67900 444.20800
<CMD> zoomBox 545.84800 435.82500 553.34200 442.53400
<CMD> zoomBox 546.68800 437.38400 551.29100 441.50500
<CMD> zoomBox 546.45200 436.94600 551.86700 441.79400
<CMD> zoomBox 546.17300 436.43100 552.54400 442.13400
<CMD> deselectAll
<CMD> selectWire 547.8950 440.6800 566.3500 440.9800 3 {clk[0]}
<CMD> zoomBox 545.18200 435.13600 554.00000 443.03000
<CMD> zoomBox 544.55200 434.31300 554.92600 443.60000
<CMD> zoomBox 543.81000 433.34400 556.01500 444.27000
<CMD> zoomBox 542.93800 432.20400 557.29700 445.05800
<CMD> zoomBox 546.50500 434.53400 556.87900 443.82100
<CMD> zoomBox 549.92300 436.71800 556.29500 442.42200
<CMD> zoomBox 550.71800 437.18800 556.13400 442.03600
<CMD> zoomBox 551.96800 437.92600 555.88100 441.42900
<CMD> zoomBox 548.98500 436.16300 556.48400 442.87600
<CMD> zoomBox 547.88400 435.51200 556.70700 443.41000
<CMD> zoomBox 546.58900 434.74600 556.96900 444.03800
<CMD> zoomBox 544.42800 432.79500 558.79500 445.65700
<CMD> zoomBox 543.05300 431.55500 559.95600 446.68700
<CMD> fit
<CMD> deselectAll
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3432.7M, totSessionCpu=0:27:13 **
*** optDesign #4 [begin] : totSession cpu/real = 0:27:13.5/3:37:33.5 (0.1), mem = 4754.6M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:13.5/3:37:33.5 (0.1), mem = 4754.6M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                99913503
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setDesignMode -process                                                                    130
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               5
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3515.9M, totSessionCpu=0:27:16 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4798.7M, init mem=4830.7M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4798.7M)
#optDebug: { P: 130 W: 6195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:02.8/0:00:09.2 (0.3), totSession cpu/real = 0:27:16.2/3:37:42.7 (0.1), mem = 4830.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #15 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (56955659)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.76/8, scale score = 0.22.
#    Increased memory =    -0.02 (MB), total memory =  3502.41 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3502.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.60/8, scale score = 0.83.
#    Increased memory =     0.12 (MB), total memory =  3502.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3502.30 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.71/8, scale score = 0.71.
#    Increased memory =     0.12 (MB), total memory =  3502.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.96/8, scale score = 0.49.
#    Increased memory =   -15.68 (MB), total memory =  3502.30 (MB), peak memory =  4217.92 (MB)
The design is extracted. Skipping TQuantus.
*** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:16.4/3:37:42.8 (0.1), mem = 4820.7M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5075.7)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5196.97 CPU=0:00:04.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5196.97 CPU=0:00:04.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:01.0 totSessionCpu=0:27:24 mem=5197.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:07.7 real=0:00:03.0 totSessionCpu=0:27:24 mem=5197.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:10.3/0:00:05.2 (2.0), totSession cpu/real = 0:27:26.7/3:37:48.0 (0.1), mem = 5229.0M
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 3486.4M, totSessionCpu=0:27:27 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #16 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:27.5/3:37:48.3 (0.1), mem = 4748.0M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
    Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
    Library trimming was not able to trim any cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
      Inverters:   sky130_osu_sc_18T_hs__inv_l 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.171ns
      Slew time target (trunk):   0.171ns
      Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 655.802um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
      Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       20
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       1458
      Delay constrained sinks:     1458
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)         -            -              -                -
                  -                      0.171         1482      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)        -            -                    -                      -
                  -                     1.424          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      1458
    clk[0]             20
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #4) : cpu/real = 0:00:00.6/0:00:00.6 (1.1), totSession cpu/real = 0:27:28.1/3:37:48.8 (0.1), mem = 6575.8M
**INFO: Start fixing DRV (Mem = 5004.75M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:28.1/3:37:48.8 (0.1), mem = 5004.8M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5241.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=5241.1M) ***

*** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.1/0:00:01.0 (1.2), totSession cpu/real = 0:27:29.3/3:37:49.8 (0.1), mem = 4835.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4835.14M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=4835.1M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 3506.4M, totSessionCpu=0:27:29 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #17 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 3508.4M, totSessionCpu=0:27:30 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4837.61M, totSessionCpu=0:27:30).
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 3508.4M, totSessionCpu=0:27:30 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:27:30 mem=5099.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 5067.3MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 5067.3MB
*** Finished refinePlace (0:27:31 mem=5067.3M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 1.097 ns

Start Layer Assignment ...
WNS(1.097ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 3459.6M, totSessionCpu=0:27:31 **
**INFO: flowCheckPoint #18 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:31.3/3:37:51.0 (0.1), mem = 4797.4M

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 19:45:33 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#12351 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 19:45:33 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3485.29 (MB), peak = 4217.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3487.34 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Dec 17 19:45:33 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.85 (MB)
#Total memory = 3487.34 (MB)
#Peak memory = 4217.92 (MB)
#
#
#Start global routing on Tue Dec 17 19:45:33 2024
#
#
#Start global routing initialization on Tue Dec 17 19:45:33 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 10.98 (MB)
#Total memory = 3487.48 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       38       41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3487.59 (MB), peak = 4217.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       38       41
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3539.33 (MB), peak = 4217.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418390 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131034 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80323 um.
#Total wire length on LAYER met4 = 30403 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32424
#Up-Via Summary (total 32424):
#           
#-----------------------
# met1            26457
# met2             4835
# met3             1061
# met4               71
#-----------------------
#                 32424 
#
#Total number of DRC violations = 41
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:00
#Increased memory = 51.86 (MB)
#Total memory = 3539.33 (MB)
#Peak memory = 4217.92 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	met2          0        0        0
#	met3          0        2        2
#	Totals        3       38       41
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3547.99 (MB), peak = 4217.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418390 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131034 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80323 um.
#Total wire length on LAYER met4 = 30403 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32424
#Up-Via Summary (total 32424):
#           
#-----------------------
# met1            26457
# met2             4835
# met3             1061
# met4               71
#-----------------------
#                 32424 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418390 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131034 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80323 um.
#Total wire length on LAYER met4 = 30403 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32424
#Up-Via Summary (total 32424):
#           
#-----------------------
# met1            26457
# met2             4835
# met3             1061
# met4               71
#-----------------------
#                 32424 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 2
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 60.44 (MB)
#Total memory = 3547.91 (MB)
#Peak memory = 4217.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = -104.82 (MB)
#Total memory = 3354.76 (MB)
#Peak memory = 4217.92 (MB)
#Number of warnings = 23
#Total number of warnings = 203
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 19:45:34 2024
#
*** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:05.3/0:00:02.0 (2.7), totSession cpu/real = 0:27:36.7/3:37:53.0 (0.1), mem = 4700.8M
**optDesign ... cpu = 0:00:23, real = 0:00:20, mem = 3328.6M, totSessionCpu=0:27:37 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #19 PostEcoSummary
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 19:45:35 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3348.73 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 19:45:35 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3354.55 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3356.93 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3356.93 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   247.85 (MB), total memory =  3604.84 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3372.00 (MB), peak = 4217.92 (MB)
#RC Statistics: 49035 Res, 27016 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5035.23 (24237), Avg L-Edge Length: 10338.25 (14441)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64010 nodes, 51659 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3362.71 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4798.785M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4798.785M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 8.16 (MB)
#Total memory = 3362.71 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (90306120)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.77/8, scale score = 0.22.
#    Increased memory =     0.00 (MB), total memory =  3327.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3327.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.56/8, scale score = 0.82.
#    Increased memory =     0.11 (MB), total memory =  3327.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3327.32 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.83/8, scale score = 0.73.
#    Increased memory =     0.11 (MB), total memory =  3327.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.84/8, scale score = 0.61.
#    Increased memory =     0.14 (MB), total memory =  3327.32 (MB), peak memory =  4217.92 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4830.11)
*** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5279.39 CPU=0:00:02.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5279.39 CPU=0:00:03.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:27:49 mem=5279.4M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:24, mem = 3506.3M, totSessionCpu=0:27:49 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #20 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #21 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:36, real = 0:00:24, mem = 3501.9M, totSessionCpu=0:27:49 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:26, mem = 3506.7M, totSessionCpu=0:27:50 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 430.80MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #4 [finish] : cpu/real = 0:00:36.8/0:00:31.9 (1.2), totSession cpu/real = 0:27:50.3/3:38:05.4 (0.1), mem = 4852.5M
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC3827_logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out_1
<CMD> zoomBox 239.34000 202.74500 1091.86000 965.93200
<CMD> zoomBox 286.48800 238.64300 1011.13000 887.35200
<CMD> zoomBox 326.56400 269.15700 942.50900 820.55900
<CMD> zoomBox 360.62800 295.09300 884.18200 763.78600
<CMD> zoomBox 435.11300 351.80600 756.64200 639.64300
<CMD> zoomBox 501.05900 401.95100 643.72400 529.66700
<CMD> zoomBox 530.42100 423.61300 593.72300 480.28200
<CMD> zoomBox 540.01000 431.20600 573.05500 460.78800
<CMD> zoomBox 542.91500 433.50700 566.79100 454.88100
<CMD> zoomBox 544.05000 434.40600 564.34500 452.57400
<CMD> deselectAll
<CMD> selectWire 547.8950 440.6800 566.3500 440.9800 3 {clk[0]}
<CMD> deselectAll
<CMD> selectWire 547.8950 439.6100 548.1950 440.9800 3 {clk[0]}
<CMD> zoomBox 539.56200 432.17600 567.65300 457.32300
<CMD> zoomBox 530.83900 428.86800 569.71900 463.67400
<CMD> zoomBox 542.96900 433.46800 566.84600 454.84300
<CMD> zoomBox 550.41700 436.29200 565.08200 449.42000
<CMD> zoomBox 552.19600 436.96600 564.66100 448.12500
<CMD> zoomBox 554.86200 438.07100 563.86900 446.13400
<CMD> deselectAll
<CMD> selectWire 547.8950 440.6800 566.3500 440.9800 3 {clk[0]}
<CMD> uiSetTool move
<CMD> editResize -direction y -offset 0.595 -side low -no_conn 1 -keep_center_line 0
<CMD> zoomBox 553.91400 437.50500 564.51000 446.99100
<CMD> zoomBox 548.12600 434.05200 568.42700 452.22600
<CMD> zoomBox 540.51700 429.51400 573.57500 459.10800
<CMD> zoomBox 537.03800 427.43800 575.93000 462.25500
<CMD> zoomBox 528.12800 422.12300 581.96000 470.31400
<CMD> undo
<CMD> zoomBox 532.05600 424.88100 577.81300 465.84300
<CMD> zoomBox 535.39400 427.22500 574.28800 462.04300
<CMD> zoomBox 542.57800 432.31100 566.46400 453.69400
<CMD> zoomBox 544.29200 433.52500 564.59600 451.70100
<CMD> zoomBox 548.39600 436.34200 560.86600 447.50500
<CMD> zoomBox 550.91700 438.07100 558.57500 444.92700
<CMD> zoomBox 552.46400 439.13400 557.16800 443.34500
<CMD> zoomBox 552.83400 439.38900 556.83200 442.96800
<CMD> zoomBox 553.41400 439.78900 556.30400 442.37600
<CMD> editMove -dx -0.019 -dy 0.311
<CMD> zoomBox 552.82100 439.26500 556.82100 442.84600
<CMD> zoomBox 552.00000 438.53900 557.53700 443.49600
<CMD> zoomBox 551.47800 438.07800 557.99200 443.90900
<CMD> zoomBox 550.14200 436.89700 559.15700 444.96700
<CMD> zoomBox 548.29100 435.26100 560.77000 446.43200
<CMD> zoomBox 549.31800 436.07600 559.92500 445.57200
<CMD> zoomBox 550.19000 436.76900 559.20700 444.84100
<CMD> zoomBox 552.06300 438.14200 557.60000 443.09900
<CMD> zoomBox 551.53600 437.75600 558.05100 443.58800
<CMD> zoomBox 549.33200 436.14000 559.94200 445.63800
<CMD> zoomBox 545.74300 433.50800 563.02100 448.97500
<CMD> zoomBox 546.41900 435.61600 558.90300 446.79200
<CMD> zoomBox 546.68200 436.43200 557.29400 445.93200
<CMD> zoomBox 546.89000 437.11600 555.91000 445.19100
<CMD> deselectAll
<CMD> selectWire 547.8950 439.6100 548.1950 440.9800 3 {clk[0]}
<CMD> zoomBox 547.27800 438.61100 552.81700 443.57000
<CMD> zoomBox 547.54100 439.50600 550.94500 442.55300
<CMD> editResize -direction y -offset 0.287 -side high -no_conn 1 -keep_center_line 0
<CMD> zoomBox 547.45400 439.20300 551.45900 442.78800
<CMD> zoomBox 547.35300 438.84700 552.06400 443.06400
<CMD> zoomBox 547.60100 439.77500 550.49500 442.36600
<CMD> zoomBox 547.79000 440.48400 549.30100 441.83700
<CMD> zoomBox 547.87100 440.78200 548.79900 441.61300
<CMD> zoomBox 547.82000 440.59900 549.10600 441.75000
<CMD> deselectAll
<CMD> selectWire 547.8750 441.2900 566.3300 441.5900 3 {clk[0]}
<CMD> editMove -dx -0.029 -dy -0.012
<CMD> undo
<CMD> deselectAll
<CMD> selectWire 547.8950 439.6100 548.1950 441.2650 3 {clk[0]}
<CMD> editResize -direction y -offset 0.009 -side high -no_conn 1 -keep_center_line 0
<CMD> zoomBox 547.86800 440.86600 548.65800 441.57300
<CMD> zoomBox 547.89900 441.03000 548.38400 441.46400
<CMD> editResize -direction y -offset 0.012 -side high -no_conn 1 -keep_center_line 0
<CMD> zoomBox 547.94400 441.15200 548.19900 441.38000
<CMD> zoomBox 547.95700 441.18800 548.14200 441.35400
<CMD> zoomBox 547.97100 441.22300 548.08700 441.32700
<CMD> editResize -direction y -offset 0.005 -side high -no_conn 1 -keep_center_line 0
<CMD> fit
<CMD> zoomBox 164.06400 140.42600 1167.02900 1038.29400
<CMD> zoomBox 314.26500 241.56100 930.21200 792.96500
<CMD> zoomBox 449.90400 342.94700 723.20500 587.61000
<CMD> zoomBox 497.89900 386.88600 640.56400 514.60200
<CMD> zoomBox 505.76100 394.08400 627.02700 502.64300
<CMD> zoomBox 522.51400 418.63000 585.81700 475.30000
<CMD> zoomBox 530.26400 428.55500 569.14100 463.35800
<CMD> zoomBox 535.35800 431.97400 563.44700 457.12000
<CMD> zoomBox 537.46700 433.25500 561.34300 454.62900
<CMD> zoomBox 535.35800 431.97400 563.44700 457.12000
<CMD> zoomBox 540.78400 435.26900 558.03500 450.71200
<CMD> zoomBox 545.45000 438.24700 553.10600 445.10100
<CMD> zoomBox 545.98600 438.65400 552.49400 444.48000
<CMD> zoomBox 546.44200 439.00000 551.97400 443.95200
<CMD> zoomBox 546.83000 439.29400 551.53200 443.50300
<CMD> zoomBox 546.23200 438.29600 552.74000 444.12200
<CMD> zoomBox 545.85200 437.66200 553.50800 444.51600
<CMD> zoomBox 543.53000 433.78900 558.19700 446.91900
<CMD> zoomBox 540.47800 428.69800 564.36100 450.07800
<CMD> zoomBox 539.08200 426.36900 567.18000 451.52300
<CMD> zoomBox 535.50700 420.40700 574.39800 455.22300
<CMD> fit
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3504.3M, totSessionCpu=0:28:08 **
*** optDesign #5 [begin] : totSession cpu/real = 0:28:08.2/3:40:27.1 (0.1), mem = 4894.6M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:08.2/3:40:27.1 (0.1), mem = 4894.6M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                133263964
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setDesignMode -process                                                                    130
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               5
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:02, real = 0:00:08, mem = 3563.0M, totSessionCpu=0:28:10 **
Existing Dirty Nets : 1
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4897.1M, init mem=4897.1M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=4865.1M)
#optDebug: { P: 130 W: 0195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:02.0/0:00:09.0 (0.2), totSession cpu/real = 0:28:10.2/3:40:36.1 (0.1), mem = 4897.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #22 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (63862573)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.75/8, scale score = 0.22.
#    Increased memory =     0.00 (MB), total memory =  3542.34 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3542.34 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.64/8, scale score = 0.83.
#    Increased memory =     0.11 (MB), total memory =  3542.34 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3542.23 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.58/8, scale score = 0.70.
#    Increased memory =     0.11 (MB), total memory =  3542.34 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.98/8, scale score = 0.50.
#    Increased memory =   -15.79 (MB), total memory =  3542.23 (MB), peak memory =  4217.92 (MB)
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 19:48:18 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3558.07 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 19:48:18 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3564.25 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3565.04 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.07 (MB)
#Total memory = 3565.12 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-82) Net clk[0] has incomplete routes. This will cause inaccurate RC extraction.
#Net 137 (clk[0]) 3 initial clusters
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:02 .
#   Increased memory =   273.82 (MB), total memory =  3838.99 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3602.93 (MB), peak = 4217.92 (MB)
#RC Statistics: 49037 Res, 27018 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.81 (24239), Avg L-Edge Length: 10338.21 (14441)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64012 nodes, 51661 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3598.44 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4993.824M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4993.824M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 34.17 (MB)
#Total memory = 3598.41 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 1 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (63862573)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.30/8, scale score = 0.16.
#    Increased memory =     0.02 (MB), total memory =  3382.52 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3382.50 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.66/8, scale score = 0.71.
#    Increased memory =     0.09 (MB), total memory =  3382.50 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3382.41 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.87/8, scale score = 0.61.
#    Increased memory =     0.09 (MB), total memory =  3382.50 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.45/8, scale score = 0.56.
#    Increased memory =    -1.38 (MB), total memory =  3382.41 (MB), peak memory =  4217.92 (MB)
*** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:19.8/3:40:40.2 (0.1), mem = 4790.1M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4887.88)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5356.25 CPU=0:00:04.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5356.25 CPU=0:00:04.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:01.0 totSessionCpu=0:28:25 mem=5356.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.4 real=0:00:01.0 totSessionCpu=0:28:25 mem=5356.2M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5368.52)
*** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
Total number of fetched objects 14095
End delay calculation. (MEM=5356.25 CPU=0:00:02.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5356.25 CPU=0:00:02.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:01.0 totSessionCpu=0:28:29 mem=5356.2M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:09.9/0:00:02.5 (4.0), totSession cpu/real = 0:28:29.7/3:40:42.7 (0.1), mem = 5388.2M
**optDesign ... cpu = 0:00:22, real = 0:00:15, mem = 3600.3M, totSessionCpu=0:28:30 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #23 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:30.3/3:40:42.9 (0.1), mem = 4915.2M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
    Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
    Library trimming was not able to trim any cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
      Inverters:   sky130_osu_sc_18T_hs__inv_l 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.171ns
      Slew time target (trunk):   0.171ns
      Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 655.802um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
      Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       20
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       1458
      Delay constrained sinks:     1458
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)         -            -              -                -
                  -                      0.171         1482      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)        -            -                    -                      -
                  -                     1.424          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      1458
    clk[0]             20
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:28:30.9/3:40:43.4 (0.1), mem = 6743.0M
**INFO: Start fixing DRV (Mem = 5172.03M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:30.9/3:40:43.4 (0.1), mem = 5172.0M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5400.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5400.6M) ***

*** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.0/0:00:00.9 (1.2), totSession cpu/real = 0:28:31.9/3:40:44.3 (0.1), mem = 4994.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4994.61M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=4994.6M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:17, mem = 3654.4M, totSessionCpu=0:28:32 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #24 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:24, real = 0:00:17, mem = 3654.4M, totSessionCpu=0:28:33 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4997.07M, totSessionCpu=0:28:33).
**optDesign ... cpu = 0:00:24, real = 0:00:17, mem = 3654.4M, totSessionCpu=0:28:33 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:28:33 mem=5258.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5226.8MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 5226.8MB
*** Finished refinePlace (0:28:33 mem=5226.8M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 1.097 ns

Start Layer Assignment ...
WNS(1.097ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:18, mem = 3605.0M, totSessionCpu=0:28:34 **
**INFO: flowCheckPoint #25 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 1
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1
*** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:34.2/3:40:45.8 (0.1), mem = 4961.3M

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 19:48:27 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#1 routable net do not has any wires.
#12350 routable nets have routed wires.
#1 net will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 19:48:28 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3623.89 (MB), peak = 4217.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3625.95 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Dec 17 19:48:28 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.29 (MB)
#Total memory = 3625.95 (MB)
#Peak memory = 4217.92 (MB)
#
#
#Start global routing on Tue Dec 17 19:48:28 2024
#
#
#Start global routing initialization on Tue Dec 17 19:48:28 2024
#
#Number of eco nets is 1
#
#Start global routing data preparation on Tue Dec 17 19:48:28 2024
#
#Start routing resource analysis on Tue Dec 17 19:48:28 2024
#
#Routing resource analysis is done on Tue Dec 17 19:48:28 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1759        2467       29237    46.56%
#  met2           V        1400        1920       29237    46.57%
#  met3           H        1161        1381       29237    46.94%
#  met4           V        1065        1526       29237    52.95%
#  met5           H         181         246       29237    55.62%
#  --------------------------------------------------------------
#  Total                   5567      57.38%      146185    49.73%
#
#  1 nets (0.01%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec 17 19:48:28 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3624.15 (MB), peak = 4217.92 (MB)
#
#
#Global routing initialization is done on Tue Dec 17 19:48:28 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3624.15 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3624.72 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3624.72 (MB), peak = 4217.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#
#12351 routable nets have routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           12350  
#------------------------------------------------
#        Total                  1           12350  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  met5          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418390 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131034 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80324 um.
#Total wire length on LAYER met4 = 30403 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32424
#Up-Via Summary (total 32424):
#           
#-----------------------
# met1            26457
# met2             4835
# met3             1061
# met4               71
#-----------------------
#                 32424 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 276.0
#Average of max src_to_sink distance for priority net 276.0
#Average of ave src_to_sink distance for priority net 210.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = -2.16 (MB)
#Total memory = 3623.79 (MB)
#Peak memory = 4217.92 (MB)
#
#Finished global routing on Tue Dec 17 19:48:29 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.50 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Start Track Assignment.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418390 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131034 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80324 um.
#Total wire length on LAYER met4 = 30403 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32424
#Up-Via Summary (total 32424):
#           
#-----------------------
# met1            26457
# met2             4835
# met3             1061
# met4               71
#-----------------------
#                 32424 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3620.08 (MB), peak = 4217.92 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.68 (MB)
#Total memory = 3620.34 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 0.25% required routing.
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	Totals        3       36       39
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.48 (MB), peak = 4217.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	Totals        3       36       39
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3647.30 (MB), peak = 4217.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418394 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131035 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80321 um.
#Total wire length on LAYER met4 = 30409 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32427
#Up-Via Summary (total 32427):
#           
#-----------------------
# met1            26458
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32427 
#
#Total number of DRC violations = 39
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:00
#Increased memory = 26.96 (MB)
#Total memory = 3647.30 (MB)
#Peak memory = 4217.92 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       36       39
#	Totals        3       36       39
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3669.48 (MB), peak = 4217.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418394 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131035 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80321 um.
#Total wire length on LAYER met4 = 30409 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32427
#Up-Via Summary (total 32427):
#           
#-----------------------
# met1            26458
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32427 
#
#Total number of DRC violations = 39
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418394 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131035 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80321 um.
#Total wire length on LAYER met4 = 30409 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32427
#Up-Via Summary (total 32427):
#           
#-----------------------
# met1            26458
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32427 
#
#Total number of DRC violations = 39
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 39
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 56.38 (MB)
#Total memory = 3676.71 (MB)
#Peak memory = 4217.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:03
#Increased memory = -120.91 (MB)
#Total memory = 3484.09 (MB)
#Peak memory = 4217.92 (MB)
#Number of warnings = 22
#Total number of warnings = 268
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 19:48:30 2024
#
*** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:06.3/0:00:03.1 (2.1), totSession cpu/real = 0:28:40.5/3:40:48.8 (0.1), mem = 4874.8M
**optDesign ... cpu = 0:00:32, real = 0:00:21, mem = 3459.3M, totSessionCpu=0:28:41 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #26 PostEcoSummary
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 19:48:31 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3479.52 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 19:48:31 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3485.80 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3488.21 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3488.21 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   250.29 (MB), total memory =  3738.55 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3500.57 (MB), peak = 4217.92 (MB)
#RC Statistics: 49035 Res, 27015 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.62 (24234), Avg L-Edge Length: 10338.33 (14444)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64009 nodes, 51658 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3494.80 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4964.285M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4964.285M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 9.01 (MB)
#Total memory = 3494.81 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (61882485)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.56/8, scale score = 0.20.
#    Increased memory =    -0.02 (MB), total memory =  3466.42 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3466.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.49/8, scale score = 0.81.
#    Increased memory =     0.12 (MB), total memory =  3466.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3466.31 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.72/8, scale score = 0.71.
#    Increased memory =     0.12 (MB), total memory =  3466.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.47/8, scale score = 0.56.
#    Increased memory =    -0.04 (MB), total memory =  3466.31 (MB), peak memory =  4217.92 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5000.61)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5449.9 CPU=0:00:02.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5449.9 CPU=0:00:03.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:01.0 totSessionCpu=0:28:53 mem=5449.9M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:26, mem = 3657.1M, totSessionCpu=0:28:53 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #27 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #28 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:45, real = 0:00:26, mem = 3652.8M, totSessionCpu=0:28:53 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:28, mem = 3658.6M, totSessionCpu=0:28:54 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 436.26MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #5 [finish] : cpu/real = 0:00:46.5/0:00:31.7 (1.5), totSession cpu/real = 0:28:54.7/3:40:58.8 (0.1), mem = 5027.0M
<CMD> zoomBox 238.52100 201.12700 1091.04200 964.31500
<CMD> zoomBox 362.36200 287.09200 885.91700 755.78500
<CMD> zoomBox 417.05600 325.05700 795.32400 663.68800
<CMD> zoomBox 472.00400 363.20000 704.30900 571.16300
<CMD> zoomBox 496.27200 380.04600 664.11200 530.29900
<CMD> uiSetTool select
<CMD> zoomBox 517.80400 404.59500 620.87900 496.86900
<CMD> zoomBox 530.71800 419.25800 594.02000 475.92700
<CMD> zoomBox 540.97300 429.66900 574.01800 459.25100
<CMD> zoomBox 544.08100 432.82400 567.95600 454.19700
<CMD> zoomBox 544.96000 434.02800 565.25500 452.19600
<CMD> zoomBox 545.70800 435.05200 562.95900 450.49500
<CMD> zoomBox 547.34400 437.29100 557.93800 446.77500
<CMD> zoomBox 545.70700 435.05100 562.95900 450.49500
<CMD> selectWire 545.6100 440.6400 555.0850 440.7800 1 pad_clk/tie_lo_esd
<CMD> zoomBox 546.06100 435.75700 560.72600 448.88500
<CMD> zoomBox 546.36800 436.39300 558.83400 447.55300
<CMD> zoomBox 547.26900 438.27400 553.77600 444.09900
<CMD> zoomBox 547.65500 439.06600 551.65100 442.64300
<CMD> zoomBox 547.76400 439.26100 551.16000 442.30100
<CMD> deselectAll
<CMD> selectWire 547.8950 440.6800 549.1300 440.9800 3 {clk[0]}
<CMD> zoomBox 547.27600 438.45400 552.80600 443.40500
<CMD> zoomBox 546.78900 437.65100 554.44400 444.50400
<CMD> zoomBox 546.48000 437.14100 555.48600 445.20300
<CMD> zoomBox 545.25800 435.32800 557.72300 446.48700
<CMD> zoomBox 544.48000 434.17500 559.14600 447.30400
<CMD> zoomBox 543.56600 432.81900 560.82000 448.26500
<CMD> zoomBox 542.49100 431.22400 562.78900 449.39500
<CMD> zoomBox 541.22600 429.34700 565.10600 450.72500
<CMD> zoomBox 537.98500 424.54100 571.03900 454.13100
<CMD> zoomBox 533.50100 417.88900 579.25100 458.84500
<CMD> zoomBox 523.34700 402.82700 597.84500 469.51900
<CMD> zoomBox 506.81400 378.30100 628.12400 486.89900
<CMD> zoomBox 467.58100 320.09900 699.97600 528.14200
<CMD> zoomBox 416.00900 243.59300 794.42700 582.35800
<CMD> zoomBox 446.66200 356.61400 644.20000 533.45300
<CMD> zoomBox 459.57900 404.24100 580.89400 512.84400
<CMD> zoomBox 467.51200 433.49100 542.01500 500.18700
<CMD> zoomBox 472.38300 451.45400 518.13800 492.41400
<CMD> zoomBox 476.08800 465.11700 499.97400 486.50000
<CMD> zoomBox 478.02300 472.25100 490.49200 483.41300
<CMD> zoomBox 476.69400 467.35400 497.00000 485.53200
<CMD> zoomBox 476.08700 465.11500 499.97600 486.50100
<CMD> zoomBox 473.69300 456.16000 512.59300 490.98400
<CMD> zoomBox 469.80300 441.67800 533.14600 498.38400
<CMD> zoomBox 460.57100 407.30900 581.92100 515.94300
<CMD> zoomBox 442.88900 341.47200 675.35800 549.58100
<CMD> zoomBox 457.04500 395.31700 599.81100 523.12300
<CMD> zoomBox 469.57600 442.98800 532.92500 499.69900
<CMD> zoomBox 475.13800 464.41400 503.24600 489.57700
<CMD> zoomBox 477.62400 473.96100 490.09700 485.12700
<CMD> zoomBox 479.06300 478.04300 484.59900 482.99900
<CMD> zoomBox 479.57600 479.15700 482.97600 482.20100
<CMD> zoomBox 479.95000 479.75100 482.03900 481.62100
<CMD> deselectAll
<CMD> selectMarker 475.6400 475.6700 485.6400 485.6700 -1 0 0
<CMD> deselectAll
<CMD> selectMarker 475.6400 475.6700 485.6400 485.6700 -1 0 0
<CMD> fit
<CMD> zoomBox 17.55400 92.87500 1405.74000 1335.59800
<CMD> zoomBox 332.58500 276.07400 1057.22800 924.78400
<CMD> zoomBox 497.03200 371.96300 875.30300 710.59600
<CMD> zoomBox 566.89800 418.60200 799.20600 626.56700
<CMD> zoomBox 620.04700 452.01700 741.31400 560.57700
<CMD> zoomBox 642.44400 465.51600 716.91800 532.18600
<CMD> zoomBox 656.23600 474.28900 701.97400 515.23400
<CMD> zoomBox 662.32700 478.22900 695.37300 507.81200
<CMD> zoomBox 669.94900 483.54200 687.20000 498.98500
<CMD> zoomBox 673.16000 485.77900 683.75600 495.26500
<CMD> zoomBox 675.15300 487.22700 681.66200 493.05400
<CMD> zoomBox 676.40000 488.19800 680.39800 491.77700
<CMD> zoomBox 677.16600 488.79400 679.62200 490.99300
<CMD> zoomBox 677.34800 488.93600 679.43700 490.80600
<CMD> zoomBox 677.50300 489.05700 679.27900 490.64700
<CMD> deselectAll
<CMD> selectMarker 678.6150 489.4350 678.7100 489.6650 1 1 6
<CMD> deselectAll
<CMD> selectWire 678.5700 484.6800 678.7100 489.6200 2 {prog_clk[0]}
<CMD> deselectAll
<CMD> selectMarker 678.6150 489.4350 678.7100 489.6650 1 1 6
<CMD> deselectAll
<CMD> selectMarker 678.2000 489.8500 678.3400 489.9900 1 1 6
<CMD> zoomBox 676.92100 488.67500 679.81300 491.26400
<CMD> zoomBox 676.65400 488.50000 680.05700 491.54600
<CMD> zoomBox 676.34000 488.29400 680.34400 491.87800
<CMD> zoomBox 675.97200 488.05200 680.68200 492.26800
<CMD> zoomBox 676.67000 488.47700 680.07400 491.52400
<CMD> zoomBox 677.40000 488.89300 679.49100 490.76500
<CMD> zoomBox 677.84700 489.14800 679.13300 490.29900
<CMD> deselectAll
<CMD> selectWire 678.5700 489.8500 685.3600 489.9900 1 {prog_clk[0]}
<CMD> deselectAll
<CMD> selectMarker 678.6150 489.4350 678.7100 489.6650 1 1 6
<CMD> zoomBox 677.70200 489.08400 679.21500 490.43800
<CMD> zoomBox 676.48800 488.54900 679.89900 491.60300
<CMD> zoomBox 675.11600 487.94500 680.67300 492.92000
<CMD> zoomBox 671.86200 486.51600 682.50900 496.04700
<CMD> zoomBox 667.58600 484.63700 684.92400 500.15800
<CMD> zoomBox 660.62400 481.57800 688.85600 506.85200
<CMD> zoomBox 653.69400 478.53400 692.77000 513.51500
<CMD> zoomBox 644.10200 474.31900 698.18700 522.73700
<CMD> zoomBox 622.38300 464.77800 710.45400 543.62000
<CMD> zoomBox 587.01700 449.24200 730.42700 577.62500
<CMD> zoomBox 523.01800 398.99900 756.53900 608.05000
<CMD> zoomBox 586.43300 453.67100 729.84500 582.05500
<CMD> zoomBox 625.23400 483.16600 713.30700 562.01000
<CMD> zoomBox 649.06200 501.27900 703.15100 549.70000
<CMD> zoomBox 663.69400 512.40200 696.91300 542.14000
<CMD> zoomBox 674.82600 520.80300 692.16700 536.32700
<CMD> zoomBox 680.63600 525.18700 689.69000 533.29200
<CMD> zoomBox 683.67000 527.47600 688.39700 531.70800
<CMD> zoomBox 684.52900 528.14500 687.94600 531.20400
<CMD> zoomBox 684.86500 528.40600 687.77000 531.00700
<CMD> zoomBox 685.15000 528.62900 687.62000 530.84000
<CMD> zoomBox 685.39300 528.81800 687.49300 530.69800
<CMD> zoomBox 685.60000 528.97900 687.38500 530.57700
<CMD> deselectAll
<CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 932.115 1070.25 933.405 1071.39
<CMD> zoomBox 931.96200 1070.16200 933.48000 1071.52100
<CMD> zoomBox 931.78200 1070.06800 933.56800 1071.66700
<CMD> zoomBox 931.57100 1069.95800 933.67200 1071.83900
<CMD> deselectAll
<CMD> selectMarker 932.6150 1070.7500 932.9050 1070.8900 1 1 6
<CMD> deselectAll
<CMD> selectWire 932.7550 1070.3800 932.8950 1070.7400 1 {grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_[0]}
<CMD> zoomBox 931.34900 1069.83500 933.82100 1072.04800
<CMD> zoomBox 931.08800 1069.69000 933.99700 1072.29400
<CMD> zoomBox 931.50100 1069.95500 933.60300 1071.83700
<CMD> zoomBox 931.66200 1070.05800 933.44900 1071.65800
<CMD> deselectAll
<CMD> selectWire 927.7600 1070.7500 938.3200 1070.8900 1 {prog_clk[0]}
<CMD> zoomBox 932.03500 1070.33700 933.13300 1071.32000
<CMD> zoomBox 932.27600 1070.51000 932.95100 1071.11400
<CMD> zoomBox 931.92200 1070.25700 933.21600 1071.41500
<CMD> zoomBox 931.45800 1069.92400 933.56600 1071.81100
<CMD> zoomBox 931.24600 1069.77200 933.72600 1071.99200
<CMD> zoomBox 930.99600 1069.59400 933.91400 1072.20600
<CMD> zoomBox 930.35600 1069.13600 934.39500 1072.75200
<CMD> zoomBox 929.47000 1068.50400 935.06100 1073.50900
<CMD> zoomBox 928.90700 1068.10100 935.48500 1073.99000
<CMD> zoomBox 928.24500 1067.62800 935.98400 1074.55600
<CMD> zoomBox 928.90300 1068.13500 935.48100 1074.02400
<CMD> zoomBox 929.46100 1068.56600 935.05300 1073.57200
<CMD> zoomBox 930.97500 1069.73300 933.89500 1072.34700
<CMD> zoomBox 931.61300 1070.14700 933.40700 1071.75300
<CMD> zoomBox 932.00800 1070.40200 933.11100 1071.38900
<CMD> zoomBox 932.18400 1070.51500 932.98000 1071.22800
<CMD> deselectAll
<CMD> selectObject Pin sb_1__0_/mux_top_track_12/g3/A1
<CMD> zoomBox 931.74600 1070.25000 933.27200 1071.61600
<CMD> zoomBox 931.39500 1070.03600 933.50700 1071.92700
<CMD> zoomBox 931.17100 1069.90000 933.65600 1072.12500
<CMD> deselectAll
<CMD> selectWire 932.7550 1070.3800 933.1100 1070.5200 1 {grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_[0]}
<CMD> zoomBox 931.39500 1069.98200 933.50800 1071.87400
<CMD> zoomBox 931.58600 1070.05200 933.38200 1071.66000
<CMD> zoomBox 931.24300 1069.86300 933.73000 1072.08900
<CMD> zoomBox 930.76800 1069.60000 934.21100 1072.68200
<CMD> zoomBox 930.11100 1069.23600 934.87700 1073.50300
<CMD> deselectAll
<CMD> selectWire 927.7600 1070.7500 938.3200 1070.8900 1 {prog_clk[0]}
<CMD> zoomBox 929.85100 1068.96000 935.45900 1073.98000
<CMD> zoomBox 929.18700 1068.25100 936.95100 1075.20100
<CMD> zoomBox 928.26900 1067.27000 939.01500 1076.89000
<CMD> zoomBox 927.68400 1066.64700 940.32700 1077.96500
<CMD> zoomBox 925.23800 1064.03600 945.82500 1082.46600
<CMD> zoomBox 925.74100 1065.99500 940.61500 1079.31000
<CMD> zoomBox 926.31200 1067.83600 935.44700 1076.01400
<CMD> zoomBox 926.74700 1069.23100 931.51700 1073.50100
<CMD> zoomBox 927.02800 1069.94700 929.51900 1072.17700
<CMD> zoomBox 927.17500 1070.32100 928.47600 1071.48600
<CMD> zoomBox 927.03500 1070.02400 929.15400 1071.92100
<CMD> zoomBox 926.89600 1069.72900 929.82900 1072.35500
<CMD> zoomBox 926.79200 1069.56300 930.24300 1072.65200
<CMD> zoomBox 926.67000 1069.36700 930.73000 1073.00200
<CMD> zoomBox 926.35600 1068.86600 931.97700 1073.89800
<CMD> zoomBox 925.92300 1068.17300 933.70300 1075.13800
<CMD> zoomBox 925.32400 1067.21500 936.09200 1076.85500
<CMD> zoomBox 926.49200 1067.73100 935.64500 1075.92500
<CMD> zoomBox 928.99200 1068.88700 934.61300 1073.91900
<CMD> zoomBox 930.50600 1069.61700 933.95900 1072.70800
<CMD> zoomBox 930.86700 1069.79100 933.80300 1072.41900
<CMD> zoomBox 931.65500 1070.17200 933.45800 1071.78600
<CMD> zoomBox 932.09200 1070.41000 933.20100 1071.40300
<CMD> zoomBox 932.24700 1070.51900 933.04900 1071.23700
<CMD> zoomBox 932.30800 1070.56100 932.99000 1071.17200
<CMD> zoomBox 932.35800 1070.59700 932.93900 1071.11700
<CMD> zoomBox 932.47100 1070.67600 932.82800 1070.99600
<CMD> zoomBox 932.54100 1070.72400 932.76100 1070.92100
<CMD> zoomBox 932.57200 1070.74600 932.73100 1070.88800
<CMD> zoomBox 932.55700 1070.73600 932.74400 1070.90300
<CMD> zoomBox 932.46400 1070.67500 932.82300 1070.99600
<CMD> zoomBox 932.28600 1070.55700 932.97300 1071.17200
<CMD> zoomBox 931.94500 1070.33100 933.26200 1071.51000
<CMD> zoomBox 931.49700 1070.03400 933.64300 1071.95500
<CMD> zoomBox 931.05100 1069.73700 934.02200 1072.39700
<CMD> zoomBox 930.43300 1069.32700 934.54600 1073.00900
<CMD> zoomBox 929.57800 1068.76100 935.27100 1073.85700
<CMD> zoomBox 928.39600 1067.97700 936.27500 1075.03000
<CMD> zoomBox 927.64400 1067.47800 936.91300 1075.77600
<CMD> zoomBox 925.71800 1066.20100 938.54800 1077.68700
<CMD> zoomBox 929.00300 1068.01600 936.88300 1075.07000
<CMD> zoomBox 931.02000 1069.13100 935.86100 1073.46500
<CMD> zoomBox 932.49700 1070.03400 935.02600 1072.29800
<CMD> deselectAll
<CMD> selectWire 933.3350 1071.1200 935.0300 1071.2600 1 sb_1__0_/mux_top_track_12/n_6
<CMD> zoomBox 932.20500 1069.83200 935.18000 1072.49500
<CMD> zoomBox 931.45700 1069.31400 935.57400 1073.00000
<CMD> zoomBox 930.98000 1068.98500 935.82500 1073.32200
<CMD> deselectAll
<CMD> selectInst sb_1__0_/mux_top_track_12/g3
<CMD> zoomBox 929.92600 1068.72700 936.63200 1074.73000
<CMD> zoomBox 928.46500 1068.37000 937.74800 1076.68000
<CMD> zoomBox 921.86900 1066.75800 942.79200 1085.48900
<CMD> zoomBox 907.00400 1063.12500 954.16100 1105.34100
<CMD> zoomBox 873.50200 1054.93900 979.78500 1150.08500
<CMD> zoomBox 850.37200 1049.28900 997.47600 1180.97800
<CMD> fit
<CMD> zoomBox 1078.94700 1099.98900 1158.48600 1042.82000
<CMD> fit
<CMD> zoomBox 728.47800 993.10800 788.13200 928.48300
<CMD> zoomBox 733.16400 944.73500 777.49800 984.42300
<CMD> zoomBox 740.46700 954.29500 767.69400 978.66900
<CMD> zoomBox 746.02300 961.56600 760.23600 974.29000
<CMD> zoomBox 747.95300 963.71800 758.22300 972.91200
<CMD> zoomBox 748.72600 964.54100 757.45600 972.35600
<CMD> zoomBox 750.58600 966.37000 755.94800 971.17000
<CMD> zoomBox 752.14400 967.81800 754.94300 970.32400
<CMD> zoomBox 752.84500 968.43500 754.56500 969.97500
<CMD> zoomBox 753.27600 968.81500 754.33300 969.76100
<CMD> zoomBox 753.54200 969.04800 754.19100 969.62900
<CMD> deselectAll
<CMD> selectMarker 753.8850 969.3700 754.0550 969.5100 1 1 6
<CMD> deselectAll
<CMD> selectMarker 753.8850 969.3700 754.0550 969.5100 1 1 6
<CMD> zoomBox 958.405 982.19 959.695 983.33
<CMD> zoomBox 932.115 1070.25 933.405 1071.39
<CMD> zoomBox 931.18200 1069.80800 933.65300 1072.02000
<CMD> zoomBox 930.83800 1069.64800 933.74500 1072.25000
<CMD> zoomBox 739.465 524.13 740.635 525.27
<CMD> zoomBox 738.80400 523.67400 741.24600 525.86000
<CMD> zoomBox 738.00500 523.07600 741.98200 526.63600
<CMD> zoomBox 736.70500 522.10200 743.18200 527.90000
<CMD> zoomBox 736.11100 521.65600 743.73100 528.47800
<CMD> zoomBox 734.58800 520.51500 745.13600 529.95800
<CMD> zoomBox 733.61900 519.79000 746.02900 530.90000
<CMD> zoomBox 732.47900 518.93700 747.08000 532.00800
<CMD> zoomBox 734.58600 520.51400 745.13500 529.95800
<CMD> zoomBox 737.20600 522.47600 742.71500 527.40800
<CMD> zoomBox 738.06500 523.08800 742.04700 526.65300
<CMD> deselectAll
<CMD> selectWire 736.2400 524.6300 745.3600 524.7700 1 {prog_clk[0]}
<CMD> uiSetTool copy
<CMD> uiSetTool move
<CMD> editMove -dx -0.016 -dy 0.243
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 737.60600 522.76800 742.29100 526.96200
<CMD> zoomBox 737.06600 522.39200 742.57800 527.32600
<CMD> zoomBox 736.43100 521.94900 742.91500 527.75400
<CMD> zoomBox 735.68300 521.42700 743.31200 528.25700
<CMD> zoomBox 733.76800 520.09300 744.32800 529.54600
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3655.9M, totSessionCpu=0:30:09 **
*** optDesign #6 [begin] : totSession cpu/real = 0:30:08.9/3:54:05.3 (0.1), mem = 5069.1M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:08.9/3:54:05.3 (0.1), mem = 5069.1M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                104840329
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setDesignMode -process                                                                    130
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               5
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3667.8M, totSessionCpu=0:30:11 **
Existing Dirty Nets : 1
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5029.1M, init mem=5029.1M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4997.1M)
#optDebug: { P: 130 W: 1195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:02.1/0:00:09.1 (0.2), totSession cpu/real = 0:30:11.1/3:54:14.3 (0.1), mem = 5029.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #29 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (62138468)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.69/8, scale score = 0.21.
#    Increased memory =    -0.02 (MB), total memory =  3646.73 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3646.75 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.58/8, scale score = 0.82.
#    Increased memory =     0.12 (MB), total memory =  3646.75 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3646.62 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.38/8, scale score = 0.67.
#    Increased memory =     0.12 (MB), total memory =  3646.75 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.95/8, scale score = 0.49.
#    Increased memory =   -16.05 (MB), total memory =  3646.62 (MB), peak memory =  4217.92 (MB)
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:01:56 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3660.46 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 20:01:56 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3666.51 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3667.29 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.07 (MB)
#Total memory = 3667.36 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
#Net 1 (prog_clk[0]) 3 initial clusters
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:07, elapsed time = 00:00:02 .
#   Increased memory =   262.21 (MB), total memory =  3929.62 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3702.34 (MB), peak = 4217.92 (MB)
#RC Statistics: 49037 Res, 27017 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.04 (24235), Avg L-Edge Length: 10338.38 (14445)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64011 nodes, 51660 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3697.89 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5131.699M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 5131.699M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 31.39 (MB)
#Total memory = 3697.89 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 1 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (62138468)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/8, scale score = 0.18.
#    Increased memory =    -0.02 (MB), total memory =  3488.60 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3488.62 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.44/8, scale score = 0.80.
#    Increased memory =     0.12 (MB), total memory =  3488.62 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3488.49 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.21/8, scale score = 0.65.
#    Increased memory =     0.12 (MB), total memory =  3488.62 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.08/8, scale score = 0.51.
#    Increased memory =    -0.50 (MB), total memory =  3488.49 (MB), peak memory =  4217.92 (MB)
*** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:21.2/3:54:18.6 (0.1), mem = 4927.0M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5016.25)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5484.61 CPU=0:00:04.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5484.61 CPU=0:00:04.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:01.0 totSessionCpu=0:30:27 mem=5484.6M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:30:27 mem=5484.6M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5496.89)
*** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
Total number of fetched objects 14095
End delay calculation. (MEM=5484.61 CPU=0:00:02.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5484.61 CPU=0:00:03.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:01.0 totSessionCpu=0:30:31 mem=5484.6M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:10.3/0:00:02.7 (3.9), totSession cpu/real = 0:30:31.4/3:54:21.3 (0.1), mem = 5516.6M
**optDesign ... cpu = 0:00:23, real = 0:00:16, mem = 3702.7M, totSessionCpu=0:30:31 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #30 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:32.0/3:54:21.4 (0.1), mem = 5043.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
    Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
    Library trimming was not able to trim any cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
      Inverters:   sky130_osu_sc_18T_hs__inv_l 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.171ns
      Slew time target (trunk):   0.171ns
      Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 655.802um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
      Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       20
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       1458
      Delay constrained sinks:     1458
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)         -            -              -                -
                  -                      0.171         1482      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)        -            -                    -                      -
                  -                     1.424          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      1458
    clk[0]             20
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #6) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:30:32.6/3:54:22.0 (0.1), mem = 6871.4M
**INFO: Start fixing DRV (Mem = 5300.39M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:32.7/3:54:22.0 (0.1), mem = 5300.4M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5539.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5539.9M) ***

*** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.0/0:00:00.9 (1.2), totSession cpu/real = 0:30:33.7/3:54:22.9 (0.1), mem = 5132.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5132.91M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=5132.9M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 3753.9M, totSessionCpu=0:30:34 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #31 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 3753.9M, totSessionCpu=0:30:34 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5132.37M, totSessionCpu=0:30:35).
**optDesign ... cpu = 0:00:26, real = 0:00:18, mem = 3753.9M, totSessionCpu=0:30:35 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:30:35 mem=5394.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5362.1MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5362.1MB
*** Finished refinePlace (0:30:35 mem=5362.1M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 1.099 ns

Start Layer Assignment ...
WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:19, mem = 3701.6M, totSessionCpu=0:30:36 **
**INFO: flowCheckPoint #32 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 1
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1
*** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:35.8/3:54:24.2 (0.1), mem = 5092.6M

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 20:02:06 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#1 routable net do not has any wires.
#12350 routable nets have routed wires.
#1 net will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 20:02:06 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3717.28 (MB), peak = 4217.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3719.32 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Dec 17 20:02:06 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.96 (MB)
#Total memory = 3719.32 (MB)
#Peak memory = 4217.92 (MB)
#
#
#Start global routing on Tue Dec 17 20:02:06 2024
#
#
#Start global routing initialization on Tue Dec 17 20:02:06 2024
#
#WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
#WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
#Number of eco nets is 1
#
#Start global routing data preparation on Tue Dec 17 20:02:06 2024
#
#Start routing resource analysis on Tue Dec 17 20:02:06 2024
#
#Routing resource analysis is done on Tue Dec 17 20:02:07 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1759        2467       29237    46.56%
#  met2           V        1407        1913       29237    46.57%
#  met3           H        1174        1368       29237    46.94%
#  met4           V        1066        1525       29237    52.95%
#  met5           H         181         246       29237    55.62%
#  --------------------------------------------------------------
#  Total                   5589      57.22%      146185    49.73%
#
#  1 nets (0.01%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec 17 20:02:07 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3722.63 (MB), peak = 4217.92 (MB)
#
#
#Global routing initialization is done on Tue Dec 17 20:02:07 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3723.53 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3726.46 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3727.27 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3726.70 (MB), peak = 4217.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#
#12351 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           12350  
#------------------------------------------------
#        Total                  1           12350  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  met5          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418385 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131026 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80321 um.
#Total wire length on LAYER met4 = 30409 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32427
#Up-Via Summary (total 32427):
#           
#-----------------------
# met1            26458
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32427 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 7.34 (MB)
#Total memory = 3726.66 (MB)
#Peak memory = 4217.92 (MB)
#
#Finished global routing on Tue Dec 17 20:02:09 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3724.37 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Start Track Assignment.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418385 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131026 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80321 um.
#Total wire length on LAYER met4 = 30409 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32427
#Up-Via Summary (total 32427):
#           
#-----------------------
# met1            26458
# met2             4835
# met3             1063
# met4               71
#-----------------------
#                 32427 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3722.95 (MB), peak = 4217.92 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 14.84 (MB)
#Total memory = 3723.20 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 0.12% required routing.
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       35       38
#	Totals        3       35       38
#0 out of 12319 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       35       38
#	Totals        3       35       38
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3723.17 (MB), peak = 4217.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       35       38
#	Totals        3       35       38
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3746.70 (MB), peak = 4217.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418395 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131026 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80321 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32430
#Up-Via Summary (total 32430):
#           
#-----------------------
# met1            26458
# met2             4836
# met3             1065
# met4               71
#-----------------------
#                 32430 
#
#Total number of DRC violations = 38
#Total number of violations on LAYER met1 = 38
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 23.50 (MB)
#Total memory = 3746.70 (MB)
#Peak memory = 4217.92 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       35       38
#	Totals        3       35       38
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3765.05 (MB), peak = 4217.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418395 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131026 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80321 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32430
#Up-Via Summary (total 32430):
#           
#-----------------------
# met1            26458
# met2             4836
# met3             1065
# met4               71
#-----------------------
#                 32430 
#
#Total number of DRC violations = 38
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 38
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418395 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131026 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80321 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32430
#Up-Via Summary (total 32430):
#           
#-----------------------
# met1            26458
# met2             4836
# met3             1065
# met4               71
#-----------------------
#                 32430 
#
#Total number of DRC violations = 38
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 38
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 49.10 (MB)
#Total memory = 3772.30 (MB)
#Peak memory = 4217.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = -121.46 (MB)
#Total memory = 3580.16 (MB)
#Peak memory = 4217.92 (MB)
#Number of warnings = 24
#Total number of warnings = 335
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 20:02:10 2024
#
*** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:07.9/0:00:04.4 (1.8), totSession cpu/real = 0:30:43.7/3:54:28.6 (0.1), mem = 5013.4M
**optDesign ... cpu = 0:00:35, real = 0:00:23, mem = 3560.4M, totSessionCpu=0:30:44 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #33 PostEcoSummary
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:02:10 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3578.62 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 20:02:10 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3584.44 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3586.89 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3586.89 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   268.39 (MB), total memory =  3855.32 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3596.52 (MB), peak = 4217.92 (MB)
#RC Statistics: 49037 Res, 27017 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.44 (24239), Avg L-Edge Length: 10338.30 (14441)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64011 nodes, 51660 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.21 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5108.965M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5108.965M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 7.75 (MB)
#Total memory = 3592.19 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (40807543)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.57/8, scale score = 0.20.
#    Increased memory =     0.02 (MB), total memory =  3568.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3568.41 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.57/8, scale score = 0.82.
#    Increased memory =     0.09 (MB), total memory =  3568.41 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3568.32 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.27/8, scale score = 0.66.
#    Increased memory =     0.09 (MB), total memory =  3568.41 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.69/8, scale score = 0.59.
#    Increased memory =    -0.34 (MB), total memory =  3568.32 (MB), peak memory =  4217.92 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5145.29)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5584.58 CPU=0:00:03.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5584.58 CPU=0:00:03.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:01.0 totSessionCpu=0:30:56 mem=5584.6M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:28, mem = 3760.4M, totSessionCpu=0:30:57 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #34 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #35 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:00:28, mem = 3756.1M, totSessionCpu=0:30:57 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:30, mem = 3761.8M, totSessionCpu=0:30:58 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 429.89MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #6 [finish] : cpu/real = 0:00:48.9/0:00:36.8 (1.3), totSession cpu/real = 0:30:57.8/3:54:42.0 (0.1), mem = 5172.7M
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> uiSetTool select
<CMD> fit
<CMD> zoomBox 190.28100 131.49300 1370.23900 1187.80700
<CMD> zoomBox 455.34100 261.07700 1179.98400 909.78700
<CMD> zoomBox 517.35200 292.85600 1133.29900 844.26000
<CMD> zoomBox 614.42300 343.04900 1059.44500 741.43900
<CMD> zoomBox 458.51400 256.95500 1183.15900 905.66700
<CMD> zoomBox 303.32900 171.26100 1306.29900 1069.13300
<CMD> zoomBox 204.64200 116.76500 1384.60700 1173.08600
<CMD> zoomBox 684.04 528.375 689.78 531.385
<CMD> zoomBox 685.38300 528.55500 688.38100 531.23900
<CMD> zoomBox 685.79000 528.93200 687.95700 530.87200
<CMD> zoomBox 685.94900 529.08000 687.79100 530.72900
<CMD> zoomBox 685.03600 528.49600 688.56600 531.65600
<CMD> zoomBox 684.69900 528.28100 688.85200 531.99900
<CMD> zoomBox 684.30300 528.02800 689.18900 532.40200
<CMD> zoomBox 683.83700 527.73000 689.58500 532.87600
<CMD> zoomBox 680.99100 525.91200 692.00300 535.77000
<CMD> zoomBox 679.94000 525.24100 692.89500 536.83800
<CMD> zoomBox 681.88400 526.48300 691.24400 534.86200
<CMD> zoomBox 682.64300 526.96800 690.59900 534.09000
<CMD> zoomBox 684.69900 528.28100 688.85200 531.99900
<CMD> selectWire 682.3300 529.7400 712.3900 530.0400 3 {prog_clk[0]}
<CMD> zoomBox 682.44300 527.36600 689.20700 533.42100
<CMD> zoomBox 681.41200 526.94800 689.36900 534.07100
<CMD> zoomBox 678.77100 525.87700 689.78400 535.73600
<CMD> zoomBox 681.41200 526.94800 689.36900 534.07100
<CMD> zoomBox 684.69800 528.28000 688.85200 531.99900
<CMD> zoomBox 685.69300 528.68400 688.69500 531.37100
<CMD> zoomBox 686.08200 528.84100 688.63400 531.12600
<CMD> deselectAll
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
<CMD> deselectAll
<CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
<CMD> zoomBox 685.04300 528.21200 689.20100 531.93400
<CMD> zoomBox 683.35300 527.18700 690.12400 533.24800
<CMD> zoomBox 680.13800 525.61700 691.16400 535.48800
<CMD> zoomBox 676.94300 524.05500 692.20500 537.71800
<CMD> zoomBox 672.98400 521.95400 694.10900 540.86500
<CMD> zoomBox 670.46600 520.61700 695.31900 542.86600
<CMD> zoomBox 667.50300 519.04500 696.74300 545.22100
<CMD> pan 9.87300 -148.79800
<CMD> zoomBox 668.09100 509.38600 724.10800 559.53300
<CMD> deselectAll
<CMD> selectWire 679.4500 529.7400 682.6300 530.0400 3 {prog_clk[0]}
<CMD> zoomBox 656.74300 490.67300 764.05500 586.74000
<CMD> zoomBox 641.82700 466.07300 816.56700 622.50300
<CMD> zoomBox 626.98000 441.58900 868.83500 658.10100
<CMD> zoomBox 606.43000 407.70100 941.17800 707.37200
<CMD> zoomBox 577.98600 360.79600 1041.30700 775.56700
<CMD> zoomBox 559.89900 330.96800 1104.98200 818.93400
<CMD> zoomBox 593.36000 386.14900 987.18300 738.70500
<CMD> zoomBox 635.00200 454.82200 840.58100 638.85900
<CMD> zoomBox 641.82400 466.07200 816.56600 622.50300
<CMD> zoomBox 678.115 488.935 679.21 490.165
<CMD> zoomBox 684.04 528.375 689.78 531.385
<CMD> deselectAll
<CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
<CMD> uiSetTool move
<CMD> editMove -dx 1.262 -dy 0.156
<CMD> editMove -dx -2.636 -dy 0.023
<CMD> deselectAll
<CMD> selectWire 682.3300 529.7400 712.3900 530.0400 3 {prog_clk[0]}
<CMD> editMove -dx 0.297 -dy 2.079
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 684.04 528.375 689.78 531.385
<CMD> zoomBox 684.04 528.375 689.78 531.385
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3759.0M, totSessionCpu=0:31:14 **
*** optDesign #7 [begin] : totSession cpu/real = 0:31:14.2/3:56:48.2 (0.1), mem = 5214.8M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:14.2/3:56:48.2 (0.1), mem = 5214.8M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                83765387
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setDesignMode -process                                                                    130
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               5
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3771.6M, totSessionCpu=0:31:16 **
Existing Dirty Nets : 1
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5174.8M, init mem=5174.8M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5142.8M)
#optDebug: { P: 130 W: 6195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.9/0:00:09.0 (0.2), totSession cpu/real = 0:31:16.1/3:56:57.2 (0.1), mem = 5174.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #36 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (61548185)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.94/8, scale score = 0.24.
#    Increased memory =    -0.02 (MB), total memory =  3749.79 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3749.80 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.75/8, scale score = 0.84.
#    Increased memory =     0.12 (MB), total memory =  3749.80 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3749.68 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.83/8, scale score = 0.73.
#    Increased memory =     0.12 (MB), total memory =  3749.80 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.89/8, scale score = 0.49.
#    Increased memory =   -16.50 (MB), total memory =  3749.68 (MB), peak memory =  4217.92 (MB)
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:04:39 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3763.48 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 20:04:39 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3769.52 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3770.31 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.20 (MB)
#Total memory = 3770.51 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
#Net 1 (prog_clk[0]) 3 initial clusters
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:02 .
#   Increased memory =   230.29 (MB), total memory =  4000.89 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3797.31 (MB), peak = 4217.92 (MB)
#RC Statistics: 49037 Res, 27017 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.44 (24239), Avg L-Edge Length: 10338.30 (14441)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64011 nodes, 51660 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3792.98 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5268.418M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 5268.418M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = 23.47 (MB)
#Total memory = 3793.00 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 1 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (61548185)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.68/8, scale score = 0.21.
#    Increased memory =     0.02 (MB), total memory =  3584.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3584.41 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.64/8, scale score = 0.83.
#    Increased memory =     0.09 (MB), total memory =  3584.41 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3584.32 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.41/8, scale score = 0.68.
#    Increased memory =     0.09 (MB), total memory =  3584.41 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.42/8, scale score = 0.55.
#    Increased memory =    -0.60 (MB), total memory =  3584.32 (MB), peak memory =  4217.92 (MB)
*** BuildHoldData #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:25.6/3:57:01.8 (0.1), mem = 5065.7M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5154.96)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5594.25 CPU=0:00:04.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5594.25 CPU=0:00:04.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:01.0 totSessionCpu=0:31:31 mem=5594.3M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:31:31 mem=5594.3M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5606.53)
*** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
Total number of fetched objects 14095
End delay calculation. (MEM=5594.25 CPU=0:00:02.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5594.25 CPU=0:00:02.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:01.0 totSessionCpu=0:31:35 mem=5594.3M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #7) : cpu/real = 0:00:10.0/0:00:02.5 (4.1), totSession cpu/real = 0:31:35.6/3:57:04.2 (0.1), mem = 5626.3M
**optDesign ... cpu = 0:00:21, real = 0:00:16, mem = 3781.1M, totSessionCpu=0:31:36 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #37 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:36.2/3:57:04.4 (0.1), mem = 5170.3M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
    Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
    Library trimming was not able to trim any cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
      Inverters:   sky130_osu_sc_18T_hs__inv_l 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.171ns
      Slew time target (trunk):   0.171ns
      Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 655.802um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
      Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       20
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       1458
      Delay constrained sinks:     1458
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)         -            -              -                -
                  -                      0.171         1482      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)        -            -                    -                      -
                  -                     1.424          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      1458
    clk[0]             20
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #7) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:31:36.8/3:57:05.0 (0.1), mem = 6999.0M
**INFO: Start fixing DRV (Mem = 5428.04M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:36.8/3:57:05.0 (0.1), mem = 5428.0M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5669.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5669.1M) ***

*** DrvOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.2/0:00:01.0 (1.2), totSession cpu/real = 0:31:38.0/3:57:06.0 (0.1), mem = 5262.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5262.11M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=5262.1M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3834.3M, totSessionCpu=0:31:38 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #38 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3834.3M, totSessionCpu=0:31:38 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5264.57M, totSessionCpu=0:31:38).
**optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3834.3M, totSessionCpu=0:31:38 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:31:39 mem=5526.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5494.3MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5494.3MB
*** Finished refinePlace (0:31:39 mem=5494.3M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 1.099 ns

Start Layer Assignment ...
WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:19, mem = 3782.0M, totSessionCpu=0:31:40 **
**INFO: flowCheckPoint #39 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 1
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1
*** EcoRoute #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:39.9/3:57:07.2 (0.1), mem = 5223.8M

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 20:04:49 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#1 routable net do not has any wires.
#12350 routable nets have routed wires.
#1 net will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 20:04:49 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3797.28 (MB), peak = 4217.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3799.53 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Dec 17 20:04:49 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.98 (MB)
#Total memory = 3799.53 (MB)
#Peak memory = 4217.92 (MB)
#
#
#Start global routing on Tue Dec 17 20:04:49 2024
#
#
#Start global routing initialization on Tue Dec 17 20:04:49 2024
#
#WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
#WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
#Number of eco nets is 1
#
#Start global routing data preparation on Tue Dec 17 20:04:49 2024
#
#Start routing resource analysis on Tue Dec 17 20:04:49 2024
#
#Routing resource analysis is done on Tue Dec 17 20:04:50 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1759        2467       29237    46.56%
#  met2           V        1407        1913       29237    46.57%
#  met3           H        1174        1368       29237    46.94%
#  met4           V        1066        1525       29237    52.95%
#  met5           H         181         246       29237    55.62%
#  --------------------------------------------------------------
#  Total                   5589      57.22%      146185    49.73%
#
#  1 nets (0.01%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec 17 20:04:50 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3802.70 (MB), peak = 4217.92 (MB)
#
#
#Global routing initialization is done on Tue Dec 17 20:04:50 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3803.62 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3807.59 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3807.79 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3807.79 (MB), peak = 4217.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#
#12351 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           12350  
#------------------------------------------------
#        Total                  1           12350  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  met5          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418383 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131026 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80310 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32431
#Up-Via Summary (total 32431):
#           
#-----------------------
# met1            26458
# met2             4837
# met3             1065
# met4               71
#-----------------------
#                 32431 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 8.04 (MB)
#Total memory = 3807.57 (MB)
#Peak memory = 4217.92 (MB)
#
#Finished global routing on Tue Dec 17 20:04:52 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3805.28 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Start Track Assignment.
#Done with 1 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418383 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131026 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80310 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32431
#Up-Via Summary (total 32431):
#           
#-----------------------
# met1            26458
# met2             4837
# met3             1065
# met4               71
#-----------------------
#                 32431 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3800.54 (MB), peak = 4217.92 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 12.24 (MB)
#Total memory = 3800.79 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 0.25% required routing.
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       35       38
#	Totals        3       35       38
#0 out of 12319 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       35       38
#	Totals        3       35       38
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3800.75 (MB), peak = 4217.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       35       38
#	Totals        3       35       38
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3825.79 (MB), peak = 4217.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418382 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131013 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80320 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32435
#Up-Via Summary (total 32435):
#           
#-----------------------
# met1            26460
# met2             4839
# met3             1065
# met4               71
#-----------------------
#                 32435 
#
#Total number of DRC violations = 38
#Total number of violations on LAYER met1 = 38
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 25.00 (MB)
#Total memory = 3825.79 (MB)
#Peak memory = 4217.92 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       35       38
#	Totals        3       35       38
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3852.33 (MB), peak = 4217.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418382 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131013 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80320 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32435
#Up-Via Summary (total 32435):
#           
#-----------------------
# met1            26460
# met2             4839
# met3             1065
# met4               71
#-----------------------
#                 32435 
#
#Total number of DRC violations = 38
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 38
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418382 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131013 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80320 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32435
#Up-Via Summary (total 32435):
#           
#-----------------------
# met1            26460
# met2             4839
# met3             1065
# met4               71
#-----------------------
#                 32435 
#
#Total number of DRC violations = 38
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 38
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 52.87 (MB)
#Total memory = 3853.66 (MB)
#Peak memory = 4217.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = -120.41 (MB)
#Total memory = 3661.61 (MB)
#Peak memory = 4217.92 (MB)
#Number of warnings = 24
#Total number of warnings = 402
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 20:04:53 2024
#
*** EcoRoute #1 [finish] (optDesign #7) : cpu/real = 0:00:07.9/0:00:04.4 (1.8), totSession cpu/real = 0:31:47.8/3:57:11.7 (0.1), mem = 5140.7M
**optDesign ... cpu = 0:00:34, real = 0:00:23, mem = 3647.0M, totSessionCpu=0:31:48 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #40 PostEcoSummary
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:04:53 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3666.65 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 20:04:53 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3672.93 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3675.20 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3675.20 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   263.16 (MB), total memory =  3938.41 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3685.79 (MB), peak = 4217.92 (MB)
#RC Statistics: 49036 Res, 27015 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5033.59 (24235), Avg L-Edge Length: 10338.11 (14444)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64009 nodes, 51658 edges, and 0 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3681.39 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5239.777M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5239.777M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 8.44 (MB)
#Total memory = 3681.37 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (87338210)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.66/8, scale score = 0.21.
#    Increased memory =    -0.02 (MB), total memory =  3652.56 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3652.57 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.47/8, scale score = 0.81.
#    Increased memory =     0.12 (MB), total memory =  3652.57 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3652.45 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.62/8, scale score = 0.70.
#    Increased memory =     0.12 (MB), total memory =  3652.57 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.23/8, scale score = 0.53.
#    Increased memory =     0.08 (MB), total memory =  3652.45 (MB), peak memory =  4217.92 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5276.11)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5725.39 CPU=0:00:02.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5725.39 CPU=0:00:03.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:32:01 mem=5725.4M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:28, mem = 3846.7M, totSessionCpu=0:32:01 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #41 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #42 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:47, real = 0:00:28, mem = 3842.2M, totSessionCpu=0:32:01 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:30, mem = 3845.6M, totSessionCpu=0:32:02 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 429.78MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #7 [finish] : cpu/real = 0:00:48.0/0:00:35.7 (1.3), totSession cpu/real = 0:32:02.2/3:57:23.9 (0.1), mem = 5303.5M
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 684.04 528.375 689.78 531.385
<CMD> zoomBox 684.04 528.375 689.78 531.385
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
<CMD> zoomBox 683.60400 526.99000 690.35800 533.03600
<CMD> zoomBox 683.09200 526.61400 691.03800 533.72700
<CMD> zoomBox 682.48900 526.17100 691.83800 534.54000
<CMD> zoomBox 680.94600 525.03700 693.88600 536.62100
<CMD> zoomBox 678.115 488.935 679.21 490.165
<CMD> zoomBox 684.04 528.375 689.78 531.385
<CMD> deselectAll
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
<CMD> zoomBox 682.95400 526.52200 690.89900 533.63400
<CMD> zoomBox 682.26500 526.03100 691.61200 534.39900
<CMD> zoomBox 679.37600 523.97900 694.59900 537.60700
<CMD> zoomBox 676.50100 521.93700 697.57200 540.80000
<CMD> zoomBox 674.67300 520.63800 699.46300 542.83000
<CMD> zoomBox 672.52200 519.10900 701.68700 545.21800
<CMD> zoomBox 678.05400 523.04000 695.96500 539.07400
<CMD> zoomBox 682.95200 526.51900 690.89900 533.63300
<CMD> zoomBox 685.12500 528.06200 688.65200 531.21900
<CMD> zoomBox 685.79400 528.53600 687.96000 530.47500
<CMD> zoomBox 685.38400 528.24500 688.38300 530.93000
<CMD> zoomBox 685.12300 528.06000 688.65200 531.21900
<CMD> zoomBox 684.81700 527.84200 688.96900 531.55900
<CMD> zoomBox 684.03300 527.28500 689.78000 532.43000
<CMD> deselectAll
<CMD> selectWire 682.4100 529.8100 693.0400 529.9500 1 {prog_clk[0]}
<CMD> deselectAll
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
<CMD> zoomBox 683.44400 526.89100 690.20600 532.94400
<CMD> zoomBox 682.75200 526.42700 690.70800 533.54900
<CMD> zoomBox 680.98000 525.24100 691.99200 535.09900
<CMD> zoomBox 676.97000 522.55500 694.90100 538.60700
<CMD> deselectAll
<CMD> selectWire 688.7200 530.1800 695.5100 530.3200 1 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail[0]}
<CMD> zoomBox 679.73200 524.38300 692.68700 535.98000
<CMD> zoomBox 680.81000 525.09600 691.82200 534.95400
<CMD> zoomBox 682.50600 526.21900 690.46200 533.34100
<CMD> deselectAll
<CMD> selectWire 682.4100 529.8100 693.0400 529.9500 1 {prog_clk[0]}
<CMD> uiSetTool move
<CMD> editMove -dx 0.039 -dy -0.319
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> editMove -dx 0.02 -dy 0.535
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> editMove -dx -0.001 -dy -0.402
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3841.2M, totSessionCpu=0:32:10 **
*** optDesign #8 [begin] : totSession cpu/real = 0:32:09.8/3:58:32.9 (0.1), mem = 5345.6M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:09.8/3:58:32.9 (0.1), mem = 5345.6M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                130296054
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setDesignMode -process                                                                    130
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               5
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3852.9M, totSessionCpu=0:32:11 **
Existing Dirty Nets : 1
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5305.6M, init mem=5305.6M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5273.6M)
#optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:02.0/0:00:09.0 (0.2), totSession cpu/real = 0:32:11.8/3:58:41.9 (0.1), mem = 5305.6M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #43 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (92777205)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.58/8, scale score = 0.20.
#    Increased memory =     0.00 (MB), total memory =  3833.17 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3833.17 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.67/8, scale score = 0.83.
#    Increased memory =     0.11 (MB), total memory =  3833.17 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3833.06 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.30/8, scale score = 0.66.
#    Increased memory =     0.11 (MB), total memory =  3833.17 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.74/8, scale score = 0.47.
#    Increased memory =   -16.50 (MB), total memory =  3833.06 (MB), peak memory =  4217.92 (MB)
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:06:24 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3848.93 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 20:06:24 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3855.11 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3855.90 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.07 (MB)
#Total memory = 3855.97 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
#Net 1 (prog_clk[0]) 3 initial clusters
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:02 .
#   Increased memory =   234.03 (MB), total memory =  4090.07 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3887.21 (MB), peak = 4217.92 (MB)
#RC Statistics: 49036 Res, 27015 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5033.65 (24235), Avg L-Edge Length: 10338.11 (14444)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64009 nodes, 51658 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3881.11 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5396.121M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 5396.121M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 26.02 (MB)
#Total memory = 3881.13 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 1 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (92777205)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.59/8, scale score = 0.20.
#    Increased memory =     0.02 (MB), total memory =  3667.00 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3666.98 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.58/8, scale score = 0.82.
#    Increased memory =     0.09 (MB), total memory =  3666.98 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3666.89 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.23/8, scale score = 0.65.
#    Increased memory =     0.09 (MB), total memory =  3666.98 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.58/8, scale score = 0.57.
#    Increased memory =    -0.51 (MB), total memory =  3666.89 (MB), peak memory =  4217.92 (MB)
*** BuildHoldData #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:21.0/3:58:45.8 (0.1), mem = 5198.4M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5287.67)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5736.96 CPU=0:00:04.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5736.96 CPU=0:00:04.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:00.0 totSessionCpu=0:32:27 mem=5737.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.5 real=0:00:01.0 totSessionCpu=0:32:27 mem=5737.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5749.23)
*** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
Total number of fetched objects 14095
End delay calculation. (MEM=5736.96 CPU=0:00:02.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5736.96 CPU=0:00:03.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:01.0 totSessionCpu=0:32:31 mem=5737.0M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #8) : cpu/real = 0:00:10.1/0:00:02.5 (4.0), totSession cpu/real = 0:32:31.1/3:58:48.3 (0.1), mem = 5769.0M
**optDesign ... cpu = 0:00:21, real = 0:00:16, mem = 3868.8M, totSessionCpu=0:32:31 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #44 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:31.7/3:58:48.5 (0.1), mem = 5303.0M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
    Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
    Library trimming was not able to trim any cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
      Inverters:   sky130_osu_sc_18T_hs__inv_l 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.171ns
      Slew time target (trunk):   0.171ns
      Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 655.802um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
      Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       20
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       1458
      Delay constrained sinks:     1458
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)         -            -              -                -
                  -                      0.171         1482      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)        -            -                    -                      -
                  -                     1.424          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      1458
    clk[0]             20
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #8) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:32:32.3/3:58:49.1 (0.1), mem = 7131.7M
**INFO: Start fixing DRV (Mem = 5561.74M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:32.3/3:58:49.1 (0.1), mem = 5561.7M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5788.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5788.8M) ***

*** DrvOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:01.1/0:00:00.9 (1.2), totSession cpu/real = 0:32:33.4/3:58:50.0 (0.1), mem = 5382.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5382.75M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.00min mem=5382.8M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3918.7M, totSessionCpu=0:32:34 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #45 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3918.7M, totSessionCpu=0:32:34 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5382.21M, totSessionCpu=0:32:34).
**optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3918.7M, totSessionCpu=0:32:34 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:32:34 mem=5643.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5611.9MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 5611.9MB
*** Finished refinePlace (0:32:35 mem=5611.9M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 1.099 ns

Start Layer Assignment ...
WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:19, mem = 3866.1M, totSessionCpu=0:32:35 **
**INFO: flowCheckPoint #46 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 1
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1
*** EcoRoute #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:35.2/3:58:51.1 (0.1), mem = 5346.5M

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 20:06:33 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#1 routable net do not has any wires.
#12350 routable nets have routed wires.
#1 net will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 20:06:33 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3883.64 (MB), peak = 4217.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3885.70 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Dec 17 20:06:33 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.68 (MB)
#Total memory = 3885.70 (MB)
#Peak memory = 4217.92 (MB)
#
#
#Start global routing on Tue Dec 17 20:06:33 2024
#
#
#Start global routing initialization on Tue Dec 17 20:06:33 2024
#
#WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
#WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
#Number of eco nets is 1
#
#Start global routing data preparation on Tue Dec 17 20:06:33 2024
#
#Start routing resource analysis on Tue Dec 17 20:06:33 2024
#
#Routing resource analysis is done on Tue Dec 17 20:06:34 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1759        2467       29237    46.56%
#  met2           V        1407        1913       29237    46.57%
#  met3           H        1174        1368       29237    46.94%
#  met4           V        1066        1525       29237    52.95%
#  met5           H         181         246       29237    55.62%
#  --------------------------------------------------------------
#  Total                   5589      57.22%      146185    49.73%
#
#  1 nets (0.01%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec 17 20:06:34 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3889.25 (MB), peak = 4217.92 (MB)
#
#
#Global routing initialization is done on Tue Dec 17 20:06:34 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3890.18 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3895.87 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3896.41 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3896.41 (MB), peak = 4217.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#
#12351 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           12350  
#------------------------------------------------
#        Total                  1           12350  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  met5          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418400 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131013 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80339 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26461
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 9.87 (MB)
#Total memory = 3895.57 (MB)
#Peak memory = 4217.92 (MB)
#
#Finished global routing on Tue Dec 17 20:06:36 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3893.28 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Start Track Assignment.
#Done with 1 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418400 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131013 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80339 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26461
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3892.46 (MB), peak = 4217.92 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 17.70 (MB)
#Total memory = 3892.71 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 0.25% required routing.
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       38       41
#	Totals        3       38       41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3893.27 (MB), peak = 4217.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       38       41
#	Totals        3       38       41
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3919.56 (MB), peak = 4217.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418403 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131011 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32436
#Up-Via Summary (total 32436):
#           
#-----------------------
# met1            26460
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32436 
#
#Total number of DRC violations = 41
#Total number of violations on LAYER met1 = 41
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 26.84 (MB)
#Total memory = 3919.56 (MB)
#Peak memory = 4217.92 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       38       41
#	Totals        3       38       41
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3939.56 (MB), peak = 4217.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418403 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131011 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32436
#Up-Via Summary (total 32436):
#           
#-----------------------
# met1            26460
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32436 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 41
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418403 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131011 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32436
#Up-Via Summary (total 32436):
#           
#-----------------------
# met1            26460
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32436 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 41
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 48.83 (MB)
#Total memory = 3941.55 (MB)
#Peak memory = 4217.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:05
#Increased memory = -116.20 (MB)
#Total memory = 3749.93 (MB)
#Peak memory = 4217.92 (MB)
#Number of warnings = 24
#Total number of warnings = 469
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 20:06:37 2024
#
*** EcoRoute #1 [finish] (optDesign #8) : cpu/real = 0:00:08.0/0:00:04.6 (1.7), totSession cpu/real = 0:32:43.2/3:58:55.7 (0.1), mem = 5248.5M
**optDesign ... cpu = 0:00:33, real = 0:00:23, mem = 3731.6M, totSessionCpu=0:32:43 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #47 PostEcoSummary
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:06:37 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3751.33 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 20:06:38 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3757.16 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3759.62 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3759.62 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   250.68 (MB), total memory =  4010.35 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3770.27 (MB), peak = 4217.92 (MB)
#RC Statistics: 49038 Res, 27016 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5031.72 (24237), Avg L-Edge Length: 10340.86 (14445)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64010 nodes, 51659 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3765.93 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5350.613M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5350.613M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 8.75 (MB)
#Total memory = 3765.91 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (80767280)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.46/8, scale score = 0.18.
#    Increased memory =    -0.02 (MB), total memory =  3737.85 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3737.87 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.54/8, scale score = 0.82.
#    Increased memory =     0.12 (MB), total memory =  3737.87 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3737.74 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.10/8, scale score = 0.64.
#    Increased memory =     0.12 (MB), total memory =  3737.87 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.55/8, scale score = 0.57.
#    Increased memory =    -0.13 (MB), total memory =  3737.74 (MB), peak memory =  4217.92 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5384.94)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5824.23 CPU=0:00:02.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5824.23 CPU=0:00:03.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:01.0 totSessionCpu=0:32:56 mem=5824.2M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:28, mem = 3929.2M, totSessionCpu=0:32:56 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #48 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #49 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:46, real = 0:00:28, mem = 3924.5M, totSessionCpu=0:32:56 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:30, mem = 3930.1M, totSessionCpu=0:32:57 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 425.79MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #8 [finish] : cpu/real = 0:00:47.5/0:00:35.7 (1.3), totSession cpu/real = 0:32:57.3/3:59:08.6 (0.1), mem = 5411.4M
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> uiSetTool select
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
<CMD> deselectAll
<CMD> selectMarker 686.3950 529.4400 686.5650 529.5800 1 1 6
<CMD> zoomBox 680.97200 524.96900 691.98400 534.82700
<CMD> zoomBox 679.34200 522.55100 697.27400 538.60400
<CMD> zoomBox 683.17900 524.41200 696.13500 536.01000
<CMD> zoomBox 684.67700 525.13800 695.69000 534.99700
<CMD> zoomBox 685.95100 525.75600 695.31200 534.13600
<CMD> zoomBox 687.03400 526.28100 694.99100 533.40400
<CMD> deselectAll
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/sky130_osu_sc_18T_hs__dffr_1_1_
<CMD> deselectAll
<CMD> selectWire 692.0100 529.4400 692.1500 529.9500 1 {prog_clk[0]}
<CMD> deselectAll
<CMD> selectWire 692.5600 529.4400 693.5900 529.5800 1 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_tree_size2_0_sram[0]}
<CMD> deselectAll
<CMD> selectMarker 688.1150 529.4400 688.2850 529.5800 1 1 6
<CMD> deselectAll
<CMD> selectMarker 688.1150 529.4400 688.2850 529.5800 1 1 6
<CMD> zoomBox 687.615 528.94 688.785 530.08
<CMD> zoomBox 687.615 528.94 688.785 530.08
<CMD> deselectAll
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
<CMD> zoomBox 687.28000 528.77800 689.04300 530.35600
<CMD> zoomBox 686.00700 528.04400 689.98100 531.60200
<CMD> zoomBox 685.12800 527.53800 690.62900 532.46300
<CMD> zoomBox 684.56800 527.21600 691.04100 533.01100
<CMD> zoomBox 683.13600 526.39200 692.09600 534.41300
<CMD> zoomBox 682.22500 525.86800 692.76700 535.30500
<CMD> zoomBox 676.66800 522.67000 696.86300 540.74900
<CMD> zoomBox 674.61600 521.49000 698.37500 542.75900
<CMD> zoomBox 679.69000 523.56200 696.85700 538.93000
<CMD> zoomBox 684.85700 525.83200 695.40100 535.27100
<CMD> zoomBox 688.79400 527.56500 694.29900 532.49300
<CMD> zoomBox 690.90000 528.53100 693.77400 531.10400
<CMD> zoomBox 690.53100 528.36800 693.91200 531.39500
<CMD> zoomBox 690.09700 528.17600 694.07500 531.73700
<CMD> deselectAll
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/sky130_osu_sc_18T_hs__dffr_1_1_
<CMD> fit
<CMD> zoomBox 686.755 528.94 687.925 530.08
<CMD> zoomBox 686.35400 528.64000 688.42800 530.49700
<CMD> zoomBox 686.00400 528.34300 688.87500 530.91300
<CMD> zoomBox 685.78100 528.15400 689.15900 531.17800
<CMD> zoomBox 685.20800 527.67000 689.88400 531.85600
<CMD> zoomBox 684.41500 527.00000 690.88700 532.79400
<CMD> pan -1.89300 -157.35700
<CMD> deselectAll
<CMD> selectWire 644.4100 527.9100 685.0300 528.2100 3 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}
<CMD> zoomBox 683.30700 527.57500 687.98400 531.76200
<CMD> zoomBox 683.61300 527.77700 687.58900 531.33600
<CMD> zoomBox 683.87400 527.95200 687.25300 530.97700
<CMD> zoomBox 684.09600 528.10100 686.96800 530.67200
<CMD> zoomBox 683.25200 527.51300 687.93000 531.70100
<CMD> zoomBox 682.36900 526.18800 689.98800 533.00900
<CMD> zoomBox 681.96500 525.58200 690.92900 533.60700
<CMD> zoomBox 680.93100 524.03100 693.33900 535.13900
<CMD> zoomBox 680.27300 523.04500 694.87100 536.11300
<CMD> zoomBox 681.00400 524.00800 693.41200 535.11600
<CMD> zoomBox 681.62500 524.82700 692.17200 534.26900
<CMD> deselectAll
<CMD> selectWire 683.8500 529.4400 692.1500 529.5800 1 {prog_clk[0]}
<CMD> zoomBox 681.00300 524.00800 693.41200 535.11700
<CMD> zoomBox 682.94900 525.48300 691.91500 533.50900
<CMD> zoomBox 684.87800 526.99600 690.38400 531.92500
<CMD> zoomBox 685.33800 527.35700 690.01900 531.54700
<CMD> uiSetTool move
<CMD> editMove -dx -0.024 -dy 0.242
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3926.3M, totSessionCpu=0:33:52 **
*** optDesign #9 [begin] : totSession cpu/real = 0:33:51.5/4:08:58.7 (0.1), mem = 5453.5M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #9) : totSession cpu/real = 0:33:51.5/4:08:58.7 (0.1), mem = 5453.5M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                123725124
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setDesignMode -process                                                                    130
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               5
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3937.6M, totSessionCpu=0:33:53 **
Existing Dirty Nets : 1
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5413.5M, init mem=5413.5M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=5381.5M)
#optDebug: { P: 130 W: 4195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #9) : cpu/real = 0:00:02.1/0:00:09.1 (0.2), totSession cpu/real = 0:33:53.7/4:09:07.8 (0.1), mem = 5413.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #50 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (70804674)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.48/8, scale score = 0.18.
#    Increased memory =     0.00 (MB), total memory =  3921.54 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3921.54 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.68/8, scale score = 0.84.
#    Increased memory =     0.11 (MB), total memory =  3921.54 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3921.43 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.40/8, scale score = 0.68.
#    Increased memory =     0.11 (MB), total memory =  3921.54 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.88/8, scale score = 0.48.
#    Increased memory =   -12.85 (MB), total memory =  3921.43 (MB), peak memory =  4217.92 (MB)
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:16:50 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.21 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 20:16:50 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3947.39 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3948.17 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.07 (MB)
#Total memory = 3948.25 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
#Net 1 (prog_clk[0]) 2 initial clusters
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:02 .
#   Increased memory =   230.89 (MB), total memory =  4179.20 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3977.96 (MB), peak = 4217.92 (MB)
#RC Statistics: 49042 Res, 27020 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5031.27 (24241), Avg L-Edge Length: 10340.23 (14445)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64014 nodes, 51663 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3972.01 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5498.793M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5498.793M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 24.62 (MB)
#Total memory = 3972.01 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 1 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (70804674)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.87/8, scale score = 0.23.
#    Increased memory =     0.00 (MB), total memory =  3754.98 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3754.98 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.55/8, scale score = 0.82.
#    Increased memory =     0.11 (MB), total memory =  3754.98 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3754.87 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.39/8, scale score = 0.67.
#    Increased memory =     0.11 (MB), total memory =  3754.98 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.29/8, scale score = 0.54.
#    Increased memory =    -0.53 (MB), total memory =  3754.87 (MB), peak memory =  4217.92 (MB)
*** BuildHoldData #1 [begin] (optDesign #9) : totSession cpu/real = 0:34:03.1/4:09:12.2 (0.1), mem = 5299.1M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5388.34)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5827.63 CPU=0:00:04.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5827.63 CPU=0:00:04.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:01.0 totSessionCpu=0:34:09 mem=5827.6M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.0 real=0:00:01.0 totSessionCpu=0:34:09 mem=5827.6M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5839.9)
*** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
Total number of fetched objects 14095
End delay calculation. (MEM=5827.63 CPU=0:00:03.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5827.63 CPU=0:00:03.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:01.0 totSessionCpu=0:34:13 mem=5827.6M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #9) : cpu/real = 0:00:10.7/0:00:02.5 (4.3), totSession cpu/real = 0:34:13.8/4:09:14.7 (0.1), mem = 5859.6M
**optDesign ... cpu = 0:00:22, real = 0:00:16, mem = 3958.2M, totSessionCpu=0:34:14 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #51 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #9) : totSession cpu/real = 0:34:14.4/4:09:14.9 (0.1), mem = 5403.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
    Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
    Library trimming was not able to trim any cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
      Inverters:   sky130_osu_sc_18T_hs__inv_l 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.171ns
      Slew time target (trunk):   0.171ns
      Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 655.802um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
      Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       20
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       1458
      Delay constrained sinks:     1458
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)         -            -              -                -
                  -                      0.171         1482      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)        -            -                    -                      -
                  -                     1.424          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      1458
    clk[0]             20
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.7 real=0:00:00.7)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #9) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), totSession cpu/real = 0:34:15.1/4:09:15.5 (0.1), mem = 7232.4M
**INFO: Start fixing DRV (Mem = 5662.41M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #9) : totSession cpu/real = 0:34:15.2/4:09:15.6 (0.1), mem = 5662.4M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5903.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5903.5M) ***

*** DrvOpt #1 [finish] (optDesign #9) : cpu/real = 0:00:01.1/0:00:00.9 (1.2), totSession cpu/real = 0:34:16.2/4:09:16.4 (0.1), mem = 5496.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5496.49M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=5496.5M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 4007.5M, totSessionCpu=0:34:16 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #52 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 4007.5M, totSessionCpu=0:34:17 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5498.95M, totSessionCpu=0:34:17).
**optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 4007.5M, totSessionCpu=0:34:17 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:34:17 mem=5760.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5728.7MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5728.7MB
*** Finished refinePlace (0:34:17 mem=5728.7M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 1.099 ns

Start Layer Assignment ...
WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:19, mem = 3955.2M, totSessionCpu=0:34:18 **
**INFO: flowCheckPoint #53 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 1
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1
*** EcoRoute #1 [begin] (optDesign #9) : totSession cpu/real = 0:34:18.2/4:09:17.7 (0.1), mem = 5462.2M

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 20:16:59 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#1 routable net do not has any wires.
#12350 routable nets have routed wires.
#1 net will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 20:16:59 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3973.24 (MB), peak = 4217.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3975.30 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Dec 17 20:17:00 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.21 (MB)
#Total memory = 3975.30 (MB)
#Peak memory = 4217.92 (MB)
#
#
#Start global routing on Tue Dec 17 20:17:00 2024
#
#
#Start global routing initialization on Tue Dec 17 20:17:00 2024
#
#WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
#WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
#Number of eco nets is 1
#
#Start global routing data preparation on Tue Dec 17 20:17:00 2024
#
#Start routing resource analysis on Tue Dec 17 20:17:00 2024
#
#Routing resource analysis is done on Tue Dec 17 20:17:00 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1759        2467       29237    46.56%
#  met2           V        1407        1913       29237    46.57%
#  met3           H        1174        1368       29237    46.94%
#  met4           V        1066        1525       29237    52.95%
#  met5           H         181         246       29237    55.62%
#  --------------------------------------------------------------
#  Total                   5589      57.22%      146185    49.73%
#
#  1 nets (0.01%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec 17 20:17:00 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3978.36 (MB), peak = 4217.92 (MB)
#
#
#Global routing initialization is done on Tue Dec 17 20:17:01 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3979.27 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3983.04 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3983.83 (MB), peak = 4217.92 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3983.28 (MB), peak = 4217.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#
#12351 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           12350  
#------------------------------------------------
#        Total                  1           12350  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  met5          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418403 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131011 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32436
#Up-Via Summary (total 32436):
#           
#-----------------------
# met1            26460
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32436 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 7.80 (MB)
#Total memory = 3983.10 (MB)
#Peak memory = 4217.92 (MB)
#
#Finished global routing on Tue Dec 17 20:17:02 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3980.81 (MB), peak = 4217.92 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Start Track Assignment.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418403 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131011 um.
#Total wire length on LAYER met2 = 174377 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32436
#Up-Via Summary (total 32436):
#           
#-----------------------
# met1            26460
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32436 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3979.41 (MB), peak = 4217.92 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 15.57 (MB)
#Total memory = 3979.66 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 0.12% required routing.
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       38       41
#	Totals        3       38       41
#0 out of 12319 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       38       41
#	Totals        3       38       41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3979.16 (MB), peak = 4217.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       38       41
#	Totals        3       38       41
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4004.27 (MB), peak = 4217.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418404 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131012 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26461
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#Total number of DRC violations = 41
#Total number of violations on LAYER met1 = 41
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 24.60 (MB)
#Total memory = 4004.27 (MB)
#Peak memory = 4217.92 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       38       41
#	Totals        3       38       41
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4022.26 (MB), peak = 4217.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418404 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131012 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26461
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 41
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418404 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131012 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26461
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#Total number of DRC violations = 41
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 41
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 48.50 (MB)
#Total memory = 4028.17 (MB)
#Peak memory = 4217.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:05
#Increased memory = -119.28 (MB)
#Total memory = 3835.96 (MB)
#Peak memory = 4217.92 (MB)
#Number of warnings = 24
#Total number of warnings = 536
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 20:17:04 2024
#
*** EcoRoute #1 [finish] (optDesign #9) : cpu/real = 0:00:08.2/0:00:04.6 (1.8), totSession cpu/real = 0:34:26.4/4:09:22.3 (0.1), mem = 5372.2M
**optDesign ... cpu = 0:00:35, real = 0:00:24, mem = 3817.3M, totSessionCpu=0:34:26 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #54 PostEcoSummary
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:17:04 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3837.05 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 20:17:04 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3842.88 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3845.36 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3845.36 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   258.30 (MB), total memory =  4103.74 (MB), peak memory =  4217.92 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3856.20 (MB), peak = 4217.92 (MB)
#RC Statistics: 49038 Res, 27017 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5033.00 (24238), Avg L-Edge Length: 10339.11 (14444)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64011 nodes, 51660 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3851.96 (MB), peak = 4217.92 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5464.160M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5464.160M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 9.11 (MB)
#Total memory = 3851.99 (MB)
#Peak memory = 4217.92 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (42488760)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.50/8, scale score = 0.19.
#    Increased memory =     0.02 (MB), total memory =  3821.36 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3821.34 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.61/8, scale score = 0.83.
#    Increased memory =     0.09 (MB), total memory =  3821.34 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3821.25 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.39/8, scale score = 0.67.
#    Increased memory =     0.09 (MB), total memory =  3821.34 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.07/8, scale score = 0.51.
#    Increased memory =    -0.34 (MB), total memory =  3821.25 (MB), peak memory =  4217.92 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5507.49)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5956.78 CPU=0:00:03.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5956.78 CPU=0:00:03.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:01.0 totSessionCpu=0:34:39 mem=5956.8M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:29, mem = 4014.7M, totSessionCpu=0:34:40 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #55 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #56 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:00:29, mem = 4010.3M, totSessionCpu=0:34:40 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:31, mem = 4015.9M, totSessionCpu=0:34:41 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 445.65MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #9 [finish] : cpu/real = 0:00:49.2/0:00:35.8 (1.4), totSession cpu/real = 0:34:40.8/4:09:34.5 (0.1), mem = 5536.9M
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> uiSetTool select
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
<CMD> zoomBox 684.62800 526.76800 691.10700 532.56800
<CMD> zoomBox 684.17700 526.39400 691.79900 533.21700
<CMD> zoomBox 683.02200 525.43600 693.57100 534.88000
<CMD> zoomBox 682.28800 524.82700 694.69800 535.93700
<CMD> zoomBox 682.63900 525.40700 693.18800 534.85100
<CMD> zoomBox 682.93700 525.90000 691.90500 533.92800
<CMD> zoomBox 683.19100 526.31900 690.81400 533.14300
<CMD> deselectAll
<CMD> selectWire 683.8500 529.8100 693.0400 529.9500 1 {prog_clk[0]}
<CMD> deselectAll
<CMD> selectWire 683.8500 529.8100 693.0400 529.9500 1 {prog_clk[0]}
<CMD> zoomBox 544.15 822.35 545.29 823.49
<CMD> zoomBox 687.615 529.31 688.785 530.45
<CMD> zoomBox 686.755 529.31 687.925 530.45
<CMD> zoomBox 686.02900 528.97100 688.47000 531.15600
<CMD> zoomBox 685.78000 528.84600 688.65200 531.41700
<CMD> zoomBox 685.48700 528.69900 688.86600 531.72400
<CMD> zoomBox 685.17100 528.54200 689.14700 532.10100
<CMD> zoomBox 684.80000 528.35800 689.47700 532.54500
<CMD> zoomBox 683.84900 527.88500 690.32300 533.68100
<CMD> zoomBox 680.71200 526.32800 693.11500 537.43100
<CMD> deselectAll
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
<CMD> fit
<CMD> zoomBox 1073.97600 950.85300 1123.68800 851.42900
<CMD> zoomBox 1059.00900 865.46300 1139.25200 937.29800
<CMD> zoomBox 1065.14400 870.94400 1133.35100 932.00400
<CMD> zoomBox 1081.76100 885.79000 1117.36600 917.66400
<CMD> zoomBox 1091.85600 894.80900 1107.65400 908.95200
<CMD> zoomBox 1095.70300 898.24800 1103.95000 905.63100
<CMD> zoomBox 1097.71100 900.04200 1102.01700 903.89700
<CMD> zoomBox 1098.08000 900.43000 1101.74100 903.70700
<CMD> deselectAll
<CMD> selectMarker 1100.0100 902.7700 1100.1500 902.9100 1 1 6
<CMD> zoomBox 1097.67100 900.13400 1101.97800 903.99000
<CMD> zoomBox 1098.03000 900.50300 1101.69200 903.78100
<CMD> zoomBox 1098.33600 900.81600 1101.44900 903.60300
<CMD> deselectAll
<CMD> selectWire 1098.5700 902.7700 1106.3200 902.9100 1 {prog_clk[0]}
<CMD> uiSetTool addWire
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -type regular
<CMD> setEditMode -status ROUTED -nets {prog_clk[0]} -layer_horizontal met1 -width_horizontal 0.140 -width_vertical 0.140 -shape None
<CMD> setEditMode -spacing_horizontal 0.140
<CMD> setEditMode -spacing_vertical 0.140
<CMD> setEditMode -spacing 0.140
<CMD> editAddRoute 1099.48 902.854
<CMD> editAddRoute 1099.32 902.906
<CMD> editAddRoute 1099.63 902.882
<CMD> editAddRoute 1099.67 902.089
<CMD> uiSetTool select
<CMD> zoomBox 1098.09600 900.50300 1101.75800 903.78100
<CMD> zoomBox 1097.81300 900.13400 1102.12200 903.99100
<CMD> zoomBox 1096.63000 898.59000 1103.64500 904.87000
<CMD> zoomBox 1096.08900 897.88400 1104.34200 905.27200
<CMD> zoomBox 1095.32800 897.06600 1105.03700 905.75800
<CMD> zoomBox 1093.37800 894.97200 1106.81700 907.00300
<CMD> zoomBox 1092.13800 893.64100 1107.94900 907.79500
<CMD> zoomBox 1094.43800 896.09900 1105.86200 906.32600
<CMD> zoomBox 1096.34400 897.87800 1104.59900 905.26800
<CMD> zoomBox 1097.12900 898.61600 1104.14600 904.89800
<CMD> uiSetTool move
<CMD> editMove -dx 0.036 -dy -0.871
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 687.615 529.31 688.785 530.45
<CMD> zoomBox 687.615 529.31 688.785 530.45
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4016.9M, totSessionCpu=0:35:11 **
*** optDesign #10 [begin] : totSession cpu/real = 0:35:10.5/4:14:27.9 (0.1), mem = 5579.0M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:10.5/4:14:27.9 (0.1), mem = 5579.0M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                85446604
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setDesignMode -process                                                                    130
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               5
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 4030.6M, totSessionCpu=0:35:12 **
Existing Dirty Nets : 1
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5539.0M, init mem=5539.0M)
*info: Placed = 12267         
*info: Unplaced = 0           
Placement Density:61.88%(234662/379186)
Placement Density (including fixed std cells):61.88%(234662/379186)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5507.0M)
#optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #10) : cpu/real = 0:00:01.9/0:00:08.9 (0.2), totSession cpu/real = 0:35:12.5/4:14:36.8 (0.1), mem = 5539.0M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #57 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (49017632)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/8, scale score = 0.18.
#    Increased memory =     0.03 (MB), total memory =  4007.65 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4007.62 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.71/8, scale score = 0.84.
#    Increased memory =     0.08 (MB), total memory =  4007.62 (MB), peak memory =  4217.92 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4007.54 (MB), peak memory =  4217.92 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.30/8, scale score = 0.66.
#    Increased memory =     0.08 (MB), total memory =  4007.62 (MB), peak memory =  4217.92 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.57/8, scale score = 0.45.
#    Increased memory =   -16.05 (MB), total memory =  4007.54 (MB), peak memory =  4217.92 (MB)
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:22:19 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4023.38 (MB), peak = 4217.92 (MB)
#Start routing data preparation on Tue Dec 17 20:22:19 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4029.43 (MB), peak = 4217.92 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.26 (MB), peak = 4217.92 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.07 (MB)
#Total memory = 4030.32 (MB)
#Peak memory = 4217.92 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
#Net 1 (prog_clk[0]) 3 initial clusters
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:02 .
#   Increased memory =   245.12 (MB), total memory =  4275.50 (MB), peak memory =  4281.20 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4059.85 (MB), peak = 4281.20 (MB)
#RC Statistics: 49041 Res, 27020 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5032.42 (24241), Avg L-Edge Length: 10339.11 (14444)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64014 nodes, 51663 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4055.36 (MB), peak = 4281.20 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5627.090M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 5627.090M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 25.94 (MB)
#Total memory = 4055.36 (MB)
#Peak memory = 4281.20 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 1 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (49017632)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.63/8, scale score = 0.20.
#    Increased memory =    -0.02 (MB), total memory =  3845.23 (MB), peak memory =  4281.20 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3845.25 (MB), peak memory =  4281.20 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.37/8, scale score = 0.80.
#    Increased memory =     0.12 (MB), total memory =  3845.25 (MB), peak memory =  4281.20 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3845.12 (MB), peak memory =  4281.20 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.98/8, scale score = 0.62.
#    Increased memory =     0.12 (MB), total memory =  3845.25 (MB), peak memory =  4281.20 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.87/8, scale score = 0.48.
#    Increased memory =    -0.81 (MB), total memory =  3845.12 (MB), peak memory =  4281.20 (MB)
*** BuildHoldData #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:21.4/4:14:40.7 (0.1), mem = 5429.4M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5518.64)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=5957.93 CPU=0:00:04.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5957.93 CPU=0:00:04.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:01.0 totSessionCpu=0:35:27 mem=5957.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.4 real=0:00:01.0 totSessionCpu=0:35:27 mem=5957.9M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5970.2)
*** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
Total number of fetched objects 14095
End delay calculation. (MEM=5957.93 CPU=0:00:02.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5957.93 CPU=0:00:03.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:00.0 totSessionCpu=0:35:31 mem=5957.9M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #10) : cpu/real = 0:00:10.0/0:00:02.6 (3.9), totSession cpu/real = 0:35:31.5/4:14:43.3 (0.1), mem = 5989.9M
**optDesign ... cpu = 0:00:21, real = 0:00:16, mem = 4043.3M, totSessionCpu=0:35:31 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #58 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:32.1/4:14:43.5 (0.1), mem = 5531.9M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
    Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
    Library trimming was not able to trim any cells:
    sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
      Inverters:   sky130_osu_sc_18T_hs__inv_l 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DELAY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.171ns
      Slew time target (trunk):   0.171ns
      Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 655.802um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
      Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       20
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       1458
      Delay constrained sinks:     1458
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DELAY:setup.late:
      Skew target:                 0.221ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DELAY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)         -            -              -                -
                  -                      0.171         1482      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DELAY:setup.late (primary)        -            -                    -                      -
                  -                     1.424          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      1458
    clk[0]             20
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #10) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:35:32.6/4:14:44.0 (0.1), mem = 7361.7M
**INFO: Start fixing DRV (Mem = 5791.71M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:32.7/4:14:44.0 (0.1), mem = 5791.7M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 39 io nets excluded
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  6026.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=6026.5M) ***

*** DrvOpt #1 [finish] (optDesign #10) : cpu/real = 0:00:01.0/0:00:00.9 (1.2), totSession cpu/real = 0:35:33.7/4:14:44.9 (0.1), mem = 5620.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5620.54M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.00min mem=5620.5M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 4095.7M, totSessionCpu=0:35:34 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #59 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 4095.7M, totSessionCpu=0:35:34 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5622.00M, totSessionCpu=0:35:35).
**optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 4095.7M, totSessionCpu=0:35:35 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:35:35 mem=5883.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 5851.7MB
Summary Report:
Instances move: 0 (out of 12267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 5851.7MB
*** Finished refinePlace (0:35:35 mem=5851.7M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 1.099 ns

Start Layer Assignment ...
WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 15080.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:19, mem = 4043.0M, totSessionCpu=0:35:36 **
**INFO: flowCheckPoint #60 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 1
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1
*** EcoRoute #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:36.2/4:14:46.4 (0.1), mem = 5583.3M

globalDetailRoute

#Start globalDetailRoute on Tue Dec 17 20:22:28 2024
#
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#1 routable net do not has any wires.
#12350 routable nets have routed wires.
#1 net will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Dec 17 20:22:28 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4058.20 (MB), peak = 4281.20 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4060.25 (MB), peak = 4281.20 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Dec 17 20:22:28 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.01 (MB)
#Total memory = 4060.25 (MB)
#Peak memory = 4281.20 (MB)
#
#
#Start global routing on Tue Dec 17 20:22:28 2024
#
#
#Start global routing initialization on Tue Dec 17 20:22:28 2024
#
#WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
#WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
#Number of eco nets is 1
#
#Start global routing data preparation on Tue Dec 17 20:22:28 2024
#
#Start routing resource analysis on Tue Dec 17 20:22:29 2024
#
#Routing resource analysis is done on Tue Dec 17 20:22:29 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1759        2467       29237    46.56%
#  met2           V        1407        1913       29237    46.57%
#  met3           H        1174        1368       29237    46.94%
#  met4           V        1066        1525       29237    52.95%
#  met5           H         181         246       29237    55.62%
#  --------------------------------------------------------------
#  Total                   5589      57.22%      146185    49.73%
#
#  1 nets (0.01%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec 17 20:22:29 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4062.85 (MB), peak = 4281.20 (MB)
#
#
#Global routing initialization is done on Tue Dec 17 20:22:30 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4063.82 (MB), peak = 4281.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4066.23 (MB), peak = 4281.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4066.55 (MB), peak = 4281.20 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4066.55 (MB), peak = 4281.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
#Total number of routable nets = 12351.
#Total number of nets in the design = 15080.
#
#12351 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           12350  
#------------------------------------------------
#        Total                  1           12350  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  met5          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418397 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131004 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26461
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.93 (MB)
#Total memory = 4066.19 (MB)
#Peak memory = 4281.20 (MB)
#
#Finished global routing on Tue Dec 17 20:22:31 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4063.90 (MB), peak = 4281.20 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Start Track Assignment.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418397 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131004 um.
#Total wire length on LAYER met2 = 174378 um.
#Total wire length on LAYER met3 = 80344 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26461
# met2             4840
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4061.55 (MB), peak = 4281.20 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 12.56 (MB)
#Total memory = 4061.80 (MB)
#Peak memory = 4281.20 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 0.12% required routing.
#   number of violations = 40
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       37       40
#	Totals        3       37       40
#0 out of 12319 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 40
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       37       40
#	Totals        3       37       40
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4061.38 (MB), peak = 4281.20 (MB)
#start 1st optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       34       37
#	Totals        3       34       37
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4080.99 (MB), peak = 4281.20 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418404 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131004 um.
#Total wire length on LAYER met2 = 174376 um.
#Total wire length on LAYER met3 = 80352 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26459
# met2             4842
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#Total number of DRC violations = 37
#Total number of violations on LAYER met1 = 37
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:00
#Increased memory = 19.19 (MB)
#Total memory = 4080.99 (MB)
#Peak memory = 4281.20 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	met1          3       34       37
#	Totals        3       34       37
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4107.43 (MB), peak = 4281.20 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418404 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131004 um.
#Total wire length on LAYER met2 = 174376 um.
#Total wire length on LAYER met3 = 80352 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26459
# met2             4842
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#Total number of DRC violations = 37
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 37
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 418404 um.
#Total half perimeter of net bounding box = 316179 um.
#Total wire length on LAYER met1 = 131004 um.
#Total wire length on LAYER met2 = 174376 um.
#Total wire length on LAYER met3 = 80352 um.
#Total wire length on LAYER met4 = 30418 um.
#Total wire length on LAYER met5 = 2253 um.
#Total number of vias = 32437
#Up-Via Summary (total 32437):
#           
#-----------------------
# met1            26459
# met2             4842
# met3             1065
# met4               71
#-----------------------
#                 32437 
#
#Total number of DRC violations = 37
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 37
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 50.40 (MB)
#Total memory = 4112.20 (MB)
#Peak memory = 4281.20 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = -123.59 (MB)
#Total memory = 3919.39 (MB)
#Peak memory = 4281.20 (MB)
#Number of warnings = 24
#Total number of warnings = 603
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 17 20:22:32 2024
#
*** EcoRoute #1 [finish] (optDesign #10) : cpu/real = 0:00:08.0/0:00:04.5 (1.8), totSession cpu/real = 0:35:44.2/4:14:50.9 (0.1), mem = 5490.4M
**optDesign ... cpu = 0:00:34, real = 0:00:23, mem = 3898.5M, totSessionCpu=0:35:44 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #61 PostEcoSummary
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15080)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Dec 17 20:22:33 2024
#
# met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3916.64 (MB), peak = 4281.20 (MB)
#Start routing data preparation on Tue Dec 17 20:22:33 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.950.
#Voltage range [0.000 - 1.950] has 14744 nets.
#Voltage range [1.600 - 1.950] has 106 nets.
#Voltage range [0.000 - 0.000] has 230 nets.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3922.65 (MB), peak = 4281.20 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
#(i=6, n=5 1000)
#Layer met5 does not exist in nanoroute.
#li1 -> met1 (1)
#met1 -> met2 (2)
#met2 -> met3 (3)
#met3 -> met4 (4)
#met4 -> met5 (5)
#SADV-On
# Corner(s) : 
#RC_CORNER [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 30.000000
#SADV-Off
#
#layer[1] tech width 140 != ict width 170.0
#
#layer[1] tech spc 140 != ict spc 170.0
#
#layer[3] tech width 300 != ict width 140.0
#
#layer[3] tech spc 300 != ict spc 140.0
#
#layer[5] tech width 1600 != ict width 300.0
#
#layer[5] tech spc 1600 != ict spc 300.0
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
#found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3924.95 (MB), peak = 4281.20 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3924.95 (MB)
#Peak memory = 4281.20 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
#Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
#Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
#Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
#Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
#Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
#Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:02 .
#   Increased memory =   266.19 (MB), total memory =  4191.23 (MB), peak memory =  4281.20 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3935.82 (MB), peak = 4281.20 (MB)
#RC Statistics: 49038 Res, 27018 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5032.66 (24238), Avg L-Edge Length: 10339.62 (14444)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64012 nodes, 51661 edges, and 0 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3931.57 (MB), peak = 4281.20 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5590.957M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d specified
Cell fpga_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 5590.957M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 8.94 (MB)
#Total memory = 3931.59 (MB)
#Peak memory = 4281.20 (MB)
#
#411 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(29549193)
#Calculate SNet Signature in MT (79686590)
#Run time and memory report for RC extraction:
#RC extraction running on  3.79GHz 512KB Cache 24CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.59/8, scale score = 0.20.
#    Increased memory =     0.02 (MB), total memory =  3904.81 (MB), peak memory =  4281.20 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3904.79 (MB), peak memory =  4281.20 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.58/8, scale score = 0.82.
#    Increased memory =     0.09 (MB), total memory =  3904.79 (MB), peak memory =  4281.20 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3904.70 (MB), peak memory =  4281.20 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.42/8, scale score = 0.68.
#    Increased memory =     0.09 (MB), total memory =  3904.79 (MB), peak memory =  4281.20 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.96/8, scale score = 0.50.
#    Increased memory =     0.13 (MB), total memory =  3904.70 (MB), peak memory =  4281.20 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5628.29)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 14095
End delay calculation. (MEM=6048.5 CPU=0:00:02.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6048.5 CPU=0:00:03.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:35:57 mem=6048.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:28, mem = 4097.9M, totSessionCpu=0:35:57 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #62 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #63 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:47, real = 0:00:28, mem = 4093.6M, totSessionCpu=0:35:57 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:30, mem = 4101.0M, totSessionCpu=0:35:58 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 426.70MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** optDesign #10 [finish] : cpu/real = 0:00:48.1/0:00:35.5 (1.4), totSession cpu/real = 0:35:58.7/4:15:03.4 (0.1), mem = 5650.6M
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
<CMD> uiSetTool select
<CMD> zoomBox 687.46700 529.20500 688.96600 530.54700
<CMD> zoomBox 687.35400 529.08200 689.11800 530.66100
<CMD> zoomBox 687.22200 528.93700 689.29700 530.79500
<CMD> zoomBox 686.41400 528.05100 690.39100 531.61100
<CMD> zoomBox 685.76500 527.33700 691.27100 532.26600
<CMD> zoomBox 684.29500 525.72100 693.26200 533.74800
<CMD> zoomBox 683.01900 524.14700 695.43200 535.25900
<CMD> zoomBox 683.34200 525.00700 693.89300 534.45200
<CMD> zoomBox 683.61600 525.73700 692.58500 533.76600
<CMD> zoomBox 684.04700 526.88200 690.52800 532.68400
<CMD> zoomBox 684.35900 527.71100 689.04100 531.90200
<CMD> deselectAll
<CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
<CMD> deselectAll
<CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
<CMD> zoomBox 683.30300 527.08500 689.78300 532.88600
<CMD> zoomBox 682.63100 526.68700 690.25500 533.51200
<CMD> zoomBox 681.84100 526.21900 690.81000 534.24800
<CMD> zoomBox 682.36800 526.69600 689.99200 533.52100
<CMD> zoomBox 682.81600 527.10100 689.29700 532.90300
<CMD> zoomBox 683.19700 527.44700 688.70600 532.37900
<CMD> deselectAll
<CMD> selectWire 683.8500 529.8100 693.0400 529.9500 1 {prog_clk[0]}
<CMD> zoomBox 682.82500 527.02400 689.30700 532.82700
<CMD> zoomBox 682.38800 526.52700 690.01400 533.35400
<CMD> zoomBox 680.55900 524.44400 692.97700 535.56100
<CMD> zoomBox 677.58100 521.05200 697.80200 539.15400
<CMD> zoomBox 679.72200 523.49100 694.33200 536.57000
<CMD> zoomBox 680.55800 524.44300 692.97700 535.56100
<CMD> zoomBox 682.38700 526.52600 690.01400 533.35400
<CMD> zoomBox 683.19500 527.44500 688.70600 532.37900
<CMD> zoomBox 681.50100 526.87900 689.13000 533.70900
<CMD> zoomBox 680.42400 526.52000 689.40100 534.55600
<CMD> zoomBox 675.91400 525.01600 690.53300 538.10300
<CMD> zoomBox 668.58100 522.54200 692.38800 543.85400
<CMD> zoomBox 665.22800 521.41100 693.23600 546.48400
<CMD> zoomBox 661.28200 520.08100 694.23300 549.57900
<CMD> zoomBox 669.58700 522.59800 689.82400 540.71400
<CMD> zoomBox 674.68900 524.14300 687.11700 535.26900
<CMD> zoomBox 673.31800 523.61200 687.94000 536.70200
<CMD> zoomBox 671.70500 522.98800 688.90800 538.38800
<CMD> zoomBox 661.86000 519.17500 694.81800 548.67900
<CMD> zoomBox 648.92100 514.16500 702.58700 562.20800
<CMD> zoomBox 643.00200 511.87300 706.14000 568.39500
<CMD> zoomBox 636.04000 509.17800 710.32000 575.67400
<CMD> zoomBox 627.86600 505.92100 715.25500 584.15300
<CMD> zoomBox 618.25000 502.09000 721.06100 594.12800
<CMD> zoomBox 593.62700 492.28100 735.92700 619.67000
<CMD> zoomBox 577.96900 486.04400 745.38100 635.91300
<CMD> zoomBox 559.54700 478.55200 756.50300 654.87000
<CMD> zoomBox 537.87400 469.73900 769.58700 677.17200
<CMD> zoomBox 447.08900 432.82300 824.39600 770.59300
<CMD> zoomBox 299.26200 372.40400 913.64400 922.40700
<CMD> zoomBox 58.55100 274.02100 1058.96900 1169.60900
<CMD> zoomBox -181.04300 176.09500 1203.62000 1415.66400
<CMD> zoomBox 13.49000 236.01300 1190.45400 1289.64700
<CMD> zoomBox 178.84300 286.94400 1179.26300 1182.53300
<CMD> zoomBox 319.39400 330.23500 1169.75100 1091.48600
<CMD> zoomBox 438.86100 367.03200 1161.66500 1014.09600
<CMD> zoomBox 344.80400 336.01000 1195.16200 1097.26200
<CMD> zoomBox -49.18900 206.06100 1335.47900 1445.63400
<CMD> zoomBox -441.35300 76.71500 1475.14400 1792.38900
<CMD> zoomBox -984.14000 -102.30900 1668.45200 2272.32700
<CMD> deselectAll
<CMD> fit

*** Memory Usage v#1 (Current mem = 5644.676M, initial mem = 635.109M) ***
*** Message Summary: 2723 warning(s), 97 error(s)

--- Ending "Innovus" (totcpu=0:37:02, real=4:26:20, mem=5644.7M) ---
