<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Champsim-map: inc/dram_controller.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Champsim-map
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dram_controller.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dram__controller_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef DRAM_H</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define DRAM_H</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160; </div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;array&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &lt;cmath&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="champsim__constants_8h.html">champsim_constants.h</a>&quot;</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="memory__class_8h.html">memory_class.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="operable_8h.html">operable.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="util_8h.html">util.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// these values control when to send out a burst of writes</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="dram__controller_8h.html#a8fea2266cc8f2917d2c84e9ca2f2d0dd">   14</a></span>&#160;constexpr std::size_t <a class="code" href="dram__controller_8h.html#a8fea2266cc8f2917d2c84e9ca2f2d0dd">DRAM_WRITE_HIGH_WM</a> = ((<a class="code" href="champsim__constants_8h.html#ad2fc6120efa8f4ef57903e88c18efbd3">DRAM_WQ_SIZE</a> * 7) &gt;&gt; 3);         <span class="comment">// 7/8th</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="dram__controller_8h.html#ad2fbb18704ed59577e0b567683fb294b">   15</a></span>&#160;constexpr std::size_t <a class="code" href="dram__controller_8h.html#ad2fbb18704ed59577e0b567683fb294b">DRAM_WRITE_LOW_WM</a> = ((<a class="code" href="champsim__constants_8h.html#ad2fc6120efa8f4ef57903e88c18efbd3">DRAM_WQ_SIZE</a> * 6) &gt;&gt; 3);          <span class="comment">// 6/8th</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="dram__controller_8h.html#a19aaf08b61d29de03ef0e9fb1c6f3ddd">   16</a></span>&#160;constexpr std::size_t <a class="code" href="dram__controller_8h.html#a19aaf08b61d29de03ef0e9fb1c6f3ddd">MIN_DRAM_WRITES_PER_SWITCH</a> = ((<a class="code" href="champsim__constants_8h.html#ad2fc6120efa8f4ef57903e88c18efbd3">DRAM_WQ_SIZE</a> * 1) &gt;&gt; 2); <span class="comment">// 1/4</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="namespacedetail.html">   18</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacedetail.html">detail</a></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;{</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// https://stackoverflow.com/a/31962570</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="namespacedetail.html#a9454e017825f39e50c67a93fe6ea4cd7">   21</a></span>&#160;constexpr int32_t <a class="code" href="namespacedetail.html#a9454e017825f39e50c67a93fe6ea4cd7">ceil</a>(<span class="keywordtype">float</span> num)</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;{</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">static_cast&lt;</span><span class="keywordtype">float</span><span class="keyword">&gt;</span>(<span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(num)) == num) ? <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(num) : <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(num) + ((num &gt; 0) ? 1 : 0);</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;}</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;} <span class="comment">// namespace detail</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structBANK__REQUEST.html">   27</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structBANK__REQUEST.html">BANK_REQUEST</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structBANK__REQUEST.html#a88fb10ca5847a8a6ec38e05a7641a203">   28</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structBANK__REQUEST.html#a88fb10ca5847a8a6ec38e05a7641a203">valid</a> = <span class="keyword">false</span>, <a class="code" href="structBANK__REQUEST.html#a8b2b4b1af6b8fe297566010548876b28">row_buffer_hit</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structBANK__REQUEST.html#abd2862ac77886ce366e1761181e9c340">   30</a></span>&#160;  std::size_t <a class="code" href="structBANK__REQUEST.html#abd2862ac77886ce366e1761181e9c340">open_row</a> = std::numeric_limits&lt;uint32_t&gt;::max();</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structBANK__REQUEST.html#a44e9cce8f9f4bc9201c653367bb1cf10">   32</a></span>&#160;  uint64_t <a class="code" href="structBANK__REQUEST.html#a44e9cce8f9f4bc9201c653367bb1cf10">event_cycle</a> = 0;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structBANK__REQUEST.html#a45055e2a6e42a97099ab6d823ec83530">   34</a></span>&#160;  std::vector&lt;PACKET&gt;::iterator <a class="code" href="structBANK__REQUEST.html#a45055e2a6e42a97099ab6d823ec83530">pkt</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;};</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html">   37</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDRAM__CHANNEL.html">DRAM_CHANNEL</a> {</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a032ce0b4074449778afdbfad30c85173">   38</a></span>&#160;  std::vector&lt;PACKET&gt; <a class="code" href="structDRAM__CHANNEL.html#a032ce0b4074449778afdbfad30c85173">WQ</a>{<a class="code" href="champsim__constants_8h.html#ad2fc6120efa8f4ef57903e88c18efbd3">DRAM_WQ_SIZE</a>};</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a85872ce66c19bac017cc232751bdbac2">   39</a></span>&#160;  std::vector&lt;PACKET&gt; <a class="code" href="structDRAM__CHANNEL.html#a85872ce66c19bac017cc232751bdbac2">RQ</a>{<a class="code" href="champsim__constants_8h.html#ad3ef3f6927c6b30ef8c2ba89cddfbec6">DRAM_RQ_SIZE</a>};</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#ae4735382c05c76c4b15b86cdf2b3d123">   41</a></span>&#160;  std::array&lt;BANK_REQUEST, DRAM_RANKS* DRAM_BANKS&gt; <a class="code" href="structDRAM__CHANNEL.html#ae4735382c05c76c4b15b86cdf2b3d123">bank_request</a> = {};</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a33cbb2f8fa7ed795904c62a46e9c14df">   42</a></span>&#160;  std::array&lt;BANK_REQUEST, DRAM_RANKS* DRAM_BANKS&gt;::iterator <a class="code" href="structDRAM__CHANNEL.html#a33cbb2f8fa7ed795904c62a46e9c14df">active_request</a> = std::end(<a class="code" href="structDRAM__CHANNEL.html#ae4735382c05c76c4b15b86cdf2b3d123">bank_request</a>);</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#ab8e3663c30336ef14f6c5b5ebfe34f6b">   44</a></span>&#160;  uint64_t <a class="code" href="structDRAM__CHANNEL.html#a3fbffc59ee1a1dc0b6c9d736a07b26cf">dbus_cycle_available</a> = 0, <a class="code" href="structDRAM__CHANNEL.html#ab8e3663c30336ef14f6c5b5ebfe34f6b">dbus_cycle_congested</a> = 0, <a class="code" href="structDRAM__CHANNEL.html#a4306c93b40eb8c54043ff16c7a838901">dbus_count_congested</a> = 0;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#afa9535ac94eaaff7c9ca410f08649fbb">   46</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structDRAM__CHANNEL.html#afa9535ac94eaaff7c9ca410f08649fbb">write_mode</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a9857eb71b24c8b0eae5379d9efd50791">   48</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structDRAM__CHANNEL.html#ad06f8b53c3703002a70e6c777566cb63">WQ_ROW_BUFFER_HIT</a> = 0, <a class="code" href="structDRAM__CHANNEL.html#a9857eb71b24c8b0eae5379d9efd50791">WQ_ROW_BUFFER_MISS</a> = 0, <a class="code" href="structDRAM__CHANNEL.html#ac73919eb714d520614d3797d13fec27d">RQ_ROW_BUFFER_HIT</a> = 0, <a class="code" href="structDRAM__CHANNEL.html#ac205d73e17fe65a0de517fc3f9004864">RQ_ROW_BUFFER_MISS</a> = 0, <a class="code" href="structDRAM__CHANNEL.html#a12bcdc6272ac5d95b69230501ef10cbe">WQ_FULL</a> = 0;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;};</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html">   51</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMEMORY__CONTROLLER.html">MEMORY_CONTROLLER</a> : <span class="keyword">public</span> <a class="code" href="classchampsim_1_1operable.html">champsim::operable</a>, <span class="keyword">public</span> <a class="code" href="classMemoryRequestConsumer.html">MemoryRequestConsumer</a></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">// DRAM_IO_FREQ defined in champsim_constants.h</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#aa5407d75476b7758e1efdcb5869e8828">   55</a></span>&#160;  <span class="keyword">const</span> <span class="keyword">static</span> uint64_t <a class="code" href="classMEMORY__CONTROLLER.html#aa5407d75476b7758e1efdcb5869e8828">tRP</a> = <a class="code" href="namespacedetail.html#a9454e017825f39e50c67a93fe6ea4cd7">detail::ceil</a>(1.0 * <a class="code" href="champsim__constants_8h.html#a0a7af7f4bc584902756c51c2eca24ab5">tRP_DRAM_NANOSECONDS</a> * <a class="code" href="champsim__constants_8h.html#a100bd04b6cdc499458e359b64543037d">DRAM_IO_FREQ</a> / 1000);</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a065e8e2f9312e84bb6d7e43d0897ab7a">   56</a></span>&#160;  <span class="keyword">const</span> <span class="keyword">static</span> uint64_t <a class="code" href="classMEMORY__CONTROLLER.html#a065e8e2f9312e84bb6d7e43d0897ab7a">tRCD</a> = <a class="code" href="namespacedetail.html#a9454e017825f39e50c67a93fe6ea4cd7">detail::ceil</a>(1.0 * <a class="code" href="champsim__constants_8h.html#a4c27ac5b3c2bbc7fb0b6dac3aaf7ed79">tRCD_DRAM_NANOSECONDS</a> * <a class="code" href="champsim__constants_8h.html#a100bd04b6cdc499458e359b64543037d">DRAM_IO_FREQ</a> / 1000);</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a3de6be61df6326fef91e62046be94914">   57</a></span>&#160;  <span class="keyword">const</span> <span class="keyword">static</span> uint64_t <a class="code" href="classMEMORY__CONTROLLER.html#a3de6be61df6326fef91e62046be94914">tCAS</a> = <a class="code" href="namespacedetail.html#a9454e017825f39e50c67a93fe6ea4cd7">detail::ceil</a>(1.0 * <a class="code" href="champsim__constants_8h.html#a9bc7c94aedec9f0045e26225f680a076">tCAS_DRAM_NANOSECONDS</a> * <a class="code" href="champsim__constants_8h.html#a100bd04b6cdc499458e359b64543037d">DRAM_IO_FREQ</a> / 1000);</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a80d4d3398bcc387fc315cc24b09e9fd8">   58</a></span>&#160;  <span class="keyword">const</span> <span class="keyword">static</span> uint64_t <a class="code" href="classMEMORY__CONTROLLER.html#a80d4d3398bcc387fc315cc24b09e9fd8">DRAM_DBUS_TURN_AROUND_TIME</a> = <a class="code" href="namespacedetail.html#a9454e017825f39e50c67a93fe6ea4cd7">detail::ceil</a>(1.0 * <a class="code" href="champsim__constants_8h.html#ad340db58aca51a080416b40f2b0942c2">DBUS_TURN_AROUND_NANOSECONDS</a> * <a class="code" href="champsim__constants_8h.html#a100bd04b6cdc499458e359b64543037d">DRAM_IO_FREQ</a> / 1000);</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a59af84462837d52f109f11f953a33950">   59</a></span>&#160;  <span class="keyword">const</span> <span class="keyword">static</span> uint64_t <a class="code" href="classMEMORY__CONTROLLER.html#a59af84462837d52f109f11f953a33950">DRAM_DBUS_RETURN_TIME</a> = <a class="code" href="namespacedetail.html#a9454e017825f39e50c67a93fe6ea4cd7">detail::ceil</a>(1.0 * <a class="code" href="champsim__constants_8h.html#ad51ded0bbd705f02f73fc60c0b721ced">BLOCK_SIZE</a> / <a class="code" href="champsim__constants_8h.html#ab5f50d0fbfd22b9e7056c72689fd4844">DRAM_CHANNEL_WIDTH</a>);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a5e3c2229a8b5a258b58f455601a7602e">   61</a></span>&#160;  std::array&lt;DRAM_CHANNEL, DRAM_CHANNELS&gt; <a class="code" href="classMEMORY__CONTROLLER.html#a5e3c2229a8b5a258b58f455601a7602e">channels</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a9155ba2748d8c102f0d7a41ee59bcec4">   63</a></span>&#160;  <a class="code" href="classMEMORY__CONTROLLER.html#a9155ba2748d8c102f0d7a41ee59bcec4">MEMORY_CONTROLLER</a>(<span class="keywordtype">double</span> freq_scale) : <a class="code" href="namespacechampsim.html">champsim</a>::<a class="code" href="classchampsim_1_1operable.html#aae28abe79c0122d7eda58039f2235786">operable</a>(freq_scale), <a class="code" href="classMemoryRequestConsumer.html">MemoryRequestConsumer</a>(std::numeric_limits&lt;unsigned&gt;::max()) {}</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classMEMORY__CONTROLLER.html#a2706f6755d4ededc12ac6e72f8155821">add_rq</a>(<a class="code" href="classPACKET.html">PACKET</a>* packet) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classMEMORY__CONTROLLER.html#a777b7bc61dcbec23fdde5b6c06ed49dc">add_wq</a>(<a class="code" href="classPACKET.html">PACKET</a>* packet) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classMEMORY__CONTROLLER.html#a821681d21c4e9efc8c0980fe4a1ac6ed">add_pq</a>(<a class="code" href="classPACKET.html">PACKET</a>* packet) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classMEMORY__CONTROLLER.html#afe96384cc0b0ca0604e09593fa109213">operate</a>() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#a493a889c57e872d3f3af97de6eeabfc5">get_occupancy</a>(uint8_t queue_type, uint64_t address) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#a2dc7e699fa828c39b3d99eda8803740f">get_size</a>(uint8_t queue_type, uint64_t address) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#a8be6a032392352cebbfad7f13de547f3">dram_get_channel</a>(uint64_t address);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#a328c9b59f568b231a8d19c2202945780">dram_get_rank</a>(uint64_t address);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#a989b8b579d9bf6d09c9c8e4121802168">dram_get_bank</a>(uint64_t address);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#afdbd1761877336aa4d10ca5bd6fe4420">dram_get_row</a>(uint64_t address);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#ae40d9cbe416cd01fa5a67e5ce9813513">dram_get_column</a>(uint64_t address);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;};</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_afdbd1761877336aa4d10ca5bd6fe4420"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#afdbd1761877336aa4d10ca5bd6fe4420">MEMORY_CONTROLLER::dram_get_row</a></div><div class="ttdeci">uint32_t dram_get_row(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:217</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a989b8b579d9bf6d09c9c8e4121802168"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a989b8b579d9bf6d09c9c8e4121802168">MEMORY_CONTROLLER::dram_get_bank</a></div><div class="ttdeci">uint32_t dram_get_bank(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:199</div></div>
<div class="ttc" id="achampsim__constants_8h_html_ad2fc6120efa8f4ef57903e88c18efbd3"><div class="ttname"><a href="champsim__constants_8h.html#ad2fc6120efa8f4ef57903e88c18efbd3">DRAM_WQ_SIZE</a></div><div class="ttdeci">#define DRAM_WQ_SIZE</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:24</div></div>
<div class="ttc" id="anamespacedetail_html_a9454e017825f39e50c67a93fe6ea4cd7"><div class="ttname"><a href="namespacedetail.html#a9454e017825f39e50c67a93fe6ea4cd7">detail::ceil</a></div><div class="ttdeci">constexpr int32_t ceil(float num)</div><div class="ttdef"><b>Definition:</b> dram_controller.h:21</div></div>
<div class="ttc" id="achampsim__constants_8h_html_ad3ef3f6927c6b30ef8c2ba89cddfbec6"><div class="ttname"><a href="champsim__constants_8h.html#ad3ef3f6927c6b30ef8c2ba89cddfbec6">DRAM_RQ_SIZE</a></div><div class="ttdeci">#define DRAM_RQ_SIZE</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:25</div></div>
<div class="ttc" id="amemory__class_8h_html"><div class="ttname"><a href="memory__class_8h.html">memory_class.h</a></div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a8be6a032392352cebbfad7f13de547f3"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a8be6a032392352cebbfad7f13de547f3">MEMORY_CONTROLLER::dram_get_channel</a></div><div class="ttdeci">uint32_t dram_get_channel(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:193</div></div>
<div class="ttc" id="astructBANK__REQUEST_html_a8b2b4b1af6b8fe297566010548876b28"><div class="ttname"><a href="structBANK__REQUEST.html#a8b2b4b1af6b8fe297566010548876b28">BANK_REQUEST::row_buffer_hit</a></div><div class="ttdeci">bool row_buffer_hit</div><div class="ttdef"><b>Definition:</b> dram_controller.h:28</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_afa9535ac94eaaff7c9ca410f08649fbb"><div class="ttname"><a href="structDRAM__CHANNEL.html#afa9535ac94eaaff7c9ca410f08649fbb">DRAM_CHANNEL::write_mode</a></div><div class="ttdeci">bool write_mode</div><div class="ttdef"><b>Definition:</b> dram_controller.h:46</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a2dc7e699fa828c39b3d99eda8803740f"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a2dc7e699fa828c39b3d99eda8803740f">MEMORY_CONTROLLER::get_size</a></div><div class="ttdeci">uint32_t get_size(uint8_t queue_type, uint64_t address) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:236</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a100bd04b6cdc499458e359b64543037d"><div class="ttname"><a href="champsim__constants_8h.html#a100bd04b6cdc499458e359b64543037d">DRAM_IO_FREQ</a></div><div class="ttdeci">#define DRAM_IO_FREQ</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:17</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a328c9b59f568b231a8d19c2202945780"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a328c9b59f568b231a8d19c2202945780">MEMORY_CONTROLLER::dram_get_rank</a></div><div class="ttdeci">uint32_t dram_get_rank(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:211</div></div>
<div class="ttc" id="astructBANK__REQUEST_html"><div class="ttname"><a href="structBANK__REQUEST.html">BANK_REQUEST</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:27</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a777b7bc61dcbec23fdde5b6c06ed49dc"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a777b7bc61dcbec23fdde5b6c06ed49dc">MEMORY_CONTROLLER::add_wq</a></div><div class="ttdeci">int add_wq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:161</div></div>
<div class="ttc" id="anamespacedetail_html"><div class="ttname"><a href="namespacedetail.html">detail</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:18</div></div>
<div class="ttc" id="astructBANK__REQUEST_html_a44e9cce8f9f4bc9201c653367bb1cf10"><div class="ttname"><a href="structBANK__REQUEST.html#a44e9cce8f9f4bc9201c653367bb1cf10">BANK_REQUEST::event_cycle</a></div><div class="ttdeci">uint64_t event_cycle</div><div class="ttdef"><b>Definition:</b> dram_controller.h:32</div></div>
<div class="ttc" id="astructBANK__REQUEST_html_a45055e2a6e42a97099ab6d823ec83530"><div class="ttname"><a href="structBANK__REQUEST.html#a45055e2a6e42a97099ab6d823ec83530">BANK_REQUEST::pkt</a></div><div class="ttdeci">std::vector&lt; PACKET &gt;::iterator pkt</div><div class="ttdef"><b>Definition:</b> dram_controller.h:34</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a33cbb2f8fa7ed795904c62a46e9c14df"><div class="ttname"><a href="structDRAM__CHANNEL.html#a33cbb2f8fa7ed795904c62a46e9c14df">DRAM_CHANNEL::active_request</a></div><div class="ttdeci">std::array&lt; BANK_REQUEST, DRAM_RANKS *DRAM_BANKS &gt;::iterator active_request</div><div class="ttdef"><b>Definition:</b> dram_controller.h:42</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_ab8e3663c30336ef14f6c5b5ebfe34f6b"><div class="ttname"><a href="structDRAM__CHANNEL.html#ab8e3663c30336ef14f6c5b5ebfe34f6b">DRAM_CHANNEL::dbus_cycle_congested</a></div><div class="ttdeci">uint64_t dbus_cycle_congested</div><div class="ttdef"><b>Definition:</b> dram_controller.h:44</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_ac205d73e17fe65a0de517fc3f9004864"><div class="ttname"><a href="structDRAM__CHANNEL.html#ac205d73e17fe65a0de517fc3f9004864">DRAM_CHANNEL::RQ_ROW_BUFFER_MISS</a></div><div class="ttdeci">unsigned RQ_ROW_BUFFER_MISS</div><div class="ttdef"><b>Definition:</b> dram_controller.h:48</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_ad06f8b53c3703002a70e6c777566cb63"><div class="ttname"><a href="structDRAM__CHANNEL.html#ad06f8b53c3703002a70e6c777566cb63">DRAM_CHANNEL::WQ_ROW_BUFFER_HIT</a></div><div class="ttdeci">unsigned WQ_ROW_BUFFER_HIT</div><div class="ttdef"><b>Definition:</b> dram_controller.h:48</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html"><div class="ttname"><a href="classMEMORY__CONTROLLER.html">MEMORY_CONTROLLER</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:51</div></div>
<div class="ttc" id="aoperable_8h_html"><div class="ttname"><a href="operable_8h.html">operable.h</a></div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a3de6be61df6326fef91e62046be94914"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a3de6be61df6326fef91e62046be94914">MEMORY_CONTROLLER::tCAS</a></div><div class="ttdeci">const static uint64_t tCAS</div><div class="ttdef"><b>Definition:</b> dram_controller.h:57</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a59af84462837d52f109f11f953a33950"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a59af84462837d52f109f11f953a33950">MEMORY_CONTROLLER::DRAM_DBUS_RETURN_TIME</a></div><div class="ttdeci">const static uint64_t DRAM_DBUS_RETURN_TIME</div><div class="ttdef"><b>Definition:</b> dram_controller.h:59</div></div>
<div class="ttc" id="adram__controller_8h_html_ad2fbb18704ed59577e0b567683fb294b"><div class="ttname"><a href="dram__controller_8h.html#ad2fbb18704ed59577e0b567683fb294b">DRAM_WRITE_LOW_WM</a></div><div class="ttdeci">constexpr std::size_t DRAM_WRITE_LOW_WM</div><div class="ttdef"><b>Definition:</b> dram_controller.h:15</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html"><div class="ttname"><a href="structDRAM__CHANNEL.html">DRAM_CHANNEL</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:37</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a5e3c2229a8b5a258b58f455601a7602e"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a5e3c2229a8b5a258b58f455601a7602e">MEMORY_CONTROLLER::channels</a></div><div class="ttdeci">std::array&lt; DRAM_CHANNEL, DRAM_CHANNELS &gt; channels</div><div class="ttdef"><b>Definition:</b> dram_controller.h:61</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a493a889c57e872d3f3af97de6eeabfc5"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a493a889c57e872d3f3af97de6eeabfc5">MEMORY_CONTROLLER::get_occupancy</a></div><div class="ttdeci">uint32_t get_occupancy(uint8_t queue_type, uint64_t address) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:223</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a85872ce66c19bac017cc232751bdbac2"><div class="ttname"><a href="structDRAM__CHANNEL.html#a85872ce66c19bac017cc232751bdbac2">DRAM_CHANNEL::RQ</a></div><div class="ttdeci">std::vector&lt; PACKET &gt; RQ</div><div class="ttdef"><b>Definition:</b> dram_controller.h:39</div></div>
<div class="ttc" id="achampsim__constants_8h_html_ab5f50d0fbfd22b9e7056c72689fd4844"><div class="ttname"><a href="champsim__constants_8h.html#ab5f50d0fbfd22b9e7056c72689fd4844">DRAM_CHANNEL_WIDTH</a></div><div class="ttdeci">#define DRAM_CHANNEL_WIDTH</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:23</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_ac73919eb714d520614d3797d13fec27d"><div class="ttname"><a href="structDRAM__CHANNEL.html#ac73919eb714d520614d3797d13fec27d">DRAM_CHANNEL::RQ_ROW_BUFFER_HIT</a></div><div class="ttdeci">unsigned RQ_ROW_BUFFER_HIT</div><div class="ttdef"><b>Definition:</b> dram_controller.h:48</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a9857eb71b24c8b0eae5379d9efd50791"><div class="ttname"><a href="structDRAM__CHANNEL.html#a9857eb71b24c8b0eae5379d9efd50791">DRAM_CHANNEL::WQ_ROW_BUFFER_MISS</a></div><div class="ttdeci">unsigned WQ_ROW_BUFFER_MISS</div><div class="ttdef"><b>Definition:</b> dram_controller.h:48</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a80d4d3398bcc387fc315cc24b09e9fd8"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a80d4d3398bcc387fc315cc24b09e9fd8">MEMORY_CONTROLLER::DRAM_DBUS_TURN_AROUND_TIME</a></div><div class="ttdeci">const static uint64_t DRAM_DBUS_TURN_AROUND_TIME</div><div class="ttdef"><b>Definition:</b> dram_controller.h:58</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a9155ba2748d8c102f0d7a41ee59bcec4"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a9155ba2748d8c102f0d7a41ee59bcec4">MEMORY_CONTROLLER::MEMORY_CONTROLLER</a></div><div class="ttdeci">MEMORY_CONTROLLER(double freq_scale)</div><div class="ttdef"><b>Definition:</b> dram_controller.h:63</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a0a7af7f4bc584902756c51c2eca24ab5"><div class="ttname"><a href="champsim__constants_8h.html#a0a7af7f4bc584902756c51c2eca24ab5">tRP_DRAM_NANOSECONDS</a></div><div class="ttdeci">#define tRP_DRAM_NANOSECONDS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:26</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a032ce0b4074449778afdbfad30c85173"><div class="ttname"><a href="structDRAM__CHANNEL.html#a032ce0b4074449778afdbfad30c85173">DRAM_CHANNEL::WQ</a></div><div class="ttdeci">std::vector&lt; PACKET &gt; WQ</div><div class="ttdef"><b>Definition:</b> dram_controller.h:38</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a3fbffc59ee1a1dc0b6c9d736a07b26cf"><div class="ttname"><a href="structDRAM__CHANNEL.html#a3fbffc59ee1a1dc0b6c9d736a07b26cf">DRAM_CHANNEL::dbus_cycle_available</a></div><div class="ttdeci">uint64_t dbus_cycle_available</div><div class="ttdef"><b>Definition:</b> dram_controller.h:44</div></div>
<div class="ttc" id="anamespacechampsim_html"><div class="ttname"><a href="namespacechampsim.html">champsim</a></div><div class="ttdef"><b>Definition:</b> champsim.h:38</div></div>
<div class="ttc" id="achampsim__constants_8h_html_ad340db58aca51a080416b40f2b0942c2"><div class="ttname"><a href="champsim__constants_8h.html#ad340db58aca51a080416b40f2b0942c2">DBUS_TURN_AROUND_NANOSECONDS</a></div><div class="ttdeci">#define DBUS_TURN_AROUND_NANOSECONDS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:29</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a4c27ac5b3c2bbc7fb0b6dac3aaf7ed79"><div class="ttname"><a href="champsim__constants_8h.html#a4c27ac5b3c2bbc7fb0b6dac3aaf7ed79">tRCD_DRAM_NANOSECONDS</a></div><div class="ttdeci">#define tRCD_DRAM_NANOSECONDS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:27</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_aa5407d75476b7758e1efdcb5869e8828"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#aa5407d75476b7758e1efdcb5869e8828">MEMORY_CONTROLLER::tRP</a></div><div class="ttdeci">const static uint64_t tRP</div><div class="ttdef"><b>Definition:</b> dram_controller.h:55</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a12bcdc6272ac5d95b69230501ef10cbe"><div class="ttname"><a href="structDRAM__CHANNEL.html#a12bcdc6272ac5d95b69230501ef10cbe">DRAM_CHANNEL::WQ_FULL</a></div><div class="ttdeci">unsigned WQ_FULL</div><div class="ttdef"><b>Definition:</b> dram_controller.h:48</div></div>
<div class="ttc" id="astructBANK__REQUEST_html_a88fb10ca5847a8a6ec38e05a7641a203"><div class="ttname"><a href="structBANK__REQUEST.html#a88fb10ca5847a8a6ec38e05a7641a203">BANK_REQUEST::valid</a></div><div class="ttdeci">bool valid</div><div class="ttdef"><b>Definition:</b> dram_controller.h:28</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a821681d21c4e9efc8c0980fe4a1ac6ed"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a821681d21c4e9efc8c0980fe4a1ac6ed">MEMORY_CONTROLLER::add_pq</a></div><div class="ttdeci">int add_pq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:186</div></div>
<div class="ttc" id="adram__controller_8h_html_a8fea2266cc8f2917d2c84e9ca2f2d0dd"><div class="ttname"><a href="dram__controller_8h.html#a8fea2266cc8f2917d2c84e9ca2f2d0dd">DRAM_WRITE_HIGH_WM</a></div><div class="ttdeci">constexpr std::size_t DRAM_WRITE_HIGH_WM</div><div class="ttdef"><b>Definition:</b> dram_controller.h:14</div></div>
<div class="ttc" id="adram__controller_8h_html_a19aaf08b61d29de03ef0e9fb1c6f3ddd"><div class="ttname"><a href="dram__controller_8h.html#a19aaf08b61d29de03ef0e9fb1c6f3ddd">MIN_DRAM_WRITES_PER_SWITCH</a></div><div class="ttdeci">constexpr std::size_t MIN_DRAM_WRITES_PER_SWITCH</div><div class="ttdef"><b>Definition:</b> dram_controller.h:16</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a4306c93b40eb8c54043ff16c7a838901"><div class="ttname"><a href="structDRAM__CHANNEL.html#a4306c93b40eb8c54043ff16c7a838901">DRAM_CHANNEL::dbus_count_congested</a></div><div class="ttdeci">uint64_t dbus_count_congested</div><div class="ttdef"><b>Definition:</b> dram_controller.h:44</div></div>
<div class="ttc" id="achampsim__constants_8h_html"><div class="ttname"><a href="champsim__constants_8h.html">champsim_constants.h</a></div></div>
<div class="ttc" id="aclasschampsim_1_1operable_html"><div class="ttname"><a href="classchampsim_1_1operable.html">champsim::operable</a></div><div class="ttdef"><b>Definition:</b> operable.h:9</div></div>
<div class="ttc" id="achampsim__constants_8h_html_ad51ded0bbd705f02f73fc60c0b721ced"><div class="ttname"><a href="champsim__constants_8h.html#ad51ded0bbd705f02f73fc60c0b721ced">BLOCK_SIZE</a></div><div class="ttdeci">#define BLOCK_SIZE</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:9</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a9bc7c94aedec9f0045e26225f680a076"><div class="ttname"><a href="champsim__constants_8h.html#a9bc7c94aedec9f0045e26225f680a076">tCAS_DRAM_NANOSECONDS</a></div><div class="ttdeci">#define tCAS_DRAM_NANOSECONDS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:28</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a065e8e2f9312e84bb6d7e43d0897ab7a"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a065e8e2f9312e84bb6d7e43d0897ab7a">MEMORY_CONTROLLER::tRCD</a></div><div class="ttdeci">const static uint64_t tRCD</div><div class="ttdef"><b>Definition:</b> dram_controller.h:56</div></div>
<div class="ttc" id="autil_8h_html"><div class="ttname"><a href="util_8h.html">util.h</a></div></div>
<div class="ttc" id="aclasschampsim_1_1operable_html_aae28abe79c0122d7eda58039f2235786"><div class="ttname"><a href="classchampsim_1_1operable.html#aae28abe79c0122d7eda58039f2235786">champsim::operable::operable</a></div><div class="ttdeci">operable(double scale)</div><div class="ttdef"><b>Definition:</b> operable.h:17</div></div>
<div class="ttc" id="astructBANK__REQUEST_html_abd2862ac77886ce366e1761181e9c340"><div class="ttname"><a href="structBANK__REQUEST.html#abd2862ac77886ce366e1761181e9c340">BANK_REQUEST::open_row</a></div><div class="ttdeci">std::size_t open_row</div><div class="ttdef"><b>Definition:</b> dram_controller.h:30</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_ae40d9cbe416cd01fa5a67e5ce9813513"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#ae40d9cbe416cd01fa5a67e5ce9813513">MEMORY_CONTROLLER::dram_get_column</a></div><div class="ttdeci">uint32_t dram_get_column(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:205</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a2706f6755d4ededc12ac6e72f8155821"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a2706f6755d4ededc12ac6e72f8155821">MEMORY_CONTROLLER::add_rq</a></div><div class="ttdeci">int add_rq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:117</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_ae4735382c05c76c4b15b86cdf2b3d123"><div class="ttname"><a href="structDRAM__CHANNEL.html#ae4735382c05c76c4b15b86cdf2b3d123">DRAM_CHANNEL::bank_request</a></div><div class="ttdeci">std::array&lt; BANK_REQUEST, DRAM_RANKS *DRAM_BANKS &gt; bank_request</div><div class="ttdef"><b>Definition:</b> dram_controller.h:41</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_afe96384cc0b0ca0604e09593fa109213"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#afe96384cc0b0ca0604e09593fa109213">MEMORY_CONTROLLER::operate</a></div><div class="ttdeci">void operate() override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:17</div></div>
<div class="ttc" id="aclassPACKET_html"><div class="ttname"><a href="classPACKET.html">PACKET</a></div><div class="ttdef"><b>Definition:</b> block.h:15</div></div>
<div class="ttc" id="aclassMemoryRequestConsumer_html"><div class="ttname"><a href="classMemoryRequestConsumer.html">MemoryRequestConsumer</a></div><div class="ttdef"><b>Definition:</b> memory_class.h:28</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
