// Seed: 234974668
module module_0 (
    input tri id_0,
    input tri id_1
);
  parameter id_3 = 1;
  assign module_2.id_4 = 0;
  wire  id_4;
  logic id_5;
  always_latch @(negedge "");
  assign id_4 = | -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd13
) (
    input  uwire _id_0,
    input  wire  id_1,
    output uwire id_2,
    output tri   id_3,
    input  tri   id_4
);
  wire [id_0 : -1] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    output tri0 id_1,
    output tri id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wand id_6,
    output supply0 id_7,
    output wand id_8
);
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire [-1 : -1] id_10;
  assign id_7 = id_10;
  assign id_2 = id_5 && -1 && id_10;
endmodule
