{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748455448768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748455448768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 15:04:08 2025 " "Processing started: Wed May 28 15:04:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748455448768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748455448768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab12_3 -c Lab12_3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab12_3 -c Lab12_3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748455448768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1748455449217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1748455449217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upcount-Behavior " "Found design unit 1: upcount-Behavior" {  } { { "upcount.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_3/upcount.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748455459876 ""} { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_3/upcount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748455459876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748455459876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wardrobe.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wardrobe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wardrobe " "Found design unit 1: wardrobe" {  } { { "wardrobe.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_3/wardrobe.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748455459876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748455459876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab12_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab12_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab12_3-contador " "Found design unit 1: Lab12_3-contador" {  } { { "Lab12_3.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_3/Lab12_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748455459876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab12_3 " "Found entity 1: Lab12_3" {  } { { "Lab12_3.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_3/Lab12_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748455459876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748455459876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab12_3 " "Elaborating entity \"Lab12_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1748455459928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:calling " "Elaborating entity \"upcount\" for hierarchy \"upcount:calling\"" {  } { { "Lab12_3.vhd" "calling" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_3/Lab12_3.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748455459930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748455460096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 15:04:20 2025 " "Processing ended: Wed May 28 15:04:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748455460096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748455460096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748455460096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748455460096 ""}
