<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: lib/Conversion/ExportVerilog/ExportVerilogInternals.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_6cce4ad78de14f95ed50a18344002879.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ExportVerilogInternals.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="HWOps_8h_source.html">circt/Dialect/HW/HWOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWSymCache_8h_source.html">circt/Dialect/HW/HWSymCache.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SVOps_8h_source.html">circt/Dialect/SV/SVOps.h</a>&quot;</code><br />
<code>#include &quot;llvm/ADT/MapVector.h&quot;</code><br />
<code>#include &quot;llvm/ADT/SmallPtrSet.h&quot;</code><br />
<code>#include &lt;atomic&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ExportVerilogInternals.h:</div>
<div class="dyncontent">
<div class="center"><img src="ExportVerilogInternals_8h__incl.png" border="0" usemap="#lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8h" alt=""/></div>
<map name="lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8h" id="lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8h">
<area shape="rect" title=" " alt="" coords="2745,5,2952,47"/>
<area shape="rect" href="HWOps_8h.html" title=" " alt="" coords="2652,95,2843,121"/>
<area shape="rect" href="HWSymCache_8h.html" title=" " alt="" coords="963,95,1198,121"/>
<area shape="rect" href="SVOps_8h.html" title=" " alt="" coords="1753,95,1931,121"/>
<area shape="rect" title=" " alt="" coords="2867,95,3033,121"/>
<area shape="rect" title=" " alt="" coords="3057,95,3232,121"/>
<area shape="rect" title=" " alt="" coords="3257,95,3323,121"/>
<area shape="rect" href="HWDialect_8h.html" title=" " alt="" coords="2740,341,2952,367"/>
<area shape="rect" href="HWOpInterfaces_8h.html" title=" " alt="" coords="2543,177,2792,203"/>
<area shape="rect" title=" " alt="" coords="2144,259,2308,285"/>
<area shape="rect" href="HWTypes_8h.html" title=" " alt="" coords="1917,259,2119,285"/>
<area shape="rect" title=" " alt="" coords="2568,341,2716,367"/>
<area shape="rect" title=" " alt="" coords="2867,177,3068,203"/>
<area shape="rect" title=" " alt="" coords="2005,177,2207,203"/>
<area shape="rect" title=" " alt="" coords="3093,177,3306,203"/>
<area shape="rect" title=" " alt="" coords="3331,169,3529,211"/>
<area shape="rect" title=" " alt="" coords="2231,169,2418,211"/>
<area shape="rect" title=" " alt="" coords="3553,177,3731,203"/>
<area shape="rect" title=" " alt="" coords="3755,177,3943,203"/>
<area shape="rect" href="LLVM_8h.html" title=" " alt="" coords="1963,430,2118,457"/>
<area shape="rect" title=" " alt="" coords="1110,430,1297,457"/>
<area shape="rect" title=" " alt="" coords="1812,430,1939,457"/>
<area shape="rect" title=" " alt="" coords="2858,430,3093,457"/>
<area shape="rect" title=" " alt="" coords="2600,430,2833,457"/>
<area shape="rect" title=" " alt="" coords="1863,512,2015,539"/>
<area shape="rect" title=" " alt="" coords="2039,512,2245,539"/>
<area shape="rect" title=" " alt="" coords="2629,259,2791,285"/>
<area shape="rect" title=" " alt="" coords="2333,259,2605,285"/>
<area shape="rect" title=" " alt="" coords="1989,341,2149,367"/>
<area shape="rect" title=" " alt="" coords="2173,341,2292,367"/>
<area shape="rect" title=" " alt="" coords="2317,341,2543,367"/>
<area shape="rect" href="HWAttributes_8h.html" title=" " alt="" coords="237,177,466,203"/>
<area shape="rect" title=" " alt="" coords="615,177,786,203"/>
<area shape="rect" title=" " alt="" coords="333,259,479,285"/>
<area shape="rect" title=" " alt="" coords="5,259,257,285"/>
<area shape="rect" href="SVAttributes_8h.html" title=" " alt="" coords="811,177,1028,203"/>
<area shape="rect" href="SVDialect_8h.html" title=" " alt="" coords="1641,259,1841,285"/>
<area shape="rect" href="SVTypes_8h.html" title=" " alt="" coords="1232,177,1423,203"/>
<area shape="rect" title=" " alt="" coords="1549,169,1730,211"/>
<area shape="rect" title=" " alt="" coords="1755,177,1929,203"/>
<area shape="rect" title=" " alt="" coords="554,259,775,285"/>
<area shape="rect" title=" " alt="" coords="799,259,1039,285"/>
<area shape="rect" title=" " alt="" coords="1064,259,1287,285"/>
<area shape="rect" href="CombDialect_8h.html" title=" " alt="" coords="1669,333,1812,375"/>
<area shape="rect" title=" " alt="" coords="1241,341,1398,367"/>
<area shape="rect" title=" " alt="" coords="1423,341,1645,367"/>
<area shape="rect" title=" " alt="" coords="1643,423,1788,464"/>
<area shape="rect" title=" " alt="" coords="1476,423,1619,464"/>
<area shape="rect" title=" " alt="" coords="1311,259,1525,285"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="ExportVerilogInternals_8h__dep__incl.png" border="0" usemap="#lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8hdep" alt=""/></div>
<map name="lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8hdep" id="lib_2Conversion_2ExportVerilog_2ExportVerilogInternals_8hdep">
<area shape="rect" title=" " alt="" coords="236,5,443,47"/>
<area shape="rect" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html" title=" " alt="" coords="5,95,212,136"/>
<area shape="rect" href="LegalizeNames_8cpp.html" title=" " alt="" coords="236,95,443,136"/>
<area shape="rect" href="PrepareForEmission_8cpp.html" title=" " alt="" coords="467,95,673,136"/>
</map>
</div>
</div>
<p><a href="ExportVerilogInternals_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">circt::ExportVerilog::GlobalNameTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class keeps track of global names at the module/interface level.  <a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">circt::ExportVerilog::NameCollisionResolver</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html">circt::ExportVerilog::FieldNameResolver</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html">circt::ExportVerilog::OpFileInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information to control the emission of a single operation into a file.  <a href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">circt::ExportVerilog::FileInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information to control the emission of a list of operations into a file.  <a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">circt::ExportVerilog::StringOrOpToEmit</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class wraps an operation or a fixed string that should be emitted.  <a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">circt::ExportVerilog::SharedEmitterState</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class tracks the top-level state for the emitters, which is built and then shared across all per-file emissions that happen in parallel.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacecirct"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct.html">circt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacecirct_1_1ExportVerilog"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html">circt::ExportVerilog</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae11c4f29e10c1cb0f360adb512ff9ea2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">circt::ExportVerilog::isSimpleReadOrPort</a> (Value v)</td></tr>
<tr class="memdesc:ae11c4f29e10c1cb0f360adb512ff9ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the value is from read of a wire or reg or is a port.  <a href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">More...</a><br /></td></tr>
<tr class="separator:ae11c4f29e10c1cb0f360adb512ff9ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31053abda87a867ccd617f2957b9245b"><td class="memItemLeft" align="right" valign="top">StringAttr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#a31053abda87a867ccd617f2957b9245b">circt::ExportVerilog::getDeclarationName</a> (Operation *op)</td></tr>
<tr class="memdesc:a31053abda87a867ccd617f2957b9245b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the given <code>op</code> is a declaration, return the attribute that dictates its name.  <a href="namespacecirct_1_1ExportVerilog.html#a31053abda87a867ccd617f2957b9245b">More...</a><br /></td></tr>
<tr class="separator:a31053abda87a867ccd617f2957b9245b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6caf64a5764d58dcfcfb80a72bc5aca"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">circt::ExportVerilog::isExpressionAlwaysInline</a> (Operation *op)</td></tr>
<tr class="memdesc:ae6caf64a5764d58dcfcfb80a72bc5aca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for operations that must always be inlined into a containing expression for correctness.  <a href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">More...</a><br /></td></tr>
<tr class="separator:ae6caf64a5764d58dcfcfb80a72bc5aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1911421f4a7da6b67a536e6dc7d842b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">circt::ExportVerilog::isConstantExpression</a> (Operation *op)</td></tr>
<tr class="memdesc:ac1911421f4a7da6b67a536e6dc7d842b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return whether an operation is a constant.  <a href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">More...</a><br /></td></tr>
<tr class="separator:ac1911421f4a7da6b67a536e6dc7d842b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3d5238c65794c63e923e68607f0eea"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">circt::ExportVerilog::isVerilogExpression</a> (Operation *op)</td></tr>
<tr class="memdesc:a8a3d5238c65794c63e923e68607f0eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This predicate returns true if the specified operation is considered a potentially inlinable Verilog expression.  <a href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">More...</a><br /></td></tr>
<tr class="separator:a8a3d5238c65794c63e923e68607f0eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0895e7bb909e05be94089760bced94"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#a5d0895e7bb909e05be94089760bced94">circt::ExportVerilog::prepareHWModule</a> (Block &amp;block, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:a5d0895e7bb909e05be94089760bced94"><td class="mdescLeft">&#160;</td><td class="mdescRight">For each module we emit, do a prepass over the structure, pre-lowering and otherwise rewriting operations we don't want to emit.  <a href="namespacecirct_1_1ExportVerilog.html#a5d0895e7bb909e05be94089760bced94">More...</a><br /></td></tr>
<tr class="separator:a5d0895e7bb909e05be94089760bced94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af08da8660e941170323be4c1787595e9"><td class="memItemLeft" align="right" valign="top">GlobalNameTable&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#af08da8660e941170323be4c1787595e9">circt::ExportVerilog::legalizeGlobalNames</a> (ModuleOp topLevel)</td></tr>
<tr class="memdesc:af08da8660e941170323be4c1787595e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite module names and interfaces to not conflict with each other or with Verilog keywords.  <a href="namespacecirct_1_1ExportVerilog.html#af08da8660e941170323be4c1787595e9">More...</a><br /></td></tr>
<tr class="separator:af08da8660e941170323be4c1787595e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun May 15 2022 00:35:02 for CIRCT by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
