
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.63

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_in[16] (input port clocked by core_clock)
Endpoint: data_out[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    3.78    0.00    0.00    0.20 ^ data_in[16] (in)
                                         data_in[16] (net)
                  0.00    0.00    0.20 ^ _379_/B (MUX2_X1)
     1    1.70    0.01    0.03    0.23 ^ _379_/Z (MUX2_X1)
                                         _160_ (net)
                  0.01    0.00    0.23 ^ _380_/A (INV_X1)
     1    1.46    0.00    0.01    0.24 v _380_/ZN (INV_X1)
                                         _161_ (net)
                  0.00    0.00    0.24 v _387_/A1 (OAI22_X1)
     1    1.14    0.02    0.02    0.26 ^ _387_/ZN (OAI22_X1)
                                         _000_ (net)
                  0.02    0.00    0.26 ^ data_out[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: select[3] (input port clocked by core_clock)
Endpoint: data_out[11]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    6.59    0.00    0.00    0.20 ^ select[3] (in)
                                         select[3] (net)
                  0.00    0.00    0.20 ^ _388_/A (BUF_X8)
     7   23.93    0.01    0.02    0.22 ^ _388_/Z (BUF_X8)
                                         _168_ (net)
                  0.01    0.00    0.22 ^ _389_/A (BUF_X16)
    10   19.20    0.01    0.02    0.24 ^ _389_/Z (BUF_X16)
                                         _169_ (net)
                  0.01    0.00    0.24 ^ _219_/S (MUX2_X1)
     1    1.55    0.01    0.06    0.30 v _219_/Z (MUX2_X1)
                                         _179_ (net)
                  0.01    0.00    0.30 v _220_/A (INV_X1)
     1    1.67    0.01    0.01    0.31 ^ _220_/ZN (INV_X1)
                                         _180_ (net)
                  0.01    0.00    0.31 ^ _221_/B1 (OAI22_X1)
     1    1.06    0.01    0.02    0.33 v _221_/ZN (OAI22_X1)
                                         _002_ (net)
                  0.01    0.00    0.33 v data_out[11]$_SDFF_PN0_/D (DFF_X1)
                                  0.33   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[11]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: select[3] (input port clocked by core_clock)
Endpoint: data_out[11]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    6.59    0.00    0.00    0.20 ^ select[3] (in)
                                         select[3] (net)
                  0.00    0.00    0.20 ^ _388_/A (BUF_X8)
     7   23.93    0.01    0.02    0.22 ^ _388_/Z (BUF_X8)
                                         _168_ (net)
                  0.01    0.00    0.22 ^ _389_/A (BUF_X16)
    10   19.20    0.01    0.02    0.24 ^ _389_/Z (BUF_X16)
                                         _169_ (net)
                  0.01    0.00    0.24 ^ _219_/S (MUX2_X1)
     1    1.55    0.01    0.06    0.30 v _219_/Z (MUX2_X1)
                                         _179_ (net)
                  0.01    0.00    0.30 v _220_/A (INV_X1)
     1    1.67    0.01    0.01    0.31 ^ _220_/ZN (INV_X1)
                                         _180_ (net)
                  0.01    0.00    0.31 ^ _221_/B1 (OAI22_X1)
     1    1.06    0.01    0.02    0.33 v _221_/ZN (OAI22_X1)
                                         _002_ (net)
                  0.01    0.00    0.33 v data_out[11]$_SDFF_PN0_/D (DFF_X1)
                                  0.33   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[11]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.93e-04   0.00e+00   2.52e-06   1.95e-04  61.9%
Combinational          7.26e-05   4.07e-05   6.82e-06   1.20e-04  38.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.65e-04   4.07e-05   9.34e-06   3.15e-04 100.0%
                          84.1%      12.9%       3.0%
