http://scholar.google.com/scholar?hl=en&q=Adve%2C+S.+V.+and+Gharachorloo%2C+K.+1996.+Shared+memory+consistency+models%3A+A+tutorial.+IEEE+Comput.+29%2C+12%2C+66%2D%2D76.+10.1109%2F2.546611+
http://scholar.google.com/scholar?hl=en&q=Ahmed%2C+R.%2C+Frazier%2C+R.%2C+and+Marinos%2C+P.+1990.+Cache-aided+rollback+error+recovery+%28carer%29+algorithm+for+shared-memory+multiprocessor+systems.+In+Proceedings+of+the+20th+International+Symposium+on+Fault-Tolerant+Computing+%28FTCS%2790%29.+Digest+of+Papers.+82%2D%2D88.
http://scholar.google.com/scholar?hl=en&q=Alkhalifa%2C+Z.%2C+Nair%2C+V.%2C+Krishnamurthy%2C+N.%2C+and+Abraham%2C+J.+1999.+Design+and+evaluation+of+system+level+checks+for+on-line+control+flow+error+detection.+IEEE+Trans.+Parallel+Distrib.+Syst.+10%2C+6%2C+627%2D%2D641.+10.1109%2F71.774911+
http://scholar.google.com/scholar?hl=en&q=Ansari%2C+A.%2C+Feng%2C+S.%2C+Gupta%2C+S.%2C+and+Mahlke%2C+S.+2010.+Necromancer%3A+Enhancing+system+throughput+by+animating+dead+cores.+In+Proceedings+of+the+37th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2710%29.+ACM+Press%2C+New+York%2C+473%2D%2D484.+10.1145%2F1815961.1816024+
http://scholar.google.com/scholar?hl=en&q=Austin%2C+T.+1999.+Diva%3A+A+reliable+substrate+for+deep+submicron+microarchitecture+design.+In+Proceedings+of+the+32nd+Annual+International+Symposium+on+Microarchitecture+%28MICRO%2799%29.+196%2D%2D207.+
http://scholar.google.com/scholar?hl=en&q=Avirneni%2C+N.+D.+P.%2C+Subramanian%2C+V.%2C+and+Somani%2C+A.+K.+2009.+Soft+error+mitigation+schemes+for+high+performance+and+aggressive+designs.+In+Proceedings+of+the+Workshop+on+Silicon+Errors+in+Logic+%2D%2D+System+Effects.
http://scholar.google.com/scholar?hl=en&q=Avizienis%2C+A.+1985.+The+n-version+approach+to+fault-tolerant+software.+IEEE+Trans.+Softw.+Engin.+12%2C+1491%2D%2D1501.+10.1109%2FTSE.1985.231893+
http://scholar.google.com/scholar?hl=en&q=Bacchini%2C+F.%2C+Damiano%2C+R.+F.%2C+Bentley%2C+B.%2C+Baty%2C+K.%2C+Normoyle%2C+K.%2C+Ishii%2C+M.%2C+and+Yogev%2C+E.+2004.+Verification%3A+What+works+and+what+doesn%27t.+In+Proceedings+of+the+41st+Design+Automation+Conference+%28DAC%2704%29.+274.+10.1145%2F996566.996648+
http://scholar.google.com/scholar?hl=en&q=Banerjee%2C+P.%2C+Rahmeh%2C+J.%2C+Stunkel%2C+C.%2C+Nair%2C+V.%2C+Roy%2C+K.%2C+Balasubramanian%2C+V.%2C+and+Abraham%2C+J.+1990.+Algorithm-based+fault+tolerance+on+a+hypercube+multiprocessor.+IEEE+Trans.+Comput.+39%2C+9%2C+1132%2D%2D1145.+10.1109%2F12.57055+
http://scholar.google.com/scholar?hl=en&q=Bartlett%2C+J.+F.+1981.+A+nonstop+kernel.+In+Proceedings+of+the+8th+ACM+Symposium+on+Operating+Systems+Principles+%28SOSP%2781%29.+ACM+Press%2C+New+York%2C+22%2D%2D29.+10.1145%2F800216.806587+
http://scholar.google.com/scholar?hl=en&q=Bernick%2C+D.%2C+Bruckert%2C+B.%2C+Vigna%2C+P.+D.%2C+Garcia%2C+D.%2C+Jardine%2C+R.%2C+Klecka%2C+J.%2C+and+Smullen%2C+J.+2005.+Nonstop+advanced+architecture.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%2705%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+12%2D%2D21.+10.1109%2FDSN.2005.70+
http://scholar.google.com/scholar?hl=en&q=Blaauw%2C+D.%2C+Kalaiselvan%2C+S.%2C+Lai%2C+K.%2C+Ma%2C+W.-H.%2C+Pant%2C+S.%2C+Tokunaga%2C+C.%2C+Das%2C+S.%2C+and+Bull%2C+D.+2008.+Razor+ii%3A+In+situ+error+detection+and+correction+for+pvt+and+ser+tolerance.+In+Proceedings+of+the+IEEE+International+Conference+on+Solid-State+Circuits+%28ISSCC%2708%29.+400%2D%2D622.
http://scholar.google.com/scholar?hl=en&q=Blome%2C+J.%2C+Feng%2C+S.%2C+Gupta%2C+S.%2C+and+Mahlke%2C+S.+2007.+Self-calibrating+online+wearout+detection.+In+Proceedings+of+the+40th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2707%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+109%2D%2D122.+10.1109%2FMICRO.2007.37+
http://scholar.google.com/scholar?hl=en&q=Blum%2C+M.+and+Wasserman%2C+H.+1996.+Reflections+on+the+pentium+division+bug.+IEEE+Trans.+Comput.+45%2C+385%2D%2D393.+10.1109%2F12.494097+
http://scholar.google.com/scholar?hl=en&q=Borin%2C+E.%2C+Wang%2C+C.%2C+Wu%2C+Y.%2C+and+Araujo%2C+G.+2006.+Software-based+transparent+and+comprehensive+control-flow+error+detection.+In+Proceedings+of+the+International+Symposium+on+Code+Generation+and+Optimization+%28CGO%2706%29.+13.+10.1109%2FCGO.2006.33+
http://scholar.google.com/scholar?hl=en&q=Borkar%2C+S.+2004.+Microarchitecture+and+design+challenges+for+gigascale+integration.+In+Proceedings+of+the+37th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2704%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+3.+10.1109%2FMICRO.2004.24+
http://scholar.google.com/scholar?hl=en&q=Cantin%2C+J.+F.%2C+Lipasti%2C+M.+H.%2C+and+Smith.%2C+J.+E.+2001.+Dynamic+verification+of+cache+coherence+protocols.+In+Workshop+on+Memory+Performance+Issues+%28WMPI%2701%29.
http://scholar.google.com/scholar?hl=en&q=Carretero%2C+J.%2C+Chaparro%2C+P.%2C+Vera%2C+X.%2C+Abella%2C+J.%2C+and+Gonzalez%2C+A.+2009.+End-to-end+register+dataflow+continuous+self-test.+SIGARCH+Comput.+Archit.+News+37%2C+3%2C+105%2D%2D115.+10.1145%2F1555815.1555770+
http://scholar.google.com/scholar?hl=en&q=Chang%2C+J.%2C+Reis%2C+G.%2C+and+August%2C+D.+2006.+Automatic+instruction-level+software-only+recovery.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%2706%29.+83%2D%2D92.+10.1109%2FDSN.2006.15+
http://scholar.google.com/scholar?hl=en&q=Chatterjee%2C+S.%2C+Weaver%2C+C.%2C+and+Austin%2C+T.+2000.+Efficient+checker+processor+design.+In+Proceedings+of+the+33rd+Annual+ACM%2FIEEE+International+Symposium+on+Microarchitecture+%28MICRO%2700%29.+ACM+Press%2C+New+York%2C+87%2D%2D97.+10.1145%2F360128.360139+
http://scholar.google.com/scholar?hl=en&q=Chen%2C+K.%2C+Malik%2C+S.%2C+and+Patra%2C+P.+2008.+Runtime+validation+of+memory+ordering+using+constraint+graph+checking.+In+Proceedings+of+the+14th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%2708%29.+415%2D%2D426.
http://scholar.google.com/scholar?hl=en&q=Chen%2C+Y.%2C+Lv%2C+Y.%2C+Hu%2C+W.%2C+Chen%2C+T.%2C+Shen%2C+H.%2C+Wang%2C+P.%2C+and+Pan%2C+H.+2009.+Fast+complete+memory+consistency+verification.+In+Proceedings+of+the+15th+IEEE+International+Symposium+on+High+Performance+Computer+Architecture.+381%2D%2D392.
http://scholar.google.com/scholar?hl=en&q=Constantinides%2C+K.%2C+Mutlu%2C+O.%2C+and+Austin%2C+T.+2008.+Online+design+bug+detection%3A+Rtl+analysis%2C+flexible+mechanisms%2C+and+evaluation.+In+Proceedings+of+the+41st+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2708%29.+282%2D%2D293.+10.1109%2FMICRO.2008.4771798+
http://scholar.google.com/scholar?hl=en&q=Constantinides%2C+K.%2C+Mutlu%2C+O.%2C+Austin%2C+T.%2C+and+Bertacco%2C+V.+2007.+Software-based+online+detection+of+hardware+defects+mechanisms%2C+architectural+support%2C+and+evaluation.+In+Proceedings+of+the+40th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2707%29.+97%2D%2D108.+10.1109%2FMICRO.2007.39+
http://scholar.google.com/scholar?hl=en&q=De+Kruijf%2C+M.%2C+Nomura%2C+S.%2C+and+Sankaralingam%2C+K.+2010.+Relax%3A+An+architectural+framework+for+software+recovery+of+hardware+faults.+SIGARCH+Comput.+Archit.+News+38%2C+3%2C+497%2D%2D508.+10.1145%2F1816038.1816026+
http://scholar.google.com/scholar?hl=en&q=Ernst%2C+D.%2C+Kim%2C+N.+S.%2C+Das%2C+S.%2C+Pant%2C+S.%2C+Rao%2C+R.%2C+Pham%2C+T.%2C+Ziesler%2C+C.%2C+Blaauw%2C+D.%2C+Austin%2C+T.%2C+Flautner%2C+K.%2C+and+Mudge%2C+T.+2003.+Razor%3A+A+low-power+pipeline+based+on+circuit-level+timing+speculation.+In+Proceedings+of+the+36th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2703%29.+7%2D%2D18.+
http://scholar.google.com/scholar?hl=en&q=Ersoz%2C+A.%2C+Andrews%2C+D.+M.%2C+and+J.%2C+M.+E.+1985.+The+watchdog+task%3A+Concurrent+error+detection+using+assertions.+Tech.+rep.+CA%2C+CRC-TR+85-8.+Center+for+Reliable+Computing%2C+Stanford+University.
http://scholar.google.com/scholar?hl=en&q=Fernandez-Pascual%2C+R.%2C+Garcia%2C+J.%2C+Acacio%2C+M.%2C+and+Duato%2C+J.+2007.+A+low+overhead+fault+tolerant+coherence+protocol+for+cmp+architectures.+In+Proceedings+of+the+13th+IEEE+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%2707%29.+157%2D%2D168.+10.1109%2FHPCA.2007.346194+
http://scholar.google.com/scholar?hl=en&q=Foutris%2C+N.%2C+Gizopoulos%2C+D.%2C+Psarakis%2C+M.%2C+Vera%2C+X.%2C+and+Gonzalez%2C+A.+2011.+Accelerating+microprocessor+silicon+validation+by+exposing+isa+diversity.+In+Proceedings+of+the+44th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2711%29.+386%2D%2D397.+10.1145%2F2155620.2155666+
http://scholar.google.com/scholar?hl=en&q=Garg%2C+A.+and+Huang%2C+M.+C.+2008.+A+performance-correctness+explicitly-decoupled+architecture.+In+Proceedings+of+the+41st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2708%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+306%2D%2D317.+10.1109%2FMICRO.2008.4771800+
http://scholar.google.com/scholar?hl=en&q=Goloubeva%2C+O.%2C+Rebaudengo%2C+M.%2C+Sonza+Reorda%2C+M.%2C+and+Violante%2C+M.+2003.+Soft-error+detection+using+control+flow+assertions.+In+Proceedings+of+the+18th+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+Systems.+581%2D%2D588.+
http://scholar.google.com/scholar?hl=en&q=Gomaa%2C+M.%2C+Scarbrough%2C+C.%2C+Vijaykumar%2C+T.+N.%2C+and+Pomeranz%2C+I.+2003.+Transient-fault+recovery+for+chip+multiprocessors.+In+Proceedings+of+the+30th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2703%29.+ACM+Press%2C+New+York%2C+98%2D%2D109.+10.1145%2F859618.859631+
http://scholar.google.com/scholar?hl=en&q=Gomaa%2C+M.+and+Vijaykumar%2C+T.+2005.+Opportunistic+transient-fault+detection.+In+Proceeding+of+the+32nd+International+Symposium+on+Computer+Architecture+%28ISCA%2705%29.+172%2D%2D183.+10.1109%2FISCA.2005.38+
http://scholar.google.com/scholar?hl=en&q=Hangal%2C+S.%2C+Vahia%2C+D.%2C+Manovit%2C+C.%2C+and+Lu%2C+J.-Y.+J.+2004.+Tsotool%3A+A+program+for+verifying+memory+systems+using+the+memory+consistency+model.+In+Proceedings+of+the+31st+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2704%29.+114.+
http://scholar.google.com/scholar?hl=en&q=Hari%2C+S.%2C+Li%2C+M.-L.%2C+Ramachandran%2C+P.%2C+Choi%2C+B.%2C+and+Adve%2C+S.+2009.+Mswat%3A+Low-cost+hardware+fault+detection+and+diagnosis+for+multicore+systems.+In+Proceedings+of+the+42nd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2709%29.+122%2D%2D132.+10.1145%2F1669112.1669129+
http://scholar.google.com/scholar?hl=en&q=Horst%2C+R.+and+Chou%2C+T.+1985.+The+hardware+architecture+and+linear+expansion+of+tandem+nonstop+systems.+Tech.+rep.%2C+Tandem+Computers.+http%3A%2F%2Fwww.hpl.hp.com%2Ftechreports%2Ftandem%2FTR-85.3.pdf.
http://scholar.google.com/scholar?hl=en&q=Hu%2C+J.+S.%2C+Link%2C+G.+M.%2C+John%2C+J.+K.%2C+Wang%2C+S.%2C+and+Ziavras%2C+S.+G.+2005.+Resource-driven+optimizations+for+transient-fault+detecting+superscalar+microarchitectures.+In+Proceedings+of+the+10th+Asia-Pacific+Conference+on+Advances+in+Computer+Systems+Architecture+%28ACSAC%2705%29.+10.1007%2F11572961_17+
http://scholar.google.com/scholar?hl=en&q=Joel%2C+B.%2C+Gray%2C+J.%2C+and+Horst%2C+B.+1986.+Fault+tolerance+in+tandem+computer+systems.+Tech.+rep.%2C+Tandem+Computers.+http%3A%2F%2Fwww.hpl.hp.com%2Ftechreports%2Ftandem%2FTR-90.5.pdf
http://scholar.google.com/scholar?hl=en&q=Kanawati%2C+G.%2C+Nair%2C+V.%2C+Krishnamurthy%2C+N.%2C+and+Abraham%2C+J.+1996.+Evaluation+of+integrated+system+level+checks+for+on-line+error+detection.+In+Proceedings+of+IEEE+International+Computer+Performance+and+Dependability+Symposium.+292%2D%2D301.+
http://scholar.google.com/scholar?hl=en&q=Koren%2C+I.+and+Krishna%2C+C.+2007.+Fault+Tolerant+Systems.+Morgan+Kaufmann%2C+San+Fransisco.+
http://scholar.google.com/scholar?hl=en&q=Kumar%2C+S.+and+Aggarwal%2C+A.+2008.+Speculative+instruction+validation+for+performance-reliability+trade-off.+In+Proceedings+of+the+14th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%2708%29.+405%2D%2D414.
http://scholar.google.com/scholar?hl=en&q=Lafrieda%2C+C.%2C+Ipek%2C+E.%2C+Martinez%2C+J.%2C+and+Manohar%2C+R.+2007.+Utilizing+dynamically+coupled+cores+to+form+a+resilient+chip+multiprocessor.+In+Proceedings+of+the+37th+Annual+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%2707%29.+317%2D%2D326.+10.1109%2FDSN.2007.100+
http://scholar.google.com/scholar?hl=en&q=Leeke%2C+M.%2C+Arif%2C+S.%2C+Jhumka%2C+A.%2C+and+Anand%2C+S.+2011.+A+methodology+for+the+generation+of+efficient+error+detection+mechanisms.+In+Proceedings+of+the+41st+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+Networks+%28DSN%2711%29.+25%2D%2D36.+10.1109%2FDSN.2011.5958204+
http://scholar.google.com/scholar?hl=en&q=Li%2C+M.-L.%2C+Ramachandran%2C+P.%2C+Sahoo%2C+S.+K.%2C+Adve%2C+S.+V.%2C+Adve%2C+V.+S.%2C+and+Zhou%2C+Y.+2008.+Understanding+the+propagation+of+hard+errors+to+software+and+implications+for+resilient+system+design.+In+Proceedings+of+the+13th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%2708%29.+ACM+Press%2C+New+York%2C+265%2D%2D276.+10.1145%2F1346281.1346315+
http://scholar.google.com/scholar?hl=en&q=Lyle%2C+G.%2C+Chen%2C+S.%2C+Pattabiraman%2C+K.%2C+Kalbarczyk%2C+Z.%2C+and+Iyer%2C+R.+2009.+An+end-to-end+approach+for+the+automatic+derivation+of+application-aware+error+detectors.+In+Proceedings+of+the+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+Networks+%28DSN%2709%29.+584%2D%2D589.
http://scholar.google.com/scholar?hl=en&q=Ma%2C+Y.%2C+Gao%2C+H.%2C+Dimitrov%2C+M.%2C+and+Zhou%2C+H.+2007.+Optimizing+dual-core+execution+for+power+efficiency+and+transient-fault+recovery.+IEEE+Trans.+Parallel+Distrib.+Syst.+18%2C+1080%2D%2D1093.+10.1109%2FTPDS.2007.4288106+
http://scholar.google.com/scholar?hl=en&q=Marty%2C+M.+R.%2C+Bingham%2C+J.+D.%2C+Hill%2C+M.+D.%2C+Hu%2C+A.+J.%2C+Martin%2C+M.+M.+K.%2C+and+Wood%2C+D.+A.+2005.+Improving+multiple-cmp+systems+using+token+coherence.+In+Proceedings+of+the+International+Symposium+on+High-Performance+Computer+Architecture.+328%2D%2D339.+10.1109%2FHPCA.2005.17+
http://scholar.google.com/scholar?hl=en&q=Meixner%2C+A.%2C+Bauer%2C+M.+E.%2C+and+Sorin%2C+D.+2007.+Argus%3A+Low-cost%2C+comprehensive+error+detection+in+simple+cores.+In+Proceedings+of+the+40th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2707%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+210%2D%2D222.+10.1109%2FMICRO.2007.8+
http://scholar.google.com/scholar?hl=en&q=Meixner%2C+A.+and+Sorin%2C+D.+2007a.+Error+detection+using+dynamic+dataflow+verification.+In+Proceedings+of+the+16th+International+Conference+on+Parallel+Architecture+and+Compilation+Techniques+%28PACT%2707%29.+104%2D%2D118.+10.1109%2FPACT.2007.30+
http://scholar.google.com/scholar?hl=en&q=Meixner%2C+A.+and+Sorin%2C+D.+2007b.+Error+detection+via+online+checking+of+cache+coherence+with+token+coherence+signatures.+In+Proceedings+of+the+13th+IEEE+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%2707%29.+145%2D%2D156.+10.1109%2FHPCA.2007.346193+
http://scholar.google.com/scholar?hl=en&q=Meixner%2C+A.+and+Sorin%2C+D.+J.+2005.+Dynamic+verification+of+sequential+consistency.+In+Proceedings+of+the+32nd+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2705%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+482%2D%2D493.+10.1109%2FISCA.2005.25+
http://scholar.google.com/scholar?hl=en&q=Meixner%2C+A.+and+Sorin%2C+D.+J.+2009.+Dynamic+verification+of+memory+consistency+in+cache-coherent+multithreaded+computer+architectures.+IEEE+Trans.+Depend.+Secure+Comput.+6%2C+18%2D%2D31.+10.1109%2FTDSC.2007.70243+
http://scholar.google.com/scholar?hl=en&q=Mourad%2C+S.+and+Zorian%2C+Y.+2000.+Principles+of+Testing+Electronic+Systems.+Wiley-Interscience.
http://scholar.google.com/scholar?hl=en&q=Nickel%2C+J.+B.+and+Somani%2C+A.+K.+2001.+Reese%3A+A+method+of+soft+error+detection+in+microprocessors.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%2701%29.+
http://scholar.google.com/scholar?hl=en&q=Nomura%2C+S.%2C+Sinclair%2C+M.+D.%2C+Ho%2C+C.-H.%2C+Govindaraju%2C+V.%2C+de+Kruijf%2C+M.%2C+and+Sankaralingam%2C+K.+2011.+Sampling+%26plus%3B+dmr%3A+Practical+and+low-overhead+permanent+fault+detection.+SIGARCH+Comput.+Archit.+News+39%2C+3%2C+201%2D%2D212.+10.1145%2F2024723.2000089+
http://scholar.google.com/scholar?hl=en&q=Oh%2C+N.%2C+Shirvani%2C+P.%2C+and+McCluskey%2C+E.+2002a.+Control-flow+checking+by+software+signatures.+IEEE+Trans.+Reliabil.+51%2C+1%2C+111%2D%2D122.
http://scholar.google.com/scholar?hl=en&q=Oh%2C+N.%2C+Shirvani%2C+P.%2C+and+McCluskey%2C+E.+2002b.+Error+detection+by+duplicated+instructions+in+super-scalar+processors.IEEE+Trans.+Reliabil.+51%2C+1%2C+63%2D%2D75.
http://scholar.google.com/scholar?hl=en&q=Ossi%2C+E.+J.%2C+Limbrick%2C+D.+B.%2C+Robinson%2C+W.+H.%2C+and+Bhuva%2C+B.+L.+2009.+Soft-error+mitigation+at+the+architecture-level+using+berger+codes+and+instruction+repetition.+In+Proceedings+of+the+IEEE+Workshop+on+Silicon+Errors+in+Logic+%2D%2D+System+Effects+%28SELSE%2709%29.
http://scholar.google.com/scholar?hl=en&q=Parashar%2C+A.%2C+Gurumurthi%2C+S.%2C+and+Sivasubramaniam%2C+A.+2004.+A+complexity-effective+approach+to+alu+bandwidth+enhancement+for+instruction-level+temporal+redundancy.+SIGARCH+Comput.+Archit.+News+32%2C+2.+10.1145%2F1028176.1006732+
http://scholar.google.com/scholar?hl=en&q=Pattabiraman%2C+K.%2C+Kalbarczyk%2C+Z.%2C+and+Iyer%2C+R.+2007.+Automated+derivation+of+application-aware+error+detectors+using+static+analysis.+In+Proceedings+of+the+13th+IEEE+International+On-Line+Testing+Symposium+%28IOLTS%2707%29.+211%2D%2D216.+10.1109%2FIOLTS.2007.21+
http://scholar.google.com/scholar?hl=en&q=Pellegrini%2C+A.+and+Bertacco%2C+V.+2010.+Application-aware+diagnosis+of+runtime+hardware+faults.+In+Proceedings+of+the+International+Conference+on+Computer-Aided+Design+%28ICCAD%2710%29.+IEEE+Press%2C+Los+Alamitos%2C+CA%2C+487%2D%2D492.+
http://scholar.google.com/scholar?hl=en&q=Plakal%2C+M.%2C+Sorin%2C+D.+J.%2C+Condon%2C+A.+E.%2C+and+Hill%2C+M.+D.+1998.+Lamport+clocks%3A+Verifying+a+directory+cache-coherence+protocol.+In+Proceedings+of+the+10th+Annual+ACM+Symposium+on+Parallel+Algorithms+and+Architectures+%28SPAA%2798%29.+ACM+Press%2C+New+York%2C+67%2D%2D76.+10.1145%2F277651.277672+
http://scholar.google.com/scholar?hl=en&q=Prvulovic%2C+M.%2C+Zhang%2C+Z.%2C+and+Torrellas%2C+J.+2002.+Revive%3A+Cost-effective+architectural+support+for+rollback+recovery+in+shared-memory+multiprocessors.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Computer+Architecture.+111%2D%2D122.+
http://scholar.google.com/scholar?hl=en&q=Purser%2C+Z.%2C+Sundaramoorthy%2C+K.%2C+and+Rotendberg%2C+E.+2000.+A+study+of+slipstream+processors.+In+Proceedings+of+the+IEEE%2FACM+International+Symposium+on+Microarchitecture.+269.+10.1145%2F360128.360155+
http://scholar.google.com/scholar?hl=en&q=Qureshi%2C+M.+K.%2C+Mutlu%2C+O.%2C+and+Patt%2C+Y.+N.+2005.+Microarchitecture-based+introspection%3A+A+technique+for+transient-fault+tolerance+in+microprocessors.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%2705%29.+434%2D%2D443.+10.1109%2FDSN.2005.62+
http://scholar.google.com/scholar?hl=en&q=Rashid%2C+M.+and+Huang%2C+M.+2008.+Supporting+highly-decoupled+thread-level+redundancy+for+parallel+programs.+In+Proceedings+of+the+14th+IEEE+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%2708%29.+393%2D%2D404.
http://scholar.google.com/scholar?hl=en&q=Rashid%2C+M.+W.%2C+Tan%2C+E.+J.%2C+Huang%2C+M.+C.%2C+and+Albonesi%2C+D.+H.+2005.+Exploiting+coarse-grain+verification+parallelism+for+power-efficient+fault+tolerance.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques.+315%2D%2D328.+10.1109%2FPACT.2005.20+
http://scholar.google.com/scholar?hl=en&q=Ray%2C+J.%2C+Hoe%2C+J.+C.%2C+and+Falsafi%2C+B.+2001.+Dual+use+of+superscalar+datapath+for+transient-fault+detection+and+recovery.+In+Proceedings+of+the+34th+Annual+ACM%2FIEEE+International+Symposium+on+Microarchitecture+%28MICRO%2701%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+214%2D%2D224.+
http://scholar.google.com/scholar?hl=en&q=Rebaudengo%2C+M.%2C+Sonza+Reorda%2C+M.%2C+Torchiano%2C+M.%2C+and+Violante%2C+M.+1999.+Soft-error+detection+through+software+fault-tolerance+techniques.+In+Proceedings+of+the+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+Systems+%28DFT%2799%29.+210%2D%2D218.+
http://scholar.google.com/scholar?hl=en&q=Reinhardt%2C+S.+K.+and+Mukherjee%2C+S.+S.+2000.+Transient+fault+detection+via+simultaneous+multithreading.+In+Proceedings+of+the+27th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2700%29.+ACM+Press%2C+New+York%2C+25%2D%2D36.+10.1145%2F339647.339652+
http://scholar.google.com/scholar?hl=en&q=Reis%2C+G.+A.%2C+Chang%2C+J.%2C+Vachharajani%2C+N.%2C+Rangan%2C+R.%2C+and+August%2C+D.+I.+2005.+Swift%3A+Software+implemented+fault+tolerance.+In+Proceedings+of+the+International+Symposium+on+Code+Generation+and+Optimization+%28CGO%2705%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+243%2D%2D254.+10.1109%2FCGO.2005.34+
http://scholar.google.com/scholar?hl=en&q=Romanescu%2C+B.+F.%2C+Lebeck%2C+A.+R.%2C+and+Sorin%2C+D.+J.+2010.+Specifying+and+dynamically+verifying+address+translation-aware+memory+consistency.+In+Proceedings+of+the+15th+Edition+of+ASPLOS+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%2710%29.+ACM+Press%2C+New+York%2C+323%2D%2D334.+10.1145%2F1736020.1736057+
http://scholar.google.com/scholar?hl=en&q=Rotenberg%2C+E.+1999.+Ar-smt%3A+A+microarchitectural+approach+to+fault+tolerance+in+microprocessors.+In+Proceedings+of+the+International+Symposium+on+Fault-Tolerant+Computing.+84.+
http://scholar.google.com/scholar?hl=en&q=Sahoo%2C+S.%2C+Li%2C+M.-L.%2C+Ramachandran%2C+P.%2C+Adve%2C+S.%2C+Adve%2C+V.%2C+and+Zhou%2C+Y.+2008.+Using+likely+program+invariants+to+detect+hardware+errors.+In+Proceedings+of+the+IEEE+International+Conference+on+Dependable+Systems+and+Networks+with+FTCS+and+DCC+%28DSN%2708%29.+70%2D%2D79.
http://scholar.google.com/scholar?hl=en&q=Sanchez%2C+D.%2C+Aragon%2C+J.%2C+and+Garcia%2C+J.+2009a.+Extending+srt+for+parallel+applications+in+tiled-cmp+architectures.+In+Proceedings+of+the+IEEE+International+Symposium+on+Parallel+Distributed+Processing+%28IPDPS%2709%29.+1%2D%2D8.+10.1109%2FIPDPS.2009.5160902+
http://scholar.google.com/scholar?hl=en&q=Sanchez%2C+D.%2C+Aragon%2C+J.%2C+and+Garcia%2C+J.+2009b.+Repas%3A+Reliable+execution+for+parallel+applications+in+tiled-cmps.+In+Proceedings+of+the+15th+International+Euro-Par+Conference+on+Parallel+Processing+%28EuroPar%2709%29.+H.+Sips%2C+D.+Epema%2C+and+H.-X.+Lin%2C+Eds.%2C+Lecture+Notes+in+Computer+Science+Series%2C+vol.+5704%2C+Springer%2C+321%2D%2D333.+10.1007%2F978-3-642-03869-3_32+
http://scholar.google.com/scholar?hl=en&q=Sarangi%2C+S.+R.+2007.+Techniques+to+mitigate+the+effects+of+congenital+faults+in+processors.+Ph.D.+thesis%2C+AAI3270016.+Champaign%2C+IL.+https%3A%2F%2Fwww.ideals.illinois.edu%2Fbitstream%2Fhandle%2F2142%2F11267%2FTechniques%26percnt%3B+20to%26percnt%3B20Mitigate%26percnt%3B20the%26percnt%3B20Effects%26percnt%3B20of%26percnt%3B20Congenital%26percnt%3B20Faults%26percnt%3B20in%26percnt%3B20Processors.pdf%26quest%3Bsequence%3D2+
http://scholar.google.com/scholar?hl=en&q=Sarangi%2C+S.+R.%2C+Greskamp%2C+B.%2C+and+Torrellas%2C+J.+2006.+Cadre%3A+Cycle-accurate+deterministic+replay+for+hardware+debugging.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks.+301%2D%2D312.+10.1109%2FDSN.2006.19+
http://scholar.google.com/scholar?hl=en&q=Sarangi%2C+S.+R.%2C+Narayanasamy%2C+S.%2C+Carneal%2C+B.%2C+Tiwari%2C+A.%2C+Calder%2C+B.%2C+and+Torrellas%2C+J.+2007.+Patching+processor+design+errors+with+programmable+hardware.+IEEE+Micro+27%2C+1%2C+12%2D%2D25.+10.1109%2FMM.2007.19+
http://scholar.google.com/scholar?hl=en&q=Schuette%2C+M.+and+Shen%2C+J.+1994.+Exploiting+instruction-level+parallelism+for+integrated+control-flow+monitoring.+IEEE+Trans.+Comput.+43%2C+2%2C+129%2D%2D140.+10.1109%2F12.262118+
http://scholar.google.com/scholar?hl=en&q=Shyam%2C+S.%2C+Constantinides%2C+K.%2C+Phadke%2C+S.%2C+Bertacco%2C+V.%2C+and+Austin%2C+T.+2006.+Ultra+low-cost+defect+protection+for+microprocessor+pipelines.+In+Proceedings+of+the+12th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%2706%29.+73%2D%2D82.+10.1145%2F1168857.1168868+
http://scholar.google.com/scholar?hl=en&q=Smith%2C+J.+and+Sohi%2C+G.+1995.+The+microarchitecture+of+superscalar+processors.+Proc.+IEEE+83%2C+12%2C+1609%2D%2D1624.
http://scholar.google.com/scholar?hl=en&q=Smolens%2C+J.+C.%2C+Gold%2C+B.+T.%2C+Falsafi%2C+B.%2C+and+Hoe%2C+J.+C.+2006.+Reunion%3A+Complexity-effective+multicore+redundancy.+In+Proceedings+of+the+39th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2706%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+223%2D%2D234.+10.1109%2FMICRO.2006.42+
http://scholar.google.com/scholar?hl=en&q=Smolens%2C+J.+C.%2C+Gold%2C+B.+T.%2C+Kim%2C+J.%2C+Falsafi%2C+B.%2C+Hoe%2C+J.+C.%2C+and+Nowatzyk%2C+A.+G.+2004.+Fingerprinting%3A+Bounding+soft-error+detection+latency+and+bandwidth.+SIGARCH+Comput.+Archit.+News+32%2C+224%2D%2D234.+10.1145%2F1024393.1024420+
http://scholar.google.com/scholar?hl=en&q=Sorin%2C+D.+J.%2C+Martin%2C+M.+M.+K.%2C+Hill%2C+M.+D.%2C+and+Wood%2C+D.+A.+2002.+Safetynet%3A+Improving+the+availability+of+shared+memory+multiprocessors+with+global+checkpoint%2Frecovery.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%2702%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+123%2D%2D134.+
http://scholar.google.com/scholar?hl=en&q=Spainhower%2C+L.+and+Gregg%2C+T.+A.+1999.+Ibm+s%2F390+parallel+enterprise+server+g5+fault+tolerance%3A+A+historical+perspective.+IBM+J.+Res.+Dev.+43%2C+863%2D%2D873.+10.1147%2Frd.435.0863+
http://scholar.google.com/scholar?hl=en&q=Subramanyan%2C+P.+2010.+Efficient+fault+tolerance+in+chip+multiprocessors+using+critical+value+forwarding.+M.S.+thesis%2C+Supercomputer+Education+and+Research+Center%2C+Indian+Institute+of+Science%2C+Bangalore.+http%3A%2F%2Fwww.academia.edu%2F2909583%2FEfficient_Fault_Tolerance_in_Chip_Multiprocessors_Using_Critical_Value_Forwarding
http://scholar.google.com/scholar?hl=en&q=Subramanyan%2C+P.%2C+Singh%2C+V.%2C+Saluja%2C+K.%2C+and+Larsson%2C+E.+2010.+Energy-efficient+fault+tolerance+in+chip+multiprocessors+using+critical+value+forwarding.+In+Proceedings+of+the+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%2710%29.+121%2D%2D130.
http://scholar.google.com/scholar?hl=en&q=Sundaramoorthy%2C+K.%2C+Purser%2C+Z.%2C+and+Rotenberg%2C+E.+2000.+Slipstream+processors%3A+Improving+both+performance+and+fault+tolerance.+SIGPLAN+Not.+35%2C+257%2D%2D268.+10.1145%2F356989.357013+
http://scholar.google.com/scholar?hl=en&q=Tiwari%2C+A.+and+Torrellas%2C+J.+2008.+Facelift%3A+Hiding+and+slowing+down+aging+in+multicores.+In+Proceedings+of+the+41st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2708%29.+129%2D%2D140.+10.1109%2FMICRO.2008.4771785+
http://scholar.google.com/scholar?hl=en&q=Torrellas%2C+J.+2009.+Architectures+for+extreme-scale+computing.+IEEE+Comput.+42%2C+11%2C+28%2D%2D35.+10.1109%2FMC.2009.341+
http://scholar.google.com/scholar?hl=en&q=Vemu%2C+R.+and+Abraham%2C+J.+2006.+Ceda%3A+Control-flow+error+detection+through+assertions.+In+Proceedings+of+the+12th+IEEE+International+On-Line+Testing+Symposium+%28IOLTS%2706%29.+6.+10.1109%2FIOLTS.2006.14+
http://scholar.google.com/scholar?hl=en&q=Venkatasubramanian%2C+R.%2C+Hayes%2C+J.%2C+and+Murray%2C+B.+2003.+Low-cost+on-line+fault+detection+using+control+flow+assertions.+In+Proceedings+of+the+9th+IEEE+On-Line+Testing+Symposium+%28IOLTS%2703%29.+37%2D%2D143.
http://scholar.google.com/scholar?hl=en&q=Vijaykumar%2C+T.%2C+Pomeranz%2C+I.%2C+and+Cheng%2C+K.+2002.+Transient-fault+recovery+using+simultaneous+multithreading.+In+Proceedings+29th+Annual+International+Symposium+on+Computer+Architecture.+87%2D%2D98.+
http://scholar.google.com/scholar?hl=en&q=Wang%2C+N.+and+Patel%2C+S.+2006.+Restore%3A+Symptom-based+soft+error+detection+in+microprocessors.+IEEE+Trans.+Depend.+Secur.+Comput.+3%2C+3%2C+188%2D%2D201.+10.1109%2FTDSC.2006.40+
http://scholar.google.com/scholar?hl=en&q=Yoo%2C+J.+and+Franklin%2C+M.+2008.+Hierarchical+verification+for+increasing+performance+in+reliable+processors.+J.+Electron.+Test.+24%2C+117%2D%2D128.+10.1007%2Fs10836-007-5037-z+
http://scholar.google.com/scholar?hl=en&q=Zandian%2C+B.%2C+Dweik%2C+W.%2C+Kang%2C+S.+H.%2C+Punihaole%2C+T.%2C+and+Annavaram%2C+M.+2010.+Wearmon%3A+Reliability+monitoring+using+adaptive+critical+path+testing.+In+Proceedings+of+the+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%2710%29.+151%2D%2D160.
http://scholar.google.com/scholar?hl=en&q=Zhao%2C+H.+2008.+Memory+buffer+element+optimization+for+decoupled+thread+level+redundancy.+M.S.+thesis%2C+Department+of+Electrical+and+Computer+Engineering+The+College+School+of+Engineering+and+Applied+Science+University+of+Rochester%2C+Rochester%2C+New+York.
http://scholar.google.com/scholar?hl=en&q=Ziegler%2C+J.+F.%2C+Curtis%2C+H.+W.%2C+Muhlfeld%2C+H.+P.%2C+Montrose%2C+C.+J.%2C+Chin%2C+B.%2C+Nicewicz%2C+M.%2C+Russell%2C+C.+A.%2C+Wang%2C+W.+Y.%2C+Freeman%2C+L.+B.%2C+Hosier%2C+P.%2C+Lafave%2C+L.+E.%2C+Walsh%2C+J.+L.%2C+Orro%2C+J.+M.%2C+Unger%2C+G.+J.%2C+Ross%2C+J.+M.%2C+O%27Gorman%2C+T.+J.%2C+Messina%2C+B.%2C+Sullivan%2C+T.+D.%2C+Sykes%2C+A.+J.%2C+Yourke%2C+H.%2C+Enger%2C+T.+A.%2C+Tolat%2C+V.%2C+Scott%2C+T.+S.%2C+Taber%2C+A.+H.%2C+Sussman%2C+R.+J.%2C+Klein%2C+W.+A.%2C+and+Wahaus%2C+C.+W.+1996.+Ibm+experiments+in+soft+fails+in+computer+electronics+%281978%2D%2D1994%29.+IBM+J.+Res.+Devel.+40%2C+1%2C+3%2D%2D18.+10.1147%2Frd.401.0003+
http://scholar.google.com/scholar?hl=en&q=Zilles%2C+C.+and+Sohi%2C+G.+2002.+Master%2Fslave+speculative+parallelization.+In+Proceedings+of+the+35th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2702%29.+85%2D%2D96.+
