Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/doshi/Xlinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 74f922fae57b4ad29436b095be7a34c2 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TLC_Control_tb_behav xil_defaultlib.TLC_Control_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.TLC_Control [tlc_control_default]
Compiling architecture bench of entity xil_defaultlib.tlc_control_tb
Built simulation snapshot TLC_Control_tb_behav
