/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*139 cases */, 90|128,16/*2138*/, TARGET_VAL(ISD::LOAD),// ->2143
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'ld' chained node
/*7*/         OPC_Scope, 104|128,6/*872*/, /*->882*/ // 7 children in Scope
/*10*/          OPC_RecordChild1, // #1 = $SMRDImm:sbase:offset
/*11*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*13*/          OPC_CheckType, MVT::i32,
/*15*/          OPC_Scope, 50, /*->67*/ // 20 children in Scope
/*17*/            OPC_CheckPredicate, 1, // Predicate_load
/*19*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*21*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23*/            OPC_Scope, 13, /*->38*/ // 3 children in Scope
/*25*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*28*/              OPC_EmitMergeInputChains1_0,
/*29*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset)
/*38*/            /*Scope*/ 13, /*->52*/
/*39*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*42*/              OPC_EmitMergeInputChains1_0,
/*43*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset)
/*52*/            /*Scope*/ 13, /*->66*/
/*53*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*56*/              OPC_EmitMergeInputChains1_0,
/*57*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset)
/*66*/            0, /*End of Scope*/
/*67*/          /*Scope*/ 26, /*->94*/
/*68*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*70*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*72*/            OPC_CheckPredicate, 5, // Predicate_az_extloadi8_global
/*74*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*76*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*79*/            OPC_EmitMergeInputChains1_0,
/*80*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*94*/          /*Scope*/ 26, /*->121*/
/*95*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*97*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*99*/            OPC_CheckPredicate, 5, // Predicate_sextloadi8_global
/*101*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*103*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*106*/           OPC_EmitMergeInputChains1_0,
/*107*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*121*/         /*Scope*/ 26, /*->148*/
/*122*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*124*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*126*/           OPC_CheckPredicate, 5, // Predicate_az_extloadi16_global
/*128*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*130*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*133*/           OPC_EmitMergeInputChains1_0,
/*134*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*148*/         /*Scope*/ 26, /*->175*/
/*149*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*151*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*153*/           OPC_CheckPredicate, 5, // Predicate_sextloadi16_global
/*155*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*157*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*160*/           OPC_EmitMergeInputChains1_0,
/*161*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*175*/         /*Scope*/ 24, /*->200*/
/*176*/           OPC_CheckPredicate, 1, // Predicate_load
/*178*/           OPC_CheckPredicate, 8, // Predicate_mubuf_load
/*180*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*182*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*185*/           OPC_EmitMergeInputChains1_0,
/*186*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*200*/         /*Scope*/ 26, /*->227*/
/*201*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*203*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*205*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_constant
/*207*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*209*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*212*/           OPC_EmitMergeInputChains1_0,
/*213*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*227*/         /*Scope*/ 26, /*->254*/
/*228*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*230*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*232*/           OPC_CheckPredicate, 9, // Predicate_az_extloadi8_constant
/*234*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*236*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*239*/           OPC_EmitMergeInputChains1_0,
/*240*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*254*/         /*Scope*/ 26, /*->281*/
/*255*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*257*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*259*/           OPC_CheckPredicate, 9, // Predicate_sextloadi16_constant
/*261*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*263*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*266*/           OPC_EmitMergeInputChains1_0,
/*267*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*281*/         /*Scope*/ 53, /*->335*/
/*282*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*284*/           OPC_Scope, 24, /*->310*/ // 2 children in Scope
/*286*/             OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*288*/             OPC_CheckPredicate, 9, // Predicate_az_extloadi16_constant
/*290*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*292*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*295*/             OPC_EmitMergeInputChains1_0,
/*296*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*310*/           /*Scope*/ 23, /*->334*/
/*311*/             OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*313*/             OPC_CheckPredicate, 5, // Predicate_az_extloadi8_global
/*315*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*317*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*320*/             OPC_EmitMergeInputChains1_0,
/*321*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*334*/           0, /*End of Scope*/
/*335*/         /*Scope*/ 25, /*->361*/
/*336*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*338*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*340*/           OPC_CheckPredicate, 5, // Predicate_sextloadi8_global
/*342*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*344*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*347*/           OPC_EmitMergeInputChains1_0,
/*348*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*361*/         /*Scope*/ 25, /*->387*/
/*362*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*364*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*366*/           OPC_CheckPredicate, 5, // Predicate_az_extloadi16_global
/*368*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*370*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*373*/           OPC_EmitMergeInputChains1_0,
/*374*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*387*/         /*Scope*/ 25, /*->413*/
/*388*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*390*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*392*/           OPC_CheckPredicate, 5, // Predicate_sextloadi16_global
/*394*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*396*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*399*/           OPC_EmitMergeInputChains1_0,
/*400*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*413*/         /*Scope*/ 23, /*->437*/
/*414*/           OPC_CheckPredicate, 1, // Predicate_load
/*416*/           OPC_CheckPredicate, 8, // Predicate_mubuf_load
/*418*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*420*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*423*/           OPC_EmitMergeInputChains1_0,
/*424*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*437*/         /*Scope*/ 35, /*->473*/
/*438*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*440*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*442*/           OPC_CheckPredicate, 10, // Predicate_sextloadi8_private
/*444*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*446*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*449*/           OPC_EmitMergeInputChains1_0,
/*450*/           OPC_EmitInteger, MVT::i1, 0, 
/*453*/           OPC_EmitInteger, MVT::i1, 0, 
/*456*/           OPC_EmitInteger, MVT::i1, 0, 
/*459*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*473*/         /*Scope*/ 35, /*->509*/
/*474*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*476*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*478*/           OPC_CheckPredicate, 10, // Predicate_extloadi8_private
/*480*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*482*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*485*/           OPC_EmitMergeInputChains1_0,
/*486*/           OPC_EmitInteger, MVT::i1, 0, 
/*489*/           OPC_EmitInteger, MVT::i1, 0, 
/*492*/           OPC_EmitInteger, MVT::i1, 0, 
/*495*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*509*/         /*Scope*/ 35, /*->545*/
/*510*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*512*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*514*/           OPC_CheckPredicate, 10, // Predicate_sextloadi16_private
/*516*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*518*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*521*/           OPC_EmitMergeInputChains1_0,
/*522*/           OPC_EmitInteger, MVT::i1, 0, 
/*525*/           OPC_EmitInteger, MVT::i1, 0, 
/*528*/           OPC_EmitInteger, MVT::i1, 0, 
/*531*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*545*/         /*Scope*/ 35, /*->581*/
/*546*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*548*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*550*/           OPC_CheckPredicate, 10, // Predicate_extloadi16_private
/*552*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*554*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*557*/           OPC_EmitMergeInputChains1_0,
/*558*/           OPC_EmitInteger, MVT::i1, 0, 
/*561*/           OPC_EmitInteger, MVT::i1, 0, 
/*564*/           OPC_EmitInteger, MVT::i1, 0, 
/*567*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*581*/         /*Scope*/ 33, /*->615*/
/*582*/           OPC_CheckPredicate, 1, // Predicate_load
/*584*/           OPC_CheckPredicate, 10, // Predicate_load_private
/*586*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*588*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*591*/           OPC_EmitMergeInputChains1_0,
/*592*/           OPC_EmitInteger, MVT::i1, 0, 
/*595*/           OPC_EmitInteger, MVT::i1, 0, 
/*598*/           OPC_EmitInteger, MVT::i1, 0, 
/*601*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*615*/         /*Scope*/ 8|128,2/*264*/, /*->881*/
/*617*/           OPC_CheckChild1Type, MVT::i32,
/*619*/           OPC_Scope, 44, /*->665*/ // 8 children in Scope
/*621*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*623*/             OPC_Scope, 19, /*->644*/ // 2 children in Scope
/*625*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*627*/               OPC_CheckPredicate, 11, // Predicate_load_param_exti8
/*629*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*631*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*634*/               OPC_EmitMergeInputChains1_0,
/*635*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*644*/             /*Scope*/ 19, /*->664*/
/*645*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*647*/               OPC_CheckPredicate, 11, // Predicate_load_param_exti16
/*649*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*651*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*654*/               OPC_EmitMergeInputChains1_0,
/*655*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*664*/             0, /*End of Scope*/
/*665*/           /*Scope*/ 19, /*->685*/
/*666*/             OPC_CheckPredicate, 1, // Predicate_load
/*668*/             OPC_CheckPredicate, 11, // Predicate_load_param
/*670*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*672*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*675*/             OPC_EmitMergeInputChains1_0,
/*676*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*685*/           /*Scope*/ 44, /*->730*/
/*686*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*688*/             OPC_Scope, 19, /*->709*/ // 2 children in Scope
/*690*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*692*/               OPC_CheckPredicate, 5, // Predicate_az_extloadi8_global
/*694*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*696*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*699*/               OPC_EmitMergeInputChains1_0,
/*700*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*709*/             /*Scope*/ 19, /*->729*/
/*710*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*712*/               OPC_CheckPredicate, 5, // Predicate_az_extloadi16_global
/*714*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*716*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*719*/               OPC_EmitMergeInputChains1_0,
/*720*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*729*/             0, /*End of Scope*/
/*730*/           /*Scope*/ 19, /*->750*/
/*731*/             OPC_CheckPredicate, 1, // Predicate_load
/*733*/             OPC_CheckPredicate, 5, // Predicate_global_load
/*735*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*737*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*740*/             OPC_EmitMergeInputChains1_0,
/*741*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*750*/           /*Scope*/ 44, /*->795*/
/*751*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*753*/             OPC_Scope, 19, /*->774*/ // 2 children in Scope
/*755*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*757*/               OPC_CheckPredicate, 11, // Predicate_load_param_exti8
/*759*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*761*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*764*/               OPC_EmitMergeInputChains1_0,
/*765*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*774*/             /*Scope*/ 19, /*->794*/
/*775*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*777*/               OPC_CheckPredicate, 11, // Predicate_load_param_exti16
/*779*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*781*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*784*/               OPC_EmitMergeInputChains1_0,
/*785*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*794*/             0, /*End of Scope*/
/*795*/           /*Scope*/ 19, /*->815*/
/*796*/             OPC_CheckPredicate, 1, // Predicate_load
/*798*/             OPC_CheckPredicate, 11, // Predicate_load_param
/*800*/             OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*802*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*805*/             OPC_EmitMergeInputChains1_0,
/*806*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*815*/           /*Scope*/ 44, /*->860*/
/*816*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*818*/             OPC_Scope, 19, /*->839*/ // 2 children in Scope
/*820*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*822*/               OPC_CheckPredicate, 5, // Predicate_az_extloadi8_global
/*824*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*826*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*829*/               OPC_EmitMergeInputChains1_0,
/*830*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*839*/             /*Scope*/ 19, /*->859*/
/*840*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*842*/               OPC_CheckPredicate, 5, // Predicate_az_extloadi16_global
/*844*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*846*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*849*/               OPC_EmitMergeInputChains1_0,
/*850*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*859*/             0, /*End of Scope*/
/*860*/           /*Scope*/ 19, /*->880*/
/*861*/             OPC_CheckPredicate, 1, // Predicate_load
/*863*/             OPC_CheckPredicate, 5, // Predicate_global_load
/*865*/             OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*867*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*870*/             OPC_EmitMergeInputChains1_0,
/*871*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*880*/           0, /*End of Scope*/
/*881*/         0, /*End of Scope*/
/*882*/       /*Scope*/ 13|128,1/*141*/, /*->1025*/
/*884*/         OPC_CaptureGlueInput,
/*885*/         OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*886*/         OPC_CheckPredicate, 12, // Predicate_si_ld_local
/*888*/         OPC_CheckType, MVT::i32,
/*890*/         OPC_Scope, 26, /*->918*/ // 5 children in Scope
/*892*/           OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*894*/           OPC_CheckPredicate, 13, // Predicate_si_sextload_local_i8
/*896*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*898*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*901*/           OPC_EmitMergeInputChains1_0,
/*902*/           OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*905*/           OPC_EmitInteger, MVT::i1, 0, 
/*908*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*918*/         /*Scope*/ 26, /*->945*/
/*919*/           OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*921*/           OPC_CheckPredicate, 13, // Predicate_si_az_extload_local_i8
/*923*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*925*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*928*/           OPC_EmitMergeInputChains1_0,
/*929*/           OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*932*/           OPC_EmitInteger, MVT::i1, 0, 
/*935*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*945*/         /*Scope*/ 26, /*->972*/
/*946*/           OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*948*/           OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i16
/*950*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*952*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*955*/           OPC_EmitMergeInputChains1_0,
/*956*/           OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*959*/           OPC_EmitInteger, MVT::i1, 0, 
/*962*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*972*/         /*Scope*/ 26, /*->999*/
/*973*/           OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*975*/           OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i16
/*977*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*979*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*982*/           OPC_EmitMergeInputChains1_0,
/*983*/           OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*986*/           OPC_EmitInteger, MVT::i1, 0, 
/*989*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*999*/         /*Scope*/ 24, /*->1024*/
/*1000*/          OPC_CheckPredicate, 15, // Predicate_si_load_local
/*1002*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1004*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1007*/          OPC_EmitMergeInputChains1_0,
/*1008*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1011*/          OPC_EmitInteger, MVT::i1, 0, 
/*1014*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1024*/        0, /*End of Scope*/
/*1025*/      /*Scope*/ 14|128,5/*654*/, /*->1681*/
/*1027*/        OPC_RecordChild1, // #1 = $addr
/*1028*/        OPC_Scope, 28|128,1/*156*/, /*->1187*/ // 3 children in Scope
/*1031*/          OPC_CheckChild1Type, MVT::i64,
/*1033*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1035*/          OPC_CheckType, MVT::i32,
/*1037*/          OPC_Scope, 29, /*->1068*/ // 5 children in Scope
/*1039*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1041*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1043*/            OPC_CheckPredicate, 16, // Predicate_flat_az_extloadi8
/*1045*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1047*/            OPC_EmitMergeInputChains1_0,
/*1048*/            OPC_EmitInteger, MVT::i1, 0, 
/*1051*/            OPC_EmitInteger, MVT::i1, 0, 
/*1054*/            OPC_EmitInteger, MVT::i1, 0, 
/*1057*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1068*/          /*Scope*/ 29, /*->1098*/
/*1069*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1071*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1073*/            OPC_CheckPredicate, 16, // Predicate_flat_sextloadi8
/*1075*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1077*/            OPC_EmitMergeInputChains1_0,
/*1078*/            OPC_EmitInteger, MVT::i1, 0, 
/*1081*/            OPC_EmitInteger, MVT::i1, 0, 
/*1084*/            OPC_EmitInteger, MVT::i1, 0, 
/*1087*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1098*/          /*Scope*/ 29, /*->1128*/
/*1099*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1101*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1103*/            OPC_CheckPredicate, 16, // Predicate_flat_az_extloadi16
/*1105*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1107*/            OPC_EmitMergeInputChains1_0,
/*1108*/            OPC_EmitInteger, MVT::i1, 0, 
/*1111*/            OPC_EmitInteger, MVT::i1, 0, 
/*1114*/            OPC_EmitInteger, MVT::i1, 0, 
/*1117*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_flat_az_extloadi16>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1128*/          /*Scope*/ 29, /*->1158*/
/*1129*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1131*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1133*/            OPC_CheckPredicate, 16, // Predicate_flat_sextloadi16
/*1135*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1137*/            OPC_EmitMergeInputChains1_0,
/*1138*/            OPC_EmitInteger, MVT::i1, 0, 
/*1141*/            OPC_EmitInteger, MVT::i1, 0, 
/*1144*/            OPC_EmitInteger, MVT::i1, 0, 
/*1147*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_flat_sextloadi16>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1158*/          /*Scope*/ 27, /*->1186*/
/*1159*/            OPC_CheckPredicate, 1, // Predicate_load
/*1161*/            OPC_CheckPredicate, 16, // Predicate_flat_load
/*1163*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1165*/            OPC_EmitMergeInputChains1_0,
/*1166*/            OPC_EmitInteger, MVT::i1, 0, 
/*1169*/            OPC_EmitInteger, MVT::i1, 0, 
/*1172*/            OPC_EmitInteger, MVT::i1, 0, 
/*1175*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1186*/          0, /*End of Scope*/
/*1187*/        /*Scope*/ 113|128,1/*241*/, /*->1430*/
/*1189*/          OPC_CheckChild1Type, MVT::i32,
/*1191*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1193*/          OPC_CheckType, MVT::i32,
/*1195*/          OPC_Scope, 44, /*->1241*/ // 5 children in Scope
/*1197*/            OPC_CheckPredicate, 1, // Predicate_load
/*1199*/            OPC_CheckPredicate, 17, // Predicate_local_load
/*1201*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1203*/            OPC_EmitMergeInputChains1_0,
/*1204*/            OPC_EmitInteger, MVT::i32, 0, 
/*1207*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1219*/            OPC_EmitInteger, MVT::i32, 1, 
/*1222*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1225*/            OPC_EmitInteger, MVT::i32, 0, 
/*1228*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*1241*/          /*Scope*/ 46, /*->1288*/
/*1242*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1244*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1246*/            OPC_CheckPredicate, 17, // Predicate_sextloadi8_local
/*1248*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1250*/            OPC_EmitMergeInputChains1_0,
/*1251*/            OPC_EmitInteger, MVT::i32, 0, 
/*1254*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1266*/            OPC_EmitInteger, MVT::i32, 1, 
/*1269*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1272*/            OPC_EmitInteger, MVT::i32, 0, 
/*1275*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*1288*/          /*Scope*/ 46, /*->1335*/
/*1289*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1291*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1293*/            OPC_CheckPredicate, 17, // Predicate_az_extloadi8_local
/*1295*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1297*/            OPC_EmitMergeInputChains1_0,
/*1298*/            OPC_EmitInteger, MVT::i32, 0, 
/*1301*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1313*/            OPC_EmitInteger, MVT::i32, 1, 
/*1316*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1319*/            OPC_EmitInteger, MVT::i32, 0, 
/*1322*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*1335*/          /*Scope*/ 46, /*->1382*/
/*1336*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1338*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1340*/            OPC_CheckPredicate, 17, // Predicate_sextloadi16_local
/*1342*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1344*/            OPC_EmitMergeInputChains1_0,
/*1345*/            OPC_EmitInteger, MVT::i32, 0, 
/*1348*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1360*/            OPC_EmitInteger, MVT::i32, 1, 
/*1363*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1366*/            OPC_EmitInteger, MVT::i32, 0, 
/*1369*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*1382*/          /*Scope*/ 46, /*->1429*/
/*1383*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1385*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1387*/            OPC_CheckPredicate, 17, // Predicate_az_extloadi16_local
/*1389*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1391*/            OPC_EmitMergeInputChains1_0,
/*1392*/            OPC_EmitInteger, MVT::i32, 0, 
/*1395*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1407*/            OPC_EmitInteger, MVT::i32, 1, 
/*1410*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1413*/            OPC_EmitInteger, MVT::i32, 0, 
/*1416*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*1429*/          0, /*End of Scope*/
/*1430*/        /*Scope*/ 120|128,1/*248*/, /*->1680*/
/*1432*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1434*/          OPC_CheckPredicate, 1, // Predicate_load
/*1436*/          OPC_CheckPredicate, 2, // Predicate_smrd_load
/*1438*/          OPC_SwitchType /*5 cases */, 46, MVT::v2i32,// ->1487
/*1441*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1443*/            OPC_Scope, 13, /*->1458*/ // 3 children in Scope
/*1445*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*1448*/              OPC_EmitMergeInputChains1_0,
/*1449*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*1458*/            /*Scope*/ 13, /*->1472*/
/*1459*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*1462*/              OPC_EmitMergeInputChains1_0,
/*1463*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*1472*/            /*Scope*/ 13, /*->1486*/
/*1473*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*1476*/              OPC_EmitMergeInputChains1_0,
/*1477*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*1486*/            0, /*End of Scope*/
/*1487*/          /*SwitchType*/ 46, MVT::v4i32,// ->1535
/*1489*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1491*/            OPC_Scope, 13, /*->1506*/ // 3 children in Scope
/*1493*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*1496*/              OPC_EmitMergeInputChains1_0,
/*1497*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*1506*/            /*Scope*/ 13, /*->1520*/
/*1507*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*1510*/              OPC_EmitMergeInputChains1_0,
/*1511*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*1520*/            /*Scope*/ 13, /*->1534*/
/*1521*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*1524*/              OPC_EmitMergeInputChains1_0,
/*1525*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*1534*/            0, /*End of Scope*/
/*1535*/          /*SwitchType*/ 46, MVT::v32i8,// ->1583
/*1537*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1539*/            OPC_Scope, 13, /*->1554*/ // 3 children in Scope
/*1541*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*1544*/              OPC_EmitMergeInputChains1_0,
/*1545*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v32i8 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, ?:i32:$offset)
/*1554*/            /*Scope*/ 13, /*->1568*/
/*1555*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*1558*/              OPC_EmitMergeInputChains1_0,
/*1559*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v32i8 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, ?:i32:$offset)
/*1568*/            /*Scope*/ 13, /*->1582*/
/*1569*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*1572*/              OPC_EmitMergeInputChains1_0,
/*1573*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v32i8 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM_ci:v32i8 ?:i64:$sbase, ?:i32:$offset)
/*1582*/            0, /*End of Scope*/
/*1583*/          /*SwitchType*/ 46, MVT::v8i32,// ->1631
/*1585*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1587*/            OPC_Scope, 13, /*->1602*/ // 3 children in Scope
/*1589*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*1592*/              OPC_EmitMergeInputChains1_0,
/*1593*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*1602*/            /*Scope*/ 13, /*->1616*/
/*1603*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*1606*/              OPC_EmitMergeInputChains1_0,
/*1607*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*1616*/            /*Scope*/ 13, /*->1630*/
/*1617*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*1620*/              OPC_EmitMergeInputChains1_0,
/*1621*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*1630*/            0, /*End of Scope*/
/*1631*/          /*SwitchType*/ 46, MVT::v16i32,// ->1679
/*1633*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1635*/            OPC_Scope, 13, /*->1650*/ // 3 children in Scope
/*1637*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*1640*/              OPC_EmitMergeInputChains1_0,
/*1641*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*1650*/            /*Scope*/ 13, /*->1664*/
/*1651*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*1654*/              OPC_EmitMergeInputChains1_0,
/*1655*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*1664*/            /*Scope*/ 13, /*->1678*/
/*1665*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*1668*/              OPC_EmitMergeInputChains1_0,
/*1669*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*1678*/            0, /*End of Scope*/
/*1679*/          0, // EndSwitchType
/*1680*/        0, /*End of Scope*/
/*1681*/      /*Scope*/ 32, /*->1714*/
/*1682*/        OPC_CaptureGlueInput,
/*1683*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*1684*/        OPC_CheckPredicate, 12, // Predicate_si_ld_local
/*1686*/        OPC_CheckPredicate, 15, // Predicate_si_load_local
/*1688*/        OPC_CheckPredicate, 18, // Predicate_si_load_local_align8
/*1690*/        OPC_CheckType, MVT::v2i32,
/*1692*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1694*/        OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1697*/        OPC_EmitMergeInputChains1_0,
/*1698*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1701*/        OPC_EmitInteger, MVT::i1, 0, 
/*1704*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1714*/      /*Scope*/ 37|128,1/*165*/, /*->1881*/
/*1716*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*1717*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1719*/        OPC_CheckPredicate, 1, // Predicate_load
/*1721*/        OPC_Scope, 90, /*->1813*/ // 2 children in Scope
/*1723*/          OPC_CheckPredicate, 8, // Predicate_mubuf_load
/*1725*/          OPC_SwitchType /*2 cases */, 41, MVT::v2i32,// ->1769
/*1728*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1730*/            OPC_Scope, 18, /*->1750*/ // 2 children in Scope
/*1732*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*1735*/              OPC_EmitMergeInputChains1_0,
/*1736*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1750*/            /*Scope*/ 17, /*->1768*/
/*1751*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*1754*/              OPC_EmitMergeInputChains1_0,
/*1755*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1768*/            0, /*End of Scope*/
/*1769*/          /*SwitchType*/ 41, MVT::v4i32,// ->1812
/*1771*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1773*/            OPC_Scope, 18, /*->1793*/ // 2 children in Scope
/*1775*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*1778*/              OPC_EmitMergeInputChains1_0,
/*1779*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1793*/            /*Scope*/ 17, /*->1811*/
/*1794*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*1797*/              OPC_EmitMergeInputChains1_0,
/*1798*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1811*/            0, /*End of Scope*/
/*1812*/          0, // EndSwitchType
/*1813*/        /*Scope*/ 66, /*->1880*/
/*1814*/          OPC_CheckPredicate, 10, // Predicate_load_private
/*1816*/          OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1848
/*1819*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1821*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*1824*/            OPC_EmitMergeInputChains1_0,
/*1825*/            OPC_EmitInteger, MVT::i1, 0, 
/*1828*/            OPC_EmitInteger, MVT::i1, 0, 
/*1831*/            OPC_EmitInteger, MVT::i1, 0, 
/*1834*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1848*/          /*SwitchType*/ 29, MVT::v4i32,// ->1879
/*1850*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1852*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*1855*/            OPC_EmitMergeInputChains1_0,
/*1856*/            OPC_EmitInteger, MVT::i1, 0, 
/*1859*/            OPC_EmitInteger, MVT::i1, 0, 
/*1862*/            OPC_EmitInteger, MVT::i1, 0, 
/*1865*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1879*/          0, // EndSwitchType
/*1880*/        0, /*End of Scope*/
/*1881*/      /*Scope*/ 28, /*->1910*/
/*1882*/        OPC_CaptureGlueInput,
/*1883*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*1884*/        OPC_CheckPredicate, 12, // Predicate_si_ld_local
/*1886*/        OPC_CheckPredicate, 15, // Predicate_si_load_local
/*1888*/        OPC_CheckType, MVT::v2i32,
/*1890*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1892*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*1895*/        OPC_EmitMergeInputChains1_0,
/*1896*/        OPC_EmitInteger, MVT::i1, 0, 
/*1899*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*1910*/      /*Scope*/ 102|128,1/*230*/, /*->2142*/
/*1912*/        OPC_RecordChild1, // #1 = $src_gpr
/*1913*/        OPC_Scope, 36|128,1/*164*/, /*->2080*/ // 2 children in Scope
/*1916*/          OPC_CheckChild1Type, MVT::i32,
/*1918*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1920*/          OPC_CheckPredicate, 1, // Predicate_load
/*1922*/          OPC_Scope, 38, /*->1962*/ // 4 children in Scope
/*1924*/            OPC_CheckPredicate, 11, // Predicate_load_param
/*1926*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->1944
/*1929*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1931*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1934*/              OPC_EmitMergeInputChains1_0,
/*1935*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*1944*/            /*SwitchType*/ 15, MVT::v4i32,// ->1961
/*1946*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1948*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1951*/              OPC_EmitMergeInputChains1_0,
/*1952*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*1961*/            0, // EndSwitchType
/*1962*/          /*Scope*/ 38, /*->2001*/
/*1963*/            OPC_CheckPredicate, 5, // Predicate_global_load
/*1965*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->1983
/*1968*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1970*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1973*/              OPC_EmitMergeInputChains1_0,
/*1974*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*1983*/            /*SwitchType*/ 15, MVT::v4i32,// ->2000
/*1985*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1987*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1990*/              OPC_EmitMergeInputChains1_0,
/*1991*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*2000*/            0, // EndSwitchType
/*2001*/          /*Scope*/ 38, /*->2040*/
/*2002*/            OPC_CheckPredicate, 11, // Predicate_load_param
/*2004*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->2022
/*2007*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2009*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2012*/              OPC_EmitMergeInputChains1_0,
/*2013*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*2022*/            /*SwitchType*/ 15, MVT::v4i32,// ->2039
/*2024*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2026*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2029*/              OPC_EmitMergeInputChains1_0,
/*2030*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*2039*/            0, // EndSwitchType
/*2040*/          /*Scope*/ 38, /*->2079*/
/*2041*/            OPC_CheckPredicate, 5, // Predicate_global_load
/*2043*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->2061
/*2046*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2048*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2051*/              OPC_EmitMergeInputChains1_0,
/*2052*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*2061*/            /*SwitchType*/ 15, MVT::v4i32,// ->2078
/*2063*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2065*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2068*/              OPC_EmitMergeInputChains1_0,
/*2069*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*2078*/            0, // EndSwitchType
/*2079*/          0, /*End of Scope*/
/*2080*/        /*Scope*/ 60, /*->2141*/
/*2081*/          OPC_CheckChild1Type, MVT::i64,
/*2083*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2085*/          OPC_CheckPredicate, 1, // Predicate_load
/*2087*/          OPC_CheckPredicate, 16, // Predicate_flat_load
/*2089*/          OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->2115
/*2092*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*2094*/            OPC_EmitMergeInputChains1_0,
/*2095*/            OPC_EmitInteger, MVT::i1, 0, 
/*2098*/            OPC_EmitInteger, MVT::i1, 0, 
/*2101*/            OPC_EmitInteger, MVT::i1, 0, 
/*2104*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v2i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2115*/          /*SwitchType*/ 23, MVT::v4i32,// ->2140
/*2117*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*2119*/            OPC_EmitMergeInputChains1_0,
/*2120*/            OPC_EmitInteger, MVT::i1, 0, 
/*2123*/            OPC_EmitInteger, MVT::i1, 0, 
/*2126*/            OPC_EmitInteger, MVT::i1, 0, 
/*2129*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v4i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2140*/          0, // EndSwitchType
/*2141*/        0, /*End of Scope*/
/*2142*/      0, /*End of Scope*/
/*2143*/    /*SwitchOpcode*/ 108|128,8/*1132*/, TARGET_VAL(ISD::STORE),// ->3279
/*2147*/      OPC_RecordMemRef,
/*2148*/      OPC_RecordNode, // #0 = 'SIst_local' chained node
/*2149*/      OPC_Scope, 33, /*->2184*/ // 4 children in Scope
/*2151*/        OPC_CaptureGlueInput,
/*2152*/        OPC_RecordChild1, // #1 = $value
/*2153*/        OPC_CheckChild1Type, MVT::v2i32,
/*2155*/        OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*2156*/        OPC_CheckPredicate, 19, // Predicate_si_st_local
/*2158*/        OPC_CheckPredicate, 20, // Predicate_si_store_local
/*2160*/        OPC_CheckPredicate, 18, // Predicate_si_store_local_align8
/*2162*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2164*/        OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2167*/        OPC_EmitMergeInputChains1_0,
/*2168*/        OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2171*/        OPC_EmitInteger, MVT::i1, 0, 
/*2174*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2184*/      /*Scope*/ 64|128,3/*448*/, /*->2634*/
/*2186*/        OPC_RecordChild1, // #1 = $vdata
/*2187*/        OPC_Scope, 15|128,2/*271*/, /*->2461*/ // 3 children in Scope
/*2190*/          OPC_CheckChild1Type, MVT::i32,
/*2192*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2193*/          OPC_CheckPredicate, 21, // Predicate_unindexedstore
/*2195*/          OPC_Scope, 54, /*->2251*/ // 6 children in Scope
/*2197*/            OPC_CheckPredicate, 22, // Predicate_truncstore
/*2199*/            OPC_Scope, 24, /*->2225*/ // 2 children in Scope
/*2201*/              OPC_CheckPredicate, 23, // Predicate_truncstorei8
/*2203*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8_global
/*2205*/              OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2207*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2210*/              OPC_EmitMergeInputChains1_0,
/*2211*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2225*/            /*Scope*/ 24, /*->2250*/
/*2226*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16
/*2228*/              OPC_CheckPredicate, 24, // Predicate_truncstorei16_global
/*2230*/              OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2232*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2235*/              OPC_EmitMergeInputChains1_0,
/*2236*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2250*/            0, /*End of Scope*/
/*2251*/          /*Scope*/ 24, /*->2276*/
/*2252*/            OPC_CheckPredicate, 26, // Predicate_store
/*2254*/            OPC_CheckPredicate, 27, // Predicate_global_store
/*2256*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2258*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2261*/            OPC_EmitMergeInputChains1_0,
/*2262*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2276*/          /*Scope*/ 52, /*->2329*/
/*2277*/            OPC_CheckPredicate, 22, // Predicate_truncstore
/*2279*/            OPC_Scope, 23, /*->2304*/ // 2 children in Scope
/*2281*/              OPC_CheckPredicate, 23, // Predicate_truncstorei8
/*2283*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8_global
/*2285*/              OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2287*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2290*/              OPC_EmitMergeInputChains1_0,
/*2291*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2304*/            /*Scope*/ 23, /*->2328*/
/*2305*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16
/*2307*/              OPC_CheckPredicate, 24, // Predicate_truncstorei16_global
/*2309*/              OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2311*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2314*/              OPC_EmitMergeInputChains1_0,
/*2315*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2328*/            0, /*End of Scope*/
/*2329*/          /*Scope*/ 23, /*->2353*/
/*2330*/            OPC_CheckPredicate, 26, // Predicate_store
/*2332*/            OPC_CheckPredicate, 27, // Predicate_global_store
/*2334*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2336*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2339*/            OPC_EmitMergeInputChains1_0,
/*2340*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2353*/          /*Scope*/ 72, /*->2426*/
/*2354*/            OPC_CheckPredicate, 22, // Predicate_truncstore
/*2356*/            OPC_Scope, 33, /*->2391*/ // 2 children in Scope
/*2358*/              OPC_CheckPredicate, 23, // Predicate_truncstorei8
/*2360*/              OPC_CheckPredicate, 10, // Predicate_truncstorei8_private
/*2362*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2364*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2367*/              OPC_EmitMergeInputChains1_0,
/*2368*/              OPC_EmitInteger, MVT::i1, 0, 
/*2371*/              OPC_EmitInteger, MVT::i1, 0, 
/*2374*/              OPC_EmitInteger, MVT::i1, 0, 
/*2377*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2391*/            /*Scope*/ 33, /*->2425*/
/*2392*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16
/*2394*/              OPC_CheckPredicate, 10, // Predicate_truncstorei16_private
/*2396*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2398*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2401*/              OPC_EmitMergeInputChains1_0,
/*2402*/              OPC_EmitInteger, MVT::i1, 0, 
/*2405*/              OPC_EmitInteger, MVT::i1, 0, 
/*2408*/              OPC_EmitInteger, MVT::i1, 0, 
/*2411*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2425*/            0, /*End of Scope*/
/*2426*/          /*Scope*/ 33, /*->2460*/
/*2427*/            OPC_CheckPredicate, 26, // Predicate_store
/*2429*/            OPC_CheckPredicate, 10, // Predicate_store_private
/*2431*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2433*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2436*/            OPC_EmitMergeInputChains1_0,
/*2437*/            OPC_EmitInteger, MVT::i1, 0, 
/*2440*/            OPC_EmitInteger, MVT::i1, 0, 
/*2443*/            OPC_EmitInteger, MVT::i1, 0, 
/*2446*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2460*/          0, /*End of Scope*/
/*2461*/        /*Scope*/ 85, /*->2547*/
/*2462*/          OPC_CheckChild1Type, MVT::v2i32,
/*2464*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2465*/          OPC_CheckPredicate, 21, // Predicate_unindexedstore
/*2467*/          OPC_CheckPredicate, 26, // Predicate_store
/*2469*/          OPC_Scope, 43, /*->2514*/ // 2 children in Scope
/*2471*/            OPC_CheckPredicate, 27, // Predicate_global_store
/*2473*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2475*/            OPC_Scope, 18, /*->2495*/ // 2 children in Scope
/*2477*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2480*/              OPC_EmitMergeInputChains1_0,
/*2481*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2495*/            /*Scope*/ 17, /*->2513*/
/*2496*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2499*/              OPC_EmitMergeInputChains1_0,
/*2500*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2513*/            0, /*End of Scope*/
/*2514*/          /*Scope*/ 31, /*->2546*/
/*2515*/            OPC_CheckPredicate, 10, // Predicate_store_private
/*2517*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2519*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2522*/            OPC_EmitMergeInputChains1_0,
/*2523*/            OPC_EmitInteger, MVT::i1, 0, 
/*2526*/            OPC_EmitInteger, MVT::i1, 0, 
/*2529*/            OPC_EmitInteger, MVT::i1, 0, 
/*2532*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2546*/          0, /*End of Scope*/
/*2547*/        /*Scope*/ 85, /*->2633*/
/*2548*/          OPC_CheckChild1Type, MVT::v4i32,
/*2550*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2551*/          OPC_CheckPredicate, 21, // Predicate_unindexedstore
/*2553*/          OPC_CheckPredicate, 26, // Predicate_store
/*2555*/          OPC_Scope, 43, /*->2600*/ // 2 children in Scope
/*2557*/            OPC_CheckPredicate, 27, // Predicate_global_store
/*2559*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2561*/            OPC_Scope, 18, /*->2581*/ // 2 children in Scope
/*2563*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2566*/              OPC_EmitMergeInputChains1_0,
/*2567*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2581*/            /*Scope*/ 17, /*->2599*/
/*2582*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2585*/              OPC_EmitMergeInputChains1_0,
/*2586*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2599*/            0, /*End of Scope*/
/*2600*/          /*Scope*/ 31, /*->2632*/
/*2601*/            OPC_CheckPredicate, 10, // Predicate_store_private
/*2603*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2605*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2608*/            OPC_EmitMergeInputChains1_0,
/*2609*/            OPC_EmitInteger, MVT::i1, 0, 
/*2612*/            OPC_EmitInteger, MVT::i1, 0, 
/*2615*/            OPC_EmitInteger, MVT::i1, 0, 
/*2618*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2632*/          0, /*End of Scope*/
/*2633*/        0, /*End of Scope*/
/*2634*/      /*Scope*/ 17|128,1/*145*/, /*->2781*/
/*2636*/        OPC_CaptureGlueInput,
/*2637*/        OPC_RecordChild1, // #1 = $value
/*2638*/        OPC_Scope, 52, /*->2692*/ // 2 children in Scope
/*2640*/          OPC_CheckChild1Type, MVT::v2i32,
/*2642*/          OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*2643*/          OPC_CheckPredicate, 19, // Predicate_si_st_local
/*2645*/          OPC_CheckPredicate, 20, // Predicate_si_store_local
/*2647*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2649*/          OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*2652*/          OPC_EmitMergeInputChains1_0,
/*2653*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*2656*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*2665*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*2668*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*2677*/          OPC_EmitInteger, MVT::i1, 0, 
/*2680*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                  // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*2692*/        /*Scope*/ 87, /*->2780*/
/*2693*/          OPC_CheckChild1Type, MVT::i32,
/*2695*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*2696*/          OPC_CheckPredicate, 19, // Predicate_si_st_local
/*2698*/          OPC_Scope, 54, /*->2754*/ // 2 children in Scope
/*2700*/            OPC_CheckPredicate, 22, // Predicate_si_truncstore_local
/*2702*/            OPC_Scope, 24, /*->2728*/ // 2 children in Scope
/*2704*/              OPC_CheckPredicate, 23, // Predicate_si_truncstore_local_i8
/*2706*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2708*/              OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2711*/              OPC_EmitMergeInputChains1_0,
/*2712*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2715*/              OPC_EmitInteger, MVT::i1, 0, 
/*2718*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2728*/            /*Scope*/ 24, /*->2753*/
/*2729*/              OPC_CheckPredicate, 25, // Predicate_si_truncstore_local_i16
/*2731*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2733*/              OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2736*/              OPC_EmitMergeInputChains1_0,
/*2737*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2740*/              OPC_EmitInteger, MVT::i1, 0, 
/*2743*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2753*/            0, /*End of Scope*/
/*2754*/          /*Scope*/ 24, /*->2779*/
/*2755*/            OPC_CheckPredicate, 20, // Predicate_si_store_local
/*2757*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2759*/            OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2762*/            OPC_EmitMergeInputChains1_0,
/*2763*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2766*/            OPC_EmitInteger, MVT::i1, 0, 
/*2769*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2779*/          0, /*End of Scope*/
/*2780*/        0, /*End of Scope*/
/*2781*/      /*Scope*/ 111|128,3/*495*/, /*->3278*/
/*2783*/        OPC_RecordChild1, // #1 = $src1
/*2784*/        OPC_Scope, 80|128,2/*336*/, /*->3123*/ // 3 children in Scope
/*2787*/          OPC_CheckChild1Type, MVT::i32,
/*2789*/          OPC_RecordChild2, // #2 = $src0
/*2790*/          OPC_Scope, 105|128,1/*233*/, /*->3026*/ // 2 children in Scope
/*2793*/            OPC_CheckChild2Type, MVT::i32,
/*2795*/            OPC_CheckPredicate, 21, // Predicate_unindexedstore
/*2797*/            OPC_Scope, 61, /*->2860*/ // 3 children in Scope
/*2799*/              OPC_CheckPredicate, 26, // Predicate_store
/*2801*/              OPC_CheckPredicate, 28, // Predicate_local_store
/*2803*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2805*/              OPC_EmitMergeInputChains1_0,
/*2806*/              OPC_EmitInteger, MVT::i32, 0, 
/*2809*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2821*/              OPC_EmitInteger, MVT::i32, 0, 
/*2824*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2836*/              OPC_EmitInteger, MVT::i32, 1, 
/*2839*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2842*/              OPC_EmitInteger, MVT::i32, 0, 
/*2845*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*2860*/            /*Scope*/ 0|128,1/*128*/, /*->2990*/
/*2862*/              OPC_CheckPredicate, 22, // Predicate_truncstore
/*2864*/              OPC_Scope, 61, /*->2927*/ // 2 children in Scope
/*2866*/                OPC_CheckPredicate, 23, // Predicate_truncstorei8
/*2868*/                OPC_CheckPredicate, 28, // Predicate_truncstorei8_local
/*2870*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2872*/                OPC_EmitMergeInputChains1_0,
/*2873*/                OPC_EmitInteger, MVT::i32, 0, 
/*2876*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2888*/                OPC_EmitInteger, MVT::i32, 0, 
/*2891*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2903*/                OPC_EmitInteger, MVT::i32, 1, 
/*2906*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2909*/                OPC_EmitInteger, MVT::i32, 0, 
/*2912*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*2927*/              /*Scope*/ 61, /*->2989*/
/*2928*/                OPC_CheckPredicate, 25, // Predicate_truncstorei16
/*2930*/                OPC_CheckPredicate, 28, // Predicate_truncstorei16_local
/*2932*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2934*/                OPC_EmitMergeInputChains1_0,
/*2935*/                OPC_EmitInteger, MVT::i32, 0, 
/*2938*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2950*/                OPC_EmitInteger, MVT::i32, 0, 
/*2953*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2965*/                OPC_EmitInteger, MVT::i32, 1, 
/*2968*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2971*/                OPC_EmitInteger, MVT::i32, 0, 
/*2974*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*2989*/              0, /*End of Scope*/
/*2990*/            /*Scope*/ 34, /*->3025*/
/*2991*/              OPC_CheckPredicate, 26, // Predicate_store
/*2993*/              OPC_CheckPredicate, 27, // Predicate_global_store
/*2995*/              OPC_Scope, 11, /*->3008*/ // 2 children in Scope
/*2997*/                OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2999*/                OPC_EmitMergeInputChains1_0,
/*3000*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3008*/              /*Scope*/ 15, /*->3024*/
/*3009*/                OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3011*/                OPC_EmitMergeInputChains1_0,
/*3012*/                OPC_EmitInteger, MVT::i32, 0, 
/*3015*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3024*/              0, /*End of Scope*/
/*3025*/            0, /*End of Scope*/
/*3026*/          /*Scope*/ 95, /*->3122*/
/*3027*/            OPC_CheckChild2Type, MVT::i64,
/*3029*/            OPC_CheckPredicate, 21, // Predicate_unindexedstore
/*3031*/            OPC_Scope, 60, /*->3093*/ // 2 children in Scope
/*3033*/              OPC_CheckPredicate, 22, // Predicate_truncstore
/*3035*/              OPC_Scope, 27, /*->3064*/ // 2 children in Scope
/*3037*/                OPC_CheckPredicate, 23, // Predicate_truncstorei8
/*3039*/                OPC_CheckPredicate, 29, // Predicate_flat_truncstorei8
/*3041*/                OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3043*/                OPC_EmitMergeInputChains1_0,
/*3044*/                OPC_EmitInteger, MVT::i1, 0, 
/*3047*/                OPC_EmitInteger, MVT::i1, 0, 
/*3050*/                OPC_EmitInteger, MVT::i1, 0, 
/*3053*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3064*/              /*Scope*/ 27, /*->3092*/
/*3065*/                OPC_CheckPredicate, 25, // Predicate_truncstorei16
/*3067*/                OPC_CheckPredicate, 29, // Predicate_flat_truncstorei16
/*3069*/                OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3071*/                OPC_EmitMergeInputChains1_0,
/*3072*/                OPC_EmitInteger, MVT::i1, 0, 
/*3075*/                OPC_EmitInteger, MVT::i1, 0, 
/*3078*/                OPC_EmitInteger, MVT::i1, 0, 
/*3081*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_flat_truncstorei16>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3092*/              0, /*End of Scope*/
/*3093*/            /*Scope*/ 27, /*->3121*/
/*3094*/              OPC_CheckPredicate, 26, // Predicate_store
/*3096*/              OPC_CheckPredicate, 29, // Predicate_flat_store
/*3098*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3100*/              OPC_EmitMergeInputChains1_0,
/*3101*/              OPC_EmitInteger, MVT::i1, 0, 
/*3104*/              OPC_EmitInteger, MVT::i1, 0, 
/*3107*/              OPC_EmitInteger, MVT::i1, 0, 
/*3110*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3121*/            0, /*End of Scope*/
/*3122*/          0, /*End of Scope*/
/*3123*/        /*Scope*/ 76, /*->3200*/
/*3124*/          OPC_CheckChild1Type, MVT::v2i32,
/*3126*/          OPC_RecordChild2, // #2 = $index_gpr
/*3127*/          OPC_Scope, 38, /*->3167*/ // 2 children in Scope
/*3129*/            OPC_CheckChild2Type, MVT::i32,
/*3131*/            OPC_CheckPredicate, 21, // Predicate_unindexedstore
/*3133*/            OPC_CheckPredicate, 26, // Predicate_store
/*3135*/            OPC_CheckPredicate, 27, // Predicate_global_store
/*3137*/            OPC_Scope, 11, /*->3150*/ // 2 children in Scope
/*3139*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*3141*/              OPC_EmitMergeInputChains1_0,
/*3142*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*3150*/            /*Scope*/ 15, /*->3166*/
/*3151*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3153*/              OPC_EmitMergeInputChains1_0,
/*3154*/              OPC_EmitInteger, MVT::i32, 0, 
/*3157*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*3166*/            0, /*End of Scope*/
/*3167*/          /*Scope*/ 31, /*->3199*/
/*3168*/            OPC_CheckChild2Type, MVT::i64,
/*3170*/            OPC_CheckPredicate, 21, // Predicate_unindexedstore
/*3172*/            OPC_CheckPredicate, 26, // Predicate_store
/*3174*/            OPC_CheckPredicate, 29, // Predicate_flat_store
/*3176*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3178*/            OPC_EmitMergeInputChains1_0,
/*3179*/            OPC_EmitInteger, MVT::i1, 0, 
/*3182*/            OPC_EmitInteger, MVT::i1, 0, 
/*3185*/            OPC_EmitInteger, MVT::i1, 0, 
/*3188*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (st v2i32:v2i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3199*/          0, /*End of Scope*/
/*3200*/        /*Scope*/ 76, /*->3277*/
/*3201*/          OPC_CheckChild1Type, MVT::v4i32,
/*3203*/          OPC_RecordChild2, // #2 = $index_gpr
/*3204*/          OPC_Scope, 38, /*->3244*/ // 2 children in Scope
/*3206*/            OPC_CheckChild2Type, MVT::i32,
/*3208*/            OPC_CheckPredicate, 21, // Predicate_unindexedstore
/*3210*/            OPC_CheckPredicate, 26, // Predicate_store
/*3212*/            OPC_CheckPredicate, 27, // Predicate_global_store
/*3214*/            OPC_Scope, 11, /*->3227*/ // 2 children in Scope
/*3216*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*3218*/              OPC_EmitMergeInputChains1_0,
/*3219*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*3227*/            /*Scope*/ 15, /*->3243*/
/*3228*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3230*/              OPC_EmitMergeInputChains1_0,
/*3231*/              OPC_EmitInteger, MVT::i32, 0, 
/*3234*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*3243*/            0, /*End of Scope*/
/*3244*/          /*Scope*/ 31, /*->3276*/
/*3245*/            OPC_CheckChild2Type, MVT::i64,
/*3247*/            OPC_CheckPredicate, 21, // Predicate_unindexedstore
/*3249*/            OPC_CheckPredicate, 26, // Predicate_store
/*3251*/            OPC_CheckPredicate, 29, // Predicate_flat_store
/*3253*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3255*/            OPC_EmitMergeInputChains1_0,
/*3256*/            OPC_EmitInteger, MVT::i1, 0, 
/*3259*/            OPC_EmitInteger, MVT::i1, 0, 
/*3262*/            OPC_EmitInteger, MVT::i1, 0, 
/*3265*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3276*/          0, /*End of Scope*/
/*3277*/        0, /*End of Scope*/
/*3278*/      0, /*End of Scope*/
/*3279*/    /*SwitchOpcode*/ 64|128,6/*832*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->4115
/*3283*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*3284*/      OPC_Scope, 87|128,5/*727*/, /*->4014*/ // 6 children in Scope
/*3287*/        OPC_CheckChild1Integer, 81|128,48/*6225*/, 
/*3290*/        OPC_RecordChild2, // #1 = $rsrc
/*3291*/        OPC_CheckChild2Type, MVT::v4i32,
/*3293*/        OPC_Scope, 77, /*->3372*/ // 4 children in Scope
/*3295*/          OPC_MoveChild, 3,
/*3297*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3300*/          OPC_CheckType, MVT::i32,
/*3302*/          OPC_MoveParent,
/*3303*/          OPC_RecordChild4, // #2 = $soffset
/*3304*/          OPC_RecordChild5, // #3 = $offset
/*3305*/          OPC_MoveChild, 5,
/*3307*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3310*/          OPC_MoveParent,
/*3311*/          OPC_MoveChild, 6,
/*3313*/          OPC_CheckInteger, 0, 
/*3315*/          OPC_MoveParent,
/*3316*/          OPC_MoveChild, 7,
/*3318*/          OPC_CheckInteger, 0, 
/*3320*/          OPC_MoveParent,
/*3321*/          OPC_MoveChild, 8,
/*3323*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3326*/          OPC_RecordNode, // #4 = $glc
/*3327*/          OPC_MoveParent,
/*3328*/          OPC_MoveChild, 9,
/*3330*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3333*/          OPC_RecordNode, // #5 = $slc
/*3334*/          OPC_MoveParent,
/*3335*/          OPC_MoveChild, 10,
/*3337*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3340*/          OPC_RecordNode, // #6 = $tfe
/*3341*/          OPC_MoveParent,
/*3342*/          OPC_CheckType, MVT::i32,
/*3344*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3346*/          OPC_EmitMergeInputChains1_0,
/*3347*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3350*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*3353*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3356*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3359*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6225:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3372*/        /*Scope*/ 86|128,1/*214*/, /*->3588*/
/*3374*/          OPC_RecordChild3, // #2 = $vaddr
/*3375*/          OPC_Scope, 8|128,1/*136*/, /*->3514*/ // 2 children in Scope
/*3378*/            OPC_CheckChild3Type, MVT::i32,
/*3380*/            OPC_RecordChild4, // #3 = $soffset
/*3381*/            OPC_RecordChild5, // #4 = $offset
/*3382*/            OPC_MoveChild, 5,
/*3384*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3387*/            OPC_MoveParent,
/*3388*/            OPC_MoveChild, 6,
/*3390*/            OPC_Scope, 60, /*->3452*/ // 2 children in Scope
/*3392*/              OPC_CheckInteger, 1, 
/*3394*/              OPC_MoveParent,
/*3395*/              OPC_MoveChild, 7,
/*3397*/              OPC_CheckInteger, 0, 
/*3399*/              OPC_MoveParent,
/*3400*/              OPC_MoveChild, 8,
/*3402*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3405*/              OPC_RecordNode, // #5 = $glc
/*3406*/              OPC_MoveParent,
/*3407*/              OPC_MoveChild, 9,
/*3409*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3412*/              OPC_RecordNode, // #6 = $slc
/*3413*/              OPC_MoveParent,
/*3414*/              OPC_MoveChild, 10,
/*3416*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3419*/              OPC_RecordNode, // #7 = $tfe
/*3420*/              OPC_MoveParent,
/*3421*/              OPC_CheckType, MVT::i32,
/*3423*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3425*/              OPC_EmitMergeInputChains1_0,
/*3426*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3429*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3432*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3435*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3438*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6225:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3452*/            /*Scope*/ 60, /*->3513*/
/*3453*/              OPC_CheckInteger, 0, 
/*3455*/              OPC_MoveParent,
/*3456*/              OPC_MoveChild, 7,
/*3458*/              OPC_CheckInteger, 1, 
/*3460*/              OPC_MoveParent,
/*3461*/              OPC_MoveChild, 8,
/*3463*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3466*/              OPC_RecordNode, // #5 = $glc
/*3467*/              OPC_MoveParent,
/*3468*/              OPC_MoveChild, 9,
/*3470*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3473*/              OPC_RecordNode, // #6 = $slc
/*3474*/              OPC_MoveParent,
/*3475*/              OPC_MoveChild, 10,
/*3477*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3480*/              OPC_RecordNode, // #7 = $tfe
/*3481*/              OPC_MoveParent,
/*3482*/              OPC_CheckType, MVT::i32,
/*3484*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3486*/              OPC_EmitMergeInputChains1_0,
/*3487*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3490*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3493*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3496*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3499*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6225:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3513*/            0, /*End of Scope*/
/*3514*/          /*Scope*/ 72, /*->3587*/
/*3515*/            OPC_CheckChild3Type, MVT::v2i32,
/*3517*/            OPC_RecordChild4, // #3 = $soffset
/*3518*/            OPC_RecordChild5, // #4 = $offset
/*3519*/            OPC_MoveChild, 5,
/*3521*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3524*/            OPC_MoveParent,
/*3525*/            OPC_MoveChild, 6,
/*3527*/            OPC_CheckInteger, 1, 
/*3529*/            OPC_MoveParent,
/*3530*/            OPC_MoveChild, 7,
/*3532*/            OPC_CheckInteger, 1, 
/*3534*/            OPC_MoveParent,
/*3535*/            OPC_MoveChild, 8,
/*3537*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3540*/            OPC_RecordNode, // #5 = $glc
/*3541*/            OPC_MoveParent,
/*3542*/            OPC_MoveChild, 9,
/*3544*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3547*/            OPC_RecordNode, // #6 = $slc
/*3548*/            OPC_MoveParent,
/*3549*/            OPC_MoveChild, 10,
/*3551*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3554*/            OPC_RecordNode, // #7 = $tfe
/*3555*/            OPC_MoveParent,
/*3556*/            OPC_CheckType, MVT::i32,
/*3558*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3560*/            OPC_EmitMergeInputChains1_0,
/*3561*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3564*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3567*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3570*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3573*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6225:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3587*/          0, /*End of Scope*/
/*3588*/        /*Scope*/ 109, /*->3698*/
/*3589*/          OPC_MoveChild, 3,
/*3591*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3594*/          OPC_CheckType, MVT::i32,
/*3596*/          OPC_MoveParent,
/*3597*/          OPC_RecordChild4, // #2 = $soffset
/*3598*/          OPC_RecordChild5, // #3 = $offset
/*3599*/          OPC_MoveChild, 5,
/*3601*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3604*/          OPC_MoveParent,
/*3605*/          OPC_MoveChild, 6,
/*3607*/          OPC_CheckInteger, 0, 
/*3609*/          OPC_MoveParent,
/*3610*/          OPC_MoveChild, 7,
/*3612*/          OPC_CheckInteger, 0, 
/*3614*/          OPC_MoveParent,
/*3615*/          OPC_MoveChild, 8,
/*3617*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3620*/          OPC_RecordNode, // #4 = $glc
/*3621*/          OPC_MoveParent,
/*3622*/          OPC_MoveChild, 9,
/*3624*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3627*/          OPC_RecordNode, // #5 = $slc
/*3628*/          OPC_MoveParent,
/*3629*/          OPC_MoveChild, 10,
/*3631*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3634*/          OPC_RecordNode, // #6 = $tfe
/*3635*/          OPC_MoveParent,
/*3636*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->3667
/*3639*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3641*/            OPC_EmitMergeInputChains1_0,
/*3642*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3645*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*3648*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3651*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3654*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6225:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3667*/          /*SwitchType*/ 28, MVT::v4i32,// ->3697
/*3669*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3671*/            OPC_EmitMergeInputChains1_0,
/*3672*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3675*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*3678*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3681*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3684*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6225:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3697*/          0, // EndSwitchType
/*3698*/        /*Scope*/ 57|128,2/*313*/, /*->4013*/
/*3700*/          OPC_RecordChild3, // #2 = $vaddr
/*3701*/          OPC_Scope, 74|128,1/*202*/, /*->3906*/ // 2 children in Scope
/*3704*/            OPC_CheckChild3Type, MVT::i32,
/*3706*/            OPC_RecordChild4, // #3 = $soffset
/*3707*/            OPC_RecordChild5, // #4 = $offset
/*3708*/            OPC_MoveChild, 5,
/*3710*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3713*/            OPC_MoveParent,
/*3714*/            OPC_MoveChild, 6,
/*3716*/            OPC_Scope, 93, /*->3811*/ // 2 children in Scope
/*3718*/              OPC_CheckInteger, 1, 
/*3720*/              OPC_MoveParent,
/*3721*/              OPC_MoveChild, 7,
/*3723*/              OPC_CheckInteger, 0, 
/*3725*/              OPC_MoveParent,
/*3726*/              OPC_MoveChild, 8,
/*3728*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3731*/              OPC_RecordNode, // #5 = $glc
/*3732*/              OPC_MoveParent,
/*3733*/              OPC_MoveChild, 9,
/*3735*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3738*/              OPC_RecordNode, // #6 = $slc
/*3739*/              OPC_MoveParent,
/*3740*/              OPC_MoveChild, 10,
/*3742*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3745*/              OPC_RecordNode, // #7 = $tfe
/*3746*/              OPC_MoveParent,
/*3747*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->3779
/*3750*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3752*/                OPC_EmitMergeInputChains1_0,
/*3753*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3756*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3759*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3762*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3765*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6225:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3779*/              /*SwitchType*/ 29, MVT::v4i32,// ->3810
/*3781*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3783*/                OPC_EmitMergeInputChains1_0,
/*3784*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3787*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3790*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3793*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3796*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6225:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3810*/              0, // EndSwitchType
/*3811*/            /*Scope*/ 93, /*->3905*/
/*3812*/              OPC_CheckInteger, 0, 
/*3814*/              OPC_MoveParent,
/*3815*/              OPC_MoveChild, 7,
/*3817*/              OPC_CheckInteger, 1, 
/*3819*/              OPC_MoveParent,
/*3820*/              OPC_MoveChild, 8,
/*3822*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3825*/              OPC_RecordNode, // #5 = $glc
/*3826*/              OPC_MoveParent,
/*3827*/              OPC_MoveChild, 9,
/*3829*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3832*/              OPC_RecordNode, // #6 = $slc
/*3833*/              OPC_MoveParent,
/*3834*/              OPC_MoveChild, 10,
/*3836*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3839*/              OPC_RecordNode, // #7 = $tfe
/*3840*/              OPC_MoveParent,
/*3841*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->3873
/*3844*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3846*/                OPC_EmitMergeInputChains1_0,
/*3847*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3850*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3853*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3856*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3859*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6225:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3873*/              /*SwitchType*/ 29, MVT::v4i32,// ->3904
/*3875*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3877*/                OPC_EmitMergeInputChains1_0,
/*3878*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3881*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3884*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3887*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3890*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6225:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3904*/              0, // EndSwitchType
/*3905*/            0, /*End of Scope*/
/*3906*/          /*Scope*/ 105, /*->4012*/
/*3907*/            OPC_CheckChild3Type, MVT::v2i32,
/*3909*/            OPC_RecordChild4, // #3 = $soffset
/*3910*/            OPC_RecordChild5, // #4 = $offset
/*3911*/            OPC_MoveChild, 5,
/*3913*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3916*/            OPC_MoveParent,
/*3917*/            OPC_MoveChild, 6,
/*3919*/            OPC_CheckInteger, 1, 
/*3921*/            OPC_MoveParent,
/*3922*/            OPC_MoveChild, 7,
/*3924*/            OPC_CheckInteger, 1, 
/*3926*/            OPC_MoveParent,
/*3927*/            OPC_MoveChild, 8,
/*3929*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3932*/            OPC_RecordNode, // #5 = $glc
/*3933*/            OPC_MoveParent,
/*3934*/            OPC_MoveChild, 9,
/*3936*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3939*/            OPC_RecordNode, // #6 = $slc
/*3940*/            OPC_MoveParent,
/*3941*/            OPC_MoveChild, 10,
/*3943*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3946*/            OPC_RecordNode, // #7 = $tfe
/*3947*/            OPC_MoveParent,
/*3948*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->3980
/*3951*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3953*/              OPC_EmitMergeInputChains1_0,
/*3954*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3957*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3960*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3963*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3966*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6225:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3980*/            /*SwitchType*/ 29, MVT::v4i32,// ->4011
/*3982*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3984*/              OPC_EmitMergeInputChains1_0,
/*3985*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3988*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3991*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3994*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3997*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6225:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4011*/            0, // EndSwitchType
/*4012*/          0, /*End of Scope*/
/*4013*/        0, /*End of Scope*/
/*4014*/      /*Scope*/ 23, /*->4038*/
/*4015*/        OPC_CheckChild1Integer, 114|128,48/*6258*/, 
/*4018*/        OPC_RecordChild2, // #1 = $vcc
/*4019*/        OPC_RecordChild3, // #2 = $target
/*4020*/        OPC_MoveChild, 3,
/*4022*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*4025*/        OPC_MoveParent,
/*4026*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4028*/        OPC_EmitMergeInputChains1_0,
/*4029*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6258:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*4038*/      /*Scope*/ 23, /*->4062*/
/*4039*/        OPC_CheckChild1Integer, 82|128,48/*6226*/, 
/*4042*/        OPC_RecordChild2, // #1 = $src
/*4043*/        OPC_RecordChild3, // #2 = $target
/*4044*/        OPC_MoveChild, 3,
/*4046*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*4049*/        OPC_MoveParent,
/*4050*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4052*/        OPC_EmitMergeInputChains1_0,
/*4053*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6226:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*4062*/      /*Scope*/ 15, /*->4078*/
/*4063*/        OPC_CheckChild1Integer, 80|128,48/*6224*/, 
/*4066*/        OPC_RecordChild2, // #1 = $src
/*4067*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4069*/        OPC_EmitMergeInputChains1_0,
/*4070*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 6224:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*4078*/      /*Scope*/ 17, /*->4096*/
/*4079*/        OPC_CheckChild1Integer, 115|128,48/*6259*/, 
/*4082*/        OPC_RecordChild2, // #1 = $vcc
/*4083*/        OPC_RecordChild3, // #2 = $src
/*4084*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4086*/        OPC_EmitMergeInputChains1_0,
/*4087*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6259:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*4096*/      /*Scope*/ 17, /*->4114*/
/*4097*/        OPC_CheckChild1Integer, 83|128,48/*6227*/, 
/*4100*/        OPC_RecordChild2, // #1 = $src0
/*4101*/        OPC_RecordChild3, // #2 = $src1
/*4102*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4104*/        OPC_EmitMergeInputChains1_0,
/*4105*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6227:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*4114*/      0, /*End of Scope*/
/*4115*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->4575
/*4119*/      OPC_RecordMemRef,
/*4120*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*4121*/      OPC_RecordChild1, // #1 = $rsrc
/*4122*/      OPC_RecordChild2, // #2 = $vdata
/*4123*/      OPC_Scope, 111, /*->4236*/ // 3 children in Scope
/*4125*/        OPC_CheckChild2Type, MVT::i32,
/*4127*/        OPC_CheckChild3Integer, 1, 
/*4129*/        OPC_RecordChild4, // #3 = $vaddr
/*4130*/        OPC_RecordChild5, // #4 = $soffset
/*4131*/        OPC_RecordChild6, // #5 = $inst_offset
/*4132*/        OPC_MoveChild, 6,
/*4134*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4137*/        OPC_MoveParent,
/*4138*/        OPC_RecordChild7, // #6 = $dfmt
/*4139*/        OPC_MoveChild, 7,
/*4141*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4144*/        OPC_MoveParent,
/*4145*/        OPC_MoveChild, 8,
/*4147*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4150*/        OPC_RecordNode, // #7 = $nfmt
/*4151*/        OPC_MoveParent,
/*4152*/        OPC_MoveChild, 9,
/*4154*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4157*/        OPC_RecordNode, // #8 = $offen
/*4158*/        OPC_MoveParent,
/*4159*/        OPC_MoveChild, 10,
/*4161*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4164*/        OPC_RecordNode, // #9 = $idxen
/*4165*/        OPC_MoveParent,
/*4166*/        OPC_MoveChild, 11,
/*4168*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4171*/        OPC_RecordNode, // #10 = $glc
/*4172*/        OPC_MoveParent,
/*4173*/        OPC_MoveChild, 12,
/*4175*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4178*/        OPC_RecordNode, // #11 = $slc
/*4179*/        OPC_MoveParent,
/*4180*/        OPC_MoveChild, 13,
/*4182*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4185*/        OPC_RecordNode, // #12 = $tfe
/*4186*/        OPC_MoveParent,
/*4187*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4189*/        OPC_EmitMergeInputChains1_0,
/*4190*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*4193*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*4196*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*4199*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*4202*/        OPC_EmitInteger, MVT::i1, 0, 
/*4205*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*4208*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*4211*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*4214*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*4217*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*4236*/      /*Scope*/ 111, /*->4348*/
/*4237*/        OPC_CheckChild2Type, MVT::v2i32,
/*4239*/        OPC_CheckChild3Integer, 2, 
/*4241*/        OPC_RecordChild4, // #3 = $vaddr
/*4242*/        OPC_RecordChild5, // #4 = $soffset
/*4243*/        OPC_RecordChild6, // #5 = $inst_offset
/*4244*/        OPC_MoveChild, 6,
/*4246*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4249*/        OPC_MoveParent,
/*4250*/        OPC_RecordChild7, // #6 = $dfmt
/*4251*/        OPC_MoveChild, 7,
/*4253*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4256*/        OPC_MoveParent,
/*4257*/        OPC_MoveChild, 8,
/*4259*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4262*/        OPC_RecordNode, // #7 = $nfmt
/*4263*/        OPC_MoveParent,
/*4264*/        OPC_MoveChild, 9,
/*4266*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4269*/        OPC_RecordNode, // #8 = $offen
/*4270*/        OPC_MoveParent,
/*4271*/        OPC_MoveChild, 10,
/*4273*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4276*/        OPC_RecordNode, // #9 = $idxen
/*4277*/        OPC_MoveParent,
/*4278*/        OPC_MoveChild, 11,
/*4280*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4283*/        OPC_RecordNode, // #10 = $glc
/*4284*/        OPC_MoveParent,
/*4285*/        OPC_MoveChild, 12,
/*4287*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4290*/        OPC_RecordNode, // #11 = $slc
/*4291*/        OPC_MoveParent,
/*4292*/        OPC_MoveChild, 13,
/*4294*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4297*/        OPC_RecordNode, // #12 = $tfe
/*4298*/        OPC_MoveParent,
/*4299*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4301*/        OPC_EmitMergeInputChains1_0,
/*4302*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*4305*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*4308*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*4311*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*4314*/        OPC_EmitInteger, MVT::i1, 0, 
/*4317*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*4320*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*4323*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*4326*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*4329*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*4348*/      /*Scope*/ 96|128,1/*224*/, /*->4574*/
/*4350*/        OPC_CheckChild2Type, MVT::v4i32,
/*4352*/        OPC_Scope, 109, /*->4463*/ // 2 children in Scope
/*4354*/          OPC_CheckChild3Integer, 3, 
/*4356*/          OPC_RecordChild4, // #3 = $vaddr
/*4357*/          OPC_RecordChild5, // #4 = $soffset
/*4358*/          OPC_RecordChild6, // #5 = $inst_offset
/*4359*/          OPC_MoveChild, 6,
/*4361*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4364*/          OPC_MoveParent,
/*4365*/          OPC_RecordChild7, // #6 = $dfmt
/*4366*/          OPC_MoveChild, 7,
/*4368*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4371*/          OPC_MoveParent,
/*4372*/          OPC_MoveChild, 8,
/*4374*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4377*/          OPC_RecordNode, // #7 = $nfmt
/*4378*/          OPC_MoveParent,
/*4379*/          OPC_MoveChild, 9,
/*4381*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4384*/          OPC_RecordNode, // #8 = $offen
/*4385*/          OPC_MoveParent,
/*4386*/          OPC_MoveChild, 10,
/*4388*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4391*/          OPC_RecordNode, // #9 = $idxen
/*4392*/          OPC_MoveParent,
/*4393*/          OPC_MoveChild, 11,
/*4395*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4398*/          OPC_RecordNode, // #10 = $glc
/*4399*/          OPC_MoveParent,
/*4400*/          OPC_MoveChild, 12,
/*4402*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4405*/          OPC_RecordNode, // #11 = $slc
/*4406*/          OPC_MoveParent,
/*4407*/          OPC_MoveChild, 13,
/*4409*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4412*/          OPC_RecordNode, // #12 = $tfe
/*4413*/          OPC_MoveParent,
/*4414*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4416*/          OPC_EmitMergeInputChains1_0,
/*4417*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*4420*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*4423*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*4426*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*4429*/          OPC_EmitInteger, MVT::i1, 0, 
/*4432*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*4435*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*4438*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*4441*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*4444*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*4463*/        /*Scope*/ 109, /*->4573*/
/*4464*/          OPC_CheckChild3Integer, 4, 
/*4466*/          OPC_RecordChild4, // #3 = $vaddr
/*4467*/          OPC_RecordChild5, // #4 = $soffset
/*4468*/          OPC_RecordChild6, // #5 = $inst_offset
/*4469*/          OPC_MoveChild, 6,
/*4471*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4474*/          OPC_MoveParent,
/*4475*/          OPC_RecordChild7, // #6 = $dfmt
/*4476*/          OPC_MoveChild, 7,
/*4478*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4481*/          OPC_MoveParent,
/*4482*/          OPC_MoveChild, 8,
/*4484*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4487*/          OPC_RecordNode, // #7 = $nfmt
/*4488*/          OPC_MoveParent,
/*4489*/          OPC_MoveChild, 9,
/*4491*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4494*/          OPC_RecordNode, // #8 = $offen
/*4495*/          OPC_MoveParent,
/*4496*/          OPC_MoveChild, 10,
/*4498*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4501*/          OPC_RecordNode, // #9 = $idxen
/*4502*/          OPC_MoveParent,
/*4503*/          OPC_MoveChild, 11,
/*4505*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4508*/          OPC_RecordNode, // #10 = $glc
/*4509*/          OPC_MoveParent,
/*4510*/          OPC_MoveChild, 12,
/*4512*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4515*/          OPC_RecordNode, // #11 = $slc
/*4516*/          OPC_MoveParent,
/*4517*/          OPC_MoveChild, 13,
/*4519*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4522*/          OPC_RecordNode, // #12 = $tfe
/*4523*/          OPC_MoveParent,
/*4524*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4526*/          OPC_EmitMergeInputChains1_0,
/*4527*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*4530*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*4533*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*4536*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*4539*/          OPC_EmitInteger, MVT::i1, 0, 
/*4542*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*4545*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*4548*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*4551*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*4554*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*4573*/        0, /*End of Scope*/
/*4574*/      0, /*End of Scope*/
/*4575*/    /*SwitchOpcode*/ 5|128,11/*1413*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->5992
/*4579*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*4580*/      OPC_Scope, 79, /*->4661*/ // 19 children in Scope
/*4582*/        OPC_CheckChild1Integer, 85|128,48/*6229*/, 
/*4585*/        OPC_RecordChild2, // #1 = $en
/*4586*/        OPC_MoveChild, 2,
/*4588*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4591*/        OPC_MoveParent,
/*4592*/        OPC_RecordChild3, // #2 = $vm
/*4593*/        OPC_MoveChild, 3,
/*4595*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4598*/        OPC_MoveParent,
/*4599*/        OPC_RecordChild4, // #3 = $done
/*4600*/        OPC_MoveChild, 4,
/*4602*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4605*/        OPC_MoveParent,
/*4606*/        OPC_RecordChild5, // #4 = $tgt
/*4607*/        OPC_MoveChild, 5,
/*4609*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4612*/        OPC_MoveParent,
/*4613*/        OPC_RecordChild6, // #5 = $compr
/*4614*/        OPC_MoveChild, 6,
/*4616*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4619*/        OPC_MoveParent,
/*4620*/        OPC_RecordChild7, // #6 = $src0
/*4621*/        OPC_MoveChild, 8,
/*4623*/        OPC_RecordNode, // #7 = $src1
/*4624*/        OPC_MoveParent,
/*4625*/        OPC_MoveChild, 9,
/*4627*/        OPC_RecordNode, // #8 = $src2
/*4628*/        OPC_MoveParent,
/*4629*/        OPC_MoveChild, 10,
/*4631*/        OPC_RecordNode, // #9 = $src3
/*4632*/        OPC_MoveParent,
/*4633*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4635*/        OPC_EmitMergeInputChains1_0,
/*4636*/        OPC_EmitConvertToTarget, 1,
/*4638*/        OPC_EmitConvertToTarget, 4,
/*4640*/        OPC_EmitConvertToTarget, 5,
/*4642*/        OPC_EmitConvertToTarget, 3,
/*4644*/        OPC_EmitConvertToTarget, 2,
/*4646*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 6229:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*4661*/      /*Scope*/ 77|128,2/*333*/, /*->4996*/
/*4663*/        OPC_CheckChild1Integer, 70|128,48/*6214*/, 
/*4666*/        OPC_RecordChild2, // #1 = $src
/*4667*/        OPC_RecordChild3, // #2 = $arraybase
/*4668*/        OPC_MoveChild, 3,
/*4670*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4673*/        OPC_MoveParent,
/*4674*/        OPC_Scope, 79, /*->4755*/ // 4 children in Scope
/*4676*/          OPC_CheckChild4Integer, 0, 
/*4678*/          OPC_RecordChild5, // #3 = $mask
/*4679*/          OPC_MoveChild, 5,
/*4681*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4684*/          OPC_MoveParent,
/*4685*/          OPC_Scope, 33, /*->4720*/ // 2 children in Scope
/*4687*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*4689*/            OPC_EmitMergeInputChains1_0,
/*4690*/            OPC_EmitInteger, MVT::i32, 0, 
/*4693*/            OPC_EmitConvertToTarget, 2,
/*4695*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4699*/            OPC_EmitConvertToTarget, 3,
/*4701*/            OPC_EmitInteger, MVT::i32, 32, 
/*4704*/            OPC_EmitInteger, MVT::i32, 0, 
/*4707*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6214:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*4720*/          /*Scope*/ 33, /*->4754*/
/*4721*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4723*/            OPC_EmitMergeInputChains1_0,
/*4724*/            OPC_EmitInteger, MVT::i32, 0, 
/*4727*/            OPC_EmitConvertToTarget, 2,
/*4729*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4733*/            OPC_EmitConvertToTarget, 3,
/*4735*/            OPC_EmitInteger, MVT::i32, 64, 
/*4738*/            OPC_EmitInteger, MVT::i32, 0, 
/*4741*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6214:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*4754*/          0, /*End of Scope*/
/*4755*/        /*Scope*/ 79, /*->4835*/
/*4756*/          OPC_CheckChild4Integer, 1, 
/*4758*/          OPC_RecordChild5, // #3 = $mask
/*4759*/          OPC_MoveChild, 5,
/*4761*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4764*/          OPC_MoveParent,
/*4765*/          OPC_Scope, 33, /*->4800*/ // 2 children in Scope
/*4767*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*4769*/            OPC_EmitMergeInputChains1_0,
/*4770*/            OPC_EmitInteger, MVT::i32, 0, 
/*4773*/            OPC_EmitConvertToTarget, 2,
/*4775*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4779*/            OPC_EmitConvertToTarget, 3,
/*4781*/            OPC_EmitInteger, MVT::i32, 33, 
/*4784*/            OPC_EmitInteger, MVT::i32, 0, 
/*4787*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6214:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*4800*/          /*Scope*/ 33, /*->4834*/
/*4801*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4803*/            OPC_EmitMergeInputChains1_0,
/*4804*/            OPC_EmitInteger, MVT::i32, 0, 
/*4807*/            OPC_EmitConvertToTarget, 2,
/*4809*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4813*/            OPC_EmitConvertToTarget, 3,
/*4815*/            OPC_EmitInteger, MVT::i32, 65, 
/*4818*/            OPC_EmitInteger, MVT::i32, 0, 
/*4821*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6214:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*4834*/          0, /*End of Scope*/
/*4835*/        /*Scope*/ 79, /*->4915*/
/*4836*/          OPC_CheckChild4Integer, 2, 
/*4838*/          OPC_RecordChild5, // #3 = $mask
/*4839*/          OPC_MoveChild, 5,
/*4841*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4844*/          OPC_MoveParent,
/*4845*/          OPC_Scope, 33, /*->4880*/ // 2 children in Scope
/*4847*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*4849*/            OPC_EmitMergeInputChains1_0,
/*4850*/            OPC_EmitInteger, MVT::i32, 0, 
/*4853*/            OPC_EmitConvertToTarget, 2,
/*4855*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4859*/            OPC_EmitConvertToTarget, 3,
/*4861*/            OPC_EmitInteger, MVT::i32, 34, 
/*4864*/            OPC_EmitInteger, MVT::i32, 0, 
/*4867*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6214:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*4880*/          /*Scope*/ 33, /*->4914*/
/*4881*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4883*/            OPC_EmitMergeInputChains1_0,
/*4884*/            OPC_EmitInteger, MVT::i32, 0, 
/*4887*/            OPC_EmitConvertToTarget, 2,
/*4889*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4893*/            OPC_EmitConvertToTarget, 3,
/*4895*/            OPC_EmitInteger, MVT::i32, 66, 
/*4898*/            OPC_EmitInteger, MVT::i32, 0, 
/*4901*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6214:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*4914*/          0, /*End of Scope*/
/*4915*/        /*Scope*/ 79, /*->4995*/
/*4916*/          OPC_CheckChild4Integer, 3, 
/*4918*/          OPC_RecordChild5, // #3 = $mask
/*4919*/          OPC_MoveChild, 5,
/*4921*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4924*/          OPC_MoveParent,
/*4925*/          OPC_Scope, 33, /*->4960*/ // 2 children in Scope
/*4927*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*4929*/            OPC_EmitMergeInputChains1_0,
/*4930*/            OPC_EmitInteger, MVT::i32, 0, 
/*4933*/            OPC_EmitConvertToTarget, 2,
/*4935*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4939*/            OPC_EmitConvertToTarget, 3,
/*4941*/            OPC_EmitInteger, MVT::i32, 35, 
/*4944*/            OPC_EmitInteger, MVT::i32, 0, 
/*4947*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6214:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*4960*/          /*Scope*/ 33, /*->4994*/
/*4961*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4963*/            OPC_EmitMergeInputChains1_0,
/*4964*/            OPC_EmitInteger, MVT::i32, 0, 
/*4967*/            OPC_EmitConvertToTarget, 2,
/*4969*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4973*/            OPC_EmitConvertToTarget, 3,
/*4975*/            OPC_EmitInteger, MVT::i32, 67, 
/*4978*/            OPC_EmitInteger, MVT::i32, 0, 
/*4981*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6214:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*4994*/          0, /*End of Scope*/
/*4995*/        0, /*End of Scope*/
/*4996*/      /*Scope*/ 90|128,1/*218*/, /*->5216*/
/*4998*/        OPC_CheckChild1Integer, 67|128,48/*6211*/, 
/*5001*/        OPC_Scope, 104, /*->5107*/ // 2 children in Scope
/*5003*/          OPC_CheckChild2Integer, 1, 
/*5005*/          OPC_Scope, 49, /*->5056*/ // 2 children in Scope
/*5007*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5009*/            OPC_EmitMergeInputChains1_0,
/*5010*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5017*/            OPC_EmitInteger, MVT::i32, 1, 
/*5020*/            OPC_EmitInteger, MVT::i32, 60, 
/*5023*/            OPC_EmitInteger, MVT::i32, 7, 
/*5026*/            OPC_EmitInteger, MVT::i32, 7, 
/*5029*/            OPC_EmitInteger, MVT::i32, 7, 
/*5032*/            OPC_EmitInteger, MVT::i32, 7, 
/*5035*/            OPC_EmitInteger, MVT::i32, 39, 
/*5038*/            OPC_EmitInteger, MVT::i32, 0, 
/*5041*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6211:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5056*/          /*Scope*/ 49, /*->5106*/
/*5057*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5059*/            OPC_EmitMergeInputChains1_0,
/*5060*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5067*/            OPC_EmitInteger, MVT::i32, 1, 
/*5070*/            OPC_EmitInteger, MVT::i32, 60, 
/*5073*/            OPC_EmitInteger, MVT::i32, 7, 
/*5076*/            OPC_EmitInteger, MVT::i32, 7, 
/*5079*/            OPC_EmitInteger, MVT::i32, 7, 
/*5082*/            OPC_EmitInteger, MVT::i32, 7, 
/*5085*/            OPC_EmitInteger, MVT::i32, 83, 
/*5088*/            OPC_EmitInteger, MVT::i32, 0, 
/*5091*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6211:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5106*/          0, /*End of Scope*/
/*5107*/        /*Scope*/ 107, /*->5215*/
/*5108*/          OPC_RecordChild2, // #1 = $type
/*5109*/          OPC_MoveChild, 2,
/*5111*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5114*/          OPC_MoveParent,
/*5115*/          OPC_Scope, 48, /*->5165*/ // 2 children in Scope
/*5117*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5119*/            OPC_EmitMergeInputChains1_0,
/*5120*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5127*/            OPC_EmitConvertToTarget, 1,
/*5129*/            OPC_EmitInteger, MVT::i32, 0, 
/*5132*/            OPC_EmitInteger, MVT::i32, 7, 
/*5135*/            OPC_EmitInteger, MVT::i32, 7, 
/*5138*/            OPC_EmitInteger, MVT::i32, 7, 
/*5141*/            OPC_EmitInteger, MVT::i32, 7, 
/*5144*/            OPC_EmitInteger, MVT::i32, 39, 
/*5147*/            OPC_EmitInteger, MVT::i32, 0, 
/*5150*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 6211:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5165*/          /*Scope*/ 48, /*->5214*/
/*5166*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5168*/            OPC_EmitMergeInputChains1_0,
/*5169*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5176*/            OPC_EmitConvertToTarget, 1,
/*5178*/            OPC_EmitInteger, MVT::i32, 0, 
/*5181*/            OPC_EmitInteger, MVT::i32, 7, 
/*5184*/            OPC_EmitInteger, MVT::i32, 7, 
/*5187*/            OPC_EmitInteger, MVT::i32, 7, 
/*5190*/            OPC_EmitInteger, MVT::i32, 7, 
/*5193*/            OPC_EmitInteger, MVT::i32, 83, 
/*5196*/            OPC_EmitInteger, MVT::i32, 0, 
/*5199*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 6211:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5214*/          0, /*End of Scope*/
/*5215*/        0, /*End of Scope*/
/*5216*/      /*Scope*/ 52, /*->5269*/
/*5217*/        OPC_CheckChild1Integer, 52|128,30/*3892*/, 
/*5220*/        OPC_RecordChild2, // #1 = $rw_gpr
/*5221*/        OPC_RecordChild3, // #2 = $index_gpr
/*5222*/        OPC_RecordChild4, // #3 = $rat_id
/*5223*/        OPC_MoveChild, 4,
/*5225*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5228*/        OPC_MoveParent,
/*5229*/        OPC_Scope, 18, /*->5249*/ // 2 children in Scope
/*5231*/          OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*5233*/          OPC_EmitMergeInputChains1_0,
/*5234*/          OPC_EmitConvertToTarget, 3,
/*5236*/          OPC_EmitInteger, MVT::i32, 0, 
/*5239*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 3892:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*5249*/        /*Scope*/ 18, /*->5268*/
/*5250*/          OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*5252*/          OPC_EmitMergeInputChains1_0,
/*5253*/          OPC_EmitConvertToTarget, 3,
/*5255*/          OPC_EmitInteger, MVT::i32, 0, 
/*5258*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 3892:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*5268*/        0, /*End of Scope*/
/*5269*/      /*Scope*/ 25, /*->5295*/
/*5270*/        OPC_CheckChild1Integer, 5|128,48/*6149*/, 
/*5273*/        OPC_Scope, 9, /*->5284*/ // 2 children in Scope
/*5275*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5277*/          OPC_EmitMergeInputChains1_0,
/*5278*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 6149:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*5284*/        /*Scope*/ 9, /*->5294*/
/*5285*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5287*/          OPC_EmitMergeInputChains1_0,
/*5288*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 6149:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*5294*/        0, /*End of Scope*/
/*5295*/      /*Scope*/ 25, /*->5321*/
/*5296*/        OPC_CheckChild1Integer, 4|128,48/*6148*/, 
/*5299*/        OPC_Scope, 9, /*->5310*/ // 2 children in Scope
/*5301*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5303*/          OPC_EmitMergeInputChains1_0,
/*5304*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 6148:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*5310*/        /*Scope*/ 9, /*->5320*/
/*5311*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5313*/          OPC_EmitMergeInputChains1_0,
/*5314*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 6148:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*5320*/        0, /*End of Scope*/
/*5321*/      /*Scope*/ 12, /*->5334*/
/*5322*/        OPC_CheckChild1Integer, 83|128,1/*211*/, 
/*5325*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5327*/        OPC_EmitMergeInputChains1_0,
/*5328*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_DCACHE_INV), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 211:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV)
/*5334*/      /*Scope*/ 12, /*->5347*/
/*5335*/        OPC_CheckChild1Integer, 76|128,1/*204*/, 
/*5338*/        OPC_CheckPatternPredicate, 8, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5340*/        OPC_EmitMergeInputChains1_0,
/*5341*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 204:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*5347*/      /*Scope*/ 12, /*->5360*/
/*5348*/        OPC_CheckChild1Integer, 75|128,1/*203*/, 
/*5351*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5353*/        OPC_EmitMergeInputChains1_0,
/*5354*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 203:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*5360*/      /*Scope*/ 22, /*->5383*/
/*5361*/        OPC_CheckChild1Integer, 32|128,49/*6304*/, 
/*5364*/        OPC_RecordChild2, // #1 = $saved
/*5365*/        OPC_RecordChild3, // #2 = $target
/*5366*/        OPC_MoveChild, 3,
/*5368*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*5371*/        OPC_MoveParent,
/*5372*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5374*/        OPC_EmitMergeInputChains1_0,
/*5375*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 6304:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*5383*/      /*Scope*/ 14, /*->5398*/
/*5384*/        OPC_CheckChild1Integer, 84|128,48/*6228*/, 
/*5387*/        OPC_RecordChild2, // #1 = $saved
/*5388*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5390*/        OPC_EmitMergeInputChains1_0,
/*5391*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 6228:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*5398*/      /*Scope*/ 2|128,1/*130*/, /*->5530*/
/*5400*/        OPC_CheckChild1Integer, 28|128,48/*6172*/, 
/*5403*/        OPC_RecordChild2, // #1 = $src
/*5404*/        OPC_Scope, 10, /*->5416*/ // 2 children in Scope
/*5406*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5408*/          OPC_EmitMergeInputChains1_0,
/*5409*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6172:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*5416*/        /*Scope*/ 112, /*->5529*/
/*5417*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5419*/          OPC_EmitMergeInputChains1_0,
/*5420*/          OPC_EmitInteger, MVT::i32, 0, 
/*5423*/          OPC_EmitInteger, MVT::i32, 0, 
/*5426*/          OPC_EmitInteger, MVT::i32, 1, 
/*5429*/          OPC_EmitInteger, MVT::i32, 0, 
/*5432*/          OPC_EmitInteger, MVT::i32, 0, 
/*5435*/          OPC_EmitInteger, MVT::i32, 0, 
/*5438*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*5441*/          OPC_EmitInteger, MVT::i32, 0, 
/*5444*/          OPC_EmitInteger, MVT::i32, 0, 
/*5447*/          OPC_EmitInteger, MVT::i32, 0, 
/*5450*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5462*/          OPC_EmitInteger, MVT::i32, 0, 
/*5465*/          OPC_EmitInteger, MVT::i32, 0, 
/*5468*/          OPC_EmitInteger, MVT::i32, 0, 
/*5471*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5483*/          OPC_EmitInteger, MVT::i32, 1, 
/*5486*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*5489*/          OPC_EmitInteger, MVT::i32, 0, 
/*5492*/          OPC_EmitInteger, MVT::i32, 0, 
/*5495*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*5522*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6172:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*5529*/        0, /*End of Scope*/
/*5530*/      /*Scope*/ 11|128,1/*139*/, /*->5671*/
/*5532*/        OPC_CheckChild1Integer, 29|128,48/*6173*/, 
/*5535*/        OPC_Scope, 17, /*->5554*/ // 2 children in Scope
/*5537*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5539*/          OPC_EmitMergeInputChains1_0,
/*5540*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*5547*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6173:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*5554*/        /*Scope*/ 115, /*->5670*/
/*5555*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5557*/          OPC_EmitMergeInputChains1_0,
/*5558*/          OPC_EmitInteger, MVT::i32, 0, 
/*5561*/          OPC_EmitInteger, MVT::i32, 0, 
/*5564*/          OPC_EmitInteger, MVT::i32, 1, 
/*5567*/          OPC_EmitInteger, MVT::i32, 0, 
/*5570*/          OPC_EmitInteger, MVT::i32, 0, 
/*5573*/          OPC_EmitInteger, MVT::i32, 0, 
/*5576*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*5579*/          OPC_EmitInteger, MVT::i32, 0, 
/*5582*/          OPC_EmitInteger, MVT::i32, 0, 
/*5585*/          OPC_EmitInteger, MVT::i32, 0, 
/*5588*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5600*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*5603*/          OPC_EmitInteger, MVT::i32, 0, 
/*5606*/          OPC_EmitInteger, MVT::i32, 0, 
/*5609*/          OPC_EmitInteger, MVT::i32, 0, 
/*5612*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5624*/          OPC_EmitInteger, MVT::i32, 1, 
/*5627*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*5630*/          OPC_EmitInteger, MVT::i32, 0, 
/*5633*/          OPC_EmitInteger, MVT::i32, 0, 
/*5636*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*5663*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6173:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*5670*/        0, /*End of Scope*/
/*5671*/      /*Scope*/ 12, /*->5684*/
/*5672*/        OPC_CheckChild1Integer, 84|128,1/*212*/, 
/*5675*/        OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5677*/        OPC_EmitMergeInputChains1_0,
/*5678*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOL), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 212:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOL)
/*5684*/      /*Scope*/ 12, /*->5697*/
/*5685*/        OPC_CheckChild1Integer, 77|128,1/*205*/, 
/*5688*/        OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5690*/        OPC_EmitMergeInputChains1_0,
/*5691*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 205:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*5697*/      /*Scope*/ 12, /*->5710*/
/*5698*/        OPC_CheckChild1Integer, 85|128,1/*213*/, 
/*5701*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5703*/        OPC_EmitMergeInputChains1_0,
/*5704*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 213:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*5710*/      /*Scope*/ 12, /*->5723*/
/*5711*/        OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*5714*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5716*/        OPC_EmitMergeInputChains1_0,
/*5717*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 214:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*5723*/      /*Scope*/ 4|128,1/*132*/, /*->5857*/
/*5725*/        OPC_CheckChild1Integer, 68|128,48/*6212*/, 
/*5728*/        OPC_RecordChild2, // #1 = $reg
/*5729*/        OPC_Scope, 62, /*->5793*/ // 2 children in Scope
/*5731*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5733*/          OPC_EmitMergeInputChains1_0,
/*5734*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5741*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5744*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*5754*/          OPC_EmitInteger, MVT::i32, 0, 
/*5757*/          OPC_EmitInteger, MVT::i32, 61, 
/*5760*/          OPC_EmitInteger, MVT::i32, 0, 
/*5763*/          OPC_EmitInteger, MVT::i32, 7, 
/*5766*/          OPC_EmitInteger, MVT::i32, 7, 
/*5769*/          OPC_EmitInteger, MVT::i32, 7, 
/*5772*/          OPC_EmitInteger, MVT::i32, 39, 
/*5775*/          OPC_EmitInteger, MVT::i32, 0, 
/*5778*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 6212:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5793*/        /*Scope*/ 62, /*->5856*/
/*5794*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5796*/          OPC_EmitMergeInputChains1_0,
/*5797*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5804*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5807*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*5817*/          OPC_EmitInteger, MVT::i32, 0, 
/*5820*/          OPC_EmitInteger, MVT::i32, 61, 
/*5823*/          OPC_EmitInteger, MVT::i32, 0, 
/*5826*/          OPC_EmitInteger, MVT::i32, 7, 
/*5829*/          OPC_EmitInteger, MVT::i32, 7, 
/*5832*/          OPC_EmitInteger, MVT::i32, 7, 
/*5835*/          OPC_EmitInteger, MVT::i32, 83, 
/*5838*/          OPC_EmitInteger, MVT::i32, 0, 
/*5841*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 6212:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5856*/        0, /*End of Scope*/
/*5857*/      /*Scope*/ 4|128,1/*132*/, /*->5991*/
/*5859*/        OPC_CheckChild1Integer, 69|128,48/*6213*/, 
/*5862*/        OPC_RecordChild2, // #1 = $reg
/*5863*/        OPC_Scope, 62, /*->5927*/ // 2 children in Scope
/*5865*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5867*/          OPC_EmitMergeInputChains1_0,
/*5868*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5875*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5878*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*5888*/          OPC_EmitInteger, MVT::i32, 0, 
/*5891*/          OPC_EmitInteger, MVT::i32, 61, 
/*5894*/          OPC_EmitInteger, MVT::i32, 7, 
/*5897*/          OPC_EmitInteger, MVT::i32, 0, 
/*5900*/          OPC_EmitInteger, MVT::i32, 7, 
/*5903*/          OPC_EmitInteger, MVT::i32, 7, 
/*5906*/          OPC_EmitInteger, MVT::i32, 39, 
/*5909*/          OPC_EmitInteger, MVT::i32, 0, 
/*5912*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 6213:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5927*/        /*Scope*/ 62, /*->5990*/
/*5928*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5930*/          OPC_EmitMergeInputChains1_0,
/*5931*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5938*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5941*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*5951*/          OPC_EmitInteger, MVT::i32, 0, 
/*5954*/          OPC_EmitInteger, MVT::i32, 61, 
/*5957*/          OPC_EmitInteger, MVT::i32, 7, 
/*5960*/          OPC_EmitInteger, MVT::i32, 0, 
/*5963*/          OPC_EmitInteger, MVT::i32, 7, 
/*5966*/          OPC_EmitInteger, MVT::i32, 7, 
/*5969*/          OPC_EmitInteger, MVT::i32, 83, 
/*5972*/          OPC_EmitInteger, MVT::i32, 0, 
/*5975*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 6213:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5990*/        0, /*End of Scope*/
/*5991*/      0, /*End of Scope*/
/*5992*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->6200
/*5996*/      OPC_RecordMemRef,
/*5997*/      OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*5998*/      OPC_Scope, 45, /*->6045*/ // 3 children in Scope
/*6000*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6001*/        OPC_RecordChild2, // #2 = $vdata_in
/*6002*/        OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*6004*/        OPC_CheckType, MVT::i32,
/*6006*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6008*/        OPC_Scope, 17, /*->6027*/ // 2 children in Scope
/*6010*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6013*/          OPC_EmitMergeInputChains1_0,
/*6014*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6027*/        /*Scope*/ 16, /*->6044*/
/*6028*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6031*/          OPC_EmitMergeInputChains1_0,
/*6032*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6044*/        0, /*End of Scope*/
/*6045*/      /*Scope*/ 57, /*->6103*/
/*6046*/        OPC_CaptureGlueInput,
/*6047*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6048*/        OPC_RecordChild2, // #2 = $value
/*6049*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_swap_local
/*6051*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6077
/*6054*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6056*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6059*/          OPC_EmitMergeInputChains1_0,
/*6060*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6063*/          OPC_EmitInteger, MVT::i1, 0, 
/*6066*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6077*/        /*SwitchType*/ 23, MVT::i64,// ->6102
/*6079*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6081*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6084*/          OPC_EmitMergeInputChains1_0,
/*6085*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6088*/          OPC_EmitInteger, MVT::i1, 0, 
/*6091*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6102*/        0, // EndSwitchType
/*6103*/      /*Scope*/ 95, /*->6199*/
/*6104*/        OPC_RecordChild1, // #1 = $addr
/*6105*/        OPC_CheckType, MVT::i32,
/*6107*/        OPC_Scope, 25, /*->6134*/ // 2 children in Scope
/*6109*/          OPC_CheckChild1Type, MVT::i64,
/*6111*/          OPC_RecordChild2, // #2 = $data
/*6112*/          OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*6114*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6116*/          OPC_EmitMergeInputChains1_0,
/*6117*/          OPC_EmitInteger, MVT::i1, 0, 
/*6120*/          OPC_EmitInteger, MVT::i1, 0, 
/*6123*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_swap:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*6134*/        /*Scope*/ 63, /*->6198*/
/*6135*/          OPC_CheckChild1Type, MVT::i32,
/*6137*/          OPC_RecordChild2, // #2 = $src1
/*6138*/          OPC_CheckPredicate, 31, // Predicate_atomic_swap_local
/*6140*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6142*/          OPC_EmitMergeInputChains1_0,
/*6143*/          OPC_EmitInteger, MVT::i32, 0, 
/*6146*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6158*/          OPC_EmitInteger, MVT::i32, 0, 
/*6161*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6173*/          OPC_EmitInteger, MVT::i32, 1, 
/*6176*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6179*/          OPC_EmitInteger, MVT::i32, 0, 
/*6182*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                  // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6198*/        0, /*End of Scope*/
/*6199*/      0, /*End of Scope*/
/*6200*/    /*SwitchOpcode*/ 49|128,2/*305*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->6509
/*6204*/      OPC_RecordMemRef,
/*6205*/      OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*6206*/      OPC_Scope, 45, /*->6253*/ // 3 children in Scope
/*6208*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6209*/        OPC_RecordChild2, // #2 = $vdata_in
/*6210*/        OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*6212*/        OPC_CheckType, MVT::i32,
/*6214*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6216*/        OPC_Scope, 17, /*->6235*/ // 2 children in Scope
/*6218*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6221*/          OPC_EmitMergeInputChains1_0,
/*6222*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6235*/        /*Scope*/ 16, /*->6252*/
/*6236*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6239*/          OPC_EmitMergeInputChains1_0,
/*6240*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6252*/        0, /*End of Scope*/
/*6253*/      /*Scope*/ 29|128,1/*157*/, /*->6412*/
/*6255*/        OPC_CaptureGlueInput,
/*6256*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6257*/        OPC_Scope, 96, /*->6355*/ // 2 children in Scope
/*6259*/          OPC_CheckChild2Integer, 1, 
/*6261*/          OPC_CheckPredicate, 31, // Predicate_si_atomic_load_add_local
/*6263*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->6309
/*6266*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6268*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6271*/            OPC_EmitMergeInputChains1_0,
/*6272*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6284*/            OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*6292*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6295*/            OPC_EmitInteger, MVT::i1, 0, 
/*6298*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, (V_MOV_B32_e32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6309*/          /*SwitchType*/ 43, MVT::i64,// ->6354
/*6311*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6313*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6316*/            OPC_EmitMergeInputChains1_0,
/*6317*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6329*/            OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*6337*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6340*/            OPC_EmitInteger, MVT::i1, 0, 
/*6343*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, (V_MOV_B64_PSEUDO:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6354*/          0, // EndSwitchType
/*6355*/        /*Scope*/ 55, /*->6411*/
/*6356*/          OPC_RecordChild2, // #2 = $value
/*6357*/          OPC_CheckPredicate, 31, // Predicate_si_atomic_load_add_local
/*6359*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6385
/*6362*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6364*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6367*/            OPC_EmitMergeInputChains1_0,
/*6368*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6371*/            OPC_EmitInteger, MVT::i1, 0, 
/*6374*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6385*/          /*SwitchType*/ 23, MVT::i64,// ->6410
/*6387*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6389*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6392*/            OPC_EmitMergeInputChains1_0,
/*6393*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6396*/            OPC_EmitInteger, MVT::i1, 0, 
/*6399*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6410*/          0, // EndSwitchType
/*6411*/        0, /*End of Scope*/
/*6412*/      /*Scope*/ 95, /*->6508*/
/*6413*/        OPC_RecordChild1, // #1 = $addr
/*6414*/        OPC_CheckType, MVT::i32,
/*6416*/        OPC_Scope, 25, /*->6443*/ // 2 children in Scope
/*6418*/          OPC_CheckChild1Type, MVT::i64,
/*6420*/          OPC_RecordChild2, // #2 = $data
/*6421*/          OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*6423*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6425*/          OPC_EmitMergeInputChains1_0,
/*6426*/          OPC_EmitInteger, MVT::i1, 0, 
/*6429*/          OPC_EmitInteger, MVT::i1, 0, 
/*6432*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_add:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*6443*/        /*Scope*/ 63, /*->6507*/
/*6444*/          OPC_CheckChild1Type, MVT::i32,
/*6446*/          OPC_RecordChild2, // #2 = $src1
/*6447*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_add_local
/*6449*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6451*/          OPC_EmitMergeInputChains1_0,
/*6452*/          OPC_EmitInteger, MVT::i32, 0, 
/*6455*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6467*/          OPC_EmitInteger, MVT::i32, 0, 
/*6470*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6482*/          OPC_EmitInteger, MVT::i32, 1, 
/*6485*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6488*/          OPC_EmitInteger, MVT::i32, 0, 
/*6491*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                  // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6507*/        0, /*End of Scope*/
/*6508*/      0, /*End of Scope*/
/*6509*/    /*SwitchOpcode*/ 49|128,2/*305*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->6818
/*6513*/      OPC_RecordMemRef,
/*6514*/      OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*6515*/      OPC_Scope, 45, /*->6562*/ // 3 children in Scope
/*6517*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6518*/        OPC_RecordChild2, // #2 = $vdata_in
/*6519*/        OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*6521*/        OPC_CheckType, MVT::i32,
/*6523*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6525*/        OPC_Scope, 17, /*->6544*/ // 2 children in Scope
/*6527*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6530*/          OPC_EmitMergeInputChains1_0,
/*6531*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6544*/        /*Scope*/ 16, /*->6561*/
/*6545*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6548*/          OPC_EmitMergeInputChains1_0,
/*6549*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6561*/        0, /*End of Scope*/
/*6562*/      /*Scope*/ 29|128,1/*157*/, /*->6721*/
/*6564*/        OPC_CaptureGlueInput,
/*6565*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6566*/        OPC_Scope, 96, /*->6664*/ // 2 children in Scope
/*6568*/          OPC_CheckChild2Integer, 1, 
/*6570*/          OPC_CheckPredicate, 31, // Predicate_si_atomic_load_sub_local
/*6572*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->6618
/*6575*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6577*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6580*/            OPC_EmitMergeInputChains1_0,
/*6581*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6593*/            OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*6601*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6604*/            OPC_EmitInteger, MVT::i1, 0, 
/*6607*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, (V_MOV_B32_e32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6618*/          /*SwitchType*/ 43, MVT::i64,// ->6663
/*6620*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6622*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6625*/            OPC_EmitMergeInputChains1_0,
/*6626*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6638*/            OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*6646*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6649*/            OPC_EmitInteger, MVT::i1, 0, 
/*6652*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, (V_MOV_B64_PSEUDO:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6663*/          0, // EndSwitchType
/*6664*/        /*Scope*/ 55, /*->6720*/
/*6665*/          OPC_RecordChild2, // #2 = $value
/*6666*/          OPC_CheckPredicate, 31, // Predicate_si_atomic_load_sub_local
/*6668*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6694
/*6671*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6673*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6676*/            OPC_EmitMergeInputChains1_0,
/*6677*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6680*/            OPC_EmitInteger, MVT::i1, 0, 
/*6683*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6694*/          /*SwitchType*/ 23, MVT::i64,// ->6719
/*6696*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6698*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6701*/            OPC_EmitMergeInputChains1_0,
/*6702*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6705*/            OPC_EmitInteger, MVT::i1, 0, 
/*6708*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6719*/          0, // EndSwitchType
/*6720*/        0, /*End of Scope*/
/*6721*/      /*Scope*/ 95, /*->6817*/
/*6722*/        OPC_RecordChild1, // #1 = $addr
/*6723*/        OPC_CheckType, MVT::i32,
/*6725*/        OPC_Scope, 25, /*->6752*/ // 2 children in Scope
/*6727*/          OPC_CheckChild1Type, MVT::i64,
/*6729*/          OPC_RecordChild2, // #2 = $data
/*6730*/          OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*6732*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6734*/          OPC_EmitMergeInputChains1_0,
/*6735*/          OPC_EmitInteger, MVT::i1, 0, 
/*6738*/          OPC_EmitInteger, MVT::i1, 0, 
/*6741*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_sub:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*6752*/        /*Scope*/ 63, /*->6816*/
/*6753*/          OPC_CheckChild1Type, MVT::i32,
/*6755*/          OPC_RecordChild2, // #2 = $src1
/*6756*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_sub_local
/*6758*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6760*/          OPC_EmitMergeInputChains1_0,
/*6761*/          OPC_EmitInteger, MVT::i32, 0, 
/*6764*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6776*/          OPC_EmitInteger, MVT::i32, 0, 
/*6779*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6791*/          OPC_EmitInteger, MVT::i32, 1, 
/*6794*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6797*/          OPC_EmitInteger, MVT::i32, 0, 
/*6800*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                  // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6816*/        0, /*End of Scope*/
/*6817*/      0, /*End of Scope*/
/*6818*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->7026
/*6822*/      OPC_RecordMemRef,
/*6823*/      OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*6824*/      OPC_Scope, 45, /*->6871*/ // 3 children in Scope
/*6826*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6827*/        OPC_RecordChild2, // #2 = $vdata_in
/*6828*/        OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*6830*/        OPC_CheckType, MVT::i32,
/*6832*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6834*/        OPC_Scope, 17, /*->6853*/ // 2 children in Scope
/*6836*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6839*/          OPC_EmitMergeInputChains1_0,
/*6840*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6853*/        /*Scope*/ 16, /*->6870*/
/*6854*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6857*/          OPC_EmitMergeInputChains1_0,
/*6858*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6870*/        0, /*End of Scope*/
/*6871*/      /*Scope*/ 57, /*->6929*/
/*6872*/        OPC_CaptureGlueInput,
/*6873*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6874*/        OPC_RecordChild2, // #2 = $value
/*6875*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_min_local
/*6877*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6903
/*6880*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6882*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6885*/          OPC_EmitMergeInputChains1_0,
/*6886*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6889*/          OPC_EmitInteger, MVT::i1, 0, 
/*6892*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6903*/        /*SwitchType*/ 23, MVT::i64,// ->6928
/*6905*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6907*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6910*/          OPC_EmitMergeInputChains1_0,
/*6911*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6914*/          OPC_EmitInteger, MVT::i1, 0, 
/*6917*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6928*/        0, // EndSwitchType
/*6929*/      /*Scope*/ 95, /*->7025*/
/*6930*/        OPC_RecordChild1, // #1 = $addr
/*6931*/        OPC_CheckType, MVT::i32,
/*6933*/        OPC_Scope, 25, /*->6960*/ // 2 children in Scope
/*6935*/          OPC_CheckChild1Type, MVT::i64,
/*6937*/          OPC_RecordChild2, // #2 = $data
/*6938*/          OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*6940*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6942*/          OPC_EmitMergeInputChains1_0,
/*6943*/          OPC_EmitInteger, MVT::i1, 0, 
/*6946*/          OPC_EmitInteger, MVT::i1, 0, 
/*6949*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_min:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*6960*/        /*Scope*/ 63, /*->7024*/
/*6961*/          OPC_CheckChild1Type, MVT::i32,
/*6963*/          OPC_RecordChild2, // #2 = $src1
/*6964*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_min_local
/*6966*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6968*/          OPC_EmitMergeInputChains1_0,
/*6969*/          OPC_EmitInteger, MVT::i32, 0, 
/*6972*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6984*/          OPC_EmitInteger, MVT::i32, 0, 
/*6987*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6999*/          OPC_EmitInteger, MVT::i32, 1, 
/*7002*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7005*/          OPC_EmitInteger, MVT::i32, 0, 
/*7008*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                  // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7024*/        0, /*End of Scope*/
/*7025*/      0, /*End of Scope*/
/*7026*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->7234
/*7030*/      OPC_RecordMemRef,
/*7031*/      OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*7032*/      OPC_Scope, 45, /*->7079*/ // 3 children in Scope
/*7034*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7035*/        OPC_RecordChild2, // #2 = $vdata_in
/*7036*/        OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*7038*/        OPC_CheckType, MVT::i32,
/*7040*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7042*/        OPC_Scope, 17, /*->7061*/ // 2 children in Scope
/*7044*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7047*/          OPC_EmitMergeInputChains1_0,
/*7048*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7061*/        /*Scope*/ 16, /*->7078*/
/*7062*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7065*/          OPC_EmitMergeInputChains1_0,
/*7066*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7078*/        0, /*End of Scope*/
/*7079*/      /*Scope*/ 57, /*->7137*/
/*7080*/        OPC_CaptureGlueInput,
/*7081*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7082*/        OPC_RecordChild2, // #2 = $value
/*7083*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_umin_local
/*7085*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7111
/*7088*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7090*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7093*/          OPC_EmitMergeInputChains1_0,
/*7094*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7097*/          OPC_EmitInteger, MVT::i1, 0, 
/*7100*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7111*/        /*SwitchType*/ 23, MVT::i64,// ->7136
/*7113*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7115*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7118*/          OPC_EmitMergeInputChains1_0,
/*7119*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7122*/          OPC_EmitInteger, MVT::i1, 0, 
/*7125*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7136*/        0, // EndSwitchType
/*7137*/      /*Scope*/ 95, /*->7233*/
/*7138*/        OPC_RecordChild1, // #1 = $addr
/*7139*/        OPC_CheckType, MVT::i32,
/*7141*/        OPC_Scope, 25, /*->7168*/ // 2 children in Scope
/*7143*/          OPC_CheckChild1Type, MVT::i64,
/*7145*/          OPC_RecordChild2, // #2 = $data
/*7146*/          OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*7148*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7150*/          OPC_EmitMergeInputChains1_0,
/*7151*/          OPC_EmitInteger, MVT::i1, 0, 
/*7154*/          OPC_EmitInteger, MVT::i1, 0, 
/*7157*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_umin:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7168*/        /*Scope*/ 63, /*->7232*/
/*7169*/          OPC_CheckChild1Type, MVT::i32,
/*7171*/          OPC_RecordChild2, // #2 = $src1
/*7172*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_umin_local
/*7174*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7176*/          OPC_EmitMergeInputChains1_0,
/*7177*/          OPC_EmitInteger, MVT::i32, 0, 
/*7180*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7192*/          OPC_EmitInteger, MVT::i32, 0, 
/*7195*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7207*/          OPC_EmitInteger, MVT::i32, 1, 
/*7210*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7213*/          OPC_EmitInteger, MVT::i32, 0, 
/*7216*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                  // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7232*/        0, /*End of Scope*/
/*7233*/      0, /*End of Scope*/
/*7234*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->7442
/*7238*/      OPC_RecordMemRef,
/*7239*/      OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*7240*/      OPC_Scope, 45, /*->7287*/ // 3 children in Scope
/*7242*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7243*/        OPC_RecordChild2, // #2 = $vdata_in
/*7244*/        OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*7246*/        OPC_CheckType, MVT::i32,
/*7248*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7250*/        OPC_Scope, 17, /*->7269*/ // 2 children in Scope
/*7252*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7255*/          OPC_EmitMergeInputChains1_0,
/*7256*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7269*/        /*Scope*/ 16, /*->7286*/
/*7270*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7273*/          OPC_EmitMergeInputChains1_0,
/*7274*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7286*/        0, /*End of Scope*/
/*7287*/      /*Scope*/ 57, /*->7345*/
/*7288*/        OPC_CaptureGlueInput,
/*7289*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7290*/        OPC_RecordChild2, // #2 = $value
/*7291*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_max_local
/*7293*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7319
/*7296*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7298*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7301*/          OPC_EmitMergeInputChains1_0,
/*7302*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7305*/          OPC_EmitInteger, MVT::i1, 0, 
/*7308*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7319*/        /*SwitchType*/ 23, MVT::i64,// ->7344
/*7321*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7323*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7326*/          OPC_EmitMergeInputChains1_0,
/*7327*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7330*/          OPC_EmitInteger, MVT::i1, 0, 
/*7333*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7344*/        0, // EndSwitchType
/*7345*/      /*Scope*/ 95, /*->7441*/
/*7346*/        OPC_RecordChild1, // #1 = $addr
/*7347*/        OPC_CheckType, MVT::i32,
/*7349*/        OPC_Scope, 25, /*->7376*/ // 2 children in Scope
/*7351*/          OPC_CheckChild1Type, MVT::i64,
/*7353*/          OPC_RecordChild2, // #2 = $data
/*7354*/          OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*7356*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7358*/          OPC_EmitMergeInputChains1_0,
/*7359*/          OPC_EmitInteger, MVT::i1, 0, 
/*7362*/          OPC_EmitInteger, MVT::i1, 0, 
/*7365*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_max:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7376*/        /*Scope*/ 63, /*->7440*/
/*7377*/          OPC_CheckChild1Type, MVT::i32,
/*7379*/          OPC_RecordChild2, // #2 = $src1
/*7380*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_max_local
/*7382*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7384*/          OPC_EmitMergeInputChains1_0,
/*7385*/          OPC_EmitInteger, MVT::i32, 0, 
/*7388*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7400*/          OPC_EmitInteger, MVT::i32, 0, 
/*7403*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7415*/          OPC_EmitInteger, MVT::i32, 1, 
/*7418*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7421*/          OPC_EmitInteger, MVT::i32, 0, 
/*7424*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                  // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7440*/        0, /*End of Scope*/
/*7441*/      0, /*End of Scope*/
/*7442*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->7650
/*7446*/      OPC_RecordMemRef,
/*7447*/      OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*7448*/      OPC_Scope, 45, /*->7495*/ // 3 children in Scope
/*7450*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7451*/        OPC_RecordChild2, // #2 = $vdata_in
/*7452*/        OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*7454*/        OPC_CheckType, MVT::i32,
/*7456*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7458*/        OPC_Scope, 17, /*->7477*/ // 2 children in Scope
/*7460*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7463*/          OPC_EmitMergeInputChains1_0,
/*7464*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7477*/        /*Scope*/ 16, /*->7494*/
/*7478*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7481*/          OPC_EmitMergeInputChains1_0,
/*7482*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7494*/        0, /*End of Scope*/
/*7495*/      /*Scope*/ 57, /*->7553*/
/*7496*/        OPC_CaptureGlueInput,
/*7497*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7498*/        OPC_RecordChild2, // #2 = $value
/*7499*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_umax_local
/*7501*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7527
/*7504*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7506*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7509*/          OPC_EmitMergeInputChains1_0,
/*7510*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7513*/          OPC_EmitInteger, MVT::i1, 0, 
/*7516*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7527*/        /*SwitchType*/ 23, MVT::i64,// ->7552
/*7529*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7531*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7534*/          OPC_EmitMergeInputChains1_0,
/*7535*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7538*/          OPC_EmitInteger, MVT::i1, 0, 
/*7541*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7552*/        0, // EndSwitchType
/*7553*/      /*Scope*/ 95, /*->7649*/
/*7554*/        OPC_RecordChild1, // #1 = $addr
/*7555*/        OPC_CheckType, MVT::i32,
/*7557*/        OPC_Scope, 25, /*->7584*/ // 2 children in Scope
/*7559*/          OPC_CheckChild1Type, MVT::i64,
/*7561*/          OPC_RecordChild2, // #2 = $data
/*7562*/          OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*7564*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7566*/          OPC_EmitMergeInputChains1_0,
/*7567*/          OPC_EmitInteger, MVT::i1, 0, 
/*7570*/          OPC_EmitInteger, MVT::i1, 0, 
/*7573*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_umax:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7584*/        /*Scope*/ 63, /*->7648*/
/*7585*/          OPC_CheckChild1Type, MVT::i32,
/*7587*/          OPC_RecordChild2, // #2 = $src1
/*7588*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_umax_local
/*7590*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7592*/          OPC_EmitMergeInputChains1_0,
/*7593*/          OPC_EmitInteger, MVT::i32, 0, 
/*7596*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7608*/          OPC_EmitInteger, MVT::i32, 0, 
/*7611*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7623*/          OPC_EmitInteger, MVT::i32, 1, 
/*7626*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7629*/          OPC_EmitInteger, MVT::i32, 0, 
/*7632*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                  // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7648*/        0, /*End of Scope*/
/*7649*/      0, /*End of Scope*/
/*7650*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->7858
/*7654*/      OPC_RecordMemRef,
/*7655*/      OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*7656*/      OPC_Scope, 45, /*->7703*/ // 3 children in Scope
/*7658*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7659*/        OPC_RecordChild2, // #2 = $vdata_in
/*7660*/        OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*7662*/        OPC_CheckType, MVT::i32,
/*7664*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7666*/        OPC_Scope, 17, /*->7685*/ // 2 children in Scope
/*7668*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7671*/          OPC_EmitMergeInputChains1_0,
/*7672*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7685*/        /*Scope*/ 16, /*->7702*/
/*7686*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7689*/          OPC_EmitMergeInputChains1_0,
/*7690*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7702*/        0, /*End of Scope*/
/*7703*/      /*Scope*/ 57, /*->7761*/
/*7704*/        OPC_CaptureGlueInput,
/*7705*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7706*/        OPC_RecordChild2, // #2 = $value
/*7707*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_and_local
/*7709*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7735
/*7712*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7714*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7717*/          OPC_EmitMergeInputChains1_0,
/*7718*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7721*/          OPC_EmitInteger, MVT::i1, 0, 
/*7724*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7735*/        /*SwitchType*/ 23, MVT::i64,// ->7760
/*7737*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7739*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7742*/          OPC_EmitMergeInputChains1_0,
/*7743*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7746*/          OPC_EmitInteger, MVT::i1, 0, 
/*7749*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7760*/        0, // EndSwitchType
/*7761*/      /*Scope*/ 95, /*->7857*/
/*7762*/        OPC_RecordChild1, // #1 = $addr
/*7763*/        OPC_CheckType, MVT::i32,
/*7765*/        OPC_Scope, 25, /*->7792*/ // 2 children in Scope
/*7767*/          OPC_CheckChild1Type, MVT::i64,
/*7769*/          OPC_RecordChild2, // #2 = $data
/*7770*/          OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*7772*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7774*/          OPC_EmitMergeInputChains1_0,
/*7775*/          OPC_EmitInteger, MVT::i1, 0, 
/*7778*/          OPC_EmitInteger, MVT::i1, 0, 
/*7781*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_and:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7792*/        /*Scope*/ 63, /*->7856*/
/*7793*/          OPC_CheckChild1Type, MVT::i32,
/*7795*/          OPC_RecordChild2, // #2 = $src1
/*7796*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_and_local
/*7798*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7800*/          OPC_EmitMergeInputChains1_0,
/*7801*/          OPC_EmitInteger, MVT::i32, 0, 
/*7804*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7816*/          OPC_EmitInteger, MVT::i32, 0, 
/*7819*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7831*/          OPC_EmitInteger, MVT::i32, 1, 
/*7834*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7837*/          OPC_EmitInteger, MVT::i32, 0, 
/*7840*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                  // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7856*/        0, /*End of Scope*/
/*7857*/      0, /*End of Scope*/
/*7858*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->8066
/*7862*/      OPC_RecordMemRef,
/*7863*/      OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*7864*/      OPC_Scope, 45, /*->7911*/ // 3 children in Scope
/*7866*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7867*/        OPC_RecordChild2, // #2 = $vdata_in
/*7868*/        OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*7870*/        OPC_CheckType, MVT::i32,
/*7872*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7874*/        OPC_Scope, 17, /*->7893*/ // 2 children in Scope
/*7876*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7879*/          OPC_EmitMergeInputChains1_0,
/*7880*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7893*/        /*Scope*/ 16, /*->7910*/
/*7894*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7897*/          OPC_EmitMergeInputChains1_0,
/*7898*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7910*/        0, /*End of Scope*/
/*7911*/      /*Scope*/ 57, /*->7969*/
/*7912*/        OPC_CaptureGlueInput,
/*7913*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7914*/        OPC_RecordChild2, // #2 = $value
/*7915*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_or_local
/*7917*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7943
/*7920*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7922*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7925*/          OPC_EmitMergeInputChains1_0,
/*7926*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7929*/          OPC_EmitInteger, MVT::i1, 0, 
/*7932*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7943*/        /*SwitchType*/ 23, MVT::i64,// ->7968
/*7945*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7947*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7950*/          OPC_EmitMergeInputChains1_0,
/*7951*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7954*/          OPC_EmitInteger, MVT::i1, 0, 
/*7957*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7968*/        0, // EndSwitchType
/*7969*/      /*Scope*/ 95, /*->8065*/
/*7970*/        OPC_RecordChild1, // #1 = $addr
/*7971*/        OPC_CheckType, MVT::i32,
/*7973*/        OPC_Scope, 25, /*->8000*/ // 2 children in Scope
/*7975*/          OPC_CheckChild1Type, MVT::i64,
/*7977*/          OPC_RecordChild2, // #2 = $data
/*7978*/          OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*7980*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7982*/          OPC_EmitMergeInputChains1_0,
/*7983*/          OPC_EmitInteger, MVT::i1, 0, 
/*7986*/          OPC_EmitInteger, MVT::i1, 0, 
/*7989*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_or:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8000*/        /*Scope*/ 63, /*->8064*/
/*8001*/          OPC_CheckChild1Type, MVT::i32,
/*8003*/          OPC_RecordChild2, // #2 = $src1
/*8004*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_or_local
/*8006*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8008*/          OPC_EmitMergeInputChains1_0,
/*8009*/          OPC_EmitInteger, MVT::i32, 0, 
/*8012*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8024*/          OPC_EmitInteger, MVT::i32, 0, 
/*8027*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8039*/          OPC_EmitInteger, MVT::i32, 1, 
/*8042*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8045*/          OPC_EmitInteger, MVT::i32, 0, 
/*8048*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                  // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8064*/        0, /*End of Scope*/
/*8065*/      0, /*End of Scope*/
/*8066*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->8274
/*8070*/      OPC_RecordMemRef,
/*8071*/      OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*8072*/      OPC_Scope, 45, /*->8119*/ // 3 children in Scope
/*8074*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8075*/        OPC_RecordChild2, // #2 = $vdata_in
/*8076*/        OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*8078*/        OPC_CheckType, MVT::i32,
/*8080*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8082*/        OPC_Scope, 17, /*->8101*/ // 2 children in Scope
/*8084*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8087*/          OPC_EmitMergeInputChains1_0,
/*8088*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8101*/        /*Scope*/ 16, /*->8118*/
/*8102*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8105*/          OPC_EmitMergeInputChains1_0,
/*8106*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8118*/        0, /*End of Scope*/
/*8119*/      /*Scope*/ 57, /*->8177*/
/*8120*/        OPC_CaptureGlueInput,
/*8121*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8122*/        OPC_RecordChild2, // #2 = $value
/*8123*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_xor_local
/*8125*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8151
/*8128*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8130*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8133*/          OPC_EmitMergeInputChains1_0,
/*8134*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8137*/          OPC_EmitInteger, MVT::i1, 0, 
/*8140*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8151*/        /*SwitchType*/ 23, MVT::i64,// ->8176
/*8153*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8155*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8158*/          OPC_EmitMergeInputChains1_0,
/*8159*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8162*/          OPC_EmitInteger, MVT::i1, 0, 
/*8165*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8176*/        0, // EndSwitchType
/*8177*/      /*Scope*/ 95, /*->8273*/
/*8178*/        OPC_RecordChild1, // #1 = $addr
/*8179*/        OPC_CheckType, MVT::i32,
/*8181*/        OPC_Scope, 25, /*->8208*/ // 2 children in Scope
/*8183*/          OPC_CheckChild1Type, MVT::i64,
/*8185*/          OPC_RecordChild2, // #2 = $data
/*8186*/          OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*8188*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8190*/          OPC_EmitMergeInputChains1_0,
/*8191*/          OPC_EmitInteger, MVT::i1, 0, 
/*8194*/          OPC_EmitInteger, MVT::i1, 0, 
/*8197*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_xor:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8208*/        /*Scope*/ 63, /*->8272*/
/*8209*/          OPC_CheckChild1Type, MVT::i32,
/*8211*/          OPC_RecordChild2, // #2 = $src1
/*8212*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_xor_local
/*8214*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8216*/          OPC_EmitMergeInputChains1_0,
/*8217*/          OPC_EmitInteger, MVT::i32, 0, 
/*8220*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8232*/          OPC_EmitInteger, MVT::i32, 0, 
/*8235*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8247*/          OPC_EmitInteger, MVT::i32, 1, 
/*8250*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8253*/          OPC_EmitInteger, MVT::i32, 0, 
/*8256*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                  // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8272*/        0, /*End of Scope*/
/*8273*/      0, /*End of Scope*/
/*8274*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->8412
/*8278*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*8279*/      OPC_RecordChild1, // #1 = $src
/*8280*/      OPC_CheckChild1Type, MVT::v4f32,
/*8282*/      OPC_RecordChild2, // #2 = $base
/*8283*/      OPC_MoveChild, 2,
/*8285*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8288*/      OPC_CheckType, MVT::i32,
/*8290*/      OPC_MoveParent,
/*8291*/      OPC_RecordChild3, // #3 = $type
/*8292*/      OPC_MoveChild, 3,
/*8294*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8297*/      OPC_CheckType, MVT::i32,
/*8299*/      OPC_MoveParent,
/*8300*/      OPC_RecordChild4, // #4 = $swz_x
/*8301*/      OPC_MoveChild, 4,
/*8303*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8306*/      OPC_CheckType, MVT::i32,
/*8308*/      OPC_MoveParent,
/*8309*/      OPC_RecordChild5, // #5 = $swz_y
/*8310*/      OPC_MoveChild, 5,
/*8312*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8315*/      OPC_CheckType, MVT::i32,
/*8317*/      OPC_MoveParent,
/*8318*/      OPC_RecordChild6, // #6 = $swz_z
/*8319*/      OPC_MoveChild, 6,
/*8321*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8324*/      OPC_CheckType, MVT::i32,
/*8326*/      OPC_MoveParent,
/*8327*/      OPC_RecordChild7, // #7 = $swz_w
/*8328*/      OPC_MoveChild, 7,
/*8330*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8333*/      OPC_CheckType, MVT::i32,
/*8335*/      OPC_MoveParent,
/*8336*/      OPC_Scope, 36, /*->8374*/ // 2 children in Scope
/*8338*/        OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*8340*/        OPC_EmitMergeInputChains1_0,
/*8341*/        OPC_EmitConvertToTarget, 3,
/*8343*/        OPC_EmitConvertToTarget, 2,
/*8345*/        OPC_EmitConvertToTarget, 4,
/*8347*/        OPC_EmitConvertToTarget, 5,
/*8349*/        OPC_EmitConvertToTarget, 6,
/*8351*/        OPC_EmitConvertToTarget, 7,
/*8353*/        OPC_EmitInteger, MVT::i32, 39, 
/*8356*/        OPC_EmitInteger, MVT::i32, 0, 
/*8359*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*8374*/      /*Scope*/ 36, /*->8411*/
/*8375*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8377*/        OPC_EmitMergeInputChains1_0,
/*8378*/        OPC_EmitConvertToTarget, 3,
/*8380*/        OPC_EmitConvertToTarget, 2,
/*8382*/        OPC_EmitConvertToTarget, 4,
/*8384*/        OPC_EmitConvertToTarget, 5,
/*8386*/        OPC_EmitConvertToTarget, 6,
/*8388*/        OPC_EmitConvertToTarget, 7,
/*8390*/        OPC_EmitInteger, MVT::i32, 83, 
/*8393*/        OPC_EmitInteger, MVT::i32, 0, 
/*8396*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*8411*/      0, /*End of Scope*/
/*8412*/    /*SwitchOpcode*/ 33|128,2/*289*/, TARGET_VAL(ISD::SHL),// ->8705
/*8416*/      OPC_Scope, 44, /*->8462*/ // 2 children in Scope
/*8418*/        OPC_MoveChild, 0,
/*8420*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*8423*/        OPC_MoveChild, 0,
/*8425*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8428*/        OPC_CheckChild0Integer, 1, 
/*8430*/        OPC_RecordChild1, // #0 = $a
/*8431*/        OPC_CheckChild1Type, MVT::i32,
/*8433*/        OPC_MoveParent,
/*8434*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8445*/        OPC_MoveParent,
/*8446*/        OPC_RecordChild1, // #1 = $b
/*8447*/        OPC_CheckChild1Type, MVT::i32,
/*8449*/        OPC_CheckType, MVT::i32,
/*8451*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8453*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*8462*/      /*Scope*/ 112|128,1/*240*/, /*->8704*/
/*8464*/        OPC_RecordChild0, // #0 = $src0
/*8465*/        OPC_RecordChild1, // #1 = $src1
/*8466*/        OPC_CheckChild1Type, MVT::i32,
/*8468*/        OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->8690
/*8472*/          OPC_Scope, 11, /*->8485*/ // 3 children in Scope
/*8474*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8476*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*8485*/          /*Scope*/ 101, /*->8587*/
/*8486*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*8488*/            OPC_EmitInteger, MVT::i32, 0, 
/*8491*/            OPC_EmitInteger, MVT::i32, 0, 
/*8494*/            OPC_EmitInteger, MVT::i32, 1, 
/*8497*/            OPC_EmitInteger, MVT::i32, 0, 
/*8500*/            OPC_EmitInteger, MVT::i32, 0, 
/*8503*/            OPC_EmitInteger, MVT::i32, 0, 
/*8506*/            OPC_EmitInteger, MVT::i32, 0, 
/*8509*/            OPC_EmitInteger, MVT::i32, 0, 
/*8512*/            OPC_EmitInteger, MVT::i32, 0, 
/*8515*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8527*/            OPC_EmitInteger, MVT::i32, 0, 
/*8530*/            OPC_EmitInteger, MVT::i32, 0, 
/*8533*/            OPC_EmitInteger, MVT::i32, 0, 
/*8536*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8548*/            OPC_EmitInteger, MVT::i32, 1, 
/*8551*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8554*/            OPC_EmitInteger, MVT::i32, 0, 
/*8557*/            OPC_EmitInteger, MVT::i32, 0, 
/*8560*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*8587*/          /*Scope*/ 101, /*->8689*/
/*8588*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8590*/            OPC_EmitInteger, MVT::i32, 0, 
/*8593*/            OPC_EmitInteger, MVT::i32, 0, 
/*8596*/            OPC_EmitInteger, MVT::i32, 1, 
/*8599*/            OPC_EmitInteger, MVT::i32, 0, 
/*8602*/            OPC_EmitInteger, MVT::i32, 0, 
/*8605*/            OPC_EmitInteger, MVT::i32, 0, 
/*8608*/            OPC_EmitInteger, MVT::i32, 0, 
/*8611*/            OPC_EmitInteger, MVT::i32, 0, 
/*8614*/            OPC_EmitInteger, MVT::i32, 0, 
/*8617*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8629*/            OPC_EmitInteger, MVT::i32, 0, 
/*8632*/            OPC_EmitInteger, MVT::i32, 0, 
/*8635*/            OPC_EmitInteger, MVT::i32, 0, 
/*8638*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8650*/            OPC_EmitInteger, MVT::i32, 1, 
/*8653*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8656*/            OPC_EmitInteger, MVT::i32, 0, 
/*8659*/            OPC_EmitInteger, MVT::i32, 0, 
/*8662*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*8689*/          0, /*End of Scope*/
/*8690*/        /*SwitchType*/ 11, MVT::i64,// ->8703
/*8692*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8694*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*8703*/        0, // EndSwitchType
/*8704*/      0, /*End of Scope*/
/*8705*/    /*SwitchOpcode*/ 89|128,40/*5209*/, TARGET_VAL(ISD::OR),// ->13918
/*8709*/      OPC_Scope, 63|128,39/*5055*/, /*->13767*/ // 2 children in Scope
/*8712*/        OPC_MoveChild, 0,
/*8714*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8717*/        OPC_Scope, 71|128,2/*327*/, /*->9047*/ // 8 children in Scope
/*8720*/          OPC_RecordChild0, // #0 = $y
/*8721*/          OPC_Scope, 1|128,2/*257*/, /*->8981*/ // 2 children in Scope
/*8724*/            OPC_RecordChild1, // #1 = $x
/*8725*/            OPC_MoveParent,
/*8726*/            OPC_MoveChild, 1,
/*8728*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8731*/            OPC_Scope, 10|128,1/*138*/, /*->8872*/ // 4 children in Scope
/*8734*/              OPC_RecordChild0, // #2 = $z
/*8735*/              OPC_MoveChild, 1,
/*8737*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8740*/              OPC_CheckChild0Same, 1,
/*8742*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8753*/              OPC_MoveParent,
/*8754*/              OPC_MoveParent,
/*8755*/              OPC_CheckType, MVT::i32,
/*8757*/              OPC_Scope, 99, /*->8858*/ // 2 children in Scope
/*8759*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8761*/                OPC_EmitInteger, MVT::i32, 0, 
/*8764*/                OPC_EmitInteger, MVT::i32, 0, 
/*8767*/                OPC_EmitInteger, MVT::i32, 0, 
/*8770*/                OPC_EmitInteger, MVT::i32, 0, 
/*8773*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8785*/                OPC_EmitInteger, MVT::i32, 0, 
/*8788*/                OPC_EmitInteger, MVT::i32, 0, 
/*8791*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8803*/                OPC_EmitInteger, MVT::i32, 0, 
/*8806*/                OPC_EmitInteger, MVT::i32, 0, 
/*8809*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8821*/                OPC_EmitInteger, MVT::i32, 1, 
/*8824*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8827*/                OPC_EmitInteger, MVT::i32, 0, 
/*8830*/                OPC_EmitInteger, MVT::i32, 0, 
/*8833*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8858*/              /*Scope*/ 12, /*->8871*/
/*8859*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8861*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8871*/              0, /*End of Scope*/
/*8872*/            /*Scope*/ 35, /*->8908*/
/*8873*/              OPC_MoveChild, 0,
/*8875*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8878*/              OPC_CheckChild0Same, 1,
/*8880*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8891*/              OPC_MoveParent,
/*8892*/              OPC_RecordChild1, // #2 = $z
/*8893*/              OPC_MoveParent,
/*8894*/              OPC_CheckType, MVT::i32,
/*8896*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8898*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8908*/            /*Scope*/ 35, /*->8944*/
/*8909*/              OPC_RecordChild0, // #2 = $z
/*8910*/              OPC_MoveChild, 1,
/*8912*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8915*/              OPC_CheckChild0Same, 0,
/*8917*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8928*/              OPC_MoveParent,
/*8929*/              OPC_MoveParent,
/*8930*/              OPC_CheckType, MVT::i32,
/*8932*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8934*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8944*/            /*Scope*/ 35, /*->8980*/
/*8945*/              OPC_MoveChild, 0,
/*8947*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8950*/              OPC_CheckChild0Same, 0,
/*8952*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8963*/              OPC_MoveParent,
/*8964*/              OPC_RecordChild1, // #2 = $z
/*8965*/              OPC_MoveParent,
/*8966*/              OPC_CheckType, MVT::i32,
/*8968*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8970*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8980*/            0, /*End of Scope*/
/*8981*/          /*Scope*/ 64, /*->9046*/
/*8982*/            OPC_MoveChild, 1,
/*8984*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8987*/            OPC_RecordChild0, // #1 = $x
/*8988*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8999*/            OPC_MoveParent,
/*9000*/            OPC_MoveParent,
/*9001*/            OPC_MoveChild, 1,
/*9003*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9006*/            OPC_Scope, 18, /*->9026*/ // 2 children in Scope
/*9008*/              OPC_RecordChild0, // #2 = $y
/*9009*/              OPC_CheckChild1Same, 1,
/*9011*/              OPC_MoveParent,
/*9012*/              OPC_CheckType, MVT::i32,
/*9014*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9016*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9026*/            /*Scope*/ 18, /*->9045*/
/*9027*/              OPC_CheckChild0Same, 1,
/*9029*/              OPC_RecordChild1, // #2 = $y
/*9030*/              OPC_MoveParent,
/*9031*/              OPC_CheckType, MVT::i32,
/*9033*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9035*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9045*/            0, /*End of Scope*/
/*9046*/          0, /*End of Scope*/
/*9047*/        /*Scope*/ 65, /*->9113*/
/*9048*/          OPC_MoveChild, 0,
/*9050*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9053*/          OPC_RecordChild0, // #0 = $x
/*9054*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9065*/          OPC_MoveParent,
/*9066*/          OPC_RecordChild1, // #1 = $z
/*9067*/          OPC_MoveParent,
/*9068*/          OPC_MoveChild, 1,
/*9070*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9073*/          OPC_Scope, 18, /*->9093*/ // 2 children in Scope
/*9075*/            OPC_RecordChild0, // #2 = $y
/*9076*/            OPC_CheckChild1Same, 0,
/*9078*/            OPC_MoveParent,
/*9079*/            OPC_CheckType, MVT::i32,
/*9081*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9083*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9093*/          /*Scope*/ 18, /*->9112*/
/*9094*/            OPC_CheckChild0Same, 0,
/*9096*/            OPC_RecordChild1, // #2 = $y
/*9097*/            OPC_MoveParent,
/*9098*/            OPC_CheckType, MVT::i32,
/*9100*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9102*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9112*/          0, /*End of Scope*/
/*9113*/        /*Scope*/ 111|128,4/*623*/, /*->9738*/
/*9115*/          OPC_RecordChild0, // #0 = $y
/*9116*/          OPC_Scope, 122|128,2/*378*/, /*->9497*/ // 2 children in Scope
/*9119*/            OPC_RecordChild1, // #1 = $x
/*9120*/            OPC_MoveParent,
/*9121*/            OPC_MoveChild, 1,
/*9123*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9126*/            OPC_Scope, 122, /*->9250*/ // 3 children in Scope
/*9128*/              OPC_MoveChild, 0,
/*9130*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9133*/              OPC_CheckChild0Same, 1,
/*9135*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9146*/              OPC_MoveParent,
/*9147*/              OPC_RecordChild1, // #2 = $z
/*9148*/              OPC_MoveParent,
/*9149*/              OPC_CheckType, MVT::i32,
/*9151*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9153*/              OPC_EmitInteger, MVT::i32, 0, 
/*9156*/              OPC_EmitInteger, MVT::i32, 0, 
/*9159*/              OPC_EmitInteger, MVT::i32, 0, 
/*9162*/              OPC_EmitInteger, MVT::i32, 0, 
/*9165*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9177*/              OPC_EmitInteger, MVT::i32, 0, 
/*9180*/              OPC_EmitInteger, MVT::i32, 0, 
/*9183*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9195*/              OPC_EmitInteger, MVT::i32, 0, 
/*9198*/              OPC_EmitInteger, MVT::i32, 0, 
/*9201*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9213*/              OPC_EmitInteger, MVT::i32, 1, 
/*9216*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9219*/              OPC_EmitInteger, MVT::i32, 0, 
/*9222*/              OPC_EmitInteger, MVT::i32, 0, 
/*9225*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9250*/            /*Scope*/ 122, /*->9373*/
/*9251*/              OPC_RecordChild0, // #2 = $z
/*9252*/              OPC_MoveChild, 1,
/*9254*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9257*/              OPC_CheckChild0Same, 0,
/*9259*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9270*/              OPC_MoveParent,
/*9271*/              OPC_MoveParent,
/*9272*/              OPC_CheckType, MVT::i32,
/*9274*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9276*/              OPC_EmitInteger, MVT::i32, 0, 
/*9279*/              OPC_EmitInteger, MVT::i32, 0, 
/*9282*/              OPC_EmitInteger, MVT::i32, 0, 
/*9285*/              OPC_EmitInteger, MVT::i32, 0, 
/*9288*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9300*/              OPC_EmitInteger, MVT::i32, 0, 
/*9303*/              OPC_EmitInteger, MVT::i32, 0, 
/*9306*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9318*/              OPC_EmitInteger, MVT::i32, 0, 
/*9321*/              OPC_EmitInteger, MVT::i32, 0, 
/*9324*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9336*/              OPC_EmitInteger, MVT::i32, 1, 
/*9339*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9342*/              OPC_EmitInteger, MVT::i32, 0, 
/*9345*/              OPC_EmitInteger, MVT::i32, 0, 
/*9348*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9373*/            /*Scope*/ 122, /*->9496*/
/*9374*/              OPC_MoveChild, 0,
/*9376*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9379*/              OPC_CheckChild0Same, 0,
/*9381*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9392*/              OPC_MoveParent,
/*9393*/              OPC_RecordChild1, // #2 = $z
/*9394*/              OPC_MoveParent,
/*9395*/              OPC_CheckType, MVT::i32,
/*9397*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9399*/              OPC_EmitInteger, MVT::i32, 0, 
/*9402*/              OPC_EmitInteger, MVT::i32, 0, 
/*9405*/              OPC_EmitInteger, MVT::i32, 0, 
/*9408*/              OPC_EmitInteger, MVT::i32, 0, 
/*9411*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9423*/              OPC_EmitInteger, MVT::i32, 0, 
/*9426*/              OPC_EmitInteger, MVT::i32, 0, 
/*9429*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9441*/              OPC_EmitInteger, MVT::i32, 0, 
/*9444*/              OPC_EmitInteger, MVT::i32, 0, 
/*9447*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9459*/              OPC_EmitInteger, MVT::i32, 1, 
/*9462*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9465*/              OPC_EmitInteger, MVT::i32, 0, 
/*9468*/              OPC_EmitInteger, MVT::i32, 0, 
/*9471*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9496*/            0, /*End of Scope*/
/*9497*/          /*Scope*/ 110|128,1/*238*/, /*->9737*/
/*9499*/            OPC_MoveChild, 1,
/*9501*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9504*/            OPC_RecordChild0, // #1 = $x
/*9505*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9516*/            OPC_MoveParent,
/*9517*/            OPC_MoveParent,
/*9518*/            OPC_MoveChild, 1,
/*9520*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9523*/            OPC_Scope, 105, /*->9630*/ // 2 children in Scope
/*9525*/              OPC_RecordChild0, // #2 = $y
/*9526*/              OPC_CheckChild1Same, 1,
/*9528*/              OPC_MoveParent,
/*9529*/              OPC_CheckType, MVT::i32,
/*9531*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9533*/              OPC_EmitInteger, MVT::i32, 0, 
/*9536*/              OPC_EmitInteger, MVT::i32, 0, 
/*9539*/              OPC_EmitInteger, MVT::i32, 0, 
/*9542*/              OPC_EmitInteger, MVT::i32, 0, 
/*9545*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9557*/              OPC_EmitInteger, MVT::i32, 0, 
/*9560*/              OPC_EmitInteger, MVT::i32, 0, 
/*9563*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9575*/              OPC_EmitInteger, MVT::i32, 0, 
/*9578*/              OPC_EmitInteger, MVT::i32, 0, 
/*9581*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9593*/              OPC_EmitInteger, MVT::i32, 1, 
/*9596*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9599*/              OPC_EmitInteger, MVT::i32, 0, 
/*9602*/              OPC_EmitInteger, MVT::i32, 0, 
/*9605*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9630*/            /*Scope*/ 105, /*->9736*/
/*9631*/              OPC_CheckChild0Same, 1,
/*9633*/              OPC_RecordChild1, // #2 = $y
/*9634*/              OPC_MoveParent,
/*9635*/              OPC_CheckType, MVT::i32,
/*9637*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9639*/              OPC_EmitInteger, MVT::i32, 0, 
/*9642*/              OPC_EmitInteger, MVT::i32, 0, 
/*9645*/              OPC_EmitInteger, MVT::i32, 0, 
/*9648*/              OPC_EmitInteger, MVT::i32, 0, 
/*9651*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9663*/              OPC_EmitInteger, MVT::i32, 0, 
/*9666*/              OPC_EmitInteger, MVT::i32, 0, 
/*9669*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9681*/              OPC_EmitInteger, MVT::i32, 0, 
/*9684*/              OPC_EmitInteger, MVT::i32, 0, 
/*9687*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9699*/              OPC_EmitInteger, MVT::i32, 1, 
/*9702*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9705*/              OPC_EmitInteger, MVT::i32, 0, 
/*9708*/              OPC_EmitInteger, MVT::i32, 0, 
/*9711*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9736*/            0, /*End of Scope*/
/*9737*/          0, /*End of Scope*/
/*9738*/        /*Scope*/ 111|128,1/*239*/, /*->9979*/
/*9740*/          OPC_MoveChild, 0,
/*9742*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9745*/          OPC_RecordChild0, // #0 = $x
/*9746*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9757*/          OPC_MoveParent,
/*9758*/          OPC_RecordChild1, // #1 = $z
/*9759*/          OPC_MoveParent,
/*9760*/          OPC_MoveChild, 1,
/*9762*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9765*/          OPC_Scope, 105, /*->9872*/ // 2 children in Scope
/*9767*/            OPC_RecordChild0, // #2 = $y
/*9768*/            OPC_CheckChild1Same, 0,
/*9770*/            OPC_MoveParent,
/*9771*/            OPC_CheckType, MVT::i32,
/*9773*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9775*/            OPC_EmitInteger, MVT::i32, 0, 
/*9778*/            OPC_EmitInteger, MVT::i32, 0, 
/*9781*/            OPC_EmitInteger, MVT::i32, 0, 
/*9784*/            OPC_EmitInteger, MVT::i32, 0, 
/*9787*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9799*/            OPC_EmitInteger, MVT::i32, 0, 
/*9802*/            OPC_EmitInteger, MVT::i32, 0, 
/*9805*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9817*/            OPC_EmitInteger, MVT::i32, 0, 
/*9820*/            OPC_EmitInteger, MVT::i32, 0, 
/*9823*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9835*/            OPC_EmitInteger, MVT::i32, 1, 
/*9838*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9841*/            OPC_EmitInteger, MVT::i32, 0, 
/*9844*/            OPC_EmitInteger, MVT::i32, 0, 
/*9847*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9872*/          /*Scope*/ 105, /*->9978*/
/*9873*/            OPC_CheckChild0Same, 0,
/*9875*/            OPC_RecordChild1, // #2 = $y
/*9876*/            OPC_MoveParent,
/*9877*/            OPC_CheckType, MVT::i32,
/*9879*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9881*/            OPC_EmitInteger, MVT::i32, 0, 
/*9884*/            OPC_EmitInteger, MVT::i32, 0, 
/*9887*/            OPC_EmitInteger, MVT::i32, 0, 
/*9890*/            OPC_EmitInteger, MVT::i32, 0, 
/*9893*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9905*/            OPC_EmitInteger, MVT::i32, 0, 
/*9908*/            OPC_EmitInteger, MVT::i32, 0, 
/*9911*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9923*/            OPC_EmitInteger, MVT::i32, 0, 
/*9926*/            OPC_EmitInteger, MVT::i32, 0, 
/*9929*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9941*/            OPC_EmitInteger, MVT::i32, 1, 
/*9944*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9947*/            OPC_EmitInteger, MVT::i32, 0, 
/*9950*/            OPC_EmitInteger, MVT::i32, 0, 
/*9953*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9978*/          0, /*End of Scope*/
/*9979*/        /*Scope*/ 112|128,4/*624*/, /*->10605*/
/*9981*/          OPC_RecordChild0, // #0 = $x
/*9982*/          OPC_Scope, 108|128,3/*492*/, /*->10477*/ // 2 children in Scope
/*9985*/            OPC_RecordChild1, // #1 = $z
/*9986*/            OPC_MoveParent,
/*9987*/            OPC_MoveChild, 1,
/*9989*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9992*/            OPC_Scope, 16|128,2/*272*/, /*->10267*/ // 4 children in Scope
/*9995*/              OPC_RecordChild0, // #2 = $y
/*9996*/              OPC_MoveChild, 1,
/*9998*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10001*/             OPC_Scope, 104|128,1/*232*/, /*->10236*/ // 2 children in Scope
/*10004*/               OPC_CheckChild0Same, 0,
/*10006*/               OPC_CheckChild1Same, 1,
/*10008*/               OPC_MoveParent,
/*10009*/               OPC_MoveParent,
/*10010*/               OPC_CheckType, MVT::i32,
/*10012*/               OPC_Scope, 70|128,1/*198*/, /*->10213*/ // 2 children in Scope
/*10015*/                 OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10017*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10020*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10023*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10026*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10029*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10032*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10035*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10038*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10041*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10044*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10047*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10050*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10062*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10065*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10068*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10071*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10083*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10086*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10089*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10092*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10095*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10122*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10125*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10128*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10140*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10143*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10146*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10158*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10161*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10164*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10176*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10179*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10182*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10185*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10188*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10213*/               /*Scope*/ 21, /*->10235*/
/*10214*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10216*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10225*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10235*/               0, /*End of Scope*/
/*10236*/             /*Scope*/ 29, /*->10266*/
/*10237*/               OPC_CheckChild0Same, 1,
/*10239*/               OPC_CheckChild1Same, 0,
/*10241*/               OPC_MoveParent,
/*10242*/               OPC_MoveParent,
/*10243*/               OPC_CheckType, MVT::i32,
/*10245*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10247*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10256*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10266*/             0, /*End of Scope*/
/*10267*/           /*Scope*/ 69, /*->10337*/
/*10268*/             OPC_MoveChild, 0,
/*10270*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10273*/             OPC_Scope, 30, /*->10305*/ // 2 children in Scope
/*10275*/               OPC_CheckChild0Same, 0,
/*10277*/               OPC_CheckChild1Same, 1,
/*10279*/               OPC_MoveParent,
/*10280*/               OPC_RecordChild1, // #2 = $y
/*10281*/               OPC_MoveParent,
/*10282*/               OPC_CheckType, MVT::i32,
/*10284*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10286*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10295*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10305*/             /*Scope*/ 30, /*->10336*/
/*10306*/               OPC_CheckChild0Same, 1,
/*10308*/               OPC_CheckChild1Same, 0,
/*10310*/               OPC_MoveParent,
/*10311*/               OPC_RecordChild1, // #2 = $y
/*10312*/               OPC_MoveParent,
/*10313*/               OPC_CheckType, MVT::i32,
/*10315*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10317*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10326*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10336*/             0, /*End of Scope*/
/*10337*/           /*Scope*/ 68, /*->10406*/
/*10338*/             OPC_RecordChild0, // #2 = $y
/*10339*/             OPC_MoveChild, 1,
/*10341*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10344*/             OPC_Scope, 29, /*->10375*/ // 2 children in Scope
/*10346*/               OPC_CheckChild0Same, 1,
/*10348*/               OPC_CheckChild1Same, 0,
/*10350*/               OPC_MoveParent,
/*10351*/               OPC_MoveParent,
/*10352*/               OPC_CheckType, MVT::i32,
/*10354*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10356*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10365*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10375*/             /*Scope*/ 29, /*->10405*/
/*10376*/               OPC_CheckChild0Same, 0,
/*10378*/               OPC_CheckChild1Same, 1,
/*10380*/               OPC_MoveParent,
/*10381*/               OPC_MoveParent,
/*10382*/               OPC_CheckType, MVT::i32,
/*10384*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10386*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10395*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10405*/             0, /*End of Scope*/
/*10406*/           /*Scope*/ 69, /*->10476*/
/*10407*/             OPC_MoveChild, 0,
/*10409*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10412*/             OPC_Scope, 30, /*->10444*/ // 2 children in Scope
/*10414*/               OPC_CheckChild0Same, 1,
/*10416*/               OPC_CheckChild1Same, 0,
/*10418*/               OPC_MoveParent,
/*10419*/               OPC_RecordChild1, // #2 = $y
/*10420*/               OPC_MoveParent,
/*10421*/               OPC_CheckType, MVT::i32,
/*10423*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10425*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10434*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10444*/             /*Scope*/ 30, /*->10475*/
/*10445*/               OPC_CheckChild0Same, 0,
/*10447*/               OPC_CheckChild1Same, 1,
/*10449*/               OPC_MoveParent,
/*10450*/               OPC_RecordChild1, // #2 = $y
/*10451*/               OPC_MoveParent,
/*10452*/               OPC_CheckType, MVT::i32,
/*10454*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10456*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10465*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10475*/             0, /*End of Scope*/
/*10476*/           0, /*End of Scope*/
/*10477*/         /*Scope*/ 126, /*->10604*/
/*10478*/           OPC_MoveChild, 1,
/*10480*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10483*/           OPC_RecordChild0, // #1 = $x
/*10484*/           OPC_RecordChild1, // #2 = $z
/*10485*/           OPC_MoveParent,
/*10486*/           OPC_MoveParent,
/*10487*/           OPC_MoveChild, 1,
/*10489*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10492*/           OPC_Scope, 28, /*->10522*/ // 3 children in Scope
/*10494*/             OPC_CheckChild0Same, 1,
/*10496*/             OPC_CheckChild1Same, 2,
/*10498*/             OPC_MoveParent,
/*10499*/             OPC_CheckType, MVT::i32,
/*10501*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10503*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*10512*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10522*/           /*Scope*/ 51, /*->10574*/
/*10523*/             OPC_CheckChild0Same, 2,
/*10525*/             OPC_CheckChild1Same, 1,
/*10527*/             OPC_MoveParent,
/*10528*/             OPC_CheckType, MVT::i32,
/*10530*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10532*/             OPC_Scope, 19, /*->10553*/ // 2 children in Scope
/*10534*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*10543*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10553*/             /*Scope*/ 19, /*->10573*/
/*10554*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*10563*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10573*/             0, /*End of Scope*/
/*10574*/           /*Scope*/ 28, /*->10603*/
/*10575*/             OPC_CheckChild0Same, 1,
/*10577*/             OPC_CheckChild1Same, 2,
/*10579*/             OPC_MoveParent,
/*10580*/             OPC_CheckType, MVT::i32,
/*10582*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10584*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*10593*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10603*/           0, /*End of Scope*/
/*10604*/         0, /*End of Scope*/
/*10605*/       /*Scope*/ 127, /*->10733*/
/*10606*/         OPC_MoveChild, 0,
/*10608*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10611*/         OPC_RecordChild0, // #0 = $x
/*10612*/         OPC_RecordChild1, // #1 = $z
/*10613*/         OPC_MoveParent,
/*10614*/         OPC_RecordChild1, // #2 = $y
/*10615*/         OPC_MoveParent,
/*10616*/         OPC_MoveChild, 1,
/*10618*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10621*/         OPC_Scope, 28, /*->10651*/ // 3 children in Scope
/*10623*/           OPC_CheckChild0Same, 0,
/*10625*/           OPC_CheckChild1Same, 1,
/*10627*/           OPC_MoveParent,
/*10628*/           OPC_CheckType, MVT::i32,
/*10630*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10632*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10641*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10651*/         /*Scope*/ 51, /*->10703*/
/*10652*/           OPC_CheckChild0Same, 1,
/*10654*/           OPC_CheckChild1Same, 0,
/*10656*/           OPC_MoveParent,
/*10657*/           OPC_CheckType, MVT::i32,
/*10659*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10661*/           OPC_Scope, 19, /*->10682*/ // 2 children in Scope
/*10663*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10672*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10682*/           /*Scope*/ 19, /*->10702*/
/*10683*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10692*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10702*/           0, /*End of Scope*/
/*10703*/         /*Scope*/ 28, /*->10732*/
/*10704*/           OPC_CheckChild0Same, 0,
/*10706*/           OPC_CheckChild1Same, 1,
/*10708*/           OPC_MoveParent,
/*10709*/           OPC_CheckType, MVT::i32,
/*10711*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10713*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10722*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10732*/         0, /*End of Scope*/
/*10733*/       /*Scope*/ 93|128,17/*2269*/, /*->13004*/
/*10735*/         OPC_RecordChild0, // #0 = $x
/*10736*/         OPC_Scope, 95|128,11/*1503*/, /*->12242*/ // 2 children in Scope
/*10739*/           OPC_RecordChild1, // #1 = $z
/*10740*/           OPC_MoveParent,
/*10741*/           OPC_MoveChild, 1,
/*10743*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10746*/           OPC_Scope, 84|128,1/*212*/, /*->10961*/ // 4 children in Scope
/*10749*/             OPC_RecordChild0, // #2 = $y
/*10750*/             OPC_MoveChild, 1,
/*10752*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10755*/             OPC_CheckChild0Same, 1,
/*10757*/             OPC_CheckChild1Same, 0,
/*10759*/             OPC_MoveParent,
/*10760*/             OPC_MoveParent,
/*10761*/             OPC_CheckType, MVT::i32,
/*10763*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10765*/             OPC_EmitInteger, MVT::i32, 0, 
/*10768*/             OPC_EmitInteger, MVT::i32, 0, 
/*10771*/             OPC_EmitInteger, MVT::i32, 0, 
/*10774*/             OPC_EmitInteger, MVT::i32, 0, 
/*10777*/             OPC_EmitInteger, MVT::i32, 1, 
/*10780*/             OPC_EmitInteger, MVT::i32, 0, 
/*10783*/             OPC_EmitInteger, MVT::i32, 0, 
/*10786*/             OPC_EmitInteger, MVT::i32, 0, 
/*10789*/             OPC_EmitInteger, MVT::i32, 0, 
/*10792*/             OPC_EmitInteger, MVT::i32, 0, 
/*10795*/             OPC_EmitInteger, MVT::i32, 0, 
/*10798*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10810*/             OPC_EmitInteger, MVT::i32, 0, 
/*10813*/             OPC_EmitInteger, MVT::i32, 0, 
/*10816*/             OPC_EmitInteger, MVT::i32, 0, 
/*10819*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10831*/             OPC_EmitInteger, MVT::i32, 1, 
/*10834*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10837*/             OPC_EmitInteger, MVT::i32, 0, 
/*10840*/             OPC_EmitInteger, MVT::i32, 0, 
/*10843*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10870*/             OPC_EmitInteger, MVT::i32, 0, 
/*10873*/             OPC_EmitInteger, MVT::i32, 0, 
/*10876*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10888*/             OPC_EmitInteger, MVT::i32, 0, 
/*10891*/             OPC_EmitInteger, MVT::i32, 0, 
/*10894*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10906*/             OPC_EmitInteger, MVT::i32, 0, 
/*10909*/             OPC_EmitInteger, MVT::i32, 0, 
/*10912*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10924*/             OPC_EmitInteger, MVT::i32, 1, 
/*10927*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10930*/             OPC_EmitInteger, MVT::i32, 0, 
/*10933*/             OPC_EmitInteger, MVT::i32, 0, 
/*10936*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10961*/           /*Scope*/ 41|128,3/*425*/, /*->11388*/
/*10963*/             OPC_MoveChild, 0,
/*10965*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10968*/             OPC_Scope, 79|128,1/*207*/, /*->11178*/ // 2 children in Scope
/*10971*/               OPC_CheckChild0Same, 0,
/*10973*/               OPC_CheckChild1Same, 1,
/*10975*/               OPC_MoveParent,
/*10976*/               OPC_RecordChild1, // #2 = $y
/*10977*/               OPC_MoveParent,
/*10978*/               OPC_CheckType, MVT::i32,
/*10980*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10982*/               OPC_EmitInteger, MVT::i32, 0, 
/*10985*/               OPC_EmitInteger, MVT::i32, 0, 
/*10988*/               OPC_EmitInteger, MVT::i32, 0, 
/*10991*/               OPC_EmitInteger, MVT::i32, 0, 
/*10994*/               OPC_EmitInteger, MVT::i32, 1, 
/*10997*/               OPC_EmitInteger, MVT::i32, 0, 
/*11000*/               OPC_EmitInteger, MVT::i32, 0, 
/*11003*/               OPC_EmitInteger, MVT::i32, 0, 
/*11006*/               OPC_EmitInteger, MVT::i32, 0, 
/*11009*/               OPC_EmitInteger, MVT::i32, 0, 
/*11012*/               OPC_EmitInteger, MVT::i32, 0, 
/*11015*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11027*/               OPC_EmitInteger, MVT::i32, 0, 
/*11030*/               OPC_EmitInteger, MVT::i32, 0, 
/*11033*/               OPC_EmitInteger, MVT::i32, 0, 
/*11036*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11048*/               OPC_EmitInteger, MVT::i32, 1, 
/*11051*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11054*/               OPC_EmitInteger, MVT::i32, 0, 
/*11057*/               OPC_EmitInteger, MVT::i32, 0, 
/*11060*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11087*/               OPC_EmitInteger, MVT::i32, 0, 
/*11090*/               OPC_EmitInteger, MVT::i32, 0, 
/*11093*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11105*/               OPC_EmitInteger, MVT::i32, 0, 
/*11108*/               OPC_EmitInteger, MVT::i32, 0, 
/*11111*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11123*/               OPC_EmitInteger, MVT::i32, 0, 
/*11126*/               OPC_EmitInteger, MVT::i32, 0, 
/*11129*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11141*/               OPC_EmitInteger, MVT::i32, 1, 
/*11144*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11147*/               OPC_EmitInteger, MVT::i32, 0, 
/*11150*/               OPC_EmitInteger, MVT::i32, 0, 
/*11153*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11178*/             /*Scope*/ 79|128,1/*207*/, /*->11387*/
/*11180*/               OPC_CheckChild0Same, 1,
/*11182*/               OPC_CheckChild1Same, 0,
/*11184*/               OPC_MoveParent,
/*11185*/               OPC_RecordChild1, // #2 = $y
/*11186*/               OPC_MoveParent,
/*11187*/               OPC_CheckType, MVT::i32,
/*11189*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11191*/               OPC_EmitInteger, MVT::i32, 0, 
/*11194*/               OPC_EmitInteger, MVT::i32, 0, 
/*11197*/               OPC_EmitInteger, MVT::i32, 0, 
/*11200*/               OPC_EmitInteger, MVT::i32, 0, 
/*11203*/               OPC_EmitInteger, MVT::i32, 1, 
/*11206*/               OPC_EmitInteger, MVT::i32, 0, 
/*11209*/               OPC_EmitInteger, MVT::i32, 0, 
/*11212*/               OPC_EmitInteger, MVT::i32, 0, 
/*11215*/               OPC_EmitInteger, MVT::i32, 0, 
/*11218*/               OPC_EmitInteger, MVT::i32, 0, 
/*11221*/               OPC_EmitInteger, MVT::i32, 0, 
/*11224*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11236*/               OPC_EmitInteger, MVT::i32, 0, 
/*11239*/               OPC_EmitInteger, MVT::i32, 0, 
/*11242*/               OPC_EmitInteger, MVT::i32, 0, 
/*11245*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11257*/               OPC_EmitInteger, MVT::i32, 1, 
/*11260*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11263*/               OPC_EmitInteger, MVT::i32, 0, 
/*11266*/               OPC_EmitInteger, MVT::i32, 0, 
/*11269*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11296*/               OPC_EmitInteger, MVT::i32, 0, 
/*11299*/               OPC_EmitInteger, MVT::i32, 0, 
/*11302*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11314*/               OPC_EmitInteger, MVT::i32, 0, 
/*11317*/               OPC_EmitInteger, MVT::i32, 0, 
/*11320*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11332*/               OPC_EmitInteger, MVT::i32, 0, 
/*11335*/               OPC_EmitInteger, MVT::i32, 0, 
/*11338*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11350*/               OPC_EmitInteger, MVT::i32, 1, 
/*11353*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11356*/               OPC_EmitInteger, MVT::i32, 0, 
/*11359*/               OPC_EmitInteger, MVT::i32, 0, 
/*11362*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11387*/             0, /*End of Scope*/
/*11388*/           /*Scope*/ 40|128,3/*424*/, /*->11814*/
/*11390*/             OPC_RecordChild0, // #2 = $y
/*11391*/             OPC_MoveChild, 1,
/*11393*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11396*/             OPC_Scope, 78|128,1/*206*/, /*->11605*/ // 2 children in Scope
/*11399*/               OPC_CheckChild0Same, 1,
/*11401*/               OPC_CheckChild1Same, 0,
/*11403*/               OPC_MoveParent,
/*11404*/               OPC_MoveParent,
/*11405*/               OPC_CheckType, MVT::i32,
/*11407*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11409*/               OPC_EmitInteger, MVT::i32, 0, 
/*11412*/               OPC_EmitInteger, MVT::i32, 0, 
/*11415*/               OPC_EmitInteger, MVT::i32, 0, 
/*11418*/               OPC_EmitInteger, MVT::i32, 0, 
/*11421*/               OPC_EmitInteger, MVT::i32, 1, 
/*11424*/               OPC_EmitInteger, MVT::i32, 0, 
/*11427*/               OPC_EmitInteger, MVT::i32, 0, 
/*11430*/               OPC_EmitInteger, MVT::i32, 0, 
/*11433*/               OPC_EmitInteger, MVT::i32, 0, 
/*11436*/               OPC_EmitInteger, MVT::i32, 0, 
/*11439*/               OPC_EmitInteger, MVT::i32, 0, 
/*11442*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11454*/               OPC_EmitInteger, MVT::i32, 0, 
/*11457*/               OPC_EmitInteger, MVT::i32, 0, 
/*11460*/               OPC_EmitInteger, MVT::i32, 0, 
/*11463*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11475*/               OPC_EmitInteger, MVT::i32, 1, 
/*11478*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11481*/               OPC_EmitInteger, MVT::i32, 0, 
/*11484*/               OPC_EmitInteger, MVT::i32, 0, 
/*11487*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11514*/               OPC_EmitInteger, MVT::i32, 0, 
/*11517*/               OPC_EmitInteger, MVT::i32, 0, 
/*11520*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11532*/               OPC_EmitInteger, MVT::i32, 0, 
/*11535*/               OPC_EmitInteger, MVT::i32, 0, 
/*11538*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11550*/               OPC_EmitInteger, MVT::i32, 0, 
/*11553*/               OPC_EmitInteger, MVT::i32, 0, 
/*11556*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11568*/               OPC_EmitInteger, MVT::i32, 1, 
/*11571*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11574*/               OPC_EmitInteger, MVT::i32, 0, 
/*11577*/               OPC_EmitInteger, MVT::i32, 0, 
/*11580*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11605*/             /*Scope*/ 78|128,1/*206*/, /*->11813*/
/*11607*/               OPC_CheckChild0Same, 0,
/*11609*/               OPC_CheckChild1Same, 1,
/*11611*/               OPC_MoveParent,
/*11612*/               OPC_MoveParent,
/*11613*/               OPC_CheckType, MVT::i32,
/*11615*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11617*/               OPC_EmitInteger, MVT::i32, 0, 
/*11620*/               OPC_EmitInteger, MVT::i32, 0, 
/*11623*/               OPC_EmitInteger, MVT::i32, 0, 
/*11626*/               OPC_EmitInteger, MVT::i32, 0, 
/*11629*/               OPC_EmitInteger, MVT::i32, 1, 
/*11632*/               OPC_EmitInteger, MVT::i32, 0, 
/*11635*/               OPC_EmitInteger, MVT::i32, 0, 
/*11638*/               OPC_EmitInteger, MVT::i32, 0, 
/*11641*/               OPC_EmitInteger, MVT::i32, 0, 
/*11644*/               OPC_EmitInteger, MVT::i32, 0, 
/*11647*/               OPC_EmitInteger, MVT::i32, 0, 
/*11650*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11662*/               OPC_EmitInteger, MVT::i32, 0, 
/*11665*/               OPC_EmitInteger, MVT::i32, 0, 
/*11668*/               OPC_EmitInteger, MVT::i32, 0, 
/*11671*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11683*/               OPC_EmitInteger, MVT::i32, 1, 
/*11686*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11689*/               OPC_EmitInteger, MVT::i32, 0, 
/*11692*/               OPC_EmitInteger, MVT::i32, 0, 
/*11695*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11722*/               OPC_EmitInteger, MVT::i32, 0, 
/*11725*/               OPC_EmitInteger, MVT::i32, 0, 
/*11728*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11740*/               OPC_EmitInteger, MVT::i32, 0, 
/*11743*/               OPC_EmitInteger, MVT::i32, 0, 
/*11746*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11758*/               OPC_EmitInteger, MVT::i32, 0, 
/*11761*/               OPC_EmitInteger, MVT::i32, 0, 
/*11764*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11776*/               OPC_EmitInteger, MVT::i32, 1, 
/*11779*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11782*/               OPC_EmitInteger, MVT::i32, 0, 
/*11785*/               OPC_EmitInteger, MVT::i32, 0, 
/*11788*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11813*/             0, /*End of Scope*/
/*11814*/           /*Scope*/ 41|128,3/*425*/, /*->12241*/
/*11816*/             OPC_MoveChild, 0,
/*11818*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11821*/             OPC_Scope, 79|128,1/*207*/, /*->12031*/ // 2 children in Scope
/*11824*/               OPC_CheckChild0Same, 1,
/*11826*/               OPC_CheckChild1Same, 0,
/*11828*/               OPC_MoveParent,
/*11829*/               OPC_RecordChild1, // #2 = $y
/*11830*/               OPC_MoveParent,
/*11831*/               OPC_CheckType, MVT::i32,
/*11833*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11835*/               OPC_EmitInteger, MVT::i32, 0, 
/*11838*/               OPC_EmitInteger, MVT::i32, 0, 
/*11841*/               OPC_EmitInteger, MVT::i32, 0, 
/*11844*/               OPC_EmitInteger, MVT::i32, 0, 
/*11847*/               OPC_EmitInteger, MVT::i32, 1, 
/*11850*/               OPC_EmitInteger, MVT::i32, 0, 
/*11853*/               OPC_EmitInteger, MVT::i32, 0, 
/*11856*/               OPC_EmitInteger, MVT::i32, 0, 
/*11859*/               OPC_EmitInteger, MVT::i32, 0, 
/*11862*/               OPC_EmitInteger, MVT::i32, 0, 
/*11865*/               OPC_EmitInteger, MVT::i32, 0, 
/*11868*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11880*/               OPC_EmitInteger, MVT::i32, 0, 
/*11883*/               OPC_EmitInteger, MVT::i32, 0, 
/*11886*/               OPC_EmitInteger, MVT::i32, 0, 
/*11889*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11901*/               OPC_EmitInteger, MVT::i32, 1, 
/*11904*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11907*/               OPC_EmitInteger, MVT::i32, 0, 
/*11910*/               OPC_EmitInteger, MVT::i32, 0, 
/*11913*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11940*/               OPC_EmitInteger, MVT::i32, 0, 
/*11943*/               OPC_EmitInteger, MVT::i32, 0, 
/*11946*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11958*/               OPC_EmitInteger, MVT::i32, 0, 
/*11961*/               OPC_EmitInteger, MVT::i32, 0, 
/*11964*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11976*/               OPC_EmitInteger, MVT::i32, 0, 
/*11979*/               OPC_EmitInteger, MVT::i32, 0, 
/*11982*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11994*/               OPC_EmitInteger, MVT::i32, 1, 
/*11997*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12000*/               OPC_EmitInteger, MVT::i32, 0, 
/*12003*/               OPC_EmitInteger, MVT::i32, 0, 
/*12006*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12031*/             /*Scope*/ 79|128,1/*207*/, /*->12240*/
/*12033*/               OPC_CheckChild0Same, 0,
/*12035*/               OPC_CheckChild1Same, 1,
/*12037*/               OPC_MoveParent,
/*12038*/               OPC_RecordChild1, // #2 = $y
/*12039*/               OPC_MoveParent,
/*12040*/               OPC_CheckType, MVT::i32,
/*12042*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12044*/               OPC_EmitInteger, MVT::i32, 0, 
/*12047*/               OPC_EmitInteger, MVT::i32, 0, 
/*12050*/               OPC_EmitInteger, MVT::i32, 0, 
/*12053*/               OPC_EmitInteger, MVT::i32, 0, 
/*12056*/               OPC_EmitInteger, MVT::i32, 1, 
/*12059*/               OPC_EmitInteger, MVT::i32, 0, 
/*12062*/               OPC_EmitInteger, MVT::i32, 0, 
/*12065*/               OPC_EmitInteger, MVT::i32, 0, 
/*12068*/               OPC_EmitInteger, MVT::i32, 0, 
/*12071*/               OPC_EmitInteger, MVT::i32, 0, 
/*12074*/               OPC_EmitInteger, MVT::i32, 0, 
/*12077*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12089*/               OPC_EmitInteger, MVT::i32, 0, 
/*12092*/               OPC_EmitInteger, MVT::i32, 0, 
/*12095*/               OPC_EmitInteger, MVT::i32, 0, 
/*12098*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12110*/               OPC_EmitInteger, MVT::i32, 1, 
/*12113*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12116*/               OPC_EmitInteger, MVT::i32, 0, 
/*12119*/               OPC_EmitInteger, MVT::i32, 0, 
/*12122*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12149*/               OPC_EmitInteger, MVT::i32, 0, 
/*12152*/               OPC_EmitInteger, MVT::i32, 0, 
/*12155*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12167*/               OPC_EmitInteger, MVT::i32, 0, 
/*12170*/               OPC_EmitInteger, MVT::i32, 0, 
/*12173*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12185*/               OPC_EmitInteger, MVT::i32, 0, 
/*12188*/               OPC_EmitInteger, MVT::i32, 0, 
/*12191*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12203*/               OPC_EmitInteger, MVT::i32, 1, 
/*12206*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12209*/               OPC_EmitInteger, MVT::i32, 0, 
/*12212*/               OPC_EmitInteger, MVT::i32, 0, 
/*12215*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12240*/             0, /*End of Scope*/
/*12241*/           0, /*End of Scope*/
/*12242*/         /*Scope*/ 119|128,5/*759*/, /*->13003*/
/*12244*/           OPC_MoveChild, 1,
/*12246*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12249*/           OPC_RecordChild0, // #1 = $x
/*12250*/           OPC_RecordChild1, // #2 = $z
/*12251*/           OPC_MoveParent,
/*12252*/           OPC_MoveParent,
/*12253*/           OPC_MoveChild, 1,
/*12255*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12258*/           OPC_Scope, 77|128,1/*205*/, /*->12466*/ // 3 children in Scope
/*12261*/             OPC_CheckChild0Same, 1,
/*12263*/             OPC_CheckChild1Same, 2,
/*12265*/             OPC_MoveParent,
/*12266*/             OPC_CheckType, MVT::i32,
/*12268*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12270*/             OPC_EmitInteger, MVT::i32, 0, 
/*12273*/             OPC_EmitInteger, MVT::i32, 0, 
/*12276*/             OPC_EmitInteger, MVT::i32, 0, 
/*12279*/             OPC_EmitInteger, MVT::i32, 0, 
/*12282*/             OPC_EmitInteger, MVT::i32, 1, 
/*12285*/             OPC_EmitInteger, MVT::i32, 0, 
/*12288*/             OPC_EmitInteger, MVT::i32, 0, 
/*12291*/             OPC_EmitInteger, MVT::i32, 0, 
/*12294*/             OPC_EmitInteger, MVT::i32, 0, 
/*12297*/             OPC_EmitInteger, MVT::i32, 0, 
/*12300*/             OPC_EmitInteger, MVT::i32, 0, 
/*12303*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12315*/             OPC_EmitInteger, MVT::i32, 0, 
/*12318*/             OPC_EmitInteger, MVT::i32, 0, 
/*12321*/             OPC_EmitInteger, MVT::i32, 0, 
/*12324*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12336*/             OPC_EmitInteger, MVT::i32, 1, 
/*12339*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12342*/             OPC_EmitInteger, MVT::i32, 0, 
/*12345*/             OPC_EmitInteger, MVT::i32, 0, 
/*12348*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12375*/             OPC_EmitInteger, MVT::i32, 0, 
/*12378*/             OPC_EmitInteger, MVT::i32, 0, 
/*12381*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12393*/             OPC_EmitInteger, MVT::i32, 0, 
/*12396*/             OPC_EmitInteger, MVT::i32, 0, 
/*12399*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12411*/             OPC_EmitInteger, MVT::i32, 0, 
/*12414*/             OPC_EmitInteger, MVT::i32, 0, 
/*12417*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12429*/             OPC_EmitInteger, MVT::i32, 1, 
/*12432*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12435*/             OPC_EmitInteger, MVT::i32, 0, 
/*12438*/             OPC_EmitInteger, MVT::i32, 0, 
/*12441*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12466*/           /*Scope*/ 71|128,2/*327*/, /*->12795*/
/*12468*/             OPC_CheckChild0Same, 2,
/*12470*/             OPC_CheckChild1Same, 1,
/*12472*/             OPC_MoveParent,
/*12473*/             OPC_CheckType, MVT::i32,
/*12475*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12477*/             OPC_EmitInteger, MVT::i32, 0, 
/*12480*/             OPC_EmitInteger, MVT::i32, 0, 
/*12483*/             OPC_EmitInteger, MVT::i32, 0, 
/*12486*/             OPC_EmitInteger, MVT::i32, 0, 
/*12489*/             OPC_EmitInteger, MVT::i32, 1, 
/*12492*/             OPC_EmitInteger, MVT::i32, 0, 
/*12495*/             OPC_EmitInteger, MVT::i32, 0, 
/*12498*/             OPC_EmitInteger, MVT::i32, 0, 
/*12501*/             OPC_EmitInteger, MVT::i32, 0, 
/*12504*/             OPC_EmitInteger, MVT::i32, 0, 
/*12507*/             OPC_EmitInteger, MVT::i32, 0, 
/*12510*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12522*/             OPC_EmitInteger, MVT::i32, 0, 
/*12525*/             OPC_EmitInteger, MVT::i32, 0, 
/*12528*/             OPC_EmitInteger, MVT::i32, 0, 
/*12531*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12543*/             OPC_EmitInteger, MVT::i32, 1, 
/*12546*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12549*/             OPC_EmitInteger, MVT::i32, 0, 
/*12552*/             OPC_EmitInteger, MVT::i32, 0, 
/*12555*/             OPC_Scope, 118, /*->12675*/ // 2 children in Scope
/*12557*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12584*/               OPC_EmitInteger, MVT::i32, 0, 
/*12587*/               OPC_EmitInteger, MVT::i32, 0, 
/*12590*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12602*/               OPC_EmitInteger, MVT::i32, 0, 
/*12605*/               OPC_EmitInteger, MVT::i32, 0, 
/*12608*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12620*/               OPC_EmitInteger, MVT::i32, 0, 
/*12623*/               OPC_EmitInteger, MVT::i32, 0, 
/*12626*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12638*/               OPC_EmitInteger, MVT::i32, 1, 
/*12641*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12644*/               OPC_EmitInteger, MVT::i32, 0, 
/*12647*/               OPC_EmitInteger, MVT::i32, 0, 
/*12650*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12675*/             /*Scope*/ 118, /*->12794*/
/*12676*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12703*/               OPC_EmitInteger, MVT::i32, 0, 
/*12706*/               OPC_EmitInteger, MVT::i32, 0, 
/*12709*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12721*/               OPC_EmitInteger, MVT::i32, 0, 
/*12724*/               OPC_EmitInteger, MVT::i32, 0, 
/*12727*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12739*/               OPC_EmitInteger, MVT::i32, 0, 
/*12742*/               OPC_EmitInteger, MVT::i32, 0, 
/*12745*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12757*/               OPC_EmitInteger, MVT::i32, 1, 
/*12760*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12763*/               OPC_EmitInteger, MVT::i32, 0, 
/*12766*/               OPC_EmitInteger, MVT::i32, 0, 
/*12769*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12794*/             0, /*End of Scope*/
/*12795*/           /*Scope*/ 77|128,1/*205*/, /*->13002*/
/*12797*/             OPC_CheckChild0Same, 1,
/*12799*/             OPC_CheckChild1Same, 2,
/*12801*/             OPC_MoveParent,
/*12802*/             OPC_CheckType, MVT::i32,
/*12804*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12806*/             OPC_EmitInteger, MVT::i32, 0, 
/*12809*/             OPC_EmitInteger, MVT::i32, 0, 
/*12812*/             OPC_EmitInteger, MVT::i32, 0, 
/*12815*/             OPC_EmitInteger, MVT::i32, 0, 
/*12818*/             OPC_EmitInteger, MVT::i32, 1, 
/*12821*/             OPC_EmitInteger, MVT::i32, 0, 
/*12824*/             OPC_EmitInteger, MVT::i32, 0, 
/*12827*/             OPC_EmitInteger, MVT::i32, 0, 
/*12830*/             OPC_EmitInteger, MVT::i32, 0, 
/*12833*/             OPC_EmitInteger, MVT::i32, 0, 
/*12836*/             OPC_EmitInteger, MVT::i32, 0, 
/*12839*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12851*/             OPC_EmitInteger, MVT::i32, 0, 
/*12854*/             OPC_EmitInteger, MVT::i32, 0, 
/*12857*/             OPC_EmitInteger, MVT::i32, 0, 
/*12860*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12872*/             OPC_EmitInteger, MVT::i32, 1, 
/*12875*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12878*/             OPC_EmitInteger, MVT::i32, 0, 
/*12881*/             OPC_EmitInteger, MVT::i32, 0, 
/*12884*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12911*/             OPC_EmitInteger, MVT::i32, 0, 
/*12914*/             OPC_EmitInteger, MVT::i32, 0, 
/*12917*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12929*/             OPC_EmitInteger, MVT::i32, 0, 
/*12932*/             OPC_EmitInteger, MVT::i32, 0, 
/*12935*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12947*/             OPC_EmitInteger, MVT::i32, 0, 
/*12950*/             OPC_EmitInteger, MVT::i32, 0, 
/*12953*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12965*/             OPC_EmitInteger, MVT::i32, 1, 
/*12968*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12971*/             OPC_EmitInteger, MVT::i32, 0, 
/*12974*/             OPC_EmitInteger, MVT::i32, 0, 
/*12977*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13002*/           0, /*End of Scope*/
/*13003*/         0, /*End of Scope*/
/*13004*/       /*Scope*/ 120|128,5/*760*/, /*->13766*/
/*13006*/         OPC_MoveChild, 0,
/*13008*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*13011*/         OPC_RecordChild0, // #0 = $x
/*13012*/         OPC_RecordChild1, // #1 = $z
/*13013*/         OPC_MoveParent,
/*13014*/         OPC_RecordChild1, // #2 = $y
/*13015*/         OPC_MoveParent,
/*13016*/         OPC_MoveChild, 1,
/*13018*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13021*/         OPC_Scope, 77|128,1/*205*/, /*->13229*/ // 3 children in Scope
/*13024*/           OPC_CheckChild0Same, 0,
/*13026*/           OPC_CheckChild1Same, 1,
/*13028*/           OPC_MoveParent,
/*13029*/           OPC_CheckType, MVT::i32,
/*13031*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13033*/           OPC_EmitInteger, MVT::i32, 0, 
/*13036*/           OPC_EmitInteger, MVT::i32, 0, 
/*13039*/           OPC_EmitInteger, MVT::i32, 0, 
/*13042*/           OPC_EmitInteger, MVT::i32, 0, 
/*13045*/           OPC_EmitInteger, MVT::i32, 1, 
/*13048*/           OPC_EmitInteger, MVT::i32, 0, 
/*13051*/           OPC_EmitInteger, MVT::i32, 0, 
/*13054*/           OPC_EmitInteger, MVT::i32, 0, 
/*13057*/           OPC_EmitInteger, MVT::i32, 0, 
/*13060*/           OPC_EmitInteger, MVT::i32, 0, 
/*13063*/           OPC_EmitInteger, MVT::i32, 0, 
/*13066*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13078*/           OPC_EmitInteger, MVT::i32, 0, 
/*13081*/           OPC_EmitInteger, MVT::i32, 0, 
/*13084*/           OPC_EmitInteger, MVT::i32, 0, 
/*13087*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13099*/           OPC_EmitInteger, MVT::i32, 1, 
/*13102*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13105*/           OPC_EmitInteger, MVT::i32, 0, 
/*13108*/           OPC_EmitInteger, MVT::i32, 0, 
/*13111*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13138*/           OPC_EmitInteger, MVT::i32, 0, 
/*13141*/           OPC_EmitInteger, MVT::i32, 0, 
/*13144*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13156*/           OPC_EmitInteger, MVT::i32, 0, 
/*13159*/           OPC_EmitInteger, MVT::i32, 0, 
/*13162*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13174*/           OPC_EmitInteger, MVT::i32, 0, 
/*13177*/           OPC_EmitInteger, MVT::i32, 0, 
/*13180*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13192*/           OPC_EmitInteger, MVT::i32, 1, 
/*13195*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13198*/           OPC_EmitInteger, MVT::i32, 0, 
/*13201*/           OPC_EmitInteger, MVT::i32, 0, 
/*13204*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13229*/         /*Scope*/ 71|128,2/*327*/, /*->13558*/
/*13231*/           OPC_CheckChild0Same, 1,
/*13233*/           OPC_CheckChild1Same, 0,
/*13235*/           OPC_MoveParent,
/*13236*/           OPC_CheckType, MVT::i32,
/*13238*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13240*/           OPC_EmitInteger, MVT::i32, 0, 
/*13243*/           OPC_EmitInteger, MVT::i32, 0, 
/*13246*/           OPC_EmitInteger, MVT::i32, 0, 
/*13249*/           OPC_EmitInteger, MVT::i32, 0, 
/*13252*/           OPC_EmitInteger, MVT::i32, 1, 
/*13255*/           OPC_EmitInteger, MVT::i32, 0, 
/*13258*/           OPC_EmitInteger, MVT::i32, 0, 
/*13261*/           OPC_EmitInteger, MVT::i32, 0, 
/*13264*/           OPC_EmitInteger, MVT::i32, 0, 
/*13267*/           OPC_EmitInteger, MVT::i32, 0, 
/*13270*/           OPC_EmitInteger, MVT::i32, 0, 
/*13273*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13285*/           OPC_EmitInteger, MVT::i32, 0, 
/*13288*/           OPC_EmitInteger, MVT::i32, 0, 
/*13291*/           OPC_EmitInteger, MVT::i32, 0, 
/*13294*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13306*/           OPC_EmitInteger, MVT::i32, 1, 
/*13309*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13312*/           OPC_EmitInteger, MVT::i32, 0, 
/*13315*/           OPC_EmitInteger, MVT::i32, 0, 
/*13318*/           OPC_Scope, 118, /*->13438*/ // 2 children in Scope
/*13320*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13347*/             OPC_EmitInteger, MVT::i32, 0, 
/*13350*/             OPC_EmitInteger, MVT::i32, 0, 
/*13353*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13365*/             OPC_EmitInteger, MVT::i32, 0, 
/*13368*/             OPC_EmitInteger, MVT::i32, 0, 
/*13371*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13383*/             OPC_EmitInteger, MVT::i32, 0, 
/*13386*/             OPC_EmitInteger, MVT::i32, 0, 
/*13389*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13401*/             OPC_EmitInteger, MVT::i32, 1, 
/*13404*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13407*/             OPC_EmitInteger, MVT::i32, 0, 
/*13410*/             OPC_EmitInteger, MVT::i32, 0, 
/*13413*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13438*/           /*Scope*/ 118, /*->13557*/
/*13439*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13466*/             OPC_EmitInteger, MVT::i32, 0, 
/*13469*/             OPC_EmitInteger, MVT::i32, 0, 
/*13472*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13484*/             OPC_EmitInteger, MVT::i32, 0, 
/*13487*/             OPC_EmitInteger, MVT::i32, 0, 
/*13490*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13502*/             OPC_EmitInteger, MVT::i32, 0, 
/*13505*/             OPC_EmitInteger, MVT::i32, 0, 
/*13508*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13520*/             OPC_EmitInteger, MVT::i32, 1, 
/*13523*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13526*/             OPC_EmitInteger, MVT::i32, 0, 
/*13529*/             OPC_EmitInteger, MVT::i32, 0, 
/*13532*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13557*/           0, /*End of Scope*/
/*13558*/         /*Scope*/ 77|128,1/*205*/, /*->13765*/
/*13560*/           OPC_CheckChild0Same, 0,
/*13562*/           OPC_CheckChild1Same, 1,
/*13564*/           OPC_MoveParent,
/*13565*/           OPC_CheckType, MVT::i32,
/*13567*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13569*/           OPC_EmitInteger, MVT::i32, 0, 
/*13572*/           OPC_EmitInteger, MVT::i32, 0, 
/*13575*/           OPC_EmitInteger, MVT::i32, 0, 
/*13578*/           OPC_EmitInteger, MVT::i32, 0, 
/*13581*/           OPC_EmitInteger, MVT::i32, 1, 
/*13584*/           OPC_EmitInteger, MVT::i32, 0, 
/*13587*/           OPC_EmitInteger, MVT::i32, 0, 
/*13590*/           OPC_EmitInteger, MVT::i32, 0, 
/*13593*/           OPC_EmitInteger, MVT::i32, 0, 
/*13596*/           OPC_EmitInteger, MVT::i32, 0, 
/*13599*/           OPC_EmitInteger, MVT::i32, 0, 
/*13602*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13614*/           OPC_EmitInteger, MVT::i32, 0, 
/*13617*/           OPC_EmitInteger, MVT::i32, 0, 
/*13620*/           OPC_EmitInteger, MVT::i32, 0, 
/*13623*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13635*/           OPC_EmitInteger, MVT::i32, 1, 
/*13638*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13641*/           OPC_EmitInteger, MVT::i32, 0, 
/*13644*/           OPC_EmitInteger, MVT::i32, 0, 
/*13647*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13674*/           OPC_EmitInteger, MVT::i32, 0, 
/*13677*/           OPC_EmitInteger, MVT::i32, 0, 
/*13680*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13692*/           OPC_EmitInteger, MVT::i32, 0, 
/*13695*/           OPC_EmitInteger, MVT::i32, 0, 
/*13698*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13710*/           OPC_EmitInteger, MVT::i32, 0, 
/*13713*/           OPC_EmitInteger, MVT::i32, 0, 
/*13716*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13728*/           OPC_EmitInteger, MVT::i32, 1, 
/*13731*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13734*/           OPC_EmitInteger, MVT::i32, 0, 
/*13737*/           OPC_EmitInteger, MVT::i32, 0, 
/*13740*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13765*/         0, /*End of Scope*/
/*13766*/       0, /*End of Scope*/
/*13767*/     /*Scope*/ 20|128,1/*148*/, /*->13917*/
/*13769*/       OPC_RecordChild0, // #0 = $src0
/*13770*/       OPC_RecordChild1, // #1 = $src1
/*13771*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->13890
/*13774*/         OPC_Scope, 101, /*->13877*/ // 2 children in Scope
/*13776*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13778*/           OPC_EmitInteger, MVT::i32, 0, 
/*13781*/           OPC_EmitInteger, MVT::i32, 0, 
/*13784*/           OPC_EmitInteger, MVT::i32, 1, 
/*13787*/           OPC_EmitInteger, MVT::i32, 0, 
/*13790*/           OPC_EmitInteger, MVT::i32, 0, 
/*13793*/           OPC_EmitInteger, MVT::i32, 0, 
/*13796*/           OPC_EmitInteger, MVT::i32, 0, 
/*13799*/           OPC_EmitInteger, MVT::i32, 0, 
/*13802*/           OPC_EmitInteger, MVT::i32, 0, 
/*13805*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13817*/           OPC_EmitInteger, MVT::i32, 0, 
/*13820*/           OPC_EmitInteger, MVT::i32, 0, 
/*13823*/           OPC_EmitInteger, MVT::i32, 0, 
/*13826*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13838*/           OPC_EmitInteger, MVT::i32, 1, 
/*13841*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13844*/           OPC_EmitInteger, MVT::i32, 0, 
/*13847*/           OPC_EmitInteger, MVT::i32, 0, 
/*13850*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*13877*/         /*Scope*/ 11, /*->13889*/
/*13878*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*13880*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*13889*/         0, /*End of Scope*/
/*13890*/       /*SwitchType*/ 11, MVT::i64,// ->13903
/*13892*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*13894*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*13903*/       /*SwitchType*/ 11, MVT::i1,// ->13916
/*13905*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*13907*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*13916*/       0, // EndSwitchType
/*13917*/     0, /*End of Scope*/
/*13918*/   /*SwitchOpcode*/ 74|128,5/*714*/, TARGET_VAL(ISD::ADD),// ->14636
/*13922*/     OPC_Scope, 59|128,2/*315*/, /*->14240*/ // 2 children in Scope
/*13925*/       OPC_MoveChild, 0,
/*13927*/       OPC_SwitchOpcode /*4 cases */, 41, TARGET_VAL(ISD::SHL),// ->13972
/*13931*/         OPC_CheckChild0Integer, 1, 
/*13933*/         OPC_RecordChild1, // #0 = $a
/*13934*/         OPC_CheckChild1Type, MVT::i32,
/*13936*/         OPC_MoveParent,
/*13937*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13948*/         OPC_CheckType, MVT::i32,
/*13950*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*13952*/         OPC_EmitInteger, MVT::i32, 0, 
/*13955*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*13963*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i32 0:i32))
/*13972*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_U24),// ->14096
/*13975*/         OPC_RecordChild0, // #0 = $src0
/*13976*/         OPC_RecordChild1, // #1 = $src1
/*13977*/         OPC_MoveParent,
/*13978*/         OPC_RecordChild1, // #2 = $src2
/*13979*/         OPC_CheckType, MVT::i32,
/*13981*/         OPC_Scope, 99, /*->14082*/ // 2 children in Scope
/*13983*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13985*/           OPC_EmitInteger, MVT::i32, 0, 
/*13988*/           OPC_EmitInteger, MVT::i32, 0, 
/*13991*/           OPC_EmitInteger, MVT::i32, 0, 
/*13994*/           OPC_EmitInteger, MVT::i32, 0, 
/*13997*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14009*/           OPC_EmitInteger, MVT::i32, 0, 
/*14012*/           OPC_EmitInteger, MVT::i32, 0, 
/*14015*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14027*/           OPC_EmitInteger, MVT::i32, 0, 
/*14030*/           OPC_EmitInteger, MVT::i32, 0, 
/*14033*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14045*/           OPC_EmitInteger, MVT::i32, 1, 
/*14048*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14051*/           OPC_EmitInteger, MVT::i32, 0, 
/*14054*/           OPC_EmitInteger, MVT::i32, 0, 
/*14057*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14082*/         /*Scope*/ 12, /*->14095*/
/*14083*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14085*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14095*/         0, /*End of Scope*/
/*14096*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_I24),// ->14220
/*14099*/         OPC_RecordChild0, // #0 = $src0
/*14100*/         OPC_RecordChild1, // #1 = $src1
/*14101*/         OPC_MoveParent,
/*14102*/         OPC_RecordChild1, // #2 = $src2
/*14103*/         OPC_CheckType, MVT::i32,
/*14105*/         OPC_Scope, 99, /*->14206*/ // 2 children in Scope
/*14107*/           OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*14109*/           OPC_EmitInteger, MVT::i32, 0, 
/*14112*/           OPC_EmitInteger, MVT::i32, 0, 
/*14115*/           OPC_EmitInteger, MVT::i32, 0, 
/*14118*/           OPC_EmitInteger, MVT::i32, 0, 
/*14121*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14133*/           OPC_EmitInteger, MVT::i32, 0, 
/*14136*/           OPC_EmitInteger, MVT::i32, 0, 
/*14139*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14151*/           OPC_EmitInteger, MVT::i32, 0, 
/*14154*/           OPC_EmitInteger, MVT::i32, 0, 
/*14157*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14169*/           OPC_EmitInteger, MVT::i32, 1, 
/*14172*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14175*/           OPC_EmitInteger, MVT::i32, 0, 
/*14178*/           OPC_EmitInteger, MVT::i32, 0, 
/*14181*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14206*/         /*Scope*/ 12, /*->14219*/
/*14207*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14209*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14219*/         0, /*End of Scope*/
/*14220*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->14239
/*14223*/         OPC_RecordChild0, // #0 = $popcnt
/*14224*/         OPC_MoveParent,
/*14225*/         OPC_RecordChild1, // #1 = $val
/*14226*/         OPC_CheckType, MVT::i32,
/*14228*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14230*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*14239*/       0, // EndSwitchOpcode
/*14240*/     /*Scope*/ 9|128,3/*393*/, /*->14635*/
/*14242*/       OPC_RecordChild0, // #0 = $val
/*14243*/       OPC_Scope, 12|128,2/*268*/, /*->14514*/ // 2 children in Scope
/*14246*/         OPC_MoveChild, 1,
/*14248*/         OPC_SwitchOpcode /*3 cases */, 15, TARGET_VAL(ISD::CTPOP),// ->14267
/*14252*/           OPC_RecordChild0, // #1 = $popcnt
/*14253*/           OPC_MoveParent,
/*14254*/           OPC_CheckType, MVT::i32,
/*14256*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14258*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*14267*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_I24),// ->14390
/*14270*/           OPC_RecordChild0, // #1 = $src0
/*14271*/           OPC_RecordChild1, // #2 = $src1
/*14272*/           OPC_MoveParent,
/*14273*/           OPC_CheckType, MVT::i32,
/*14275*/           OPC_Scope, 12, /*->14289*/ // 2 children in Scope
/*14277*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14279*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14289*/           /*Scope*/ 99, /*->14389*/
/*14290*/             OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*14292*/             OPC_EmitInteger, MVT::i32, 0, 
/*14295*/             OPC_EmitInteger, MVT::i32, 0, 
/*14298*/             OPC_EmitInteger, MVT::i32, 0, 
/*14301*/             OPC_EmitInteger, MVT::i32, 0, 
/*14304*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14316*/             OPC_EmitInteger, MVT::i32, 0, 
/*14319*/             OPC_EmitInteger, MVT::i32, 0, 
/*14322*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14334*/             OPC_EmitInteger, MVT::i32, 0, 
/*14337*/             OPC_EmitInteger, MVT::i32, 0, 
/*14340*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14352*/             OPC_EmitInteger, MVT::i32, 1, 
/*14355*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14358*/             OPC_EmitInteger, MVT::i32, 0, 
/*14361*/             OPC_EmitInteger, MVT::i32, 0, 
/*14364*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14389*/           0, /*End of Scope*/
/*14390*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_U24),// ->14513
/*14393*/           OPC_RecordChild0, // #1 = $src0
/*14394*/           OPC_RecordChild1, // #2 = $src1
/*14395*/           OPC_MoveParent,
/*14396*/           OPC_CheckType, MVT::i32,
/*14398*/           OPC_Scope, 12, /*->14412*/ // 2 children in Scope
/*14400*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14402*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14412*/           /*Scope*/ 99, /*->14512*/
/*14413*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14415*/             OPC_EmitInteger, MVT::i32, 0, 
/*14418*/             OPC_EmitInteger, MVT::i32, 0, 
/*14421*/             OPC_EmitInteger, MVT::i32, 0, 
/*14424*/             OPC_EmitInteger, MVT::i32, 0, 
/*14427*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14439*/             OPC_EmitInteger, MVT::i32, 0, 
/*14442*/             OPC_EmitInteger, MVT::i32, 0, 
/*14445*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14457*/             OPC_EmitInteger, MVT::i32, 0, 
/*14460*/             OPC_EmitInteger, MVT::i32, 0, 
/*14463*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14475*/             OPC_EmitInteger, MVT::i32, 1, 
/*14478*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14481*/             OPC_EmitInteger, MVT::i32, 0, 
/*14484*/             OPC_EmitInteger, MVT::i32, 0, 
/*14487*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14512*/           0, /*End of Scope*/
/*14513*/         0, // EndSwitchOpcode
/*14514*/       /*Scope*/ 119, /*->14634*/
/*14515*/         OPC_RecordChild1, // #1 = $src1
/*14516*/         OPC_CheckType, MVT::i32,
/*14518*/         OPC_Scope, 101, /*->14621*/ // 2 children in Scope
/*14520*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14522*/           OPC_EmitInteger, MVT::i32, 0, 
/*14525*/           OPC_EmitInteger, MVT::i32, 0, 
/*14528*/           OPC_EmitInteger, MVT::i32, 1, 
/*14531*/           OPC_EmitInteger, MVT::i32, 0, 
/*14534*/           OPC_EmitInteger, MVT::i32, 0, 
/*14537*/           OPC_EmitInteger, MVT::i32, 0, 
/*14540*/           OPC_EmitInteger, MVT::i32, 0, 
/*14543*/           OPC_EmitInteger, MVT::i32, 0, 
/*14546*/           OPC_EmitInteger, MVT::i32, 0, 
/*14549*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14561*/           OPC_EmitInteger, MVT::i32, 0, 
/*14564*/           OPC_EmitInteger, MVT::i32, 0, 
/*14567*/           OPC_EmitInteger, MVT::i32, 0, 
/*14570*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14582*/           OPC_EmitInteger, MVT::i32, 1, 
/*14585*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14588*/           OPC_EmitInteger, MVT::i32, 0, 
/*14591*/           OPC_EmitInteger, MVT::i32, 0, 
/*14594*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*14621*/         /*Scope*/ 11, /*->14633*/
/*14622*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14624*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                    // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*14633*/         0, /*End of Scope*/
/*14634*/       0, /*End of Scope*/
/*14635*/     0, /*End of Scope*/
/*14636*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->14668
/*14639*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*14640*/     OPC_RecordChild1, // #1 = $addr
/*14641*/     OPC_RecordChild2, // #2 = $chan
/*14642*/     OPC_MoveChild, 2,
/*14644*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14647*/     OPC_CheckType, MVT::i32,
/*14649*/     OPC_MoveParent,
/*14650*/     OPC_CheckType, MVT::i32,
/*14652*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14654*/     OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*14657*/     OPC_EmitMergeInputChains1_0,
/*14658*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*14668*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->14701
/*14671*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*14672*/     OPC_RecordChild1, // #1 = $val
/*14673*/     OPC_CheckChild1Type, MVT::i32,
/*14675*/     OPC_RecordChild2, // #2 = $addr
/*14676*/     OPC_RecordChild3, // #3 = $chan
/*14677*/     OPC_MoveChild, 3,
/*14679*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14682*/     OPC_CheckType, MVT::i32,
/*14684*/     OPC_MoveParent,
/*14685*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14687*/     OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*14690*/     OPC_EmitMergeInputChains1_0,
/*14691*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*14701*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->17709
/*14705*/     OPC_RecordChild0, // #0 = $src0
/*14706*/     OPC_Scope, 25|128,12/*1561*/, /*->16270*/ // 2 children in Scope
/*14709*/       OPC_CheckChild0Type, MVT::f32,
/*14711*/       OPC_Scope, 10|128,7/*906*/, /*->15620*/ // 2 children in Scope
/*14714*/         OPC_RecordChild1, // #1 = $src1
/*14715*/         OPC_Scope, 64|128,3/*448*/, /*->15166*/ // 2 children in Scope
/*14718*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14729*/           OPC_CheckChild3Integer, 0, 
/*14731*/           OPC_MoveChild, 4,
/*14733*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*14736*/           OPC_Scope, 106, /*->14844*/ // 4 children in Scope
/*14738*/             OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*14740*/             OPC_MoveParent,
/*14741*/             OPC_CheckType, MVT::i32,
/*14743*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14745*/             OPC_EmitInteger, MVT::i32, 0, 
/*14748*/             OPC_EmitInteger, MVT::i32, 0, 
/*14751*/             OPC_EmitInteger, MVT::i32, 1, 
/*14754*/             OPC_EmitInteger, MVT::i32, 0, 
/*14757*/             OPC_EmitInteger, MVT::i32, 0, 
/*14760*/             OPC_EmitInteger, MVT::i32, 0, 
/*14763*/             OPC_EmitInteger, MVT::i32, 0, 
/*14766*/             OPC_EmitInteger, MVT::i32, 0, 
/*14769*/             OPC_EmitInteger, MVT::i32, 0, 
/*14772*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14784*/             OPC_EmitInteger, MVT::i32, 0, 
/*14787*/             OPC_EmitInteger, MVT::i32, 0, 
/*14790*/             OPC_EmitInteger, MVT::i32, 0, 
/*14793*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14805*/             OPC_EmitInteger, MVT::i32, 1, 
/*14808*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14811*/             OPC_EmitInteger, MVT::i32, 0, 
/*14814*/             OPC_EmitInteger, MVT::i32, 0, 
/*14817*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*14844*/           /*Scope*/ 106, /*->14951*/
/*14845*/             OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*14847*/             OPC_MoveParent,
/*14848*/             OPC_CheckType, MVT::i32,
/*14850*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14852*/             OPC_EmitInteger, MVT::i32, 0, 
/*14855*/             OPC_EmitInteger, MVT::i32, 0, 
/*14858*/             OPC_EmitInteger, MVT::i32, 1, 
/*14861*/             OPC_EmitInteger, MVT::i32, 0, 
/*14864*/             OPC_EmitInteger, MVT::i32, 0, 
/*14867*/             OPC_EmitInteger, MVT::i32, 0, 
/*14870*/             OPC_EmitInteger, MVT::i32, 0, 
/*14873*/             OPC_EmitInteger, MVT::i32, 0, 
/*14876*/             OPC_EmitInteger, MVT::i32, 0, 
/*14879*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14891*/             OPC_EmitInteger, MVT::i32, 0, 
/*14894*/             OPC_EmitInteger, MVT::i32, 0, 
/*14897*/             OPC_EmitInteger, MVT::i32, 0, 
/*14900*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14912*/             OPC_EmitInteger, MVT::i32, 1, 
/*14915*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14918*/             OPC_EmitInteger, MVT::i32, 0, 
/*14921*/             OPC_EmitInteger, MVT::i32, 0, 
/*14924*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*14951*/           /*Scope*/ 106, /*->15058*/
/*14952*/             OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*14954*/             OPC_MoveParent,
/*14955*/             OPC_CheckType, MVT::i32,
/*14957*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14959*/             OPC_EmitInteger, MVT::i32, 0, 
/*14962*/             OPC_EmitInteger, MVT::i32, 0, 
/*14965*/             OPC_EmitInteger, MVT::i32, 1, 
/*14968*/             OPC_EmitInteger, MVT::i32, 0, 
/*14971*/             OPC_EmitInteger, MVT::i32, 0, 
/*14974*/             OPC_EmitInteger, MVT::i32, 0, 
/*14977*/             OPC_EmitInteger, MVT::i32, 0, 
/*14980*/             OPC_EmitInteger, MVT::i32, 0, 
/*14983*/             OPC_EmitInteger, MVT::i32, 0, 
/*14986*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14998*/             OPC_EmitInteger, MVT::i32, 0, 
/*15001*/             OPC_EmitInteger, MVT::i32, 0, 
/*15004*/             OPC_EmitInteger, MVT::i32, 0, 
/*15007*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15019*/             OPC_EmitInteger, MVT::i32, 1, 
/*15022*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15025*/             OPC_EmitInteger, MVT::i32, 0, 
/*15028*/             OPC_EmitInteger, MVT::i32, 0, 
/*15031*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15058*/           /*Scope*/ 106, /*->15165*/
/*15059*/             OPC_CheckPredicate, 35, // Predicate_COND_UNE_NE
/*15061*/             OPC_MoveParent,
/*15062*/             OPC_CheckType, MVT::i32,
/*15064*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15066*/             OPC_EmitInteger, MVT::i32, 0, 
/*15069*/             OPC_EmitInteger, MVT::i32, 0, 
/*15072*/             OPC_EmitInteger, MVT::i32, 1, 
/*15075*/             OPC_EmitInteger, MVT::i32, 0, 
/*15078*/             OPC_EmitInteger, MVT::i32, 0, 
/*15081*/             OPC_EmitInteger, MVT::i32, 0, 
/*15084*/             OPC_EmitInteger, MVT::i32, 0, 
/*15087*/             OPC_EmitInteger, MVT::i32, 0, 
/*15090*/             OPC_EmitInteger, MVT::i32, 0, 
/*15093*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15105*/             OPC_EmitInteger, MVT::i32, 0, 
/*15108*/             OPC_EmitInteger, MVT::i32, 0, 
/*15111*/             OPC_EmitInteger, MVT::i32, 0, 
/*15114*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15126*/             OPC_EmitInteger, MVT::i32, 1, 
/*15129*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15132*/             OPC_EmitInteger, MVT::i32, 0, 
/*15135*/             OPC_EmitInteger, MVT::i32, 0, 
/*15138*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15165*/           0, /*End of Scope*/
/*15166*/         /*Scope*/ 67|128,3/*451*/, /*->15619*/
/*15168*/           OPC_MoveChild, 2,
/*15170*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15173*/           OPC_CheckPredicate, 36, // Predicate_FP_ONE
/*15175*/           OPC_MoveParent,
/*15176*/           OPC_MoveChild, 3,
/*15178*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15181*/           OPC_CheckPredicate, 37, // Predicate_FP_ZERO
/*15183*/           OPC_MoveParent,
/*15184*/           OPC_MoveChild, 4,
/*15186*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15189*/           OPC_Scope, 106, /*->15297*/ // 4 children in Scope
/*15191*/             OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*15193*/             OPC_MoveParent,
/*15194*/             OPC_CheckType, MVT::f32,
/*15196*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15198*/             OPC_EmitInteger, MVT::i32, 0, 
/*15201*/             OPC_EmitInteger, MVT::i32, 0, 
/*15204*/             OPC_EmitInteger, MVT::i32, 1, 
/*15207*/             OPC_EmitInteger, MVT::i32, 0, 
/*15210*/             OPC_EmitInteger, MVT::i32, 0, 
/*15213*/             OPC_EmitInteger, MVT::i32, 0, 
/*15216*/             OPC_EmitInteger, MVT::i32, 0, 
/*15219*/             OPC_EmitInteger, MVT::i32, 0, 
/*15222*/             OPC_EmitInteger, MVT::i32, 0, 
/*15225*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15237*/             OPC_EmitInteger, MVT::i32, 0, 
/*15240*/             OPC_EmitInteger, MVT::i32, 0, 
/*15243*/             OPC_EmitInteger, MVT::i32, 0, 
/*15246*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15258*/             OPC_EmitInteger, MVT::i32, 1, 
/*15261*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15264*/             OPC_EmitInteger, MVT::i32, 0, 
/*15267*/             OPC_EmitInteger, MVT::i32, 0, 
/*15270*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*15297*/           /*Scope*/ 106, /*->15404*/
/*15298*/             OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*15300*/             OPC_MoveParent,
/*15301*/             OPC_CheckType, MVT::f32,
/*15303*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15305*/             OPC_EmitInteger, MVT::i32, 0, 
/*15308*/             OPC_EmitInteger, MVT::i32, 0, 
/*15311*/             OPC_EmitInteger, MVT::i32, 1, 
/*15314*/             OPC_EmitInteger, MVT::i32, 0, 
/*15317*/             OPC_EmitInteger, MVT::i32, 0, 
/*15320*/             OPC_EmitInteger, MVT::i32, 0, 
/*15323*/             OPC_EmitInteger, MVT::i32, 0, 
/*15326*/             OPC_EmitInteger, MVT::i32, 0, 
/*15329*/             OPC_EmitInteger, MVT::i32, 0, 
/*15332*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15344*/             OPC_EmitInteger, MVT::i32, 0, 
/*15347*/             OPC_EmitInteger, MVT::i32, 0, 
/*15350*/             OPC_EmitInteger, MVT::i32, 0, 
/*15353*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15365*/             OPC_EmitInteger, MVT::i32, 1, 
/*15368*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15371*/             OPC_EmitInteger, MVT::i32, 0, 
/*15374*/             OPC_EmitInteger, MVT::i32, 0, 
/*15377*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*15404*/           /*Scope*/ 106, /*->15511*/
/*15405*/             OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::f32,
/*15410*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15412*/             OPC_EmitInteger, MVT::i32, 0, 
/*15415*/             OPC_EmitInteger, MVT::i32, 0, 
/*15418*/             OPC_EmitInteger, MVT::i32, 1, 
/*15421*/             OPC_EmitInteger, MVT::i32, 0, 
/*15424*/             OPC_EmitInteger, MVT::i32, 0, 
/*15427*/             OPC_EmitInteger, MVT::i32, 0, 
/*15430*/             OPC_EmitInteger, MVT::i32, 0, 
/*15433*/             OPC_EmitInteger, MVT::i32, 0, 
/*15436*/             OPC_EmitInteger, MVT::i32, 0, 
/*15439*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15451*/             OPC_EmitInteger, MVT::i32, 0, 
/*15454*/             OPC_EmitInteger, MVT::i32, 0, 
/*15457*/             OPC_EmitInteger, MVT::i32, 0, 
/*15460*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15472*/             OPC_EmitInteger, MVT::i32, 1, 
/*15475*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15478*/             OPC_EmitInteger, MVT::i32, 0, 
/*15481*/             OPC_EmitInteger, MVT::i32, 0, 
/*15484*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*15511*/           /*Scope*/ 106, /*->15618*/
/*15512*/             OPC_CheckPredicate, 35, // Predicate_COND_UNE_NE
/*15514*/             OPC_MoveParent,
/*15515*/             OPC_CheckType, MVT::f32,
/*15517*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15519*/             OPC_EmitInteger, MVT::i32, 0, 
/*15522*/             OPC_EmitInteger, MVT::i32, 0, 
/*15525*/             OPC_EmitInteger, MVT::i32, 1, 
/*15528*/             OPC_EmitInteger, MVT::i32, 0, 
/*15531*/             OPC_EmitInteger, MVT::i32, 0, 
/*15534*/             OPC_EmitInteger, MVT::i32, 0, 
/*15537*/             OPC_EmitInteger, MVT::i32, 0, 
/*15540*/             OPC_EmitInteger, MVT::i32, 0, 
/*15543*/             OPC_EmitInteger, MVT::i32, 0, 
/*15546*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15558*/             OPC_EmitInteger, MVT::i32, 0, 
/*15561*/             OPC_EmitInteger, MVT::i32, 0, 
/*15564*/             OPC_EmitInteger, MVT::i32, 0, 
/*15567*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15579*/             OPC_EmitInteger, MVT::i32, 1, 
/*15582*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15585*/             OPC_EmitInteger, MVT::i32, 0, 
/*15588*/             OPC_EmitInteger, MVT::i32, 0, 
/*15591*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*15618*/           0, /*End of Scope*/
/*15619*/         0, /*End of Scope*/
/*15620*/       /*Scope*/ 7|128,5/*647*/, /*->16269*/
/*15622*/         OPC_MoveChild, 1,
/*15624*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15627*/         OPC_CheckPredicate, 37, // Predicate_FP_ZERO
/*15629*/         OPC_MoveParent,
/*15630*/         OPC_RecordChild2, // #1 = $src1
/*15631*/         OPC_RecordChild3, // #2 = $src2
/*15632*/         OPC_MoveChild, 4,
/*15634*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15637*/         OPC_Scope, 104, /*->15743*/ // 6 children in Scope
/*15639*/           OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*15641*/           OPC_MoveParent,
/*15642*/           OPC_CheckType, MVT::f32,
/*15644*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*15646*/           OPC_EmitInteger, MVT::i32, 0, 
/*15649*/           OPC_EmitInteger, MVT::i32, 0, 
/*15652*/           OPC_EmitInteger, MVT::i32, 0, 
/*15655*/           OPC_EmitInteger, MVT::i32, 0, 
/*15658*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15670*/           OPC_EmitInteger, MVT::i32, 0, 
/*15673*/           OPC_EmitInteger, MVT::i32, 0, 
/*15676*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15688*/           OPC_EmitInteger, MVT::i32, 0, 
/*15691*/           OPC_EmitInteger, MVT::i32, 0, 
/*15694*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15706*/           OPC_EmitInteger, MVT::i32, 1, 
/*15709*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15712*/           OPC_EmitInteger, MVT::i32, 0, 
/*15715*/           OPC_EmitInteger, MVT::i32, 0, 
/*15718*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*15743*/         /*Scope*/ 104, /*->15848*/
/*15744*/           OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*15746*/           OPC_MoveParent,
/*15747*/           OPC_CheckType, MVT::f32,
/*15749*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*15751*/           OPC_EmitInteger, MVT::i32, 0, 
/*15754*/           OPC_EmitInteger, MVT::i32, 0, 
/*15757*/           OPC_EmitInteger, MVT::i32, 0, 
/*15760*/           OPC_EmitInteger, MVT::i32, 0, 
/*15763*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15775*/           OPC_EmitInteger, MVT::i32, 0, 
/*15778*/           OPC_EmitInteger, MVT::i32, 0, 
/*15781*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15793*/           OPC_EmitInteger, MVT::i32, 0, 
/*15796*/           OPC_EmitInteger, MVT::i32, 0, 
/*15799*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15811*/           OPC_EmitInteger, MVT::i32, 1, 
/*15814*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15817*/           OPC_EmitInteger, MVT::i32, 0, 
/*15820*/           OPC_EmitInteger, MVT::i32, 0, 
/*15823*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*15848*/         /*Scope*/ 104, /*->15953*/
/*15849*/           OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*15851*/           OPC_MoveParent,
/*15852*/           OPC_CheckType, MVT::f32,
/*15854*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*15856*/           OPC_EmitInteger, MVT::i32, 0, 
/*15859*/           OPC_EmitInteger, MVT::i32, 0, 
/*15862*/           OPC_EmitInteger, MVT::i32, 0, 
/*15865*/           OPC_EmitInteger, MVT::i32, 0, 
/*15868*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15880*/           OPC_EmitInteger, MVT::i32, 0, 
/*15883*/           OPC_EmitInteger, MVT::i32, 0, 
/*15886*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15898*/           OPC_EmitInteger, MVT::i32, 0, 
/*15901*/           OPC_EmitInteger, MVT::i32, 0, 
/*15904*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15916*/           OPC_EmitInteger, MVT::i32, 1, 
/*15919*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15922*/           OPC_EmitInteger, MVT::i32, 0, 
/*15925*/           OPC_EmitInteger, MVT::i32, 0, 
/*15928*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*15953*/         /*Scope*/ 104, /*->16058*/
/*15954*/           OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*15956*/           OPC_MoveParent,
/*15957*/           OPC_CheckType, MVT::f32,
/*15959*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15961*/           OPC_EmitInteger, MVT::i32, 0, 
/*15964*/           OPC_EmitInteger, MVT::i32, 0, 
/*15967*/           OPC_EmitInteger, MVT::i32, 0, 
/*15970*/           OPC_EmitInteger, MVT::i32, 0, 
/*15973*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15985*/           OPC_EmitInteger, MVT::i32, 0, 
/*15988*/           OPC_EmitInteger, MVT::i32, 0, 
/*15991*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16003*/           OPC_EmitInteger, MVT::i32, 0, 
/*16006*/           OPC_EmitInteger, MVT::i32, 0, 
/*16009*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16021*/           OPC_EmitInteger, MVT::i32, 1, 
/*16024*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16027*/           OPC_EmitInteger, MVT::i32, 0, 
/*16030*/           OPC_EmitInteger, MVT::i32, 0, 
/*16033*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16058*/         /*Scope*/ 104, /*->16163*/
/*16059*/           OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*16061*/           OPC_MoveParent,
/*16062*/           OPC_CheckType, MVT::f32,
/*16064*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16066*/           OPC_EmitInteger, MVT::i32, 0, 
/*16069*/           OPC_EmitInteger, MVT::i32, 0, 
/*16072*/           OPC_EmitInteger, MVT::i32, 0, 
/*16075*/           OPC_EmitInteger, MVT::i32, 0, 
/*16078*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16090*/           OPC_EmitInteger, MVT::i32, 0, 
/*16093*/           OPC_EmitInteger, MVT::i32, 0, 
/*16096*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16108*/           OPC_EmitInteger, MVT::i32, 0, 
/*16111*/           OPC_EmitInteger, MVT::i32, 0, 
/*16114*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16126*/           OPC_EmitInteger, MVT::i32, 1, 
/*16129*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16132*/           OPC_EmitInteger, MVT::i32, 0, 
/*16135*/           OPC_EmitInteger, MVT::i32, 0, 
/*16138*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16163*/         /*Scope*/ 104, /*->16268*/
/*16164*/           OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*16166*/           OPC_MoveParent,
/*16167*/           OPC_CheckType, MVT::f32,
/*16169*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16171*/           OPC_EmitInteger, MVT::i32, 0, 
/*16174*/           OPC_EmitInteger, MVT::i32, 0, 
/*16177*/           OPC_EmitInteger, MVT::i32, 0, 
/*16180*/           OPC_EmitInteger, MVT::i32, 0, 
/*16183*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16195*/           OPC_EmitInteger, MVT::i32, 0, 
/*16198*/           OPC_EmitInteger, MVT::i32, 0, 
/*16201*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16213*/           OPC_EmitInteger, MVT::i32, 0, 
/*16216*/           OPC_EmitInteger, MVT::i32, 0, 
/*16219*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16231*/           OPC_EmitInteger, MVT::i32, 1, 
/*16234*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16237*/           OPC_EmitInteger, MVT::i32, 0, 
/*16240*/           OPC_EmitInteger, MVT::i32, 0, 
/*16243*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16268*/         0, /*End of Scope*/
/*16269*/       0, /*End of Scope*/
/*16270*/     /*Scope*/ 28|128,11/*1436*/, /*->17708*/
/*16272*/       OPC_CheckChild0Type, MVT::i32,
/*16274*/       OPC_Scope, 20|128,5/*660*/, /*->16937*/ // 3 children in Scope
/*16277*/         OPC_RecordChild1, // #1 = $src1
/*16278*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16289*/         OPC_CheckChild3Integer, 0, 
/*16291*/         OPC_MoveChild, 4,
/*16293*/         OPC_Scope, 106, /*->16401*/ // 6 children in Scope
/*16295*/           OPC_CheckCondCode, ISD::SETEQ,
/*16297*/           OPC_MoveParent,
/*16298*/           OPC_CheckType, MVT::i32,
/*16300*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16302*/           OPC_EmitInteger, MVT::i32, 0, 
/*16305*/           OPC_EmitInteger, MVT::i32, 0, 
/*16308*/           OPC_EmitInteger, MVT::i32, 1, 
/*16311*/           OPC_EmitInteger, MVT::i32, 0, 
/*16314*/           OPC_EmitInteger, MVT::i32, 0, 
/*16317*/           OPC_EmitInteger, MVT::i32, 0, 
/*16320*/           OPC_EmitInteger, MVT::i32, 0, 
/*16323*/           OPC_EmitInteger, MVT::i32, 0, 
/*16326*/           OPC_EmitInteger, MVT::i32, 0, 
/*16329*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16341*/           OPC_EmitInteger, MVT::i32, 0, 
/*16344*/           OPC_EmitInteger, MVT::i32, 0, 
/*16347*/           OPC_EmitInteger, MVT::i32, 0, 
/*16350*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16362*/           OPC_EmitInteger, MVT::i32, 1, 
/*16365*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16368*/           OPC_EmitInteger, MVT::i32, 0, 
/*16371*/           OPC_EmitInteger, MVT::i32, 0, 
/*16374*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16401*/         /*Scope*/ 106, /*->16508*/
/*16402*/           OPC_CheckCondCode, ISD::SETGT,
/*16404*/           OPC_MoveParent,
/*16405*/           OPC_CheckType, MVT::i32,
/*16407*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16409*/           OPC_EmitInteger, MVT::i32, 0, 
/*16412*/           OPC_EmitInteger, MVT::i32, 0, 
/*16415*/           OPC_EmitInteger, MVT::i32, 1, 
/*16418*/           OPC_EmitInteger, MVT::i32, 0, 
/*16421*/           OPC_EmitInteger, MVT::i32, 0, 
/*16424*/           OPC_EmitInteger, MVT::i32, 0, 
/*16427*/           OPC_EmitInteger, MVT::i32, 0, 
/*16430*/           OPC_EmitInteger, MVT::i32, 0, 
/*16433*/           OPC_EmitInteger, MVT::i32, 0, 
/*16436*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16448*/           OPC_EmitInteger, MVT::i32, 0, 
/*16451*/           OPC_EmitInteger, MVT::i32, 0, 
/*16454*/           OPC_EmitInteger, MVT::i32, 0, 
/*16457*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16469*/           OPC_EmitInteger, MVT::i32, 1, 
/*16472*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16475*/           OPC_EmitInteger, MVT::i32, 0, 
/*16478*/           OPC_EmitInteger, MVT::i32, 0, 
/*16481*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16508*/         /*Scope*/ 106, /*->16615*/
/*16509*/           OPC_CheckCondCode, ISD::SETGE,
/*16511*/           OPC_MoveParent,
/*16512*/           OPC_CheckType, MVT::i32,
/*16514*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16516*/           OPC_EmitInteger, MVT::i32, 0, 
/*16519*/           OPC_EmitInteger, MVT::i32, 0, 
/*16522*/           OPC_EmitInteger, MVT::i32, 1, 
/*16525*/           OPC_EmitInteger, MVT::i32, 0, 
/*16528*/           OPC_EmitInteger, MVT::i32, 0, 
/*16531*/           OPC_EmitInteger, MVT::i32, 0, 
/*16534*/           OPC_EmitInteger, MVT::i32, 0, 
/*16537*/           OPC_EmitInteger, MVT::i32, 0, 
/*16540*/           OPC_EmitInteger, MVT::i32, 0, 
/*16543*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16555*/           OPC_EmitInteger, MVT::i32, 0, 
/*16558*/           OPC_EmitInteger, MVT::i32, 0, 
/*16561*/           OPC_EmitInteger, MVT::i32, 0, 
/*16564*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16576*/           OPC_EmitInteger, MVT::i32, 1, 
/*16579*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16582*/           OPC_EmitInteger, MVT::i32, 0, 
/*16585*/           OPC_EmitInteger, MVT::i32, 0, 
/*16588*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16615*/         /*Scope*/ 106, /*->16722*/
/*16616*/           OPC_CheckCondCode, ISD::SETNE,
/*16618*/           OPC_MoveParent,
/*16619*/           OPC_CheckType, MVT::i32,
/*16621*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16623*/           OPC_EmitInteger, MVT::i32, 0, 
/*16626*/           OPC_EmitInteger, MVT::i32, 0, 
/*16629*/           OPC_EmitInteger, MVT::i32, 1, 
/*16632*/           OPC_EmitInteger, MVT::i32, 0, 
/*16635*/           OPC_EmitInteger, MVT::i32, 0, 
/*16638*/           OPC_EmitInteger, MVT::i32, 0, 
/*16641*/           OPC_EmitInteger, MVT::i32, 0, 
/*16644*/           OPC_EmitInteger, MVT::i32, 0, 
/*16647*/           OPC_EmitInteger, MVT::i32, 0, 
/*16650*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16662*/           OPC_EmitInteger, MVT::i32, 0, 
/*16665*/           OPC_EmitInteger, MVT::i32, 0, 
/*16668*/           OPC_EmitInteger, MVT::i32, 0, 
/*16671*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16683*/           OPC_EmitInteger, MVT::i32, 1, 
/*16686*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16689*/           OPC_EmitInteger, MVT::i32, 0, 
/*16692*/           OPC_EmitInteger, MVT::i32, 0, 
/*16695*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16722*/         /*Scope*/ 106, /*->16829*/
/*16723*/           OPC_CheckCondCode, ISD::SETUGT,
/*16725*/           OPC_MoveParent,
/*16726*/           OPC_CheckType, MVT::i32,
/*16728*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16730*/           OPC_EmitInteger, MVT::i32, 0, 
/*16733*/           OPC_EmitInteger, MVT::i32, 0, 
/*16736*/           OPC_EmitInteger, MVT::i32, 1, 
/*16739*/           OPC_EmitInteger, MVT::i32, 0, 
/*16742*/           OPC_EmitInteger, MVT::i32, 0, 
/*16745*/           OPC_EmitInteger, MVT::i32, 0, 
/*16748*/           OPC_EmitInteger, MVT::i32, 0, 
/*16751*/           OPC_EmitInteger, MVT::i32, 0, 
/*16754*/           OPC_EmitInteger, MVT::i32, 0, 
/*16757*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16769*/           OPC_EmitInteger, MVT::i32, 0, 
/*16772*/           OPC_EmitInteger, MVT::i32, 0, 
/*16775*/           OPC_EmitInteger, MVT::i32, 0, 
/*16778*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16790*/           OPC_EmitInteger, MVT::i32, 1, 
/*16793*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16796*/           OPC_EmitInteger, MVT::i32, 0, 
/*16799*/           OPC_EmitInteger, MVT::i32, 0, 
/*16802*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*16829*/         /*Scope*/ 106, /*->16936*/
/*16830*/           OPC_CheckCondCode, ISD::SETUGE,
/*16832*/           OPC_MoveParent,
/*16833*/           OPC_CheckType, MVT::i32,
/*16835*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16837*/           OPC_EmitInteger, MVT::i32, 0, 
/*16840*/           OPC_EmitInteger, MVT::i32, 0, 
/*16843*/           OPC_EmitInteger, MVT::i32, 1, 
/*16846*/           OPC_EmitInteger, MVT::i32, 0, 
/*16849*/           OPC_EmitInteger, MVT::i32, 0, 
/*16852*/           OPC_EmitInteger, MVT::i32, 0, 
/*16855*/           OPC_EmitInteger, MVT::i32, 0, 
/*16858*/           OPC_EmitInteger, MVT::i32, 0, 
/*16861*/           OPC_EmitInteger, MVT::i32, 0, 
/*16864*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16876*/           OPC_EmitInteger, MVT::i32, 0, 
/*16879*/           OPC_EmitInteger, MVT::i32, 0, 
/*16882*/           OPC_EmitInteger, MVT::i32, 0, 
/*16885*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16897*/           OPC_EmitInteger, MVT::i32, 1, 
/*16900*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16903*/           OPC_EmitInteger, MVT::i32, 0, 
/*16906*/           OPC_EmitInteger, MVT::i32, 0, 
/*16909*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*16936*/         0, /*End of Scope*/
/*16937*/       /*Scope*/ 5|128,5/*645*/, /*->17584*/
/*16939*/         OPC_CheckChild1Integer, 0, 
/*16941*/         OPC_RecordChild2, // #1 = $src1
/*16942*/         OPC_RecordChild3, // #2 = $src2
/*16943*/         OPC_MoveChild, 4,
/*16945*/         OPC_Scope, 64|128,2/*320*/, /*->17268*/ // 4 children in Scope
/*16948*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*16951*/           OPC_Scope, 104, /*->17057*/ // 3 children in Scope
/*16953*/             OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*16955*/             OPC_MoveParent,
/*16956*/             OPC_CheckType, MVT::i32,
/*16958*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16960*/             OPC_EmitInteger, MVT::i32, 0, 
/*16963*/             OPC_EmitInteger, MVT::i32, 0, 
/*16966*/             OPC_EmitInteger, MVT::i32, 0, 
/*16969*/             OPC_EmitInteger, MVT::i32, 0, 
/*16972*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16984*/             OPC_EmitInteger, MVT::i32, 0, 
/*16987*/             OPC_EmitInteger, MVT::i32, 0, 
/*16990*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17002*/             OPC_EmitInteger, MVT::i32, 0, 
/*17005*/             OPC_EmitInteger, MVT::i32, 0, 
/*17008*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17020*/             OPC_EmitInteger, MVT::i32, 1, 
/*17023*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17026*/             OPC_EmitInteger, MVT::i32, 0, 
/*17029*/             OPC_EmitInteger, MVT::i32, 0, 
/*17032*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17057*/           /*Scope*/ 104, /*->17162*/
/*17058*/             OPC_CheckPredicate, 39, // Predicate_COND_SGE
/*17060*/             OPC_MoveParent,
/*17061*/             OPC_CheckType, MVT::i32,
/*17063*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17065*/             OPC_EmitInteger, MVT::i32, 0, 
/*17068*/             OPC_EmitInteger, MVT::i32, 0, 
/*17071*/             OPC_EmitInteger, MVT::i32, 0, 
/*17074*/             OPC_EmitInteger, MVT::i32, 0, 
/*17077*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17089*/             OPC_EmitInteger, MVT::i32, 0, 
/*17092*/             OPC_EmitInteger, MVT::i32, 0, 
/*17095*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17107*/             OPC_EmitInteger, MVT::i32, 0, 
/*17110*/             OPC_EmitInteger, MVT::i32, 0, 
/*17113*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17125*/             OPC_EmitInteger, MVT::i32, 1, 
/*17128*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17131*/             OPC_EmitInteger, MVT::i32, 0, 
/*17134*/             OPC_EmitInteger, MVT::i32, 0, 
/*17137*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17162*/           /*Scope*/ 104, /*->17267*/
/*17163*/             OPC_CheckPredicate, 40, // Predicate_COND_SGT
/*17165*/             OPC_MoveParent,
/*17166*/             OPC_CheckType, MVT::i32,
/*17168*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17170*/             OPC_EmitInteger, MVT::i32, 0, 
/*17173*/             OPC_EmitInteger, MVT::i32, 0, 
/*17176*/             OPC_EmitInteger, MVT::i32, 0, 
/*17179*/             OPC_EmitInteger, MVT::i32, 0, 
/*17182*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17194*/             OPC_EmitInteger, MVT::i32, 0, 
/*17197*/             OPC_EmitInteger, MVT::i32, 0, 
/*17200*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17212*/             OPC_EmitInteger, MVT::i32, 0, 
/*17215*/             OPC_EmitInteger, MVT::i32, 0, 
/*17218*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17230*/             OPC_EmitInteger, MVT::i32, 1, 
/*17233*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17236*/             OPC_EmitInteger, MVT::i32, 0, 
/*17239*/             OPC_EmitInteger, MVT::i32, 0, 
/*17242*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17267*/           0, /*End of Scope*/
/*17268*/         /*Scope*/ 104, /*->17373*/
/*17269*/           OPC_CheckCondCode, ISD::SETEQ,
/*17271*/           OPC_MoveParent,
/*17272*/           OPC_CheckType, MVT::f32,
/*17274*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17276*/           OPC_EmitInteger, MVT::i32, 0, 
/*17279*/           OPC_EmitInteger, MVT::i32, 0, 
/*17282*/           OPC_EmitInteger, MVT::i32, 0, 
/*17285*/           OPC_EmitInteger, MVT::i32, 0, 
/*17288*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17300*/           OPC_EmitInteger, MVT::i32, 0, 
/*17303*/           OPC_EmitInteger, MVT::i32, 0, 
/*17306*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17318*/           OPC_EmitInteger, MVT::i32, 0, 
/*17321*/           OPC_EmitInteger, MVT::i32, 0, 
/*17324*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17336*/           OPC_EmitInteger, MVT::i32, 1, 
/*17339*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17342*/           OPC_EmitInteger, MVT::i32, 0, 
/*17345*/           OPC_EmitInteger, MVT::i32, 0, 
/*17348*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17373*/         /*Scope*/ 104, /*->17478*/
/*17374*/           OPC_CheckCondCode, ISD::SETGT,
/*17376*/           OPC_MoveParent,
/*17377*/           OPC_CheckType, MVT::f32,
/*17379*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17381*/           OPC_EmitInteger, MVT::i32, 0, 
/*17384*/           OPC_EmitInteger, MVT::i32, 0, 
/*17387*/           OPC_EmitInteger, MVT::i32, 0, 
/*17390*/           OPC_EmitInteger, MVT::i32, 0, 
/*17393*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17405*/           OPC_EmitInteger, MVT::i32, 0, 
/*17408*/           OPC_EmitInteger, MVT::i32, 0, 
/*17411*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17423*/           OPC_EmitInteger, MVT::i32, 0, 
/*17426*/           OPC_EmitInteger, MVT::i32, 0, 
/*17429*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17441*/           OPC_EmitInteger, MVT::i32, 1, 
/*17444*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17447*/           OPC_EmitInteger, MVT::i32, 0, 
/*17450*/           OPC_EmitInteger, MVT::i32, 0, 
/*17453*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17478*/         /*Scope*/ 104, /*->17583*/
/*17479*/           OPC_CheckCondCode, ISD::SETGE,
/*17481*/           OPC_MoveParent,
/*17482*/           OPC_CheckType, MVT::f32,
/*17484*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17486*/           OPC_EmitInteger, MVT::i32, 0, 
/*17489*/           OPC_EmitInteger, MVT::i32, 0, 
/*17492*/           OPC_EmitInteger, MVT::i32, 0, 
/*17495*/           OPC_EmitInteger, MVT::i32, 0, 
/*17498*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17510*/           OPC_EmitInteger, MVT::i32, 0, 
/*17513*/           OPC_EmitInteger, MVT::i32, 0, 
/*17516*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17528*/           OPC_EmitInteger, MVT::i32, 0, 
/*17531*/           OPC_EmitInteger, MVT::i32, 0, 
/*17534*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17546*/           OPC_EmitInteger, MVT::i32, 1, 
/*17549*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17552*/           OPC_EmitInteger, MVT::i32, 0, 
/*17555*/           OPC_EmitInteger, MVT::i32, 0, 
/*17558*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17583*/         0, /*End of Scope*/
/*17584*/       /*Scope*/ 122, /*->17707*/
/*17585*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17596*/         OPC_RecordChild2, // #1 = $src1
/*17597*/         OPC_RecordChild3, // #2 = $src2
/*17598*/         OPC_MoveChild, 4,
/*17600*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*17603*/         OPC_CheckPredicate, 40, // Predicate_COND_SGT
/*17605*/         OPC_MoveParent,
/*17606*/         OPC_CheckType, MVT::i32,
/*17608*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17610*/         OPC_EmitInteger, MVT::i32, 0, 
/*17613*/         OPC_EmitInteger, MVT::i32, 0, 
/*17616*/         OPC_EmitInteger, MVT::i32, 0, 
/*17619*/         OPC_EmitInteger, MVT::i32, 0, 
/*17622*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17634*/         OPC_EmitInteger, MVT::i32, 0, 
/*17637*/         OPC_EmitInteger, MVT::i32, 0, 
/*17640*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17652*/         OPC_EmitInteger, MVT::i32, 0, 
/*17655*/         OPC_EmitInteger, MVT::i32, 0, 
/*17658*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17670*/         OPC_EmitInteger, MVT::i32, 1, 
/*17673*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17676*/         OPC_EmitInteger, MVT::i32, 0, 
/*17679*/         OPC_EmitInteger, MVT::i32, 0, 
/*17682*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*17707*/       0, /*End of Scope*/
/*17708*/     0, /*End of Scope*/
/*17709*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->17866
/*17713*/     OPC_RecordMemRef,
/*17714*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*17715*/     OPC_Scope, 62, /*->17779*/ // 2 children in Scope
/*17717*/       OPC_CaptureGlueInput,
/*17718*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*17719*/       OPC_RecordChild2, // #2 = $cmp
/*17720*/       OPC_RecordChild3, // #3 = $swap
/*17721*/       OPC_SwitchType /*2 cases */, 26, MVT::i32,// ->17750
/*17724*/         OPC_CheckPredicate, 41, // Predicate_si_atomic_cmp_swap_32_local
/*17726*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17728*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*17731*/         OPC_EmitMergeInputChains1_0,
/*17732*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*17735*/         OPC_EmitInteger, MVT::i1, 0, 
/*17738*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*17750*/       /*SwitchType*/ 26, MVT::i64,// ->17778
/*17752*/         OPC_CheckPredicate, 42, // Predicate_si_atomic_cmp_swap_64_local
/*17754*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17756*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*17759*/         OPC_EmitMergeInputChains1_0,
/*17760*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*17763*/         OPC_EmitInteger, MVT::i1, 0, 
/*17766*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*17778*/       0, // EndSwitchType
/*17779*/     /*Scope*/ 85, /*->17865*/
/*17780*/       OPC_RecordChild1, // #1 = $src0
/*17781*/       OPC_CheckChild1Type, MVT::i32,
/*17783*/       OPC_RecordChild2, // #2 = $src1
/*17784*/       OPC_RecordChild3, // #3 = $src2
/*17785*/       OPC_CheckPredicate, 41, // Predicate_atomic_cmp_swap_32_local
/*17787*/       OPC_CheckType, MVT::i32,
/*17789*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17791*/       OPC_EmitMergeInputChains1_0,
/*17792*/       OPC_EmitInteger, MVT::i32, 0, 
/*17795*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17807*/       OPC_EmitInteger, MVT::i32, 0, 
/*17810*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17822*/       OPC_EmitInteger, MVT::i32, 0, 
/*17825*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17837*/       OPC_EmitInteger, MVT::i32, 1, 
/*17840*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17843*/       OPC_EmitInteger, MVT::i32, 0, 
/*17846*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17865*/     0, /*End of Scope*/
/*17866*/   /*SwitchOpcode*/ 18|128,1/*146*/, TARGET_VAL(ISD::SMAX),// ->18016
/*17870*/     OPC_RecordChild0, // #0 = $x
/*17871*/     OPC_Scope, 22, /*->17895*/ // 2 children in Scope
/*17873*/       OPC_MoveChild, 1,
/*17875*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*17878*/       OPC_CheckChild0Integer, 0, 
/*17880*/       OPC_CheckChild1Same, 0,
/*17882*/       OPC_MoveParent,
/*17883*/       OPC_CheckType, MVT::i32,
/*17885*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17887*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32 ?:i32:$x)
/*17895*/     /*Scope*/ 119, /*->18015*/
/*17896*/       OPC_RecordChild1, // #1 = $src1
/*17897*/       OPC_CheckType, MVT::i32,
/*17899*/       OPC_Scope, 101, /*->18002*/ // 2 children in Scope
/*17901*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17903*/         OPC_EmitInteger, MVT::i32, 0, 
/*17906*/         OPC_EmitInteger, MVT::i32, 0, 
/*17909*/         OPC_EmitInteger, MVT::i32, 1, 
/*17912*/         OPC_EmitInteger, MVT::i32, 0, 
/*17915*/         OPC_EmitInteger, MVT::i32, 0, 
/*17918*/         OPC_EmitInteger, MVT::i32, 0, 
/*17921*/         OPC_EmitInteger, MVT::i32, 0, 
/*17924*/         OPC_EmitInteger, MVT::i32, 0, 
/*17927*/         OPC_EmitInteger, MVT::i32, 0, 
/*17930*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17942*/         OPC_EmitInteger, MVT::i32, 0, 
/*17945*/         OPC_EmitInteger, MVT::i32, 0, 
/*17948*/         OPC_EmitInteger, MVT::i32, 0, 
/*17951*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17963*/         OPC_EmitInteger, MVT::i32, 1, 
/*17966*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17969*/         OPC_EmitInteger, MVT::i32, 0, 
/*17972*/         OPC_EmitInteger, MVT::i32, 0, 
/*17975*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*18002*/       /*Scope*/ 11, /*->18014*/
/*18003*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18005*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*18014*/       0, /*End of Scope*/
/*18015*/     0, /*End of Scope*/
/*18016*/   /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::AND),// ->18332
/*18020*/     OPC_Scope, 30|128,1/*158*/, /*->18181*/ // 2 children in Scope
/*18023*/       OPC_MoveChild, 0,
/*18025*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18028*/       OPC_RecordChild0, // #0 = $src
/*18029*/       OPC_RecordChild1, // #1 = $rshift
/*18030*/       OPC_CheckChild1Type, MVT::i32,
/*18032*/       OPC_MoveParent,
/*18033*/       OPC_RecordChild1, // #2 = $mask
/*18034*/       OPC_MoveChild, 1,
/*18036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18039*/       OPC_CheckPredicate, 43, // Predicate_IMMZeroBasedBitfieldMask
/*18041*/       OPC_MoveParent,
/*18042*/       OPC_CheckType, MVT::i32,
/*18044*/       OPC_Scope, 23, /*->18069*/ // 2 children in Scope
/*18046*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18048*/         OPC_EmitNodeXForm, 3, 2, // IMMPopCount
/*18051*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*18059*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18069*/       /*Scope*/ 110, /*->18180*/
/*18070*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18072*/         OPC_EmitInteger, MVT::i32, 0, 
/*18075*/         OPC_EmitInteger, MVT::i32, 0, 
/*18078*/         OPC_EmitInteger, MVT::i32, 0, 
/*18081*/         OPC_EmitInteger, MVT::i32, 0, 
/*18084*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18096*/         OPC_EmitInteger, MVT::i32, 0, 
/*18099*/         OPC_EmitInteger, MVT::i32, 0, 
/*18102*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18114*/         OPC_EmitNodeXForm, 3, 2, // IMMPopCount
/*18117*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*18125*/         OPC_EmitInteger, MVT::i32, 0, 
/*18128*/         OPC_EmitInteger, MVT::i32, 0, 
/*18131*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18143*/         OPC_EmitInteger, MVT::i32, 1, 
/*18146*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18149*/         OPC_EmitInteger, MVT::i32, 0, 
/*18152*/         OPC_EmitInteger, MVT::i32, 0, 
/*18155*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18180*/       0, /*End of Scope*/
/*18181*/     /*Scope*/ 20|128,1/*148*/, /*->18331*/
/*18183*/       OPC_RecordChild0, // #0 = $src0
/*18184*/       OPC_RecordChild1, // #1 = $src1
/*18185*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->18304
/*18188*/         OPC_Scope, 101, /*->18291*/ // 2 children in Scope
/*18190*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18192*/           OPC_EmitInteger, MVT::i32, 0, 
/*18195*/           OPC_EmitInteger, MVT::i32, 0, 
/*18198*/           OPC_EmitInteger, MVT::i32, 1, 
/*18201*/           OPC_EmitInteger, MVT::i32, 0, 
/*18204*/           OPC_EmitInteger, MVT::i32, 0, 
/*18207*/           OPC_EmitInteger, MVT::i32, 0, 
/*18210*/           OPC_EmitInteger, MVT::i32, 0, 
/*18213*/           OPC_EmitInteger, MVT::i32, 0, 
/*18216*/           OPC_EmitInteger, MVT::i32, 0, 
/*18219*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18231*/           OPC_EmitInteger, MVT::i32, 0, 
/*18234*/           OPC_EmitInteger, MVT::i32, 0, 
/*18237*/           OPC_EmitInteger, MVT::i32, 0, 
/*18240*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18252*/           OPC_EmitInteger, MVT::i32, 1, 
/*18255*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18258*/           OPC_EmitInteger, MVT::i32, 0, 
/*18261*/           OPC_EmitInteger, MVT::i32, 0, 
/*18264*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*18291*/         /*Scope*/ 11, /*->18303*/
/*18292*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18294*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*18303*/         0, /*End of Scope*/
/*18304*/       /*SwitchType*/ 11, MVT::i64,// ->18317
/*18306*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18308*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*18317*/       /*SwitchType*/ 11, MVT::i1,// ->18330
/*18319*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18321*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*18330*/       0, // EndSwitchType
/*18331*/     0, /*End of Scope*/
/*18332*/   /*SwitchOpcode*/ 93|128,10/*1373*/, TARGET_VAL(ISD::XOR),// ->19709
/*18336*/     OPC_Scope, 83|128,1/*211*/, /*->18550*/ // 5 children in Scope
/*18339*/       OPC_RecordChild0, // #0 = $z
/*18340*/       OPC_MoveChild, 1,
/*18342*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18345*/       OPC_Scope, 23|128,1/*151*/, /*->18499*/ // 2 children in Scope
/*18348*/         OPC_RecordChild0, // #1 = $x
/*18349*/         OPC_MoveChild, 1,
/*18351*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18354*/         OPC_Scope, 122, /*->18478*/ // 2 children in Scope
/*18356*/           OPC_RecordChild0, // #2 = $y
/*18357*/           OPC_CheckChild1Same, 0,
/*18359*/           OPC_MoveParent,
/*18360*/           OPC_MoveParent,
/*18361*/           OPC_CheckType, MVT::i32,
/*18363*/           OPC_Scope, 99, /*->18464*/ // 2 children in Scope
/*18365*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18367*/             OPC_EmitInteger, MVT::i32, 0, 
/*18370*/             OPC_EmitInteger, MVT::i32, 0, 
/*18373*/             OPC_EmitInteger, MVT::i32, 0, 
/*18376*/             OPC_EmitInteger, MVT::i32, 0, 
/*18379*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18391*/             OPC_EmitInteger, MVT::i32, 0, 
/*18394*/             OPC_EmitInteger, MVT::i32, 0, 
/*18397*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18409*/             OPC_EmitInteger, MVT::i32, 0, 
/*18412*/             OPC_EmitInteger, MVT::i32, 0, 
/*18415*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18427*/             OPC_EmitInteger, MVT::i32, 1, 
/*18430*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18433*/             OPC_EmitInteger, MVT::i32, 0, 
/*18436*/             OPC_EmitInteger, MVT::i32, 0, 
/*18439*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18464*/           /*Scope*/ 12, /*->18477*/
/*18465*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18467*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18477*/           0, /*End of Scope*/
/*18478*/         /*Scope*/ 19, /*->18498*/
/*18479*/           OPC_CheckChild0Same, 0,
/*18481*/           OPC_RecordChild1, // #2 = $y
/*18482*/           OPC_MoveParent,
/*18483*/           OPC_MoveParent,
/*18484*/           OPC_CheckType, MVT::i32,
/*18486*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18488*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18498*/         0, /*End of Scope*/
/*18499*/       /*Scope*/ 49, /*->18549*/
/*18500*/         OPC_MoveChild, 0,
/*18502*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18505*/         OPC_Scope, 20, /*->18527*/ // 2 children in Scope
/*18507*/           OPC_RecordChild0, // #1 = $y
/*18508*/           OPC_CheckChild1Same, 0,
/*18510*/           OPC_MoveParent,
/*18511*/           OPC_RecordChild1, // #2 = $x
/*18512*/           OPC_MoveParent,
/*18513*/           OPC_CheckType, MVT::i32,
/*18515*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18517*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18527*/         /*Scope*/ 20, /*->18548*/
/*18528*/           OPC_CheckChild0Same, 0,
/*18530*/           OPC_RecordChild1, // #1 = $y
/*18531*/           OPC_MoveParent,
/*18532*/           OPC_RecordChild1, // #2 = $x
/*18533*/           OPC_MoveParent,
/*18534*/           OPC_CheckType, MVT::i32,
/*18536*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18538*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18548*/         0, /*End of Scope*/
/*18549*/       0, /*End of Scope*/
/*18550*/     /*Scope*/ 97, /*->18648*/
/*18551*/       OPC_MoveChild, 0,
/*18553*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18556*/       OPC_Scope, 44, /*->18602*/ // 2 children in Scope
/*18558*/         OPC_RecordChild0, // #0 = $x
/*18559*/         OPC_MoveChild, 1,
/*18561*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18564*/         OPC_RecordChild0, // #1 = $y
/*18565*/         OPC_RecordChild1, // #2 = $z
/*18566*/         OPC_MoveParent,
/*18567*/         OPC_MoveParent,
/*18568*/         OPC_CheckType, MVT::i32,
/*18570*/         OPC_Scope, 14, /*->18586*/ // 2 children in Scope
/*18572*/           OPC_CheckChild1Same, 2,
/*18574*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18576*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18586*/         /*Scope*/ 14, /*->18601*/
/*18587*/           OPC_CheckChild1Same, 1,
/*18589*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18591*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18601*/         0, /*End of Scope*/
/*18602*/       /*Scope*/ 44, /*->18647*/
/*18603*/         OPC_MoveChild, 0,
/*18605*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18608*/         OPC_RecordChild0, // #0 = $y
/*18609*/         OPC_RecordChild1, // #1 = $z
/*18610*/         OPC_MoveParent,
/*18611*/         OPC_RecordChild1, // #2 = $x
/*18612*/         OPC_MoveParent,
/*18613*/         OPC_CheckType, MVT::i32,
/*18615*/         OPC_Scope, 14, /*->18631*/ // 2 children in Scope
/*18617*/           OPC_CheckChild1Same, 1,
/*18619*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18621*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18631*/         /*Scope*/ 14, /*->18646*/
/*18632*/           OPC_CheckChild1Same, 0,
/*18634*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18636*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18646*/         0, /*End of Scope*/
/*18647*/       0, /*End of Scope*/
/*18648*/     /*Scope*/ 90|128,2/*346*/, /*->18996*/
/*18650*/       OPC_RecordChild0, // #0 = $z
/*18651*/       OPC_MoveChild, 1,
/*18653*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18656*/       OPC_Scope, 112, /*->18770*/ // 2 children in Scope
/*18658*/         OPC_RecordChild0, // #1 = $x
/*18659*/         OPC_MoveChild, 1,
/*18661*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18664*/         OPC_CheckChild0Same, 0,
/*18666*/         OPC_RecordChild1, // #2 = $y
/*18667*/         OPC_MoveParent,
/*18668*/         OPC_MoveParent,
/*18669*/         OPC_CheckType, MVT::i32,
/*18671*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18673*/         OPC_EmitInteger, MVT::i32, 0, 
/*18676*/         OPC_EmitInteger, MVT::i32, 0, 
/*18679*/         OPC_EmitInteger, MVT::i32, 0, 
/*18682*/         OPC_EmitInteger, MVT::i32, 0, 
/*18685*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18697*/         OPC_EmitInteger, MVT::i32, 0, 
/*18700*/         OPC_EmitInteger, MVT::i32, 0, 
/*18703*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18715*/         OPC_EmitInteger, MVT::i32, 0, 
/*18718*/         OPC_EmitInteger, MVT::i32, 0, 
/*18721*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18733*/         OPC_EmitInteger, MVT::i32, 1, 
/*18736*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18739*/         OPC_EmitInteger, MVT::i32, 0, 
/*18742*/         OPC_EmitInteger, MVT::i32, 0, 
/*18745*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18770*/       /*Scope*/ 95|128,1/*223*/, /*->18995*/
/*18772*/         OPC_MoveChild, 0,
/*18774*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18777*/         OPC_Scope, 107, /*->18886*/ // 2 children in Scope
/*18779*/           OPC_RecordChild0, // #1 = $y
/*18780*/           OPC_CheckChild1Same, 0,
/*18782*/           OPC_MoveParent,
/*18783*/           OPC_RecordChild1, // #2 = $x
/*18784*/           OPC_MoveParent,
/*18785*/           OPC_CheckType, MVT::i32,
/*18787*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18789*/           OPC_EmitInteger, MVT::i32, 0, 
/*18792*/           OPC_EmitInteger, MVT::i32, 0, 
/*18795*/           OPC_EmitInteger, MVT::i32, 0, 
/*18798*/           OPC_EmitInteger, MVT::i32, 0, 
/*18801*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18813*/           OPC_EmitInteger, MVT::i32, 0, 
/*18816*/           OPC_EmitInteger, MVT::i32, 0, 
/*18819*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18831*/           OPC_EmitInteger, MVT::i32, 0, 
/*18834*/           OPC_EmitInteger, MVT::i32, 0, 
/*18837*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18849*/           OPC_EmitInteger, MVT::i32, 1, 
/*18852*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18855*/           OPC_EmitInteger, MVT::i32, 0, 
/*18858*/           OPC_EmitInteger, MVT::i32, 0, 
/*18861*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18886*/         /*Scope*/ 107, /*->18994*/
/*18887*/           OPC_CheckChild0Same, 0,
/*18889*/           OPC_RecordChild1, // #1 = $y
/*18890*/           OPC_MoveParent,
/*18891*/           OPC_RecordChild1, // #2 = $x
/*18892*/           OPC_MoveParent,
/*18893*/           OPC_CheckType, MVT::i32,
/*18895*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18897*/           OPC_EmitInteger, MVT::i32, 0, 
/*18900*/           OPC_EmitInteger, MVT::i32, 0, 
/*18903*/           OPC_EmitInteger, MVT::i32, 0, 
/*18906*/           OPC_EmitInteger, MVT::i32, 0, 
/*18909*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18921*/           OPC_EmitInteger, MVT::i32, 0, 
/*18924*/           OPC_EmitInteger, MVT::i32, 0, 
/*18927*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18939*/           OPC_EmitInteger, MVT::i32, 0, 
/*18942*/           OPC_EmitInteger, MVT::i32, 0, 
/*18945*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18957*/           OPC_EmitInteger, MVT::i32, 1, 
/*18960*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18963*/           OPC_EmitInteger, MVT::i32, 0, 
/*18966*/           OPC_EmitInteger, MVT::i32, 0, 
/*18969*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18994*/         0, /*End of Scope*/
/*18995*/       0, /*End of Scope*/
/*18996*/     /*Scope*/ 63|128,3/*447*/, /*->19445*/
/*18998*/       OPC_MoveChild, 0,
/*19000*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19003*/       OPC_Scope, 90|128,1/*218*/, /*->19224*/ // 2 children in Scope
/*19006*/         OPC_RecordChild0, // #0 = $x
/*19007*/         OPC_MoveChild, 1,
/*19009*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19012*/         OPC_RecordChild0, // #1 = $y
/*19013*/         OPC_RecordChild1, // #2 = $z
/*19014*/         OPC_MoveParent,
/*19015*/         OPC_MoveParent,
/*19016*/         OPC_CheckType, MVT::i32,
/*19018*/         OPC_Scope, 101, /*->19121*/ // 2 children in Scope
/*19020*/           OPC_CheckChild1Same, 2,
/*19022*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19024*/           OPC_EmitInteger, MVT::i32, 0, 
/*19027*/           OPC_EmitInteger, MVT::i32, 0, 
/*19030*/           OPC_EmitInteger, MVT::i32, 0, 
/*19033*/           OPC_EmitInteger, MVT::i32, 0, 
/*19036*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19048*/           OPC_EmitInteger, MVT::i32, 0, 
/*19051*/           OPC_EmitInteger, MVT::i32, 0, 
/*19054*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19066*/           OPC_EmitInteger, MVT::i32, 0, 
/*19069*/           OPC_EmitInteger, MVT::i32, 0, 
/*19072*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19084*/           OPC_EmitInteger, MVT::i32, 1, 
/*19087*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19090*/           OPC_EmitInteger, MVT::i32, 0, 
/*19093*/           OPC_EmitInteger, MVT::i32, 0, 
/*19096*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19121*/         /*Scope*/ 101, /*->19223*/
/*19122*/           OPC_CheckChild1Same, 1,
/*19124*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19126*/           OPC_EmitInteger, MVT::i32, 0, 
/*19129*/           OPC_EmitInteger, MVT::i32, 0, 
/*19132*/           OPC_EmitInteger, MVT::i32, 0, 
/*19135*/           OPC_EmitInteger, MVT::i32, 0, 
/*19138*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19150*/           OPC_EmitInteger, MVT::i32, 0, 
/*19153*/           OPC_EmitInteger, MVT::i32, 0, 
/*19156*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19168*/           OPC_EmitInteger, MVT::i32, 0, 
/*19171*/           OPC_EmitInteger, MVT::i32, 0, 
/*19174*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19186*/           OPC_EmitInteger, MVT::i32, 1, 
/*19189*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19192*/           OPC_EmitInteger, MVT::i32, 0, 
/*19195*/           OPC_EmitInteger, MVT::i32, 0, 
/*19198*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19223*/         0, /*End of Scope*/
/*19224*/       /*Scope*/ 90|128,1/*218*/, /*->19444*/
/*19226*/         OPC_MoveChild, 0,
/*19228*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19231*/         OPC_RecordChild0, // #0 = $y
/*19232*/         OPC_RecordChild1, // #1 = $z
/*19233*/         OPC_MoveParent,
/*19234*/         OPC_RecordChild1, // #2 = $x
/*19235*/         OPC_MoveParent,
/*19236*/         OPC_CheckType, MVT::i32,
/*19238*/         OPC_Scope, 101, /*->19341*/ // 2 children in Scope
/*19240*/           OPC_CheckChild1Same, 1,
/*19242*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19244*/           OPC_EmitInteger, MVT::i32, 0, 
/*19247*/           OPC_EmitInteger, MVT::i32, 0, 
/*19250*/           OPC_EmitInteger, MVT::i32, 0, 
/*19253*/           OPC_EmitInteger, MVT::i32, 0, 
/*19256*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19268*/           OPC_EmitInteger, MVT::i32, 0, 
/*19271*/           OPC_EmitInteger, MVT::i32, 0, 
/*19274*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19286*/           OPC_EmitInteger, MVT::i32, 0, 
/*19289*/           OPC_EmitInteger, MVT::i32, 0, 
/*19292*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19304*/           OPC_EmitInteger, MVT::i32, 1, 
/*19307*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19310*/           OPC_EmitInteger, MVT::i32, 0, 
/*19313*/           OPC_EmitInteger, MVT::i32, 0, 
/*19316*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19341*/         /*Scope*/ 101, /*->19443*/
/*19342*/           OPC_CheckChild1Same, 0,
/*19344*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19346*/           OPC_EmitInteger, MVT::i32, 0, 
/*19349*/           OPC_EmitInteger, MVT::i32, 0, 
/*19352*/           OPC_EmitInteger, MVT::i32, 0, 
/*19355*/           OPC_EmitInteger, MVT::i32, 0, 
/*19358*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19370*/           OPC_EmitInteger, MVT::i32, 0, 
/*19373*/           OPC_EmitInteger, MVT::i32, 0, 
/*19376*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19388*/           OPC_EmitInteger, MVT::i32, 0, 
/*19391*/           OPC_EmitInteger, MVT::i32, 0, 
/*19394*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19406*/           OPC_EmitInteger, MVT::i32, 1, 
/*19409*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19412*/           OPC_EmitInteger, MVT::i32, 0, 
/*19415*/           OPC_EmitInteger, MVT::i32, 0, 
/*19418*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19443*/         0, /*End of Scope*/
/*19444*/       0, /*End of Scope*/
/*19445*/     /*Scope*/ 5|128,2/*261*/, /*->19708*/
/*19447*/       OPC_RecordChild0, // #0 = $src0
/*19448*/       OPC_Scope, 108, /*->19558*/ // 2 children in Scope
/*19450*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19461*/         OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->19545
/*19464*/           OPC_Scope, 67, /*->19533*/ // 2 children in Scope
/*19466*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19468*/             OPC_EmitInteger, MVT::i32, 1, 
/*19471*/             OPC_EmitInteger, MVT::i32, 0, 
/*19474*/             OPC_EmitInteger, MVT::i32, 0, 
/*19477*/             OPC_EmitInteger, MVT::i32, 0, 
/*19480*/             OPC_EmitInteger, MVT::i32, 0, 
/*19483*/             OPC_EmitInteger, MVT::i32, 0, 
/*19486*/             OPC_EmitInteger, MVT::i32, 0, 
/*19489*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19501*/             OPC_EmitInteger, MVT::i32, 1, 
/*19504*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19507*/             OPC_EmitInteger, MVT::i32, 0, 
/*19510*/             OPC_EmitInteger, MVT::i32, 0, 
/*19513*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*19533*/           /*Scope*/ 10, /*->19544*/
/*19534*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19536*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*19544*/           0, /*End of Scope*/
/*19545*/         /*SwitchType*/ 10, MVT::i64,// ->19557
/*19547*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19549*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*19557*/         0, // EndSwitchType
/*19558*/       /*Scope*/ 19|128,1/*147*/, /*->19707*/
/*19560*/         OPC_RecordChild1, // #1 = $src1
/*19561*/         OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->19680
/*19564*/           OPC_Scope, 101, /*->19667*/ // 2 children in Scope
/*19566*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19568*/             OPC_EmitInteger, MVT::i32, 0, 
/*19571*/             OPC_EmitInteger, MVT::i32, 0, 
/*19574*/             OPC_EmitInteger, MVT::i32, 1, 
/*19577*/             OPC_EmitInteger, MVT::i32, 0, 
/*19580*/             OPC_EmitInteger, MVT::i32, 0, 
/*19583*/             OPC_EmitInteger, MVT::i32, 0, 
/*19586*/             OPC_EmitInteger, MVT::i32, 0, 
/*19589*/             OPC_EmitInteger, MVT::i32, 0, 
/*19592*/             OPC_EmitInteger, MVT::i32, 0, 
/*19595*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19607*/             OPC_EmitInteger, MVT::i32, 0, 
/*19610*/             OPC_EmitInteger, MVT::i32, 0, 
/*19613*/             OPC_EmitInteger, MVT::i32, 0, 
/*19616*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19628*/             OPC_EmitInteger, MVT::i32, 1, 
/*19631*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19634*/             OPC_EmitInteger, MVT::i32, 0, 
/*19637*/             OPC_EmitInteger, MVT::i32, 0, 
/*19640*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*19667*/           /*Scope*/ 11, /*->19679*/
/*19668*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19670*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*19679*/           0, /*End of Scope*/
/*19680*/         /*SwitchType*/ 11, MVT::i64,// ->19693
/*19682*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19684*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*19693*/         /*SwitchType*/ 11, MVT::i1,// ->19706
/*19695*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19697*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*19706*/         0, // EndSwitchType
/*19707*/       0, /*End of Scope*/
/*19708*/     0, /*End of Scope*/
/*19709*/   /*SwitchOpcode*/ 33|128,15/*1953*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21666
/*19713*/     OPC_RecordChild0, // #0 = $vec
/*19714*/     OPC_Scope, 40|128,1/*168*/, /*->19885*/ // 8 children in Scope
/*19717*/       OPC_CheckChild0Type, MVT::v2i32,
/*19719*/       OPC_Scope, 33, /*->19754*/ // 5 children in Scope
/*19721*/         OPC_MoveChild, 1,
/*19723*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19726*/         OPC_RecordChild0, // #1 = $idx
/*19727*/         OPC_RecordChild1, // #2 = $off
/*19728*/         OPC_MoveChild, 1,
/*19730*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19733*/         OPC_MoveParent,
/*19734*/         OPC_CheckType, MVT::i32,
/*19736*/         OPC_MoveParent,
/*19737*/         OPC_CheckType, MVT::i32,
/*19739*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19741*/         OPC_EmitConvertToTarget, 2,
/*19743*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (extractelt:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V2:i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19754*/       /*Scope*/ 36, /*->19791*/
/*19755*/         OPC_CheckChild1Integer, 0, 
/*19757*/         OPC_CheckType, MVT::i32,
/*19759*/         OPC_Scope, 14, /*->19775*/ // 2 children in Scope
/*19761*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19763*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19766*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*19775*/         /*Scope*/ 14, /*->19790*/
/*19776*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19778*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19781*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*19790*/         0, /*End of Scope*/
/*19791*/       /*Scope*/ 36, /*->19828*/
/*19792*/         OPC_CheckChild1Integer, 1, 
/*19794*/         OPC_CheckType, MVT::i32,
/*19796*/         OPC_Scope, 14, /*->19812*/ // 2 children in Scope
/*19798*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19800*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19803*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*19812*/         /*Scope*/ 14, /*->19827*/
/*19813*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19815*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19818*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*19827*/         0, /*End of Scope*/
/*19828*/       /*Scope*/ 18, /*->19847*/
/*19829*/         OPC_CheckChild1Integer, 2, 
/*19831*/         OPC_CheckType, MVT::i32,
/*19833*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19835*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19838*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*19847*/       /*Scope*/ 36, /*->19884*/
/*19848*/         OPC_RecordChild1, // #1 = $index
/*19849*/         OPC_CheckChild1Type, MVT::i32,
/*19851*/         OPC_CheckType, MVT::i32,
/*19853*/         OPC_Scope, 11, /*->19866*/ // 2 children in Scope
/*19855*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19857*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*19866*/         /*Scope*/ 16, /*->19883*/
/*19867*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19869*/           OPC_EmitInteger, MVT::i32, 0, 
/*19872*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC_V2:i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*19883*/         0, /*End of Scope*/
/*19884*/       0, /*End of Scope*/
/*19885*/     /*Scope*/ 95|128,1/*223*/, /*->20110*/
/*19887*/       OPC_CheckChild0Type, MVT::v4i32,
/*19889*/       OPC_Scope, 33, /*->19924*/ // 6 children in Scope
/*19891*/         OPC_MoveChild, 1,
/*19893*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19896*/         OPC_RecordChild0, // #1 = $idx
/*19897*/         OPC_RecordChild1, // #2 = $off
/*19898*/         OPC_MoveChild, 1,
/*19900*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19903*/         OPC_MoveParent,
/*19904*/         OPC_CheckType, MVT::i32,
/*19906*/         OPC_MoveParent,
/*19907*/         OPC_CheckType, MVT::i32,
/*19909*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19911*/         OPC_EmitConvertToTarget, 2,
/*19913*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (extractelt:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V4:i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19924*/       /*Scope*/ 36, /*->19961*/
/*19925*/         OPC_CheckChild1Integer, 0, 
/*19927*/         OPC_CheckType, MVT::i32,
/*19929*/         OPC_Scope, 14, /*->19945*/ // 2 children in Scope
/*19931*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19933*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19936*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*19945*/         /*Scope*/ 14, /*->19960*/
/*19946*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19948*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19951*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*19960*/         0, /*End of Scope*/
/*19961*/       /*Scope*/ 36, /*->19998*/
/*19962*/         OPC_CheckChild1Integer, 1, 
/*19964*/         OPC_CheckType, MVT::i32,
/*19966*/         OPC_Scope, 14, /*->19982*/ // 2 children in Scope
/*19968*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19970*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19973*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*19982*/         /*Scope*/ 14, /*->19997*/
/*19983*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19985*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19988*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*19997*/         0, /*End of Scope*/
/*19998*/       /*Scope*/ 36, /*->20035*/
/*19999*/         OPC_CheckChild1Integer, 2, 
/*20001*/         OPC_CheckType, MVT::i32,
/*20003*/         OPC_Scope, 14, /*->20019*/ // 2 children in Scope
/*20005*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20007*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20010*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20019*/         /*Scope*/ 14, /*->20034*/
/*20020*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20022*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20025*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20034*/         0, /*End of Scope*/
/*20035*/       /*Scope*/ 36, /*->20072*/
/*20036*/         OPC_CheckChild1Integer, 3, 
/*20038*/         OPC_CheckType, MVT::i32,
/*20040*/         OPC_Scope, 14, /*->20056*/ // 2 children in Scope
/*20042*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20044*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20047*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20056*/         /*Scope*/ 14, /*->20071*/
/*20057*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20059*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20062*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20071*/         0, /*End of Scope*/
/*20072*/       /*Scope*/ 36, /*->20109*/
/*20073*/         OPC_RecordChild1, // #1 = $index
/*20074*/         OPC_CheckChild1Type, MVT::i32,
/*20076*/         OPC_CheckType, MVT::i32,
/*20078*/         OPC_Scope, 11, /*->20091*/ // 2 children in Scope
/*20080*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20082*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*20091*/         /*Scope*/ 16, /*->20108*/
/*20092*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20094*/           OPC_EmitInteger, MVT::i32, 0, 
/*20097*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC_V4:i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*20108*/         0, /*End of Scope*/
/*20109*/       0, /*End of Scope*/
/*20110*/     /*Scope*/ 84|128,1/*212*/, /*->20324*/
/*20112*/       OPC_CheckChild0Type, MVT::v8i32,
/*20114*/       OPC_Scope, 33, /*->20149*/ // 10 children in Scope
/*20116*/         OPC_MoveChild, 1,
/*20118*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20121*/         OPC_RecordChild0, // #1 = $idx
/*20122*/         OPC_RecordChild1, // #2 = $off
/*20123*/         OPC_MoveChild, 1,
/*20125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20128*/         OPC_MoveParent,
/*20129*/         OPC_CheckType, MVT::i32,
/*20131*/         OPC_MoveParent,
/*20132*/         OPC_CheckType, MVT::i32,
/*20134*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20136*/         OPC_EmitConvertToTarget, 2,
/*20138*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (extractelt:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V8:i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20149*/       /*Scope*/ 18, /*->20168*/
/*20150*/         OPC_CheckChild1Integer, 0, 
/*20152*/         OPC_CheckType, MVT::i32,
/*20154*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20156*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20159*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*20168*/       /*Scope*/ 18, /*->20187*/
/*20169*/         OPC_CheckChild1Integer, 1, 
/*20171*/         OPC_CheckType, MVT::i32,
/*20173*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20175*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20178*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*20187*/       /*Scope*/ 18, /*->20206*/
/*20188*/         OPC_CheckChild1Integer, 2, 
/*20190*/         OPC_CheckType, MVT::i32,
/*20192*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20194*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20197*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*20206*/       /*Scope*/ 18, /*->20225*/
/*20207*/         OPC_CheckChild1Integer, 3, 
/*20209*/         OPC_CheckType, MVT::i32,
/*20211*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20213*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20216*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*20225*/       /*Scope*/ 18, /*->20244*/
/*20226*/         OPC_CheckChild1Integer, 4, 
/*20228*/         OPC_CheckType, MVT::i32,
/*20230*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20232*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20235*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*20244*/       /*Scope*/ 18, /*->20263*/
/*20245*/         OPC_CheckChild1Integer, 5, 
/*20247*/         OPC_CheckType, MVT::i32,
/*20249*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20251*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20254*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*20263*/       /*Scope*/ 18, /*->20282*/
/*20264*/         OPC_CheckChild1Integer, 6, 
/*20266*/         OPC_CheckType, MVT::i32,
/*20268*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20270*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20273*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*20282*/       /*Scope*/ 18, /*->20301*/
/*20283*/         OPC_CheckChild1Integer, 7, 
/*20285*/         OPC_CheckType, MVT::i32,
/*20287*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20289*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20292*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*20301*/       /*Scope*/ 21, /*->20323*/
/*20302*/         OPC_RecordChild1, // #1 = $idx
/*20303*/         OPC_CheckChild1Type, MVT::i32,
/*20305*/         OPC_CheckType, MVT::i32,
/*20307*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20309*/         OPC_EmitInteger, MVT::i32, 0, 
/*20312*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (extractelt:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC_V8:i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*20323*/       0, /*End of Scope*/
/*20324*/     /*Scope*/ 108|128,2/*364*/, /*->20690*/
/*20326*/       OPC_CheckChild0Type, MVT::v16i32,
/*20328*/       OPC_Scope, 33, /*->20363*/ // 18 children in Scope
/*20330*/         OPC_MoveChild, 1,
/*20332*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20335*/         OPC_RecordChild0, // #1 = $idx
/*20336*/         OPC_RecordChild1, // #2 = $off
/*20337*/         OPC_MoveChild, 1,
/*20339*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20342*/         OPC_MoveParent,
/*20343*/         OPC_CheckType, MVT::i32,
/*20345*/         OPC_MoveParent,
/*20346*/         OPC_CheckType, MVT::i32,
/*20348*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20350*/         OPC_EmitConvertToTarget, 2,
/*20352*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (extractelt:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V16:i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20363*/       /*Scope*/ 18, /*->20382*/
/*20364*/         OPC_CheckChild1Integer, 0, 
/*20366*/         OPC_CheckType, MVT::i32,
/*20368*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20370*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20373*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*20382*/       /*Scope*/ 18, /*->20401*/
/*20383*/         OPC_CheckChild1Integer, 1, 
/*20385*/         OPC_CheckType, MVT::i32,
/*20387*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20389*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20392*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*20401*/       /*Scope*/ 18, /*->20420*/
/*20402*/         OPC_CheckChild1Integer, 2, 
/*20404*/         OPC_CheckType, MVT::i32,
/*20406*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20408*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20411*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*20420*/       /*Scope*/ 18, /*->20439*/
/*20421*/         OPC_CheckChild1Integer, 3, 
/*20423*/         OPC_CheckType, MVT::i32,
/*20425*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20427*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20430*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*20439*/       /*Scope*/ 18, /*->20458*/
/*20440*/         OPC_CheckChild1Integer, 4, 
/*20442*/         OPC_CheckType, MVT::i32,
/*20444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20446*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20449*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*20458*/       /*Scope*/ 18, /*->20477*/
/*20459*/         OPC_CheckChild1Integer, 5, 
/*20461*/         OPC_CheckType, MVT::i32,
/*20463*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20465*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20468*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*20477*/       /*Scope*/ 18, /*->20496*/
/*20478*/         OPC_CheckChild1Integer, 6, 
/*20480*/         OPC_CheckType, MVT::i32,
/*20482*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20484*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20487*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*20496*/       /*Scope*/ 18, /*->20515*/
/*20497*/         OPC_CheckChild1Integer, 7, 
/*20499*/         OPC_CheckType, MVT::i32,
/*20501*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20503*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20506*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*20515*/       /*Scope*/ 18, /*->20534*/
/*20516*/         OPC_CheckChild1Integer, 8, 
/*20518*/         OPC_CheckType, MVT::i32,
/*20520*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20522*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*20525*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*20534*/       /*Scope*/ 18, /*->20553*/
/*20535*/         OPC_CheckChild1Integer, 9, 
/*20537*/         OPC_CheckType, MVT::i32,
/*20539*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20541*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*20544*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*20553*/       /*Scope*/ 18, /*->20572*/
/*20554*/         OPC_CheckChild1Integer, 10, 
/*20556*/         OPC_CheckType, MVT::i32,
/*20558*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20560*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*20563*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*20572*/       /*Scope*/ 18, /*->20591*/
/*20573*/         OPC_CheckChild1Integer, 11, 
/*20575*/         OPC_CheckType, MVT::i32,
/*20577*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20579*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*20582*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*20591*/       /*Scope*/ 18, /*->20610*/
/*20592*/         OPC_CheckChild1Integer, 12, 
/*20594*/         OPC_CheckType, MVT::i32,
/*20596*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20598*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*20601*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*20610*/       /*Scope*/ 18, /*->20629*/
/*20611*/         OPC_CheckChild1Integer, 13, 
/*20613*/         OPC_CheckType, MVT::i32,
/*20615*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20617*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*20620*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*20629*/       /*Scope*/ 18, /*->20648*/
/*20630*/         OPC_CheckChild1Integer, 14, 
/*20632*/         OPC_CheckType, MVT::i32,
/*20634*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20636*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*20639*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*20648*/       /*Scope*/ 18, /*->20667*/
/*20649*/         OPC_CheckChild1Integer, 15, 
/*20651*/         OPC_CheckType, MVT::i32,
/*20653*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20655*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*20658*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*20667*/       /*Scope*/ 21, /*->20689*/
/*20668*/         OPC_RecordChild1, // #1 = $idx
/*20669*/         OPC_CheckChild1Type, MVT::i32,
/*20671*/         OPC_CheckType, MVT::i32,
/*20673*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20675*/         OPC_EmitInteger, MVT::i32, 0, 
/*20678*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (extractelt:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC_V16:i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*20689*/       0, /*End of Scope*/
/*20690*/     /*Scope*/ 40|128,1/*168*/, /*->20860*/
/*20692*/       OPC_CheckChild0Type, MVT::v2f32,
/*20694*/       OPC_Scope, 33, /*->20729*/ // 5 children in Scope
/*20696*/         OPC_MoveChild, 1,
/*20698*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20701*/         OPC_RecordChild0, // #1 = $idx
/*20702*/         OPC_RecordChild1, // #2 = $off
/*20703*/         OPC_MoveChild, 1,
/*20705*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20708*/         OPC_MoveParent,
/*20709*/         OPC_CheckType, MVT::i32,
/*20711*/         OPC_MoveParent,
/*20712*/         OPC_CheckType, MVT::f32,
/*20714*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20716*/         OPC_EmitConvertToTarget, 2,
/*20718*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (extractelt:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V2:f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20729*/       /*Scope*/ 36, /*->20766*/
/*20730*/         OPC_CheckChild1Integer, 0, 
/*20732*/         OPC_CheckType, MVT::f32,
/*20734*/         OPC_Scope, 14, /*->20750*/ // 2 children in Scope
/*20736*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20738*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20741*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*20750*/         /*Scope*/ 14, /*->20765*/
/*20751*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20753*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20756*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*20765*/         0, /*End of Scope*/
/*20766*/       /*Scope*/ 36, /*->20803*/
/*20767*/         OPC_CheckChild1Integer, 1, 
/*20769*/         OPC_CheckType, MVT::f32,
/*20771*/         OPC_Scope, 14, /*->20787*/ // 2 children in Scope
/*20773*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20775*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20778*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*20787*/         /*Scope*/ 14, /*->20802*/
/*20788*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20790*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20793*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*20802*/         0, /*End of Scope*/
/*20803*/       /*Scope*/ 18, /*->20822*/
/*20804*/         OPC_CheckChild1Integer, 2, 
/*20806*/         OPC_CheckType, MVT::f32,
/*20808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20810*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20813*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*20822*/       /*Scope*/ 36, /*->20859*/
/*20823*/         OPC_RecordChild1, // #1 = $index
/*20824*/         OPC_CheckChild1Type, MVT::i32,
/*20826*/         OPC_CheckType, MVT::f32,
/*20828*/         OPC_Scope, 11, /*->20841*/ // 2 children in Scope
/*20830*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20832*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*20841*/         /*Scope*/ 16, /*->20858*/
/*20842*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20844*/           OPC_EmitInteger, MVT::i32, 0, 
/*20847*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC_V2:f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*20858*/         0, /*End of Scope*/
/*20859*/       0, /*End of Scope*/
/*20860*/     /*Scope*/ 95|128,1/*223*/, /*->21085*/
/*20862*/       OPC_CheckChild0Type, MVT::v4f32,
/*20864*/       OPC_Scope, 33, /*->20899*/ // 6 children in Scope
/*20866*/         OPC_MoveChild, 1,
/*20868*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20871*/         OPC_RecordChild0, // #1 = $idx
/*20872*/         OPC_RecordChild1, // #2 = $off
/*20873*/         OPC_MoveChild, 1,
/*20875*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20878*/         OPC_MoveParent,
/*20879*/         OPC_CheckType, MVT::i32,
/*20881*/         OPC_MoveParent,
/*20882*/         OPC_CheckType, MVT::f32,
/*20884*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20886*/         OPC_EmitConvertToTarget, 2,
/*20888*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (extractelt:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V4:f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20899*/       /*Scope*/ 36, /*->20936*/
/*20900*/         OPC_CheckChild1Integer, 0, 
/*20902*/         OPC_CheckType, MVT::f32,
/*20904*/         OPC_Scope, 14, /*->20920*/ // 2 children in Scope
/*20906*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20908*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20911*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*20920*/         /*Scope*/ 14, /*->20935*/
/*20921*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20923*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20926*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*20935*/         0, /*End of Scope*/
/*20936*/       /*Scope*/ 36, /*->20973*/
/*20937*/         OPC_CheckChild1Integer, 1, 
/*20939*/         OPC_CheckType, MVT::f32,
/*20941*/         OPC_Scope, 14, /*->20957*/ // 2 children in Scope
/*20943*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20945*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20948*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*20957*/         /*Scope*/ 14, /*->20972*/
/*20958*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20960*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20963*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*20972*/         0, /*End of Scope*/
/*20973*/       /*Scope*/ 36, /*->21010*/
/*20974*/         OPC_CheckChild1Integer, 2, 
/*20976*/         OPC_CheckType, MVT::f32,
/*20978*/         OPC_Scope, 14, /*->20994*/ // 2 children in Scope
/*20980*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20982*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20985*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*20994*/         /*Scope*/ 14, /*->21009*/
/*20995*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20997*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21000*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21009*/         0, /*End of Scope*/
/*21010*/       /*Scope*/ 36, /*->21047*/
/*21011*/         OPC_CheckChild1Integer, 3, 
/*21013*/         OPC_CheckType, MVT::f32,
/*21015*/         OPC_Scope, 14, /*->21031*/ // 2 children in Scope
/*21017*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21019*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21022*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21031*/         /*Scope*/ 14, /*->21046*/
/*21032*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21034*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21037*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21046*/         0, /*End of Scope*/
/*21047*/       /*Scope*/ 36, /*->21084*/
/*21048*/         OPC_RecordChild1, // #1 = $index
/*21049*/         OPC_CheckChild1Type, MVT::i32,
/*21051*/         OPC_CheckType, MVT::f32,
/*21053*/         OPC_Scope, 11, /*->21066*/ // 2 children in Scope
/*21055*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21057*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*21066*/         /*Scope*/ 16, /*->21083*/
/*21067*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21069*/           OPC_EmitInteger, MVT::i32, 0, 
/*21072*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC_V4:f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*21083*/         0, /*End of Scope*/
/*21084*/       0, /*End of Scope*/
/*21085*/     /*Scope*/ 84|128,1/*212*/, /*->21299*/
/*21087*/       OPC_CheckChild0Type, MVT::v8f32,
/*21089*/       OPC_Scope, 33, /*->21124*/ // 10 children in Scope
/*21091*/         OPC_MoveChild, 1,
/*21093*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21096*/         OPC_RecordChild0, // #1 = $idx
/*21097*/         OPC_RecordChild1, // #2 = $off
/*21098*/         OPC_MoveChild, 1,
/*21100*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21103*/         OPC_MoveParent,
/*21104*/         OPC_CheckType, MVT::i32,
/*21106*/         OPC_MoveParent,
/*21107*/         OPC_CheckType, MVT::f32,
/*21109*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21111*/         OPC_EmitConvertToTarget, 2,
/*21113*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (extractelt:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V8:f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21124*/       /*Scope*/ 18, /*->21143*/
/*21125*/         OPC_CheckChild1Integer, 0, 
/*21127*/         OPC_CheckType, MVT::f32,
/*21129*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21131*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21134*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*21143*/       /*Scope*/ 18, /*->21162*/
/*21144*/         OPC_CheckChild1Integer, 1, 
/*21146*/         OPC_CheckType, MVT::f32,
/*21148*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21150*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21153*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*21162*/       /*Scope*/ 18, /*->21181*/
/*21163*/         OPC_CheckChild1Integer, 2, 
/*21165*/         OPC_CheckType, MVT::f32,
/*21167*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21169*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21172*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*21181*/       /*Scope*/ 18, /*->21200*/
/*21182*/         OPC_CheckChild1Integer, 3, 
/*21184*/         OPC_CheckType, MVT::f32,
/*21186*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21188*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21191*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*21200*/       /*Scope*/ 18, /*->21219*/
/*21201*/         OPC_CheckChild1Integer, 4, 
/*21203*/         OPC_CheckType, MVT::f32,
/*21205*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21207*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21210*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*21219*/       /*Scope*/ 18, /*->21238*/
/*21220*/         OPC_CheckChild1Integer, 5, 
/*21222*/         OPC_CheckType, MVT::f32,
/*21224*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21226*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21229*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*21238*/       /*Scope*/ 18, /*->21257*/
/*21239*/         OPC_CheckChild1Integer, 6, 
/*21241*/         OPC_CheckType, MVT::f32,
/*21243*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21245*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21248*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*21257*/       /*Scope*/ 18, /*->21276*/
/*21258*/         OPC_CheckChild1Integer, 7, 
/*21260*/         OPC_CheckType, MVT::f32,
/*21262*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21264*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21267*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*21276*/       /*Scope*/ 21, /*->21298*/
/*21277*/         OPC_RecordChild1, // #1 = $idx
/*21278*/         OPC_CheckChild1Type, MVT::i32,
/*21280*/         OPC_CheckType, MVT::f32,
/*21282*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21284*/         OPC_EmitInteger, MVT::i32, 0, 
/*21287*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (extractelt:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC_V8:f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*21298*/       0, /*End of Scope*/
/*21299*/     /*Scope*/ 108|128,2/*364*/, /*->21665*/
/*21301*/       OPC_CheckChild0Type, MVT::v16f32,
/*21303*/       OPC_Scope, 33, /*->21338*/ // 18 children in Scope
/*21305*/         OPC_MoveChild, 1,
/*21307*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21310*/         OPC_RecordChild0, // #1 = $idx
/*21311*/         OPC_RecordChild1, // #2 = $off
/*21312*/         OPC_MoveChild, 1,
/*21314*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21317*/         OPC_MoveParent,
/*21318*/         OPC_CheckType, MVT::i32,
/*21320*/         OPC_MoveParent,
/*21321*/         OPC_CheckType, MVT::f32,
/*21323*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21325*/         OPC_EmitConvertToTarget, 2,
/*21327*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (extractelt:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V16:f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21338*/       /*Scope*/ 18, /*->21357*/
/*21339*/         OPC_CheckChild1Integer, 0, 
/*21341*/         OPC_CheckType, MVT::f32,
/*21343*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21345*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21348*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*21357*/       /*Scope*/ 18, /*->21376*/
/*21358*/         OPC_CheckChild1Integer, 1, 
/*21360*/         OPC_CheckType, MVT::f32,
/*21362*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21364*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21367*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*21376*/       /*Scope*/ 18, /*->21395*/
/*21377*/         OPC_CheckChild1Integer, 2, 
/*21379*/         OPC_CheckType, MVT::f32,
/*21381*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21383*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21386*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*21395*/       /*Scope*/ 18, /*->21414*/
/*21396*/         OPC_CheckChild1Integer, 3, 
/*21398*/         OPC_CheckType, MVT::f32,
/*21400*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21402*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21405*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*21414*/       /*Scope*/ 18, /*->21433*/
/*21415*/         OPC_CheckChild1Integer, 4, 
/*21417*/         OPC_CheckType, MVT::f32,
/*21419*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21421*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21424*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*21433*/       /*Scope*/ 18, /*->21452*/
/*21434*/         OPC_CheckChild1Integer, 5, 
/*21436*/         OPC_CheckType, MVT::f32,
/*21438*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21440*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21443*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*21452*/       /*Scope*/ 18, /*->21471*/
/*21453*/         OPC_CheckChild1Integer, 6, 
/*21455*/         OPC_CheckType, MVT::f32,
/*21457*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21459*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21462*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*21471*/       /*Scope*/ 18, /*->21490*/
/*21472*/         OPC_CheckChild1Integer, 7, 
/*21474*/         OPC_CheckType, MVT::f32,
/*21476*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21478*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21481*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*21490*/       /*Scope*/ 18, /*->21509*/
/*21491*/         OPC_CheckChild1Integer, 8, 
/*21493*/         OPC_CheckType, MVT::f32,
/*21495*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21497*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*21500*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*21509*/       /*Scope*/ 18, /*->21528*/
/*21510*/         OPC_CheckChild1Integer, 9, 
/*21512*/         OPC_CheckType, MVT::f32,
/*21514*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21516*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*21519*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*21528*/       /*Scope*/ 18, /*->21547*/
/*21529*/         OPC_CheckChild1Integer, 10, 
/*21531*/         OPC_CheckType, MVT::f32,
/*21533*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21535*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*21538*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*21547*/       /*Scope*/ 18, /*->21566*/
/*21548*/         OPC_CheckChild1Integer, 11, 
/*21550*/         OPC_CheckType, MVT::f32,
/*21552*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21554*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*21557*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*21566*/       /*Scope*/ 18, /*->21585*/
/*21567*/         OPC_CheckChild1Integer, 12, 
/*21569*/         OPC_CheckType, MVT::f32,
/*21571*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21573*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*21576*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*21585*/       /*Scope*/ 18, /*->21604*/
/*21586*/         OPC_CheckChild1Integer, 13, 
/*21588*/         OPC_CheckType, MVT::f32,
/*21590*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21592*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*21595*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*21604*/       /*Scope*/ 18, /*->21623*/
/*21605*/         OPC_CheckChild1Integer, 14, 
/*21607*/         OPC_CheckType, MVT::f32,
/*21609*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21611*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*21614*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*21623*/       /*Scope*/ 18, /*->21642*/
/*21624*/         OPC_CheckChild1Integer, 15, 
/*21626*/         OPC_CheckType, MVT::f32,
/*21628*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21630*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*21633*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (extractelt:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*21642*/       /*Scope*/ 21, /*->21664*/
/*21643*/         OPC_RecordChild1, // #1 = $idx
/*21644*/         OPC_CheckChild1Type, MVT::i32,
/*21646*/         OPC_CheckType, MVT::f32,
/*21648*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21650*/         OPC_EmitInteger, MVT::i32, 0, 
/*21653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (extractelt:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC_V16:f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*21664*/       0, /*End of Scope*/
/*21665*/     0, /*End of Scope*/
/*21666*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->21719
/*21669*/     OPC_RecordChild0, // #0 = $src
/*21670*/     OPC_CheckChild0Type, MVT::i32,
/*21672*/     OPC_Scope, 15, /*->21689*/ // 2 children in Scope
/*21674*/       OPC_CheckType, MVT::i32,
/*21676*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21678*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*21681*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*21689*/     /*Scope*/ 28, /*->21718*/
/*21690*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*21691*/       OPC_MoveChild, 1,
/*21693*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21696*/       OPC_CheckType, MVT::i32,
/*21698*/       OPC_MoveParent,
/*21699*/       OPC_CheckType, MVT::v4i32,
/*21701*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21703*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*21706*/       OPC_EmitConvertToTarget, 1,
/*21708*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*21718*/     0, /*End of Scope*/
/*21719*/   /*SwitchOpcode*/ 55|128,27|128,1/*19895*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->41619
/*21724*/     OPC_Scope, 14, /*->21740*/ // 83 children in Scope
/*21726*/       OPC_CheckChild0Integer, 22|128,48/*6166*/, 
/*21729*/       OPC_RecordChild1, // #0 = $src0
/*21730*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21732*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 6166:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*21740*/     /*Scope*/ 40, /*->21781*/
/*21741*/       OPC_CheckChild0Integer, 41|128,49/*6313*/, 
/*21744*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21746*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21753*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21760*/       OPC_EmitInteger, MVT::i32, 0, 
/*21763*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*21772*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (intrinsic_wo_chain:i32 6313:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32))
/*21781*/     /*Scope*/ 24, /*->21806*/
/*21782*/       OPC_CheckChild0Integer, 33|128,49/*6305*/, 
/*21785*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*21786*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*21787*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*21790*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*21793*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 6305:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*21806*/     /*Scope*/ 14, /*->21821*/
/*21807*/       OPC_CheckChild0Integer, 82|128,1/*210*/, 
/*21810*/       OPC_RecordChild1, // #0 = $src0
/*21811*/       OPC_RecordChild2, // #1 = $src1
/*21812*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 210:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_LO_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*21821*/     /*Scope*/ 14, /*->21836*/
/*21822*/       OPC_CheckChild0Integer, 81|128,1/*209*/, 
/*21825*/       OPC_RecordChild1, // #0 = $src0
/*21826*/       OPC_RecordChild2, // #1 = $src1
/*21827*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 209:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*21836*/     /*Scope*/ 1|128,1/*129*/, /*->21967*/
/*21838*/       OPC_CheckChild0Integer, 32|128,48/*6176*/, 
/*21841*/       OPC_RecordChild1, // #0 = $src0
/*21842*/       OPC_RecordChild2, // #1 = $src1
/*21843*/       OPC_Scope, 101, /*->21946*/ // 2 children in Scope
/*21845*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21847*/         OPC_EmitInteger, MVT::i32, 0, 
/*21850*/         OPC_EmitInteger, MVT::i32, 0, 
/*21853*/         OPC_EmitInteger, MVT::i32, 1, 
/*21856*/         OPC_EmitInteger, MVT::i32, 0, 
/*21859*/         OPC_EmitInteger, MVT::i32, 0, 
/*21862*/         OPC_EmitInteger, MVT::i32, 0, 
/*21865*/         OPC_EmitInteger, MVT::i32, 0, 
/*21868*/         OPC_EmitInteger, MVT::i32, 0, 
/*21871*/         OPC_EmitInteger, MVT::i32, 0, 
/*21874*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21886*/         OPC_EmitInteger, MVT::i32, 0, 
/*21889*/         OPC_EmitInteger, MVT::i32, 0, 
/*21892*/         OPC_EmitInteger, MVT::i32, 0, 
/*21895*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21907*/         OPC_EmitInteger, MVT::i32, 1, 
/*21910*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21913*/         OPC_EmitInteger, MVT::i32, 0, 
/*21916*/         OPC_EmitInteger, MVT::i32, 0, 
/*21919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 6176:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*21946*/       /*Scope*/ 19, /*->21966*/
/*21947*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*21950*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*21953*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (intrinsic_wo_chain:f32 6176:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                  // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*21966*/       0, /*End of Scope*/
/*21967*/     /*Scope*/ 19|128,4/*531*/, /*->22500*/
/*21969*/       OPC_CheckChild0Integer, 20|128,48/*6164*/, 
/*21972*/       OPC_RecordChild1, // #0 = $src0
/*21973*/       OPC_RecordChild2, // #1 = $src1
/*21974*/       OPC_Scope, 38|128,1/*166*/, /*->22143*/ // 4 children in Scope
/*21977*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*21979*/         OPC_EmitInteger, MVT::i32, 0, 
/*21982*/         OPC_EmitInteger, MVT::i32, 0, 
/*21985*/         OPC_EmitInteger, MVT::i32, 1, 
/*21988*/         OPC_EmitInteger, MVT::i32, 0, 
/*21991*/         OPC_EmitInteger, MVT::i32, 0, 
/*21994*/         OPC_EmitInteger, MVT::i32, 0, 
/*21997*/         OPC_EmitInteger, MVT::i32, 0, 
/*22000*/         OPC_EmitInteger, MVT::i32, 0, 
/*22003*/         OPC_EmitInteger, MVT::i32, 0, 
/*22006*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22018*/         OPC_EmitInteger, MVT::i32, 1, 
/*22021*/         OPC_EmitInteger, MVT::i32, 0, 
/*22024*/         OPC_EmitInteger, MVT::i32, 0, 
/*22027*/         OPC_EmitInteger, MVT::i32, 0, 
/*22030*/         OPC_EmitInteger, MVT::i32, 0, 
/*22033*/         OPC_EmitInteger, MVT::i32, 0, 
/*22036*/         OPC_EmitInteger, MVT::i32, 0, 
/*22039*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22051*/         OPC_EmitInteger, MVT::i32, 1, 
/*22054*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22057*/         OPC_EmitInteger, MVT::i32, 0, 
/*22060*/         OPC_EmitInteger, MVT::i32, 0, 
/*22063*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22083*/         OPC_EmitInteger, MVT::i32, 0, 
/*22086*/         OPC_EmitInteger, MVT::i32, 0, 
/*22089*/         OPC_EmitInteger, MVT::i32, 0, 
/*22092*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22104*/         OPC_EmitInteger, MVT::i32, 1, 
/*22107*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22110*/         OPC_EmitInteger, MVT::i32, 0, 
/*22113*/         OPC_EmitInteger, MVT::i32, 0, 
/*22116*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 6164:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*22143*/       /*Scope*/ 38|128,1/*166*/, /*->22311*/
/*22145*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*22147*/         OPC_EmitInteger, MVT::i32, 0, 
/*22150*/         OPC_EmitInteger, MVT::i32, 0, 
/*22153*/         OPC_EmitInteger, MVT::i32, 1, 
/*22156*/         OPC_EmitInteger, MVT::i32, 0, 
/*22159*/         OPC_EmitInteger, MVT::i32, 0, 
/*22162*/         OPC_EmitInteger, MVT::i32, 0, 
/*22165*/         OPC_EmitInteger, MVT::i32, 0, 
/*22168*/         OPC_EmitInteger, MVT::i32, 0, 
/*22171*/         OPC_EmitInteger, MVT::i32, 0, 
/*22174*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22186*/         OPC_EmitInteger, MVT::i32, 1, 
/*22189*/         OPC_EmitInteger, MVT::i32, 0, 
/*22192*/         OPC_EmitInteger, MVT::i32, 0, 
/*22195*/         OPC_EmitInteger, MVT::i32, 0, 
/*22198*/         OPC_EmitInteger, MVT::i32, 0, 
/*22201*/         OPC_EmitInteger, MVT::i32, 0, 
/*22204*/         OPC_EmitInteger, MVT::i32, 0, 
/*22207*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22219*/         OPC_EmitInteger, MVT::i32, 1, 
/*22222*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22225*/         OPC_EmitInteger, MVT::i32, 0, 
/*22228*/         OPC_EmitInteger, MVT::i32, 0, 
/*22231*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22251*/         OPC_EmitInteger, MVT::i32, 0, 
/*22254*/         OPC_EmitInteger, MVT::i32, 0, 
/*22257*/         OPC_EmitInteger, MVT::i32, 0, 
/*22260*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22272*/         OPC_EmitInteger, MVT::i32, 1, 
/*22275*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22278*/         OPC_EmitInteger, MVT::i32, 0, 
/*22281*/         OPC_EmitInteger, MVT::i32, 0, 
/*22284*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 6164:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*22311*/       /*Scope*/ 38|128,1/*166*/, /*->22479*/
/*22313*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*22315*/         OPC_EmitInteger, MVT::i32, 0, 
/*22318*/         OPC_EmitInteger, MVT::i32, 0, 
/*22321*/         OPC_EmitInteger, MVT::i32, 1, 
/*22324*/         OPC_EmitInteger, MVT::i32, 0, 
/*22327*/         OPC_EmitInteger, MVT::i32, 0, 
/*22330*/         OPC_EmitInteger, MVT::i32, 0, 
/*22333*/         OPC_EmitInteger, MVT::i32, 0, 
/*22336*/         OPC_EmitInteger, MVT::i32, 0, 
/*22339*/         OPC_EmitInteger, MVT::i32, 0, 
/*22342*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22354*/         OPC_EmitInteger, MVT::i32, 1, 
/*22357*/         OPC_EmitInteger, MVT::i32, 0, 
/*22360*/         OPC_EmitInteger, MVT::i32, 0, 
/*22363*/         OPC_EmitInteger, MVT::i32, 0, 
/*22366*/         OPC_EmitInteger, MVT::i32, 0, 
/*22369*/         OPC_EmitInteger, MVT::i32, 0, 
/*22372*/         OPC_EmitInteger, MVT::i32, 0, 
/*22375*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22387*/         OPC_EmitInteger, MVT::i32, 1, 
/*22390*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22393*/         OPC_EmitInteger, MVT::i32, 0, 
/*22396*/         OPC_EmitInteger, MVT::i32, 0, 
/*22399*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22419*/         OPC_EmitInteger, MVT::i32, 0, 
/*22422*/         OPC_EmitInteger, MVT::i32, 0, 
/*22425*/         OPC_EmitInteger, MVT::i32, 0, 
/*22428*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22440*/         OPC_EmitInteger, MVT::i32, 1, 
/*22443*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22446*/         OPC_EmitInteger, MVT::i32, 0, 
/*22449*/         OPC_EmitInteger, MVT::i32, 0, 
/*22452*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 6164:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*22479*/       /*Scope*/ 19, /*->22499*/
/*22480*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22482*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*22490*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 6164:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*22499*/       0, /*End of Scope*/
/*22500*/     /*Scope*/ 46, /*->22547*/
/*22501*/       OPC_CheckChild0Integer, 12|128,48/*6156*/, 
/*22504*/       OPC_RecordChild1, // #0 = $src0
/*22505*/       OPC_RecordChild2, // #1 = $src1
/*22506*/       OPC_RecordChild3, // #2 = $src2
/*22507*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22509*/       OPC_EmitInteger, MVT::i32, 0, 
/*22512*/       OPC_EmitInteger, MVT::i32, 0, 
/*22515*/       OPC_EmitInteger, MVT::i32, 0, 
/*22518*/       OPC_EmitInteger, MVT::i1, 0, 
/*22521*/       OPC_EmitInteger, MVT::i32, 0, 
/*22524*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*22537*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 8, 
                // Src: (intrinsic_wo_chain:f32 6156:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, 0:i32, 0:i32, ?:f32:$src0, 0:i1, 0:i32))
/*22547*/     /*Scope*/ 34|128,5/*674*/, /*->23223*/
/*22549*/       OPC_CheckChild0Integer, 43|128,49/*6315*/, 
/*22552*/       OPC_RecordChild1, // #0 = $src_x
/*22553*/       OPC_RecordChild2, // #1 = $src_y
/*22554*/       OPC_RecordChild3, // #2 = $src_w
/*22555*/       OPC_Scope, 75|128,2/*331*/, /*->22889*/ // 2 children in Scope
/*22558*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22560*/         OPC_EmitInteger, MVT::i32, 1, 
/*22563*/         OPC_EmitInteger, MVT::i32, 0, 
/*22566*/         OPC_EmitInteger, MVT::i32, 0, 
/*22569*/         OPC_EmitInteger, MVT::i32, 0, 
/*22572*/         OPC_EmitInteger, MVT::i32, 0, 
/*22575*/         OPC_EmitInteger, MVT::i32, 0, 
/*22578*/         OPC_EmitInteger, MVT::i32, 1, 
/*22581*/         OPC_EmitInteger, MVT::i32, 0, 
/*22584*/         OPC_EmitInteger, MVT::i32, 0, 
/*22587*/         OPC_EmitInteger, MVT::i32, 0, 
/*22590*/         OPC_EmitInteger, MVT::i32, 0, 
/*22593*/         OPC_EmitInteger, MVT::i32, 0, 
/*22596*/         OPC_EmitInteger, MVT::i32, 1, 
/*22599*/         OPC_EmitInteger, MVT::i32, 0, 
/*22602*/         OPC_EmitInteger, MVT::i32, 0, 
/*22605*/         OPC_EmitInteger, MVT::i32, 0, 
/*22608*/         OPC_EmitInteger, MVT::i32, 0, 
/*22611*/         OPC_EmitInteger, MVT::i32, 0, 
/*22614*/         OPC_EmitInteger, MVT::i32, 0, 
/*22617*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22629*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*22632*/         OPC_EmitInteger, MVT::i32, 0, 
/*22635*/         OPC_EmitInteger, MVT::i32, 0, 
/*22638*/         OPC_EmitInteger, MVT::i32, 0, 
/*22641*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22653*/         OPC_EmitInteger, MVT::i32, 1, 
/*22656*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22659*/         OPC_EmitInteger, MVT::i32, 0, 
/*22662*/         OPC_EmitInteger, MVT::i32, 0, 
/*22665*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*22692*/         OPC_EmitInteger, MVT::i32, 0, 
/*22695*/         OPC_EmitInteger, MVT::i32, 0, 
/*22698*/         OPC_EmitInteger, MVT::i32, 0, 
/*22701*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22713*/         OPC_EmitInteger, MVT::i32, 1, 
/*22716*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22719*/         OPC_EmitInteger, MVT::i32, 0, 
/*22722*/         OPC_EmitInteger, MVT::i32, 0, 
/*22725*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*22745*/         OPC_EmitInteger, MVT::i32, 0, 
/*22748*/         OPC_EmitInteger, MVT::i32, 0, 
/*22751*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22763*/         OPC_EmitInteger, MVT::i32, 0, 
/*22766*/         OPC_EmitInteger, MVT::i32, 0, 
/*22769*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22781*/         OPC_EmitInteger, MVT::i32, 0, 
/*22784*/         OPC_EmitInteger, MVT::i32, 0, 
/*22787*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22799*/         OPC_EmitInteger, MVT::i32, 1, 
/*22802*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22805*/         OPC_EmitInteger, MVT::i32, 0, 
/*22808*/         OPC_EmitInteger, MVT::i32, 0, 
/*22811*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*22836*/         OPC_EmitInteger, MVT::i32, 0, 
/*22839*/         OPC_EmitInteger, MVT::i32, 0, 
/*22842*/         OPC_EmitInteger, MVT::i32, 0, 
/*22845*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22857*/         OPC_EmitInteger, MVT::i32, 1, 
/*22860*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22863*/         OPC_EmitInteger, MVT::i32, 0, 
/*22866*/         OPC_EmitInteger, MVT::i32, 0, 
/*22869*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 6315:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*22889*/       /*Scope*/ 75|128,2/*331*/, /*->23222*/
/*22891*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22893*/         OPC_EmitInteger, MVT::i32, 1, 
/*22896*/         OPC_EmitInteger, MVT::i32, 0, 
/*22899*/         OPC_EmitInteger, MVT::i32, 0, 
/*22902*/         OPC_EmitInteger, MVT::i32, 0, 
/*22905*/         OPC_EmitInteger, MVT::i32, 0, 
/*22908*/         OPC_EmitInteger, MVT::i32, 0, 
/*22911*/         OPC_EmitInteger, MVT::i32, 1, 
/*22914*/         OPC_EmitInteger, MVT::i32, 0, 
/*22917*/         OPC_EmitInteger, MVT::i32, 0, 
/*22920*/         OPC_EmitInteger, MVT::i32, 0, 
/*22923*/         OPC_EmitInteger, MVT::i32, 0, 
/*22926*/         OPC_EmitInteger, MVT::i32, 0, 
/*22929*/         OPC_EmitInteger, MVT::i32, 1, 
/*22932*/         OPC_EmitInteger, MVT::i32, 0, 
/*22935*/         OPC_EmitInteger, MVT::i32, 0, 
/*22938*/         OPC_EmitInteger, MVT::i32, 0, 
/*22941*/         OPC_EmitInteger, MVT::i32, 0, 
/*22944*/         OPC_EmitInteger, MVT::i32, 0, 
/*22947*/         OPC_EmitInteger, MVT::i32, 0, 
/*22950*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22962*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*22965*/         OPC_EmitInteger, MVT::i32, 0, 
/*22968*/         OPC_EmitInteger, MVT::i32, 0, 
/*22971*/         OPC_EmitInteger, MVT::i32, 0, 
/*22974*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22986*/         OPC_EmitInteger, MVT::i32, 1, 
/*22989*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22992*/         OPC_EmitInteger, MVT::i32, 0, 
/*22995*/         OPC_EmitInteger, MVT::i32, 0, 
/*22998*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23025*/         OPC_EmitInteger, MVT::i32, 0, 
/*23028*/         OPC_EmitInteger, MVT::i32, 0, 
/*23031*/         OPC_EmitInteger, MVT::i32, 0, 
/*23034*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23046*/         OPC_EmitInteger, MVT::i32, 1, 
/*23049*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23052*/         OPC_EmitInteger, MVT::i32, 0, 
/*23055*/         OPC_EmitInteger, MVT::i32, 0, 
/*23058*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23078*/         OPC_EmitInteger, MVT::i32, 0, 
/*23081*/         OPC_EmitInteger, MVT::i32, 0, 
/*23084*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23096*/         OPC_EmitInteger, MVT::i32, 0, 
/*23099*/         OPC_EmitInteger, MVT::i32, 0, 
/*23102*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23114*/         OPC_EmitInteger, MVT::i32, 0, 
/*23117*/         OPC_EmitInteger, MVT::i32, 0, 
/*23120*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23132*/         OPC_EmitInteger, MVT::i32, 1, 
/*23135*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23138*/         OPC_EmitInteger, MVT::i32, 0, 
/*23141*/         OPC_EmitInteger, MVT::i32, 0, 
/*23144*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*23169*/         OPC_EmitInteger, MVT::i32, 0, 
/*23172*/         OPC_EmitInteger, MVT::i32, 0, 
/*23175*/         OPC_EmitInteger, MVT::i32, 0, 
/*23178*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23190*/         OPC_EmitInteger, MVT::i32, 1, 
/*23193*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23196*/         OPC_EmitInteger, MVT::i32, 0, 
/*23199*/         OPC_EmitInteger, MVT::i32, 0, 
/*23202*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 6315:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23222*/       0, /*End of Scope*/
/*23223*/     /*Scope*/ 18|128,3/*402*/, /*->23627*/
/*23225*/       OPC_CheckChild0Integer, 30|128,49/*6302*/, 
/*23228*/       OPC_RecordChild1, // #0 = $addr
/*23229*/       OPC_Scope, 68|128,1/*196*/, /*->23428*/ // 2 children in Scope
/*23232*/         OPC_CheckChild1Type, MVT::v2i32,
/*23234*/         OPC_RecordChild2, // #1 = $rsrc
/*23235*/         OPC_MoveChild, 3,
/*23237*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23240*/         OPC_Scope, 46, /*->23288*/ // 4 children in Scope
/*23242*/           OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*23244*/           OPC_MoveParent,
/*23245*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23247*/           OPC_EmitInteger, MVT::i32, 15, 
/*23250*/           OPC_EmitInteger, MVT::i1, 0, 
/*23253*/           OPC_EmitInteger, MVT::i1, 0, 
/*23256*/           OPC_EmitInteger, MVT::i1, 1, 
/*23259*/           OPC_EmitInteger, MVT::i1, 0, 
/*23262*/           OPC_EmitInteger, MVT::i1, 0, 
/*23265*/           OPC_EmitInteger, MVT::i1, 0, 
/*23268*/           OPC_EmitInteger, MVT::i1, 0, 
/*23271*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6302:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23288*/         /*Scope*/ 46, /*->23335*/
/*23289*/           OPC_CheckPredicate, 45, // Predicate_TEX_MSAA
/*23291*/           OPC_MoveParent,
/*23292*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23294*/           OPC_EmitInteger, MVT::i32, 15, 
/*23297*/           OPC_EmitInteger, MVT::i1, 0, 
/*23300*/           OPC_EmitInteger, MVT::i1, 0, 
/*23303*/           OPC_EmitInteger, MVT::i1, 0, 
/*23306*/           OPC_EmitInteger, MVT::i1, 0, 
/*23309*/           OPC_EmitInteger, MVT::i1, 0, 
/*23312*/           OPC_EmitInteger, MVT::i1, 0, 
/*23315*/           OPC_EmitInteger, MVT::i1, 0, 
/*23318*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6302:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23335*/         /*Scope*/ 46, /*->23382*/
/*23336*/           OPC_CheckPredicate, 46, // Predicate_TEX_ARRAY_MSAA
/*23338*/           OPC_MoveParent,
/*23339*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23341*/           OPC_EmitInteger, MVT::i32, 15, 
/*23344*/           OPC_EmitInteger, MVT::i1, 0, 
/*23347*/           OPC_EmitInteger, MVT::i1, 0, 
/*23350*/           OPC_EmitInteger, MVT::i1, 1, 
/*23353*/           OPC_EmitInteger, MVT::i1, 0, 
/*23356*/           OPC_EmitInteger, MVT::i1, 0, 
/*23359*/           OPC_EmitInteger, MVT::i1, 0, 
/*23362*/           OPC_EmitInteger, MVT::i1, 0, 
/*23365*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6302:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23382*/         /*Scope*/ 44, /*->23427*/
/*23383*/           OPC_MoveParent,
/*23384*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23386*/           OPC_EmitInteger, MVT::i32, 15, 
/*23389*/           OPC_EmitInteger, MVT::i1, 0, 
/*23392*/           OPC_EmitInteger, MVT::i1, 0, 
/*23395*/           OPC_EmitInteger, MVT::i1, 0, 
/*23398*/           OPC_EmitInteger, MVT::i1, 0, 
/*23401*/           OPC_EmitInteger, MVT::i1, 0, 
/*23404*/           OPC_EmitInteger, MVT::i1, 0, 
/*23407*/           OPC_EmitInteger, MVT::i1, 0, 
/*23410*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6302:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23427*/         0, /*End of Scope*/
/*23428*/       /*Scope*/ 68|128,1/*196*/, /*->23626*/
/*23430*/         OPC_CheckChild1Type, MVT::v4i32,
/*23432*/         OPC_RecordChild2, // #1 = $rsrc
/*23433*/         OPC_MoveChild, 3,
/*23435*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23438*/         OPC_Scope, 46, /*->23486*/ // 4 children in Scope
/*23440*/           OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*23442*/           OPC_MoveParent,
/*23443*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23445*/           OPC_EmitInteger, MVT::i32, 15, 
/*23448*/           OPC_EmitInteger, MVT::i1, 0, 
/*23451*/           OPC_EmitInteger, MVT::i1, 0, 
/*23454*/           OPC_EmitInteger, MVT::i1, 1, 
/*23457*/           OPC_EmitInteger, MVT::i1, 0, 
/*23460*/           OPC_EmitInteger, MVT::i1, 0, 
/*23463*/           OPC_EmitInteger, MVT::i1, 0, 
/*23466*/           OPC_EmitInteger, MVT::i1, 0, 
/*23469*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6302:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23486*/         /*Scope*/ 46, /*->23533*/
/*23487*/           OPC_CheckPredicate, 45, // Predicate_TEX_MSAA
/*23489*/           OPC_MoveParent,
/*23490*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23492*/           OPC_EmitInteger, MVT::i32, 15, 
/*23495*/           OPC_EmitInteger, MVT::i1, 0, 
/*23498*/           OPC_EmitInteger, MVT::i1, 0, 
/*23501*/           OPC_EmitInteger, MVT::i1, 0, 
/*23504*/           OPC_EmitInteger, MVT::i1, 0, 
/*23507*/           OPC_EmitInteger, MVT::i1, 0, 
/*23510*/           OPC_EmitInteger, MVT::i1, 0, 
/*23513*/           OPC_EmitInteger, MVT::i1, 0, 
/*23516*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6302:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23533*/         /*Scope*/ 46, /*->23580*/
/*23534*/           OPC_CheckPredicate, 46, // Predicate_TEX_ARRAY_MSAA
/*23536*/           OPC_MoveParent,
/*23537*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23539*/           OPC_EmitInteger, MVT::i32, 15, 
/*23542*/           OPC_EmitInteger, MVT::i1, 0, 
/*23545*/           OPC_EmitInteger, MVT::i1, 0, 
/*23548*/           OPC_EmitInteger, MVT::i1, 1, 
/*23551*/           OPC_EmitInteger, MVT::i1, 0, 
/*23554*/           OPC_EmitInteger, MVT::i1, 0, 
/*23557*/           OPC_EmitInteger, MVT::i1, 0, 
/*23560*/           OPC_EmitInteger, MVT::i1, 0, 
/*23563*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6302:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23580*/         /*Scope*/ 44, /*->23625*/
/*23581*/           OPC_MoveParent,
/*23582*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23584*/           OPC_EmitInteger, MVT::i32, 15, 
/*23587*/           OPC_EmitInteger, MVT::i1, 0, 
/*23590*/           OPC_EmitInteger, MVT::i1, 0, 
/*23593*/           OPC_EmitInteger, MVT::i1, 0, 
/*23596*/           OPC_EmitInteger, MVT::i1, 0, 
/*23599*/           OPC_EmitInteger, MVT::i1, 0, 
/*23602*/           OPC_EmitInteger, MVT::i1, 0, 
/*23605*/           OPC_EmitInteger, MVT::i1, 0, 
/*23608*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6302:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23625*/         0, /*End of Scope*/
/*23626*/       0, /*End of Scope*/
/*23627*/     /*Scope*/ 47|128,1/*175*/, /*->23804*/
/*23629*/       OPC_CheckChild0Integer, 34|128,49/*6306*/, 
/*23632*/       OPC_RecordChild1, // #0 = $mipid
/*23633*/       OPC_RecordChild2, // #1 = $rsrc
/*23634*/       OPC_MoveChild, 3,
/*23636*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23639*/       OPC_Scope, 54, /*->23695*/ // 3 children in Scope
/*23641*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*23643*/         OPC_MoveParent,
/*23644*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23646*/         OPC_EmitInteger, MVT::i32, 15, 
/*23649*/         OPC_EmitInteger, MVT::i1, 0, 
/*23652*/         OPC_EmitInteger, MVT::i1, 0, 
/*23655*/         OPC_EmitInteger, MVT::i1, 1, 
/*23658*/         OPC_EmitInteger, MVT::i1, 0, 
/*23661*/         OPC_EmitInteger, MVT::i1, 0, 
/*23664*/         OPC_EmitInteger, MVT::i1, 0, 
/*23667*/         OPC_EmitInteger, MVT::i1, 0, 
/*23670*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23678*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 6306:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23695*/       /*Scope*/ 54, /*->23750*/
/*23696*/         OPC_CheckPredicate, 46, // Predicate_TEX_ARRAY_MSAA
/*23698*/         OPC_MoveParent,
/*23699*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23701*/         OPC_EmitInteger, MVT::i32, 15, 
/*23704*/         OPC_EmitInteger, MVT::i1, 0, 
/*23707*/         OPC_EmitInteger, MVT::i1, 0, 
/*23710*/         OPC_EmitInteger, MVT::i1, 1, 
/*23713*/         OPC_EmitInteger, MVT::i1, 0, 
/*23716*/         OPC_EmitInteger, MVT::i1, 0, 
/*23719*/         OPC_EmitInteger, MVT::i1, 0, 
/*23722*/         OPC_EmitInteger, MVT::i1, 0, 
/*23725*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23733*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 6306:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23750*/       /*Scope*/ 52, /*->23803*/
/*23751*/         OPC_MoveParent,
/*23752*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23754*/         OPC_EmitInteger, MVT::i32, 15, 
/*23757*/         OPC_EmitInteger, MVT::i1, 0, 
/*23760*/         OPC_EmitInteger, MVT::i1, 0, 
/*23763*/         OPC_EmitInteger, MVT::i1, 0, 
/*23766*/         OPC_EmitInteger, MVT::i1, 0, 
/*23769*/         OPC_EmitInteger, MVT::i1, 0, 
/*23772*/         OPC_EmitInteger, MVT::i1, 0, 
/*23775*/         OPC_EmitInteger, MVT::i1, 0, 
/*23778*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23786*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 6306:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23803*/       0, /*End of Scope*/
/*23804*/     /*Scope*/ 28, /*->23833*/
/*23805*/       OPC_CheckChild0Integer, 66|128,48/*6210*/, 
/*23808*/       OPC_RecordChild1, // #0 = $ptr
/*23809*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*23810*/       OPC_MoveChild, 2,
/*23812*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23815*/       OPC_MoveParent,
/*23816*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23818*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*23821*/       OPC_EmitConvertToTarget, 1,
/*23823*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 6210:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*23833*/     /*Scope*/ 76, /*->23910*/
/*23834*/       OPC_CheckChild0Integer, 45|128,48/*6189*/, 
/*23837*/       OPC_RecordChild1, // #0 = $src0
/*23838*/       OPC_RecordChild2, // #1 = $src1
/*23839*/       OPC_RecordChild3, // #2 = $src2
/*23840*/       OPC_RecordChild4, // #3 = $resourceId
/*23841*/       OPC_MoveChild, 4,
/*23843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23846*/       OPC_MoveParent,
/*23847*/       OPC_RecordChild5, // #4 = $samplerId
/*23848*/       OPC_MoveChild, 5,
/*23850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23853*/       OPC_MoveParent,
/*23854*/       OPC_RecordChild6, // #5 = $textureTarget
/*23855*/       OPC_MoveChild, 6,
/*23857*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23860*/       OPC_Scope, 24, /*->23886*/ // 2 children in Scope
/*23862*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*23864*/         OPC_MoveParent,
/*23865*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23867*/         OPC_EmitConvertToTarget, 3,
/*23869*/         OPC_EmitConvertToTarget, 4,
/*23871*/         OPC_EmitConvertToTarget, 5,
/*23873*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 6189:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*23886*/       /*Scope*/ 22, /*->23909*/
/*23887*/         OPC_MoveParent,
/*23888*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23890*/         OPC_EmitConvertToTarget, 3,
/*23892*/         OPC_EmitConvertToTarget, 4,
/*23894*/         OPC_EmitConvertToTarget, 5,
/*23896*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 6189:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*23909*/       0, /*End of Scope*/
/*23910*/     /*Scope*/ 20, /*->23931*/
/*23911*/       OPC_CheckChild0Integer, 60|128,48/*6204*/, 
/*23914*/       OPC_RecordChild1, // #0 = $src0
/*23915*/       OPC_MoveChild, 1,
/*23917*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23920*/       OPC_MoveParent,
/*23921*/       OPC_EmitConvertToTarget, 0,
/*23923*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 6204:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*23931*/     /*Scope*/ 71|128,2/*327*/, /*->24260*/
/*23933*/       OPC_CheckChild0Integer, 13|128,48/*6157*/, 
/*23936*/       OPC_RecordChild1, // #0 = $src0
/*23937*/       OPC_Scope, 10, /*->23949*/ // 3 children in Scope
/*23939*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*23941*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 6157:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*23949*/       /*Scope*/ 10, /*->23960*/
/*23950*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23952*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 6157:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*23960*/       /*Scope*/ 41|128,2/*297*/, /*->24259*/
/*23962*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23964*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*23967*/         OPC_EmitInteger, MVT::i32, 0, 
/*23970*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*23973*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*23982*/         OPC_EmitInteger, MVT::i32, 0, 
/*23985*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*23988*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*23997*/         OPC_EmitInteger, MVT::i32, 0, 
/*24000*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24003*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*24012*/         OPC_EmitInteger, MVT::i1, 0, 
/*24015*/         OPC_EmitInteger, MVT::i32, 0, 
/*24018*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*24033*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24036*/         OPC_EmitInteger, MVT::i32, 0, 
/*24039*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24042*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 16,  // Results = #17
/*24051*/         OPC_EmitInteger, MVT::i32, 0, 
/*24054*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24057*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 19,  // Results = #20
/*24066*/         OPC_EmitInteger, MVT::i32, 0, 
/*24069*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24072*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 22,  // Results = #23
/*24081*/         OPC_EmitInteger, MVT::i1, 0, 
/*24084*/         OPC_EmitInteger, MVT::i32, 0, 
/*24087*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*24102*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24105*/         OPC_EmitInteger, MVT::i32, 0, 
/*24108*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24111*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 29,  // Results = #30
/*24120*/         OPC_EmitInteger, MVT::i32, 0, 
/*24123*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24126*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 32,  // Results = #33
/*24135*/         OPC_EmitInteger, MVT::i32, 0, 
/*24138*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24141*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 35,  // Results = #36
/*24150*/         OPC_EmitInteger, MVT::i1, 0, 
/*24153*/         OPC_EmitInteger, MVT::i32, 0, 
/*24156*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*24171*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24174*/         OPC_EmitInteger, MVT::i32, 0, 
/*24177*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24180*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 42,  // Results = #43
/*24189*/         OPC_EmitInteger, MVT::i32, 0, 
/*24192*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24195*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*24204*/         OPC_EmitInteger, MVT::i32, 0, 
/*24207*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24210*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*24219*/         OPC_EmitInteger, MVT::i1, 0, 
/*24222*/         OPC_EmitInteger, MVT::i32, 0, 
/*24225*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*24240*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*24243*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 6157:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*24259*/       0, /*End of Scope*/
/*24260*/     /*Scope*/ 95|128,2/*351*/, /*->24613*/
/*24262*/       OPC_CheckChild0Integer, 118|128,48/*6262*/, 
/*24265*/       OPC_RecordChild1, // #0 = $addr
/*24266*/       OPC_Scope, 68, /*->24336*/ // 5 children in Scope
/*24268*/         OPC_CheckChild1Type, MVT::i32,
/*24270*/         OPC_RecordChild2, // #1 = $rsrc
/*24271*/         OPC_RecordChild3, // #2 = $sampler
/*24272*/         OPC_RecordChild4, // #3 = $dmask
/*24273*/         OPC_RecordChild5, // #4 = $unorm
/*24274*/         OPC_RecordChild6, // #5 = $r128
/*24275*/         OPC_RecordChild7, // #6 = $da
/*24276*/         OPC_MoveChild, 8,
/*24278*/         OPC_RecordNode, // #7 = $glc
/*24279*/         OPC_MoveParent,
/*24280*/         OPC_MoveChild, 9,
/*24282*/         OPC_RecordNode, // #8 = $slc
/*24283*/         OPC_MoveParent,
/*24284*/         OPC_MoveChild, 10,
/*24286*/         OPC_RecordNode, // #9 = $tfe
/*24287*/         OPC_MoveParent,
/*24288*/         OPC_MoveChild, 11,
/*24290*/         OPC_RecordNode, // #10 = $lwe
/*24291*/         OPC_MoveParent,
/*24292*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24294*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24297*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24300*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24303*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24306*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24309*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24312*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24315*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6262:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24336*/       /*Scope*/ 68, /*->24405*/
/*24337*/         OPC_CheckChild1Type, MVT::v2i32,
/*24339*/         OPC_RecordChild2, // #1 = $rsrc
/*24340*/         OPC_RecordChild3, // #2 = $sampler
/*24341*/         OPC_RecordChild4, // #3 = $dmask
/*24342*/         OPC_RecordChild5, // #4 = $unorm
/*24343*/         OPC_RecordChild6, // #5 = $r128
/*24344*/         OPC_RecordChild7, // #6 = $da
/*24345*/         OPC_MoveChild, 8,
/*24347*/         OPC_RecordNode, // #7 = $glc
/*24348*/         OPC_MoveParent,
/*24349*/         OPC_MoveChild, 9,
/*24351*/         OPC_RecordNode, // #8 = $slc
/*24352*/         OPC_MoveParent,
/*24353*/         OPC_MoveChild, 10,
/*24355*/         OPC_RecordNode, // #9 = $tfe
/*24356*/         OPC_MoveParent,
/*24357*/         OPC_MoveChild, 11,
/*24359*/         OPC_RecordNode, // #10 = $lwe
/*24360*/         OPC_MoveParent,
/*24361*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24363*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24366*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24369*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24372*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24375*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24378*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24381*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24384*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24387*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6262:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24405*/       /*Scope*/ 68, /*->24474*/
/*24406*/         OPC_CheckChild1Type, MVT::v4i32,
/*24408*/         OPC_RecordChild2, // #1 = $rsrc
/*24409*/         OPC_RecordChild3, // #2 = $sampler
/*24410*/         OPC_RecordChild4, // #3 = $dmask
/*24411*/         OPC_RecordChild5, // #4 = $unorm
/*24412*/         OPC_RecordChild6, // #5 = $r128
/*24413*/         OPC_RecordChild7, // #6 = $da
/*24414*/         OPC_MoveChild, 8,
/*24416*/         OPC_RecordNode, // #7 = $glc
/*24417*/         OPC_MoveParent,
/*24418*/         OPC_MoveChild, 9,
/*24420*/         OPC_RecordNode, // #8 = $slc
/*24421*/         OPC_MoveParent,
/*24422*/         OPC_MoveChild, 10,
/*24424*/         OPC_RecordNode, // #9 = $tfe
/*24425*/         OPC_MoveParent,
/*24426*/         OPC_MoveChild, 11,
/*24428*/         OPC_RecordNode, // #10 = $lwe
/*24429*/         OPC_MoveParent,
/*24430*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24432*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24435*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24438*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24441*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24444*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24447*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24450*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24453*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24456*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6262:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24474*/       /*Scope*/ 68, /*->24543*/
/*24475*/         OPC_CheckChild1Type, MVT::v8i32,
/*24477*/         OPC_RecordChild2, // #1 = $rsrc
/*24478*/         OPC_RecordChild3, // #2 = $sampler
/*24479*/         OPC_RecordChild4, // #3 = $dmask
/*24480*/         OPC_RecordChild5, // #4 = $unorm
/*24481*/         OPC_RecordChild6, // #5 = $r128
/*24482*/         OPC_RecordChild7, // #6 = $da
/*24483*/         OPC_MoveChild, 8,
/*24485*/         OPC_RecordNode, // #7 = $glc
/*24486*/         OPC_MoveParent,
/*24487*/         OPC_MoveChild, 9,
/*24489*/         OPC_RecordNode, // #8 = $slc
/*24490*/         OPC_MoveParent,
/*24491*/         OPC_MoveChild, 10,
/*24493*/         OPC_RecordNode, // #9 = $tfe
/*24494*/         OPC_MoveParent,
/*24495*/         OPC_MoveChild, 11,
/*24497*/         OPC_RecordNode, // #10 = $lwe
/*24498*/         OPC_MoveParent,
/*24499*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24501*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24504*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24507*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24510*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24513*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24516*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24519*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24522*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24525*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6262:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24543*/       /*Scope*/ 68, /*->24612*/
/*24544*/         OPC_CheckChild1Type, MVT::v16i32,
/*24546*/         OPC_RecordChild2, // #1 = $rsrc
/*24547*/         OPC_RecordChild3, // #2 = $sampler
/*24548*/         OPC_RecordChild4, // #3 = $dmask
/*24549*/         OPC_RecordChild5, // #4 = $unorm
/*24550*/         OPC_RecordChild6, // #5 = $r128
/*24551*/         OPC_RecordChild7, // #6 = $da
/*24552*/         OPC_MoveChild, 8,
/*24554*/         OPC_RecordNode, // #7 = $glc
/*24555*/         OPC_MoveParent,
/*24556*/         OPC_MoveChild, 9,
/*24558*/         OPC_RecordNode, // #8 = $slc
/*24559*/         OPC_MoveParent,
/*24560*/         OPC_MoveChild, 10,
/*24562*/         OPC_RecordNode, // #9 = $tfe
/*24563*/         OPC_MoveParent,
/*24564*/         OPC_MoveChild, 11,
/*24566*/         OPC_RecordNode, // #10 = $lwe
/*24567*/         OPC_MoveParent,
/*24568*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24570*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24573*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24576*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24579*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24582*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24585*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24588*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24591*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24594*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6262:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24612*/       0, /*End of Scope*/
/*24613*/     /*Scope*/ 95|128,2/*351*/, /*->24966*/
/*24615*/       OPC_CheckChild0Integer, 19|128,49/*6291*/, 
/*24618*/       OPC_RecordChild1, // #0 = $addr
/*24619*/       OPC_Scope, 68, /*->24689*/ // 5 children in Scope
/*24621*/         OPC_CheckChild1Type, MVT::i32,
/*24623*/         OPC_RecordChild2, // #1 = $rsrc
/*24624*/         OPC_RecordChild3, // #2 = $sampler
/*24625*/         OPC_RecordChild4, // #3 = $dmask
/*24626*/         OPC_RecordChild5, // #4 = $unorm
/*24627*/         OPC_RecordChild6, // #5 = $r128
/*24628*/         OPC_RecordChild7, // #6 = $da
/*24629*/         OPC_MoveChild, 8,
/*24631*/         OPC_RecordNode, // #7 = $glc
/*24632*/         OPC_MoveParent,
/*24633*/         OPC_MoveChild, 9,
/*24635*/         OPC_RecordNode, // #8 = $slc
/*24636*/         OPC_MoveParent,
/*24637*/         OPC_MoveChild, 10,
/*24639*/         OPC_RecordNode, // #9 = $tfe
/*24640*/         OPC_MoveParent,
/*24641*/         OPC_MoveChild, 11,
/*24643*/         OPC_RecordNode, // #10 = $lwe
/*24644*/         OPC_MoveParent,
/*24645*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24647*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24650*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24653*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24656*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24659*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24662*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24665*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24668*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24671*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6291:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24689*/       /*Scope*/ 68, /*->24758*/
/*24690*/         OPC_CheckChild1Type, MVT::v2i32,
/*24692*/         OPC_RecordChild2, // #1 = $rsrc
/*24693*/         OPC_RecordChild3, // #2 = $sampler
/*24694*/         OPC_RecordChild4, // #3 = $dmask
/*24695*/         OPC_RecordChild5, // #4 = $unorm
/*24696*/         OPC_RecordChild6, // #5 = $r128
/*24697*/         OPC_RecordChild7, // #6 = $da
/*24698*/         OPC_MoveChild, 8,
/*24700*/         OPC_RecordNode, // #7 = $glc
/*24701*/         OPC_MoveParent,
/*24702*/         OPC_MoveChild, 9,
/*24704*/         OPC_RecordNode, // #8 = $slc
/*24705*/         OPC_MoveParent,
/*24706*/         OPC_MoveChild, 10,
/*24708*/         OPC_RecordNode, // #9 = $tfe
/*24709*/         OPC_MoveParent,
/*24710*/         OPC_MoveChild, 11,
/*24712*/         OPC_RecordNode, // #10 = $lwe
/*24713*/         OPC_MoveParent,
/*24714*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24716*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24719*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24722*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24725*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24728*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24731*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24734*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24737*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24740*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6291:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24758*/       /*Scope*/ 68, /*->24827*/
/*24759*/         OPC_CheckChild1Type, MVT::v4i32,
/*24761*/         OPC_RecordChild2, // #1 = $rsrc
/*24762*/         OPC_RecordChild3, // #2 = $sampler
/*24763*/         OPC_RecordChild4, // #3 = $dmask
/*24764*/         OPC_RecordChild5, // #4 = $unorm
/*24765*/         OPC_RecordChild6, // #5 = $r128
/*24766*/         OPC_RecordChild7, // #6 = $da
/*24767*/         OPC_MoveChild, 8,
/*24769*/         OPC_RecordNode, // #7 = $glc
/*24770*/         OPC_MoveParent,
/*24771*/         OPC_MoveChild, 9,
/*24773*/         OPC_RecordNode, // #8 = $slc
/*24774*/         OPC_MoveParent,
/*24775*/         OPC_MoveChild, 10,
/*24777*/         OPC_RecordNode, // #9 = $tfe
/*24778*/         OPC_MoveParent,
/*24779*/         OPC_MoveChild, 11,
/*24781*/         OPC_RecordNode, // #10 = $lwe
/*24782*/         OPC_MoveParent,
/*24783*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24785*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24788*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24791*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24794*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24797*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24800*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24803*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24806*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24809*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6291:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24827*/       /*Scope*/ 68, /*->24896*/
/*24828*/         OPC_CheckChild1Type, MVT::v8i32,
/*24830*/         OPC_RecordChild2, // #1 = $rsrc
/*24831*/         OPC_RecordChild3, // #2 = $sampler
/*24832*/         OPC_RecordChild4, // #3 = $dmask
/*24833*/         OPC_RecordChild5, // #4 = $unorm
/*24834*/         OPC_RecordChild6, // #5 = $r128
/*24835*/         OPC_RecordChild7, // #6 = $da
/*24836*/         OPC_MoveChild, 8,
/*24838*/         OPC_RecordNode, // #7 = $glc
/*24839*/         OPC_MoveParent,
/*24840*/         OPC_MoveChild, 9,
/*24842*/         OPC_RecordNode, // #8 = $slc
/*24843*/         OPC_MoveParent,
/*24844*/         OPC_MoveChild, 10,
/*24846*/         OPC_RecordNode, // #9 = $tfe
/*24847*/         OPC_MoveParent,
/*24848*/         OPC_MoveChild, 11,
/*24850*/         OPC_RecordNode, // #10 = $lwe
/*24851*/         OPC_MoveParent,
/*24852*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24854*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24857*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24860*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24863*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24866*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24869*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24872*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24875*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24878*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6291:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24896*/       /*Scope*/ 68, /*->24965*/
/*24897*/         OPC_CheckChild1Type, MVT::v16i32,
/*24899*/         OPC_RecordChild2, // #1 = $rsrc
/*24900*/         OPC_RecordChild3, // #2 = $sampler
/*24901*/         OPC_RecordChild4, // #3 = $dmask
/*24902*/         OPC_RecordChild5, // #4 = $unorm
/*24903*/         OPC_RecordChild6, // #5 = $r128
/*24904*/         OPC_RecordChild7, // #6 = $da
/*24905*/         OPC_MoveChild, 8,
/*24907*/         OPC_RecordNode, // #7 = $glc
/*24908*/         OPC_MoveParent,
/*24909*/         OPC_MoveChild, 9,
/*24911*/         OPC_RecordNode, // #8 = $slc
/*24912*/         OPC_MoveParent,
/*24913*/         OPC_MoveChild, 10,
/*24915*/         OPC_RecordNode, // #9 = $tfe
/*24916*/         OPC_MoveParent,
/*24917*/         OPC_MoveChild, 11,
/*24919*/         OPC_RecordNode, // #10 = $lwe
/*24920*/         OPC_MoveParent,
/*24921*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24923*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24926*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24929*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24932*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24935*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24938*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24941*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24944*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24947*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6291:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24965*/       0, /*End of Scope*/
/*24966*/     /*Scope*/ 95|128,2/*351*/, /*->25319*/
/*24968*/       OPC_CheckChild0Integer, 21|128,49/*6293*/, 
/*24971*/       OPC_RecordChild1, // #0 = $addr
/*24972*/       OPC_Scope, 68, /*->25042*/ // 5 children in Scope
/*24974*/         OPC_CheckChild1Type, MVT::i32,
/*24976*/         OPC_RecordChild2, // #1 = $rsrc
/*24977*/         OPC_RecordChild3, // #2 = $sampler
/*24978*/         OPC_RecordChild4, // #3 = $dmask
/*24979*/         OPC_RecordChild5, // #4 = $unorm
/*24980*/         OPC_RecordChild6, // #5 = $r128
/*24981*/         OPC_RecordChild7, // #6 = $da
/*24982*/         OPC_MoveChild, 8,
/*24984*/         OPC_RecordNode, // #7 = $glc
/*24985*/         OPC_MoveParent,
/*24986*/         OPC_MoveChild, 9,
/*24988*/         OPC_RecordNode, // #8 = $slc
/*24989*/         OPC_MoveParent,
/*24990*/         OPC_MoveChild, 10,
/*24992*/         OPC_RecordNode, // #9 = $tfe
/*24993*/         OPC_MoveParent,
/*24994*/         OPC_MoveChild, 11,
/*24996*/         OPC_RecordNode, // #10 = $lwe
/*24997*/         OPC_MoveParent,
/*24998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25000*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25003*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25006*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25009*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25012*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25015*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25018*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25021*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25024*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6293:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25042*/       /*Scope*/ 68, /*->25111*/
/*25043*/         OPC_CheckChild1Type, MVT::v2i32,
/*25045*/         OPC_RecordChild2, // #1 = $rsrc
/*25046*/         OPC_RecordChild3, // #2 = $sampler
/*25047*/         OPC_RecordChild4, // #3 = $dmask
/*25048*/         OPC_RecordChild5, // #4 = $unorm
/*25049*/         OPC_RecordChild6, // #5 = $r128
/*25050*/         OPC_RecordChild7, // #6 = $da
/*25051*/         OPC_MoveChild, 8,
/*25053*/         OPC_RecordNode, // #7 = $glc
/*25054*/         OPC_MoveParent,
/*25055*/         OPC_MoveChild, 9,
/*25057*/         OPC_RecordNode, // #8 = $slc
/*25058*/         OPC_MoveParent,
/*25059*/         OPC_MoveChild, 10,
/*25061*/         OPC_RecordNode, // #9 = $tfe
/*25062*/         OPC_MoveParent,
/*25063*/         OPC_MoveChild, 11,
/*25065*/         OPC_RecordNode, // #10 = $lwe
/*25066*/         OPC_MoveParent,
/*25067*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25069*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25072*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25075*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25078*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25081*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25084*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25087*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25090*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25093*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6293:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25111*/       /*Scope*/ 68, /*->25180*/
/*25112*/         OPC_CheckChild1Type, MVT::v4i32,
/*25114*/         OPC_RecordChild2, // #1 = $rsrc
/*25115*/         OPC_RecordChild3, // #2 = $sampler
/*25116*/         OPC_RecordChild4, // #3 = $dmask
/*25117*/         OPC_RecordChild5, // #4 = $unorm
/*25118*/         OPC_RecordChild6, // #5 = $r128
/*25119*/         OPC_RecordChild7, // #6 = $da
/*25120*/         OPC_MoveChild, 8,
/*25122*/         OPC_RecordNode, // #7 = $glc
/*25123*/         OPC_MoveParent,
/*25124*/         OPC_MoveChild, 9,
/*25126*/         OPC_RecordNode, // #8 = $slc
/*25127*/         OPC_MoveParent,
/*25128*/         OPC_MoveChild, 10,
/*25130*/         OPC_RecordNode, // #9 = $tfe
/*25131*/         OPC_MoveParent,
/*25132*/         OPC_MoveChild, 11,
/*25134*/         OPC_RecordNode, // #10 = $lwe
/*25135*/         OPC_MoveParent,
/*25136*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25138*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25141*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25144*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25147*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25150*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25153*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25156*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25159*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25162*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6293:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25180*/       /*Scope*/ 68, /*->25249*/
/*25181*/         OPC_CheckChild1Type, MVT::v8i32,
/*25183*/         OPC_RecordChild2, // #1 = $rsrc
/*25184*/         OPC_RecordChild3, // #2 = $sampler
/*25185*/         OPC_RecordChild4, // #3 = $dmask
/*25186*/         OPC_RecordChild5, // #4 = $unorm
/*25187*/         OPC_RecordChild6, // #5 = $r128
/*25188*/         OPC_RecordChild7, // #6 = $da
/*25189*/         OPC_MoveChild, 8,
/*25191*/         OPC_RecordNode, // #7 = $glc
/*25192*/         OPC_MoveParent,
/*25193*/         OPC_MoveChild, 9,
/*25195*/         OPC_RecordNode, // #8 = $slc
/*25196*/         OPC_MoveParent,
/*25197*/         OPC_MoveChild, 10,
/*25199*/         OPC_RecordNode, // #9 = $tfe
/*25200*/         OPC_MoveParent,
/*25201*/         OPC_MoveChild, 11,
/*25203*/         OPC_RecordNode, // #10 = $lwe
/*25204*/         OPC_MoveParent,
/*25205*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25207*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25210*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25213*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25216*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25219*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25222*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25225*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25228*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25231*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6293:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25249*/       /*Scope*/ 68, /*->25318*/
/*25250*/         OPC_CheckChild1Type, MVT::v16i32,
/*25252*/         OPC_RecordChild2, // #1 = $rsrc
/*25253*/         OPC_RecordChild3, // #2 = $sampler
/*25254*/         OPC_RecordChild4, // #3 = $dmask
/*25255*/         OPC_RecordChild5, // #4 = $unorm
/*25256*/         OPC_RecordChild6, // #5 = $r128
/*25257*/         OPC_RecordChild7, // #6 = $da
/*25258*/         OPC_MoveChild, 8,
/*25260*/         OPC_RecordNode, // #7 = $glc
/*25261*/         OPC_MoveParent,
/*25262*/         OPC_MoveChild, 9,
/*25264*/         OPC_RecordNode, // #8 = $slc
/*25265*/         OPC_MoveParent,
/*25266*/         OPC_MoveChild, 10,
/*25268*/         OPC_RecordNode, // #9 = $tfe
/*25269*/         OPC_MoveParent,
/*25270*/         OPC_MoveChild, 11,
/*25272*/         OPC_RecordNode, // #10 = $lwe
/*25273*/         OPC_MoveParent,
/*25274*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25276*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25279*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25282*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25285*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25288*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25291*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25294*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25297*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25300*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6293:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25318*/       0, /*End of Scope*/
/*25319*/     /*Scope*/ 95|128,2/*351*/, /*->25672*/
/*25321*/       OPC_CheckChild0Integer, 22|128,49/*6294*/, 
/*25324*/       OPC_RecordChild1, // #0 = $addr
/*25325*/       OPC_Scope, 68, /*->25395*/ // 5 children in Scope
/*25327*/         OPC_CheckChild1Type, MVT::i32,
/*25329*/         OPC_RecordChild2, // #1 = $rsrc
/*25330*/         OPC_RecordChild3, // #2 = $sampler
/*25331*/         OPC_RecordChild4, // #3 = $dmask
/*25332*/         OPC_RecordChild5, // #4 = $unorm
/*25333*/         OPC_RecordChild6, // #5 = $r128
/*25334*/         OPC_RecordChild7, // #6 = $da
/*25335*/         OPC_MoveChild, 8,
/*25337*/         OPC_RecordNode, // #7 = $glc
/*25338*/         OPC_MoveParent,
/*25339*/         OPC_MoveChild, 9,
/*25341*/         OPC_RecordNode, // #8 = $slc
/*25342*/         OPC_MoveParent,
/*25343*/         OPC_MoveChild, 10,
/*25345*/         OPC_RecordNode, // #9 = $tfe
/*25346*/         OPC_MoveParent,
/*25347*/         OPC_MoveChild, 11,
/*25349*/         OPC_RecordNode, // #10 = $lwe
/*25350*/         OPC_MoveParent,
/*25351*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25353*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25356*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25359*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25362*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25365*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25368*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25371*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25374*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25377*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6294:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25395*/       /*Scope*/ 68, /*->25464*/
/*25396*/         OPC_CheckChild1Type, MVT::v2i32,
/*25398*/         OPC_RecordChild2, // #1 = $rsrc
/*25399*/         OPC_RecordChild3, // #2 = $sampler
/*25400*/         OPC_RecordChild4, // #3 = $dmask
/*25401*/         OPC_RecordChild5, // #4 = $unorm
/*25402*/         OPC_RecordChild6, // #5 = $r128
/*25403*/         OPC_RecordChild7, // #6 = $da
/*25404*/         OPC_MoveChild, 8,
/*25406*/         OPC_RecordNode, // #7 = $glc
/*25407*/         OPC_MoveParent,
/*25408*/         OPC_MoveChild, 9,
/*25410*/         OPC_RecordNode, // #8 = $slc
/*25411*/         OPC_MoveParent,
/*25412*/         OPC_MoveChild, 10,
/*25414*/         OPC_RecordNode, // #9 = $tfe
/*25415*/         OPC_MoveParent,
/*25416*/         OPC_MoveChild, 11,
/*25418*/         OPC_RecordNode, // #10 = $lwe
/*25419*/         OPC_MoveParent,
/*25420*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25422*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25425*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25428*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25431*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25434*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25437*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25440*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25443*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25446*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6294:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25464*/       /*Scope*/ 68, /*->25533*/
/*25465*/         OPC_CheckChild1Type, MVT::v4i32,
/*25467*/         OPC_RecordChild2, // #1 = $rsrc
/*25468*/         OPC_RecordChild3, // #2 = $sampler
/*25469*/         OPC_RecordChild4, // #3 = $dmask
/*25470*/         OPC_RecordChild5, // #4 = $unorm
/*25471*/         OPC_RecordChild6, // #5 = $r128
/*25472*/         OPC_RecordChild7, // #6 = $da
/*25473*/         OPC_MoveChild, 8,
/*25475*/         OPC_RecordNode, // #7 = $glc
/*25476*/         OPC_MoveParent,
/*25477*/         OPC_MoveChild, 9,
/*25479*/         OPC_RecordNode, // #8 = $slc
/*25480*/         OPC_MoveParent,
/*25481*/         OPC_MoveChild, 10,
/*25483*/         OPC_RecordNode, // #9 = $tfe
/*25484*/         OPC_MoveParent,
/*25485*/         OPC_MoveChild, 11,
/*25487*/         OPC_RecordNode, // #10 = $lwe
/*25488*/         OPC_MoveParent,
/*25489*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25491*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25494*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25497*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25500*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25503*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25506*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25509*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25512*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25515*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6294:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25533*/       /*Scope*/ 68, /*->25602*/
/*25534*/         OPC_CheckChild1Type, MVT::v8i32,
/*25536*/         OPC_RecordChild2, // #1 = $rsrc
/*25537*/         OPC_RecordChild3, // #2 = $sampler
/*25538*/         OPC_RecordChild4, // #3 = $dmask
/*25539*/         OPC_RecordChild5, // #4 = $unorm
/*25540*/         OPC_RecordChild6, // #5 = $r128
/*25541*/         OPC_RecordChild7, // #6 = $da
/*25542*/         OPC_MoveChild, 8,
/*25544*/         OPC_RecordNode, // #7 = $glc
/*25545*/         OPC_MoveParent,
/*25546*/         OPC_MoveChild, 9,
/*25548*/         OPC_RecordNode, // #8 = $slc
/*25549*/         OPC_MoveParent,
/*25550*/         OPC_MoveChild, 10,
/*25552*/         OPC_RecordNode, // #9 = $tfe
/*25553*/         OPC_MoveParent,
/*25554*/         OPC_MoveChild, 11,
/*25556*/         OPC_RecordNode, // #10 = $lwe
/*25557*/         OPC_MoveParent,
/*25558*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25560*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25563*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25566*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25569*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25572*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25575*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25578*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25581*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25584*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6294:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25602*/       /*Scope*/ 68, /*->25671*/
/*25603*/         OPC_CheckChild1Type, MVT::v16i32,
/*25605*/         OPC_RecordChild2, // #1 = $rsrc
/*25606*/         OPC_RecordChild3, // #2 = $sampler
/*25607*/         OPC_RecordChild4, // #3 = $dmask
/*25608*/         OPC_RecordChild5, // #4 = $unorm
/*25609*/         OPC_RecordChild6, // #5 = $r128
/*25610*/         OPC_RecordChild7, // #6 = $da
/*25611*/         OPC_MoveChild, 8,
/*25613*/         OPC_RecordNode, // #7 = $glc
/*25614*/         OPC_MoveParent,
/*25615*/         OPC_MoveChild, 9,
/*25617*/         OPC_RecordNode, // #8 = $slc
/*25618*/         OPC_MoveParent,
/*25619*/         OPC_MoveChild, 10,
/*25621*/         OPC_RecordNode, // #9 = $tfe
/*25622*/         OPC_MoveParent,
/*25623*/         OPC_MoveChild, 11,
/*25625*/         OPC_RecordNode, // #10 = $lwe
/*25626*/         OPC_MoveParent,
/*25627*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25629*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25632*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25635*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25638*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25641*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25644*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25647*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25650*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6294:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25671*/       0, /*End of Scope*/
/*25672*/     /*Scope*/ 95|128,2/*351*/, /*->26025*/
/*25674*/       OPC_CheckChild0Integer, 25|128,49/*6297*/, 
/*25677*/       OPC_RecordChild1, // #0 = $addr
/*25678*/       OPC_Scope, 68, /*->25748*/ // 5 children in Scope
/*25680*/         OPC_CheckChild1Type, MVT::i32,
/*25682*/         OPC_RecordChild2, // #1 = $rsrc
/*25683*/         OPC_RecordChild3, // #2 = $sampler
/*25684*/         OPC_RecordChild4, // #3 = $dmask
/*25685*/         OPC_RecordChild5, // #4 = $unorm
/*25686*/         OPC_RecordChild6, // #5 = $r128
/*25687*/         OPC_RecordChild7, // #6 = $da
/*25688*/         OPC_MoveChild, 8,
/*25690*/         OPC_RecordNode, // #7 = $glc
/*25691*/         OPC_MoveParent,
/*25692*/         OPC_MoveChild, 9,
/*25694*/         OPC_RecordNode, // #8 = $slc
/*25695*/         OPC_MoveParent,
/*25696*/         OPC_MoveChild, 10,
/*25698*/         OPC_RecordNode, // #9 = $tfe
/*25699*/         OPC_MoveParent,
/*25700*/         OPC_MoveChild, 11,
/*25702*/         OPC_RecordNode, // #10 = $lwe
/*25703*/         OPC_MoveParent,
/*25704*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25706*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25709*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25712*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25715*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25718*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25721*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25724*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25727*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25730*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6297:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25748*/       /*Scope*/ 68, /*->25817*/
/*25749*/         OPC_CheckChild1Type, MVT::v2i32,
/*25751*/         OPC_RecordChild2, // #1 = $rsrc
/*25752*/         OPC_RecordChild3, // #2 = $sampler
/*25753*/         OPC_RecordChild4, // #3 = $dmask
/*25754*/         OPC_RecordChild5, // #4 = $unorm
/*25755*/         OPC_RecordChild6, // #5 = $r128
/*25756*/         OPC_RecordChild7, // #6 = $da
/*25757*/         OPC_MoveChild, 8,
/*25759*/         OPC_RecordNode, // #7 = $glc
/*25760*/         OPC_MoveParent,
/*25761*/         OPC_MoveChild, 9,
/*25763*/         OPC_RecordNode, // #8 = $slc
/*25764*/         OPC_MoveParent,
/*25765*/         OPC_MoveChild, 10,
/*25767*/         OPC_RecordNode, // #9 = $tfe
/*25768*/         OPC_MoveParent,
/*25769*/         OPC_MoveChild, 11,
/*25771*/         OPC_RecordNode, // #10 = $lwe
/*25772*/         OPC_MoveParent,
/*25773*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25775*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25778*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25781*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25784*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25787*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25790*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25793*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25796*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25799*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6297:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25817*/       /*Scope*/ 68, /*->25886*/
/*25818*/         OPC_CheckChild1Type, MVT::v4i32,
/*25820*/         OPC_RecordChild2, // #1 = $rsrc
/*25821*/         OPC_RecordChild3, // #2 = $sampler
/*25822*/         OPC_RecordChild4, // #3 = $dmask
/*25823*/         OPC_RecordChild5, // #4 = $unorm
/*25824*/         OPC_RecordChild6, // #5 = $r128
/*25825*/         OPC_RecordChild7, // #6 = $da
/*25826*/         OPC_MoveChild, 8,
/*25828*/         OPC_RecordNode, // #7 = $glc
/*25829*/         OPC_MoveParent,
/*25830*/         OPC_MoveChild, 9,
/*25832*/         OPC_RecordNode, // #8 = $slc
/*25833*/         OPC_MoveParent,
/*25834*/         OPC_MoveChild, 10,
/*25836*/         OPC_RecordNode, // #9 = $tfe
/*25837*/         OPC_MoveParent,
/*25838*/         OPC_MoveChild, 11,
/*25840*/         OPC_RecordNode, // #10 = $lwe
/*25841*/         OPC_MoveParent,
/*25842*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25844*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25847*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25850*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25853*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25856*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25859*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25862*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25865*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25868*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6297:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25886*/       /*Scope*/ 68, /*->25955*/
/*25887*/         OPC_CheckChild1Type, MVT::v8i32,
/*25889*/         OPC_RecordChild2, // #1 = $rsrc
/*25890*/         OPC_RecordChild3, // #2 = $sampler
/*25891*/         OPC_RecordChild4, // #3 = $dmask
/*25892*/         OPC_RecordChild5, // #4 = $unorm
/*25893*/         OPC_RecordChild6, // #5 = $r128
/*25894*/         OPC_RecordChild7, // #6 = $da
/*25895*/         OPC_MoveChild, 8,
/*25897*/         OPC_RecordNode, // #7 = $glc
/*25898*/         OPC_MoveParent,
/*25899*/         OPC_MoveChild, 9,
/*25901*/         OPC_RecordNode, // #8 = $slc
/*25902*/         OPC_MoveParent,
/*25903*/         OPC_MoveChild, 10,
/*25905*/         OPC_RecordNode, // #9 = $tfe
/*25906*/         OPC_MoveParent,
/*25907*/         OPC_MoveChild, 11,
/*25909*/         OPC_RecordNode, // #10 = $lwe
/*25910*/         OPC_MoveParent,
/*25911*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25913*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25916*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25919*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25922*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25925*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25928*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25931*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25934*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6297:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25955*/       /*Scope*/ 68, /*->26024*/
/*25956*/         OPC_CheckChild1Type, MVT::v16i32,
/*25958*/         OPC_RecordChild2, // #1 = $rsrc
/*25959*/         OPC_RecordChild3, // #2 = $sampler
/*25960*/         OPC_RecordChild4, // #3 = $dmask
/*25961*/         OPC_RecordChild5, // #4 = $unorm
/*25962*/         OPC_RecordChild6, // #5 = $r128
/*25963*/         OPC_RecordChild7, // #6 = $da
/*25964*/         OPC_MoveChild, 8,
/*25966*/         OPC_RecordNode, // #7 = $glc
/*25967*/         OPC_MoveParent,
/*25968*/         OPC_MoveChild, 9,
/*25970*/         OPC_RecordNode, // #8 = $slc
/*25971*/         OPC_MoveParent,
/*25972*/         OPC_MoveChild, 10,
/*25974*/         OPC_RecordNode, // #9 = $tfe
/*25975*/         OPC_MoveParent,
/*25976*/         OPC_MoveChild, 11,
/*25978*/         OPC_RecordNode, // #10 = $lwe
/*25979*/         OPC_MoveParent,
/*25980*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25982*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25985*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25988*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25991*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25994*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25997*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26000*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26003*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6297:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26024*/       0, /*End of Scope*/
/*26025*/     /*Scope*/ 95|128,2/*351*/, /*->26378*/
/*26027*/       OPC_CheckChild0Integer, 119|128,48/*6263*/, 
/*26030*/       OPC_RecordChild1, // #0 = $addr
/*26031*/       OPC_Scope, 68, /*->26101*/ // 5 children in Scope
/*26033*/         OPC_CheckChild1Type, MVT::i32,
/*26035*/         OPC_RecordChild2, // #1 = $rsrc
/*26036*/         OPC_RecordChild3, // #2 = $sampler
/*26037*/         OPC_RecordChild4, // #3 = $dmask
/*26038*/         OPC_RecordChild5, // #4 = $unorm
/*26039*/         OPC_RecordChild6, // #5 = $r128
/*26040*/         OPC_RecordChild7, // #6 = $da
/*26041*/         OPC_MoveChild, 8,
/*26043*/         OPC_RecordNode, // #7 = $glc
/*26044*/         OPC_MoveParent,
/*26045*/         OPC_MoveChild, 9,
/*26047*/         OPC_RecordNode, // #8 = $slc
/*26048*/         OPC_MoveParent,
/*26049*/         OPC_MoveChild, 10,
/*26051*/         OPC_RecordNode, // #9 = $tfe
/*26052*/         OPC_MoveParent,
/*26053*/         OPC_MoveChild, 11,
/*26055*/         OPC_RecordNode, // #10 = $lwe
/*26056*/         OPC_MoveParent,
/*26057*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26059*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26062*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26065*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26068*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26071*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26074*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26077*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26080*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26083*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6263:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26101*/       /*Scope*/ 68, /*->26170*/
/*26102*/         OPC_CheckChild1Type, MVT::v2i32,
/*26104*/         OPC_RecordChild2, // #1 = $rsrc
/*26105*/         OPC_RecordChild3, // #2 = $sampler
/*26106*/         OPC_RecordChild4, // #3 = $dmask
/*26107*/         OPC_RecordChild5, // #4 = $unorm
/*26108*/         OPC_RecordChild6, // #5 = $r128
/*26109*/         OPC_RecordChild7, // #6 = $da
/*26110*/         OPC_MoveChild, 8,
/*26112*/         OPC_RecordNode, // #7 = $glc
/*26113*/         OPC_MoveParent,
/*26114*/         OPC_MoveChild, 9,
/*26116*/         OPC_RecordNode, // #8 = $slc
/*26117*/         OPC_MoveParent,
/*26118*/         OPC_MoveChild, 10,
/*26120*/         OPC_RecordNode, // #9 = $tfe
/*26121*/         OPC_MoveParent,
/*26122*/         OPC_MoveChild, 11,
/*26124*/         OPC_RecordNode, // #10 = $lwe
/*26125*/         OPC_MoveParent,
/*26126*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26128*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26131*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26134*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26137*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26140*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26143*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26146*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26149*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26152*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6263:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26170*/       /*Scope*/ 68, /*->26239*/
/*26171*/         OPC_CheckChild1Type, MVT::v4i32,
/*26173*/         OPC_RecordChild2, // #1 = $rsrc
/*26174*/         OPC_RecordChild3, // #2 = $sampler
/*26175*/         OPC_RecordChild4, // #3 = $dmask
/*26176*/         OPC_RecordChild5, // #4 = $unorm
/*26177*/         OPC_RecordChild6, // #5 = $r128
/*26178*/         OPC_RecordChild7, // #6 = $da
/*26179*/         OPC_MoveChild, 8,
/*26181*/         OPC_RecordNode, // #7 = $glc
/*26182*/         OPC_MoveParent,
/*26183*/         OPC_MoveChild, 9,
/*26185*/         OPC_RecordNode, // #8 = $slc
/*26186*/         OPC_MoveParent,
/*26187*/         OPC_MoveChild, 10,
/*26189*/         OPC_RecordNode, // #9 = $tfe
/*26190*/         OPC_MoveParent,
/*26191*/         OPC_MoveChild, 11,
/*26193*/         OPC_RecordNode, // #10 = $lwe
/*26194*/         OPC_MoveParent,
/*26195*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26197*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26200*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26203*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26206*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26209*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26212*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26215*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26218*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26221*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6263:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26239*/       /*Scope*/ 68, /*->26308*/
/*26240*/         OPC_CheckChild1Type, MVT::v8i32,
/*26242*/         OPC_RecordChild2, // #1 = $rsrc
/*26243*/         OPC_RecordChild3, // #2 = $sampler
/*26244*/         OPC_RecordChild4, // #3 = $dmask
/*26245*/         OPC_RecordChild5, // #4 = $unorm
/*26246*/         OPC_RecordChild6, // #5 = $r128
/*26247*/         OPC_RecordChild7, // #6 = $da
/*26248*/         OPC_MoveChild, 8,
/*26250*/         OPC_RecordNode, // #7 = $glc
/*26251*/         OPC_MoveParent,
/*26252*/         OPC_MoveChild, 9,
/*26254*/         OPC_RecordNode, // #8 = $slc
/*26255*/         OPC_MoveParent,
/*26256*/         OPC_MoveChild, 10,
/*26258*/         OPC_RecordNode, // #9 = $tfe
/*26259*/         OPC_MoveParent,
/*26260*/         OPC_MoveChild, 11,
/*26262*/         OPC_RecordNode, // #10 = $lwe
/*26263*/         OPC_MoveParent,
/*26264*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26266*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26269*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26272*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26275*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26278*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26281*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26284*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26287*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26290*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6263:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26308*/       /*Scope*/ 68, /*->26377*/
/*26309*/         OPC_CheckChild1Type, MVT::v16i32,
/*26311*/         OPC_RecordChild2, // #1 = $rsrc
/*26312*/         OPC_RecordChild3, // #2 = $sampler
/*26313*/         OPC_RecordChild4, // #3 = $dmask
/*26314*/         OPC_RecordChild5, // #4 = $unorm
/*26315*/         OPC_RecordChild6, // #5 = $r128
/*26316*/         OPC_RecordChild7, // #6 = $da
/*26317*/         OPC_MoveChild, 8,
/*26319*/         OPC_RecordNode, // #7 = $glc
/*26320*/         OPC_MoveParent,
/*26321*/         OPC_MoveChild, 9,
/*26323*/         OPC_RecordNode, // #8 = $slc
/*26324*/         OPC_MoveParent,
/*26325*/         OPC_MoveChild, 10,
/*26327*/         OPC_RecordNode, // #9 = $tfe
/*26328*/         OPC_MoveParent,
/*26329*/         OPC_MoveChild, 11,
/*26331*/         OPC_RecordNode, // #10 = $lwe
/*26332*/         OPC_MoveParent,
/*26333*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26335*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26338*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26341*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26344*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26347*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26350*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26353*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26356*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26359*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6263:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26377*/       0, /*End of Scope*/
/*26378*/     /*Scope*/ 95|128,2/*351*/, /*->26731*/
/*26380*/       OPC_CheckChild0Integer, 120|128,48/*6264*/, 
/*26383*/       OPC_RecordChild1, // #0 = $addr
/*26384*/       OPC_Scope, 68, /*->26454*/ // 5 children in Scope
/*26386*/         OPC_CheckChild1Type, MVT::i32,
/*26388*/         OPC_RecordChild2, // #1 = $rsrc
/*26389*/         OPC_RecordChild3, // #2 = $sampler
/*26390*/         OPC_RecordChild4, // #3 = $dmask
/*26391*/         OPC_RecordChild5, // #4 = $unorm
/*26392*/         OPC_RecordChild6, // #5 = $r128
/*26393*/         OPC_RecordChild7, // #6 = $da
/*26394*/         OPC_MoveChild, 8,
/*26396*/         OPC_RecordNode, // #7 = $glc
/*26397*/         OPC_MoveParent,
/*26398*/         OPC_MoveChild, 9,
/*26400*/         OPC_RecordNode, // #8 = $slc
/*26401*/         OPC_MoveParent,
/*26402*/         OPC_MoveChild, 10,
/*26404*/         OPC_RecordNode, // #9 = $tfe
/*26405*/         OPC_MoveParent,
/*26406*/         OPC_MoveChild, 11,
/*26408*/         OPC_RecordNode, // #10 = $lwe
/*26409*/         OPC_MoveParent,
/*26410*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26412*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26415*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26418*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26421*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26424*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26427*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26430*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26433*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26436*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6264:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26454*/       /*Scope*/ 68, /*->26523*/
/*26455*/         OPC_CheckChild1Type, MVT::v2i32,
/*26457*/         OPC_RecordChild2, // #1 = $rsrc
/*26458*/         OPC_RecordChild3, // #2 = $sampler
/*26459*/         OPC_RecordChild4, // #3 = $dmask
/*26460*/         OPC_RecordChild5, // #4 = $unorm
/*26461*/         OPC_RecordChild6, // #5 = $r128
/*26462*/         OPC_RecordChild7, // #6 = $da
/*26463*/         OPC_MoveChild, 8,
/*26465*/         OPC_RecordNode, // #7 = $glc
/*26466*/         OPC_MoveParent,
/*26467*/         OPC_MoveChild, 9,
/*26469*/         OPC_RecordNode, // #8 = $slc
/*26470*/         OPC_MoveParent,
/*26471*/         OPC_MoveChild, 10,
/*26473*/         OPC_RecordNode, // #9 = $tfe
/*26474*/         OPC_MoveParent,
/*26475*/         OPC_MoveChild, 11,
/*26477*/         OPC_RecordNode, // #10 = $lwe
/*26478*/         OPC_MoveParent,
/*26479*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26481*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26484*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26487*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26490*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26493*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26496*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26499*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26502*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26505*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6264:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26523*/       /*Scope*/ 68, /*->26592*/
/*26524*/         OPC_CheckChild1Type, MVT::v4i32,
/*26526*/         OPC_RecordChild2, // #1 = $rsrc
/*26527*/         OPC_RecordChild3, // #2 = $sampler
/*26528*/         OPC_RecordChild4, // #3 = $dmask
/*26529*/         OPC_RecordChild5, // #4 = $unorm
/*26530*/         OPC_RecordChild6, // #5 = $r128
/*26531*/         OPC_RecordChild7, // #6 = $da
/*26532*/         OPC_MoveChild, 8,
/*26534*/         OPC_RecordNode, // #7 = $glc
/*26535*/         OPC_MoveParent,
/*26536*/         OPC_MoveChild, 9,
/*26538*/         OPC_RecordNode, // #8 = $slc
/*26539*/         OPC_MoveParent,
/*26540*/         OPC_MoveChild, 10,
/*26542*/         OPC_RecordNode, // #9 = $tfe
/*26543*/         OPC_MoveParent,
/*26544*/         OPC_MoveChild, 11,
/*26546*/         OPC_RecordNode, // #10 = $lwe
/*26547*/         OPC_MoveParent,
/*26548*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26550*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26553*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26556*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26559*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26562*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26565*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26568*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26571*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26574*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6264:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26592*/       /*Scope*/ 68, /*->26661*/
/*26593*/         OPC_CheckChild1Type, MVT::v8i32,
/*26595*/         OPC_RecordChild2, // #1 = $rsrc
/*26596*/         OPC_RecordChild3, // #2 = $sampler
/*26597*/         OPC_RecordChild4, // #3 = $dmask
/*26598*/         OPC_RecordChild5, // #4 = $unorm
/*26599*/         OPC_RecordChild6, // #5 = $r128
/*26600*/         OPC_RecordChild7, // #6 = $da
/*26601*/         OPC_MoveChild, 8,
/*26603*/         OPC_RecordNode, // #7 = $glc
/*26604*/         OPC_MoveParent,
/*26605*/         OPC_MoveChild, 9,
/*26607*/         OPC_RecordNode, // #8 = $slc
/*26608*/         OPC_MoveParent,
/*26609*/         OPC_MoveChild, 10,
/*26611*/         OPC_RecordNode, // #9 = $tfe
/*26612*/         OPC_MoveParent,
/*26613*/         OPC_MoveChild, 11,
/*26615*/         OPC_RecordNode, // #10 = $lwe
/*26616*/         OPC_MoveParent,
/*26617*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26619*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26622*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26625*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26628*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26631*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26634*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26637*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26640*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26643*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6264:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26661*/       /*Scope*/ 68, /*->26730*/
/*26662*/         OPC_CheckChild1Type, MVT::v16i32,
/*26664*/         OPC_RecordChild2, // #1 = $rsrc
/*26665*/         OPC_RecordChild3, // #2 = $sampler
/*26666*/         OPC_RecordChild4, // #3 = $dmask
/*26667*/         OPC_RecordChild5, // #4 = $unorm
/*26668*/         OPC_RecordChild6, // #5 = $r128
/*26669*/         OPC_RecordChild7, // #6 = $da
/*26670*/         OPC_MoveChild, 8,
/*26672*/         OPC_RecordNode, // #7 = $glc
/*26673*/         OPC_MoveParent,
/*26674*/         OPC_MoveChild, 9,
/*26676*/         OPC_RecordNode, // #8 = $slc
/*26677*/         OPC_MoveParent,
/*26678*/         OPC_MoveChild, 10,
/*26680*/         OPC_RecordNode, // #9 = $tfe
/*26681*/         OPC_MoveParent,
/*26682*/         OPC_MoveChild, 11,
/*26684*/         OPC_RecordNode, // #10 = $lwe
/*26685*/         OPC_MoveParent,
/*26686*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26688*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26691*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26694*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26697*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26700*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26703*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26706*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26709*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26712*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6264:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26730*/       0, /*End of Scope*/
/*26731*/     /*Scope*/ 95|128,2/*351*/, /*->27084*/
/*26733*/       OPC_CheckChild0Integer, 27|128,49/*6299*/, 
/*26736*/       OPC_RecordChild1, // #0 = $addr
/*26737*/       OPC_Scope, 68, /*->26807*/ // 5 children in Scope
/*26739*/         OPC_CheckChild1Type, MVT::i32,
/*26741*/         OPC_RecordChild2, // #1 = $rsrc
/*26742*/         OPC_RecordChild3, // #2 = $sampler
/*26743*/         OPC_RecordChild4, // #3 = $dmask
/*26744*/         OPC_RecordChild5, // #4 = $unorm
/*26745*/         OPC_RecordChild6, // #5 = $r128
/*26746*/         OPC_RecordChild7, // #6 = $da
/*26747*/         OPC_MoveChild, 8,
/*26749*/         OPC_RecordNode, // #7 = $glc
/*26750*/         OPC_MoveParent,
/*26751*/         OPC_MoveChild, 9,
/*26753*/         OPC_RecordNode, // #8 = $slc
/*26754*/         OPC_MoveParent,
/*26755*/         OPC_MoveChild, 10,
/*26757*/         OPC_RecordNode, // #9 = $tfe
/*26758*/         OPC_MoveParent,
/*26759*/         OPC_MoveChild, 11,
/*26761*/         OPC_RecordNode, // #10 = $lwe
/*26762*/         OPC_MoveParent,
/*26763*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26765*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26768*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26771*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26774*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26777*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26780*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26783*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26786*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26789*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6299:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26807*/       /*Scope*/ 68, /*->26876*/
/*26808*/         OPC_CheckChild1Type, MVT::v2i32,
/*26810*/         OPC_RecordChild2, // #1 = $rsrc
/*26811*/         OPC_RecordChild3, // #2 = $sampler
/*26812*/         OPC_RecordChild4, // #3 = $dmask
/*26813*/         OPC_RecordChild5, // #4 = $unorm
/*26814*/         OPC_RecordChild6, // #5 = $r128
/*26815*/         OPC_RecordChild7, // #6 = $da
/*26816*/         OPC_MoveChild, 8,
/*26818*/         OPC_RecordNode, // #7 = $glc
/*26819*/         OPC_MoveParent,
/*26820*/         OPC_MoveChild, 9,
/*26822*/         OPC_RecordNode, // #8 = $slc
/*26823*/         OPC_MoveParent,
/*26824*/         OPC_MoveChild, 10,
/*26826*/         OPC_RecordNode, // #9 = $tfe
/*26827*/         OPC_MoveParent,
/*26828*/         OPC_MoveChild, 11,
/*26830*/         OPC_RecordNode, // #10 = $lwe
/*26831*/         OPC_MoveParent,
/*26832*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26834*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26837*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26840*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26843*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26846*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26849*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26852*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26855*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26858*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6299:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26876*/       /*Scope*/ 68, /*->26945*/
/*26877*/         OPC_CheckChild1Type, MVT::v4i32,
/*26879*/         OPC_RecordChild2, // #1 = $rsrc
/*26880*/         OPC_RecordChild3, // #2 = $sampler
/*26881*/         OPC_RecordChild4, // #3 = $dmask
/*26882*/         OPC_RecordChild5, // #4 = $unorm
/*26883*/         OPC_RecordChild6, // #5 = $r128
/*26884*/         OPC_RecordChild7, // #6 = $da
/*26885*/         OPC_MoveChild, 8,
/*26887*/         OPC_RecordNode, // #7 = $glc
/*26888*/         OPC_MoveParent,
/*26889*/         OPC_MoveChild, 9,
/*26891*/         OPC_RecordNode, // #8 = $slc
/*26892*/         OPC_MoveParent,
/*26893*/         OPC_MoveChild, 10,
/*26895*/         OPC_RecordNode, // #9 = $tfe
/*26896*/         OPC_MoveParent,
/*26897*/         OPC_MoveChild, 11,
/*26899*/         OPC_RecordNode, // #10 = $lwe
/*26900*/         OPC_MoveParent,
/*26901*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26903*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26906*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26909*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26912*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26915*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26918*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26921*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26924*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26927*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6299:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26945*/       /*Scope*/ 68, /*->27014*/
/*26946*/         OPC_CheckChild1Type, MVT::v8i32,
/*26948*/         OPC_RecordChild2, // #1 = $rsrc
/*26949*/         OPC_RecordChild3, // #2 = $sampler
/*26950*/         OPC_RecordChild4, // #3 = $dmask
/*26951*/         OPC_RecordChild5, // #4 = $unorm
/*26952*/         OPC_RecordChild6, // #5 = $r128
/*26953*/         OPC_RecordChild7, // #6 = $da
/*26954*/         OPC_MoveChild, 8,
/*26956*/         OPC_RecordNode, // #7 = $glc
/*26957*/         OPC_MoveParent,
/*26958*/         OPC_MoveChild, 9,
/*26960*/         OPC_RecordNode, // #8 = $slc
/*26961*/         OPC_MoveParent,
/*26962*/         OPC_MoveChild, 10,
/*26964*/         OPC_RecordNode, // #9 = $tfe
/*26965*/         OPC_MoveParent,
/*26966*/         OPC_MoveChild, 11,
/*26968*/         OPC_RecordNode, // #10 = $lwe
/*26969*/         OPC_MoveParent,
/*26970*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26972*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26975*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26978*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26981*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26984*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26987*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26990*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26993*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26996*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6299:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27014*/       /*Scope*/ 68, /*->27083*/
/*27015*/         OPC_CheckChild1Type, MVT::v16i32,
/*27017*/         OPC_RecordChild2, // #1 = $rsrc
/*27018*/         OPC_RecordChild3, // #2 = $sampler
/*27019*/         OPC_RecordChild4, // #3 = $dmask
/*27020*/         OPC_RecordChild5, // #4 = $unorm
/*27021*/         OPC_RecordChild6, // #5 = $r128
/*27022*/         OPC_RecordChild7, // #6 = $da
/*27023*/         OPC_MoveChild, 8,
/*27025*/         OPC_RecordNode, // #7 = $glc
/*27026*/         OPC_MoveParent,
/*27027*/         OPC_MoveChild, 9,
/*27029*/         OPC_RecordNode, // #8 = $slc
/*27030*/         OPC_MoveParent,
/*27031*/         OPC_MoveChild, 10,
/*27033*/         OPC_RecordNode, // #9 = $tfe
/*27034*/         OPC_MoveParent,
/*27035*/         OPC_MoveChild, 11,
/*27037*/         OPC_RecordNode, // #10 = $lwe
/*27038*/         OPC_MoveParent,
/*27039*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27041*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27044*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27047*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27050*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27053*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27056*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27059*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27062*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27065*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6299:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27083*/       0, /*End of Scope*/
/*27084*/     /*Scope*/ 95|128,2/*351*/, /*->27437*/
/*27086*/       OPC_CheckChild0Integer, 15|128,49/*6287*/, 
/*27089*/       OPC_RecordChild1, // #0 = $addr
/*27090*/       OPC_Scope, 68, /*->27160*/ // 5 children in Scope
/*27092*/         OPC_CheckChild1Type, MVT::i32,
/*27094*/         OPC_RecordChild2, // #1 = $rsrc
/*27095*/         OPC_RecordChild3, // #2 = $sampler
/*27096*/         OPC_RecordChild4, // #3 = $dmask
/*27097*/         OPC_RecordChild5, // #4 = $unorm
/*27098*/         OPC_RecordChild6, // #5 = $r128
/*27099*/         OPC_RecordChild7, // #6 = $da
/*27100*/         OPC_MoveChild, 8,
/*27102*/         OPC_RecordNode, // #7 = $glc
/*27103*/         OPC_MoveParent,
/*27104*/         OPC_MoveChild, 9,
/*27106*/         OPC_RecordNode, // #8 = $slc
/*27107*/         OPC_MoveParent,
/*27108*/         OPC_MoveChild, 10,
/*27110*/         OPC_RecordNode, // #9 = $tfe
/*27111*/         OPC_MoveParent,
/*27112*/         OPC_MoveChild, 11,
/*27114*/         OPC_RecordNode, // #10 = $lwe
/*27115*/         OPC_MoveParent,
/*27116*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27118*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27121*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27124*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27127*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27130*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27133*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27136*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27139*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27142*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6287:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27160*/       /*Scope*/ 68, /*->27229*/
/*27161*/         OPC_CheckChild1Type, MVT::v2i32,
/*27163*/         OPC_RecordChild2, // #1 = $rsrc
/*27164*/         OPC_RecordChild3, // #2 = $sampler
/*27165*/         OPC_RecordChild4, // #3 = $dmask
/*27166*/         OPC_RecordChild5, // #4 = $unorm
/*27167*/         OPC_RecordChild6, // #5 = $r128
/*27168*/         OPC_RecordChild7, // #6 = $da
/*27169*/         OPC_MoveChild, 8,
/*27171*/         OPC_RecordNode, // #7 = $glc
/*27172*/         OPC_MoveParent,
/*27173*/         OPC_MoveChild, 9,
/*27175*/         OPC_RecordNode, // #8 = $slc
/*27176*/         OPC_MoveParent,
/*27177*/         OPC_MoveChild, 10,
/*27179*/         OPC_RecordNode, // #9 = $tfe
/*27180*/         OPC_MoveParent,
/*27181*/         OPC_MoveChild, 11,
/*27183*/         OPC_RecordNode, // #10 = $lwe
/*27184*/         OPC_MoveParent,
/*27185*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27187*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27190*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27193*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27196*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27199*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27202*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27205*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27208*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27211*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6287:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27229*/       /*Scope*/ 68, /*->27298*/
/*27230*/         OPC_CheckChild1Type, MVT::v4i32,
/*27232*/         OPC_RecordChild2, // #1 = $rsrc
/*27233*/         OPC_RecordChild3, // #2 = $sampler
/*27234*/         OPC_RecordChild4, // #3 = $dmask
/*27235*/         OPC_RecordChild5, // #4 = $unorm
/*27236*/         OPC_RecordChild6, // #5 = $r128
/*27237*/         OPC_RecordChild7, // #6 = $da
/*27238*/         OPC_MoveChild, 8,
/*27240*/         OPC_RecordNode, // #7 = $glc
/*27241*/         OPC_MoveParent,
/*27242*/         OPC_MoveChild, 9,
/*27244*/         OPC_RecordNode, // #8 = $slc
/*27245*/         OPC_MoveParent,
/*27246*/         OPC_MoveChild, 10,
/*27248*/         OPC_RecordNode, // #9 = $tfe
/*27249*/         OPC_MoveParent,
/*27250*/         OPC_MoveChild, 11,
/*27252*/         OPC_RecordNode, // #10 = $lwe
/*27253*/         OPC_MoveParent,
/*27254*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27256*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27259*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27262*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27265*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27268*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27271*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27274*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27277*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27280*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6287:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27298*/       /*Scope*/ 68, /*->27367*/
/*27299*/         OPC_CheckChild1Type, MVT::v8i32,
/*27301*/         OPC_RecordChild2, // #1 = $rsrc
/*27302*/         OPC_RecordChild3, // #2 = $sampler
/*27303*/         OPC_RecordChild4, // #3 = $dmask
/*27304*/         OPC_RecordChild5, // #4 = $unorm
/*27305*/         OPC_RecordChild6, // #5 = $r128
/*27306*/         OPC_RecordChild7, // #6 = $da
/*27307*/         OPC_MoveChild, 8,
/*27309*/         OPC_RecordNode, // #7 = $glc
/*27310*/         OPC_MoveParent,
/*27311*/         OPC_MoveChild, 9,
/*27313*/         OPC_RecordNode, // #8 = $slc
/*27314*/         OPC_MoveParent,
/*27315*/         OPC_MoveChild, 10,
/*27317*/         OPC_RecordNode, // #9 = $tfe
/*27318*/         OPC_MoveParent,
/*27319*/         OPC_MoveChild, 11,
/*27321*/         OPC_RecordNode, // #10 = $lwe
/*27322*/         OPC_MoveParent,
/*27323*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27325*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27328*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27331*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27334*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27337*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27340*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27343*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27346*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27349*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6287:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27367*/       /*Scope*/ 68, /*->27436*/
/*27368*/         OPC_CheckChild1Type, MVT::v16i32,
/*27370*/         OPC_RecordChild2, // #1 = $rsrc
/*27371*/         OPC_RecordChild3, // #2 = $sampler
/*27372*/         OPC_RecordChild4, // #3 = $dmask
/*27373*/         OPC_RecordChild5, // #4 = $unorm
/*27374*/         OPC_RecordChild6, // #5 = $r128
/*27375*/         OPC_RecordChild7, // #6 = $da
/*27376*/         OPC_MoveChild, 8,
/*27378*/         OPC_RecordNode, // #7 = $glc
/*27379*/         OPC_MoveParent,
/*27380*/         OPC_MoveChild, 9,
/*27382*/         OPC_RecordNode, // #8 = $slc
/*27383*/         OPC_MoveParent,
/*27384*/         OPC_MoveChild, 10,
/*27386*/         OPC_RecordNode, // #9 = $tfe
/*27387*/         OPC_MoveParent,
/*27388*/         OPC_MoveChild, 11,
/*27390*/         OPC_RecordNode, // #10 = $lwe
/*27391*/         OPC_MoveParent,
/*27392*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27394*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27397*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27400*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27403*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27406*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27409*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27412*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27415*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27418*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6287:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27436*/       0, /*End of Scope*/
/*27437*/     /*Scope*/ 95|128,2/*351*/, /*->27790*/
/*27439*/       OPC_CheckChild0Integer, 16|128,49/*6288*/, 
/*27442*/       OPC_RecordChild1, // #0 = $addr
/*27443*/       OPC_Scope, 68, /*->27513*/ // 5 children in Scope
/*27445*/         OPC_CheckChild1Type, MVT::i32,
/*27447*/         OPC_RecordChild2, // #1 = $rsrc
/*27448*/         OPC_RecordChild3, // #2 = $sampler
/*27449*/         OPC_RecordChild4, // #3 = $dmask
/*27450*/         OPC_RecordChild5, // #4 = $unorm
/*27451*/         OPC_RecordChild6, // #5 = $r128
/*27452*/         OPC_RecordChild7, // #6 = $da
/*27453*/         OPC_MoveChild, 8,
/*27455*/         OPC_RecordNode, // #7 = $glc
/*27456*/         OPC_MoveParent,
/*27457*/         OPC_MoveChild, 9,
/*27459*/         OPC_RecordNode, // #8 = $slc
/*27460*/         OPC_MoveParent,
/*27461*/         OPC_MoveChild, 10,
/*27463*/         OPC_RecordNode, // #9 = $tfe
/*27464*/         OPC_MoveParent,
/*27465*/         OPC_MoveChild, 11,
/*27467*/         OPC_RecordNode, // #10 = $lwe
/*27468*/         OPC_MoveParent,
/*27469*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27471*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27474*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27477*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27480*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27483*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27486*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27489*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27492*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27495*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6288:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27513*/       /*Scope*/ 68, /*->27582*/
/*27514*/         OPC_CheckChild1Type, MVT::v2i32,
/*27516*/         OPC_RecordChild2, // #1 = $rsrc
/*27517*/         OPC_RecordChild3, // #2 = $sampler
/*27518*/         OPC_RecordChild4, // #3 = $dmask
/*27519*/         OPC_RecordChild5, // #4 = $unorm
/*27520*/         OPC_RecordChild6, // #5 = $r128
/*27521*/         OPC_RecordChild7, // #6 = $da
/*27522*/         OPC_MoveChild, 8,
/*27524*/         OPC_RecordNode, // #7 = $glc
/*27525*/         OPC_MoveParent,
/*27526*/         OPC_MoveChild, 9,
/*27528*/         OPC_RecordNode, // #8 = $slc
/*27529*/         OPC_MoveParent,
/*27530*/         OPC_MoveChild, 10,
/*27532*/         OPC_RecordNode, // #9 = $tfe
/*27533*/         OPC_MoveParent,
/*27534*/         OPC_MoveChild, 11,
/*27536*/         OPC_RecordNode, // #10 = $lwe
/*27537*/         OPC_MoveParent,
/*27538*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27540*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27543*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27546*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27549*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27552*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27555*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27558*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27561*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27564*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6288:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27582*/       /*Scope*/ 68, /*->27651*/
/*27583*/         OPC_CheckChild1Type, MVT::v4i32,
/*27585*/         OPC_RecordChild2, // #1 = $rsrc
/*27586*/         OPC_RecordChild3, // #2 = $sampler
/*27587*/         OPC_RecordChild4, // #3 = $dmask
/*27588*/         OPC_RecordChild5, // #4 = $unorm
/*27589*/         OPC_RecordChild6, // #5 = $r128
/*27590*/         OPC_RecordChild7, // #6 = $da
/*27591*/         OPC_MoveChild, 8,
/*27593*/         OPC_RecordNode, // #7 = $glc
/*27594*/         OPC_MoveParent,
/*27595*/         OPC_MoveChild, 9,
/*27597*/         OPC_RecordNode, // #8 = $slc
/*27598*/         OPC_MoveParent,
/*27599*/         OPC_MoveChild, 10,
/*27601*/         OPC_RecordNode, // #9 = $tfe
/*27602*/         OPC_MoveParent,
/*27603*/         OPC_MoveChild, 11,
/*27605*/         OPC_RecordNode, // #10 = $lwe
/*27606*/         OPC_MoveParent,
/*27607*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27609*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27612*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27615*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27618*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27621*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27624*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27627*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27630*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27633*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6288:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27651*/       /*Scope*/ 68, /*->27720*/
/*27652*/         OPC_CheckChild1Type, MVT::v8i32,
/*27654*/         OPC_RecordChild2, // #1 = $rsrc
/*27655*/         OPC_RecordChild3, // #2 = $sampler
/*27656*/         OPC_RecordChild4, // #3 = $dmask
/*27657*/         OPC_RecordChild5, // #4 = $unorm
/*27658*/         OPC_RecordChild6, // #5 = $r128
/*27659*/         OPC_RecordChild7, // #6 = $da
/*27660*/         OPC_MoveChild, 8,
/*27662*/         OPC_RecordNode, // #7 = $glc
/*27663*/         OPC_MoveParent,
/*27664*/         OPC_MoveChild, 9,
/*27666*/         OPC_RecordNode, // #8 = $slc
/*27667*/         OPC_MoveParent,
/*27668*/         OPC_MoveChild, 10,
/*27670*/         OPC_RecordNode, // #9 = $tfe
/*27671*/         OPC_MoveParent,
/*27672*/         OPC_MoveChild, 11,
/*27674*/         OPC_RecordNode, // #10 = $lwe
/*27675*/         OPC_MoveParent,
/*27676*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27678*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27681*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27684*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27687*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27690*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27693*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27696*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27699*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27702*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6288:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27720*/       /*Scope*/ 68, /*->27789*/
/*27721*/         OPC_CheckChild1Type, MVT::v16i32,
/*27723*/         OPC_RecordChild2, // #1 = $rsrc
/*27724*/         OPC_RecordChild3, // #2 = $sampler
/*27725*/         OPC_RecordChild4, // #3 = $dmask
/*27726*/         OPC_RecordChild5, // #4 = $unorm
/*27727*/         OPC_RecordChild6, // #5 = $r128
/*27728*/         OPC_RecordChild7, // #6 = $da
/*27729*/         OPC_MoveChild, 8,
/*27731*/         OPC_RecordNode, // #7 = $glc
/*27732*/         OPC_MoveParent,
/*27733*/         OPC_MoveChild, 9,
/*27735*/         OPC_RecordNode, // #8 = $slc
/*27736*/         OPC_MoveParent,
/*27737*/         OPC_MoveChild, 10,
/*27739*/         OPC_RecordNode, // #9 = $tfe
/*27740*/         OPC_MoveParent,
/*27741*/         OPC_MoveChild, 11,
/*27743*/         OPC_RecordNode, // #10 = $lwe
/*27744*/         OPC_MoveParent,
/*27745*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27747*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27750*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27753*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27756*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27759*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27762*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27765*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27768*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6288:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27789*/       0, /*End of Scope*/
/*27790*/     /*Scope*/ 95|128,2/*351*/, /*->28143*/
/*27792*/       OPC_CheckChild0Integer, 123|128,48/*6267*/, 
/*27795*/       OPC_RecordChild1, // #0 = $addr
/*27796*/       OPC_Scope, 68, /*->27866*/ // 5 children in Scope
/*27798*/         OPC_CheckChild1Type, MVT::i32,
/*27800*/         OPC_RecordChild2, // #1 = $rsrc
/*27801*/         OPC_RecordChild3, // #2 = $sampler
/*27802*/         OPC_RecordChild4, // #3 = $dmask
/*27803*/         OPC_RecordChild5, // #4 = $unorm
/*27804*/         OPC_RecordChild6, // #5 = $r128
/*27805*/         OPC_RecordChild7, // #6 = $da
/*27806*/         OPC_MoveChild, 8,
/*27808*/         OPC_RecordNode, // #7 = $glc
/*27809*/         OPC_MoveParent,
/*27810*/         OPC_MoveChild, 9,
/*27812*/         OPC_RecordNode, // #8 = $slc
/*27813*/         OPC_MoveParent,
/*27814*/         OPC_MoveChild, 10,
/*27816*/         OPC_RecordNode, // #9 = $tfe
/*27817*/         OPC_MoveParent,
/*27818*/         OPC_MoveChild, 11,
/*27820*/         OPC_RecordNode, // #10 = $lwe
/*27821*/         OPC_MoveParent,
/*27822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27824*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27827*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27830*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27833*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27836*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27839*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27842*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27845*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27848*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6267:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27866*/       /*Scope*/ 68, /*->27935*/
/*27867*/         OPC_CheckChild1Type, MVT::v2i32,
/*27869*/         OPC_RecordChild2, // #1 = $rsrc
/*27870*/         OPC_RecordChild3, // #2 = $sampler
/*27871*/         OPC_RecordChild4, // #3 = $dmask
/*27872*/         OPC_RecordChild5, // #4 = $unorm
/*27873*/         OPC_RecordChild6, // #5 = $r128
/*27874*/         OPC_RecordChild7, // #6 = $da
/*27875*/         OPC_MoveChild, 8,
/*27877*/         OPC_RecordNode, // #7 = $glc
/*27878*/         OPC_MoveParent,
/*27879*/         OPC_MoveChild, 9,
/*27881*/         OPC_RecordNode, // #8 = $slc
/*27882*/         OPC_MoveParent,
/*27883*/         OPC_MoveChild, 10,
/*27885*/         OPC_RecordNode, // #9 = $tfe
/*27886*/         OPC_MoveParent,
/*27887*/         OPC_MoveChild, 11,
/*27889*/         OPC_RecordNode, // #10 = $lwe
/*27890*/         OPC_MoveParent,
/*27891*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27893*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27896*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27899*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27902*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27905*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27908*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27911*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27914*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27917*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6267:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27935*/       /*Scope*/ 68, /*->28004*/
/*27936*/         OPC_CheckChild1Type, MVT::v4i32,
/*27938*/         OPC_RecordChild2, // #1 = $rsrc
/*27939*/         OPC_RecordChild3, // #2 = $sampler
/*27940*/         OPC_RecordChild4, // #3 = $dmask
/*27941*/         OPC_RecordChild5, // #4 = $unorm
/*27942*/         OPC_RecordChild6, // #5 = $r128
/*27943*/         OPC_RecordChild7, // #6 = $da
/*27944*/         OPC_MoveChild, 8,
/*27946*/         OPC_RecordNode, // #7 = $glc
/*27947*/         OPC_MoveParent,
/*27948*/         OPC_MoveChild, 9,
/*27950*/         OPC_RecordNode, // #8 = $slc
/*27951*/         OPC_MoveParent,
/*27952*/         OPC_MoveChild, 10,
/*27954*/         OPC_RecordNode, // #9 = $tfe
/*27955*/         OPC_MoveParent,
/*27956*/         OPC_MoveChild, 11,
/*27958*/         OPC_RecordNode, // #10 = $lwe
/*27959*/         OPC_MoveParent,
/*27960*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27962*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27965*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27968*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27971*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27974*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27977*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27980*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27983*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27986*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6267:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28004*/       /*Scope*/ 68, /*->28073*/
/*28005*/         OPC_CheckChild1Type, MVT::v8i32,
/*28007*/         OPC_RecordChild2, // #1 = $rsrc
/*28008*/         OPC_RecordChild3, // #2 = $sampler
/*28009*/         OPC_RecordChild4, // #3 = $dmask
/*28010*/         OPC_RecordChild5, // #4 = $unorm
/*28011*/         OPC_RecordChild6, // #5 = $r128
/*28012*/         OPC_RecordChild7, // #6 = $da
/*28013*/         OPC_MoveChild, 8,
/*28015*/         OPC_RecordNode, // #7 = $glc
/*28016*/         OPC_MoveParent,
/*28017*/         OPC_MoveChild, 9,
/*28019*/         OPC_RecordNode, // #8 = $slc
/*28020*/         OPC_MoveParent,
/*28021*/         OPC_MoveChild, 10,
/*28023*/         OPC_RecordNode, // #9 = $tfe
/*28024*/         OPC_MoveParent,
/*28025*/         OPC_MoveChild, 11,
/*28027*/         OPC_RecordNode, // #10 = $lwe
/*28028*/         OPC_MoveParent,
/*28029*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28031*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28034*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28037*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28040*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28043*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28046*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28049*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28052*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28055*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6267:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28073*/       /*Scope*/ 68, /*->28142*/
/*28074*/         OPC_CheckChild1Type, MVT::v16i32,
/*28076*/         OPC_RecordChild2, // #1 = $rsrc
/*28077*/         OPC_RecordChild3, // #2 = $sampler
/*28078*/         OPC_RecordChild4, // #3 = $dmask
/*28079*/         OPC_RecordChild5, // #4 = $unorm
/*28080*/         OPC_RecordChild6, // #5 = $r128
/*28081*/         OPC_RecordChild7, // #6 = $da
/*28082*/         OPC_MoveChild, 8,
/*28084*/         OPC_RecordNode, // #7 = $glc
/*28085*/         OPC_MoveParent,
/*28086*/         OPC_MoveChild, 9,
/*28088*/         OPC_RecordNode, // #8 = $slc
/*28089*/         OPC_MoveParent,
/*28090*/         OPC_MoveChild, 10,
/*28092*/         OPC_RecordNode, // #9 = $tfe
/*28093*/         OPC_MoveParent,
/*28094*/         OPC_MoveChild, 11,
/*28096*/         OPC_RecordNode, // #10 = $lwe
/*28097*/         OPC_MoveParent,
/*28098*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28100*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28103*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28106*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28109*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28112*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28115*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28118*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28121*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28124*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6267:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28142*/       0, /*End of Scope*/
/*28143*/     /*Scope*/ 95|128,2/*351*/, /*->28496*/
/*28145*/       OPC_CheckChild0Integer, 4|128,49/*6276*/, 
/*28148*/       OPC_RecordChild1, // #0 = $addr
/*28149*/       OPC_Scope, 68, /*->28219*/ // 5 children in Scope
/*28151*/         OPC_CheckChild1Type, MVT::i32,
/*28153*/         OPC_RecordChild2, // #1 = $rsrc
/*28154*/         OPC_RecordChild3, // #2 = $sampler
/*28155*/         OPC_RecordChild4, // #3 = $dmask
/*28156*/         OPC_RecordChild5, // #4 = $unorm
/*28157*/         OPC_RecordChild6, // #5 = $r128
/*28158*/         OPC_RecordChild7, // #6 = $da
/*28159*/         OPC_MoveChild, 8,
/*28161*/         OPC_RecordNode, // #7 = $glc
/*28162*/         OPC_MoveParent,
/*28163*/         OPC_MoveChild, 9,
/*28165*/         OPC_RecordNode, // #8 = $slc
/*28166*/         OPC_MoveParent,
/*28167*/         OPC_MoveChild, 10,
/*28169*/         OPC_RecordNode, // #9 = $tfe
/*28170*/         OPC_MoveParent,
/*28171*/         OPC_MoveChild, 11,
/*28173*/         OPC_RecordNode, // #10 = $lwe
/*28174*/         OPC_MoveParent,
/*28175*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28177*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28180*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28183*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28186*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28189*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28192*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28195*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28198*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28201*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6276:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28219*/       /*Scope*/ 68, /*->28288*/
/*28220*/         OPC_CheckChild1Type, MVT::v2i32,
/*28222*/         OPC_RecordChild2, // #1 = $rsrc
/*28223*/         OPC_RecordChild3, // #2 = $sampler
/*28224*/         OPC_RecordChild4, // #3 = $dmask
/*28225*/         OPC_RecordChild5, // #4 = $unorm
/*28226*/         OPC_RecordChild6, // #5 = $r128
/*28227*/         OPC_RecordChild7, // #6 = $da
/*28228*/         OPC_MoveChild, 8,
/*28230*/         OPC_RecordNode, // #7 = $glc
/*28231*/         OPC_MoveParent,
/*28232*/         OPC_MoveChild, 9,
/*28234*/         OPC_RecordNode, // #8 = $slc
/*28235*/         OPC_MoveParent,
/*28236*/         OPC_MoveChild, 10,
/*28238*/         OPC_RecordNode, // #9 = $tfe
/*28239*/         OPC_MoveParent,
/*28240*/         OPC_MoveChild, 11,
/*28242*/         OPC_RecordNode, // #10 = $lwe
/*28243*/         OPC_MoveParent,
/*28244*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28246*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28249*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28252*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28255*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28258*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28261*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28264*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28267*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28270*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6276:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28288*/       /*Scope*/ 68, /*->28357*/
/*28289*/         OPC_CheckChild1Type, MVT::v4i32,
/*28291*/         OPC_RecordChild2, // #1 = $rsrc
/*28292*/         OPC_RecordChild3, // #2 = $sampler
/*28293*/         OPC_RecordChild4, // #3 = $dmask
/*28294*/         OPC_RecordChild5, // #4 = $unorm
/*28295*/         OPC_RecordChild6, // #5 = $r128
/*28296*/         OPC_RecordChild7, // #6 = $da
/*28297*/         OPC_MoveChild, 8,
/*28299*/         OPC_RecordNode, // #7 = $glc
/*28300*/         OPC_MoveParent,
/*28301*/         OPC_MoveChild, 9,
/*28303*/         OPC_RecordNode, // #8 = $slc
/*28304*/         OPC_MoveParent,
/*28305*/         OPC_MoveChild, 10,
/*28307*/         OPC_RecordNode, // #9 = $tfe
/*28308*/         OPC_MoveParent,
/*28309*/         OPC_MoveChild, 11,
/*28311*/         OPC_RecordNode, // #10 = $lwe
/*28312*/         OPC_MoveParent,
/*28313*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28315*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28318*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28321*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28324*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28327*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28330*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28333*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28336*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28339*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6276:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28357*/       /*Scope*/ 68, /*->28426*/
/*28358*/         OPC_CheckChild1Type, MVT::v8i32,
/*28360*/         OPC_RecordChild2, // #1 = $rsrc
/*28361*/         OPC_RecordChild3, // #2 = $sampler
/*28362*/         OPC_RecordChild4, // #3 = $dmask
/*28363*/         OPC_RecordChild5, // #4 = $unorm
/*28364*/         OPC_RecordChild6, // #5 = $r128
/*28365*/         OPC_RecordChild7, // #6 = $da
/*28366*/         OPC_MoveChild, 8,
/*28368*/         OPC_RecordNode, // #7 = $glc
/*28369*/         OPC_MoveParent,
/*28370*/         OPC_MoveChild, 9,
/*28372*/         OPC_RecordNode, // #8 = $slc
/*28373*/         OPC_MoveParent,
/*28374*/         OPC_MoveChild, 10,
/*28376*/         OPC_RecordNode, // #9 = $tfe
/*28377*/         OPC_MoveParent,
/*28378*/         OPC_MoveChild, 11,
/*28380*/         OPC_RecordNode, // #10 = $lwe
/*28381*/         OPC_MoveParent,
/*28382*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28384*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28387*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28390*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28393*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28396*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28399*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28402*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28405*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28408*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6276:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28426*/       /*Scope*/ 68, /*->28495*/
/*28427*/         OPC_CheckChild1Type, MVT::v16i32,
/*28429*/         OPC_RecordChild2, // #1 = $rsrc
/*28430*/         OPC_RecordChild3, // #2 = $sampler
/*28431*/         OPC_RecordChild4, // #3 = $dmask
/*28432*/         OPC_RecordChild5, // #4 = $unorm
/*28433*/         OPC_RecordChild6, // #5 = $r128
/*28434*/         OPC_RecordChild7, // #6 = $da
/*28435*/         OPC_MoveChild, 8,
/*28437*/         OPC_RecordNode, // #7 = $glc
/*28438*/         OPC_MoveParent,
/*28439*/         OPC_MoveChild, 9,
/*28441*/         OPC_RecordNode, // #8 = $slc
/*28442*/         OPC_MoveParent,
/*28443*/         OPC_MoveChild, 10,
/*28445*/         OPC_RecordNode, // #9 = $tfe
/*28446*/         OPC_MoveParent,
/*28447*/         OPC_MoveChild, 11,
/*28449*/         OPC_RecordNode, // #10 = $lwe
/*28450*/         OPC_MoveParent,
/*28451*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28453*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28456*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28459*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28462*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28465*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28468*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28471*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28474*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28477*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6276:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28495*/       0, /*End of Scope*/
/*28496*/     /*Scope*/ 95|128,2/*351*/, /*->28849*/
/*28498*/       OPC_CheckChild0Integer, 6|128,49/*6278*/, 
/*28501*/       OPC_RecordChild1, // #0 = $addr
/*28502*/       OPC_Scope, 68, /*->28572*/ // 5 children in Scope
/*28504*/         OPC_CheckChild1Type, MVT::i32,
/*28506*/         OPC_RecordChild2, // #1 = $rsrc
/*28507*/         OPC_RecordChild3, // #2 = $sampler
/*28508*/         OPC_RecordChild4, // #3 = $dmask
/*28509*/         OPC_RecordChild5, // #4 = $unorm
/*28510*/         OPC_RecordChild6, // #5 = $r128
/*28511*/         OPC_RecordChild7, // #6 = $da
/*28512*/         OPC_MoveChild, 8,
/*28514*/         OPC_RecordNode, // #7 = $glc
/*28515*/         OPC_MoveParent,
/*28516*/         OPC_MoveChild, 9,
/*28518*/         OPC_RecordNode, // #8 = $slc
/*28519*/         OPC_MoveParent,
/*28520*/         OPC_MoveChild, 10,
/*28522*/         OPC_RecordNode, // #9 = $tfe
/*28523*/         OPC_MoveParent,
/*28524*/         OPC_MoveChild, 11,
/*28526*/         OPC_RecordNode, // #10 = $lwe
/*28527*/         OPC_MoveParent,
/*28528*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28530*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28533*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28536*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28539*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28542*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28545*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28548*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28551*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28554*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6278:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28572*/       /*Scope*/ 68, /*->28641*/
/*28573*/         OPC_CheckChild1Type, MVT::v2i32,
/*28575*/         OPC_RecordChild2, // #1 = $rsrc
/*28576*/         OPC_RecordChild3, // #2 = $sampler
/*28577*/         OPC_RecordChild4, // #3 = $dmask
/*28578*/         OPC_RecordChild5, // #4 = $unorm
/*28579*/         OPC_RecordChild6, // #5 = $r128
/*28580*/         OPC_RecordChild7, // #6 = $da
/*28581*/         OPC_MoveChild, 8,
/*28583*/         OPC_RecordNode, // #7 = $glc
/*28584*/         OPC_MoveParent,
/*28585*/         OPC_MoveChild, 9,
/*28587*/         OPC_RecordNode, // #8 = $slc
/*28588*/         OPC_MoveParent,
/*28589*/         OPC_MoveChild, 10,
/*28591*/         OPC_RecordNode, // #9 = $tfe
/*28592*/         OPC_MoveParent,
/*28593*/         OPC_MoveChild, 11,
/*28595*/         OPC_RecordNode, // #10 = $lwe
/*28596*/         OPC_MoveParent,
/*28597*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28599*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28602*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28605*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28608*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28611*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28614*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28617*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28620*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28623*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6278:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28641*/       /*Scope*/ 68, /*->28710*/
/*28642*/         OPC_CheckChild1Type, MVT::v4i32,
/*28644*/         OPC_RecordChild2, // #1 = $rsrc
/*28645*/         OPC_RecordChild3, // #2 = $sampler
/*28646*/         OPC_RecordChild4, // #3 = $dmask
/*28647*/         OPC_RecordChild5, // #4 = $unorm
/*28648*/         OPC_RecordChild6, // #5 = $r128
/*28649*/         OPC_RecordChild7, // #6 = $da
/*28650*/         OPC_MoveChild, 8,
/*28652*/         OPC_RecordNode, // #7 = $glc
/*28653*/         OPC_MoveParent,
/*28654*/         OPC_MoveChild, 9,
/*28656*/         OPC_RecordNode, // #8 = $slc
/*28657*/         OPC_MoveParent,
/*28658*/         OPC_MoveChild, 10,
/*28660*/         OPC_RecordNode, // #9 = $tfe
/*28661*/         OPC_MoveParent,
/*28662*/         OPC_MoveChild, 11,
/*28664*/         OPC_RecordNode, // #10 = $lwe
/*28665*/         OPC_MoveParent,
/*28666*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28668*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28671*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28674*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28677*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28680*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28683*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28686*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28689*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28692*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6278:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28710*/       /*Scope*/ 68, /*->28779*/
/*28711*/         OPC_CheckChild1Type, MVT::v8i32,
/*28713*/         OPC_RecordChild2, // #1 = $rsrc
/*28714*/         OPC_RecordChild3, // #2 = $sampler
/*28715*/         OPC_RecordChild4, // #3 = $dmask
/*28716*/         OPC_RecordChild5, // #4 = $unorm
/*28717*/         OPC_RecordChild6, // #5 = $r128
/*28718*/         OPC_RecordChild7, // #6 = $da
/*28719*/         OPC_MoveChild, 8,
/*28721*/         OPC_RecordNode, // #7 = $glc
/*28722*/         OPC_MoveParent,
/*28723*/         OPC_MoveChild, 9,
/*28725*/         OPC_RecordNode, // #8 = $slc
/*28726*/         OPC_MoveParent,
/*28727*/         OPC_MoveChild, 10,
/*28729*/         OPC_RecordNode, // #9 = $tfe
/*28730*/         OPC_MoveParent,
/*28731*/         OPC_MoveChild, 11,
/*28733*/         OPC_RecordNode, // #10 = $lwe
/*28734*/         OPC_MoveParent,
/*28735*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28737*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28740*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28743*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28746*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28749*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28752*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28755*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28758*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28761*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6278:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28779*/       /*Scope*/ 68, /*->28848*/
/*28780*/         OPC_CheckChild1Type, MVT::v16i32,
/*28782*/         OPC_RecordChild2, // #1 = $rsrc
/*28783*/         OPC_RecordChild3, // #2 = $sampler
/*28784*/         OPC_RecordChild4, // #3 = $dmask
/*28785*/         OPC_RecordChild5, // #4 = $unorm
/*28786*/         OPC_RecordChild6, // #5 = $r128
/*28787*/         OPC_RecordChild7, // #6 = $da
/*28788*/         OPC_MoveChild, 8,
/*28790*/         OPC_RecordNode, // #7 = $glc
/*28791*/         OPC_MoveParent,
/*28792*/         OPC_MoveChild, 9,
/*28794*/         OPC_RecordNode, // #8 = $slc
/*28795*/         OPC_MoveParent,
/*28796*/         OPC_MoveChild, 10,
/*28798*/         OPC_RecordNode, // #9 = $tfe
/*28799*/         OPC_MoveParent,
/*28800*/         OPC_MoveChild, 11,
/*28802*/         OPC_RecordNode, // #10 = $lwe
/*28803*/         OPC_MoveParent,
/*28804*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28806*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28809*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28812*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28815*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28818*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28821*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28824*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28827*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28830*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6278:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28848*/       0, /*End of Scope*/
/*28849*/     /*Scope*/ 95|128,2/*351*/, /*->29202*/
/*28851*/       OPC_CheckChild0Integer, 7|128,49/*6279*/, 
/*28854*/       OPC_RecordChild1, // #0 = $addr
/*28855*/       OPC_Scope, 68, /*->28925*/ // 5 children in Scope
/*28857*/         OPC_CheckChild1Type, MVT::i32,
/*28859*/         OPC_RecordChild2, // #1 = $rsrc
/*28860*/         OPC_RecordChild3, // #2 = $sampler
/*28861*/         OPC_RecordChild4, // #3 = $dmask
/*28862*/         OPC_RecordChild5, // #4 = $unorm
/*28863*/         OPC_RecordChild6, // #5 = $r128
/*28864*/         OPC_RecordChild7, // #6 = $da
/*28865*/         OPC_MoveChild, 8,
/*28867*/         OPC_RecordNode, // #7 = $glc
/*28868*/         OPC_MoveParent,
/*28869*/         OPC_MoveChild, 9,
/*28871*/         OPC_RecordNode, // #8 = $slc
/*28872*/         OPC_MoveParent,
/*28873*/         OPC_MoveChild, 10,
/*28875*/         OPC_RecordNode, // #9 = $tfe
/*28876*/         OPC_MoveParent,
/*28877*/         OPC_MoveChild, 11,
/*28879*/         OPC_RecordNode, // #10 = $lwe
/*28880*/         OPC_MoveParent,
/*28881*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28883*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28886*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28889*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28892*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28895*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28898*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28901*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28904*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28907*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6279:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28925*/       /*Scope*/ 68, /*->28994*/
/*28926*/         OPC_CheckChild1Type, MVT::v2i32,
/*28928*/         OPC_RecordChild2, // #1 = $rsrc
/*28929*/         OPC_RecordChild3, // #2 = $sampler
/*28930*/         OPC_RecordChild4, // #3 = $dmask
/*28931*/         OPC_RecordChild5, // #4 = $unorm
/*28932*/         OPC_RecordChild6, // #5 = $r128
/*28933*/         OPC_RecordChild7, // #6 = $da
/*28934*/         OPC_MoveChild, 8,
/*28936*/         OPC_RecordNode, // #7 = $glc
/*28937*/         OPC_MoveParent,
/*28938*/         OPC_MoveChild, 9,
/*28940*/         OPC_RecordNode, // #8 = $slc
/*28941*/         OPC_MoveParent,
/*28942*/         OPC_MoveChild, 10,
/*28944*/         OPC_RecordNode, // #9 = $tfe
/*28945*/         OPC_MoveParent,
/*28946*/         OPC_MoveChild, 11,
/*28948*/         OPC_RecordNode, // #10 = $lwe
/*28949*/         OPC_MoveParent,
/*28950*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28952*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28955*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28958*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28961*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28964*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28967*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28970*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28973*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28976*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6279:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28994*/       /*Scope*/ 68, /*->29063*/
/*28995*/         OPC_CheckChild1Type, MVT::v4i32,
/*28997*/         OPC_RecordChild2, // #1 = $rsrc
/*28998*/         OPC_RecordChild3, // #2 = $sampler
/*28999*/         OPC_RecordChild4, // #3 = $dmask
/*29000*/         OPC_RecordChild5, // #4 = $unorm
/*29001*/         OPC_RecordChild6, // #5 = $r128
/*29002*/         OPC_RecordChild7, // #6 = $da
/*29003*/         OPC_MoveChild, 8,
/*29005*/         OPC_RecordNode, // #7 = $glc
/*29006*/         OPC_MoveParent,
/*29007*/         OPC_MoveChild, 9,
/*29009*/         OPC_RecordNode, // #8 = $slc
/*29010*/         OPC_MoveParent,
/*29011*/         OPC_MoveChild, 10,
/*29013*/         OPC_RecordNode, // #9 = $tfe
/*29014*/         OPC_MoveParent,
/*29015*/         OPC_MoveChild, 11,
/*29017*/         OPC_RecordNode, // #10 = $lwe
/*29018*/         OPC_MoveParent,
/*29019*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29021*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29024*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29027*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29030*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29033*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29036*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29039*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29042*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29045*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6279:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29063*/       /*Scope*/ 68, /*->29132*/
/*29064*/         OPC_CheckChild1Type, MVT::v8i32,
/*29066*/         OPC_RecordChild2, // #1 = $rsrc
/*29067*/         OPC_RecordChild3, // #2 = $sampler
/*29068*/         OPC_RecordChild4, // #3 = $dmask
/*29069*/         OPC_RecordChild5, // #4 = $unorm
/*29070*/         OPC_RecordChild6, // #5 = $r128
/*29071*/         OPC_RecordChild7, // #6 = $da
/*29072*/         OPC_MoveChild, 8,
/*29074*/         OPC_RecordNode, // #7 = $glc
/*29075*/         OPC_MoveParent,
/*29076*/         OPC_MoveChild, 9,
/*29078*/         OPC_RecordNode, // #8 = $slc
/*29079*/         OPC_MoveParent,
/*29080*/         OPC_MoveChild, 10,
/*29082*/         OPC_RecordNode, // #9 = $tfe
/*29083*/         OPC_MoveParent,
/*29084*/         OPC_MoveChild, 11,
/*29086*/         OPC_RecordNode, // #10 = $lwe
/*29087*/         OPC_MoveParent,
/*29088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29090*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29093*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29096*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29099*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29102*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29105*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29108*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29111*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29114*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6279:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29132*/       /*Scope*/ 68, /*->29201*/
/*29133*/         OPC_CheckChild1Type, MVT::v16i32,
/*29135*/         OPC_RecordChild2, // #1 = $rsrc
/*29136*/         OPC_RecordChild3, // #2 = $sampler
/*29137*/         OPC_RecordChild4, // #3 = $dmask
/*29138*/         OPC_RecordChild5, // #4 = $unorm
/*29139*/         OPC_RecordChild6, // #5 = $r128
/*29140*/         OPC_RecordChild7, // #6 = $da
/*29141*/         OPC_MoveChild, 8,
/*29143*/         OPC_RecordNode, // #7 = $glc
/*29144*/         OPC_MoveParent,
/*29145*/         OPC_MoveChild, 9,
/*29147*/         OPC_RecordNode, // #8 = $slc
/*29148*/         OPC_MoveParent,
/*29149*/         OPC_MoveChild, 10,
/*29151*/         OPC_RecordNode, // #9 = $tfe
/*29152*/         OPC_MoveParent,
/*29153*/         OPC_MoveChild, 11,
/*29155*/         OPC_RecordNode, // #10 = $lwe
/*29156*/         OPC_MoveParent,
/*29157*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29159*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29162*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29165*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29168*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29171*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29174*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29177*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29180*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29183*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6279:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29201*/       0, /*End of Scope*/
/*29202*/     /*Scope*/ 95|128,2/*351*/, /*->29555*/
/*29204*/       OPC_CheckChild0Integer, 10|128,49/*6282*/, 
/*29207*/       OPC_RecordChild1, // #0 = $addr
/*29208*/       OPC_Scope, 68, /*->29278*/ // 5 children in Scope
/*29210*/         OPC_CheckChild1Type, MVT::i32,
/*29212*/         OPC_RecordChild2, // #1 = $rsrc
/*29213*/         OPC_RecordChild3, // #2 = $sampler
/*29214*/         OPC_RecordChild4, // #3 = $dmask
/*29215*/         OPC_RecordChild5, // #4 = $unorm
/*29216*/         OPC_RecordChild6, // #5 = $r128
/*29217*/         OPC_RecordChild7, // #6 = $da
/*29218*/         OPC_MoveChild, 8,
/*29220*/         OPC_RecordNode, // #7 = $glc
/*29221*/         OPC_MoveParent,
/*29222*/         OPC_MoveChild, 9,
/*29224*/         OPC_RecordNode, // #8 = $slc
/*29225*/         OPC_MoveParent,
/*29226*/         OPC_MoveChild, 10,
/*29228*/         OPC_RecordNode, // #9 = $tfe
/*29229*/         OPC_MoveParent,
/*29230*/         OPC_MoveChild, 11,
/*29232*/         OPC_RecordNode, // #10 = $lwe
/*29233*/         OPC_MoveParent,
/*29234*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29236*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29239*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29242*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29245*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29248*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29251*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29254*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29257*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29260*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6282:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29278*/       /*Scope*/ 68, /*->29347*/
/*29279*/         OPC_CheckChild1Type, MVT::v2i32,
/*29281*/         OPC_RecordChild2, // #1 = $rsrc
/*29282*/         OPC_RecordChild3, // #2 = $sampler
/*29283*/         OPC_RecordChild4, // #3 = $dmask
/*29284*/         OPC_RecordChild5, // #4 = $unorm
/*29285*/         OPC_RecordChild6, // #5 = $r128
/*29286*/         OPC_RecordChild7, // #6 = $da
/*29287*/         OPC_MoveChild, 8,
/*29289*/         OPC_RecordNode, // #7 = $glc
/*29290*/         OPC_MoveParent,
/*29291*/         OPC_MoveChild, 9,
/*29293*/         OPC_RecordNode, // #8 = $slc
/*29294*/         OPC_MoveParent,
/*29295*/         OPC_MoveChild, 10,
/*29297*/         OPC_RecordNode, // #9 = $tfe
/*29298*/         OPC_MoveParent,
/*29299*/         OPC_MoveChild, 11,
/*29301*/         OPC_RecordNode, // #10 = $lwe
/*29302*/         OPC_MoveParent,
/*29303*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29305*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29308*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29311*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29314*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29317*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29320*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29323*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29326*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29329*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6282:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29347*/       /*Scope*/ 68, /*->29416*/
/*29348*/         OPC_CheckChild1Type, MVT::v4i32,
/*29350*/         OPC_RecordChild2, // #1 = $rsrc
/*29351*/         OPC_RecordChild3, // #2 = $sampler
/*29352*/         OPC_RecordChild4, // #3 = $dmask
/*29353*/         OPC_RecordChild5, // #4 = $unorm
/*29354*/         OPC_RecordChild6, // #5 = $r128
/*29355*/         OPC_RecordChild7, // #6 = $da
/*29356*/         OPC_MoveChild, 8,
/*29358*/         OPC_RecordNode, // #7 = $glc
/*29359*/         OPC_MoveParent,
/*29360*/         OPC_MoveChild, 9,
/*29362*/         OPC_RecordNode, // #8 = $slc
/*29363*/         OPC_MoveParent,
/*29364*/         OPC_MoveChild, 10,
/*29366*/         OPC_RecordNode, // #9 = $tfe
/*29367*/         OPC_MoveParent,
/*29368*/         OPC_MoveChild, 11,
/*29370*/         OPC_RecordNode, // #10 = $lwe
/*29371*/         OPC_MoveParent,
/*29372*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29374*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29377*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29380*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29383*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29386*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29389*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29392*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29395*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29398*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6282:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29416*/       /*Scope*/ 68, /*->29485*/
/*29417*/         OPC_CheckChild1Type, MVT::v8i32,
/*29419*/         OPC_RecordChild2, // #1 = $rsrc
/*29420*/         OPC_RecordChild3, // #2 = $sampler
/*29421*/         OPC_RecordChild4, // #3 = $dmask
/*29422*/         OPC_RecordChild5, // #4 = $unorm
/*29423*/         OPC_RecordChild6, // #5 = $r128
/*29424*/         OPC_RecordChild7, // #6 = $da
/*29425*/         OPC_MoveChild, 8,
/*29427*/         OPC_RecordNode, // #7 = $glc
/*29428*/         OPC_MoveParent,
/*29429*/         OPC_MoveChild, 9,
/*29431*/         OPC_RecordNode, // #8 = $slc
/*29432*/         OPC_MoveParent,
/*29433*/         OPC_MoveChild, 10,
/*29435*/         OPC_RecordNode, // #9 = $tfe
/*29436*/         OPC_MoveParent,
/*29437*/         OPC_MoveChild, 11,
/*29439*/         OPC_RecordNode, // #10 = $lwe
/*29440*/         OPC_MoveParent,
/*29441*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29443*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29446*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29449*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29452*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29455*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29458*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29461*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29464*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29467*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6282:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29485*/       /*Scope*/ 68, /*->29554*/
/*29486*/         OPC_CheckChild1Type, MVT::v16i32,
/*29488*/         OPC_RecordChild2, // #1 = $rsrc
/*29489*/         OPC_RecordChild3, // #2 = $sampler
/*29490*/         OPC_RecordChild4, // #3 = $dmask
/*29491*/         OPC_RecordChild5, // #4 = $unorm
/*29492*/         OPC_RecordChild6, // #5 = $r128
/*29493*/         OPC_RecordChild7, // #6 = $da
/*29494*/         OPC_MoveChild, 8,
/*29496*/         OPC_RecordNode, // #7 = $glc
/*29497*/         OPC_MoveParent,
/*29498*/         OPC_MoveChild, 9,
/*29500*/         OPC_RecordNode, // #8 = $slc
/*29501*/         OPC_MoveParent,
/*29502*/         OPC_MoveChild, 10,
/*29504*/         OPC_RecordNode, // #9 = $tfe
/*29505*/         OPC_MoveParent,
/*29506*/         OPC_MoveChild, 11,
/*29508*/         OPC_RecordNode, // #10 = $lwe
/*29509*/         OPC_MoveParent,
/*29510*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29512*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29515*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29518*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29521*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29524*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29527*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29530*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29533*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29536*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6282:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29554*/       0, /*End of Scope*/
/*29555*/     /*Scope*/ 95|128,2/*351*/, /*->29908*/
/*29557*/       OPC_CheckChild0Integer, 124|128,48/*6268*/, 
/*29560*/       OPC_RecordChild1, // #0 = $addr
/*29561*/       OPC_Scope, 68, /*->29631*/ // 5 children in Scope
/*29563*/         OPC_CheckChild1Type, MVT::i32,
/*29565*/         OPC_RecordChild2, // #1 = $rsrc
/*29566*/         OPC_RecordChild3, // #2 = $sampler
/*29567*/         OPC_RecordChild4, // #3 = $dmask
/*29568*/         OPC_RecordChild5, // #4 = $unorm
/*29569*/         OPC_RecordChild6, // #5 = $r128
/*29570*/         OPC_RecordChild7, // #6 = $da
/*29571*/         OPC_MoveChild, 8,
/*29573*/         OPC_RecordNode, // #7 = $glc
/*29574*/         OPC_MoveParent,
/*29575*/         OPC_MoveChild, 9,
/*29577*/         OPC_RecordNode, // #8 = $slc
/*29578*/         OPC_MoveParent,
/*29579*/         OPC_MoveChild, 10,
/*29581*/         OPC_RecordNode, // #9 = $tfe
/*29582*/         OPC_MoveParent,
/*29583*/         OPC_MoveChild, 11,
/*29585*/         OPC_RecordNode, // #10 = $lwe
/*29586*/         OPC_MoveParent,
/*29587*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29589*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29592*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29595*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29598*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29601*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29604*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29607*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29610*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29613*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6268:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29631*/       /*Scope*/ 68, /*->29700*/
/*29632*/         OPC_CheckChild1Type, MVT::v2i32,
/*29634*/         OPC_RecordChild2, // #1 = $rsrc
/*29635*/         OPC_RecordChild3, // #2 = $sampler
/*29636*/         OPC_RecordChild4, // #3 = $dmask
/*29637*/         OPC_RecordChild5, // #4 = $unorm
/*29638*/         OPC_RecordChild6, // #5 = $r128
/*29639*/         OPC_RecordChild7, // #6 = $da
/*29640*/         OPC_MoveChild, 8,
/*29642*/         OPC_RecordNode, // #7 = $glc
/*29643*/         OPC_MoveParent,
/*29644*/         OPC_MoveChild, 9,
/*29646*/         OPC_RecordNode, // #8 = $slc
/*29647*/         OPC_MoveParent,
/*29648*/         OPC_MoveChild, 10,
/*29650*/         OPC_RecordNode, // #9 = $tfe
/*29651*/         OPC_MoveParent,
/*29652*/         OPC_MoveChild, 11,
/*29654*/         OPC_RecordNode, // #10 = $lwe
/*29655*/         OPC_MoveParent,
/*29656*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29658*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29661*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29664*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29667*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29670*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29673*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29676*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29679*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29682*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6268:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29700*/       /*Scope*/ 68, /*->29769*/
/*29701*/         OPC_CheckChild1Type, MVT::v4i32,
/*29703*/         OPC_RecordChild2, // #1 = $rsrc
/*29704*/         OPC_RecordChild3, // #2 = $sampler
/*29705*/         OPC_RecordChild4, // #3 = $dmask
/*29706*/         OPC_RecordChild5, // #4 = $unorm
/*29707*/         OPC_RecordChild6, // #5 = $r128
/*29708*/         OPC_RecordChild7, // #6 = $da
/*29709*/         OPC_MoveChild, 8,
/*29711*/         OPC_RecordNode, // #7 = $glc
/*29712*/         OPC_MoveParent,
/*29713*/         OPC_MoveChild, 9,
/*29715*/         OPC_RecordNode, // #8 = $slc
/*29716*/         OPC_MoveParent,
/*29717*/         OPC_MoveChild, 10,
/*29719*/         OPC_RecordNode, // #9 = $tfe
/*29720*/         OPC_MoveParent,
/*29721*/         OPC_MoveChild, 11,
/*29723*/         OPC_RecordNode, // #10 = $lwe
/*29724*/         OPC_MoveParent,
/*29725*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29727*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29730*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29733*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29736*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29739*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29742*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29745*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29748*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29751*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6268:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29769*/       /*Scope*/ 68, /*->29838*/
/*29770*/         OPC_CheckChild1Type, MVT::v8i32,
/*29772*/         OPC_RecordChild2, // #1 = $rsrc
/*29773*/         OPC_RecordChild3, // #2 = $sampler
/*29774*/         OPC_RecordChild4, // #3 = $dmask
/*29775*/         OPC_RecordChild5, // #4 = $unorm
/*29776*/         OPC_RecordChild6, // #5 = $r128
/*29777*/         OPC_RecordChild7, // #6 = $da
/*29778*/         OPC_MoveChild, 8,
/*29780*/         OPC_RecordNode, // #7 = $glc
/*29781*/         OPC_MoveParent,
/*29782*/         OPC_MoveChild, 9,
/*29784*/         OPC_RecordNode, // #8 = $slc
/*29785*/         OPC_MoveParent,
/*29786*/         OPC_MoveChild, 10,
/*29788*/         OPC_RecordNode, // #9 = $tfe
/*29789*/         OPC_MoveParent,
/*29790*/         OPC_MoveChild, 11,
/*29792*/         OPC_RecordNode, // #10 = $lwe
/*29793*/         OPC_MoveParent,
/*29794*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29796*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29799*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29802*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29805*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29808*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29811*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29814*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29817*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29820*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6268:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29838*/       /*Scope*/ 68, /*->29907*/
/*29839*/         OPC_CheckChild1Type, MVT::v16i32,
/*29841*/         OPC_RecordChild2, // #1 = $rsrc
/*29842*/         OPC_RecordChild3, // #2 = $sampler
/*29843*/         OPC_RecordChild4, // #3 = $dmask
/*29844*/         OPC_RecordChild5, // #4 = $unorm
/*29845*/         OPC_RecordChild6, // #5 = $r128
/*29846*/         OPC_RecordChild7, // #6 = $da
/*29847*/         OPC_MoveChild, 8,
/*29849*/         OPC_RecordNode, // #7 = $glc
/*29850*/         OPC_MoveParent,
/*29851*/         OPC_MoveChild, 9,
/*29853*/         OPC_RecordNode, // #8 = $slc
/*29854*/         OPC_MoveParent,
/*29855*/         OPC_MoveChild, 10,
/*29857*/         OPC_RecordNode, // #9 = $tfe
/*29858*/         OPC_MoveParent,
/*29859*/         OPC_MoveChild, 11,
/*29861*/         OPC_RecordNode, // #10 = $lwe
/*29862*/         OPC_MoveParent,
/*29863*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29865*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29868*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29871*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29874*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29877*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29880*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29883*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29886*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6268:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29907*/       0, /*End of Scope*/
/*29908*/     /*Scope*/ 95|128,2/*351*/, /*->30261*/
/*29910*/       OPC_CheckChild0Integer, 125|128,48/*6269*/, 
/*29913*/       OPC_RecordChild1, // #0 = $addr
/*29914*/       OPC_Scope, 68, /*->29984*/ // 5 children in Scope
/*29916*/         OPC_CheckChild1Type, MVT::i32,
/*29918*/         OPC_RecordChild2, // #1 = $rsrc
/*29919*/         OPC_RecordChild3, // #2 = $sampler
/*29920*/         OPC_RecordChild4, // #3 = $dmask
/*29921*/         OPC_RecordChild5, // #4 = $unorm
/*29922*/         OPC_RecordChild6, // #5 = $r128
/*29923*/         OPC_RecordChild7, // #6 = $da
/*29924*/         OPC_MoveChild, 8,
/*29926*/         OPC_RecordNode, // #7 = $glc
/*29927*/         OPC_MoveParent,
/*29928*/         OPC_MoveChild, 9,
/*29930*/         OPC_RecordNode, // #8 = $slc
/*29931*/         OPC_MoveParent,
/*29932*/         OPC_MoveChild, 10,
/*29934*/         OPC_RecordNode, // #9 = $tfe
/*29935*/         OPC_MoveParent,
/*29936*/         OPC_MoveChild, 11,
/*29938*/         OPC_RecordNode, // #10 = $lwe
/*29939*/         OPC_MoveParent,
/*29940*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29942*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29945*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29948*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29951*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29954*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29957*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29960*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29963*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29966*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6269:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29984*/       /*Scope*/ 68, /*->30053*/
/*29985*/         OPC_CheckChild1Type, MVT::v2i32,
/*29987*/         OPC_RecordChild2, // #1 = $rsrc
/*29988*/         OPC_RecordChild3, // #2 = $sampler
/*29989*/         OPC_RecordChild4, // #3 = $dmask
/*29990*/         OPC_RecordChild5, // #4 = $unorm
/*29991*/         OPC_RecordChild6, // #5 = $r128
/*29992*/         OPC_RecordChild7, // #6 = $da
/*29993*/         OPC_MoveChild, 8,
/*29995*/         OPC_RecordNode, // #7 = $glc
/*29996*/         OPC_MoveParent,
/*29997*/         OPC_MoveChild, 9,
/*29999*/         OPC_RecordNode, // #8 = $slc
/*30000*/         OPC_MoveParent,
/*30001*/         OPC_MoveChild, 10,
/*30003*/         OPC_RecordNode, // #9 = $tfe
/*30004*/         OPC_MoveParent,
/*30005*/         OPC_MoveChild, 11,
/*30007*/         OPC_RecordNode, // #10 = $lwe
/*30008*/         OPC_MoveParent,
/*30009*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30011*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30014*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30017*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30020*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30023*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30026*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30029*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30032*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30035*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6269:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30053*/       /*Scope*/ 68, /*->30122*/
/*30054*/         OPC_CheckChild1Type, MVT::v4i32,
/*30056*/         OPC_RecordChild2, // #1 = $rsrc
/*30057*/         OPC_RecordChild3, // #2 = $sampler
/*30058*/         OPC_RecordChild4, // #3 = $dmask
/*30059*/         OPC_RecordChild5, // #4 = $unorm
/*30060*/         OPC_RecordChild6, // #5 = $r128
/*30061*/         OPC_RecordChild7, // #6 = $da
/*30062*/         OPC_MoveChild, 8,
/*30064*/         OPC_RecordNode, // #7 = $glc
/*30065*/         OPC_MoveParent,
/*30066*/         OPC_MoveChild, 9,
/*30068*/         OPC_RecordNode, // #8 = $slc
/*30069*/         OPC_MoveParent,
/*30070*/         OPC_MoveChild, 10,
/*30072*/         OPC_RecordNode, // #9 = $tfe
/*30073*/         OPC_MoveParent,
/*30074*/         OPC_MoveChild, 11,
/*30076*/         OPC_RecordNode, // #10 = $lwe
/*30077*/         OPC_MoveParent,
/*30078*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30080*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30083*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30086*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30089*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30092*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30095*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30098*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30101*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30104*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6269:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30122*/       /*Scope*/ 68, /*->30191*/
/*30123*/         OPC_CheckChild1Type, MVT::v8i32,
/*30125*/         OPC_RecordChild2, // #1 = $rsrc
/*30126*/         OPC_RecordChild3, // #2 = $sampler
/*30127*/         OPC_RecordChild4, // #3 = $dmask
/*30128*/         OPC_RecordChild5, // #4 = $unorm
/*30129*/         OPC_RecordChild6, // #5 = $r128
/*30130*/         OPC_RecordChild7, // #6 = $da
/*30131*/         OPC_MoveChild, 8,
/*30133*/         OPC_RecordNode, // #7 = $glc
/*30134*/         OPC_MoveParent,
/*30135*/         OPC_MoveChild, 9,
/*30137*/         OPC_RecordNode, // #8 = $slc
/*30138*/         OPC_MoveParent,
/*30139*/         OPC_MoveChild, 10,
/*30141*/         OPC_RecordNode, // #9 = $tfe
/*30142*/         OPC_MoveParent,
/*30143*/         OPC_MoveChild, 11,
/*30145*/         OPC_RecordNode, // #10 = $lwe
/*30146*/         OPC_MoveParent,
/*30147*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30149*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30152*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30155*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30158*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30161*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30164*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30167*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30170*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30173*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6269:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30191*/       /*Scope*/ 68, /*->30260*/
/*30192*/         OPC_CheckChild1Type, MVT::v16i32,
/*30194*/         OPC_RecordChild2, // #1 = $rsrc
/*30195*/         OPC_RecordChild3, // #2 = $sampler
/*30196*/         OPC_RecordChild4, // #3 = $dmask
/*30197*/         OPC_RecordChild5, // #4 = $unorm
/*30198*/         OPC_RecordChild6, // #5 = $r128
/*30199*/         OPC_RecordChild7, // #6 = $da
/*30200*/         OPC_MoveChild, 8,
/*30202*/         OPC_RecordNode, // #7 = $glc
/*30203*/         OPC_MoveParent,
/*30204*/         OPC_MoveChild, 9,
/*30206*/         OPC_RecordNode, // #8 = $slc
/*30207*/         OPC_MoveParent,
/*30208*/         OPC_MoveChild, 10,
/*30210*/         OPC_RecordNode, // #9 = $tfe
/*30211*/         OPC_MoveParent,
/*30212*/         OPC_MoveChild, 11,
/*30214*/         OPC_RecordNode, // #10 = $lwe
/*30215*/         OPC_MoveParent,
/*30216*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30218*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30221*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30224*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30227*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30230*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30233*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30236*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30239*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30242*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6269:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30260*/       0, /*End of Scope*/
/*30261*/     /*Scope*/ 95|128,2/*351*/, /*->30614*/
/*30263*/       OPC_CheckChild0Integer, 12|128,49/*6284*/, 
/*30266*/       OPC_RecordChild1, // #0 = $addr
/*30267*/       OPC_Scope, 68, /*->30337*/ // 5 children in Scope
/*30269*/         OPC_CheckChild1Type, MVT::i32,
/*30271*/         OPC_RecordChild2, // #1 = $rsrc
/*30272*/         OPC_RecordChild3, // #2 = $sampler
/*30273*/         OPC_RecordChild4, // #3 = $dmask
/*30274*/         OPC_RecordChild5, // #4 = $unorm
/*30275*/         OPC_RecordChild6, // #5 = $r128
/*30276*/         OPC_RecordChild7, // #6 = $da
/*30277*/         OPC_MoveChild, 8,
/*30279*/         OPC_RecordNode, // #7 = $glc
/*30280*/         OPC_MoveParent,
/*30281*/         OPC_MoveChild, 9,
/*30283*/         OPC_RecordNode, // #8 = $slc
/*30284*/         OPC_MoveParent,
/*30285*/         OPC_MoveChild, 10,
/*30287*/         OPC_RecordNode, // #9 = $tfe
/*30288*/         OPC_MoveParent,
/*30289*/         OPC_MoveChild, 11,
/*30291*/         OPC_RecordNode, // #10 = $lwe
/*30292*/         OPC_MoveParent,
/*30293*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30295*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30298*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30301*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30304*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30307*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30310*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30313*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30316*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30319*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6284:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30337*/       /*Scope*/ 68, /*->30406*/
/*30338*/         OPC_CheckChild1Type, MVT::v2i32,
/*30340*/         OPC_RecordChild2, // #1 = $rsrc
/*30341*/         OPC_RecordChild3, // #2 = $sampler
/*30342*/         OPC_RecordChild4, // #3 = $dmask
/*30343*/         OPC_RecordChild5, // #4 = $unorm
/*30344*/         OPC_RecordChild6, // #5 = $r128
/*30345*/         OPC_RecordChild7, // #6 = $da
/*30346*/         OPC_MoveChild, 8,
/*30348*/         OPC_RecordNode, // #7 = $glc
/*30349*/         OPC_MoveParent,
/*30350*/         OPC_MoveChild, 9,
/*30352*/         OPC_RecordNode, // #8 = $slc
/*30353*/         OPC_MoveParent,
/*30354*/         OPC_MoveChild, 10,
/*30356*/         OPC_RecordNode, // #9 = $tfe
/*30357*/         OPC_MoveParent,
/*30358*/         OPC_MoveChild, 11,
/*30360*/         OPC_RecordNode, // #10 = $lwe
/*30361*/         OPC_MoveParent,
/*30362*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30364*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30367*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30370*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30373*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30376*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30379*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30382*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30385*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30388*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6284:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30406*/       /*Scope*/ 68, /*->30475*/
/*30407*/         OPC_CheckChild1Type, MVT::v4i32,
/*30409*/         OPC_RecordChild2, // #1 = $rsrc
/*30410*/         OPC_RecordChild3, // #2 = $sampler
/*30411*/         OPC_RecordChild4, // #3 = $dmask
/*30412*/         OPC_RecordChild5, // #4 = $unorm
/*30413*/         OPC_RecordChild6, // #5 = $r128
/*30414*/         OPC_RecordChild7, // #6 = $da
/*30415*/         OPC_MoveChild, 8,
/*30417*/         OPC_RecordNode, // #7 = $glc
/*30418*/         OPC_MoveParent,
/*30419*/         OPC_MoveChild, 9,
/*30421*/         OPC_RecordNode, // #8 = $slc
/*30422*/         OPC_MoveParent,
/*30423*/         OPC_MoveChild, 10,
/*30425*/         OPC_RecordNode, // #9 = $tfe
/*30426*/         OPC_MoveParent,
/*30427*/         OPC_MoveChild, 11,
/*30429*/         OPC_RecordNode, // #10 = $lwe
/*30430*/         OPC_MoveParent,
/*30431*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30433*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30436*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30439*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30442*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30445*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30448*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30451*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30454*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30457*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6284:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30475*/       /*Scope*/ 68, /*->30544*/
/*30476*/         OPC_CheckChild1Type, MVT::v8i32,
/*30478*/         OPC_RecordChild2, // #1 = $rsrc
/*30479*/         OPC_RecordChild3, // #2 = $sampler
/*30480*/         OPC_RecordChild4, // #3 = $dmask
/*30481*/         OPC_RecordChild5, // #4 = $unorm
/*30482*/         OPC_RecordChild6, // #5 = $r128
/*30483*/         OPC_RecordChild7, // #6 = $da
/*30484*/         OPC_MoveChild, 8,
/*30486*/         OPC_RecordNode, // #7 = $glc
/*30487*/         OPC_MoveParent,
/*30488*/         OPC_MoveChild, 9,
/*30490*/         OPC_RecordNode, // #8 = $slc
/*30491*/         OPC_MoveParent,
/*30492*/         OPC_MoveChild, 10,
/*30494*/         OPC_RecordNode, // #9 = $tfe
/*30495*/         OPC_MoveParent,
/*30496*/         OPC_MoveChild, 11,
/*30498*/         OPC_RecordNode, // #10 = $lwe
/*30499*/         OPC_MoveParent,
/*30500*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30502*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30505*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30508*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30511*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30514*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30517*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30520*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30523*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30526*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6284:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30544*/       /*Scope*/ 68, /*->30613*/
/*30545*/         OPC_CheckChild1Type, MVT::v16i32,
/*30547*/         OPC_RecordChild2, // #1 = $rsrc
/*30548*/         OPC_RecordChild3, // #2 = $sampler
/*30549*/         OPC_RecordChild4, // #3 = $dmask
/*30550*/         OPC_RecordChild5, // #4 = $unorm
/*30551*/         OPC_RecordChild6, // #5 = $r128
/*30552*/         OPC_RecordChild7, // #6 = $da
/*30553*/         OPC_MoveChild, 8,
/*30555*/         OPC_RecordNode, // #7 = $glc
/*30556*/         OPC_MoveParent,
/*30557*/         OPC_MoveChild, 9,
/*30559*/         OPC_RecordNode, // #8 = $slc
/*30560*/         OPC_MoveParent,
/*30561*/         OPC_MoveChild, 10,
/*30563*/         OPC_RecordNode, // #9 = $tfe
/*30564*/         OPC_MoveParent,
/*30565*/         OPC_MoveChild, 11,
/*30567*/         OPC_RecordNode, // #10 = $lwe
/*30568*/         OPC_MoveParent,
/*30569*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30571*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30574*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30577*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30580*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30583*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30586*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30589*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30592*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30595*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6284:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30613*/       0, /*End of Scope*/
/*30614*/     /*Scope*/ 95|128,2/*351*/, /*->30967*/
/*30616*/       OPC_CheckChild0Integer, 0|128,49/*6272*/, 
/*30619*/       OPC_RecordChild1, // #0 = $addr
/*30620*/       OPC_Scope, 68, /*->30690*/ // 5 children in Scope
/*30622*/         OPC_CheckChild1Type, MVT::i32,
/*30624*/         OPC_RecordChild2, // #1 = $rsrc
/*30625*/         OPC_RecordChild3, // #2 = $sampler
/*30626*/         OPC_RecordChild4, // #3 = $dmask
/*30627*/         OPC_RecordChild5, // #4 = $unorm
/*30628*/         OPC_RecordChild6, // #5 = $r128
/*30629*/         OPC_RecordChild7, // #6 = $da
/*30630*/         OPC_MoveChild, 8,
/*30632*/         OPC_RecordNode, // #7 = $glc
/*30633*/         OPC_MoveParent,
/*30634*/         OPC_MoveChild, 9,
/*30636*/         OPC_RecordNode, // #8 = $slc
/*30637*/         OPC_MoveParent,
/*30638*/         OPC_MoveChild, 10,
/*30640*/         OPC_RecordNode, // #9 = $tfe
/*30641*/         OPC_MoveParent,
/*30642*/         OPC_MoveChild, 11,
/*30644*/         OPC_RecordNode, // #10 = $lwe
/*30645*/         OPC_MoveParent,
/*30646*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30648*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30651*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30654*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30657*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30660*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30663*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30666*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30669*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30672*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6272:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30690*/       /*Scope*/ 68, /*->30759*/
/*30691*/         OPC_CheckChild1Type, MVT::v2i32,
/*30693*/         OPC_RecordChild2, // #1 = $rsrc
/*30694*/         OPC_RecordChild3, // #2 = $sampler
/*30695*/         OPC_RecordChild4, // #3 = $dmask
/*30696*/         OPC_RecordChild5, // #4 = $unorm
/*30697*/         OPC_RecordChild6, // #5 = $r128
/*30698*/         OPC_RecordChild7, // #6 = $da
/*30699*/         OPC_MoveChild, 8,
/*30701*/         OPC_RecordNode, // #7 = $glc
/*30702*/         OPC_MoveParent,
/*30703*/         OPC_MoveChild, 9,
/*30705*/         OPC_RecordNode, // #8 = $slc
/*30706*/         OPC_MoveParent,
/*30707*/         OPC_MoveChild, 10,
/*30709*/         OPC_RecordNode, // #9 = $tfe
/*30710*/         OPC_MoveParent,
/*30711*/         OPC_MoveChild, 11,
/*30713*/         OPC_RecordNode, // #10 = $lwe
/*30714*/         OPC_MoveParent,
/*30715*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30717*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30720*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30723*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30726*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30729*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30732*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30735*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30738*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30741*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6272:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30759*/       /*Scope*/ 68, /*->30828*/
/*30760*/         OPC_CheckChild1Type, MVT::v4i32,
/*30762*/         OPC_RecordChild2, // #1 = $rsrc
/*30763*/         OPC_RecordChild3, // #2 = $sampler
/*30764*/         OPC_RecordChild4, // #3 = $dmask
/*30765*/         OPC_RecordChild5, // #4 = $unorm
/*30766*/         OPC_RecordChild6, // #5 = $r128
/*30767*/         OPC_RecordChild7, // #6 = $da
/*30768*/         OPC_MoveChild, 8,
/*30770*/         OPC_RecordNode, // #7 = $glc
/*30771*/         OPC_MoveParent,
/*30772*/         OPC_MoveChild, 9,
/*30774*/         OPC_RecordNode, // #8 = $slc
/*30775*/         OPC_MoveParent,
/*30776*/         OPC_MoveChild, 10,
/*30778*/         OPC_RecordNode, // #9 = $tfe
/*30779*/         OPC_MoveParent,
/*30780*/         OPC_MoveChild, 11,
/*30782*/         OPC_RecordNode, // #10 = $lwe
/*30783*/         OPC_MoveParent,
/*30784*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30786*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30789*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30792*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30795*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30798*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30801*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30804*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30807*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30810*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6272:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30828*/       /*Scope*/ 68, /*->30897*/
/*30829*/         OPC_CheckChild1Type, MVT::v8i32,
/*30831*/         OPC_RecordChild2, // #1 = $rsrc
/*30832*/         OPC_RecordChild3, // #2 = $sampler
/*30833*/         OPC_RecordChild4, // #3 = $dmask
/*30834*/         OPC_RecordChild5, // #4 = $unorm
/*30835*/         OPC_RecordChild6, // #5 = $r128
/*30836*/         OPC_RecordChild7, // #6 = $da
/*30837*/         OPC_MoveChild, 8,
/*30839*/         OPC_RecordNode, // #7 = $glc
/*30840*/         OPC_MoveParent,
/*30841*/         OPC_MoveChild, 9,
/*30843*/         OPC_RecordNode, // #8 = $slc
/*30844*/         OPC_MoveParent,
/*30845*/         OPC_MoveChild, 10,
/*30847*/         OPC_RecordNode, // #9 = $tfe
/*30848*/         OPC_MoveParent,
/*30849*/         OPC_MoveChild, 11,
/*30851*/         OPC_RecordNode, // #10 = $lwe
/*30852*/         OPC_MoveParent,
/*30853*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30855*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30858*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30861*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30864*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30867*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30870*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30873*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30876*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30879*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6272:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30897*/       /*Scope*/ 68, /*->30966*/
/*30898*/         OPC_CheckChild1Type, MVT::v16i32,
/*30900*/         OPC_RecordChild2, // #1 = $rsrc
/*30901*/         OPC_RecordChild3, // #2 = $sampler
/*30902*/         OPC_RecordChild4, // #3 = $dmask
/*30903*/         OPC_RecordChild5, // #4 = $unorm
/*30904*/         OPC_RecordChild6, // #5 = $r128
/*30905*/         OPC_RecordChild7, // #6 = $da
/*30906*/         OPC_MoveChild, 8,
/*30908*/         OPC_RecordNode, // #7 = $glc
/*30909*/         OPC_MoveParent,
/*30910*/         OPC_MoveChild, 9,
/*30912*/         OPC_RecordNode, // #8 = $slc
/*30913*/         OPC_MoveParent,
/*30914*/         OPC_MoveChild, 10,
/*30916*/         OPC_RecordNode, // #9 = $tfe
/*30917*/         OPC_MoveParent,
/*30918*/         OPC_MoveChild, 11,
/*30920*/         OPC_RecordNode, // #10 = $lwe
/*30921*/         OPC_MoveParent,
/*30922*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30924*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30927*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30930*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30933*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30936*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30939*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30942*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30945*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30948*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6272:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30966*/       0, /*End of Scope*/
/*30967*/     /*Scope*/ 95|128,2/*351*/, /*->31320*/
/*30969*/       OPC_CheckChild0Integer, 1|128,49/*6273*/, 
/*30972*/       OPC_RecordChild1, // #0 = $addr
/*30973*/       OPC_Scope, 68, /*->31043*/ // 5 children in Scope
/*30975*/         OPC_CheckChild1Type, MVT::i32,
/*30977*/         OPC_RecordChild2, // #1 = $rsrc
/*30978*/         OPC_RecordChild3, // #2 = $sampler
/*30979*/         OPC_RecordChild4, // #3 = $dmask
/*30980*/         OPC_RecordChild5, // #4 = $unorm
/*30981*/         OPC_RecordChild6, // #5 = $r128
/*30982*/         OPC_RecordChild7, // #6 = $da
/*30983*/         OPC_MoveChild, 8,
/*30985*/         OPC_RecordNode, // #7 = $glc
/*30986*/         OPC_MoveParent,
/*30987*/         OPC_MoveChild, 9,
/*30989*/         OPC_RecordNode, // #8 = $slc
/*30990*/         OPC_MoveParent,
/*30991*/         OPC_MoveChild, 10,
/*30993*/         OPC_RecordNode, // #9 = $tfe
/*30994*/         OPC_MoveParent,
/*30995*/         OPC_MoveChild, 11,
/*30997*/         OPC_RecordNode, // #10 = $lwe
/*30998*/         OPC_MoveParent,
/*30999*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31001*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31004*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31007*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31010*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31013*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31016*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31019*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31022*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31025*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6273:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31043*/       /*Scope*/ 68, /*->31112*/
/*31044*/         OPC_CheckChild1Type, MVT::v2i32,
/*31046*/         OPC_RecordChild2, // #1 = $rsrc
/*31047*/         OPC_RecordChild3, // #2 = $sampler
/*31048*/         OPC_RecordChild4, // #3 = $dmask
/*31049*/         OPC_RecordChild5, // #4 = $unorm
/*31050*/         OPC_RecordChild6, // #5 = $r128
/*31051*/         OPC_RecordChild7, // #6 = $da
/*31052*/         OPC_MoveChild, 8,
/*31054*/         OPC_RecordNode, // #7 = $glc
/*31055*/         OPC_MoveParent,
/*31056*/         OPC_MoveChild, 9,
/*31058*/         OPC_RecordNode, // #8 = $slc
/*31059*/         OPC_MoveParent,
/*31060*/         OPC_MoveChild, 10,
/*31062*/         OPC_RecordNode, // #9 = $tfe
/*31063*/         OPC_MoveParent,
/*31064*/         OPC_MoveChild, 11,
/*31066*/         OPC_RecordNode, // #10 = $lwe
/*31067*/         OPC_MoveParent,
/*31068*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31070*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31073*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31076*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31079*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31082*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31085*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31088*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31091*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31094*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6273:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31112*/       /*Scope*/ 68, /*->31181*/
/*31113*/         OPC_CheckChild1Type, MVT::v4i32,
/*31115*/         OPC_RecordChild2, // #1 = $rsrc
/*31116*/         OPC_RecordChild3, // #2 = $sampler
/*31117*/         OPC_RecordChild4, // #3 = $dmask
/*31118*/         OPC_RecordChild5, // #4 = $unorm
/*31119*/         OPC_RecordChild6, // #5 = $r128
/*31120*/         OPC_RecordChild7, // #6 = $da
/*31121*/         OPC_MoveChild, 8,
/*31123*/         OPC_RecordNode, // #7 = $glc
/*31124*/         OPC_MoveParent,
/*31125*/         OPC_MoveChild, 9,
/*31127*/         OPC_RecordNode, // #8 = $slc
/*31128*/         OPC_MoveParent,
/*31129*/         OPC_MoveChild, 10,
/*31131*/         OPC_RecordNode, // #9 = $tfe
/*31132*/         OPC_MoveParent,
/*31133*/         OPC_MoveChild, 11,
/*31135*/         OPC_RecordNode, // #10 = $lwe
/*31136*/         OPC_MoveParent,
/*31137*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31139*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31142*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31145*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31148*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31151*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31154*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31157*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31160*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31163*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6273:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31181*/       /*Scope*/ 68, /*->31250*/
/*31182*/         OPC_CheckChild1Type, MVT::v8i32,
/*31184*/         OPC_RecordChild2, // #1 = $rsrc
/*31185*/         OPC_RecordChild3, // #2 = $sampler
/*31186*/         OPC_RecordChild4, // #3 = $dmask
/*31187*/         OPC_RecordChild5, // #4 = $unorm
/*31188*/         OPC_RecordChild6, // #5 = $r128
/*31189*/         OPC_RecordChild7, // #6 = $da
/*31190*/         OPC_MoveChild, 8,
/*31192*/         OPC_RecordNode, // #7 = $glc
/*31193*/         OPC_MoveParent,
/*31194*/         OPC_MoveChild, 9,
/*31196*/         OPC_RecordNode, // #8 = $slc
/*31197*/         OPC_MoveParent,
/*31198*/         OPC_MoveChild, 10,
/*31200*/         OPC_RecordNode, // #9 = $tfe
/*31201*/         OPC_MoveParent,
/*31202*/         OPC_MoveChild, 11,
/*31204*/         OPC_RecordNode, // #10 = $lwe
/*31205*/         OPC_MoveParent,
/*31206*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31208*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31211*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31214*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31217*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31220*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31223*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31226*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31229*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31232*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6273:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31250*/       /*Scope*/ 68, /*->31319*/
/*31251*/         OPC_CheckChild1Type, MVT::v16i32,
/*31253*/         OPC_RecordChild2, // #1 = $rsrc
/*31254*/         OPC_RecordChild3, // #2 = $sampler
/*31255*/         OPC_RecordChild4, // #3 = $dmask
/*31256*/         OPC_RecordChild5, // #4 = $unorm
/*31257*/         OPC_RecordChild6, // #5 = $r128
/*31258*/         OPC_RecordChild7, // #6 = $da
/*31259*/         OPC_MoveChild, 8,
/*31261*/         OPC_RecordNode, // #7 = $glc
/*31262*/         OPC_MoveParent,
/*31263*/         OPC_MoveChild, 9,
/*31265*/         OPC_RecordNode, // #8 = $slc
/*31266*/         OPC_MoveParent,
/*31267*/         OPC_MoveChild, 10,
/*31269*/         OPC_RecordNode, // #9 = $tfe
/*31270*/         OPC_MoveParent,
/*31271*/         OPC_MoveChild, 11,
/*31273*/         OPC_RecordNode, // #10 = $lwe
/*31274*/         OPC_MoveParent,
/*31275*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31277*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31280*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31283*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31286*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31289*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31292*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31295*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31298*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31301*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6273:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31319*/       0, /*End of Scope*/
/*31320*/     /*Scope*/ 95|128,2/*351*/, /*->31673*/
/*31322*/       OPC_CheckChild0Integer, 29|128,49/*6301*/, 
/*31325*/       OPC_RecordChild1, // #0 = $addr
/*31326*/       OPC_Scope, 68, /*->31396*/ // 5 children in Scope
/*31328*/         OPC_CheckChild1Type, MVT::i32,
/*31330*/         OPC_RecordChild2, // #1 = $rsrc
/*31331*/         OPC_RecordChild3, // #2 = $sampler
/*31332*/         OPC_RecordChild4, // #3 = $dmask
/*31333*/         OPC_RecordChild5, // #4 = $unorm
/*31334*/         OPC_RecordChild6, // #5 = $r128
/*31335*/         OPC_RecordChild7, // #6 = $da
/*31336*/         OPC_MoveChild, 8,
/*31338*/         OPC_RecordNode, // #7 = $glc
/*31339*/         OPC_MoveParent,
/*31340*/         OPC_MoveChild, 9,
/*31342*/         OPC_RecordNode, // #8 = $slc
/*31343*/         OPC_MoveParent,
/*31344*/         OPC_MoveChild, 10,
/*31346*/         OPC_RecordNode, // #9 = $tfe
/*31347*/         OPC_MoveParent,
/*31348*/         OPC_MoveChild, 11,
/*31350*/         OPC_RecordNode, // #10 = $lwe
/*31351*/         OPC_MoveParent,
/*31352*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31354*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31357*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31360*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31363*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31366*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31369*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31372*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31375*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31378*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6301:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31396*/       /*Scope*/ 68, /*->31465*/
/*31397*/         OPC_CheckChild1Type, MVT::v2i32,
/*31399*/         OPC_RecordChild2, // #1 = $rsrc
/*31400*/         OPC_RecordChild3, // #2 = $sampler
/*31401*/         OPC_RecordChild4, // #3 = $dmask
/*31402*/         OPC_RecordChild5, // #4 = $unorm
/*31403*/         OPC_RecordChild6, // #5 = $r128
/*31404*/         OPC_RecordChild7, // #6 = $da
/*31405*/         OPC_MoveChild, 8,
/*31407*/         OPC_RecordNode, // #7 = $glc
/*31408*/         OPC_MoveParent,
/*31409*/         OPC_MoveChild, 9,
/*31411*/         OPC_RecordNode, // #8 = $slc
/*31412*/         OPC_MoveParent,
/*31413*/         OPC_MoveChild, 10,
/*31415*/         OPC_RecordNode, // #9 = $tfe
/*31416*/         OPC_MoveParent,
/*31417*/         OPC_MoveChild, 11,
/*31419*/         OPC_RecordNode, // #10 = $lwe
/*31420*/         OPC_MoveParent,
/*31421*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31423*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31426*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31429*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31432*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31435*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31438*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31441*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31444*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31447*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6301:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31465*/       /*Scope*/ 68, /*->31534*/
/*31466*/         OPC_CheckChild1Type, MVT::v4i32,
/*31468*/         OPC_RecordChild2, // #1 = $rsrc
/*31469*/         OPC_RecordChild3, // #2 = $sampler
/*31470*/         OPC_RecordChild4, // #3 = $dmask
/*31471*/         OPC_RecordChild5, // #4 = $unorm
/*31472*/         OPC_RecordChild6, // #5 = $r128
/*31473*/         OPC_RecordChild7, // #6 = $da
/*31474*/         OPC_MoveChild, 8,
/*31476*/         OPC_RecordNode, // #7 = $glc
/*31477*/         OPC_MoveParent,
/*31478*/         OPC_MoveChild, 9,
/*31480*/         OPC_RecordNode, // #8 = $slc
/*31481*/         OPC_MoveParent,
/*31482*/         OPC_MoveChild, 10,
/*31484*/         OPC_RecordNode, // #9 = $tfe
/*31485*/         OPC_MoveParent,
/*31486*/         OPC_MoveChild, 11,
/*31488*/         OPC_RecordNode, // #10 = $lwe
/*31489*/         OPC_MoveParent,
/*31490*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31492*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31495*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31498*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31501*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31504*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31507*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31510*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31513*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31516*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6301:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31534*/       /*Scope*/ 68, /*->31603*/
/*31535*/         OPC_CheckChild1Type, MVT::v8i32,
/*31537*/         OPC_RecordChild2, // #1 = $rsrc
/*31538*/         OPC_RecordChild3, // #2 = $sampler
/*31539*/         OPC_RecordChild4, // #3 = $dmask
/*31540*/         OPC_RecordChild5, // #4 = $unorm
/*31541*/         OPC_RecordChild6, // #5 = $r128
/*31542*/         OPC_RecordChild7, // #6 = $da
/*31543*/         OPC_MoveChild, 8,
/*31545*/         OPC_RecordNode, // #7 = $glc
/*31546*/         OPC_MoveParent,
/*31547*/         OPC_MoveChild, 9,
/*31549*/         OPC_RecordNode, // #8 = $slc
/*31550*/         OPC_MoveParent,
/*31551*/         OPC_MoveChild, 10,
/*31553*/         OPC_RecordNode, // #9 = $tfe
/*31554*/         OPC_MoveParent,
/*31555*/         OPC_MoveChild, 11,
/*31557*/         OPC_RecordNode, // #10 = $lwe
/*31558*/         OPC_MoveParent,
/*31559*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31561*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31564*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31567*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31570*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31573*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31576*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31579*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31582*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31585*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6301:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31603*/       /*Scope*/ 68, /*->31672*/
/*31604*/         OPC_CheckChild1Type, MVT::v16i32,
/*31606*/         OPC_RecordChild2, // #1 = $rsrc
/*31607*/         OPC_RecordChild3, // #2 = $sampler
/*31608*/         OPC_RecordChild4, // #3 = $dmask
/*31609*/         OPC_RecordChild5, // #4 = $unorm
/*31610*/         OPC_RecordChild6, // #5 = $r128
/*31611*/         OPC_RecordChild7, // #6 = $da
/*31612*/         OPC_MoveChild, 8,
/*31614*/         OPC_RecordNode, // #7 = $glc
/*31615*/         OPC_MoveParent,
/*31616*/         OPC_MoveChild, 9,
/*31618*/         OPC_RecordNode, // #8 = $slc
/*31619*/         OPC_MoveParent,
/*31620*/         OPC_MoveChild, 10,
/*31622*/         OPC_RecordNode, // #9 = $tfe
/*31623*/         OPC_MoveParent,
/*31624*/         OPC_MoveChild, 11,
/*31626*/         OPC_RecordNode, // #10 = $lwe
/*31627*/         OPC_MoveParent,
/*31628*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31630*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31633*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31636*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31639*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31642*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31645*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31648*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31651*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31654*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6301:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31672*/       0, /*End of Scope*/
/*31673*/     /*Scope*/ 95|128,2/*351*/, /*->32026*/
/*31675*/       OPC_CheckChild0Integer, 20|128,49/*6292*/, 
/*31678*/       OPC_RecordChild1, // #0 = $addr
/*31679*/       OPC_Scope, 68, /*->31749*/ // 5 children in Scope
/*31681*/         OPC_CheckChild1Type, MVT::i32,
/*31683*/         OPC_RecordChild2, // #1 = $rsrc
/*31684*/         OPC_RecordChild3, // #2 = $sampler
/*31685*/         OPC_RecordChild4, // #3 = $dmask
/*31686*/         OPC_RecordChild5, // #4 = $unorm
/*31687*/         OPC_RecordChild6, // #5 = $r128
/*31688*/         OPC_RecordChild7, // #6 = $da
/*31689*/         OPC_MoveChild, 8,
/*31691*/         OPC_RecordNode, // #7 = $glc
/*31692*/         OPC_MoveParent,
/*31693*/         OPC_MoveChild, 9,
/*31695*/         OPC_RecordNode, // #8 = $slc
/*31696*/         OPC_MoveParent,
/*31697*/         OPC_MoveChild, 10,
/*31699*/         OPC_RecordNode, // #9 = $tfe
/*31700*/         OPC_MoveParent,
/*31701*/         OPC_MoveChild, 11,
/*31703*/         OPC_RecordNode, // #10 = $lwe
/*31704*/         OPC_MoveParent,
/*31705*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31707*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31710*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31713*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31716*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31719*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31722*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31725*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31728*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31731*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6292:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31749*/       /*Scope*/ 68, /*->31818*/
/*31750*/         OPC_CheckChild1Type, MVT::v2i32,
/*31752*/         OPC_RecordChild2, // #1 = $rsrc
/*31753*/         OPC_RecordChild3, // #2 = $sampler
/*31754*/         OPC_RecordChild4, // #3 = $dmask
/*31755*/         OPC_RecordChild5, // #4 = $unorm
/*31756*/         OPC_RecordChild6, // #5 = $r128
/*31757*/         OPC_RecordChild7, // #6 = $da
/*31758*/         OPC_MoveChild, 8,
/*31760*/         OPC_RecordNode, // #7 = $glc
/*31761*/         OPC_MoveParent,
/*31762*/         OPC_MoveChild, 9,
/*31764*/         OPC_RecordNode, // #8 = $slc
/*31765*/         OPC_MoveParent,
/*31766*/         OPC_MoveChild, 10,
/*31768*/         OPC_RecordNode, // #9 = $tfe
/*31769*/         OPC_MoveParent,
/*31770*/         OPC_MoveChild, 11,
/*31772*/         OPC_RecordNode, // #10 = $lwe
/*31773*/         OPC_MoveParent,
/*31774*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31776*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31779*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31782*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31785*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31788*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31791*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31794*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31797*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31800*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6292:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31818*/       /*Scope*/ 68, /*->31887*/
/*31819*/         OPC_CheckChild1Type, MVT::v4i32,
/*31821*/         OPC_RecordChild2, // #1 = $rsrc
/*31822*/         OPC_RecordChild3, // #2 = $sampler
/*31823*/         OPC_RecordChild4, // #3 = $dmask
/*31824*/         OPC_RecordChild5, // #4 = $unorm
/*31825*/         OPC_RecordChild6, // #5 = $r128
/*31826*/         OPC_RecordChild7, // #6 = $da
/*31827*/         OPC_MoveChild, 8,
/*31829*/         OPC_RecordNode, // #7 = $glc
/*31830*/         OPC_MoveParent,
/*31831*/         OPC_MoveChild, 9,
/*31833*/         OPC_RecordNode, // #8 = $slc
/*31834*/         OPC_MoveParent,
/*31835*/         OPC_MoveChild, 10,
/*31837*/         OPC_RecordNode, // #9 = $tfe
/*31838*/         OPC_MoveParent,
/*31839*/         OPC_MoveChild, 11,
/*31841*/         OPC_RecordNode, // #10 = $lwe
/*31842*/         OPC_MoveParent,
/*31843*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31845*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31848*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31851*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31854*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31857*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31860*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31863*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31866*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31869*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6292:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31887*/       /*Scope*/ 68, /*->31956*/
/*31888*/         OPC_CheckChild1Type, MVT::v8i32,
/*31890*/         OPC_RecordChild2, // #1 = $rsrc
/*31891*/         OPC_RecordChild3, // #2 = $sampler
/*31892*/         OPC_RecordChild4, // #3 = $dmask
/*31893*/         OPC_RecordChild5, // #4 = $unorm
/*31894*/         OPC_RecordChild6, // #5 = $r128
/*31895*/         OPC_RecordChild7, // #6 = $da
/*31896*/         OPC_MoveChild, 8,
/*31898*/         OPC_RecordNode, // #7 = $glc
/*31899*/         OPC_MoveParent,
/*31900*/         OPC_MoveChild, 9,
/*31902*/         OPC_RecordNode, // #8 = $slc
/*31903*/         OPC_MoveParent,
/*31904*/         OPC_MoveChild, 10,
/*31906*/         OPC_RecordNode, // #9 = $tfe
/*31907*/         OPC_MoveParent,
/*31908*/         OPC_MoveChild, 11,
/*31910*/         OPC_RecordNode, // #10 = $lwe
/*31911*/         OPC_MoveParent,
/*31912*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31914*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31917*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31920*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31923*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31926*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31929*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31932*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31935*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31938*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6292:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31956*/       /*Scope*/ 68, /*->32025*/
/*31957*/         OPC_CheckChild1Type, MVT::v16i32,
/*31959*/         OPC_RecordChild2, // #1 = $rsrc
/*31960*/         OPC_RecordChild3, // #2 = $sampler
/*31961*/         OPC_RecordChild4, // #3 = $dmask
/*31962*/         OPC_RecordChild5, // #4 = $unorm
/*31963*/         OPC_RecordChild6, // #5 = $r128
/*31964*/         OPC_RecordChild7, // #6 = $da
/*31965*/         OPC_MoveChild, 8,
/*31967*/         OPC_RecordNode, // #7 = $glc
/*31968*/         OPC_MoveParent,
/*31969*/         OPC_MoveChild, 9,
/*31971*/         OPC_RecordNode, // #8 = $slc
/*31972*/         OPC_MoveParent,
/*31973*/         OPC_MoveChild, 10,
/*31975*/         OPC_RecordNode, // #9 = $tfe
/*31976*/         OPC_MoveParent,
/*31977*/         OPC_MoveChild, 11,
/*31979*/         OPC_RecordNode, // #10 = $lwe
/*31980*/         OPC_MoveParent,
/*31981*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31983*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31986*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31989*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31992*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31995*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31998*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32001*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32004*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32007*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6292:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32025*/       0, /*End of Scope*/
/*32026*/     /*Scope*/ 95|128,2/*351*/, /*->32379*/
/*32028*/       OPC_CheckChild0Integer, 24|128,49/*6296*/, 
/*32031*/       OPC_RecordChild1, // #0 = $addr
/*32032*/       OPC_Scope, 68, /*->32102*/ // 5 children in Scope
/*32034*/         OPC_CheckChild1Type, MVT::i32,
/*32036*/         OPC_RecordChild2, // #1 = $rsrc
/*32037*/         OPC_RecordChild3, // #2 = $sampler
/*32038*/         OPC_RecordChild4, // #3 = $dmask
/*32039*/         OPC_RecordChild5, // #4 = $unorm
/*32040*/         OPC_RecordChild6, // #5 = $r128
/*32041*/         OPC_RecordChild7, // #6 = $da
/*32042*/         OPC_MoveChild, 8,
/*32044*/         OPC_RecordNode, // #7 = $glc
/*32045*/         OPC_MoveParent,
/*32046*/         OPC_MoveChild, 9,
/*32048*/         OPC_RecordNode, // #8 = $slc
/*32049*/         OPC_MoveParent,
/*32050*/         OPC_MoveChild, 10,
/*32052*/         OPC_RecordNode, // #9 = $tfe
/*32053*/         OPC_MoveParent,
/*32054*/         OPC_MoveChild, 11,
/*32056*/         OPC_RecordNode, // #10 = $lwe
/*32057*/         OPC_MoveParent,
/*32058*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32060*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32063*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32066*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32069*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32072*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32075*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32078*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32081*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32084*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6296:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32102*/       /*Scope*/ 68, /*->32171*/
/*32103*/         OPC_CheckChild1Type, MVT::v2i32,
/*32105*/         OPC_RecordChild2, // #1 = $rsrc
/*32106*/         OPC_RecordChild3, // #2 = $sampler
/*32107*/         OPC_RecordChild4, // #3 = $dmask
/*32108*/         OPC_RecordChild5, // #4 = $unorm
/*32109*/         OPC_RecordChild6, // #5 = $r128
/*32110*/         OPC_RecordChild7, // #6 = $da
/*32111*/         OPC_MoveChild, 8,
/*32113*/         OPC_RecordNode, // #7 = $glc
/*32114*/         OPC_MoveParent,
/*32115*/         OPC_MoveChild, 9,
/*32117*/         OPC_RecordNode, // #8 = $slc
/*32118*/         OPC_MoveParent,
/*32119*/         OPC_MoveChild, 10,
/*32121*/         OPC_RecordNode, // #9 = $tfe
/*32122*/         OPC_MoveParent,
/*32123*/         OPC_MoveChild, 11,
/*32125*/         OPC_RecordNode, // #10 = $lwe
/*32126*/         OPC_MoveParent,
/*32127*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32129*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32132*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32135*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32138*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32141*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32144*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32147*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32150*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32153*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6296:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32171*/       /*Scope*/ 68, /*->32240*/
/*32172*/         OPC_CheckChild1Type, MVT::v4i32,
/*32174*/         OPC_RecordChild2, // #1 = $rsrc
/*32175*/         OPC_RecordChild3, // #2 = $sampler
/*32176*/         OPC_RecordChild4, // #3 = $dmask
/*32177*/         OPC_RecordChild5, // #4 = $unorm
/*32178*/         OPC_RecordChild6, // #5 = $r128
/*32179*/         OPC_RecordChild7, // #6 = $da
/*32180*/         OPC_MoveChild, 8,
/*32182*/         OPC_RecordNode, // #7 = $glc
/*32183*/         OPC_MoveParent,
/*32184*/         OPC_MoveChild, 9,
/*32186*/         OPC_RecordNode, // #8 = $slc
/*32187*/         OPC_MoveParent,
/*32188*/         OPC_MoveChild, 10,
/*32190*/         OPC_RecordNode, // #9 = $tfe
/*32191*/         OPC_MoveParent,
/*32192*/         OPC_MoveChild, 11,
/*32194*/         OPC_RecordNode, // #10 = $lwe
/*32195*/         OPC_MoveParent,
/*32196*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32198*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32201*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32204*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32207*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32210*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32213*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32216*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32219*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32222*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6296:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32240*/       /*Scope*/ 68, /*->32309*/
/*32241*/         OPC_CheckChild1Type, MVT::v8i32,
/*32243*/         OPC_RecordChild2, // #1 = $rsrc
/*32244*/         OPC_RecordChild3, // #2 = $sampler
/*32245*/         OPC_RecordChild4, // #3 = $dmask
/*32246*/         OPC_RecordChild5, // #4 = $unorm
/*32247*/         OPC_RecordChild6, // #5 = $r128
/*32248*/         OPC_RecordChild7, // #6 = $da
/*32249*/         OPC_MoveChild, 8,
/*32251*/         OPC_RecordNode, // #7 = $glc
/*32252*/         OPC_MoveParent,
/*32253*/         OPC_MoveChild, 9,
/*32255*/         OPC_RecordNode, // #8 = $slc
/*32256*/         OPC_MoveParent,
/*32257*/         OPC_MoveChild, 10,
/*32259*/         OPC_RecordNode, // #9 = $tfe
/*32260*/         OPC_MoveParent,
/*32261*/         OPC_MoveChild, 11,
/*32263*/         OPC_RecordNode, // #10 = $lwe
/*32264*/         OPC_MoveParent,
/*32265*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32267*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32270*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32273*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32276*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32279*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32282*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32285*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32288*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32291*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6296:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32309*/       /*Scope*/ 68, /*->32378*/
/*32310*/         OPC_CheckChild1Type, MVT::v16i32,
/*32312*/         OPC_RecordChild2, // #1 = $rsrc
/*32313*/         OPC_RecordChild3, // #2 = $sampler
/*32314*/         OPC_RecordChild4, // #3 = $dmask
/*32315*/         OPC_RecordChild5, // #4 = $unorm
/*32316*/         OPC_RecordChild6, // #5 = $r128
/*32317*/         OPC_RecordChild7, // #6 = $da
/*32318*/         OPC_MoveChild, 8,
/*32320*/         OPC_RecordNode, // #7 = $glc
/*32321*/         OPC_MoveParent,
/*32322*/         OPC_MoveChild, 9,
/*32324*/         OPC_RecordNode, // #8 = $slc
/*32325*/         OPC_MoveParent,
/*32326*/         OPC_MoveChild, 10,
/*32328*/         OPC_RecordNode, // #9 = $tfe
/*32329*/         OPC_MoveParent,
/*32330*/         OPC_MoveChild, 11,
/*32332*/         OPC_RecordNode, // #10 = $lwe
/*32333*/         OPC_MoveParent,
/*32334*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32336*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32339*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32342*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32345*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32348*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32351*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32354*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32357*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32360*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6296:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32378*/       0, /*End of Scope*/
/*32379*/     /*Scope*/ 95|128,2/*351*/, /*->32732*/
/*32381*/       OPC_CheckChild0Integer, 23|128,49/*6295*/, 
/*32384*/       OPC_RecordChild1, // #0 = $addr
/*32385*/       OPC_Scope, 68, /*->32455*/ // 5 children in Scope
/*32387*/         OPC_CheckChild1Type, MVT::i32,
/*32389*/         OPC_RecordChild2, // #1 = $rsrc
/*32390*/         OPC_RecordChild3, // #2 = $sampler
/*32391*/         OPC_RecordChild4, // #3 = $dmask
/*32392*/         OPC_RecordChild5, // #4 = $unorm
/*32393*/         OPC_RecordChild6, // #5 = $r128
/*32394*/         OPC_RecordChild7, // #6 = $da
/*32395*/         OPC_MoveChild, 8,
/*32397*/         OPC_RecordNode, // #7 = $glc
/*32398*/         OPC_MoveParent,
/*32399*/         OPC_MoveChild, 9,
/*32401*/         OPC_RecordNode, // #8 = $slc
/*32402*/         OPC_MoveParent,
/*32403*/         OPC_MoveChild, 10,
/*32405*/         OPC_RecordNode, // #9 = $tfe
/*32406*/         OPC_MoveParent,
/*32407*/         OPC_MoveChild, 11,
/*32409*/         OPC_RecordNode, // #10 = $lwe
/*32410*/         OPC_MoveParent,
/*32411*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32413*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32416*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32419*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32422*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32425*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32428*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32431*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32434*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32437*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6295:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32455*/       /*Scope*/ 68, /*->32524*/
/*32456*/         OPC_CheckChild1Type, MVT::v2i32,
/*32458*/         OPC_RecordChild2, // #1 = $rsrc
/*32459*/         OPC_RecordChild3, // #2 = $sampler
/*32460*/         OPC_RecordChild4, // #3 = $dmask
/*32461*/         OPC_RecordChild5, // #4 = $unorm
/*32462*/         OPC_RecordChild6, // #5 = $r128
/*32463*/         OPC_RecordChild7, // #6 = $da
/*32464*/         OPC_MoveChild, 8,
/*32466*/         OPC_RecordNode, // #7 = $glc
/*32467*/         OPC_MoveParent,
/*32468*/         OPC_MoveChild, 9,
/*32470*/         OPC_RecordNode, // #8 = $slc
/*32471*/         OPC_MoveParent,
/*32472*/         OPC_MoveChild, 10,
/*32474*/         OPC_RecordNode, // #9 = $tfe
/*32475*/         OPC_MoveParent,
/*32476*/         OPC_MoveChild, 11,
/*32478*/         OPC_RecordNode, // #10 = $lwe
/*32479*/         OPC_MoveParent,
/*32480*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32482*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32485*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32488*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32491*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32494*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32497*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32500*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32503*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32506*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6295:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32524*/       /*Scope*/ 68, /*->32593*/
/*32525*/         OPC_CheckChild1Type, MVT::v4i32,
/*32527*/         OPC_RecordChild2, // #1 = $rsrc
/*32528*/         OPC_RecordChild3, // #2 = $sampler
/*32529*/         OPC_RecordChild4, // #3 = $dmask
/*32530*/         OPC_RecordChild5, // #4 = $unorm
/*32531*/         OPC_RecordChild6, // #5 = $r128
/*32532*/         OPC_RecordChild7, // #6 = $da
/*32533*/         OPC_MoveChild, 8,
/*32535*/         OPC_RecordNode, // #7 = $glc
/*32536*/         OPC_MoveParent,
/*32537*/         OPC_MoveChild, 9,
/*32539*/         OPC_RecordNode, // #8 = $slc
/*32540*/         OPC_MoveParent,
/*32541*/         OPC_MoveChild, 10,
/*32543*/         OPC_RecordNode, // #9 = $tfe
/*32544*/         OPC_MoveParent,
/*32545*/         OPC_MoveChild, 11,
/*32547*/         OPC_RecordNode, // #10 = $lwe
/*32548*/         OPC_MoveParent,
/*32549*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32551*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32554*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32557*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32560*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32563*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32566*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32569*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32572*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32575*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6295:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32593*/       /*Scope*/ 68, /*->32662*/
/*32594*/         OPC_CheckChild1Type, MVT::v8i32,
/*32596*/         OPC_RecordChild2, // #1 = $rsrc
/*32597*/         OPC_RecordChild3, // #2 = $sampler
/*32598*/         OPC_RecordChild4, // #3 = $dmask
/*32599*/         OPC_RecordChild5, // #4 = $unorm
/*32600*/         OPC_RecordChild6, // #5 = $r128
/*32601*/         OPC_RecordChild7, // #6 = $da
/*32602*/         OPC_MoveChild, 8,
/*32604*/         OPC_RecordNode, // #7 = $glc
/*32605*/         OPC_MoveParent,
/*32606*/         OPC_MoveChild, 9,
/*32608*/         OPC_RecordNode, // #8 = $slc
/*32609*/         OPC_MoveParent,
/*32610*/         OPC_MoveChild, 10,
/*32612*/         OPC_RecordNode, // #9 = $tfe
/*32613*/         OPC_MoveParent,
/*32614*/         OPC_MoveChild, 11,
/*32616*/         OPC_RecordNode, // #10 = $lwe
/*32617*/         OPC_MoveParent,
/*32618*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32620*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32623*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32626*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32629*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32632*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32635*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32638*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32641*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32644*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6295:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32662*/       /*Scope*/ 68, /*->32731*/
/*32663*/         OPC_CheckChild1Type, MVT::v16i32,
/*32665*/         OPC_RecordChild2, // #1 = $rsrc
/*32666*/         OPC_RecordChild3, // #2 = $sampler
/*32667*/         OPC_RecordChild4, // #3 = $dmask
/*32668*/         OPC_RecordChild5, // #4 = $unorm
/*32669*/         OPC_RecordChild6, // #5 = $r128
/*32670*/         OPC_RecordChild7, // #6 = $da
/*32671*/         OPC_MoveChild, 8,
/*32673*/         OPC_RecordNode, // #7 = $glc
/*32674*/         OPC_MoveParent,
/*32675*/         OPC_MoveChild, 9,
/*32677*/         OPC_RecordNode, // #8 = $slc
/*32678*/         OPC_MoveParent,
/*32679*/         OPC_MoveChild, 10,
/*32681*/         OPC_RecordNode, // #9 = $tfe
/*32682*/         OPC_MoveParent,
/*32683*/         OPC_MoveChild, 11,
/*32685*/         OPC_RecordNode, // #10 = $lwe
/*32686*/         OPC_MoveParent,
/*32687*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32689*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32692*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32695*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32698*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32701*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32704*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32707*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32710*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32713*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6295:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32731*/       0, /*End of Scope*/
/*32732*/     /*Scope*/ 95|128,2/*351*/, /*->33085*/
/*32734*/       OPC_CheckChild0Integer, 26|128,49/*6298*/, 
/*32737*/       OPC_RecordChild1, // #0 = $addr
/*32738*/       OPC_Scope, 68, /*->32808*/ // 5 children in Scope
/*32740*/         OPC_CheckChild1Type, MVT::i32,
/*32742*/         OPC_RecordChild2, // #1 = $rsrc
/*32743*/         OPC_RecordChild3, // #2 = $sampler
/*32744*/         OPC_RecordChild4, // #3 = $dmask
/*32745*/         OPC_RecordChild5, // #4 = $unorm
/*32746*/         OPC_RecordChild6, // #5 = $r128
/*32747*/         OPC_RecordChild7, // #6 = $da
/*32748*/         OPC_MoveChild, 8,
/*32750*/         OPC_RecordNode, // #7 = $glc
/*32751*/         OPC_MoveParent,
/*32752*/         OPC_MoveChild, 9,
/*32754*/         OPC_RecordNode, // #8 = $slc
/*32755*/         OPC_MoveParent,
/*32756*/         OPC_MoveChild, 10,
/*32758*/         OPC_RecordNode, // #9 = $tfe
/*32759*/         OPC_MoveParent,
/*32760*/         OPC_MoveChild, 11,
/*32762*/         OPC_RecordNode, // #10 = $lwe
/*32763*/         OPC_MoveParent,
/*32764*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32766*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32769*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32772*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32775*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32778*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32781*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32784*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32787*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32790*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6298:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32808*/       /*Scope*/ 68, /*->32877*/
/*32809*/         OPC_CheckChild1Type, MVT::v2i32,
/*32811*/         OPC_RecordChild2, // #1 = $rsrc
/*32812*/         OPC_RecordChild3, // #2 = $sampler
/*32813*/         OPC_RecordChild4, // #3 = $dmask
/*32814*/         OPC_RecordChild5, // #4 = $unorm
/*32815*/         OPC_RecordChild6, // #5 = $r128
/*32816*/         OPC_RecordChild7, // #6 = $da
/*32817*/         OPC_MoveChild, 8,
/*32819*/         OPC_RecordNode, // #7 = $glc
/*32820*/         OPC_MoveParent,
/*32821*/         OPC_MoveChild, 9,
/*32823*/         OPC_RecordNode, // #8 = $slc
/*32824*/         OPC_MoveParent,
/*32825*/         OPC_MoveChild, 10,
/*32827*/         OPC_RecordNode, // #9 = $tfe
/*32828*/         OPC_MoveParent,
/*32829*/         OPC_MoveChild, 11,
/*32831*/         OPC_RecordNode, // #10 = $lwe
/*32832*/         OPC_MoveParent,
/*32833*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32835*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32838*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32841*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32844*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32847*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32850*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32853*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32856*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32859*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6298:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32877*/       /*Scope*/ 68, /*->32946*/
/*32878*/         OPC_CheckChild1Type, MVT::v4i32,
/*32880*/         OPC_RecordChild2, // #1 = $rsrc
/*32881*/         OPC_RecordChild3, // #2 = $sampler
/*32882*/         OPC_RecordChild4, // #3 = $dmask
/*32883*/         OPC_RecordChild5, // #4 = $unorm
/*32884*/         OPC_RecordChild6, // #5 = $r128
/*32885*/         OPC_RecordChild7, // #6 = $da
/*32886*/         OPC_MoveChild, 8,
/*32888*/         OPC_RecordNode, // #7 = $glc
/*32889*/         OPC_MoveParent,
/*32890*/         OPC_MoveChild, 9,
/*32892*/         OPC_RecordNode, // #8 = $slc
/*32893*/         OPC_MoveParent,
/*32894*/         OPC_MoveChild, 10,
/*32896*/         OPC_RecordNode, // #9 = $tfe
/*32897*/         OPC_MoveParent,
/*32898*/         OPC_MoveChild, 11,
/*32900*/         OPC_RecordNode, // #10 = $lwe
/*32901*/         OPC_MoveParent,
/*32902*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32904*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32907*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32910*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32913*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32916*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32919*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32922*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32925*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32928*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6298:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32946*/       /*Scope*/ 68, /*->33015*/
/*32947*/         OPC_CheckChild1Type, MVT::v8i32,
/*32949*/         OPC_RecordChild2, // #1 = $rsrc
/*32950*/         OPC_RecordChild3, // #2 = $sampler
/*32951*/         OPC_RecordChild4, // #3 = $dmask
/*32952*/         OPC_RecordChild5, // #4 = $unorm
/*32953*/         OPC_RecordChild6, // #5 = $r128
/*32954*/         OPC_RecordChild7, // #6 = $da
/*32955*/         OPC_MoveChild, 8,
/*32957*/         OPC_RecordNode, // #7 = $glc
/*32958*/         OPC_MoveParent,
/*32959*/         OPC_MoveChild, 9,
/*32961*/         OPC_RecordNode, // #8 = $slc
/*32962*/         OPC_MoveParent,
/*32963*/         OPC_MoveChild, 10,
/*32965*/         OPC_RecordNode, // #9 = $tfe
/*32966*/         OPC_MoveParent,
/*32967*/         OPC_MoveChild, 11,
/*32969*/         OPC_RecordNode, // #10 = $lwe
/*32970*/         OPC_MoveParent,
/*32971*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32973*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32976*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32979*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32982*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32985*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32988*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32991*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32994*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32997*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6298:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33015*/       /*Scope*/ 68, /*->33084*/
/*33016*/         OPC_CheckChild1Type, MVT::v16i32,
/*33018*/         OPC_RecordChild2, // #1 = $rsrc
/*33019*/         OPC_RecordChild3, // #2 = $sampler
/*33020*/         OPC_RecordChild4, // #3 = $dmask
/*33021*/         OPC_RecordChild5, // #4 = $unorm
/*33022*/         OPC_RecordChild6, // #5 = $r128
/*33023*/         OPC_RecordChild7, // #6 = $da
/*33024*/         OPC_MoveChild, 8,
/*33026*/         OPC_RecordNode, // #7 = $glc
/*33027*/         OPC_MoveParent,
/*33028*/         OPC_MoveChild, 9,
/*33030*/         OPC_RecordNode, // #8 = $slc
/*33031*/         OPC_MoveParent,
/*33032*/         OPC_MoveChild, 10,
/*33034*/         OPC_RecordNode, // #9 = $tfe
/*33035*/         OPC_MoveParent,
/*33036*/         OPC_MoveChild, 11,
/*33038*/         OPC_RecordNode, // #10 = $lwe
/*33039*/         OPC_MoveParent,
/*33040*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33042*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33045*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33048*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33051*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33054*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33057*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33060*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33063*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33066*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6298:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33084*/       0, /*End of Scope*/
/*33085*/     /*Scope*/ 95|128,2/*351*/, /*->33438*/
/*33087*/       OPC_CheckChild0Integer, 122|128,48/*6266*/, 
/*33090*/       OPC_RecordChild1, // #0 = $addr
/*33091*/       OPC_Scope, 68, /*->33161*/ // 5 children in Scope
/*33093*/         OPC_CheckChild1Type, MVT::i32,
/*33095*/         OPC_RecordChild2, // #1 = $rsrc
/*33096*/         OPC_RecordChild3, // #2 = $sampler
/*33097*/         OPC_RecordChild4, // #3 = $dmask
/*33098*/         OPC_RecordChild5, // #4 = $unorm
/*33099*/         OPC_RecordChild6, // #5 = $r128
/*33100*/         OPC_RecordChild7, // #6 = $da
/*33101*/         OPC_MoveChild, 8,
/*33103*/         OPC_RecordNode, // #7 = $glc
/*33104*/         OPC_MoveParent,
/*33105*/         OPC_MoveChild, 9,
/*33107*/         OPC_RecordNode, // #8 = $slc
/*33108*/         OPC_MoveParent,
/*33109*/         OPC_MoveChild, 10,
/*33111*/         OPC_RecordNode, // #9 = $tfe
/*33112*/         OPC_MoveParent,
/*33113*/         OPC_MoveChild, 11,
/*33115*/         OPC_RecordNode, // #10 = $lwe
/*33116*/         OPC_MoveParent,
/*33117*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33119*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33122*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33125*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33128*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33131*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33134*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33137*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33140*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33143*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6266:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33161*/       /*Scope*/ 68, /*->33230*/
/*33162*/         OPC_CheckChild1Type, MVT::v2i32,
/*33164*/         OPC_RecordChild2, // #1 = $rsrc
/*33165*/         OPC_RecordChild3, // #2 = $sampler
/*33166*/         OPC_RecordChild4, // #3 = $dmask
/*33167*/         OPC_RecordChild5, // #4 = $unorm
/*33168*/         OPC_RecordChild6, // #5 = $r128
/*33169*/         OPC_RecordChild7, // #6 = $da
/*33170*/         OPC_MoveChild, 8,
/*33172*/         OPC_RecordNode, // #7 = $glc
/*33173*/         OPC_MoveParent,
/*33174*/         OPC_MoveChild, 9,
/*33176*/         OPC_RecordNode, // #8 = $slc
/*33177*/         OPC_MoveParent,
/*33178*/         OPC_MoveChild, 10,
/*33180*/         OPC_RecordNode, // #9 = $tfe
/*33181*/         OPC_MoveParent,
/*33182*/         OPC_MoveChild, 11,
/*33184*/         OPC_RecordNode, // #10 = $lwe
/*33185*/         OPC_MoveParent,
/*33186*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33188*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33191*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33194*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33197*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33200*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33203*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33206*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33209*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33212*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6266:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33230*/       /*Scope*/ 68, /*->33299*/
/*33231*/         OPC_CheckChild1Type, MVT::v4i32,
/*33233*/         OPC_RecordChild2, // #1 = $rsrc
/*33234*/         OPC_RecordChild3, // #2 = $sampler
/*33235*/         OPC_RecordChild4, // #3 = $dmask
/*33236*/         OPC_RecordChild5, // #4 = $unorm
/*33237*/         OPC_RecordChild6, // #5 = $r128
/*33238*/         OPC_RecordChild7, // #6 = $da
/*33239*/         OPC_MoveChild, 8,
/*33241*/         OPC_RecordNode, // #7 = $glc
/*33242*/         OPC_MoveParent,
/*33243*/         OPC_MoveChild, 9,
/*33245*/         OPC_RecordNode, // #8 = $slc
/*33246*/         OPC_MoveParent,
/*33247*/         OPC_MoveChild, 10,
/*33249*/         OPC_RecordNode, // #9 = $tfe
/*33250*/         OPC_MoveParent,
/*33251*/         OPC_MoveChild, 11,
/*33253*/         OPC_RecordNode, // #10 = $lwe
/*33254*/         OPC_MoveParent,
/*33255*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33257*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33260*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33263*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33266*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33269*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33272*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33275*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33278*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33281*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6266:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33299*/       /*Scope*/ 68, /*->33368*/
/*33300*/         OPC_CheckChild1Type, MVT::v8i32,
/*33302*/         OPC_RecordChild2, // #1 = $rsrc
/*33303*/         OPC_RecordChild3, // #2 = $sampler
/*33304*/         OPC_RecordChild4, // #3 = $dmask
/*33305*/         OPC_RecordChild5, // #4 = $unorm
/*33306*/         OPC_RecordChild6, // #5 = $r128
/*33307*/         OPC_RecordChild7, // #6 = $da
/*33308*/         OPC_MoveChild, 8,
/*33310*/         OPC_RecordNode, // #7 = $glc
/*33311*/         OPC_MoveParent,
/*33312*/         OPC_MoveChild, 9,
/*33314*/         OPC_RecordNode, // #8 = $slc
/*33315*/         OPC_MoveParent,
/*33316*/         OPC_MoveChild, 10,
/*33318*/         OPC_RecordNode, // #9 = $tfe
/*33319*/         OPC_MoveParent,
/*33320*/         OPC_MoveChild, 11,
/*33322*/         OPC_RecordNode, // #10 = $lwe
/*33323*/         OPC_MoveParent,
/*33324*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33326*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33329*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33332*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33335*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33338*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33341*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33344*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33347*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33350*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6266:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33368*/       /*Scope*/ 68, /*->33437*/
/*33369*/         OPC_CheckChild1Type, MVT::v16i32,
/*33371*/         OPC_RecordChild2, // #1 = $rsrc
/*33372*/         OPC_RecordChild3, // #2 = $sampler
/*33373*/         OPC_RecordChild4, // #3 = $dmask
/*33374*/         OPC_RecordChild5, // #4 = $unorm
/*33375*/         OPC_RecordChild6, // #5 = $r128
/*33376*/         OPC_RecordChild7, // #6 = $da
/*33377*/         OPC_MoveChild, 8,
/*33379*/         OPC_RecordNode, // #7 = $glc
/*33380*/         OPC_MoveParent,
/*33381*/         OPC_MoveChild, 9,
/*33383*/         OPC_RecordNode, // #8 = $slc
/*33384*/         OPC_MoveParent,
/*33385*/         OPC_MoveChild, 10,
/*33387*/         OPC_RecordNode, // #9 = $tfe
/*33388*/         OPC_MoveParent,
/*33389*/         OPC_MoveChild, 11,
/*33391*/         OPC_RecordNode, // #10 = $lwe
/*33392*/         OPC_MoveParent,
/*33393*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33395*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33398*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33401*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33404*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33407*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33410*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33413*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33416*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33419*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6266:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33437*/       0, /*End of Scope*/
/*33438*/     /*Scope*/ 95|128,2/*351*/, /*->33791*/
/*33440*/       OPC_CheckChild0Integer, 121|128,48/*6265*/, 
/*33443*/       OPC_RecordChild1, // #0 = $addr
/*33444*/       OPC_Scope, 68, /*->33514*/ // 5 children in Scope
/*33446*/         OPC_CheckChild1Type, MVT::i32,
/*33448*/         OPC_RecordChild2, // #1 = $rsrc
/*33449*/         OPC_RecordChild3, // #2 = $sampler
/*33450*/         OPC_RecordChild4, // #3 = $dmask
/*33451*/         OPC_RecordChild5, // #4 = $unorm
/*33452*/         OPC_RecordChild6, // #5 = $r128
/*33453*/         OPC_RecordChild7, // #6 = $da
/*33454*/         OPC_MoveChild, 8,
/*33456*/         OPC_RecordNode, // #7 = $glc
/*33457*/         OPC_MoveParent,
/*33458*/         OPC_MoveChild, 9,
/*33460*/         OPC_RecordNode, // #8 = $slc
/*33461*/         OPC_MoveParent,
/*33462*/         OPC_MoveChild, 10,
/*33464*/         OPC_RecordNode, // #9 = $tfe
/*33465*/         OPC_MoveParent,
/*33466*/         OPC_MoveChild, 11,
/*33468*/         OPC_RecordNode, // #10 = $lwe
/*33469*/         OPC_MoveParent,
/*33470*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33472*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33475*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33478*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33481*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33484*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33487*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33490*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33493*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6265:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33514*/       /*Scope*/ 68, /*->33583*/
/*33515*/         OPC_CheckChild1Type, MVT::v2i32,
/*33517*/         OPC_RecordChild2, // #1 = $rsrc
/*33518*/         OPC_RecordChild3, // #2 = $sampler
/*33519*/         OPC_RecordChild4, // #3 = $dmask
/*33520*/         OPC_RecordChild5, // #4 = $unorm
/*33521*/         OPC_RecordChild6, // #5 = $r128
/*33522*/         OPC_RecordChild7, // #6 = $da
/*33523*/         OPC_MoveChild, 8,
/*33525*/         OPC_RecordNode, // #7 = $glc
/*33526*/         OPC_MoveParent,
/*33527*/         OPC_MoveChild, 9,
/*33529*/         OPC_RecordNode, // #8 = $slc
/*33530*/         OPC_MoveParent,
/*33531*/         OPC_MoveChild, 10,
/*33533*/         OPC_RecordNode, // #9 = $tfe
/*33534*/         OPC_MoveParent,
/*33535*/         OPC_MoveChild, 11,
/*33537*/         OPC_RecordNode, // #10 = $lwe
/*33538*/         OPC_MoveParent,
/*33539*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33541*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33544*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33547*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33550*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33553*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33556*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33559*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33562*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33565*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6265:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33583*/       /*Scope*/ 68, /*->33652*/
/*33584*/         OPC_CheckChild1Type, MVT::v4i32,
/*33586*/         OPC_RecordChild2, // #1 = $rsrc
/*33587*/         OPC_RecordChild3, // #2 = $sampler
/*33588*/         OPC_RecordChild4, // #3 = $dmask
/*33589*/         OPC_RecordChild5, // #4 = $unorm
/*33590*/         OPC_RecordChild6, // #5 = $r128
/*33591*/         OPC_RecordChild7, // #6 = $da
/*33592*/         OPC_MoveChild, 8,
/*33594*/         OPC_RecordNode, // #7 = $glc
/*33595*/         OPC_MoveParent,
/*33596*/         OPC_MoveChild, 9,
/*33598*/         OPC_RecordNode, // #8 = $slc
/*33599*/         OPC_MoveParent,
/*33600*/         OPC_MoveChild, 10,
/*33602*/         OPC_RecordNode, // #9 = $tfe
/*33603*/         OPC_MoveParent,
/*33604*/         OPC_MoveChild, 11,
/*33606*/         OPC_RecordNode, // #10 = $lwe
/*33607*/         OPC_MoveParent,
/*33608*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33610*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33613*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33616*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33619*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33622*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33625*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33628*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33631*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33634*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6265:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33652*/       /*Scope*/ 68, /*->33721*/
/*33653*/         OPC_CheckChild1Type, MVT::v8i32,
/*33655*/         OPC_RecordChild2, // #1 = $rsrc
/*33656*/         OPC_RecordChild3, // #2 = $sampler
/*33657*/         OPC_RecordChild4, // #3 = $dmask
/*33658*/         OPC_RecordChild5, // #4 = $unorm
/*33659*/         OPC_RecordChild6, // #5 = $r128
/*33660*/         OPC_RecordChild7, // #6 = $da
/*33661*/         OPC_MoveChild, 8,
/*33663*/         OPC_RecordNode, // #7 = $glc
/*33664*/         OPC_MoveParent,
/*33665*/         OPC_MoveChild, 9,
/*33667*/         OPC_RecordNode, // #8 = $slc
/*33668*/         OPC_MoveParent,
/*33669*/         OPC_MoveChild, 10,
/*33671*/         OPC_RecordNode, // #9 = $tfe
/*33672*/         OPC_MoveParent,
/*33673*/         OPC_MoveChild, 11,
/*33675*/         OPC_RecordNode, // #10 = $lwe
/*33676*/         OPC_MoveParent,
/*33677*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33679*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33682*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33685*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33688*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33691*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33694*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33697*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33700*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33703*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6265:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33721*/       /*Scope*/ 68, /*->33790*/
/*33722*/         OPC_CheckChild1Type, MVT::v16i32,
/*33724*/         OPC_RecordChild2, // #1 = $rsrc
/*33725*/         OPC_RecordChild3, // #2 = $sampler
/*33726*/         OPC_RecordChild4, // #3 = $dmask
/*33727*/         OPC_RecordChild5, // #4 = $unorm
/*33728*/         OPC_RecordChild6, // #5 = $r128
/*33729*/         OPC_RecordChild7, // #6 = $da
/*33730*/         OPC_MoveChild, 8,
/*33732*/         OPC_RecordNode, // #7 = $glc
/*33733*/         OPC_MoveParent,
/*33734*/         OPC_MoveChild, 9,
/*33736*/         OPC_RecordNode, // #8 = $slc
/*33737*/         OPC_MoveParent,
/*33738*/         OPC_MoveChild, 10,
/*33740*/         OPC_RecordNode, // #9 = $tfe
/*33741*/         OPC_MoveParent,
/*33742*/         OPC_MoveChild, 11,
/*33744*/         OPC_RecordNode, // #10 = $lwe
/*33745*/         OPC_MoveParent,
/*33746*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33748*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33751*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33754*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33757*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33760*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33763*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33766*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33769*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33772*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6265:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33790*/       0, /*End of Scope*/
/*33791*/     /*Scope*/ 95|128,2/*351*/, /*->34144*/
/*33793*/       OPC_CheckChild0Integer, 28|128,49/*6300*/, 
/*33796*/       OPC_RecordChild1, // #0 = $addr
/*33797*/       OPC_Scope, 68, /*->33867*/ // 5 children in Scope
/*33799*/         OPC_CheckChild1Type, MVT::i32,
/*33801*/         OPC_RecordChild2, // #1 = $rsrc
/*33802*/         OPC_RecordChild3, // #2 = $sampler
/*33803*/         OPC_RecordChild4, // #3 = $dmask
/*33804*/         OPC_RecordChild5, // #4 = $unorm
/*33805*/         OPC_RecordChild6, // #5 = $r128
/*33806*/         OPC_RecordChild7, // #6 = $da
/*33807*/         OPC_MoveChild, 8,
/*33809*/         OPC_RecordNode, // #7 = $glc
/*33810*/         OPC_MoveParent,
/*33811*/         OPC_MoveChild, 9,
/*33813*/         OPC_RecordNode, // #8 = $slc
/*33814*/         OPC_MoveParent,
/*33815*/         OPC_MoveChild, 10,
/*33817*/         OPC_RecordNode, // #9 = $tfe
/*33818*/         OPC_MoveParent,
/*33819*/         OPC_MoveChild, 11,
/*33821*/         OPC_RecordNode, // #10 = $lwe
/*33822*/         OPC_MoveParent,
/*33823*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33825*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33828*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33831*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33834*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33837*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33840*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33843*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33846*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33849*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6300:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33867*/       /*Scope*/ 68, /*->33936*/
/*33868*/         OPC_CheckChild1Type, MVT::v2i32,
/*33870*/         OPC_RecordChild2, // #1 = $rsrc
/*33871*/         OPC_RecordChild3, // #2 = $sampler
/*33872*/         OPC_RecordChild4, // #3 = $dmask
/*33873*/         OPC_RecordChild5, // #4 = $unorm
/*33874*/         OPC_RecordChild6, // #5 = $r128
/*33875*/         OPC_RecordChild7, // #6 = $da
/*33876*/         OPC_MoveChild, 8,
/*33878*/         OPC_RecordNode, // #7 = $glc
/*33879*/         OPC_MoveParent,
/*33880*/         OPC_MoveChild, 9,
/*33882*/         OPC_RecordNode, // #8 = $slc
/*33883*/         OPC_MoveParent,
/*33884*/         OPC_MoveChild, 10,
/*33886*/         OPC_RecordNode, // #9 = $tfe
/*33887*/         OPC_MoveParent,
/*33888*/         OPC_MoveChild, 11,
/*33890*/         OPC_RecordNode, // #10 = $lwe
/*33891*/         OPC_MoveParent,
/*33892*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33894*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33897*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33900*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33903*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33906*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33909*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33912*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33915*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33918*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6300:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33936*/       /*Scope*/ 68, /*->34005*/
/*33937*/         OPC_CheckChild1Type, MVT::v4i32,
/*33939*/         OPC_RecordChild2, // #1 = $rsrc
/*33940*/         OPC_RecordChild3, // #2 = $sampler
/*33941*/         OPC_RecordChild4, // #3 = $dmask
/*33942*/         OPC_RecordChild5, // #4 = $unorm
/*33943*/         OPC_RecordChild6, // #5 = $r128
/*33944*/         OPC_RecordChild7, // #6 = $da
/*33945*/         OPC_MoveChild, 8,
/*33947*/         OPC_RecordNode, // #7 = $glc
/*33948*/         OPC_MoveParent,
/*33949*/         OPC_MoveChild, 9,
/*33951*/         OPC_RecordNode, // #8 = $slc
/*33952*/         OPC_MoveParent,
/*33953*/         OPC_MoveChild, 10,
/*33955*/         OPC_RecordNode, // #9 = $tfe
/*33956*/         OPC_MoveParent,
/*33957*/         OPC_MoveChild, 11,
/*33959*/         OPC_RecordNode, // #10 = $lwe
/*33960*/         OPC_MoveParent,
/*33961*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33963*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33966*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33969*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33972*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33975*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33978*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33981*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33984*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33987*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6300:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34005*/       /*Scope*/ 68, /*->34074*/
/*34006*/         OPC_CheckChild1Type, MVT::v8i32,
/*34008*/         OPC_RecordChild2, // #1 = $rsrc
/*34009*/         OPC_RecordChild3, // #2 = $sampler
/*34010*/         OPC_RecordChild4, // #3 = $dmask
/*34011*/         OPC_RecordChild5, // #4 = $unorm
/*34012*/         OPC_RecordChild6, // #5 = $r128
/*34013*/         OPC_RecordChild7, // #6 = $da
/*34014*/         OPC_MoveChild, 8,
/*34016*/         OPC_RecordNode, // #7 = $glc
/*34017*/         OPC_MoveParent,
/*34018*/         OPC_MoveChild, 9,
/*34020*/         OPC_RecordNode, // #8 = $slc
/*34021*/         OPC_MoveParent,
/*34022*/         OPC_MoveChild, 10,
/*34024*/         OPC_RecordNode, // #9 = $tfe
/*34025*/         OPC_MoveParent,
/*34026*/         OPC_MoveChild, 11,
/*34028*/         OPC_RecordNode, // #10 = $lwe
/*34029*/         OPC_MoveParent,
/*34030*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34032*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34035*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34038*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34041*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34044*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34047*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34050*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34053*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34056*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6300:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34074*/       /*Scope*/ 68, /*->34143*/
/*34075*/         OPC_CheckChild1Type, MVT::v16i32,
/*34077*/         OPC_RecordChild2, // #1 = $rsrc
/*34078*/         OPC_RecordChild3, // #2 = $sampler
/*34079*/         OPC_RecordChild4, // #3 = $dmask
/*34080*/         OPC_RecordChild5, // #4 = $unorm
/*34081*/         OPC_RecordChild6, // #5 = $r128
/*34082*/         OPC_RecordChild7, // #6 = $da
/*34083*/         OPC_MoveChild, 8,
/*34085*/         OPC_RecordNode, // #7 = $glc
/*34086*/         OPC_MoveParent,
/*34087*/         OPC_MoveChild, 9,
/*34089*/         OPC_RecordNode, // #8 = $slc
/*34090*/         OPC_MoveParent,
/*34091*/         OPC_MoveChild, 10,
/*34093*/         OPC_RecordNode, // #9 = $tfe
/*34094*/         OPC_MoveParent,
/*34095*/         OPC_MoveChild, 11,
/*34097*/         OPC_RecordNode, // #10 = $lwe
/*34098*/         OPC_MoveParent,
/*34099*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34101*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34104*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34107*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34110*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34113*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34116*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34119*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34122*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34125*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6300:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34143*/       0, /*End of Scope*/
/*34144*/     /*Scope*/ 95|128,2/*351*/, /*->34497*/
/*34146*/       OPC_CheckChild0Integer, 18|128,49/*6290*/, 
/*34149*/       OPC_RecordChild1, // #0 = $addr
/*34150*/       OPC_Scope, 68, /*->34220*/ // 5 children in Scope
/*34152*/         OPC_CheckChild1Type, MVT::i32,
/*34154*/         OPC_RecordChild2, // #1 = $rsrc
/*34155*/         OPC_RecordChild3, // #2 = $sampler
/*34156*/         OPC_RecordChild4, // #3 = $dmask
/*34157*/         OPC_RecordChild5, // #4 = $unorm
/*34158*/         OPC_RecordChild6, // #5 = $r128
/*34159*/         OPC_RecordChild7, // #6 = $da
/*34160*/         OPC_MoveChild, 8,
/*34162*/         OPC_RecordNode, // #7 = $glc
/*34163*/         OPC_MoveParent,
/*34164*/         OPC_MoveChild, 9,
/*34166*/         OPC_RecordNode, // #8 = $slc
/*34167*/         OPC_MoveParent,
/*34168*/         OPC_MoveChild, 10,
/*34170*/         OPC_RecordNode, // #9 = $tfe
/*34171*/         OPC_MoveParent,
/*34172*/         OPC_MoveChild, 11,
/*34174*/         OPC_RecordNode, // #10 = $lwe
/*34175*/         OPC_MoveParent,
/*34176*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34178*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34181*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34184*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34187*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34190*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34193*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34196*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34199*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34202*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6290:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34220*/       /*Scope*/ 68, /*->34289*/
/*34221*/         OPC_CheckChild1Type, MVT::v2i32,
/*34223*/         OPC_RecordChild2, // #1 = $rsrc
/*34224*/         OPC_RecordChild3, // #2 = $sampler
/*34225*/         OPC_RecordChild4, // #3 = $dmask
/*34226*/         OPC_RecordChild5, // #4 = $unorm
/*34227*/         OPC_RecordChild6, // #5 = $r128
/*34228*/         OPC_RecordChild7, // #6 = $da
/*34229*/         OPC_MoveChild, 8,
/*34231*/         OPC_RecordNode, // #7 = $glc
/*34232*/         OPC_MoveParent,
/*34233*/         OPC_MoveChild, 9,
/*34235*/         OPC_RecordNode, // #8 = $slc
/*34236*/         OPC_MoveParent,
/*34237*/         OPC_MoveChild, 10,
/*34239*/         OPC_RecordNode, // #9 = $tfe
/*34240*/         OPC_MoveParent,
/*34241*/         OPC_MoveChild, 11,
/*34243*/         OPC_RecordNode, // #10 = $lwe
/*34244*/         OPC_MoveParent,
/*34245*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34247*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34250*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34253*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34256*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34259*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34262*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34265*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34268*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34271*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6290:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34289*/       /*Scope*/ 68, /*->34358*/
/*34290*/         OPC_CheckChild1Type, MVT::v4i32,
/*34292*/         OPC_RecordChild2, // #1 = $rsrc
/*34293*/         OPC_RecordChild3, // #2 = $sampler
/*34294*/         OPC_RecordChild4, // #3 = $dmask
/*34295*/         OPC_RecordChild5, // #4 = $unorm
/*34296*/         OPC_RecordChild6, // #5 = $r128
/*34297*/         OPC_RecordChild7, // #6 = $da
/*34298*/         OPC_MoveChild, 8,
/*34300*/         OPC_RecordNode, // #7 = $glc
/*34301*/         OPC_MoveParent,
/*34302*/         OPC_MoveChild, 9,
/*34304*/         OPC_RecordNode, // #8 = $slc
/*34305*/         OPC_MoveParent,
/*34306*/         OPC_MoveChild, 10,
/*34308*/         OPC_RecordNode, // #9 = $tfe
/*34309*/         OPC_MoveParent,
/*34310*/         OPC_MoveChild, 11,
/*34312*/         OPC_RecordNode, // #10 = $lwe
/*34313*/         OPC_MoveParent,
/*34314*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34316*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34319*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34322*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34325*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34328*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34331*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34334*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34337*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34340*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6290:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34358*/       /*Scope*/ 68, /*->34427*/
/*34359*/         OPC_CheckChild1Type, MVT::v8i32,
/*34361*/         OPC_RecordChild2, // #1 = $rsrc
/*34362*/         OPC_RecordChild3, // #2 = $sampler
/*34363*/         OPC_RecordChild4, // #3 = $dmask
/*34364*/         OPC_RecordChild5, // #4 = $unorm
/*34365*/         OPC_RecordChild6, // #5 = $r128
/*34366*/         OPC_RecordChild7, // #6 = $da
/*34367*/         OPC_MoveChild, 8,
/*34369*/         OPC_RecordNode, // #7 = $glc
/*34370*/         OPC_MoveParent,
/*34371*/         OPC_MoveChild, 9,
/*34373*/         OPC_RecordNode, // #8 = $slc
/*34374*/         OPC_MoveParent,
/*34375*/         OPC_MoveChild, 10,
/*34377*/         OPC_RecordNode, // #9 = $tfe
/*34378*/         OPC_MoveParent,
/*34379*/         OPC_MoveChild, 11,
/*34381*/         OPC_RecordNode, // #10 = $lwe
/*34382*/         OPC_MoveParent,
/*34383*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34385*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34388*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34391*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34394*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34397*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34400*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34403*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34406*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34409*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6290:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34427*/       /*Scope*/ 68, /*->34496*/
/*34428*/         OPC_CheckChild1Type, MVT::v16i32,
/*34430*/         OPC_RecordChild2, // #1 = $rsrc
/*34431*/         OPC_RecordChild3, // #2 = $sampler
/*34432*/         OPC_RecordChild4, // #3 = $dmask
/*34433*/         OPC_RecordChild5, // #4 = $unorm
/*34434*/         OPC_RecordChild6, // #5 = $r128
/*34435*/         OPC_RecordChild7, // #6 = $da
/*34436*/         OPC_MoveChild, 8,
/*34438*/         OPC_RecordNode, // #7 = $glc
/*34439*/         OPC_MoveParent,
/*34440*/         OPC_MoveChild, 9,
/*34442*/         OPC_RecordNode, // #8 = $slc
/*34443*/         OPC_MoveParent,
/*34444*/         OPC_MoveChild, 10,
/*34446*/         OPC_RecordNode, // #9 = $tfe
/*34447*/         OPC_MoveParent,
/*34448*/         OPC_MoveChild, 11,
/*34450*/         OPC_RecordNode, // #10 = $lwe
/*34451*/         OPC_MoveParent,
/*34452*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34454*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34457*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34460*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34463*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34466*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34469*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34472*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34475*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34478*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6290:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34496*/       0, /*End of Scope*/
/*34497*/     /*Scope*/ 95|128,2/*351*/, /*->34850*/
/*34499*/       OPC_CheckChild0Integer, 17|128,49/*6289*/, 
/*34502*/       OPC_RecordChild1, // #0 = $addr
/*34503*/       OPC_Scope, 68, /*->34573*/ // 5 children in Scope
/*34505*/         OPC_CheckChild1Type, MVT::i32,
/*34507*/         OPC_RecordChild2, // #1 = $rsrc
/*34508*/         OPC_RecordChild3, // #2 = $sampler
/*34509*/         OPC_RecordChild4, // #3 = $dmask
/*34510*/         OPC_RecordChild5, // #4 = $unorm
/*34511*/         OPC_RecordChild6, // #5 = $r128
/*34512*/         OPC_RecordChild7, // #6 = $da
/*34513*/         OPC_MoveChild, 8,
/*34515*/         OPC_RecordNode, // #7 = $glc
/*34516*/         OPC_MoveParent,
/*34517*/         OPC_MoveChild, 9,
/*34519*/         OPC_RecordNode, // #8 = $slc
/*34520*/         OPC_MoveParent,
/*34521*/         OPC_MoveChild, 10,
/*34523*/         OPC_RecordNode, // #9 = $tfe
/*34524*/         OPC_MoveParent,
/*34525*/         OPC_MoveChild, 11,
/*34527*/         OPC_RecordNode, // #10 = $lwe
/*34528*/         OPC_MoveParent,
/*34529*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34531*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34534*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34537*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34540*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34543*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34546*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34549*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34552*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6289:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34573*/       /*Scope*/ 68, /*->34642*/
/*34574*/         OPC_CheckChild1Type, MVT::v2i32,
/*34576*/         OPC_RecordChild2, // #1 = $rsrc
/*34577*/         OPC_RecordChild3, // #2 = $sampler
/*34578*/         OPC_RecordChild4, // #3 = $dmask
/*34579*/         OPC_RecordChild5, // #4 = $unorm
/*34580*/         OPC_RecordChild6, // #5 = $r128
/*34581*/         OPC_RecordChild7, // #6 = $da
/*34582*/         OPC_MoveChild, 8,
/*34584*/         OPC_RecordNode, // #7 = $glc
/*34585*/         OPC_MoveParent,
/*34586*/         OPC_MoveChild, 9,
/*34588*/         OPC_RecordNode, // #8 = $slc
/*34589*/         OPC_MoveParent,
/*34590*/         OPC_MoveChild, 10,
/*34592*/         OPC_RecordNode, // #9 = $tfe
/*34593*/         OPC_MoveParent,
/*34594*/         OPC_MoveChild, 11,
/*34596*/         OPC_RecordNode, // #10 = $lwe
/*34597*/         OPC_MoveParent,
/*34598*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34600*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34603*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34606*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34609*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34612*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34615*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34618*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34621*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34624*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6289:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34642*/       /*Scope*/ 68, /*->34711*/
/*34643*/         OPC_CheckChild1Type, MVT::v4i32,
/*34645*/         OPC_RecordChild2, // #1 = $rsrc
/*34646*/         OPC_RecordChild3, // #2 = $sampler
/*34647*/         OPC_RecordChild4, // #3 = $dmask
/*34648*/         OPC_RecordChild5, // #4 = $unorm
/*34649*/         OPC_RecordChild6, // #5 = $r128
/*34650*/         OPC_RecordChild7, // #6 = $da
/*34651*/         OPC_MoveChild, 8,
/*34653*/         OPC_RecordNode, // #7 = $glc
/*34654*/         OPC_MoveParent,
/*34655*/         OPC_MoveChild, 9,
/*34657*/         OPC_RecordNode, // #8 = $slc
/*34658*/         OPC_MoveParent,
/*34659*/         OPC_MoveChild, 10,
/*34661*/         OPC_RecordNode, // #9 = $tfe
/*34662*/         OPC_MoveParent,
/*34663*/         OPC_MoveChild, 11,
/*34665*/         OPC_RecordNode, // #10 = $lwe
/*34666*/         OPC_MoveParent,
/*34667*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34669*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34672*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34675*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34678*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34681*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34684*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34687*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34690*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34693*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6289:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34711*/       /*Scope*/ 68, /*->34780*/
/*34712*/         OPC_CheckChild1Type, MVT::v8i32,
/*34714*/         OPC_RecordChild2, // #1 = $rsrc
/*34715*/         OPC_RecordChild3, // #2 = $sampler
/*34716*/         OPC_RecordChild4, // #3 = $dmask
/*34717*/         OPC_RecordChild5, // #4 = $unorm
/*34718*/         OPC_RecordChild6, // #5 = $r128
/*34719*/         OPC_RecordChild7, // #6 = $da
/*34720*/         OPC_MoveChild, 8,
/*34722*/         OPC_RecordNode, // #7 = $glc
/*34723*/         OPC_MoveParent,
/*34724*/         OPC_MoveChild, 9,
/*34726*/         OPC_RecordNode, // #8 = $slc
/*34727*/         OPC_MoveParent,
/*34728*/         OPC_MoveChild, 10,
/*34730*/         OPC_RecordNode, // #9 = $tfe
/*34731*/         OPC_MoveParent,
/*34732*/         OPC_MoveChild, 11,
/*34734*/         OPC_RecordNode, // #10 = $lwe
/*34735*/         OPC_MoveParent,
/*34736*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34738*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34741*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34744*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34747*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34750*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34753*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34756*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34759*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34762*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6289:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34780*/       /*Scope*/ 68, /*->34849*/
/*34781*/         OPC_CheckChild1Type, MVT::v16i32,
/*34783*/         OPC_RecordChild2, // #1 = $rsrc
/*34784*/         OPC_RecordChild3, // #2 = $sampler
/*34785*/         OPC_RecordChild4, // #3 = $dmask
/*34786*/         OPC_RecordChild5, // #4 = $unorm
/*34787*/         OPC_RecordChild6, // #5 = $r128
/*34788*/         OPC_RecordChild7, // #6 = $da
/*34789*/         OPC_MoveChild, 8,
/*34791*/         OPC_RecordNode, // #7 = $glc
/*34792*/         OPC_MoveParent,
/*34793*/         OPC_MoveChild, 9,
/*34795*/         OPC_RecordNode, // #8 = $slc
/*34796*/         OPC_MoveParent,
/*34797*/         OPC_MoveChild, 10,
/*34799*/         OPC_RecordNode, // #9 = $tfe
/*34800*/         OPC_MoveParent,
/*34801*/         OPC_MoveChild, 11,
/*34803*/         OPC_RecordNode, // #10 = $lwe
/*34804*/         OPC_MoveParent,
/*34805*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34807*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34810*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34813*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34816*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34819*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34822*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34825*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34828*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34831*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6289:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34849*/       0, /*End of Scope*/
/*34850*/     /*Scope*/ 95|128,2/*351*/, /*->35203*/
/*34852*/       OPC_CheckChild0Integer, 14|128,49/*6286*/, 
/*34855*/       OPC_RecordChild1, // #0 = $addr
/*34856*/       OPC_Scope, 68, /*->34926*/ // 5 children in Scope
/*34858*/         OPC_CheckChild1Type, MVT::i32,
/*34860*/         OPC_RecordChild2, // #1 = $rsrc
/*34861*/         OPC_RecordChild3, // #2 = $sampler
/*34862*/         OPC_RecordChild4, // #3 = $dmask
/*34863*/         OPC_RecordChild5, // #4 = $unorm
/*34864*/         OPC_RecordChild6, // #5 = $r128
/*34865*/         OPC_RecordChild7, // #6 = $da
/*34866*/         OPC_MoveChild, 8,
/*34868*/         OPC_RecordNode, // #7 = $glc
/*34869*/         OPC_MoveParent,
/*34870*/         OPC_MoveChild, 9,
/*34872*/         OPC_RecordNode, // #8 = $slc
/*34873*/         OPC_MoveParent,
/*34874*/         OPC_MoveChild, 10,
/*34876*/         OPC_RecordNode, // #9 = $tfe
/*34877*/         OPC_MoveParent,
/*34878*/         OPC_MoveChild, 11,
/*34880*/         OPC_RecordNode, // #10 = $lwe
/*34881*/         OPC_MoveParent,
/*34882*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34884*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34887*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34890*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34893*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34896*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34899*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34902*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34905*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34908*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6286:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34926*/       /*Scope*/ 68, /*->34995*/
/*34927*/         OPC_CheckChild1Type, MVT::v2i32,
/*34929*/         OPC_RecordChild2, // #1 = $rsrc
/*34930*/         OPC_RecordChild3, // #2 = $sampler
/*34931*/         OPC_RecordChild4, // #3 = $dmask
/*34932*/         OPC_RecordChild5, // #4 = $unorm
/*34933*/         OPC_RecordChild6, // #5 = $r128
/*34934*/         OPC_RecordChild7, // #6 = $da
/*34935*/         OPC_MoveChild, 8,
/*34937*/         OPC_RecordNode, // #7 = $glc
/*34938*/         OPC_MoveParent,
/*34939*/         OPC_MoveChild, 9,
/*34941*/         OPC_RecordNode, // #8 = $slc
/*34942*/         OPC_MoveParent,
/*34943*/         OPC_MoveChild, 10,
/*34945*/         OPC_RecordNode, // #9 = $tfe
/*34946*/         OPC_MoveParent,
/*34947*/         OPC_MoveChild, 11,
/*34949*/         OPC_RecordNode, // #10 = $lwe
/*34950*/         OPC_MoveParent,
/*34951*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34953*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34956*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34959*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34962*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34965*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34968*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34971*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34974*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34977*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6286:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34995*/       /*Scope*/ 68, /*->35064*/
/*34996*/         OPC_CheckChild1Type, MVT::v4i32,
/*34998*/         OPC_RecordChild2, // #1 = $rsrc
/*34999*/         OPC_RecordChild3, // #2 = $sampler
/*35000*/         OPC_RecordChild4, // #3 = $dmask
/*35001*/         OPC_RecordChild5, // #4 = $unorm
/*35002*/         OPC_RecordChild6, // #5 = $r128
/*35003*/         OPC_RecordChild7, // #6 = $da
/*35004*/         OPC_MoveChild, 8,
/*35006*/         OPC_RecordNode, // #7 = $glc
/*35007*/         OPC_MoveParent,
/*35008*/         OPC_MoveChild, 9,
/*35010*/         OPC_RecordNode, // #8 = $slc
/*35011*/         OPC_MoveParent,
/*35012*/         OPC_MoveChild, 10,
/*35014*/         OPC_RecordNode, // #9 = $tfe
/*35015*/         OPC_MoveParent,
/*35016*/         OPC_MoveChild, 11,
/*35018*/         OPC_RecordNode, // #10 = $lwe
/*35019*/         OPC_MoveParent,
/*35020*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35022*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35025*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35028*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35031*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35034*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35037*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35040*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35043*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35046*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6286:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35064*/       /*Scope*/ 68, /*->35133*/
/*35065*/         OPC_CheckChild1Type, MVT::v8i32,
/*35067*/         OPC_RecordChild2, // #1 = $rsrc
/*35068*/         OPC_RecordChild3, // #2 = $sampler
/*35069*/         OPC_RecordChild4, // #3 = $dmask
/*35070*/         OPC_RecordChild5, // #4 = $unorm
/*35071*/         OPC_RecordChild6, // #5 = $r128
/*35072*/         OPC_RecordChild7, // #6 = $da
/*35073*/         OPC_MoveChild, 8,
/*35075*/         OPC_RecordNode, // #7 = $glc
/*35076*/         OPC_MoveParent,
/*35077*/         OPC_MoveChild, 9,
/*35079*/         OPC_RecordNode, // #8 = $slc
/*35080*/         OPC_MoveParent,
/*35081*/         OPC_MoveChild, 10,
/*35083*/         OPC_RecordNode, // #9 = $tfe
/*35084*/         OPC_MoveParent,
/*35085*/         OPC_MoveChild, 11,
/*35087*/         OPC_RecordNode, // #10 = $lwe
/*35088*/         OPC_MoveParent,
/*35089*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35091*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35094*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35097*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35100*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35103*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35106*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35109*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35112*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35115*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6286:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35133*/       /*Scope*/ 68, /*->35202*/
/*35134*/         OPC_CheckChild1Type, MVT::v16i32,
/*35136*/         OPC_RecordChild2, // #1 = $rsrc
/*35137*/         OPC_RecordChild3, // #2 = $sampler
/*35138*/         OPC_RecordChild4, // #3 = $dmask
/*35139*/         OPC_RecordChild5, // #4 = $unorm
/*35140*/         OPC_RecordChild6, // #5 = $r128
/*35141*/         OPC_RecordChild7, // #6 = $da
/*35142*/         OPC_MoveChild, 8,
/*35144*/         OPC_RecordNode, // #7 = $glc
/*35145*/         OPC_MoveParent,
/*35146*/         OPC_MoveChild, 9,
/*35148*/         OPC_RecordNode, // #8 = $slc
/*35149*/         OPC_MoveParent,
/*35150*/         OPC_MoveChild, 10,
/*35152*/         OPC_RecordNode, // #9 = $tfe
/*35153*/         OPC_MoveParent,
/*35154*/         OPC_MoveChild, 11,
/*35156*/         OPC_RecordNode, // #10 = $lwe
/*35157*/         OPC_MoveParent,
/*35158*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35160*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35163*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35166*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35169*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35172*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35175*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35178*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35181*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35184*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6286:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35202*/       0, /*End of Scope*/
/*35203*/     /*Scope*/ 95|128,2/*351*/, /*->35556*/
/*35205*/       OPC_CheckChild0Integer, 5|128,49/*6277*/, 
/*35208*/       OPC_RecordChild1, // #0 = $addr
/*35209*/       OPC_Scope, 68, /*->35279*/ // 5 children in Scope
/*35211*/         OPC_CheckChild1Type, MVT::i32,
/*35213*/         OPC_RecordChild2, // #1 = $rsrc
/*35214*/         OPC_RecordChild3, // #2 = $sampler
/*35215*/         OPC_RecordChild4, // #3 = $dmask
/*35216*/         OPC_RecordChild5, // #4 = $unorm
/*35217*/         OPC_RecordChild6, // #5 = $r128
/*35218*/         OPC_RecordChild7, // #6 = $da
/*35219*/         OPC_MoveChild, 8,
/*35221*/         OPC_RecordNode, // #7 = $glc
/*35222*/         OPC_MoveParent,
/*35223*/         OPC_MoveChild, 9,
/*35225*/         OPC_RecordNode, // #8 = $slc
/*35226*/         OPC_MoveParent,
/*35227*/         OPC_MoveChild, 10,
/*35229*/         OPC_RecordNode, // #9 = $tfe
/*35230*/         OPC_MoveParent,
/*35231*/         OPC_MoveChild, 11,
/*35233*/         OPC_RecordNode, // #10 = $lwe
/*35234*/         OPC_MoveParent,
/*35235*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35237*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35240*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35243*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35246*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35249*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35252*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35255*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35258*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35261*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6277:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35279*/       /*Scope*/ 68, /*->35348*/
/*35280*/         OPC_CheckChild1Type, MVT::v2i32,
/*35282*/         OPC_RecordChild2, // #1 = $rsrc
/*35283*/         OPC_RecordChild3, // #2 = $sampler
/*35284*/         OPC_RecordChild4, // #3 = $dmask
/*35285*/         OPC_RecordChild5, // #4 = $unorm
/*35286*/         OPC_RecordChild6, // #5 = $r128
/*35287*/         OPC_RecordChild7, // #6 = $da
/*35288*/         OPC_MoveChild, 8,
/*35290*/         OPC_RecordNode, // #7 = $glc
/*35291*/         OPC_MoveParent,
/*35292*/         OPC_MoveChild, 9,
/*35294*/         OPC_RecordNode, // #8 = $slc
/*35295*/         OPC_MoveParent,
/*35296*/         OPC_MoveChild, 10,
/*35298*/         OPC_RecordNode, // #9 = $tfe
/*35299*/         OPC_MoveParent,
/*35300*/         OPC_MoveChild, 11,
/*35302*/         OPC_RecordNode, // #10 = $lwe
/*35303*/         OPC_MoveParent,
/*35304*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35306*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35309*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35312*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35315*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35318*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35321*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35324*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35327*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35330*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6277:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35348*/       /*Scope*/ 68, /*->35417*/
/*35349*/         OPC_CheckChild1Type, MVT::v4i32,
/*35351*/         OPC_RecordChild2, // #1 = $rsrc
/*35352*/         OPC_RecordChild3, // #2 = $sampler
/*35353*/         OPC_RecordChild4, // #3 = $dmask
/*35354*/         OPC_RecordChild5, // #4 = $unorm
/*35355*/         OPC_RecordChild6, // #5 = $r128
/*35356*/         OPC_RecordChild7, // #6 = $da
/*35357*/         OPC_MoveChild, 8,
/*35359*/         OPC_RecordNode, // #7 = $glc
/*35360*/         OPC_MoveParent,
/*35361*/         OPC_MoveChild, 9,
/*35363*/         OPC_RecordNode, // #8 = $slc
/*35364*/         OPC_MoveParent,
/*35365*/         OPC_MoveChild, 10,
/*35367*/         OPC_RecordNode, // #9 = $tfe
/*35368*/         OPC_MoveParent,
/*35369*/         OPC_MoveChild, 11,
/*35371*/         OPC_RecordNode, // #10 = $lwe
/*35372*/         OPC_MoveParent,
/*35373*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35375*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35378*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35381*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35384*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35387*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35390*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35393*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35396*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35399*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6277:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35417*/       /*Scope*/ 68, /*->35486*/
/*35418*/         OPC_CheckChild1Type, MVT::v8i32,
/*35420*/         OPC_RecordChild2, // #1 = $rsrc
/*35421*/         OPC_RecordChild3, // #2 = $sampler
/*35422*/         OPC_RecordChild4, // #3 = $dmask
/*35423*/         OPC_RecordChild5, // #4 = $unorm
/*35424*/         OPC_RecordChild6, // #5 = $r128
/*35425*/         OPC_RecordChild7, // #6 = $da
/*35426*/         OPC_MoveChild, 8,
/*35428*/         OPC_RecordNode, // #7 = $glc
/*35429*/         OPC_MoveParent,
/*35430*/         OPC_MoveChild, 9,
/*35432*/         OPC_RecordNode, // #8 = $slc
/*35433*/         OPC_MoveParent,
/*35434*/         OPC_MoveChild, 10,
/*35436*/         OPC_RecordNode, // #9 = $tfe
/*35437*/         OPC_MoveParent,
/*35438*/         OPC_MoveChild, 11,
/*35440*/         OPC_RecordNode, // #10 = $lwe
/*35441*/         OPC_MoveParent,
/*35442*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35444*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35447*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35450*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35453*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35456*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35459*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35462*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35465*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35468*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6277:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35486*/       /*Scope*/ 68, /*->35555*/
/*35487*/         OPC_CheckChild1Type, MVT::v16i32,
/*35489*/         OPC_RecordChild2, // #1 = $rsrc
/*35490*/         OPC_RecordChild3, // #2 = $sampler
/*35491*/         OPC_RecordChild4, // #3 = $dmask
/*35492*/         OPC_RecordChild5, // #4 = $unorm
/*35493*/         OPC_RecordChild6, // #5 = $r128
/*35494*/         OPC_RecordChild7, // #6 = $da
/*35495*/         OPC_MoveChild, 8,
/*35497*/         OPC_RecordNode, // #7 = $glc
/*35498*/         OPC_MoveParent,
/*35499*/         OPC_MoveChild, 9,
/*35501*/         OPC_RecordNode, // #8 = $slc
/*35502*/         OPC_MoveParent,
/*35503*/         OPC_MoveChild, 10,
/*35505*/         OPC_RecordNode, // #9 = $tfe
/*35506*/         OPC_MoveParent,
/*35507*/         OPC_MoveChild, 11,
/*35509*/         OPC_RecordNode, // #10 = $lwe
/*35510*/         OPC_MoveParent,
/*35511*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35513*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35516*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35519*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35522*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35525*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35528*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35531*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35534*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35537*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6277:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35555*/       0, /*End of Scope*/
/*35556*/     /*Scope*/ 95|128,2/*351*/, /*->35909*/
/*35558*/       OPC_CheckChild0Integer, 9|128,49/*6281*/, 
/*35561*/       OPC_RecordChild1, // #0 = $addr
/*35562*/       OPC_Scope, 68, /*->35632*/ // 5 children in Scope
/*35564*/         OPC_CheckChild1Type, MVT::i32,
/*35566*/         OPC_RecordChild2, // #1 = $rsrc
/*35567*/         OPC_RecordChild3, // #2 = $sampler
/*35568*/         OPC_RecordChild4, // #3 = $dmask
/*35569*/         OPC_RecordChild5, // #4 = $unorm
/*35570*/         OPC_RecordChild6, // #5 = $r128
/*35571*/         OPC_RecordChild7, // #6 = $da
/*35572*/         OPC_MoveChild, 8,
/*35574*/         OPC_RecordNode, // #7 = $glc
/*35575*/         OPC_MoveParent,
/*35576*/         OPC_MoveChild, 9,
/*35578*/         OPC_RecordNode, // #8 = $slc
/*35579*/         OPC_MoveParent,
/*35580*/         OPC_MoveChild, 10,
/*35582*/         OPC_RecordNode, // #9 = $tfe
/*35583*/         OPC_MoveParent,
/*35584*/         OPC_MoveChild, 11,
/*35586*/         OPC_RecordNode, // #10 = $lwe
/*35587*/         OPC_MoveParent,
/*35588*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35590*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35593*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35596*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35599*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35602*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35605*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35608*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35611*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35614*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6281:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35632*/       /*Scope*/ 68, /*->35701*/
/*35633*/         OPC_CheckChild1Type, MVT::v2i32,
/*35635*/         OPC_RecordChild2, // #1 = $rsrc
/*35636*/         OPC_RecordChild3, // #2 = $sampler
/*35637*/         OPC_RecordChild4, // #3 = $dmask
/*35638*/         OPC_RecordChild5, // #4 = $unorm
/*35639*/         OPC_RecordChild6, // #5 = $r128
/*35640*/         OPC_RecordChild7, // #6 = $da
/*35641*/         OPC_MoveChild, 8,
/*35643*/         OPC_RecordNode, // #7 = $glc
/*35644*/         OPC_MoveParent,
/*35645*/         OPC_MoveChild, 9,
/*35647*/         OPC_RecordNode, // #8 = $slc
/*35648*/         OPC_MoveParent,
/*35649*/         OPC_MoveChild, 10,
/*35651*/         OPC_RecordNode, // #9 = $tfe
/*35652*/         OPC_MoveParent,
/*35653*/         OPC_MoveChild, 11,
/*35655*/         OPC_RecordNode, // #10 = $lwe
/*35656*/         OPC_MoveParent,
/*35657*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35659*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35662*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35665*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35668*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35671*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35674*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35677*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35680*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35683*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6281:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35701*/       /*Scope*/ 68, /*->35770*/
/*35702*/         OPC_CheckChild1Type, MVT::v4i32,
/*35704*/         OPC_RecordChild2, // #1 = $rsrc
/*35705*/         OPC_RecordChild3, // #2 = $sampler
/*35706*/         OPC_RecordChild4, // #3 = $dmask
/*35707*/         OPC_RecordChild5, // #4 = $unorm
/*35708*/         OPC_RecordChild6, // #5 = $r128
/*35709*/         OPC_RecordChild7, // #6 = $da
/*35710*/         OPC_MoveChild, 8,
/*35712*/         OPC_RecordNode, // #7 = $glc
/*35713*/         OPC_MoveParent,
/*35714*/         OPC_MoveChild, 9,
/*35716*/         OPC_RecordNode, // #8 = $slc
/*35717*/         OPC_MoveParent,
/*35718*/         OPC_MoveChild, 10,
/*35720*/         OPC_RecordNode, // #9 = $tfe
/*35721*/         OPC_MoveParent,
/*35722*/         OPC_MoveChild, 11,
/*35724*/         OPC_RecordNode, // #10 = $lwe
/*35725*/         OPC_MoveParent,
/*35726*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35728*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35731*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35734*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35737*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35740*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35743*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35746*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35749*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35752*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6281:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35770*/       /*Scope*/ 68, /*->35839*/
/*35771*/         OPC_CheckChild1Type, MVT::v8i32,
/*35773*/         OPC_RecordChild2, // #1 = $rsrc
/*35774*/         OPC_RecordChild3, // #2 = $sampler
/*35775*/         OPC_RecordChild4, // #3 = $dmask
/*35776*/         OPC_RecordChild5, // #4 = $unorm
/*35777*/         OPC_RecordChild6, // #5 = $r128
/*35778*/         OPC_RecordChild7, // #6 = $da
/*35779*/         OPC_MoveChild, 8,
/*35781*/         OPC_RecordNode, // #7 = $glc
/*35782*/         OPC_MoveParent,
/*35783*/         OPC_MoveChild, 9,
/*35785*/         OPC_RecordNode, // #8 = $slc
/*35786*/         OPC_MoveParent,
/*35787*/         OPC_MoveChild, 10,
/*35789*/         OPC_RecordNode, // #9 = $tfe
/*35790*/         OPC_MoveParent,
/*35791*/         OPC_MoveChild, 11,
/*35793*/         OPC_RecordNode, // #10 = $lwe
/*35794*/         OPC_MoveParent,
/*35795*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35797*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35800*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35803*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35806*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35809*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35812*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35815*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35818*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35821*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6281:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35839*/       /*Scope*/ 68, /*->35908*/
/*35840*/         OPC_CheckChild1Type, MVT::v16i32,
/*35842*/         OPC_RecordChild2, // #1 = $rsrc
/*35843*/         OPC_RecordChild3, // #2 = $sampler
/*35844*/         OPC_RecordChild4, // #3 = $dmask
/*35845*/         OPC_RecordChild5, // #4 = $unorm
/*35846*/         OPC_RecordChild6, // #5 = $r128
/*35847*/         OPC_RecordChild7, // #6 = $da
/*35848*/         OPC_MoveChild, 8,
/*35850*/         OPC_RecordNode, // #7 = $glc
/*35851*/         OPC_MoveParent,
/*35852*/         OPC_MoveChild, 9,
/*35854*/         OPC_RecordNode, // #8 = $slc
/*35855*/         OPC_MoveParent,
/*35856*/         OPC_MoveChild, 10,
/*35858*/         OPC_RecordNode, // #9 = $tfe
/*35859*/         OPC_MoveParent,
/*35860*/         OPC_MoveChild, 11,
/*35862*/         OPC_RecordNode, // #10 = $lwe
/*35863*/         OPC_MoveParent,
/*35864*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35866*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35869*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35872*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35875*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35878*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35881*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35884*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35887*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35890*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6281:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35908*/       0, /*End of Scope*/
/*35909*/     /*Scope*/ 95|128,2/*351*/, /*->36262*/
/*35911*/       OPC_CheckChild0Integer, 8|128,49/*6280*/, 
/*35914*/       OPC_RecordChild1, // #0 = $addr
/*35915*/       OPC_Scope, 68, /*->35985*/ // 5 children in Scope
/*35917*/         OPC_CheckChild1Type, MVT::i32,
/*35919*/         OPC_RecordChild2, // #1 = $rsrc
/*35920*/         OPC_RecordChild3, // #2 = $sampler
/*35921*/         OPC_RecordChild4, // #3 = $dmask
/*35922*/         OPC_RecordChild5, // #4 = $unorm
/*35923*/         OPC_RecordChild6, // #5 = $r128
/*35924*/         OPC_RecordChild7, // #6 = $da
/*35925*/         OPC_MoveChild, 8,
/*35927*/         OPC_RecordNode, // #7 = $glc
/*35928*/         OPC_MoveParent,
/*35929*/         OPC_MoveChild, 9,
/*35931*/         OPC_RecordNode, // #8 = $slc
/*35932*/         OPC_MoveParent,
/*35933*/         OPC_MoveChild, 10,
/*35935*/         OPC_RecordNode, // #9 = $tfe
/*35936*/         OPC_MoveParent,
/*35937*/         OPC_MoveChild, 11,
/*35939*/         OPC_RecordNode, // #10 = $lwe
/*35940*/         OPC_MoveParent,
/*35941*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35943*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35946*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35949*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35952*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35955*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35958*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35961*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35964*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35967*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6280:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35985*/       /*Scope*/ 68, /*->36054*/
/*35986*/         OPC_CheckChild1Type, MVT::v2i32,
/*35988*/         OPC_RecordChild2, // #1 = $rsrc
/*35989*/         OPC_RecordChild3, // #2 = $sampler
/*35990*/         OPC_RecordChild4, // #3 = $dmask
/*35991*/         OPC_RecordChild5, // #4 = $unorm
/*35992*/         OPC_RecordChild6, // #5 = $r128
/*35993*/         OPC_RecordChild7, // #6 = $da
/*35994*/         OPC_MoveChild, 8,
/*35996*/         OPC_RecordNode, // #7 = $glc
/*35997*/         OPC_MoveParent,
/*35998*/         OPC_MoveChild, 9,
/*36000*/         OPC_RecordNode, // #8 = $slc
/*36001*/         OPC_MoveParent,
/*36002*/         OPC_MoveChild, 10,
/*36004*/         OPC_RecordNode, // #9 = $tfe
/*36005*/         OPC_MoveParent,
/*36006*/         OPC_MoveChild, 11,
/*36008*/         OPC_RecordNode, // #10 = $lwe
/*36009*/         OPC_MoveParent,
/*36010*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36012*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36015*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36018*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36021*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36024*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36027*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36030*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36033*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36036*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6280:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36054*/       /*Scope*/ 68, /*->36123*/
/*36055*/         OPC_CheckChild1Type, MVT::v4i32,
/*36057*/         OPC_RecordChild2, // #1 = $rsrc
/*36058*/         OPC_RecordChild3, // #2 = $sampler
/*36059*/         OPC_RecordChild4, // #3 = $dmask
/*36060*/         OPC_RecordChild5, // #4 = $unorm
/*36061*/         OPC_RecordChild6, // #5 = $r128
/*36062*/         OPC_RecordChild7, // #6 = $da
/*36063*/         OPC_MoveChild, 8,
/*36065*/         OPC_RecordNode, // #7 = $glc
/*36066*/         OPC_MoveParent,
/*36067*/         OPC_MoveChild, 9,
/*36069*/         OPC_RecordNode, // #8 = $slc
/*36070*/         OPC_MoveParent,
/*36071*/         OPC_MoveChild, 10,
/*36073*/         OPC_RecordNode, // #9 = $tfe
/*36074*/         OPC_MoveParent,
/*36075*/         OPC_MoveChild, 11,
/*36077*/         OPC_RecordNode, // #10 = $lwe
/*36078*/         OPC_MoveParent,
/*36079*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36081*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36084*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36087*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36090*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36093*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36096*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36099*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36102*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36105*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6280:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36123*/       /*Scope*/ 68, /*->36192*/
/*36124*/         OPC_CheckChild1Type, MVT::v8i32,
/*36126*/         OPC_RecordChild2, // #1 = $rsrc
/*36127*/         OPC_RecordChild3, // #2 = $sampler
/*36128*/         OPC_RecordChild4, // #3 = $dmask
/*36129*/         OPC_RecordChild5, // #4 = $unorm
/*36130*/         OPC_RecordChild6, // #5 = $r128
/*36131*/         OPC_RecordChild7, // #6 = $da
/*36132*/         OPC_MoveChild, 8,
/*36134*/         OPC_RecordNode, // #7 = $glc
/*36135*/         OPC_MoveParent,
/*36136*/         OPC_MoveChild, 9,
/*36138*/         OPC_RecordNode, // #8 = $slc
/*36139*/         OPC_MoveParent,
/*36140*/         OPC_MoveChild, 10,
/*36142*/         OPC_RecordNode, // #9 = $tfe
/*36143*/         OPC_MoveParent,
/*36144*/         OPC_MoveChild, 11,
/*36146*/         OPC_RecordNode, // #10 = $lwe
/*36147*/         OPC_MoveParent,
/*36148*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36150*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36153*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36156*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36159*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36162*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36165*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36168*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36171*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36174*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6280:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36192*/       /*Scope*/ 68, /*->36261*/
/*36193*/         OPC_CheckChild1Type, MVT::v16i32,
/*36195*/         OPC_RecordChild2, // #1 = $rsrc
/*36196*/         OPC_RecordChild3, // #2 = $sampler
/*36197*/         OPC_RecordChild4, // #3 = $dmask
/*36198*/         OPC_RecordChild5, // #4 = $unorm
/*36199*/         OPC_RecordChild6, // #5 = $r128
/*36200*/         OPC_RecordChild7, // #6 = $da
/*36201*/         OPC_MoveChild, 8,
/*36203*/         OPC_RecordNode, // #7 = $glc
/*36204*/         OPC_MoveParent,
/*36205*/         OPC_MoveChild, 9,
/*36207*/         OPC_RecordNode, // #8 = $slc
/*36208*/         OPC_MoveParent,
/*36209*/         OPC_MoveChild, 10,
/*36211*/         OPC_RecordNode, // #9 = $tfe
/*36212*/         OPC_MoveParent,
/*36213*/         OPC_MoveChild, 11,
/*36215*/         OPC_RecordNode, // #10 = $lwe
/*36216*/         OPC_MoveParent,
/*36217*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36219*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36222*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36225*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36228*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36231*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36234*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36237*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36240*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36243*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6280:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36261*/       0, /*End of Scope*/
/*36262*/     /*Scope*/ 95|128,2/*351*/, /*->36615*/
/*36264*/       OPC_CheckChild0Integer, 11|128,49/*6283*/, 
/*36267*/       OPC_RecordChild1, // #0 = $addr
/*36268*/       OPC_Scope, 68, /*->36338*/ // 5 children in Scope
/*36270*/         OPC_CheckChild1Type, MVT::i32,
/*36272*/         OPC_RecordChild2, // #1 = $rsrc
/*36273*/         OPC_RecordChild3, // #2 = $sampler
/*36274*/         OPC_RecordChild4, // #3 = $dmask
/*36275*/         OPC_RecordChild5, // #4 = $unorm
/*36276*/         OPC_RecordChild6, // #5 = $r128
/*36277*/         OPC_RecordChild7, // #6 = $da
/*36278*/         OPC_MoveChild, 8,
/*36280*/         OPC_RecordNode, // #7 = $glc
/*36281*/         OPC_MoveParent,
/*36282*/         OPC_MoveChild, 9,
/*36284*/         OPC_RecordNode, // #8 = $slc
/*36285*/         OPC_MoveParent,
/*36286*/         OPC_MoveChild, 10,
/*36288*/         OPC_RecordNode, // #9 = $tfe
/*36289*/         OPC_MoveParent,
/*36290*/         OPC_MoveChild, 11,
/*36292*/         OPC_RecordNode, // #10 = $lwe
/*36293*/         OPC_MoveParent,
/*36294*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36296*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36299*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36302*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36305*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36308*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36311*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36314*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36317*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36320*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6283:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36338*/       /*Scope*/ 68, /*->36407*/
/*36339*/         OPC_CheckChild1Type, MVT::v2i32,
/*36341*/         OPC_RecordChild2, // #1 = $rsrc
/*36342*/         OPC_RecordChild3, // #2 = $sampler
/*36343*/         OPC_RecordChild4, // #3 = $dmask
/*36344*/         OPC_RecordChild5, // #4 = $unorm
/*36345*/         OPC_RecordChild6, // #5 = $r128
/*36346*/         OPC_RecordChild7, // #6 = $da
/*36347*/         OPC_MoveChild, 8,
/*36349*/         OPC_RecordNode, // #7 = $glc
/*36350*/         OPC_MoveParent,
/*36351*/         OPC_MoveChild, 9,
/*36353*/         OPC_RecordNode, // #8 = $slc
/*36354*/         OPC_MoveParent,
/*36355*/         OPC_MoveChild, 10,
/*36357*/         OPC_RecordNode, // #9 = $tfe
/*36358*/         OPC_MoveParent,
/*36359*/         OPC_MoveChild, 11,
/*36361*/         OPC_RecordNode, // #10 = $lwe
/*36362*/         OPC_MoveParent,
/*36363*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36365*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36368*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36371*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36374*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36377*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36380*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36383*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36386*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36389*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6283:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36407*/       /*Scope*/ 68, /*->36476*/
/*36408*/         OPC_CheckChild1Type, MVT::v4i32,
/*36410*/         OPC_RecordChild2, // #1 = $rsrc
/*36411*/         OPC_RecordChild3, // #2 = $sampler
/*36412*/         OPC_RecordChild4, // #3 = $dmask
/*36413*/         OPC_RecordChild5, // #4 = $unorm
/*36414*/         OPC_RecordChild6, // #5 = $r128
/*36415*/         OPC_RecordChild7, // #6 = $da
/*36416*/         OPC_MoveChild, 8,
/*36418*/         OPC_RecordNode, // #7 = $glc
/*36419*/         OPC_MoveParent,
/*36420*/         OPC_MoveChild, 9,
/*36422*/         OPC_RecordNode, // #8 = $slc
/*36423*/         OPC_MoveParent,
/*36424*/         OPC_MoveChild, 10,
/*36426*/         OPC_RecordNode, // #9 = $tfe
/*36427*/         OPC_MoveParent,
/*36428*/         OPC_MoveChild, 11,
/*36430*/         OPC_RecordNode, // #10 = $lwe
/*36431*/         OPC_MoveParent,
/*36432*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36434*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36437*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36440*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36443*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36446*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36449*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36452*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36455*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36458*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6283:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36476*/       /*Scope*/ 68, /*->36545*/
/*36477*/         OPC_CheckChild1Type, MVT::v8i32,
/*36479*/         OPC_RecordChild2, // #1 = $rsrc
/*36480*/         OPC_RecordChild3, // #2 = $sampler
/*36481*/         OPC_RecordChild4, // #3 = $dmask
/*36482*/         OPC_RecordChild5, // #4 = $unorm
/*36483*/         OPC_RecordChild6, // #5 = $r128
/*36484*/         OPC_RecordChild7, // #6 = $da
/*36485*/         OPC_MoveChild, 8,
/*36487*/         OPC_RecordNode, // #7 = $glc
/*36488*/         OPC_MoveParent,
/*36489*/         OPC_MoveChild, 9,
/*36491*/         OPC_RecordNode, // #8 = $slc
/*36492*/         OPC_MoveParent,
/*36493*/         OPC_MoveChild, 10,
/*36495*/         OPC_RecordNode, // #9 = $tfe
/*36496*/         OPC_MoveParent,
/*36497*/         OPC_MoveChild, 11,
/*36499*/         OPC_RecordNode, // #10 = $lwe
/*36500*/         OPC_MoveParent,
/*36501*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36503*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36506*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36509*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36512*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36515*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36518*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36521*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36524*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36527*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6283:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36545*/       /*Scope*/ 68, /*->36614*/
/*36546*/         OPC_CheckChild1Type, MVT::v16i32,
/*36548*/         OPC_RecordChild2, // #1 = $rsrc
/*36549*/         OPC_RecordChild3, // #2 = $sampler
/*36550*/         OPC_RecordChild4, // #3 = $dmask
/*36551*/         OPC_RecordChild5, // #4 = $unorm
/*36552*/         OPC_RecordChild6, // #5 = $r128
/*36553*/         OPC_RecordChild7, // #6 = $da
/*36554*/         OPC_MoveChild, 8,
/*36556*/         OPC_RecordNode, // #7 = $glc
/*36557*/         OPC_MoveParent,
/*36558*/         OPC_MoveChild, 9,
/*36560*/         OPC_RecordNode, // #8 = $slc
/*36561*/         OPC_MoveParent,
/*36562*/         OPC_MoveChild, 10,
/*36564*/         OPC_RecordNode, // #9 = $tfe
/*36565*/         OPC_MoveParent,
/*36566*/         OPC_MoveChild, 11,
/*36568*/         OPC_RecordNode, // #10 = $lwe
/*36569*/         OPC_MoveParent,
/*36570*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36572*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36575*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36578*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36581*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36584*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36587*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36590*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36593*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36596*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6283:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36614*/       0, /*End of Scope*/
/*36615*/     /*Scope*/ 95|128,2/*351*/, /*->36968*/
/*36617*/       OPC_CheckChild0Integer, 127|128,48/*6271*/, 
/*36620*/       OPC_RecordChild1, // #0 = $addr
/*36621*/       OPC_Scope, 68, /*->36691*/ // 5 children in Scope
/*36623*/         OPC_CheckChild1Type, MVT::i32,
/*36625*/         OPC_RecordChild2, // #1 = $rsrc
/*36626*/         OPC_RecordChild3, // #2 = $sampler
/*36627*/         OPC_RecordChild4, // #3 = $dmask
/*36628*/         OPC_RecordChild5, // #4 = $unorm
/*36629*/         OPC_RecordChild6, // #5 = $r128
/*36630*/         OPC_RecordChild7, // #6 = $da
/*36631*/         OPC_MoveChild, 8,
/*36633*/         OPC_RecordNode, // #7 = $glc
/*36634*/         OPC_MoveParent,
/*36635*/         OPC_MoveChild, 9,
/*36637*/         OPC_RecordNode, // #8 = $slc
/*36638*/         OPC_MoveParent,
/*36639*/         OPC_MoveChild, 10,
/*36641*/         OPC_RecordNode, // #9 = $tfe
/*36642*/         OPC_MoveParent,
/*36643*/         OPC_MoveChild, 11,
/*36645*/         OPC_RecordNode, // #10 = $lwe
/*36646*/         OPC_MoveParent,
/*36647*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36649*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36652*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36655*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36658*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36661*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36664*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36667*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36670*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36673*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6271:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36691*/       /*Scope*/ 68, /*->36760*/
/*36692*/         OPC_CheckChild1Type, MVT::v2i32,
/*36694*/         OPC_RecordChild2, // #1 = $rsrc
/*36695*/         OPC_RecordChild3, // #2 = $sampler
/*36696*/         OPC_RecordChild4, // #3 = $dmask
/*36697*/         OPC_RecordChild5, // #4 = $unorm
/*36698*/         OPC_RecordChild6, // #5 = $r128
/*36699*/         OPC_RecordChild7, // #6 = $da
/*36700*/         OPC_MoveChild, 8,
/*36702*/         OPC_RecordNode, // #7 = $glc
/*36703*/         OPC_MoveParent,
/*36704*/         OPC_MoveChild, 9,
/*36706*/         OPC_RecordNode, // #8 = $slc
/*36707*/         OPC_MoveParent,
/*36708*/         OPC_MoveChild, 10,
/*36710*/         OPC_RecordNode, // #9 = $tfe
/*36711*/         OPC_MoveParent,
/*36712*/         OPC_MoveChild, 11,
/*36714*/         OPC_RecordNode, // #10 = $lwe
/*36715*/         OPC_MoveParent,
/*36716*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36718*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36721*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36724*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36727*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36730*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36733*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36736*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36739*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36742*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6271:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36760*/       /*Scope*/ 68, /*->36829*/
/*36761*/         OPC_CheckChild1Type, MVT::v4i32,
/*36763*/         OPC_RecordChild2, // #1 = $rsrc
/*36764*/         OPC_RecordChild3, // #2 = $sampler
/*36765*/         OPC_RecordChild4, // #3 = $dmask
/*36766*/         OPC_RecordChild5, // #4 = $unorm
/*36767*/         OPC_RecordChild6, // #5 = $r128
/*36768*/         OPC_RecordChild7, // #6 = $da
/*36769*/         OPC_MoveChild, 8,
/*36771*/         OPC_RecordNode, // #7 = $glc
/*36772*/         OPC_MoveParent,
/*36773*/         OPC_MoveChild, 9,
/*36775*/         OPC_RecordNode, // #8 = $slc
/*36776*/         OPC_MoveParent,
/*36777*/         OPC_MoveChild, 10,
/*36779*/         OPC_RecordNode, // #9 = $tfe
/*36780*/         OPC_MoveParent,
/*36781*/         OPC_MoveChild, 11,
/*36783*/         OPC_RecordNode, // #10 = $lwe
/*36784*/         OPC_MoveParent,
/*36785*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36787*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36790*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36793*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36796*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36799*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36802*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36805*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36808*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36811*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6271:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36829*/       /*Scope*/ 68, /*->36898*/
/*36830*/         OPC_CheckChild1Type, MVT::v8i32,
/*36832*/         OPC_RecordChild2, // #1 = $rsrc
/*36833*/         OPC_RecordChild3, // #2 = $sampler
/*36834*/         OPC_RecordChild4, // #3 = $dmask
/*36835*/         OPC_RecordChild5, // #4 = $unorm
/*36836*/         OPC_RecordChild6, // #5 = $r128
/*36837*/         OPC_RecordChild7, // #6 = $da
/*36838*/         OPC_MoveChild, 8,
/*36840*/         OPC_RecordNode, // #7 = $glc
/*36841*/         OPC_MoveParent,
/*36842*/         OPC_MoveChild, 9,
/*36844*/         OPC_RecordNode, // #8 = $slc
/*36845*/         OPC_MoveParent,
/*36846*/         OPC_MoveChild, 10,
/*36848*/         OPC_RecordNode, // #9 = $tfe
/*36849*/         OPC_MoveParent,
/*36850*/         OPC_MoveChild, 11,
/*36852*/         OPC_RecordNode, // #10 = $lwe
/*36853*/         OPC_MoveParent,
/*36854*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36856*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36859*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36862*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36865*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36868*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36871*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36874*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36877*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36880*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6271:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36898*/       /*Scope*/ 68, /*->36967*/
/*36899*/         OPC_CheckChild1Type, MVT::v16i32,
/*36901*/         OPC_RecordChild2, // #1 = $rsrc
/*36902*/         OPC_RecordChild3, // #2 = $sampler
/*36903*/         OPC_RecordChild4, // #3 = $dmask
/*36904*/         OPC_RecordChild5, // #4 = $unorm
/*36905*/         OPC_RecordChild6, // #5 = $r128
/*36906*/         OPC_RecordChild7, // #6 = $da
/*36907*/         OPC_MoveChild, 8,
/*36909*/         OPC_RecordNode, // #7 = $glc
/*36910*/         OPC_MoveParent,
/*36911*/         OPC_MoveChild, 9,
/*36913*/         OPC_RecordNode, // #8 = $slc
/*36914*/         OPC_MoveParent,
/*36915*/         OPC_MoveChild, 10,
/*36917*/         OPC_RecordNode, // #9 = $tfe
/*36918*/         OPC_MoveParent,
/*36919*/         OPC_MoveChild, 11,
/*36921*/         OPC_RecordNode, // #10 = $lwe
/*36922*/         OPC_MoveParent,
/*36923*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36925*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36928*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36931*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36934*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36937*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36940*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36943*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36946*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36949*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6271:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36967*/       0, /*End of Scope*/
/*36968*/     /*Scope*/ 95|128,2/*351*/, /*->37321*/
/*36970*/       OPC_CheckChild0Integer, 126|128,48/*6270*/, 
/*36973*/       OPC_RecordChild1, // #0 = $addr
/*36974*/       OPC_Scope, 68, /*->37044*/ // 5 children in Scope
/*36976*/         OPC_CheckChild1Type, MVT::i32,
/*36978*/         OPC_RecordChild2, // #1 = $rsrc
/*36979*/         OPC_RecordChild3, // #2 = $sampler
/*36980*/         OPC_RecordChild4, // #3 = $dmask
/*36981*/         OPC_RecordChild5, // #4 = $unorm
/*36982*/         OPC_RecordChild6, // #5 = $r128
/*36983*/         OPC_RecordChild7, // #6 = $da
/*36984*/         OPC_MoveChild, 8,
/*36986*/         OPC_RecordNode, // #7 = $glc
/*36987*/         OPC_MoveParent,
/*36988*/         OPC_MoveChild, 9,
/*36990*/         OPC_RecordNode, // #8 = $slc
/*36991*/         OPC_MoveParent,
/*36992*/         OPC_MoveChild, 10,
/*36994*/         OPC_RecordNode, // #9 = $tfe
/*36995*/         OPC_MoveParent,
/*36996*/         OPC_MoveChild, 11,
/*36998*/         OPC_RecordNode, // #10 = $lwe
/*36999*/         OPC_MoveParent,
/*37000*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37002*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37005*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37008*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37011*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37014*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37017*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37020*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37023*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37026*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6270:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37044*/       /*Scope*/ 68, /*->37113*/
/*37045*/         OPC_CheckChild1Type, MVT::v2i32,
/*37047*/         OPC_RecordChild2, // #1 = $rsrc
/*37048*/         OPC_RecordChild3, // #2 = $sampler
/*37049*/         OPC_RecordChild4, // #3 = $dmask
/*37050*/         OPC_RecordChild5, // #4 = $unorm
/*37051*/         OPC_RecordChild6, // #5 = $r128
/*37052*/         OPC_RecordChild7, // #6 = $da
/*37053*/         OPC_MoveChild, 8,
/*37055*/         OPC_RecordNode, // #7 = $glc
/*37056*/         OPC_MoveParent,
/*37057*/         OPC_MoveChild, 9,
/*37059*/         OPC_RecordNode, // #8 = $slc
/*37060*/         OPC_MoveParent,
/*37061*/         OPC_MoveChild, 10,
/*37063*/         OPC_RecordNode, // #9 = $tfe
/*37064*/         OPC_MoveParent,
/*37065*/         OPC_MoveChild, 11,
/*37067*/         OPC_RecordNode, // #10 = $lwe
/*37068*/         OPC_MoveParent,
/*37069*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37071*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37074*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37077*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37080*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37083*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37086*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37089*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37092*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37095*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6270:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37113*/       /*Scope*/ 68, /*->37182*/
/*37114*/         OPC_CheckChild1Type, MVT::v4i32,
/*37116*/         OPC_RecordChild2, // #1 = $rsrc
/*37117*/         OPC_RecordChild3, // #2 = $sampler
/*37118*/         OPC_RecordChild4, // #3 = $dmask
/*37119*/         OPC_RecordChild5, // #4 = $unorm
/*37120*/         OPC_RecordChild6, // #5 = $r128
/*37121*/         OPC_RecordChild7, // #6 = $da
/*37122*/         OPC_MoveChild, 8,
/*37124*/         OPC_RecordNode, // #7 = $glc
/*37125*/         OPC_MoveParent,
/*37126*/         OPC_MoveChild, 9,
/*37128*/         OPC_RecordNode, // #8 = $slc
/*37129*/         OPC_MoveParent,
/*37130*/         OPC_MoveChild, 10,
/*37132*/         OPC_RecordNode, // #9 = $tfe
/*37133*/         OPC_MoveParent,
/*37134*/         OPC_MoveChild, 11,
/*37136*/         OPC_RecordNode, // #10 = $lwe
/*37137*/         OPC_MoveParent,
/*37138*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37140*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37143*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37146*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37149*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37152*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37155*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37158*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37161*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37164*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6270:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37182*/       /*Scope*/ 68, /*->37251*/
/*37183*/         OPC_CheckChild1Type, MVT::v8i32,
/*37185*/         OPC_RecordChild2, // #1 = $rsrc
/*37186*/         OPC_RecordChild3, // #2 = $sampler
/*37187*/         OPC_RecordChild4, // #3 = $dmask
/*37188*/         OPC_RecordChild5, // #4 = $unorm
/*37189*/         OPC_RecordChild6, // #5 = $r128
/*37190*/         OPC_RecordChild7, // #6 = $da
/*37191*/         OPC_MoveChild, 8,
/*37193*/         OPC_RecordNode, // #7 = $glc
/*37194*/         OPC_MoveParent,
/*37195*/         OPC_MoveChild, 9,
/*37197*/         OPC_RecordNode, // #8 = $slc
/*37198*/         OPC_MoveParent,
/*37199*/         OPC_MoveChild, 10,
/*37201*/         OPC_RecordNode, // #9 = $tfe
/*37202*/         OPC_MoveParent,
/*37203*/         OPC_MoveChild, 11,
/*37205*/         OPC_RecordNode, // #10 = $lwe
/*37206*/         OPC_MoveParent,
/*37207*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37209*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37212*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37215*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37218*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37221*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37224*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37227*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37230*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37233*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6270:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37251*/       /*Scope*/ 68, /*->37320*/
/*37252*/         OPC_CheckChild1Type, MVT::v16i32,
/*37254*/         OPC_RecordChild2, // #1 = $rsrc
/*37255*/         OPC_RecordChild3, // #2 = $sampler
/*37256*/         OPC_RecordChild4, // #3 = $dmask
/*37257*/         OPC_RecordChild5, // #4 = $unorm
/*37258*/         OPC_RecordChild6, // #5 = $r128
/*37259*/         OPC_RecordChild7, // #6 = $da
/*37260*/         OPC_MoveChild, 8,
/*37262*/         OPC_RecordNode, // #7 = $glc
/*37263*/         OPC_MoveParent,
/*37264*/         OPC_MoveChild, 9,
/*37266*/         OPC_RecordNode, // #8 = $slc
/*37267*/         OPC_MoveParent,
/*37268*/         OPC_MoveChild, 10,
/*37270*/         OPC_RecordNode, // #9 = $tfe
/*37271*/         OPC_MoveParent,
/*37272*/         OPC_MoveChild, 11,
/*37274*/         OPC_RecordNode, // #10 = $lwe
/*37275*/         OPC_MoveParent,
/*37276*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37278*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37281*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37284*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37287*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37290*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37293*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37296*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37299*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37302*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6270:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37320*/       0, /*End of Scope*/
/*37321*/     /*Scope*/ 95|128,2/*351*/, /*->37674*/
/*37323*/       OPC_CheckChild0Integer, 13|128,49/*6285*/, 
/*37326*/       OPC_RecordChild1, // #0 = $addr
/*37327*/       OPC_Scope, 68, /*->37397*/ // 5 children in Scope
/*37329*/         OPC_CheckChild1Type, MVT::i32,
/*37331*/         OPC_RecordChild2, // #1 = $rsrc
/*37332*/         OPC_RecordChild3, // #2 = $sampler
/*37333*/         OPC_RecordChild4, // #3 = $dmask
/*37334*/         OPC_RecordChild5, // #4 = $unorm
/*37335*/         OPC_RecordChild6, // #5 = $r128
/*37336*/         OPC_RecordChild7, // #6 = $da
/*37337*/         OPC_MoveChild, 8,
/*37339*/         OPC_RecordNode, // #7 = $glc
/*37340*/         OPC_MoveParent,
/*37341*/         OPC_MoveChild, 9,
/*37343*/         OPC_RecordNode, // #8 = $slc
/*37344*/         OPC_MoveParent,
/*37345*/         OPC_MoveChild, 10,
/*37347*/         OPC_RecordNode, // #9 = $tfe
/*37348*/         OPC_MoveParent,
/*37349*/         OPC_MoveChild, 11,
/*37351*/         OPC_RecordNode, // #10 = $lwe
/*37352*/         OPC_MoveParent,
/*37353*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37355*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37358*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37361*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37364*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37367*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37370*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37373*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37376*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37379*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6285:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37397*/       /*Scope*/ 68, /*->37466*/
/*37398*/         OPC_CheckChild1Type, MVT::v2i32,
/*37400*/         OPC_RecordChild2, // #1 = $rsrc
/*37401*/         OPC_RecordChild3, // #2 = $sampler
/*37402*/         OPC_RecordChild4, // #3 = $dmask
/*37403*/         OPC_RecordChild5, // #4 = $unorm
/*37404*/         OPC_RecordChild6, // #5 = $r128
/*37405*/         OPC_RecordChild7, // #6 = $da
/*37406*/         OPC_MoveChild, 8,
/*37408*/         OPC_RecordNode, // #7 = $glc
/*37409*/         OPC_MoveParent,
/*37410*/         OPC_MoveChild, 9,
/*37412*/         OPC_RecordNode, // #8 = $slc
/*37413*/         OPC_MoveParent,
/*37414*/         OPC_MoveChild, 10,
/*37416*/         OPC_RecordNode, // #9 = $tfe
/*37417*/         OPC_MoveParent,
/*37418*/         OPC_MoveChild, 11,
/*37420*/         OPC_RecordNode, // #10 = $lwe
/*37421*/         OPC_MoveParent,
/*37422*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37424*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37427*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37430*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37433*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37436*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37439*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37442*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37445*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6285:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37466*/       /*Scope*/ 68, /*->37535*/
/*37467*/         OPC_CheckChild1Type, MVT::v4i32,
/*37469*/         OPC_RecordChild2, // #1 = $rsrc
/*37470*/         OPC_RecordChild3, // #2 = $sampler
/*37471*/         OPC_RecordChild4, // #3 = $dmask
/*37472*/         OPC_RecordChild5, // #4 = $unorm
/*37473*/         OPC_RecordChild6, // #5 = $r128
/*37474*/         OPC_RecordChild7, // #6 = $da
/*37475*/         OPC_MoveChild, 8,
/*37477*/         OPC_RecordNode, // #7 = $glc
/*37478*/         OPC_MoveParent,
/*37479*/         OPC_MoveChild, 9,
/*37481*/         OPC_RecordNode, // #8 = $slc
/*37482*/         OPC_MoveParent,
/*37483*/         OPC_MoveChild, 10,
/*37485*/         OPC_RecordNode, // #9 = $tfe
/*37486*/         OPC_MoveParent,
/*37487*/         OPC_MoveChild, 11,
/*37489*/         OPC_RecordNode, // #10 = $lwe
/*37490*/         OPC_MoveParent,
/*37491*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37493*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37496*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37499*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37502*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37505*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37508*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37511*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37514*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37517*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6285:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37535*/       /*Scope*/ 68, /*->37604*/
/*37536*/         OPC_CheckChild1Type, MVT::v8i32,
/*37538*/         OPC_RecordChild2, // #1 = $rsrc
/*37539*/         OPC_RecordChild3, // #2 = $sampler
/*37540*/         OPC_RecordChild4, // #3 = $dmask
/*37541*/         OPC_RecordChild5, // #4 = $unorm
/*37542*/         OPC_RecordChild6, // #5 = $r128
/*37543*/         OPC_RecordChild7, // #6 = $da
/*37544*/         OPC_MoveChild, 8,
/*37546*/         OPC_RecordNode, // #7 = $glc
/*37547*/         OPC_MoveParent,
/*37548*/         OPC_MoveChild, 9,
/*37550*/         OPC_RecordNode, // #8 = $slc
/*37551*/         OPC_MoveParent,
/*37552*/         OPC_MoveChild, 10,
/*37554*/         OPC_RecordNode, // #9 = $tfe
/*37555*/         OPC_MoveParent,
/*37556*/         OPC_MoveChild, 11,
/*37558*/         OPC_RecordNode, // #10 = $lwe
/*37559*/         OPC_MoveParent,
/*37560*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37562*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37565*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37568*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37571*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37574*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37577*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37580*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37583*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37586*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6285:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37604*/       /*Scope*/ 68, /*->37673*/
/*37605*/         OPC_CheckChild1Type, MVT::v16i32,
/*37607*/         OPC_RecordChild2, // #1 = $rsrc
/*37608*/         OPC_RecordChild3, // #2 = $sampler
/*37609*/         OPC_RecordChild4, // #3 = $dmask
/*37610*/         OPC_RecordChild5, // #4 = $unorm
/*37611*/         OPC_RecordChild6, // #5 = $r128
/*37612*/         OPC_RecordChild7, // #6 = $da
/*37613*/         OPC_MoveChild, 8,
/*37615*/         OPC_RecordNode, // #7 = $glc
/*37616*/         OPC_MoveParent,
/*37617*/         OPC_MoveChild, 9,
/*37619*/         OPC_RecordNode, // #8 = $slc
/*37620*/         OPC_MoveParent,
/*37621*/         OPC_MoveChild, 10,
/*37623*/         OPC_RecordNode, // #9 = $tfe
/*37624*/         OPC_MoveParent,
/*37625*/         OPC_MoveChild, 11,
/*37627*/         OPC_RecordNode, // #10 = $lwe
/*37628*/         OPC_MoveParent,
/*37629*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37631*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37634*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37637*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37640*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37643*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37646*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37649*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37652*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37655*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6285:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37673*/       0, /*End of Scope*/
/*37674*/     /*Scope*/ 95|128,2/*351*/, /*->38027*/
/*37676*/       OPC_CheckChild0Integer, 3|128,49/*6275*/, 
/*37679*/       OPC_RecordChild1, // #0 = $addr
/*37680*/       OPC_Scope, 68, /*->37750*/ // 5 children in Scope
/*37682*/         OPC_CheckChild1Type, MVT::i32,
/*37684*/         OPC_RecordChild2, // #1 = $rsrc
/*37685*/         OPC_RecordChild3, // #2 = $sampler
/*37686*/         OPC_RecordChild4, // #3 = $dmask
/*37687*/         OPC_RecordChild5, // #4 = $unorm
/*37688*/         OPC_RecordChild6, // #5 = $r128
/*37689*/         OPC_RecordChild7, // #6 = $da
/*37690*/         OPC_MoveChild, 8,
/*37692*/         OPC_RecordNode, // #7 = $glc
/*37693*/         OPC_MoveParent,
/*37694*/         OPC_MoveChild, 9,
/*37696*/         OPC_RecordNode, // #8 = $slc
/*37697*/         OPC_MoveParent,
/*37698*/         OPC_MoveChild, 10,
/*37700*/         OPC_RecordNode, // #9 = $tfe
/*37701*/         OPC_MoveParent,
/*37702*/         OPC_MoveChild, 11,
/*37704*/         OPC_RecordNode, // #10 = $lwe
/*37705*/         OPC_MoveParent,
/*37706*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37708*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37711*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37714*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37717*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37720*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37723*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37726*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37729*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37732*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6275:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37750*/       /*Scope*/ 68, /*->37819*/
/*37751*/         OPC_CheckChild1Type, MVT::v2i32,
/*37753*/         OPC_RecordChild2, // #1 = $rsrc
/*37754*/         OPC_RecordChild3, // #2 = $sampler
/*37755*/         OPC_RecordChild4, // #3 = $dmask
/*37756*/         OPC_RecordChild5, // #4 = $unorm
/*37757*/         OPC_RecordChild6, // #5 = $r128
/*37758*/         OPC_RecordChild7, // #6 = $da
/*37759*/         OPC_MoveChild, 8,
/*37761*/         OPC_RecordNode, // #7 = $glc
/*37762*/         OPC_MoveParent,
/*37763*/         OPC_MoveChild, 9,
/*37765*/         OPC_RecordNode, // #8 = $slc
/*37766*/         OPC_MoveParent,
/*37767*/         OPC_MoveChild, 10,
/*37769*/         OPC_RecordNode, // #9 = $tfe
/*37770*/         OPC_MoveParent,
/*37771*/         OPC_MoveChild, 11,
/*37773*/         OPC_RecordNode, // #10 = $lwe
/*37774*/         OPC_MoveParent,
/*37775*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37777*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37780*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37783*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37786*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37789*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37792*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37795*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37798*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37801*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6275:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37819*/       /*Scope*/ 68, /*->37888*/
/*37820*/         OPC_CheckChild1Type, MVT::v4i32,
/*37822*/         OPC_RecordChild2, // #1 = $rsrc
/*37823*/         OPC_RecordChild3, // #2 = $sampler
/*37824*/         OPC_RecordChild4, // #3 = $dmask
/*37825*/         OPC_RecordChild5, // #4 = $unorm
/*37826*/         OPC_RecordChild6, // #5 = $r128
/*37827*/         OPC_RecordChild7, // #6 = $da
/*37828*/         OPC_MoveChild, 8,
/*37830*/         OPC_RecordNode, // #7 = $glc
/*37831*/         OPC_MoveParent,
/*37832*/         OPC_MoveChild, 9,
/*37834*/         OPC_RecordNode, // #8 = $slc
/*37835*/         OPC_MoveParent,
/*37836*/         OPC_MoveChild, 10,
/*37838*/         OPC_RecordNode, // #9 = $tfe
/*37839*/         OPC_MoveParent,
/*37840*/         OPC_MoveChild, 11,
/*37842*/         OPC_RecordNode, // #10 = $lwe
/*37843*/         OPC_MoveParent,
/*37844*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37846*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37849*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37852*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37855*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37858*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37861*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37864*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37867*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37870*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6275:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37888*/       /*Scope*/ 68, /*->37957*/
/*37889*/         OPC_CheckChild1Type, MVT::v8i32,
/*37891*/         OPC_RecordChild2, // #1 = $rsrc
/*37892*/         OPC_RecordChild3, // #2 = $sampler
/*37893*/         OPC_RecordChild4, // #3 = $dmask
/*37894*/         OPC_RecordChild5, // #4 = $unorm
/*37895*/         OPC_RecordChild6, // #5 = $r128
/*37896*/         OPC_RecordChild7, // #6 = $da
/*37897*/         OPC_MoveChild, 8,
/*37899*/         OPC_RecordNode, // #7 = $glc
/*37900*/         OPC_MoveParent,
/*37901*/         OPC_MoveChild, 9,
/*37903*/         OPC_RecordNode, // #8 = $slc
/*37904*/         OPC_MoveParent,
/*37905*/         OPC_MoveChild, 10,
/*37907*/         OPC_RecordNode, // #9 = $tfe
/*37908*/         OPC_MoveParent,
/*37909*/         OPC_MoveChild, 11,
/*37911*/         OPC_RecordNode, // #10 = $lwe
/*37912*/         OPC_MoveParent,
/*37913*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37915*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37918*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37921*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37924*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37927*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37930*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37933*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37936*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37939*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6275:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37957*/       /*Scope*/ 68, /*->38026*/
/*37958*/         OPC_CheckChild1Type, MVT::v16i32,
/*37960*/         OPC_RecordChild2, // #1 = $rsrc
/*37961*/         OPC_RecordChild3, // #2 = $sampler
/*37962*/         OPC_RecordChild4, // #3 = $dmask
/*37963*/         OPC_RecordChild5, // #4 = $unorm
/*37964*/         OPC_RecordChild6, // #5 = $r128
/*37965*/         OPC_RecordChild7, // #6 = $da
/*37966*/         OPC_MoveChild, 8,
/*37968*/         OPC_RecordNode, // #7 = $glc
/*37969*/         OPC_MoveParent,
/*37970*/         OPC_MoveChild, 9,
/*37972*/         OPC_RecordNode, // #8 = $slc
/*37973*/         OPC_MoveParent,
/*37974*/         OPC_MoveChild, 10,
/*37976*/         OPC_RecordNode, // #9 = $tfe
/*37977*/         OPC_MoveParent,
/*37978*/         OPC_MoveChild, 11,
/*37980*/         OPC_RecordNode, // #10 = $lwe
/*37981*/         OPC_MoveParent,
/*37982*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37984*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37987*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37990*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37993*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37996*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37999*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38002*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38005*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38008*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6275:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38026*/       0, /*End of Scope*/
/*38027*/     /*Scope*/ 95|128,2/*351*/, /*->38380*/
/*38029*/       OPC_CheckChild0Integer, 2|128,49/*6274*/, 
/*38032*/       OPC_RecordChild1, // #0 = $addr
/*38033*/       OPC_Scope, 68, /*->38103*/ // 5 children in Scope
/*38035*/         OPC_CheckChild1Type, MVT::i32,
/*38037*/         OPC_RecordChild2, // #1 = $rsrc
/*38038*/         OPC_RecordChild3, // #2 = $sampler
/*38039*/         OPC_RecordChild4, // #3 = $dmask
/*38040*/         OPC_RecordChild5, // #4 = $unorm
/*38041*/         OPC_RecordChild6, // #5 = $r128
/*38042*/         OPC_RecordChild7, // #6 = $da
/*38043*/         OPC_MoveChild, 8,
/*38045*/         OPC_RecordNode, // #7 = $glc
/*38046*/         OPC_MoveParent,
/*38047*/         OPC_MoveChild, 9,
/*38049*/         OPC_RecordNode, // #8 = $slc
/*38050*/         OPC_MoveParent,
/*38051*/         OPC_MoveChild, 10,
/*38053*/         OPC_RecordNode, // #9 = $tfe
/*38054*/         OPC_MoveParent,
/*38055*/         OPC_MoveChild, 11,
/*38057*/         OPC_RecordNode, // #10 = $lwe
/*38058*/         OPC_MoveParent,
/*38059*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38061*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38064*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38067*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38070*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38073*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38076*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38079*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38082*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38085*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6274:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38103*/       /*Scope*/ 68, /*->38172*/
/*38104*/         OPC_CheckChild1Type, MVT::v2i32,
/*38106*/         OPC_RecordChild2, // #1 = $rsrc
/*38107*/         OPC_RecordChild3, // #2 = $sampler
/*38108*/         OPC_RecordChild4, // #3 = $dmask
/*38109*/         OPC_RecordChild5, // #4 = $unorm
/*38110*/         OPC_RecordChild6, // #5 = $r128
/*38111*/         OPC_RecordChild7, // #6 = $da
/*38112*/         OPC_MoveChild, 8,
/*38114*/         OPC_RecordNode, // #7 = $glc
/*38115*/         OPC_MoveParent,
/*38116*/         OPC_MoveChild, 9,
/*38118*/         OPC_RecordNode, // #8 = $slc
/*38119*/         OPC_MoveParent,
/*38120*/         OPC_MoveChild, 10,
/*38122*/         OPC_RecordNode, // #9 = $tfe
/*38123*/         OPC_MoveParent,
/*38124*/         OPC_MoveChild, 11,
/*38126*/         OPC_RecordNode, // #10 = $lwe
/*38127*/         OPC_MoveParent,
/*38128*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38130*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38133*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38136*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38139*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38142*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38145*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38148*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38151*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38154*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6274:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38172*/       /*Scope*/ 68, /*->38241*/
/*38173*/         OPC_CheckChild1Type, MVT::v4i32,
/*38175*/         OPC_RecordChild2, // #1 = $rsrc
/*38176*/         OPC_RecordChild3, // #2 = $sampler
/*38177*/         OPC_RecordChild4, // #3 = $dmask
/*38178*/         OPC_RecordChild5, // #4 = $unorm
/*38179*/         OPC_RecordChild6, // #5 = $r128
/*38180*/         OPC_RecordChild7, // #6 = $da
/*38181*/         OPC_MoveChild, 8,
/*38183*/         OPC_RecordNode, // #7 = $glc
/*38184*/         OPC_MoveParent,
/*38185*/         OPC_MoveChild, 9,
/*38187*/         OPC_RecordNode, // #8 = $slc
/*38188*/         OPC_MoveParent,
/*38189*/         OPC_MoveChild, 10,
/*38191*/         OPC_RecordNode, // #9 = $tfe
/*38192*/         OPC_MoveParent,
/*38193*/         OPC_MoveChild, 11,
/*38195*/         OPC_RecordNode, // #10 = $lwe
/*38196*/         OPC_MoveParent,
/*38197*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38199*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38202*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38205*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38208*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38211*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38214*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38217*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38220*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38223*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6274:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38241*/       /*Scope*/ 68, /*->38310*/
/*38242*/         OPC_CheckChild1Type, MVT::v8i32,
/*38244*/         OPC_RecordChild2, // #1 = $rsrc
/*38245*/         OPC_RecordChild3, // #2 = $sampler
/*38246*/         OPC_RecordChild4, // #3 = $dmask
/*38247*/         OPC_RecordChild5, // #4 = $unorm
/*38248*/         OPC_RecordChild6, // #5 = $r128
/*38249*/         OPC_RecordChild7, // #6 = $da
/*38250*/         OPC_MoveChild, 8,
/*38252*/         OPC_RecordNode, // #7 = $glc
/*38253*/         OPC_MoveParent,
/*38254*/         OPC_MoveChild, 9,
/*38256*/         OPC_RecordNode, // #8 = $slc
/*38257*/         OPC_MoveParent,
/*38258*/         OPC_MoveChild, 10,
/*38260*/         OPC_RecordNode, // #9 = $tfe
/*38261*/         OPC_MoveParent,
/*38262*/         OPC_MoveChild, 11,
/*38264*/         OPC_RecordNode, // #10 = $lwe
/*38265*/         OPC_MoveParent,
/*38266*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38268*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38271*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38274*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38277*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38280*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38283*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38286*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38289*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38292*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6274:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38310*/       /*Scope*/ 68, /*->38379*/
/*38311*/         OPC_CheckChild1Type, MVT::v16i32,
/*38313*/         OPC_RecordChild2, // #1 = $rsrc
/*38314*/         OPC_RecordChild3, // #2 = $sampler
/*38315*/         OPC_RecordChild4, // #3 = $dmask
/*38316*/         OPC_RecordChild5, // #4 = $unorm
/*38317*/         OPC_RecordChild6, // #5 = $r128
/*38318*/         OPC_RecordChild7, // #6 = $da
/*38319*/         OPC_MoveChild, 8,
/*38321*/         OPC_RecordNode, // #7 = $glc
/*38322*/         OPC_MoveParent,
/*38323*/         OPC_MoveChild, 9,
/*38325*/         OPC_RecordNode, // #8 = $slc
/*38326*/         OPC_MoveParent,
/*38327*/         OPC_MoveChild, 10,
/*38329*/         OPC_RecordNode, // #9 = $tfe
/*38330*/         OPC_MoveParent,
/*38331*/         OPC_MoveChild, 11,
/*38333*/         OPC_RecordNode, // #10 = $lwe
/*38334*/         OPC_MoveParent,
/*38335*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38337*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38340*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38343*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38346*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38349*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38352*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38355*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38358*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38361*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6274:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38379*/       0, /*End of Scope*/
/*38380*/     /*Scope*/ 16|128,1/*144*/, /*->38526*/
/*38382*/       OPC_CheckChild0Integer, 88|128,48/*6232*/, 
/*38385*/       OPC_RecordChild1, // #0 = $addr
/*38386*/       OPC_Scope, 68, /*->38456*/ // 2 children in Scope
/*38388*/         OPC_CheckChild1Type, MVT::v2i32,
/*38390*/         OPC_RecordChild2, // #1 = $rsrc
/*38391*/         OPC_RecordChild3, // #2 = $sampler
/*38392*/         OPC_RecordChild4, // #3 = $dmask
/*38393*/         OPC_RecordChild5, // #4 = $unorm
/*38394*/         OPC_RecordChild6, // #5 = $r128
/*38395*/         OPC_RecordChild7, // #6 = $da
/*38396*/         OPC_MoveChild, 8,
/*38398*/         OPC_RecordNode, // #7 = $glc
/*38399*/         OPC_MoveParent,
/*38400*/         OPC_MoveChild, 9,
/*38402*/         OPC_RecordNode, // #8 = $slc
/*38403*/         OPC_MoveParent,
/*38404*/         OPC_MoveChild, 10,
/*38406*/         OPC_RecordNode, // #9 = $tfe
/*38407*/         OPC_MoveParent,
/*38408*/         OPC_MoveChild, 11,
/*38410*/         OPC_RecordNode, // #10 = $lwe
/*38411*/         OPC_MoveParent,
/*38412*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38414*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38417*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38420*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38423*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38426*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38429*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38432*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38435*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38438*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6232:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38456*/       /*Scope*/ 68, /*->38525*/
/*38457*/         OPC_CheckChild1Type, MVT::v4i32,
/*38459*/         OPC_RecordChild2, // #1 = $rsrc
/*38460*/         OPC_RecordChild3, // #2 = $sampler
/*38461*/         OPC_RecordChild4, // #3 = $dmask
/*38462*/         OPC_RecordChild5, // #4 = $unorm
/*38463*/         OPC_RecordChild6, // #5 = $r128
/*38464*/         OPC_RecordChild7, // #6 = $da
/*38465*/         OPC_MoveChild, 8,
/*38467*/         OPC_RecordNode, // #7 = $glc
/*38468*/         OPC_MoveParent,
/*38469*/         OPC_MoveChild, 9,
/*38471*/         OPC_RecordNode, // #8 = $slc
/*38472*/         OPC_MoveParent,
/*38473*/         OPC_MoveChild, 10,
/*38475*/         OPC_RecordNode, // #9 = $tfe
/*38476*/         OPC_MoveParent,
/*38477*/         OPC_MoveChild, 11,
/*38479*/         OPC_RecordNode, // #10 = $lwe
/*38480*/         OPC_MoveParent,
/*38481*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38483*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38486*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38489*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38492*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38495*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38498*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38501*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38504*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38507*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6232:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38525*/       0, /*End of Scope*/
/*38526*/     /*Scope*/ 72, /*->38599*/
/*38527*/       OPC_CheckChild0Integer, 105|128,48/*6249*/, 
/*38530*/       OPC_RecordChild1, // #0 = $addr
/*38531*/       OPC_CheckChild1Type, MVT::v4i32,
/*38533*/       OPC_RecordChild2, // #1 = $rsrc
/*38534*/       OPC_RecordChild3, // #2 = $sampler
/*38535*/       OPC_RecordChild4, // #3 = $dmask
/*38536*/       OPC_RecordChild5, // #4 = $unorm
/*38537*/       OPC_RecordChild6, // #5 = $r128
/*38538*/       OPC_RecordChild7, // #6 = $da
/*38539*/       OPC_MoveChild, 8,
/*38541*/       OPC_RecordNode, // #7 = $glc
/*38542*/       OPC_MoveParent,
/*38543*/       OPC_MoveChild, 9,
/*38545*/       OPC_RecordNode, // #8 = $slc
/*38546*/       OPC_MoveParent,
/*38547*/       OPC_MoveChild, 10,
/*38549*/       OPC_RecordNode, // #9 = $tfe
/*38550*/       OPC_MoveParent,
/*38551*/       OPC_MoveChild, 11,
/*38553*/       OPC_RecordNode, // #10 = $lwe
/*38554*/       OPC_MoveParent,
/*38555*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38557*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38560*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38563*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38566*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38569*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38572*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38575*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38578*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38581*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6249:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38599*/     /*Scope*/ 72, /*->38672*/
/*38600*/       OPC_CheckChild0Integer, 107|128,48/*6251*/, 
/*38603*/       OPC_RecordChild1, // #0 = $addr
/*38604*/       OPC_CheckChild1Type, MVT::v4i32,
/*38606*/       OPC_RecordChild2, // #1 = $rsrc
/*38607*/       OPC_RecordChild3, // #2 = $sampler
/*38608*/       OPC_RecordChild4, // #3 = $dmask
/*38609*/       OPC_RecordChild5, // #4 = $unorm
/*38610*/       OPC_RecordChild6, // #5 = $r128
/*38611*/       OPC_RecordChild7, // #6 = $da
/*38612*/       OPC_MoveChild, 8,
/*38614*/       OPC_RecordNode, // #7 = $glc
/*38615*/       OPC_MoveParent,
/*38616*/       OPC_MoveChild, 9,
/*38618*/       OPC_RecordNode, // #8 = $slc
/*38619*/       OPC_MoveParent,
/*38620*/       OPC_MoveChild, 10,
/*38622*/       OPC_RecordNode, // #9 = $tfe
/*38623*/       OPC_MoveParent,
/*38624*/       OPC_MoveChild, 11,
/*38626*/       OPC_RecordNode, // #10 = $lwe
/*38627*/       OPC_MoveParent,
/*38628*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38630*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38633*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38636*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38639*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38642*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38645*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38648*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38651*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38654*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6251:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38672*/     /*Scope*/ 72, /*->38745*/
/*38673*/       OPC_CheckChild0Integer, 89|128,48/*6233*/, 
/*38676*/       OPC_RecordChild1, // #0 = $addr
/*38677*/       OPC_CheckChild1Type, MVT::v4i32,
/*38679*/       OPC_RecordChild2, // #1 = $rsrc
/*38680*/       OPC_RecordChild3, // #2 = $sampler
/*38681*/       OPC_RecordChild4, // #3 = $dmask
/*38682*/       OPC_RecordChild5, // #4 = $unorm
/*38683*/       OPC_RecordChild6, // #5 = $r128
/*38684*/       OPC_RecordChild7, // #6 = $da
/*38685*/       OPC_MoveChild, 8,
/*38687*/       OPC_RecordNode, // #7 = $glc
/*38688*/       OPC_MoveParent,
/*38689*/       OPC_MoveChild, 9,
/*38691*/       OPC_RecordNode, // #8 = $slc
/*38692*/       OPC_MoveParent,
/*38693*/       OPC_MoveChild, 10,
/*38695*/       OPC_RecordNode, // #9 = $tfe
/*38696*/       OPC_MoveParent,
/*38697*/       OPC_MoveChild, 11,
/*38699*/       OPC_RecordNode, // #10 = $lwe
/*38700*/       OPC_MoveParent,
/*38701*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38703*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38706*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38709*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38712*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38715*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38718*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38721*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38724*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38727*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6233:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38745*/     /*Scope*/ 16|128,1/*144*/, /*->38891*/
/*38747*/       OPC_CheckChild0Integer, 90|128,48/*6234*/, 
/*38750*/       OPC_RecordChild1, // #0 = $addr
/*38751*/       OPC_Scope, 68, /*->38821*/ // 2 children in Scope
/*38753*/         OPC_CheckChild1Type, MVT::v4i32,
/*38755*/         OPC_RecordChild2, // #1 = $rsrc
/*38756*/         OPC_RecordChild3, // #2 = $sampler
/*38757*/         OPC_RecordChild4, // #3 = $dmask
/*38758*/         OPC_RecordChild5, // #4 = $unorm
/*38759*/         OPC_RecordChild6, // #5 = $r128
/*38760*/         OPC_RecordChild7, // #6 = $da
/*38761*/         OPC_MoveChild, 8,
/*38763*/         OPC_RecordNode, // #7 = $glc
/*38764*/         OPC_MoveParent,
/*38765*/         OPC_MoveChild, 9,
/*38767*/         OPC_RecordNode, // #8 = $slc
/*38768*/         OPC_MoveParent,
/*38769*/         OPC_MoveChild, 10,
/*38771*/         OPC_RecordNode, // #9 = $tfe
/*38772*/         OPC_MoveParent,
/*38773*/         OPC_MoveChild, 11,
/*38775*/         OPC_RecordNode, // #10 = $lwe
/*38776*/         OPC_MoveParent,
/*38777*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38779*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38782*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38785*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38788*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38791*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38794*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38797*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38800*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38803*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6234:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38821*/       /*Scope*/ 68, /*->38890*/
/*38822*/         OPC_CheckChild1Type, MVT::v8i32,
/*38824*/         OPC_RecordChild2, // #1 = $rsrc
/*38825*/         OPC_RecordChild3, // #2 = $sampler
/*38826*/         OPC_RecordChild4, // #3 = $dmask
/*38827*/         OPC_RecordChild5, // #4 = $unorm
/*38828*/         OPC_RecordChild6, // #5 = $r128
/*38829*/         OPC_RecordChild7, // #6 = $da
/*38830*/         OPC_MoveChild, 8,
/*38832*/         OPC_RecordNode, // #7 = $glc
/*38833*/         OPC_MoveParent,
/*38834*/         OPC_MoveChild, 9,
/*38836*/         OPC_RecordNode, // #8 = $slc
/*38837*/         OPC_MoveParent,
/*38838*/         OPC_MoveChild, 10,
/*38840*/         OPC_RecordNode, // #9 = $tfe
/*38841*/         OPC_MoveParent,
/*38842*/         OPC_MoveChild, 11,
/*38844*/         OPC_RecordNode, // #10 = $lwe
/*38845*/         OPC_MoveParent,
/*38846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38848*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38851*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38854*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38857*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38860*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38863*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38866*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38869*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6234:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38890*/       0, /*End of Scope*/
/*38891*/     /*Scope*/ 16|128,1/*144*/, /*->39037*/
/*38893*/       OPC_CheckChild0Integer, 109|128,48/*6253*/, 
/*38896*/       OPC_RecordChild1, // #0 = $addr
/*38897*/       OPC_Scope, 68, /*->38967*/ // 2 children in Scope
/*38899*/         OPC_CheckChild1Type, MVT::v2i32,
/*38901*/         OPC_RecordChild2, // #1 = $rsrc
/*38902*/         OPC_RecordChild3, // #2 = $sampler
/*38903*/         OPC_RecordChild4, // #3 = $dmask
/*38904*/         OPC_RecordChild5, // #4 = $unorm
/*38905*/         OPC_RecordChild6, // #5 = $r128
/*38906*/         OPC_RecordChild7, // #6 = $da
/*38907*/         OPC_MoveChild, 8,
/*38909*/         OPC_RecordNode, // #7 = $glc
/*38910*/         OPC_MoveParent,
/*38911*/         OPC_MoveChild, 9,
/*38913*/         OPC_RecordNode, // #8 = $slc
/*38914*/         OPC_MoveParent,
/*38915*/         OPC_MoveChild, 10,
/*38917*/         OPC_RecordNode, // #9 = $tfe
/*38918*/         OPC_MoveParent,
/*38919*/         OPC_MoveChild, 11,
/*38921*/         OPC_RecordNode, // #10 = $lwe
/*38922*/         OPC_MoveParent,
/*38923*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38925*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38928*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38931*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38934*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38937*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38940*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38943*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38946*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38949*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6253:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38967*/       /*Scope*/ 68, /*->39036*/
/*38968*/         OPC_CheckChild1Type, MVT::v4i32,
/*38970*/         OPC_RecordChild2, // #1 = $rsrc
/*38971*/         OPC_RecordChild3, // #2 = $sampler
/*38972*/         OPC_RecordChild4, // #3 = $dmask
/*38973*/         OPC_RecordChild5, // #4 = $unorm
/*38974*/         OPC_RecordChild6, // #5 = $r128
/*38975*/         OPC_RecordChild7, // #6 = $da
/*38976*/         OPC_MoveChild, 8,
/*38978*/         OPC_RecordNode, // #7 = $glc
/*38979*/         OPC_MoveParent,
/*38980*/         OPC_MoveChild, 9,
/*38982*/         OPC_RecordNode, // #8 = $slc
/*38983*/         OPC_MoveParent,
/*38984*/         OPC_MoveChild, 10,
/*38986*/         OPC_RecordNode, // #9 = $tfe
/*38987*/         OPC_MoveParent,
/*38988*/         OPC_MoveChild, 11,
/*38990*/         OPC_RecordNode, // #10 = $lwe
/*38991*/         OPC_MoveParent,
/*38992*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38994*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38997*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39000*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39003*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39006*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39009*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39012*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39015*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39018*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6253:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39036*/       0, /*End of Scope*/
/*39037*/     /*Scope*/ 72, /*->39110*/
/*39038*/       OPC_CheckChild0Integer, 93|128,48/*6237*/, 
/*39041*/       OPC_RecordChild1, // #0 = $addr
/*39042*/       OPC_CheckChild1Type, MVT::v4i32,
/*39044*/       OPC_RecordChild2, // #1 = $rsrc
/*39045*/       OPC_RecordChild3, // #2 = $sampler
/*39046*/       OPC_RecordChild4, // #3 = $dmask
/*39047*/       OPC_RecordChild5, // #4 = $unorm
/*39048*/       OPC_RecordChild6, // #5 = $r128
/*39049*/       OPC_RecordChild7, // #6 = $da
/*39050*/       OPC_MoveChild, 8,
/*39052*/       OPC_RecordNode, // #7 = $glc
/*39053*/       OPC_MoveParent,
/*39054*/       OPC_MoveChild, 9,
/*39056*/       OPC_RecordNode, // #8 = $slc
/*39057*/       OPC_MoveParent,
/*39058*/       OPC_MoveChild, 10,
/*39060*/       OPC_RecordNode, // #9 = $tfe
/*39061*/       OPC_MoveParent,
/*39062*/       OPC_MoveChild, 11,
/*39064*/       OPC_RecordNode, // #10 = $lwe
/*39065*/       OPC_MoveParent,
/*39066*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39068*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39071*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39074*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39077*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39080*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39083*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39086*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39089*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39092*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6237:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39110*/     /*Scope*/ 16|128,1/*144*/, /*->39256*/
/*39112*/       OPC_CheckChild0Integer, 98|128,48/*6242*/, 
/*39115*/       OPC_RecordChild1, // #0 = $addr
/*39116*/       OPC_Scope, 68, /*->39186*/ // 2 children in Scope
/*39118*/         OPC_CheckChild1Type, MVT::v4i32,
/*39120*/         OPC_RecordChild2, // #1 = $rsrc
/*39121*/         OPC_RecordChild3, // #2 = $sampler
/*39122*/         OPC_RecordChild4, // #3 = $dmask
/*39123*/         OPC_RecordChild5, // #4 = $unorm
/*39124*/         OPC_RecordChild6, // #5 = $r128
/*39125*/         OPC_RecordChild7, // #6 = $da
/*39126*/         OPC_MoveChild, 8,
/*39128*/         OPC_RecordNode, // #7 = $glc
/*39129*/         OPC_MoveParent,
/*39130*/         OPC_MoveChild, 9,
/*39132*/         OPC_RecordNode, // #8 = $slc
/*39133*/         OPC_MoveParent,
/*39134*/         OPC_MoveChild, 10,
/*39136*/         OPC_RecordNode, // #9 = $tfe
/*39137*/         OPC_MoveParent,
/*39138*/         OPC_MoveChild, 11,
/*39140*/         OPC_RecordNode, // #10 = $lwe
/*39141*/         OPC_MoveParent,
/*39142*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39144*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39147*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39150*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39153*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39156*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39159*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39162*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39165*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39168*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6242:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39186*/       /*Scope*/ 68, /*->39255*/
/*39187*/         OPC_CheckChild1Type, MVT::v8i32,
/*39189*/         OPC_RecordChild2, // #1 = $rsrc
/*39190*/         OPC_RecordChild3, // #2 = $sampler
/*39191*/         OPC_RecordChild4, // #3 = $dmask
/*39192*/         OPC_RecordChild5, // #4 = $unorm
/*39193*/         OPC_RecordChild6, // #5 = $r128
/*39194*/         OPC_RecordChild7, // #6 = $da
/*39195*/         OPC_MoveChild, 8,
/*39197*/         OPC_RecordNode, // #7 = $glc
/*39198*/         OPC_MoveParent,
/*39199*/         OPC_MoveChild, 9,
/*39201*/         OPC_RecordNode, // #8 = $slc
/*39202*/         OPC_MoveParent,
/*39203*/         OPC_MoveChild, 10,
/*39205*/         OPC_RecordNode, // #9 = $tfe
/*39206*/         OPC_MoveParent,
/*39207*/         OPC_MoveChild, 11,
/*39209*/         OPC_RecordNode, // #10 = $lwe
/*39210*/         OPC_MoveParent,
/*39211*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39213*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39216*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39219*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39222*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39225*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39228*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39231*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39234*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39237*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6242:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39255*/       0, /*End of Scope*/
/*39256*/     /*Scope*/ 16|128,1/*144*/, /*->39402*/
/*39258*/       OPC_CheckChild0Integer, 100|128,48/*6244*/, 
/*39261*/       OPC_RecordChild1, // #0 = $addr
/*39262*/       OPC_Scope, 68, /*->39332*/ // 2 children in Scope
/*39264*/         OPC_CheckChild1Type, MVT::v4i32,
/*39266*/         OPC_RecordChild2, // #1 = $rsrc
/*39267*/         OPC_RecordChild3, // #2 = $sampler
/*39268*/         OPC_RecordChild4, // #3 = $dmask
/*39269*/         OPC_RecordChild5, // #4 = $unorm
/*39270*/         OPC_RecordChild6, // #5 = $r128
/*39271*/         OPC_RecordChild7, // #6 = $da
/*39272*/         OPC_MoveChild, 8,
/*39274*/         OPC_RecordNode, // #7 = $glc
/*39275*/         OPC_MoveParent,
/*39276*/         OPC_MoveChild, 9,
/*39278*/         OPC_RecordNode, // #8 = $slc
/*39279*/         OPC_MoveParent,
/*39280*/         OPC_MoveChild, 10,
/*39282*/         OPC_RecordNode, // #9 = $tfe
/*39283*/         OPC_MoveParent,
/*39284*/         OPC_MoveChild, 11,
/*39286*/         OPC_RecordNode, // #10 = $lwe
/*39287*/         OPC_MoveParent,
/*39288*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39290*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39293*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39296*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39299*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39302*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39305*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39308*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39311*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39314*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6244:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39332*/       /*Scope*/ 68, /*->39401*/
/*39333*/         OPC_CheckChild1Type, MVT::v8i32,
/*39335*/         OPC_RecordChild2, // #1 = $rsrc
/*39336*/         OPC_RecordChild3, // #2 = $sampler
/*39337*/         OPC_RecordChild4, // #3 = $dmask
/*39338*/         OPC_RecordChild5, // #4 = $unorm
/*39339*/         OPC_RecordChild6, // #5 = $r128
/*39340*/         OPC_RecordChild7, // #6 = $da
/*39341*/         OPC_MoveChild, 8,
/*39343*/         OPC_RecordNode, // #7 = $glc
/*39344*/         OPC_MoveParent,
/*39345*/         OPC_MoveChild, 9,
/*39347*/         OPC_RecordNode, // #8 = $slc
/*39348*/         OPC_MoveParent,
/*39349*/         OPC_MoveChild, 10,
/*39351*/         OPC_RecordNode, // #9 = $tfe
/*39352*/         OPC_MoveParent,
/*39353*/         OPC_MoveChild, 11,
/*39355*/         OPC_RecordNode, // #10 = $lwe
/*39356*/         OPC_MoveParent,
/*39357*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39359*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39362*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39365*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39368*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39371*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39374*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39377*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39380*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39383*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6244:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39401*/       0, /*End of Scope*/
/*39402*/     /*Scope*/ 16|128,1/*144*/, /*->39548*/
/*39404*/       OPC_CheckChild0Integer, 94|128,48/*6238*/, 
/*39407*/       OPC_RecordChild1, // #0 = $addr
/*39408*/       OPC_Scope, 68, /*->39478*/ // 2 children in Scope
/*39410*/         OPC_CheckChild1Type, MVT::v4i32,
/*39412*/         OPC_RecordChild2, // #1 = $rsrc
/*39413*/         OPC_RecordChild3, // #2 = $sampler
/*39414*/         OPC_RecordChild4, // #3 = $dmask
/*39415*/         OPC_RecordChild5, // #4 = $unorm
/*39416*/         OPC_RecordChild6, // #5 = $r128
/*39417*/         OPC_RecordChild7, // #6 = $da
/*39418*/         OPC_MoveChild, 8,
/*39420*/         OPC_RecordNode, // #7 = $glc
/*39421*/         OPC_MoveParent,
/*39422*/         OPC_MoveChild, 9,
/*39424*/         OPC_RecordNode, // #8 = $slc
/*39425*/         OPC_MoveParent,
/*39426*/         OPC_MoveChild, 10,
/*39428*/         OPC_RecordNode, // #9 = $tfe
/*39429*/         OPC_MoveParent,
/*39430*/         OPC_MoveChild, 11,
/*39432*/         OPC_RecordNode, // #10 = $lwe
/*39433*/         OPC_MoveParent,
/*39434*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39436*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39439*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39442*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39445*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39448*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39451*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39454*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39457*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39460*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6238:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39478*/       /*Scope*/ 68, /*->39547*/
/*39479*/         OPC_CheckChild1Type, MVT::v8i32,
/*39481*/         OPC_RecordChild2, // #1 = $rsrc
/*39482*/         OPC_RecordChild3, // #2 = $sampler
/*39483*/         OPC_RecordChild4, // #3 = $dmask
/*39484*/         OPC_RecordChild5, // #4 = $unorm
/*39485*/         OPC_RecordChild6, // #5 = $r128
/*39486*/         OPC_RecordChild7, // #6 = $da
/*39487*/         OPC_MoveChild, 8,
/*39489*/         OPC_RecordNode, // #7 = $glc
/*39490*/         OPC_MoveParent,
/*39491*/         OPC_MoveChild, 9,
/*39493*/         OPC_RecordNode, // #8 = $slc
/*39494*/         OPC_MoveParent,
/*39495*/         OPC_MoveChild, 10,
/*39497*/         OPC_RecordNode, // #9 = $tfe
/*39498*/         OPC_MoveParent,
/*39499*/         OPC_MoveChild, 11,
/*39501*/         OPC_RecordNode, // #10 = $lwe
/*39502*/         OPC_MoveParent,
/*39503*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39505*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39508*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39511*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39514*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39517*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39520*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39523*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39526*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6238:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39547*/       0, /*End of Scope*/
/*39548*/     /*Scope*/ 72, /*->39621*/
/*39549*/       OPC_CheckChild0Integer, 95|128,48/*6239*/, 
/*39552*/       OPC_RecordChild1, // #0 = $addr
/*39553*/       OPC_CheckChild1Type, MVT::v8i32,
/*39555*/       OPC_RecordChild2, // #1 = $rsrc
/*39556*/       OPC_RecordChild3, // #2 = $sampler
/*39557*/       OPC_RecordChild4, // #3 = $dmask
/*39558*/       OPC_RecordChild5, // #4 = $unorm
/*39559*/       OPC_RecordChild6, // #5 = $r128
/*39560*/       OPC_RecordChild7, // #6 = $da
/*39561*/       OPC_MoveChild, 8,
/*39563*/       OPC_RecordNode, // #7 = $glc
/*39564*/       OPC_MoveParent,
/*39565*/       OPC_MoveChild, 9,
/*39567*/       OPC_RecordNode, // #8 = $slc
/*39568*/       OPC_MoveParent,
/*39569*/       OPC_MoveChild, 10,
/*39571*/       OPC_RecordNode, // #9 = $tfe
/*39572*/       OPC_MoveParent,
/*39573*/       OPC_MoveChild, 11,
/*39575*/       OPC_RecordNode, // #10 = $lwe
/*39576*/       OPC_MoveParent,
/*39577*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39579*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39582*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39585*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39588*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39591*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39594*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39597*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39600*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39603*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6239:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39621*/     /*Scope*/ 72, /*->39694*/
/*39622*/       OPC_CheckChild0Integer, 102|128,48/*6246*/, 
/*39625*/       OPC_RecordChild1, // #0 = $addr
/*39626*/       OPC_CheckChild1Type, MVT::v4i32,
/*39628*/       OPC_RecordChild2, // #1 = $rsrc
/*39629*/       OPC_RecordChild3, // #2 = $sampler
/*39630*/       OPC_RecordChild4, // #3 = $dmask
/*39631*/       OPC_RecordChild5, // #4 = $unorm
/*39632*/       OPC_RecordChild6, // #5 = $r128
/*39633*/       OPC_RecordChild7, // #6 = $da
/*39634*/       OPC_MoveChild, 8,
/*39636*/       OPC_RecordNode, // #7 = $glc
/*39637*/       OPC_MoveParent,
/*39638*/       OPC_MoveChild, 9,
/*39640*/       OPC_RecordNode, // #8 = $slc
/*39641*/       OPC_MoveParent,
/*39642*/       OPC_MoveChild, 10,
/*39644*/       OPC_RecordNode, // #9 = $tfe
/*39645*/       OPC_MoveParent,
/*39646*/       OPC_MoveChild, 11,
/*39648*/       OPC_RecordNode, // #10 = $lwe
/*39649*/       OPC_MoveParent,
/*39650*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39652*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39655*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39658*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39661*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39664*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39667*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39670*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39673*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39676*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6246:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39694*/     /*Scope*/ 72, /*->39767*/
/*39695*/       OPC_CheckChild0Integer, 111|128,48/*6255*/, 
/*39698*/       OPC_RecordChild1, // #0 = $addr
/*39699*/       OPC_CheckChild1Type, MVT::v4i32,
/*39701*/       OPC_RecordChild2, // #1 = $rsrc
/*39702*/       OPC_RecordChild3, // #2 = $sampler
/*39703*/       OPC_RecordChild4, // #3 = $dmask
/*39704*/       OPC_RecordChild5, // #4 = $unorm
/*39705*/       OPC_RecordChild6, // #5 = $r128
/*39706*/       OPC_RecordChild7, // #6 = $da
/*39707*/       OPC_MoveChild, 8,
/*39709*/       OPC_RecordNode, // #7 = $glc
/*39710*/       OPC_MoveParent,
/*39711*/       OPC_MoveChild, 9,
/*39713*/       OPC_RecordNode, // #8 = $slc
/*39714*/       OPC_MoveParent,
/*39715*/       OPC_MoveChild, 10,
/*39717*/       OPC_RecordNode, // #9 = $tfe
/*39718*/       OPC_MoveParent,
/*39719*/       OPC_MoveChild, 11,
/*39721*/       OPC_RecordNode, // #10 = $lwe
/*39722*/       OPC_MoveParent,
/*39723*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39725*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39728*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39731*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39734*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39737*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39740*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39743*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39746*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39749*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6255:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39767*/     /*Scope*/ 16|128,1/*144*/, /*->39913*/
/*39769*/       OPC_CheckChild0Integer, 106|128,48/*6250*/, 
/*39772*/       OPC_RecordChild1, // #0 = $addr
/*39773*/       OPC_Scope, 68, /*->39843*/ // 2 children in Scope
/*39775*/         OPC_CheckChild1Type, MVT::v4i32,
/*39777*/         OPC_RecordChild2, // #1 = $rsrc
/*39778*/         OPC_RecordChild3, // #2 = $sampler
/*39779*/         OPC_RecordChild4, // #3 = $dmask
/*39780*/         OPC_RecordChild5, // #4 = $unorm
/*39781*/         OPC_RecordChild6, // #5 = $r128
/*39782*/         OPC_RecordChild7, // #6 = $da
/*39783*/         OPC_MoveChild, 8,
/*39785*/         OPC_RecordNode, // #7 = $glc
/*39786*/         OPC_MoveParent,
/*39787*/         OPC_MoveChild, 9,
/*39789*/         OPC_RecordNode, // #8 = $slc
/*39790*/         OPC_MoveParent,
/*39791*/         OPC_MoveChild, 10,
/*39793*/         OPC_RecordNode, // #9 = $tfe
/*39794*/         OPC_MoveParent,
/*39795*/         OPC_MoveChild, 11,
/*39797*/         OPC_RecordNode, // #10 = $lwe
/*39798*/         OPC_MoveParent,
/*39799*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39801*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39804*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39807*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39810*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39813*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39816*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39819*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39822*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39825*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6250:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39843*/       /*Scope*/ 68, /*->39912*/
/*39844*/         OPC_CheckChild1Type, MVT::v8i32,
/*39846*/         OPC_RecordChild2, // #1 = $rsrc
/*39847*/         OPC_RecordChild3, // #2 = $sampler
/*39848*/         OPC_RecordChild4, // #3 = $dmask
/*39849*/         OPC_RecordChild5, // #4 = $unorm
/*39850*/         OPC_RecordChild6, // #5 = $r128
/*39851*/         OPC_RecordChild7, // #6 = $da
/*39852*/         OPC_MoveChild, 8,
/*39854*/         OPC_RecordNode, // #7 = $glc
/*39855*/         OPC_MoveParent,
/*39856*/         OPC_MoveChild, 9,
/*39858*/         OPC_RecordNode, // #8 = $slc
/*39859*/         OPC_MoveParent,
/*39860*/         OPC_MoveChild, 10,
/*39862*/         OPC_RecordNode, // #9 = $tfe
/*39863*/         OPC_MoveParent,
/*39864*/         OPC_MoveChild, 11,
/*39866*/         OPC_RecordNode, // #10 = $lwe
/*39867*/         OPC_MoveParent,
/*39868*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39870*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39873*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39876*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39879*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39882*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39885*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39888*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39891*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39894*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6250:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39912*/       0, /*End of Scope*/
/*39913*/     /*Scope*/ 16|128,1/*144*/, /*->40059*/
/*39915*/       OPC_CheckChild0Integer, 108|128,48/*6252*/, 
/*39918*/       OPC_RecordChild1, // #0 = $addr
/*39919*/       OPC_Scope, 68, /*->39989*/ // 2 children in Scope
/*39921*/         OPC_CheckChild1Type, MVT::v4i32,
/*39923*/         OPC_RecordChild2, // #1 = $rsrc
/*39924*/         OPC_RecordChild3, // #2 = $sampler
/*39925*/         OPC_RecordChild4, // #3 = $dmask
/*39926*/         OPC_RecordChild5, // #4 = $unorm
/*39927*/         OPC_RecordChild6, // #5 = $r128
/*39928*/         OPC_RecordChild7, // #6 = $da
/*39929*/         OPC_MoveChild, 8,
/*39931*/         OPC_RecordNode, // #7 = $glc
/*39932*/         OPC_MoveParent,
/*39933*/         OPC_MoveChild, 9,
/*39935*/         OPC_RecordNode, // #8 = $slc
/*39936*/         OPC_MoveParent,
/*39937*/         OPC_MoveChild, 10,
/*39939*/         OPC_RecordNode, // #9 = $tfe
/*39940*/         OPC_MoveParent,
/*39941*/         OPC_MoveChild, 11,
/*39943*/         OPC_RecordNode, // #10 = $lwe
/*39944*/         OPC_MoveParent,
/*39945*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39947*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39950*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39953*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39956*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39959*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39962*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39965*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39968*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39971*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6252:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39989*/       /*Scope*/ 68, /*->40058*/
/*39990*/         OPC_CheckChild1Type, MVT::v8i32,
/*39992*/         OPC_RecordChild2, // #1 = $rsrc
/*39993*/         OPC_RecordChild3, // #2 = $sampler
/*39994*/         OPC_RecordChild4, // #3 = $dmask
/*39995*/         OPC_RecordChild5, // #4 = $unorm
/*39996*/         OPC_RecordChild6, // #5 = $r128
/*39997*/         OPC_RecordChild7, // #6 = $da
/*39998*/         OPC_MoveChild, 8,
/*40000*/         OPC_RecordNode, // #7 = $glc
/*40001*/         OPC_MoveParent,
/*40002*/         OPC_MoveChild, 9,
/*40004*/         OPC_RecordNode, // #8 = $slc
/*40005*/         OPC_MoveParent,
/*40006*/         OPC_MoveChild, 10,
/*40008*/         OPC_RecordNode, // #9 = $tfe
/*40009*/         OPC_MoveParent,
/*40010*/         OPC_MoveChild, 11,
/*40012*/         OPC_RecordNode, // #10 = $lwe
/*40013*/         OPC_MoveParent,
/*40014*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40016*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40019*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40022*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40025*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40028*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40031*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40034*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40037*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40040*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6252:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40058*/       0, /*End of Scope*/
/*40059*/     /*Scope*/ 16|128,1/*144*/, /*->40205*/
/*40061*/       OPC_CheckChild0Integer, 92|128,48/*6236*/, 
/*40064*/       OPC_RecordChild1, // #0 = $addr
/*40065*/       OPC_Scope, 68, /*->40135*/ // 2 children in Scope
/*40067*/         OPC_CheckChild1Type, MVT::v4i32,
/*40069*/         OPC_RecordChild2, // #1 = $rsrc
/*40070*/         OPC_RecordChild3, // #2 = $sampler
/*40071*/         OPC_RecordChild4, // #3 = $dmask
/*40072*/         OPC_RecordChild5, // #4 = $unorm
/*40073*/         OPC_RecordChild6, // #5 = $r128
/*40074*/         OPC_RecordChild7, // #6 = $da
/*40075*/         OPC_MoveChild, 8,
/*40077*/         OPC_RecordNode, // #7 = $glc
/*40078*/         OPC_MoveParent,
/*40079*/         OPC_MoveChild, 9,
/*40081*/         OPC_RecordNode, // #8 = $slc
/*40082*/         OPC_MoveParent,
/*40083*/         OPC_MoveChild, 10,
/*40085*/         OPC_RecordNode, // #9 = $tfe
/*40086*/         OPC_MoveParent,
/*40087*/         OPC_MoveChild, 11,
/*40089*/         OPC_RecordNode, // #10 = $lwe
/*40090*/         OPC_MoveParent,
/*40091*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40093*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40096*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40099*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40102*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40105*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40108*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40111*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40114*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40117*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6236:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40135*/       /*Scope*/ 68, /*->40204*/
/*40136*/         OPC_CheckChild1Type, MVT::v8i32,
/*40138*/         OPC_RecordChild2, // #1 = $rsrc
/*40139*/         OPC_RecordChild3, // #2 = $sampler
/*40140*/         OPC_RecordChild4, // #3 = $dmask
/*40141*/         OPC_RecordChild5, // #4 = $unorm
/*40142*/         OPC_RecordChild6, // #5 = $r128
/*40143*/         OPC_RecordChild7, // #6 = $da
/*40144*/         OPC_MoveChild, 8,
/*40146*/         OPC_RecordNode, // #7 = $glc
/*40147*/         OPC_MoveParent,
/*40148*/         OPC_MoveChild, 9,
/*40150*/         OPC_RecordNode, // #8 = $slc
/*40151*/         OPC_MoveParent,
/*40152*/         OPC_MoveChild, 10,
/*40154*/         OPC_RecordNode, // #9 = $tfe
/*40155*/         OPC_MoveParent,
/*40156*/         OPC_MoveChild, 11,
/*40158*/         OPC_RecordNode, // #10 = $lwe
/*40159*/         OPC_MoveParent,
/*40160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40162*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40165*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40168*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40171*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40174*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40177*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40180*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40183*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40186*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6236:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40204*/       0, /*End of Scope*/
/*40205*/     /*Scope*/ 72, /*->40278*/
/*40206*/       OPC_CheckChild0Integer, 91|128,48/*6235*/, 
/*40209*/       OPC_RecordChild1, // #0 = $addr
/*40210*/       OPC_CheckChild1Type, MVT::v8i32,
/*40212*/       OPC_RecordChild2, // #1 = $rsrc
/*40213*/       OPC_RecordChild3, // #2 = $sampler
/*40214*/       OPC_RecordChild4, // #3 = $dmask
/*40215*/       OPC_RecordChild5, // #4 = $unorm
/*40216*/       OPC_RecordChild6, // #5 = $r128
/*40217*/       OPC_RecordChild7, // #6 = $da
/*40218*/       OPC_MoveChild, 8,
/*40220*/       OPC_RecordNode, // #7 = $glc
/*40221*/       OPC_MoveParent,
/*40222*/       OPC_MoveChild, 9,
/*40224*/       OPC_RecordNode, // #8 = $slc
/*40225*/       OPC_MoveParent,
/*40226*/       OPC_MoveChild, 10,
/*40228*/       OPC_RecordNode, // #9 = $tfe
/*40229*/       OPC_MoveParent,
/*40230*/       OPC_MoveChild, 11,
/*40232*/       OPC_RecordNode, // #10 = $lwe
/*40233*/       OPC_MoveParent,
/*40234*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40236*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40239*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40242*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40245*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40248*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40251*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40254*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40257*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40260*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6235:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40278*/     /*Scope*/ 72, /*->40351*/
/*40279*/       OPC_CheckChild0Integer, 110|128,48/*6254*/, 
/*40282*/       OPC_RecordChild1, // #0 = $addr
/*40283*/       OPC_CheckChild1Type, MVT::v4i32,
/*40285*/       OPC_RecordChild2, // #1 = $rsrc
/*40286*/       OPC_RecordChild3, // #2 = $sampler
/*40287*/       OPC_RecordChild4, // #3 = $dmask
/*40288*/       OPC_RecordChild5, // #4 = $unorm
/*40289*/       OPC_RecordChild6, // #5 = $r128
/*40290*/       OPC_RecordChild7, // #6 = $da
/*40291*/       OPC_MoveChild, 8,
/*40293*/       OPC_RecordNode, // #7 = $glc
/*40294*/       OPC_MoveParent,
/*40295*/       OPC_MoveChild, 9,
/*40297*/       OPC_RecordNode, // #8 = $slc
/*40298*/       OPC_MoveParent,
/*40299*/       OPC_MoveChild, 10,
/*40301*/       OPC_RecordNode, // #9 = $tfe
/*40302*/       OPC_MoveParent,
/*40303*/       OPC_MoveChild, 11,
/*40305*/       OPC_RecordNode, // #10 = $lwe
/*40306*/       OPC_MoveParent,
/*40307*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40309*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40312*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40315*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40318*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40321*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40324*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40327*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40330*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40333*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6254:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40351*/     /*Scope*/ 16|128,1/*144*/, /*->40497*/
/*40353*/       OPC_CheckChild0Integer, 104|128,48/*6248*/, 
/*40356*/       OPC_RecordChild1, // #0 = $addr
/*40357*/       OPC_Scope, 68, /*->40427*/ // 2 children in Scope
/*40359*/         OPC_CheckChild1Type, MVT::v4i32,
/*40361*/         OPC_RecordChild2, // #1 = $rsrc
/*40362*/         OPC_RecordChild3, // #2 = $sampler
/*40363*/         OPC_RecordChild4, // #3 = $dmask
/*40364*/         OPC_RecordChild5, // #4 = $unorm
/*40365*/         OPC_RecordChild6, // #5 = $r128
/*40366*/         OPC_RecordChild7, // #6 = $da
/*40367*/         OPC_MoveChild, 8,
/*40369*/         OPC_RecordNode, // #7 = $glc
/*40370*/         OPC_MoveParent,
/*40371*/         OPC_MoveChild, 9,
/*40373*/         OPC_RecordNode, // #8 = $slc
/*40374*/         OPC_MoveParent,
/*40375*/         OPC_MoveChild, 10,
/*40377*/         OPC_RecordNode, // #9 = $tfe
/*40378*/         OPC_MoveParent,
/*40379*/         OPC_MoveChild, 11,
/*40381*/         OPC_RecordNode, // #10 = $lwe
/*40382*/         OPC_MoveParent,
/*40383*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40385*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40388*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40391*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40394*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40397*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40400*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40403*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40406*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40409*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6248:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40427*/       /*Scope*/ 68, /*->40496*/
/*40428*/         OPC_CheckChild1Type, MVT::v8i32,
/*40430*/         OPC_RecordChild2, // #1 = $rsrc
/*40431*/         OPC_RecordChild3, // #2 = $sampler
/*40432*/         OPC_RecordChild4, // #3 = $dmask
/*40433*/         OPC_RecordChild5, // #4 = $unorm
/*40434*/         OPC_RecordChild6, // #5 = $r128
/*40435*/         OPC_RecordChild7, // #6 = $da
/*40436*/         OPC_MoveChild, 8,
/*40438*/         OPC_RecordNode, // #7 = $glc
/*40439*/         OPC_MoveParent,
/*40440*/         OPC_MoveChild, 9,
/*40442*/         OPC_RecordNode, // #8 = $slc
/*40443*/         OPC_MoveParent,
/*40444*/         OPC_MoveChild, 10,
/*40446*/         OPC_RecordNode, // #9 = $tfe
/*40447*/         OPC_MoveParent,
/*40448*/         OPC_MoveChild, 11,
/*40450*/         OPC_RecordNode, // #10 = $lwe
/*40451*/         OPC_MoveParent,
/*40452*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40454*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40457*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40460*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40463*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40466*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40469*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40472*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40475*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40478*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6248:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40496*/       0, /*End of Scope*/
/*40497*/     /*Scope*/ 72, /*->40570*/
/*40498*/       OPC_CheckChild0Integer, 99|128,48/*6243*/, 
/*40501*/       OPC_RecordChild1, // #0 = $addr
/*40502*/       OPC_CheckChild1Type, MVT::v8i32,
/*40504*/       OPC_RecordChild2, // #1 = $rsrc
/*40505*/       OPC_RecordChild3, // #2 = $sampler
/*40506*/       OPC_RecordChild4, // #3 = $dmask
/*40507*/       OPC_RecordChild5, // #4 = $unorm
/*40508*/       OPC_RecordChild6, // #5 = $r128
/*40509*/       OPC_RecordChild7, // #6 = $da
/*40510*/       OPC_MoveChild, 8,
/*40512*/       OPC_RecordNode, // #7 = $glc
/*40513*/       OPC_MoveParent,
/*40514*/       OPC_MoveChild, 9,
/*40516*/       OPC_RecordNode, // #8 = $slc
/*40517*/       OPC_MoveParent,
/*40518*/       OPC_MoveChild, 10,
/*40520*/       OPC_RecordNode, // #9 = $tfe
/*40521*/       OPC_MoveParent,
/*40522*/       OPC_MoveChild, 11,
/*40524*/       OPC_RecordNode, // #10 = $lwe
/*40525*/       OPC_MoveParent,
/*40526*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40528*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40531*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40534*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40537*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40540*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40543*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40546*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40549*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40552*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6243:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40570*/     /*Scope*/ 72, /*->40643*/
/*40571*/       OPC_CheckChild0Integer, 101|128,48/*6245*/, 
/*40574*/       OPC_RecordChild1, // #0 = $addr
/*40575*/       OPC_CheckChild1Type, MVT::v8i32,
/*40577*/       OPC_RecordChild2, // #1 = $rsrc
/*40578*/       OPC_RecordChild3, // #2 = $sampler
/*40579*/       OPC_RecordChild4, // #3 = $dmask
/*40580*/       OPC_RecordChild5, // #4 = $unorm
/*40581*/       OPC_RecordChild6, // #5 = $r128
/*40582*/       OPC_RecordChild7, // #6 = $da
/*40583*/       OPC_MoveChild, 8,
/*40585*/       OPC_RecordNode, // #7 = $glc
/*40586*/       OPC_MoveParent,
/*40587*/       OPC_MoveChild, 9,
/*40589*/       OPC_RecordNode, // #8 = $slc
/*40590*/       OPC_MoveParent,
/*40591*/       OPC_MoveChild, 10,
/*40593*/       OPC_RecordNode, // #9 = $tfe
/*40594*/       OPC_MoveParent,
/*40595*/       OPC_MoveChild, 11,
/*40597*/       OPC_RecordNode, // #10 = $lwe
/*40598*/       OPC_MoveParent,
/*40599*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40601*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40604*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40607*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40610*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40613*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40616*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40619*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40622*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40625*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6245:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40643*/     /*Scope*/ 72, /*->40716*/
/*40644*/       OPC_CheckChild0Integer, 97|128,48/*6241*/, 
/*40647*/       OPC_RecordChild1, // #0 = $addr
/*40648*/       OPC_CheckChild1Type, MVT::v8i32,
/*40650*/       OPC_RecordChild2, // #1 = $rsrc
/*40651*/       OPC_RecordChild3, // #2 = $sampler
/*40652*/       OPC_RecordChild4, // #3 = $dmask
/*40653*/       OPC_RecordChild5, // #4 = $unorm
/*40654*/       OPC_RecordChild6, // #5 = $r128
/*40655*/       OPC_RecordChild7, // #6 = $da
/*40656*/       OPC_MoveChild, 8,
/*40658*/       OPC_RecordNode, // #7 = $glc
/*40659*/       OPC_MoveParent,
/*40660*/       OPC_MoveChild, 9,
/*40662*/       OPC_RecordNode, // #8 = $slc
/*40663*/       OPC_MoveParent,
/*40664*/       OPC_MoveChild, 10,
/*40666*/       OPC_RecordNode, // #9 = $tfe
/*40667*/       OPC_MoveParent,
/*40668*/       OPC_MoveChild, 11,
/*40670*/       OPC_RecordNode, // #10 = $lwe
/*40671*/       OPC_MoveParent,
/*40672*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40674*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40677*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40680*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40683*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40686*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40689*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40692*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40695*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40698*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6241:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40716*/     /*Scope*/ 72, /*->40789*/
/*40717*/       OPC_CheckChild0Integer, 96|128,48/*6240*/, 
/*40720*/       OPC_RecordChild1, // #0 = $addr
/*40721*/       OPC_CheckChild1Type, MVT::v8i32,
/*40723*/       OPC_RecordChild2, // #1 = $rsrc
/*40724*/       OPC_RecordChild3, // #2 = $sampler
/*40725*/       OPC_RecordChild4, // #3 = $dmask
/*40726*/       OPC_RecordChild5, // #4 = $unorm
/*40727*/       OPC_RecordChild6, // #5 = $r128
/*40728*/       OPC_RecordChild7, // #6 = $da
/*40729*/       OPC_MoveChild, 8,
/*40731*/       OPC_RecordNode, // #7 = $glc
/*40732*/       OPC_MoveParent,
/*40733*/       OPC_MoveChild, 9,
/*40735*/       OPC_RecordNode, // #8 = $slc
/*40736*/       OPC_MoveParent,
/*40737*/       OPC_MoveChild, 10,
/*40739*/       OPC_RecordNode, // #9 = $tfe
/*40740*/       OPC_MoveParent,
/*40741*/       OPC_MoveChild, 11,
/*40743*/       OPC_RecordNode, // #10 = $lwe
/*40744*/       OPC_MoveParent,
/*40745*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40747*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40750*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40753*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40756*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40759*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40762*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40765*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40768*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40771*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6240:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40789*/     /*Scope*/ 16|128,1/*144*/, /*->40935*/
/*40791*/       OPC_CheckChild0Integer, 103|128,48/*6247*/, 
/*40794*/       OPC_RecordChild1, // #0 = $addr
/*40795*/       OPC_Scope, 68, /*->40865*/ // 2 children in Scope
/*40797*/         OPC_CheckChild1Type, MVT::v4i32,
/*40799*/         OPC_RecordChild2, // #1 = $rsrc
/*40800*/         OPC_RecordChild3, // #2 = $sampler
/*40801*/         OPC_RecordChild4, // #3 = $dmask
/*40802*/         OPC_RecordChild5, // #4 = $unorm
/*40803*/         OPC_RecordChild6, // #5 = $r128
/*40804*/         OPC_RecordChild7, // #6 = $da
/*40805*/         OPC_MoveChild, 8,
/*40807*/         OPC_RecordNode, // #7 = $glc
/*40808*/         OPC_MoveParent,
/*40809*/         OPC_MoveChild, 9,
/*40811*/         OPC_RecordNode, // #8 = $slc
/*40812*/         OPC_MoveParent,
/*40813*/         OPC_MoveChild, 10,
/*40815*/         OPC_RecordNode, // #9 = $tfe
/*40816*/         OPC_MoveParent,
/*40817*/         OPC_MoveChild, 11,
/*40819*/         OPC_RecordNode, // #10 = $lwe
/*40820*/         OPC_MoveParent,
/*40821*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40823*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40826*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40829*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40832*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40835*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40838*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40841*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40844*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40847*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6247:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40865*/       /*Scope*/ 68, /*->40934*/
/*40866*/         OPC_CheckChild1Type, MVT::v8i32,
/*40868*/         OPC_RecordChild2, // #1 = $rsrc
/*40869*/         OPC_RecordChild3, // #2 = $sampler
/*40870*/         OPC_RecordChild4, // #3 = $dmask
/*40871*/         OPC_RecordChild5, // #4 = $unorm
/*40872*/         OPC_RecordChild6, // #5 = $r128
/*40873*/         OPC_RecordChild7, // #6 = $da
/*40874*/         OPC_MoveChild, 8,
/*40876*/         OPC_RecordNode, // #7 = $glc
/*40877*/         OPC_MoveParent,
/*40878*/         OPC_MoveChild, 9,
/*40880*/         OPC_RecordNode, // #8 = $slc
/*40881*/         OPC_MoveParent,
/*40882*/         OPC_MoveChild, 10,
/*40884*/         OPC_RecordNode, // #9 = $tfe
/*40885*/         OPC_MoveParent,
/*40886*/         OPC_MoveChild, 11,
/*40888*/         OPC_RecordNode, // #10 = $lwe
/*40889*/         OPC_MoveParent,
/*40890*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40892*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40895*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40898*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40901*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40904*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40907*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40910*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40913*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40916*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6247:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40934*/       0, /*End of Scope*/
/*40935*/     /*Scope*/ 85|128,1/*213*/, /*->41150*/
/*40937*/       OPC_CheckChild0Integer, 112|128,48/*6256*/, 
/*40940*/       OPC_RecordChild1, // #0 = $addr
/*40941*/       OPC_Scope, 68, /*->41011*/ // 3 children in Scope
/*40943*/         OPC_CheckChild1Type, MVT::i32,
/*40945*/         OPC_RecordChild2, // #1 = $rsrc
/*40946*/         OPC_RecordChild3, // #2 = $sampler
/*40947*/         OPC_RecordChild4, // #3 = $dmask
/*40948*/         OPC_RecordChild5, // #4 = $unorm
/*40949*/         OPC_RecordChild6, // #5 = $r128
/*40950*/         OPC_RecordChild7, // #6 = $da
/*40951*/         OPC_MoveChild, 8,
/*40953*/         OPC_RecordNode, // #7 = $glc
/*40954*/         OPC_MoveParent,
/*40955*/         OPC_MoveChild, 9,
/*40957*/         OPC_RecordNode, // #8 = $slc
/*40958*/         OPC_MoveParent,
/*40959*/         OPC_MoveChild, 10,
/*40961*/         OPC_RecordNode, // #9 = $tfe
/*40962*/         OPC_MoveParent,
/*40963*/         OPC_MoveChild, 11,
/*40965*/         OPC_RecordNode, // #10 = $lwe
/*40966*/         OPC_MoveParent,
/*40967*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40969*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40972*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40975*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40978*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40981*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40984*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40987*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40990*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40993*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6256:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41011*/       /*Scope*/ 68, /*->41080*/
/*41012*/         OPC_CheckChild1Type, MVT::v2i32,
/*41014*/         OPC_RecordChild2, // #1 = $rsrc
/*41015*/         OPC_RecordChild3, // #2 = $sampler
/*41016*/         OPC_RecordChild4, // #3 = $dmask
/*41017*/         OPC_RecordChild5, // #4 = $unorm
/*41018*/         OPC_RecordChild6, // #5 = $r128
/*41019*/         OPC_RecordChild7, // #6 = $da
/*41020*/         OPC_MoveChild, 8,
/*41022*/         OPC_RecordNode, // #7 = $glc
/*41023*/         OPC_MoveParent,
/*41024*/         OPC_MoveChild, 9,
/*41026*/         OPC_RecordNode, // #8 = $slc
/*41027*/         OPC_MoveParent,
/*41028*/         OPC_MoveChild, 10,
/*41030*/         OPC_RecordNode, // #9 = $tfe
/*41031*/         OPC_MoveParent,
/*41032*/         OPC_MoveChild, 11,
/*41034*/         OPC_RecordNode, // #10 = $lwe
/*41035*/         OPC_MoveParent,
/*41036*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41038*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41041*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41044*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41047*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41050*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41053*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41056*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41059*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41062*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6256:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41080*/       /*Scope*/ 68, /*->41149*/
/*41081*/         OPC_CheckChild1Type, MVT::v4i32,
/*41083*/         OPC_RecordChild2, // #1 = $rsrc
/*41084*/         OPC_RecordChild3, // #2 = $sampler
/*41085*/         OPC_RecordChild4, // #3 = $dmask
/*41086*/         OPC_RecordChild5, // #4 = $unorm
/*41087*/         OPC_RecordChild6, // #5 = $r128
/*41088*/         OPC_RecordChild7, // #6 = $da
/*41089*/         OPC_MoveChild, 8,
/*41091*/         OPC_RecordNode, // #7 = $glc
/*41092*/         OPC_MoveParent,
/*41093*/         OPC_MoveChild, 9,
/*41095*/         OPC_RecordNode, // #8 = $slc
/*41096*/         OPC_MoveParent,
/*41097*/         OPC_MoveChild, 10,
/*41099*/         OPC_RecordNode, // #9 = $tfe
/*41100*/         OPC_MoveParent,
/*41101*/         OPC_MoveChild, 11,
/*41103*/         OPC_RecordNode, // #10 = $lwe
/*41104*/         OPC_MoveParent,
/*41105*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41107*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41110*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41113*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41116*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41119*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41122*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41125*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41128*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41131*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6256:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41149*/       0, /*End of Scope*/
/*41150*/     /*Scope*/ 67, /*->41218*/
/*41151*/       OPC_CheckChild0Integer, 113|128,48/*6257*/, 
/*41154*/       OPC_RecordChild1, // #0 = $addr
/*41155*/       OPC_CheckChild1Type, MVT::i32,
/*41157*/       OPC_RecordChild2, // #1 = $rsrc
/*41158*/       OPC_RecordChild3, // #2 = $dmask
/*41159*/       OPC_RecordChild4, // #3 = $unorm
/*41160*/       OPC_RecordChild5, // #4 = $r128
/*41161*/       OPC_RecordChild6, // #5 = $da
/*41162*/       OPC_RecordChild7, // #6 = $glc
/*41163*/       OPC_MoveChild, 8,
/*41165*/       OPC_RecordNode, // #7 = $slc
/*41166*/       OPC_MoveParent,
/*41167*/       OPC_MoveChild, 9,
/*41169*/       OPC_RecordNode, // #8 = $tfe
/*41170*/       OPC_MoveParent,
/*41171*/       OPC_MoveChild, 10,
/*41173*/       OPC_RecordNode, // #9 = $lwe
/*41174*/       OPC_MoveParent,
/*41175*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41177*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41180*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41183*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41186*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41189*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41192*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41195*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41198*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41201*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 6257:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41218*/     /*Scope*/ 70|128,1/*198*/, /*->41418*/
/*41220*/       OPC_CheckChild0Integer, 116|128,48/*6260*/, 
/*41223*/       OPC_RecordChild1, // #0 = $addr
/*41224*/       OPC_Scope, 63, /*->41289*/ // 3 children in Scope
/*41226*/         OPC_CheckChild1Type, MVT::i32,
/*41228*/         OPC_RecordChild2, // #1 = $rsrc
/*41229*/         OPC_RecordChild3, // #2 = $dmask
/*41230*/         OPC_RecordChild4, // #3 = $unorm
/*41231*/         OPC_RecordChild5, // #4 = $r128
/*41232*/         OPC_RecordChild6, // #5 = $da
/*41233*/         OPC_RecordChild7, // #6 = $glc
/*41234*/         OPC_MoveChild, 8,
/*41236*/         OPC_RecordNode, // #7 = $slc
/*41237*/         OPC_MoveParent,
/*41238*/         OPC_MoveChild, 9,
/*41240*/         OPC_RecordNode, // #8 = $tfe
/*41241*/         OPC_MoveParent,
/*41242*/         OPC_MoveChild, 10,
/*41244*/         OPC_RecordNode, // #9 = $lwe
/*41245*/         OPC_MoveParent,
/*41246*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41248*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41251*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41254*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41257*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41260*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41263*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41266*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41269*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41272*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6260:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41289*/       /*Scope*/ 63, /*->41353*/
/*41290*/         OPC_CheckChild1Type, MVT::v2i32,
/*41292*/         OPC_RecordChild2, // #1 = $rsrc
/*41293*/         OPC_RecordChild3, // #2 = $dmask
/*41294*/         OPC_RecordChild4, // #3 = $unorm
/*41295*/         OPC_RecordChild5, // #4 = $r128
/*41296*/         OPC_RecordChild6, // #5 = $da
/*41297*/         OPC_RecordChild7, // #6 = $glc
/*41298*/         OPC_MoveChild, 8,
/*41300*/         OPC_RecordNode, // #7 = $slc
/*41301*/         OPC_MoveParent,
/*41302*/         OPC_MoveChild, 9,
/*41304*/         OPC_RecordNode, // #8 = $tfe
/*41305*/         OPC_MoveParent,
/*41306*/         OPC_MoveChild, 10,
/*41308*/         OPC_RecordNode, // #9 = $lwe
/*41309*/         OPC_MoveParent,
/*41310*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41312*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41315*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41318*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41321*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41324*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41327*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41330*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41333*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41336*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6260:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41353*/       /*Scope*/ 63, /*->41417*/
/*41354*/         OPC_CheckChild1Type, MVT::v4i32,
/*41356*/         OPC_RecordChild2, // #1 = $rsrc
/*41357*/         OPC_RecordChild3, // #2 = $dmask
/*41358*/         OPC_RecordChild4, // #3 = $unorm
/*41359*/         OPC_RecordChild5, // #4 = $r128
/*41360*/         OPC_RecordChild6, // #5 = $da
/*41361*/         OPC_RecordChild7, // #6 = $glc
/*41362*/         OPC_MoveChild, 8,
/*41364*/         OPC_RecordNode, // #7 = $slc
/*41365*/         OPC_MoveParent,
/*41366*/         OPC_MoveChild, 9,
/*41368*/         OPC_RecordNode, // #8 = $tfe
/*41369*/         OPC_MoveParent,
/*41370*/         OPC_MoveChild, 10,
/*41372*/         OPC_RecordNode, // #9 = $lwe
/*41373*/         OPC_MoveParent,
/*41374*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41376*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41379*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41382*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41385*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41388*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41391*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41394*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41397*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41400*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6260:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41417*/       0, /*End of Scope*/
/*41418*/     /*Scope*/ 70|128,1/*198*/, /*->41618*/
/*41420*/       OPC_CheckChild0Integer, 117|128,48/*6261*/, 
/*41423*/       OPC_RecordChild1, // #0 = $addr
/*41424*/       OPC_Scope, 63, /*->41489*/ // 3 children in Scope
/*41426*/         OPC_CheckChild1Type, MVT::i32,
/*41428*/         OPC_RecordChild2, // #1 = $rsrc
/*41429*/         OPC_RecordChild3, // #2 = $dmask
/*41430*/         OPC_RecordChild4, // #3 = $unorm
/*41431*/         OPC_RecordChild5, // #4 = $r128
/*41432*/         OPC_RecordChild6, // #5 = $da
/*41433*/         OPC_RecordChild7, // #6 = $glc
/*41434*/         OPC_MoveChild, 8,
/*41436*/         OPC_RecordNode, // #7 = $slc
/*41437*/         OPC_MoveParent,
/*41438*/         OPC_MoveChild, 9,
/*41440*/         OPC_RecordNode, // #8 = $tfe
/*41441*/         OPC_MoveParent,
/*41442*/         OPC_MoveChild, 10,
/*41444*/         OPC_RecordNode, // #9 = $lwe
/*41445*/         OPC_MoveParent,
/*41446*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41448*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41451*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41454*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41457*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41460*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41463*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41466*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41469*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41472*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6261:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41489*/       /*Scope*/ 63, /*->41553*/
/*41490*/         OPC_CheckChild1Type, MVT::v2i32,
/*41492*/         OPC_RecordChild2, // #1 = $rsrc
/*41493*/         OPC_RecordChild3, // #2 = $dmask
/*41494*/         OPC_RecordChild4, // #3 = $unorm
/*41495*/         OPC_RecordChild5, // #4 = $r128
/*41496*/         OPC_RecordChild6, // #5 = $da
/*41497*/         OPC_RecordChild7, // #6 = $glc
/*41498*/         OPC_MoveChild, 8,
/*41500*/         OPC_RecordNode, // #7 = $slc
/*41501*/         OPC_MoveParent,
/*41502*/         OPC_MoveChild, 9,
/*41504*/         OPC_RecordNode, // #8 = $tfe
/*41505*/         OPC_MoveParent,
/*41506*/         OPC_MoveChild, 10,
/*41508*/         OPC_RecordNode, // #9 = $lwe
/*41509*/         OPC_MoveParent,
/*41510*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41512*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41515*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41518*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41521*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41524*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41527*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41530*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41533*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41536*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6261:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41553*/       /*Scope*/ 63, /*->41617*/
/*41554*/         OPC_CheckChild1Type, MVT::v4i32,
/*41556*/         OPC_RecordChild2, // #1 = $rsrc
/*41557*/         OPC_RecordChild3, // #2 = $dmask
/*41558*/         OPC_RecordChild4, // #3 = $unorm
/*41559*/         OPC_RecordChild5, // #4 = $r128
/*41560*/         OPC_RecordChild6, // #5 = $da
/*41561*/         OPC_RecordChild7, // #6 = $glc
/*41562*/         OPC_MoveChild, 8,
/*41564*/         OPC_RecordNode, // #7 = $slc
/*41565*/         OPC_MoveParent,
/*41566*/         OPC_MoveChild, 9,
/*41568*/         OPC_RecordNode, // #8 = $tfe
/*41569*/         OPC_MoveParent,
/*41570*/         OPC_MoveChild, 10,
/*41572*/         OPC_RecordNode, // #9 = $lwe
/*41573*/         OPC_MoveParent,
/*41574*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41576*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41579*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41582*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41585*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41588*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41591*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41594*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41597*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41600*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6261:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41617*/       0, /*End of Scope*/
/*41618*/     0, /*End of Scope*/
/*41619*/   /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SENDMSG),// ->41645
/*41622*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*41623*/     OPC_CaptureGlueInput,
/*41624*/     OPC_RecordChild1, // #1 = $simm16
/*41625*/     OPC_MoveChild, 1,
/*41627*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41630*/     OPC_CheckType, MVT::i32,
/*41632*/     OPC_MoveParent,
/*41633*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41635*/     OPC_EmitMergeInputChains1_0,
/*41636*/     OPC_EmitConvertToTarget, 1,
/*41638*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*41645*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->41665
/*41648*/     OPC_RecordChild0, // #0 = $ptr
/*41649*/     OPC_MoveChild, 0,
/*41651*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*41654*/     OPC_MoveParent,
/*41655*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41657*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
              // Src: (SIconstdata_ptr:i64 (tglobaladdr:iPTR):$ptr) - Complexity = 6
              // Dst: (SI_CONSTDATA_PTR:i64 (tglobaladdr:iPTR):$ptr)
/*41665*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->41689
/*41668*/     OPC_RecordMemRef,
/*41669*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*41670*/     OPC_RecordChild1, // #1 = $rw_gpr
/*41671*/     OPC_CheckChild1Type, MVT::v4i32,
/*41673*/     OPC_RecordChild2, // #2 = $index_gpr
/*41674*/     OPC_CheckChild2Type, MVT::i32,
/*41676*/     OPC_CheckPredicate, 48, // Predicate_mskor_global
/*41678*/     OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41680*/     OPC_EmitMergeInputChains1_0,
/*41681*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*41689*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRL),// ->41933
/*41693*/     OPC_RecordChild0, // #0 = $src0
/*41694*/     OPC_RecordChild1, // #1 = $src1
/*41695*/     OPC_CheckChild1Type, MVT::i32,
/*41697*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->41919
/*41701*/       OPC_Scope, 11, /*->41714*/ // 3 children in Scope
/*41703*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41705*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*41714*/       /*Scope*/ 101, /*->41816*/
/*41715*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*41717*/         OPC_EmitInteger, MVT::i32, 0, 
/*41720*/         OPC_EmitInteger, MVT::i32, 0, 
/*41723*/         OPC_EmitInteger, MVT::i32, 1, 
/*41726*/         OPC_EmitInteger, MVT::i32, 0, 
/*41729*/         OPC_EmitInteger, MVT::i32, 0, 
/*41732*/         OPC_EmitInteger, MVT::i32, 0, 
/*41735*/         OPC_EmitInteger, MVT::i32, 0, 
/*41738*/         OPC_EmitInteger, MVT::i32, 0, 
/*41741*/         OPC_EmitInteger, MVT::i32, 0, 
/*41744*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41756*/         OPC_EmitInteger, MVT::i32, 0, 
/*41759*/         OPC_EmitInteger, MVT::i32, 0, 
/*41762*/         OPC_EmitInteger, MVT::i32, 0, 
/*41765*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41777*/         OPC_EmitInteger, MVT::i32, 1, 
/*41780*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41783*/         OPC_EmitInteger, MVT::i32, 0, 
/*41786*/         OPC_EmitInteger, MVT::i32, 0, 
/*41789*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41816*/       /*Scope*/ 101, /*->41918*/
/*41817*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41819*/         OPC_EmitInteger, MVT::i32, 0, 
/*41822*/         OPC_EmitInteger, MVT::i32, 0, 
/*41825*/         OPC_EmitInteger, MVT::i32, 1, 
/*41828*/         OPC_EmitInteger, MVT::i32, 0, 
/*41831*/         OPC_EmitInteger, MVT::i32, 0, 
/*41834*/         OPC_EmitInteger, MVT::i32, 0, 
/*41837*/         OPC_EmitInteger, MVT::i32, 0, 
/*41840*/         OPC_EmitInteger, MVT::i32, 0, 
/*41843*/         OPC_EmitInteger, MVT::i32, 0, 
/*41846*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41858*/         OPC_EmitInteger, MVT::i32, 0, 
/*41861*/         OPC_EmitInteger, MVT::i32, 0, 
/*41864*/         OPC_EmitInteger, MVT::i32, 0, 
/*41867*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41879*/         OPC_EmitInteger, MVT::i32, 1, 
/*41882*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41885*/         OPC_EmitInteger, MVT::i32, 0, 
/*41888*/         OPC_EmitInteger, MVT::i32, 0, 
/*41891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41918*/       0, /*End of Scope*/
/*41919*/     /*SwitchType*/ 11, MVT::i64,// ->41932
/*41921*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41923*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*41932*/     0, // EndSwitchType
/*41933*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRA),// ->42177
/*41937*/     OPC_RecordChild0, // #0 = $src0
/*41938*/     OPC_RecordChild1, // #1 = $src1
/*41939*/     OPC_CheckChild1Type, MVT::i32,
/*41941*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42163
/*41945*/       OPC_Scope, 11, /*->41958*/ // 3 children in Scope
/*41947*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41949*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*41958*/       /*Scope*/ 101, /*->42060*/
/*41959*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*41961*/         OPC_EmitInteger, MVT::i32, 0, 
/*41964*/         OPC_EmitInteger, MVT::i32, 0, 
/*41967*/         OPC_EmitInteger, MVT::i32, 1, 
/*41970*/         OPC_EmitInteger, MVT::i32, 0, 
/*41973*/         OPC_EmitInteger, MVT::i32, 0, 
/*41976*/         OPC_EmitInteger, MVT::i32, 0, 
/*41979*/         OPC_EmitInteger, MVT::i32, 0, 
/*41982*/         OPC_EmitInteger, MVT::i32, 0, 
/*41985*/         OPC_EmitInteger, MVT::i32, 0, 
/*41988*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42000*/         OPC_EmitInteger, MVT::i32, 0, 
/*42003*/         OPC_EmitInteger, MVT::i32, 0, 
/*42006*/         OPC_EmitInteger, MVT::i32, 0, 
/*42009*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42021*/         OPC_EmitInteger, MVT::i32, 1, 
/*42024*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42027*/         OPC_EmitInteger, MVT::i32, 0, 
/*42030*/         OPC_EmitInteger, MVT::i32, 0, 
/*42033*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42060*/       /*Scope*/ 101, /*->42162*/
/*42061*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42063*/         OPC_EmitInteger, MVT::i32, 0, 
/*42066*/         OPC_EmitInteger, MVT::i32, 0, 
/*42069*/         OPC_EmitInteger, MVT::i32, 1, 
/*42072*/         OPC_EmitInteger, MVT::i32, 0, 
/*42075*/         OPC_EmitInteger, MVT::i32, 0, 
/*42078*/         OPC_EmitInteger, MVT::i32, 0, 
/*42081*/         OPC_EmitInteger, MVT::i32, 0, 
/*42084*/         OPC_EmitInteger, MVT::i32, 0, 
/*42087*/         OPC_EmitInteger, MVT::i32, 0, 
/*42090*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42102*/         OPC_EmitInteger, MVT::i32, 0, 
/*42105*/         OPC_EmitInteger, MVT::i32, 0, 
/*42108*/         OPC_EmitInteger, MVT::i32, 0, 
/*42111*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42123*/         OPC_EmitInteger, MVT::i32, 1, 
/*42126*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42129*/         OPC_EmitInteger, MVT::i32, 0, 
/*42132*/         OPC_EmitInteger, MVT::i32, 0, 
/*42135*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42162*/       0, /*End of Scope*/
/*42163*/     /*SwitchType*/ 11, MVT::i64,// ->42176
/*42165*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42167*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*42176*/     0, // EndSwitchType
/*42177*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->42300
/*42180*/     OPC_RecordChild0, // #0 = $src0
/*42181*/     OPC_RecordChild1, // #1 = $src1
/*42182*/     OPC_CheckType, MVT::i32,
/*42184*/     OPC_Scope, 11, /*->42197*/ // 2 children in Scope
/*42186*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42188*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42197*/     /*Scope*/ 101, /*->42299*/
/*42198*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42200*/       OPC_EmitInteger, MVT::i32, 0, 
/*42203*/       OPC_EmitInteger, MVT::i32, 0, 
/*42206*/       OPC_EmitInteger, MVT::i32, 1, 
/*42209*/       OPC_EmitInteger, MVT::i32, 0, 
/*42212*/       OPC_EmitInteger, MVT::i32, 0, 
/*42215*/       OPC_EmitInteger, MVT::i32, 0, 
/*42218*/       OPC_EmitInteger, MVT::i32, 0, 
/*42221*/       OPC_EmitInteger, MVT::i32, 0, 
/*42224*/       OPC_EmitInteger, MVT::i32, 0, 
/*42227*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42239*/       OPC_EmitInteger, MVT::i32, 0, 
/*42242*/       OPC_EmitInteger, MVT::i32, 0, 
/*42245*/       OPC_EmitInteger, MVT::i32, 0, 
/*42248*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42260*/       OPC_EmitInteger, MVT::i32, 1, 
/*42263*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42266*/       OPC_EmitInteger, MVT::i32, 0, 
/*42269*/       OPC_EmitInteger, MVT::i32, 0, 
/*42272*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*42299*/     0, /*End of Scope*/
/*42300*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MUL),// ->42628
/*42304*/     OPC_RecordChild0, // #0 = $src0
/*42305*/     OPC_RecordChild1, // #1 = $src1
/*42306*/     OPC_CheckType, MVT::i32,
/*42308*/     OPC_Scope, 11, /*->42321*/ // 4 children in Scope
/*42310*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42312*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42321*/     /*Scope*/ 101, /*->42423*/
/*42322*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42324*/       OPC_EmitInteger, MVT::i32, 0, 
/*42327*/       OPC_EmitInteger, MVT::i32, 0, 
/*42330*/       OPC_EmitInteger, MVT::i32, 1, 
/*42333*/       OPC_EmitInteger, MVT::i32, 0, 
/*42336*/       OPC_EmitInteger, MVT::i32, 0, 
/*42339*/       OPC_EmitInteger, MVT::i32, 0, 
/*42342*/       OPC_EmitInteger, MVT::i32, 0, 
/*42345*/       OPC_EmitInteger, MVT::i32, 0, 
/*42348*/       OPC_EmitInteger, MVT::i32, 0, 
/*42351*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42363*/       OPC_EmitInteger, MVT::i32, 0, 
/*42366*/       OPC_EmitInteger, MVT::i32, 0, 
/*42369*/       OPC_EmitInteger, MVT::i32, 0, 
/*42372*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42384*/       OPC_EmitInteger, MVT::i32, 1, 
/*42387*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42390*/       OPC_EmitInteger, MVT::i32, 0, 
/*42393*/       OPC_EmitInteger, MVT::i32, 0, 
/*42396*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42423*/     /*Scope*/ 101, /*->42525*/
/*42424*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*42426*/       OPC_EmitInteger, MVT::i32, 0, 
/*42429*/       OPC_EmitInteger, MVT::i32, 0, 
/*42432*/       OPC_EmitInteger, MVT::i32, 1, 
/*42435*/       OPC_EmitInteger, MVT::i32, 0, 
/*42438*/       OPC_EmitInteger, MVT::i32, 0, 
/*42441*/       OPC_EmitInteger, MVT::i32, 0, 
/*42444*/       OPC_EmitInteger, MVT::i32, 0, 
/*42447*/       OPC_EmitInteger, MVT::i32, 0, 
/*42450*/       OPC_EmitInteger, MVT::i32, 0, 
/*42453*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42465*/       OPC_EmitInteger, MVT::i32, 0, 
/*42468*/       OPC_EmitInteger, MVT::i32, 0, 
/*42471*/       OPC_EmitInteger, MVT::i32, 0, 
/*42474*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42486*/       OPC_EmitInteger, MVT::i32, 1, 
/*42489*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42492*/       OPC_EmitInteger, MVT::i32, 0, 
/*42495*/       OPC_EmitInteger, MVT::i32, 0, 
/*42498*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42525*/     /*Scope*/ 101, /*->42627*/
/*42526*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*42528*/       OPC_EmitInteger, MVT::i32, 0, 
/*42531*/       OPC_EmitInteger, MVT::i32, 0, 
/*42534*/       OPC_EmitInteger, MVT::i32, 1, 
/*42537*/       OPC_EmitInteger, MVT::i32, 0, 
/*42540*/       OPC_EmitInteger, MVT::i32, 0, 
/*42543*/       OPC_EmitInteger, MVT::i32, 0, 
/*42546*/       OPC_EmitInteger, MVT::i32, 0, 
/*42549*/       OPC_EmitInteger, MVT::i32, 0, 
/*42552*/       OPC_EmitInteger, MVT::i32, 0, 
/*42555*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42567*/       OPC_EmitInteger, MVT::i32, 0, 
/*42570*/       OPC_EmitInteger, MVT::i32, 0, 
/*42573*/       OPC_EmitInteger, MVT::i32, 0, 
/*42576*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42588*/       OPC_EmitInteger, MVT::i32, 1, 
/*42591*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42594*/       OPC_EmitInteger, MVT::i32, 0, 
/*42597*/       OPC_EmitInteger, MVT::i32, 0, 
/*42600*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42627*/     0, /*End of Scope*/
/*42628*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::Constant),// ->42713
/*42631*/     OPC_RecordNode, // #0 = $imm
/*42632*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->42681
/*42635*/       OPC_Scope, 14, /*->42651*/ // 2 children in Scope
/*42637*/         OPC_CheckPredicate, 49, // Predicate_anonymous_1488
/*42639*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42641*/         OPC_EmitConvertToTarget, 0,
/*42643*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1488>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*42651*/       /*Scope*/ 28, /*->42680*/
/*42652*/         OPC_Scope, 12, /*->42666*/ // 2 children in Scope
/*42654*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42656*/           OPC_EmitConvertToTarget, 0,
/*42658*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*42666*/         /*Scope*/ 12, /*->42679*/
/*42667*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42669*/           OPC_EmitConvertToTarget, 0,
/*42671*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*42679*/         0, /*End of Scope*/
/*42680*/       0, /*End of Scope*/
/*42681*/     /*SwitchType*/ 14, MVT::i64,// ->42697
/*42683*/       OPC_CheckPredicate, 50, // Predicate_anonymous_1494
/*42685*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42687*/       OPC_EmitConvertToTarget, 0,
/*42689*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1494>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1495>>:$imm)
/*42697*/     /*SwitchType*/ 13, MVT::i1,// ->42712
/*42699*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42701*/       OPC_EmitNodeXForm, 5, 0, // as_i64imm
/*42704*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*42712*/     0, // EndSwitchType
/*42713*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::BITCAST),// ->43073
/*42717*/     OPC_RecordChild0, // #0 = $src0
/*42718*/     OPC_Scope, 25, /*->42745*/ // 15 children in Scope
/*42720*/       OPC_CheckChild0Type, MVT::f32,
/*42722*/       OPC_CheckType, MVT::i32,
/*42724*/       OPC_Scope, 5, /*->42731*/ // 2 children in Scope
/*42726*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42728*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*42731*/       /*Scope*/ 12, /*->42744*/
/*42732*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42734*/         OPC_Scope, 3, /*->42739*/ // 2 children in Scope
/*42736*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*42739*/         /*Scope*/ 3, /*->42743*/
/*42740*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*42743*/         0, /*End of Scope*/
/*42744*/       0, /*End of Scope*/
/*42745*/     /*Scope*/ 25, /*->42771*/
/*42746*/       OPC_CheckChild0Type, MVT::f64,
/*42748*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->42756
/*42751*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42753*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42756*/       /*SwitchType*/ 5, MVT::v2i32,// ->42763
/*42758*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42760*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*42763*/       /*SwitchType*/ 5, MVT::v2f32,// ->42770
/*42765*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42767*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*42770*/       0, // EndSwitchType
/*42771*/     /*Scope*/ 34, /*->42806*/
/*42772*/       OPC_CheckChild0Type, MVT::v2i32,
/*42774*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->42782
/*42777*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42779*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42782*/       /*SwitchType*/ 5, MVT::f64,// ->42789
/*42784*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42786*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*42789*/       /*SwitchType*/ 14, MVT::v2f32,// ->42805
/*42791*/         OPC_Scope, 5, /*->42798*/ // 2 children in Scope
/*42793*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42795*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*42798*/         /*Scope*/ 5, /*->42804*/
/*42799*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42801*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*42804*/         0, /*End of Scope*/
/*42805*/       0, // EndSwitchType
/*42806*/     /*Scope*/ 34, /*->42841*/
/*42807*/       OPC_CheckChild0Type, MVT::v2f32,
/*42809*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->42817
/*42812*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42814*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42817*/       /*SwitchType*/ 5, MVT::f64,// ->42824
/*42819*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42821*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*42824*/       /*SwitchType*/ 14, MVT::v2i32,// ->42840
/*42826*/         OPC_Scope, 5, /*->42833*/ // 2 children in Scope
/*42828*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42830*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*42833*/         /*Scope*/ 5, /*->42839*/
/*42834*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42836*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*42839*/         0, /*End of Scope*/
/*42840*/       0, // EndSwitchType
/*42841*/     /*Scope*/ 25, /*->42867*/
/*42842*/       OPC_CheckChild0Type, MVT::i32,
/*42844*/       OPC_CheckType, MVT::f32,
/*42846*/       OPC_Scope, 5, /*->42853*/ // 2 children in Scope
/*42848*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42850*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*42853*/       /*Scope*/ 12, /*->42866*/
/*42854*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42856*/         OPC_Scope, 3, /*->42861*/ // 2 children in Scope
/*42858*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*42861*/         /*Scope*/ 3, /*->42865*/
/*42862*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*42865*/         0, /*End of Scope*/
/*42866*/       0, /*End of Scope*/
/*42867*/     /*Scope*/ 25, /*->42893*/
/*42868*/       OPC_CheckChild0Type, MVT::i64,
/*42870*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->42878
/*42873*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42875*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*42878*/       /*SwitchType*/ 5, MVT::v2i32,// ->42885
/*42880*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42882*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*42885*/       /*SwitchType*/ 5, MVT::v2f32,// ->42892
/*42887*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42889*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*42892*/       0, // EndSwitchType
/*42893*/     /*Scope*/ 27, /*->42921*/
/*42894*/       OPC_CheckChild0Type, MVT::v4f32,
/*42896*/       OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->42913
/*42899*/         OPC_Scope, 5, /*->42906*/ // 2 children in Scope
/*42901*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42903*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4i32:$src0
/*42906*/         /*Scope*/ 5, /*->42912*/
/*42907*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42909*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4i32:$src0
/*42912*/         0, /*End of Scope*/
/*42913*/       /*SwitchType*/ 5, MVT::v2f64,// ->42920
/*42915*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42917*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*42920*/       0, // EndSwitchType
/*42921*/     /*Scope*/ 34, /*->42956*/
/*42922*/       OPC_CheckChild0Type, MVT::v4i32,
/*42924*/       OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->42932
/*42927*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42929*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*42932*/       /*SwitchType*/ 14, MVT::v4f32,// ->42948
/*42934*/         OPC_Scope, 5, /*->42941*/ // 2 children in Scope
/*42936*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42938*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*42941*/         /*Scope*/ 5, /*->42947*/
/*42942*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42944*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*42947*/         0, /*End of Scope*/
/*42948*/       /*SwitchType*/ 5, MVT::v2f64,// ->42955
/*42950*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42952*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*42955*/       0, // EndSwitchType
/*42956*/     /*Scope*/ 9, /*->42966*/
/*42957*/       OPC_CheckChild0Type, MVT::v2i64,
/*42959*/       OPC_CheckType, MVT::v4i32,
/*42961*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42963*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                // Dst: SReg_128:v4i32:$src0
/*42966*/     /*Scope*/ 18, /*->42985*/
/*42967*/       OPC_CheckChild0Type, MVT::v2f64,
/*42969*/       OPC_SwitchType /*2 cases */, 5, MVT::v4i32,// ->42977
/*42972*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42974*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*42977*/       /*SwitchType*/ 5, MVT::v4f32,// ->42984
/*42979*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42981*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*42984*/       0, // EndSwitchType
/*42985*/     /*Scope*/ 16, /*->43002*/
/*42986*/       OPC_CheckChild0Type, MVT::v8f32,
/*42988*/       OPC_CheckType, MVT::v8i32,
/*42990*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42992*/       OPC_Scope, 3, /*->42997*/ // 2 children in Scope
/*42994*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*42997*/       /*Scope*/ 3, /*->43001*/
/*42998*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43001*/       0, /*End of Scope*/
/*43002*/     /*Scope*/ 16, /*->43019*/
/*43003*/       OPC_CheckChild0Type, MVT::v32i8,
/*43005*/       OPC_CheckType, MVT::v8i32,
/*43007*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43009*/       OPC_Scope, 3, /*->43014*/ // 2 children in Scope
/*43011*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43014*/       /*Scope*/ 3, /*->43018*/
/*43015*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43018*/       0, /*End of Scope*/
/*43019*/     /*Scope*/ 32, /*->43052*/
/*43020*/       OPC_CheckChild0Type, MVT::v8i32,
/*43022*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->43037
/*43025*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43027*/         OPC_Scope, 3, /*->43032*/ // 2 children in Scope
/*43029*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*43032*/         /*Scope*/ 3, /*->43036*/
/*43033*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*43036*/         0, /*End of Scope*/
/*43037*/       /*SwitchType*/ 12, MVT::v8f32,// ->43051
/*43039*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43041*/         OPC_Scope, 3, /*->43046*/ // 2 children in Scope
/*43043*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*43046*/         /*Scope*/ 3, /*->43050*/
/*43047*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*43050*/         0, /*End of Scope*/
/*43051*/       0, // EndSwitchType
/*43052*/     /*Scope*/ 9, /*->43062*/
/*43053*/       OPC_CheckChild0Type, MVT::v16f32,
/*43055*/       OPC_CheckType, MVT::v16i32,
/*43057*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43059*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*43062*/     /*Scope*/ 9, /*->43072*/
/*43063*/       OPC_CheckChild0Type, MVT::v16i32,
/*43065*/       OPC_CheckType, MVT::v16f32,
/*43067*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43069*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*43072*/     0, /*End of Scope*/
/*43073*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->43084
/*43076*/     OPC_RecordChild0, // #0 = $addr
/*43077*/     OPC_CheckType, MVT::i32,
/*43079*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43081*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*43084*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SUB),// ->43207
/*43087*/     OPC_RecordChild0, // #0 = $src0
/*43088*/     OPC_RecordChild1, // #1 = $src1
/*43089*/     OPC_CheckType, MVT::i32,
/*43091*/     OPC_Scope, 101, /*->43194*/ // 2 children in Scope
/*43093*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43095*/       OPC_EmitInteger, MVT::i32, 0, 
/*43098*/       OPC_EmitInteger, MVT::i32, 0, 
/*43101*/       OPC_EmitInteger, MVT::i32, 1, 
/*43104*/       OPC_EmitInteger, MVT::i32, 0, 
/*43107*/       OPC_EmitInteger, MVT::i32, 0, 
/*43110*/       OPC_EmitInteger, MVT::i32, 0, 
/*43113*/       OPC_EmitInteger, MVT::i32, 0, 
/*43116*/       OPC_EmitInteger, MVT::i32, 0, 
/*43119*/       OPC_EmitInteger, MVT::i32, 0, 
/*43122*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43134*/       OPC_EmitInteger, MVT::i32, 0, 
/*43137*/       OPC_EmitInteger, MVT::i32, 0, 
/*43140*/       OPC_EmitInteger, MVT::i32, 0, 
/*43143*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43155*/       OPC_EmitInteger, MVT::i32, 1, 
/*43158*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43161*/       OPC_EmitInteger, MVT::i32, 0, 
/*43164*/       OPC_EmitInteger, MVT::i32, 0, 
/*43167*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43194*/     /*Scope*/ 11, /*->43206*/
/*43195*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43197*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*43206*/     0, /*End of Scope*/
/*43207*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SMIN),// ->43330
/*43210*/     OPC_RecordChild0, // #0 = $src0
/*43211*/     OPC_RecordChild1, // #1 = $src1
/*43212*/     OPC_CheckType, MVT::i32,
/*43214*/     OPC_Scope, 101, /*->43317*/ // 2 children in Scope
/*43216*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43218*/       OPC_EmitInteger, MVT::i32, 0, 
/*43221*/       OPC_EmitInteger, MVT::i32, 0, 
/*43224*/       OPC_EmitInteger, MVT::i32, 1, 
/*43227*/       OPC_EmitInteger, MVT::i32, 0, 
/*43230*/       OPC_EmitInteger, MVT::i32, 0, 
/*43233*/       OPC_EmitInteger, MVT::i32, 0, 
/*43236*/       OPC_EmitInteger, MVT::i32, 0, 
/*43239*/       OPC_EmitInteger, MVT::i32, 0, 
/*43242*/       OPC_EmitInteger, MVT::i32, 0, 
/*43245*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43257*/       OPC_EmitInteger, MVT::i32, 0, 
/*43260*/       OPC_EmitInteger, MVT::i32, 0, 
/*43263*/       OPC_EmitInteger, MVT::i32, 0, 
/*43266*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43278*/       OPC_EmitInteger, MVT::i32, 1, 
/*43281*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43284*/       OPC_EmitInteger, MVT::i32, 0, 
/*43287*/       OPC_EmitInteger, MVT::i32, 0, 
/*43290*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43317*/     /*Scope*/ 11, /*->43329*/
/*43318*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43320*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43329*/     0, /*End of Scope*/
/*43330*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMAX),// ->43453
/*43333*/     OPC_RecordChild0, // #0 = $src0
/*43334*/     OPC_RecordChild1, // #1 = $src1
/*43335*/     OPC_CheckType, MVT::i32,
/*43337*/     OPC_Scope, 101, /*->43440*/ // 2 children in Scope
/*43339*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43341*/       OPC_EmitInteger, MVT::i32, 0, 
/*43344*/       OPC_EmitInteger, MVT::i32, 0, 
/*43347*/       OPC_EmitInteger, MVT::i32, 1, 
/*43350*/       OPC_EmitInteger, MVT::i32, 0, 
/*43353*/       OPC_EmitInteger, MVT::i32, 0, 
/*43356*/       OPC_EmitInteger, MVT::i32, 0, 
/*43359*/       OPC_EmitInteger, MVT::i32, 0, 
/*43362*/       OPC_EmitInteger, MVT::i32, 0, 
/*43365*/       OPC_EmitInteger, MVT::i32, 0, 
/*43368*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43380*/       OPC_EmitInteger, MVT::i32, 0, 
/*43383*/       OPC_EmitInteger, MVT::i32, 0, 
/*43386*/       OPC_EmitInteger, MVT::i32, 0, 
/*43389*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43401*/       OPC_EmitInteger, MVT::i32, 1, 
/*43404*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43407*/       OPC_EmitInteger, MVT::i32, 0, 
/*43410*/       OPC_EmitInteger, MVT::i32, 0, 
/*43413*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43440*/     /*Scope*/ 11, /*->43452*/
/*43441*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43443*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43452*/     0, /*End of Scope*/
/*43453*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMIN),// ->43576
/*43456*/     OPC_RecordChild0, // #0 = $src0
/*43457*/     OPC_RecordChild1, // #1 = $src1
/*43458*/     OPC_CheckType, MVT::i32,
/*43460*/     OPC_Scope, 101, /*->43563*/ // 2 children in Scope
/*43462*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43464*/       OPC_EmitInteger, MVT::i32, 0, 
/*43467*/       OPC_EmitInteger, MVT::i32, 0, 
/*43470*/       OPC_EmitInteger, MVT::i32, 1, 
/*43473*/       OPC_EmitInteger, MVT::i32, 0, 
/*43476*/       OPC_EmitInteger, MVT::i32, 0, 
/*43479*/       OPC_EmitInteger, MVT::i32, 0, 
/*43482*/       OPC_EmitInteger, MVT::i32, 0, 
/*43485*/       OPC_EmitInteger, MVT::i32, 0, 
/*43488*/       OPC_EmitInteger, MVT::i32, 0, 
/*43491*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43503*/       OPC_EmitInteger, MVT::i32, 0, 
/*43506*/       OPC_EmitInteger, MVT::i32, 0, 
/*43509*/       OPC_EmitInteger, MVT::i32, 0, 
/*43512*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43524*/       OPC_EmitInteger, MVT::i32, 1, 
/*43527*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43530*/       OPC_EmitInteger, MVT::i32, 0, 
/*43533*/       OPC_EmitInteger, MVT::i32, 0, 
/*43536*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43563*/     /*Scope*/ 11, /*->43575*/
/*43564*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43566*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43575*/     0, /*End of Scope*/
/*43576*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::FP_TO_SINT),// ->43936
/*43580*/     OPC_Scope, 81|128,1/*209*/, /*->43792*/ // 3 children in Scope
/*43583*/       OPC_RecordChild0, // #0 = $src0
/*43584*/       OPC_CheckChild0Type, MVT::f32,
/*43586*/       OPC_CheckType, MVT::i32,
/*43588*/       OPC_Scope, 67, /*->43657*/ // 2 children in Scope
/*43590*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*43592*/         OPC_EmitInteger, MVT::i32, 1, 
/*43595*/         OPC_EmitInteger, MVT::i32, 0, 
/*43598*/         OPC_EmitInteger, MVT::i32, 0, 
/*43601*/         OPC_EmitInteger, MVT::i32, 0, 
/*43604*/         OPC_EmitInteger, MVT::i32, 0, 
/*43607*/         OPC_EmitInteger, MVT::i32, 0, 
/*43610*/         OPC_EmitInteger, MVT::i32, 0, 
/*43613*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43625*/         OPC_EmitInteger, MVT::i32, 1, 
/*43628*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43631*/         OPC_EmitInteger, MVT::i32, 0, 
/*43634*/         OPC_EmitInteger, MVT::i32, 0, 
/*43637*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*43657*/       /*Scope*/ 4|128,1/*132*/, /*->43791*/
/*43659*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43661*/         OPC_EmitInteger, MVT::i32, 1, 
/*43664*/         OPC_EmitInteger, MVT::i32, 0, 
/*43667*/         OPC_EmitInteger, MVT::i32, 0, 
/*43670*/         OPC_EmitInteger, MVT::i32, 0, 
/*43673*/         OPC_EmitInteger, MVT::i32, 1, 
/*43676*/         OPC_EmitInteger, MVT::i32, 0, 
/*43679*/         OPC_EmitInteger, MVT::i32, 0, 
/*43682*/         OPC_EmitInteger, MVT::i32, 0, 
/*43685*/         OPC_EmitInteger, MVT::i32, 0, 
/*43688*/         OPC_EmitInteger, MVT::i32, 0, 
/*43691*/         OPC_EmitInteger, MVT::i32, 0, 
/*43694*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43706*/         OPC_EmitInteger, MVT::i32, 1, 
/*43709*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43712*/         OPC_EmitInteger, MVT::i32, 0, 
/*43715*/         OPC_EmitInteger, MVT::i32, 0, 
/*43718*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*43738*/         OPC_EmitInteger, MVT::i32, 0, 
/*43741*/         OPC_EmitInteger, MVT::i32, 0, 
/*43744*/         OPC_EmitInteger, MVT::i32, 0, 
/*43747*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43759*/         OPC_EmitInteger, MVT::i32, 1, 
/*43762*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43765*/         OPC_EmitInteger, MVT::i32, 0, 
/*43768*/         OPC_EmitInteger, MVT::i32, 0, 
/*43771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*43791*/       0, /*End of Scope*/
/*43792*/     /*Scope*/ 102, /*->43895*/
/*43793*/       OPC_MoveChild, 0,
/*43795*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*43798*/       OPC_Scope, 71, /*->43871*/ // 2 children in Scope
/*43800*/         OPC_MoveChild, 0,
/*43802*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*43805*/         OPC_Scope, 31, /*->43838*/ // 2 children in Scope
/*43807*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*43808*/           OPC_MoveChild, 1,
/*43810*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*43813*/           OPC_CheckPredicate, 51, // Predicate_FP_HALF
/*43815*/           OPC_MoveParent,
/*43816*/           OPC_MoveParent,
/*43817*/           OPC_CheckType, MVT::f32,
/*43819*/           OPC_MoveParent,
/*43820*/           OPC_CheckPredicate, 52, // Predicate_cvt_rpi_i32_f32
/*43822*/           OPC_CheckType, MVT::i32,
/*43824*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*43827*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*43838*/         /*Scope*/ 31, /*->43870*/
/*43839*/           OPC_MoveChild, 0,
/*43841*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*43844*/           OPC_CheckPredicate, 51, // Predicate_FP_HALF
/*43846*/           OPC_MoveParent,
/*43847*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*43848*/           OPC_MoveParent,
/*43849*/           OPC_CheckType, MVT::f32,
/*43851*/           OPC_MoveParent,
/*43852*/           OPC_CheckPredicate, 52, // Predicate_cvt_rpi_i32_f32
/*43854*/           OPC_CheckType, MVT::i32,
/*43856*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*43859*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*43870*/         0, /*End of Scope*/
/*43871*/       /*Scope*/ 22, /*->43894*/
/*43872*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*43873*/         OPC_CheckType, MVT::f32,
/*43875*/         OPC_MoveParent,
/*43876*/         OPC_CheckPredicate, 53, // Predicate_cvt_flr_i32_f32
/*43878*/         OPC_CheckType, MVT::i32,
/*43880*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*43883*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*43894*/       0, /*End of Scope*/
/*43895*/     /*Scope*/ 39, /*->43935*/
/*43896*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*43897*/       OPC_CheckType, MVT::i32,
/*43899*/       OPC_Scope, 16, /*->43917*/ // 2 children in Scope
/*43901*/         OPC_CheckChild0Type, MVT::f64,
/*43903*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*43906*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*43917*/       /*Scope*/ 16, /*->43934*/
/*43918*/         OPC_CheckChild0Type, MVT::f32,
/*43920*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*43923*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*43934*/       0, /*End of Scope*/
/*43935*/     0, /*End of Scope*/
/*43936*/   /*SwitchOpcode*/ 117|128,1/*245*/, TARGET_VAL(ISD::FP_TO_UINT),// ->44185
/*43940*/     OPC_RecordChild0, // #0 = $src0
/*43941*/     OPC_CheckType, MVT::i32,
/*43943*/     OPC_Scope, 93|128,1/*221*/, /*->44167*/ // 2 children in Scope
/*43946*/       OPC_CheckChild0Type, MVT::f32,
/*43948*/       OPC_Scope, 67, /*->44017*/ // 3 children in Scope
/*43950*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*43952*/         OPC_EmitInteger, MVT::i32, 1, 
/*43955*/         OPC_EmitInteger, MVT::i32, 0, 
/*43958*/         OPC_EmitInteger, MVT::i32, 0, 
/*43961*/         OPC_EmitInteger, MVT::i32, 0, 
/*43964*/         OPC_EmitInteger, MVT::i32, 0, 
/*43967*/         OPC_EmitInteger, MVT::i32, 0, 
/*43970*/         OPC_EmitInteger, MVT::i32, 0, 
/*43973*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43985*/         OPC_EmitInteger, MVT::i32, 1, 
/*43988*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43991*/         OPC_EmitInteger, MVT::i32, 0, 
/*43994*/         OPC_EmitInteger, MVT::i32, 0, 
/*43997*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*44017*/       /*Scope*/ 4|128,1/*132*/, /*->44151*/
/*44019*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44021*/         OPC_EmitInteger, MVT::i32, 1, 
/*44024*/         OPC_EmitInteger, MVT::i32, 0, 
/*44027*/         OPC_EmitInteger, MVT::i32, 0, 
/*44030*/         OPC_EmitInteger, MVT::i32, 0, 
/*44033*/         OPC_EmitInteger, MVT::i32, 1, 
/*44036*/         OPC_EmitInteger, MVT::i32, 0, 
/*44039*/         OPC_EmitInteger, MVT::i32, 0, 
/*44042*/         OPC_EmitInteger, MVT::i32, 0, 
/*44045*/         OPC_EmitInteger, MVT::i32, 0, 
/*44048*/         OPC_EmitInteger, MVT::i32, 0, 
/*44051*/         OPC_EmitInteger, MVT::i32, 0, 
/*44054*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44066*/         OPC_EmitInteger, MVT::i32, 1, 
/*44069*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44072*/         OPC_EmitInteger, MVT::i32, 0, 
/*44075*/         OPC_EmitInteger, MVT::i32, 0, 
/*44078*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44098*/         OPC_EmitInteger, MVT::i32, 0, 
/*44101*/         OPC_EmitInteger, MVT::i32, 0, 
/*44104*/         OPC_EmitInteger, MVT::i32, 0, 
/*44107*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44119*/         OPC_EmitInteger, MVT::i32, 1, 
/*44122*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44125*/         OPC_EmitInteger, MVT::i32, 0, 
/*44128*/         OPC_EmitInteger, MVT::i32, 0, 
/*44131*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44151*/       /*Scope*/ 14, /*->44166*/
/*44152*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44155*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44166*/       0, /*End of Scope*/
/*44167*/     /*Scope*/ 16, /*->44184*/
/*44168*/       OPC_CheckChild0Type, MVT::f64,
/*44170*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44173*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44184*/     0, /*End of Scope*/
/*44185*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHS),// ->44513
/*44189*/     OPC_RecordChild0, // #0 = $src0
/*44190*/     OPC_RecordChild1, // #1 = $src1
/*44191*/     OPC_CheckType, MVT::i32,
/*44193*/     OPC_Scope, 101, /*->44296*/ // 4 children in Scope
/*44195*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44197*/       OPC_EmitInteger, MVT::i32, 0, 
/*44200*/       OPC_EmitInteger, MVT::i32, 0, 
/*44203*/       OPC_EmitInteger, MVT::i32, 1, 
/*44206*/       OPC_EmitInteger, MVT::i32, 0, 
/*44209*/       OPC_EmitInteger, MVT::i32, 0, 
/*44212*/       OPC_EmitInteger, MVT::i32, 0, 
/*44215*/       OPC_EmitInteger, MVT::i32, 0, 
/*44218*/       OPC_EmitInteger, MVT::i32, 0, 
/*44221*/       OPC_EmitInteger, MVT::i32, 0, 
/*44224*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44236*/       OPC_EmitInteger, MVT::i32, 0, 
/*44239*/       OPC_EmitInteger, MVT::i32, 0, 
/*44242*/       OPC_EmitInteger, MVT::i32, 0, 
/*44245*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44257*/       OPC_EmitInteger, MVT::i32, 1, 
/*44260*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44263*/       OPC_EmitInteger, MVT::i32, 0, 
/*44266*/       OPC_EmitInteger, MVT::i32, 0, 
/*44269*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44296*/     /*Scope*/ 101, /*->44398*/
/*44297*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*44299*/       OPC_EmitInteger, MVT::i32, 0, 
/*44302*/       OPC_EmitInteger, MVT::i32, 0, 
/*44305*/       OPC_EmitInteger, MVT::i32, 1, 
/*44308*/       OPC_EmitInteger, MVT::i32, 0, 
/*44311*/       OPC_EmitInteger, MVT::i32, 0, 
/*44314*/       OPC_EmitInteger, MVT::i32, 0, 
/*44317*/       OPC_EmitInteger, MVT::i32, 0, 
/*44320*/       OPC_EmitInteger, MVT::i32, 0, 
/*44323*/       OPC_EmitInteger, MVT::i32, 0, 
/*44326*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44338*/       OPC_EmitInteger, MVT::i32, 0, 
/*44341*/       OPC_EmitInteger, MVT::i32, 0, 
/*44344*/       OPC_EmitInteger, MVT::i32, 0, 
/*44347*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44359*/       OPC_EmitInteger, MVT::i32, 1, 
/*44362*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44365*/       OPC_EmitInteger, MVT::i32, 0, 
/*44368*/       OPC_EmitInteger, MVT::i32, 0, 
/*44371*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44398*/     /*Scope*/ 101, /*->44500*/
/*44399*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*44401*/       OPC_EmitInteger, MVT::i32, 0, 
/*44404*/       OPC_EmitInteger, MVT::i32, 0, 
/*44407*/       OPC_EmitInteger, MVT::i32, 1, 
/*44410*/       OPC_EmitInteger, MVT::i32, 0, 
/*44413*/       OPC_EmitInteger, MVT::i32, 0, 
/*44416*/       OPC_EmitInteger, MVT::i32, 0, 
/*44419*/       OPC_EmitInteger, MVT::i32, 0, 
/*44422*/       OPC_EmitInteger, MVT::i32, 0, 
/*44425*/       OPC_EmitInteger, MVT::i32, 0, 
/*44428*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44440*/       OPC_EmitInteger, MVT::i32, 0, 
/*44443*/       OPC_EmitInteger, MVT::i32, 0, 
/*44446*/       OPC_EmitInteger, MVT::i32, 0, 
/*44449*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44461*/       OPC_EmitInteger, MVT::i32, 1, 
/*44464*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44467*/       OPC_EmitInteger, MVT::i32, 0, 
/*44470*/       OPC_EmitInteger, MVT::i32, 0, 
/*44473*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44500*/     /*Scope*/ 11, /*->44512*/
/*44501*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44503*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*44512*/     0, /*End of Scope*/
/*44513*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHU),// ->44841
/*44517*/     OPC_RecordChild0, // #0 = $src0
/*44518*/     OPC_RecordChild1, // #1 = $src1
/*44519*/     OPC_CheckType, MVT::i32,
/*44521*/     OPC_Scope, 101, /*->44624*/ // 4 children in Scope
/*44523*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44525*/       OPC_EmitInteger, MVT::i32, 0, 
/*44528*/       OPC_EmitInteger, MVT::i32, 0, 
/*44531*/       OPC_EmitInteger, MVT::i32, 1, 
/*44534*/       OPC_EmitInteger, MVT::i32, 0, 
/*44537*/       OPC_EmitInteger, MVT::i32, 0, 
/*44540*/       OPC_EmitInteger, MVT::i32, 0, 
/*44543*/       OPC_EmitInteger, MVT::i32, 0, 
/*44546*/       OPC_EmitInteger, MVT::i32, 0, 
/*44549*/       OPC_EmitInteger, MVT::i32, 0, 
/*44552*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44564*/       OPC_EmitInteger, MVT::i32, 0, 
/*44567*/       OPC_EmitInteger, MVT::i32, 0, 
/*44570*/       OPC_EmitInteger, MVT::i32, 0, 
/*44573*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44585*/       OPC_EmitInteger, MVT::i32, 1, 
/*44588*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44591*/       OPC_EmitInteger, MVT::i32, 0, 
/*44594*/       OPC_EmitInteger, MVT::i32, 0, 
/*44597*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44624*/     /*Scope*/ 101, /*->44726*/
/*44625*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*44627*/       OPC_EmitInteger, MVT::i32, 0, 
/*44630*/       OPC_EmitInteger, MVT::i32, 0, 
/*44633*/       OPC_EmitInteger, MVT::i32, 1, 
/*44636*/       OPC_EmitInteger, MVT::i32, 0, 
/*44639*/       OPC_EmitInteger, MVT::i32, 0, 
/*44642*/       OPC_EmitInteger, MVT::i32, 0, 
/*44645*/       OPC_EmitInteger, MVT::i32, 0, 
/*44648*/       OPC_EmitInteger, MVT::i32, 0, 
/*44651*/       OPC_EmitInteger, MVT::i32, 0, 
/*44654*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44666*/       OPC_EmitInteger, MVT::i32, 0, 
/*44669*/       OPC_EmitInteger, MVT::i32, 0, 
/*44672*/       OPC_EmitInteger, MVT::i32, 0, 
/*44675*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44687*/       OPC_EmitInteger, MVT::i32, 1, 
/*44690*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44693*/       OPC_EmitInteger, MVT::i32, 0, 
/*44696*/       OPC_EmitInteger, MVT::i32, 0, 
/*44699*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44726*/     /*Scope*/ 101, /*->44828*/
/*44727*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*44729*/       OPC_EmitInteger, MVT::i32, 0, 
/*44732*/       OPC_EmitInteger, MVT::i32, 0, 
/*44735*/       OPC_EmitInteger, MVT::i32, 1, 
/*44738*/       OPC_EmitInteger, MVT::i32, 0, 
/*44741*/       OPC_EmitInteger, MVT::i32, 0, 
/*44744*/       OPC_EmitInteger, MVT::i32, 0, 
/*44747*/       OPC_EmitInteger, MVT::i32, 0, 
/*44750*/       OPC_EmitInteger, MVT::i32, 0, 
/*44753*/       OPC_EmitInteger, MVT::i32, 0, 
/*44756*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44768*/       OPC_EmitInteger, MVT::i32, 0, 
/*44771*/       OPC_EmitInteger, MVT::i32, 0, 
/*44774*/       OPC_EmitInteger, MVT::i32, 0, 
/*44777*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44789*/       OPC_EmitInteger, MVT::i32, 1, 
/*44792*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44795*/       OPC_EmitInteger, MVT::i32, 0, 
/*44798*/       OPC_EmitInteger, MVT::i32, 0, 
/*44801*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44828*/     /*Scope*/ 11, /*->44840*/
/*44829*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44831*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*44840*/     0, /*End of Scope*/
/*44841*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->45342
/*44845*/     OPC_RecordChild0, // #0 = $src0
/*44846*/     OPC_CheckType, MVT::i32,
/*44848*/     OPC_Scope, 67, /*->44917*/ // 4 children in Scope
/*44850*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44852*/       OPC_EmitInteger, MVT::i32, 1, 
/*44855*/       OPC_EmitInteger, MVT::i32, 0, 
/*44858*/       OPC_EmitInteger, MVT::i32, 0, 
/*44861*/       OPC_EmitInteger, MVT::i32, 0, 
/*44864*/       OPC_EmitInteger, MVT::i32, 0, 
/*44867*/       OPC_EmitInteger, MVT::i32, 0, 
/*44870*/       OPC_EmitInteger, MVT::i32, 0, 
/*44873*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44885*/       OPC_EmitInteger, MVT::i32, 1, 
/*44888*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44891*/       OPC_EmitInteger, MVT::i32, 0, 
/*44894*/       OPC_EmitInteger, MVT::i32, 0, 
/*44897*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*44917*/     /*Scope*/ 67, /*->44985*/
/*44918*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*44920*/       OPC_EmitInteger, MVT::i32, 1, 
/*44923*/       OPC_EmitInteger, MVT::i32, 0, 
/*44926*/       OPC_EmitInteger, MVT::i32, 0, 
/*44929*/       OPC_EmitInteger, MVT::i32, 0, 
/*44932*/       OPC_EmitInteger, MVT::i32, 0, 
/*44935*/       OPC_EmitInteger, MVT::i32, 0, 
/*44938*/       OPC_EmitInteger, MVT::i32, 0, 
/*44941*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44953*/       OPC_EmitInteger, MVT::i32, 1, 
/*44956*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44959*/       OPC_EmitInteger, MVT::i32, 0, 
/*44962*/       OPC_EmitInteger, MVT::i32, 0, 
/*44965*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*44985*/     /*Scope*/ 42, /*->45028*/
/*44986*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44988*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*44995*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*45003*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*45011*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*45020*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*45028*/     /*Scope*/ 55|128,2/*311*/, /*->45341*/
/*45030*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*45032*/       OPC_EmitInteger, MVT::i32, 1, 
/*45035*/       OPC_EmitInteger, MVT::i32, 0, 
/*45038*/       OPC_EmitInteger, MVT::i32, 0, 
/*45041*/       OPC_EmitInteger, MVT::i32, 0, 
/*45044*/       OPC_EmitInteger, MVT::i32, 0, 
/*45047*/       OPC_EmitInteger, MVT::i32, 0, 
/*45050*/       OPC_EmitInteger, MVT::i32, 1, 
/*45053*/       OPC_EmitInteger, MVT::i32, 0, 
/*45056*/       OPC_EmitInteger, MVT::i32, 0, 
/*45059*/       OPC_EmitInteger, MVT::i32, 0, 
/*45062*/       OPC_EmitInteger, MVT::i32, 1, 
/*45065*/       OPC_EmitInteger, MVT::i32, 0, 
/*45068*/       OPC_EmitInteger, MVT::i32, 0, 
/*45071*/       OPC_EmitInteger, MVT::i32, 0, 
/*45074*/       OPC_EmitInteger, MVT::i32, 1, 
/*45077*/       OPC_EmitInteger, MVT::i32, 0, 
/*45080*/       OPC_EmitInteger, MVT::i32, 0, 
/*45083*/       OPC_EmitInteger, MVT::i32, 0, 
/*45086*/       OPC_EmitInteger, MVT::i32, 0, 
/*45089*/       OPC_EmitInteger, MVT::i32, 0, 
/*45092*/       OPC_EmitInteger, MVT::i32, 0, 
/*45095*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45107*/       OPC_EmitInteger, MVT::i32, 1, 
/*45110*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45113*/       OPC_EmitInteger, MVT::i32, 0, 
/*45116*/       OPC_EmitInteger, MVT::i32, 0, 
/*45119*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*45139*/       OPC_EmitInteger, MVT::i32, 0, 
/*45142*/       OPC_EmitInteger, MVT::i32, 0, 
/*45145*/       OPC_EmitInteger, MVT::i32, 0, 
/*45148*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45160*/       OPC_EmitInteger, MVT::i32, 1, 
/*45163*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45166*/       OPC_EmitInteger, MVT::i32, 0, 
/*45169*/       OPC_EmitInteger, MVT::i32, 0, 
/*45172*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*45192*/       OPC_EmitInteger, MVT::i32, 0, 
/*45195*/       OPC_EmitInteger, MVT::i32, 0, 
/*45198*/       OPC_EmitInteger, MVT::i32, 0, 
/*45201*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45213*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45220*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*45228*/       OPC_EmitInteger, MVT::i32, 0, 
/*45231*/       OPC_EmitInteger, MVT::i32, 0, 
/*45234*/       OPC_EmitInteger, MVT::i32, 0, 
/*45237*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45249*/       OPC_EmitInteger, MVT::i32, 1, 
/*45252*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45255*/       OPC_EmitInteger, MVT::i32, 0, 
/*45258*/       OPC_EmitInteger, MVT::i32, 0, 
/*45261*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*45288*/       OPC_EmitInteger, MVT::i32, 0, 
/*45291*/       OPC_EmitInteger, MVT::i32, 0, 
/*45294*/       OPC_EmitInteger, MVT::i32, 0, 
/*45297*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45309*/       OPC_EmitInteger, MVT::i32, 1, 
/*45312*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45315*/       OPC_EmitInteger, MVT::i32, 0, 
/*45318*/       OPC_EmitInteger, MVT::i32, 0, 
/*45321*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*45341*/     0, /*End of Scope*/
/*45342*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->45668
/*45346*/     OPC_RecordChild0, // #0 = $src0
/*45347*/     OPC_RecordChild1, // #1 = $src1
/*45348*/     OPC_CheckType, MVT::i32,
/*45350*/     OPC_Scope, 101, /*->45453*/ // 4 children in Scope
/*45352*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45354*/       OPC_EmitInteger, MVT::i32, 0, 
/*45357*/       OPC_EmitInteger, MVT::i32, 0, 
/*45360*/       OPC_EmitInteger, MVT::i32, 1, 
/*45363*/       OPC_EmitInteger, MVT::i32, 0, 
/*45366*/       OPC_EmitInteger, MVT::i32, 0, 
/*45369*/       OPC_EmitInteger, MVT::i32, 0, 
/*45372*/       OPC_EmitInteger, MVT::i32, 0, 
/*45375*/       OPC_EmitInteger, MVT::i32, 0, 
/*45378*/       OPC_EmitInteger, MVT::i32, 0, 
/*45381*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45393*/       OPC_EmitInteger, MVT::i32, 0, 
/*45396*/       OPC_EmitInteger, MVT::i32, 0, 
/*45399*/       OPC_EmitInteger, MVT::i32, 0, 
/*45402*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45414*/       OPC_EmitInteger, MVT::i32, 1, 
/*45417*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45420*/       OPC_EmitInteger, MVT::i32, 0, 
/*45423*/       OPC_EmitInteger, MVT::i32, 0, 
/*45426*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*45453*/     /*Scope*/ 101, /*->45555*/
/*45454*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45456*/       OPC_EmitInteger, MVT::i32, 0, 
/*45459*/       OPC_EmitInteger, MVT::i32, 0, 
/*45462*/       OPC_EmitInteger, MVT::i32, 1, 
/*45465*/       OPC_EmitInteger, MVT::i32, 0, 
/*45468*/       OPC_EmitInteger, MVT::i32, 0, 
/*45471*/       OPC_EmitInteger, MVT::i32, 0, 
/*45474*/       OPC_EmitInteger, MVT::i32, 0, 
/*45477*/       OPC_EmitInteger, MVT::i32, 0, 
/*45480*/       OPC_EmitInteger, MVT::i32, 0, 
/*45483*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45495*/       OPC_EmitInteger, MVT::i32, 0, 
/*45498*/       OPC_EmitInteger, MVT::i32, 0, 
/*45501*/       OPC_EmitInteger, MVT::i32, 0, 
/*45504*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45516*/       OPC_EmitInteger, MVT::i32, 1, 
/*45519*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45522*/       OPC_EmitInteger, MVT::i32, 0, 
/*45525*/       OPC_EmitInteger, MVT::i32, 0, 
/*45528*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*45555*/     /*Scope*/ 101, /*->45657*/
/*45556*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*45558*/       OPC_EmitInteger, MVT::i32, 0, 
/*45561*/       OPC_EmitInteger, MVT::i32, 0, 
/*45564*/       OPC_EmitInteger, MVT::i32, 1, 
/*45567*/       OPC_EmitInteger, MVT::i32, 0, 
/*45570*/       OPC_EmitInteger, MVT::i32, 0, 
/*45573*/       OPC_EmitInteger, MVT::i32, 0, 
/*45576*/       OPC_EmitInteger, MVT::i32, 0, 
/*45579*/       OPC_EmitInteger, MVT::i32, 0, 
/*45582*/       OPC_EmitInteger, MVT::i32, 0, 
/*45585*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45597*/       OPC_EmitInteger, MVT::i32, 0, 
/*45600*/       OPC_EmitInteger, MVT::i32, 0, 
/*45603*/       OPC_EmitInteger, MVT::i32, 0, 
/*45606*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45618*/       OPC_EmitInteger, MVT::i32, 1, 
/*45621*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45624*/       OPC_EmitInteger, MVT::i32, 0, 
/*45627*/       OPC_EmitInteger, MVT::i32, 0, 
/*45630*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*45657*/     /*Scope*/ 9, /*->45667*/
/*45658*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*45667*/     0, /*End of Scope*/
/*45668*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->45994
/*45672*/     OPC_RecordChild0, // #0 = $src0
/*45673*/     OPC_RecordChild1, // #1 = $src1
/*45674*/     OPC_CheckType, MVT::i32,
/*45676*/     OPC_Scope, 101, /*->45779*/ // 4 children in Scope
/*45678*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45680*/       OPC_EmitInteger, MVT::i32, 0, 
/*45683*/       OPC_EmitInteger, MVT::i32, 0, 
/*45686*/       OPC_EmitInteger, MVT::i32, 1, 
/*45689*/       OPC_EmitInteger, MVT::i32, 0, 
/*45692*/       OPC_EmitInteger, MVT::i32, 0, 
/*45695*/       OPC_EmitInteger, MVT::i32, 0, 
/*45698*/       OPC_EmitInteger, MVT::i32, 0, 
/*45701*/       OPC_EmitInteger, MVT::i32, 0, 
/*45704*/       OPC_EmitInteger, MVT::i32, 0, 
/*45707*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45719*/       OPC_EmitInteger, MVT::i32, 0, 
/*45722*/       OPC_EmitInteger, MVT::i32, 0, 
/*45725*/       OPC_EmitInteger, MVT::i32, 0, 
/*45728*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45740*/       OPC_EmitInteger, MVT::i32, 1, 
/*45743*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45746*/       OPC_EmitInteger, MVT::i32, 0, 
/*45749*/       OPC_EmitInteger, MVT::i32, 0, 
/*45752*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*45779*/     /*Scope*/ 101, /*->45881*/
/*45780*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45782*/       OPC_EmitInteger, MVT::i32, 0, 
/*45785*/       OPC_EmitInteger, MVT::i32, 0, 
/*45788*/       OPC_EmitInteger, MVT::i32, 1, 
/*45791*/       OPC_EmitInteger, MVT::i32, 0, 
/*45794*/       OPC_EmitInteger, MVT::i32, 0, 
/*45797*/       OPC_EmitInteger, MVT::i32, 0, 
/*45800*/       OPC_EmitInteger, MVT::i32, 0, 
/*45803*/       OPC_EmitInteger, MVT::i32, 0, 
/*45806*/       OPC_EmitInteger, MVT::i32, 0, 
/*45809*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45821*/       OPC_EmitInteger, MVT::i32, 0, 
/*45824*/       OPC_EmitInteger, MVT::i32, 0, 
/*45827*/       OPC_EmitInteger, MVT::i32, 0, 
/*45830*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45842*/       OPC_EmitInteger, MVT::i32, 1, 
/*45845*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45848*/       OPC_EmitInteger, MVT::i32, 0, 
/*45851*/       OPC_EmitInteger, MVT::i32, 0, 
/*45854*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*45881*/     /*Scope*/ 101, /*->45983*/
/*45882*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*45884*/       OPC_EmitInteger, MVT::i32, 0, 
/*45887*/       OPC_EmitInteger, MVT::i32, 0, 
/*45890*/       OPC_EmitInteger, MVT::i32, 1, 
/*45893*/       OPC_EmitInteger, MVT::i32, 0, 
/*45896*/       OPC_EmitInteger, MVT::i32, 0, 
/*45899*/       OPC_EmitInteger, MVT::i32, 0, 
/*45902*/       OPC_EmitInteger, MVT::i32, 0, 
/*45905*/       OPC_EmitInteger, MVT::i32, 0, 
/*45908*/       OPC_EmitInteger, MVT::i32, 0, 
/*45911*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45923*/       OPC_EmitInteger, MVT::i32, 0, 
/*45926*/       OPC_EmitInteger, MVT::i32, 0, 
/*45929*/       OPC_EmitInteger, MVT::i32, 0, 
/*45932*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45944*/       OPC_EmitInteger, MVT::i32, 1, 
/*45947*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45950*/       OPC_EmitInteger, MVT::i32, 0, 
/*45953*/       OPC_EmitInteger, MVT::i32, 0, 
/*45956*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*45983*/     /*Scope*/ 9, /*->45993*/
/*45984*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*45993*/     0, /*End of Scope*/
/*45994*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_U32),// ->46117
/*45997*/     OPC_RecordChild0, // #0 = $src0
/*45998*/     OPC_RecordChild1, // #1 = $src1
/*45999*/     OPC_RecordChild2, // #2 = $src2
/*46000*/     OPC_CheckChild2Type, MVT::i32,
/*46002*/     OPC_CheckType, MVT::i32,
/*46004*/     OPC_Scope, 99, /*->46105*/ // 2 children in Scope
/*46006*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46008*/       OPC_EmitInteger, MVT::i32, 0, 
/*46011*/       OPC_EmitInteger, MVT::i32, 0, 
/*46014*/       OPC_EmitInteger, MVT::i32, 0, 
/*46017*/       OPC_EmitInteger, MVT::i32, 0, 
/*46020*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46032*/       OPC_EmitInteger, MVT::i32, 0, 
/*46035*/       OPC_EmitInteger, MVT::i32, 0, 
/*46038*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46050*/       OPC_EmitInteger, MVT::i32, 0, 
/*46053*/       OPC_EmitInteger, MVT::i32, 0, 
/*46056*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46068*/       OPC_EmitInteger, MVT::i32, 1, 
/*46071*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46074*/       OPC_EmitInteger, MVT::i32, 0, 
/*46077*/       OPC_EmitInteger, MVT::i32, 0, 
/*46080*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46105*/     /*Scope*/ 10, /*->46116*/
/*46106*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46116*/     0, /*End of Scope*/
/*46117*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_I32),// ->46240
/*46120*/     OPC_RecordChild0, // #0 = $src0
/*46121*/     OPC_RecordChild1, // #1 = $src1
/*46122*/     OPC_RecordChild2, // #2 = $src2
/*46123*/     OPC_CheckChild2Type, MVT::i32,
/*46125*/     OPC_CheckType, MVT::i32,
/*46127*/     OPC_Scope, 99, /*->46228*/ // 2 children in Scope
/*46129*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46131*/       OPC_EmitInteger, MVT::i32, 0, 
/*46134*/       OPC_EmitInteger, MVT::i32, 0, 
/*46137*/       OPC_EmitInteger, MVT::i32, 0, 
/*46140*/       OPC_EmitInteger, MVT::i32, 0, 
/*46143*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46155*/       OPC_EmitInteger, MVT::i32, 0, 
/*46158*/       OPC_EmitInteger, MVT::i32, 0, 
/*46161*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46173*/       OPC_EmitInteger, MVT::i32, 0, 
/*46176*/       OPC_EmitInteger, MVT::i32, 0, 
/*46179*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46191*/       OPC_EmitInteger, MVT::i32, 1, 
/*46194*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46197*/       OPC_EmitInteger, MVT::i32, 0, 
/*46200*/       OPC_EmitInteger, MVT::i32, 0, 
/*46203*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46228*/     /*Scope*/ 10, /*->46239*/
/*46229*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46239*/     0, /*End of Scope*/
/*46240*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFI),// ->46363
/*46243*/     OPC_RecordChild0, // #0 = $src0
/*46244*/     OPC_RecordChild1, // #1 = $src1
/*46245*/     OPC_RecordChild2, // #2 = $src2
/*46246*/     OPC_CheckChild2Type, MVT::i32,
/*46248*/     OPC_CheckType, MVT::i32,
/*46250*/     OPC_Scope, 99, /*->46351*/ // 2 children in Scope
/*46252*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46254*/       OPC_EmitInteger, MVT::i32, 0, 
/*46257*/       OPC_EmitInteger, MVT::i32, 0, 
/*46260*/       OPC_EmitInteger, MVT::i32, 0, 
/*46263*/       OPC_EmitInteger, MVT::i32, 0, 
/*46266*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46278*/       OPC_EmitInteger, MVT::i32, 0, 
/*46281*/       OPC_EmitInteger, MVT::i32, 0, 
/*46284*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46296*/       OPC_EmitInteger, MVT::i32, 0, 
/*46299*/       OPC_EmitInteger, MVT::i32, 0, 
/*46302*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46314*/       OPC_EmitInteger, MVT::i32, 1, 
/*46317*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46320*/       OPC_EmitInteger, MVT::i32, 0, 
/*46323*/       OPC_EmitInteger, MVT::i32, 0, 
/*46326*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46351*/     /*Scope*/ 10, /*->46362*/
/*46352*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46362*/     0, /*End of Scope*/
/*46363*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->46853
/*46367*/     OPC_RecordChild0, // #0 = $src
/*46368*/     OPC_MoveChild, 1,
/*46370*/     OPC_Scope, 22|128,1/*150*/, /*->46523*/ // 4 children in Scope
/*46373*/       OPC_CheckValueType, MVT::i1,
/*46375*/       OPC_MoveParent,
/*46376*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->46504
/*46379*/         OPC_Scope, 105, /*->46486*/ // 2 children in Scope
/*46381*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46383*/           OPC_EmitInteger, MVT::i32, 0, 
/*46386*/           OPC_EmitInteger, MVT::i32, 0, 
/*46389*/           OPC_EmitInteger, MVT::i32, 0, 
/*46392*/           OPC_EmitInteger, MVT::i32, 0, 
/*46395*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46407*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46410*/           OPC_EmitInteger, MVT::i32, 0, 
/*46413*/           OPC_EmitInteger, MVT::i32, 0, 
/*46416*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46428*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*46431*/           OPC_EmitInteger, MVT::i32, 0, 
/*46434*/           OPC_EmitInteger, MVT::i32, 0, 
/*46437*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46449*/           OPC_EmitInteger, MVT::i32, 1, 
/*46452*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46455*/           OPC_EmitInteger, MVT::i32, 0, 
/*46458*/           OPC_EmitInteger, MVT::i32, 0, 
/*46461*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*46486*/         /*Scope*/ 16, /*->46503*/
/*46487*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46489*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46494*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*46503*/         0, /*End of Scope*/
/*46504*/       /*SwitchType*/ 16, MVT::i64,// ->46522
/*46506*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46508*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46513*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 65536:i32)
/*46522*/       0, // EndSwitchType
/*46523*/     /*Scope*/ 24|128,1/*152*/, /*->46677*/
/*46525*/       OPC_CheckValueType, MVT::i8,
/*46527*/       OPC_MoveParent,
/*46528*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->46658
/*46531*/         OPC_Scope, 10, /*->46543*/ // 2 children in Scope
/*46533*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46535*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*46543*/         /*Scope*/ 113, /*->46657*/
/*46544*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46546*/           OPC_EmitInteger, MVT::i32, 0, 
/*46549*/           OPC_EmitInteger, MVT::i32, 0, 
/*46552*/           OPC_EmitInteger, MVT::i32, 0, 
/*46555*/           OPC_EmitInteger, MVT::i32, 0, 
/*46558*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46570*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46573*/           OPC_EmitInteger, MVT::i32, 0, 
/*46576*/           OPC_EmitInteger, MVT::i32, 0, 
/*46579*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46591*/           OPC_EmitInteger, MVT::i32, 8, 
/*46594*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46602*/           OPC_EmitInteger, MVT::i32, 0, 
/*46605*/           OPC_EmitInteger, MVT::i32, 0, 
/*46608*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46620*/           OPC_EmitInteger, MVT::i32, 1, 
/*46623*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46626*/           OPC_EmitInteger, MVT::i32, 0, 
/*46629*/           OPC_EmitInteger, MVT::i32, 0, 
/*46632*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*46657*/         0, /*End of Scope*/
/*46658*/       /*SwitchType*/ 16, MVT::i64,// ->46676
/*46660*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46662*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*46667*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 524288:i32)
/*46676*/       0, // EndSwitchType
/*46677*/     /*Scope*/ 24|128,1/*152*/, /*->46831*/
/*46679*/       OPC_CheckValueType, MVT::i16,
/*46681*/       OPC_MoveParent,
/*46682*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->46812
/*46685*/         OPC_Scope, 10, /*->46697*/ // 2 children in Scope
/*46687*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46689*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*46697*/         /*Scope*/ 113, /*->46811*/
/*46698*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46700*/           OPC_EmitInteger, MVT::i32, 0, 
/*46703*/           OPC_EmitInteger, MVT::i32, 0, 
/*46706*/           OPC_EmitInteger, MVT::i32, 0, 
/*46709*/           OPC_EmitInteger, MVT::i32, 0, 
/*46712*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46724*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46727*/           OPC_EmitInteger, MVT::i32, 0, 
/*46730*/           OPC_EmitInteger, MVT::i32, 0, 
/*46733*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46745*/           OPC_EmitInteger, MVT::i32, 16, 
/*46748*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46756*/           OPC_EmitInteger, MVT::i32, 0, 
/*46759*/           OPC_EmitInteger, MVT::i32, 0, 
/*46762*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46774*/           OPC_EmitInteger, MVT::i32, 1, 
/*46777*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46780*/           OPC_EmitInteger, MVT::i32, 0, 
/*46783*/           OPC_EmitInteger, MVT::i32, 0, 
/*46786*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*46811*/         0, /*End of Scope*/
/*46812*/       /*SwitchType*/ 16, MVT::i64,// ->46830
/*46814*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46816*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*46821*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 1048576:i32)
/*46830*/       0, // EndSwitchType
/*46831*/     /*Scope*/ 20, /*->46852*/
/*46832*/       OPC_CheckValueType, MVT::i32,
/*46834*/       OPC_MoveParent,
/*46835*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46837*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*46843*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64 i64:i64:$src, 2097152:i32)
/*46852*/     0, /*End of Scope*/
/*46853*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->47381
/*46857*/     OPC_RecordChild0, // #0 = $src0
/*46858*/     OPC_RecordChild1, // #1 = $src1
/*46859*/     OPC_RecordChild2, // #2 = $src2
/*46860*/     OPC_CheckChild2Type, MVT::i32,
/*46862*/     OPC_CheckType, MVT::i32,
/*46864*/     OPC_Scope, 99, /*->46965*/ // 4 children in Scope
/*46866*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46868*/       OPC_EmitInteger, MVT::i32, 0, 
/*46871*/       OPC_EmitInteger, MVT::i32, 0, 
/*46874*/       OPC_EmitInteger, MVT::i32, 0, 
/*46877*/       OPC_EmitInteger, MVT::i32, 0, 
/*46880*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46892*/       OPC_EmitInteger, MVT::i32, 0, 
/*46895*/       OPC_EmitInteger, MVT::i32, 0, 
/*46898*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46910*/       OPC_EmitInteger, MVT::i32, 0, 
/*46913*/       OPC_EmitInteger, MVT::i32, 0, 
/*46916*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46928*/       OPC_EmitInteger, MVT::i32, 1, 
/*46931*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46934*/       OPC_EmitInteger, MVT::i32, 0, 
/*46937*/       OPC_EmitInteger, MVT::i32, 0, 
/*46940*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46965*/     /*Scope*/ 72|128,1/*200*/, /*->47167*/
/*46967*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*46969*/       OPC_EmitInteger, MVT::i32, 0, 
/*46972*/       OPC_EmitInteger, MVT::i32, 0, 
/*46975*/       OPC_EmitInteger, MVT::i32, 1, 
/*46978*/       OPC_EmitInteger, MVT::i32, 0, 
/*46981*/       OPC_EmitInteger, MVT::i32, 0, 
/*46984*/       OPC_EmitInteger, MVT::i32, 0, 
/*46987*/       OPC_EmitInteger, MVT::i32, 0, 
/*46990*/       OPC_EmitInteger, MVT::i32, 0, 
/*46993*/       OPC_EmitInteger, MVT::i32, 1, 
/*46996*/       OPC_EmitInteger, MVT::i32, 0, 
/*46999*/       OPC_EmitInteger, MVT::i32, 0, 
/*47002*/       OPC_EmitInteger, MVT::i32, 0, 
/*47005*/       OPC_EmitInteger, MVT::i32, 0, 
/*47008*/       OPC_EmitInteger, MVT::i32, 0, 
/*47011*/       OPC_EmitInteger, MVT::i32, 0, 
/*47014*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47026*/       OPC_EmitInteger, MVT::i32, 0, 
/*47029*/       OPC_EmitInteger, MVT::i32, 0, 
/*47032*/       OPC_EmitInteger, MVT::i32, 0, 
/*47035*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47047*/       OPC_EmitInteger, MVT::i32, 1, 
/*47050*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47053*/       OPC_EmitInteger, MVT::i32, 0, 
/*47056*/       OPC_EmitInteger, MVT::i32, 0, 
/*47059*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47086*/       OPC_EmitInteger, MVT::i32, 0, 
/*47089*/       OPC_EmitInteger, MVT::i32, 0, 
/*47092*/       OPC_EmitInteger, MVT::i32, 0, 
/*47095*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47107*/       OPC_EmitInteger, MVT::i32, 0, 
/*47110*/       OPC_EmitInteger, MVT::i32, 0, 
/*47113*/       OPC_EmitInteger, MVT::i32, 0, 
/*47116*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47128*/       OPC_EmitInteger, MVT::i32, 1, 
/*47131*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47134*/       OPC_EmitInteger, MVT::i32, 0, 
/*47137*/       OPC_EmitInteger, MVT::i32, 0, 
/*47140*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47167*/     /*Scope*/ 72|128,1/*200*/, /*->47369*/
/*47169*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*47171*/       OPC_EmitInteger, MVT::i32, 0, 
/*47174*/       OPC_EmitInteger, MVT::i32, 0, 
/*47177*/       OPC_EmitInteger, MVT::i32, 1, 
/*47180*/       OPC_EmitInteger, MVT::i32, 0, 
/*47183*/       OPC_EmitInteger, MVT::i32, 0, 
/*47186*/       OPC_EmitInteger, MVT::i32, 0, 
/*47189*/       OPC_EmitInteger, MVT::i32, 0, 
/*47192*/       OPC_EmitInteger, MVT::i32, 0, 
/*47195*/       OPC_EmitInteger, MVT::i32, 1, 
/*47198*/       OPC_EmitInteger, MVT::i32, 0, 
/*47201*/       OPC_EmitInteger, MVT::i32, 0, 
/*47204*/       OPC_EmitInteger, MVT::i32, 0, 
/*47207*/       OPC_EmitInteger, MVT::i32, 0, 
/*47210*/       OPC_EmitInteger, MVT::i32, 0, 
/*47213*/       OPC_EmitInteger, MVT::i32, 0, 
/*47216*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47228*/       OPC_EmitInteger, MVT::i32, 0, 
/*47231*/       OPC_EmitInteger, MVT::i32, 0, 
/*47234*/       OPC_EmitInteger, MVT::i32, 0, 
/*47237*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47249*/       OPC_EmitInteger, MVT::i32, 1, 
/*47252*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47255*/       OPC_EmitInteger, MVT::i32, 0, 
/*47258*/       OPC_EmitInteger, MVT::i32, 0, 
/*47261*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47288*/       OPC_EmitInteger, MVT::i32, 0, 
/*47291*/       OPC_EmitInteger, MVT::i32, 0, 
/*47294*/       OPC_EmitInteger, MVT::i32, 0, 
/*47297*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47309*/       OPC_EmitInteger, MVT::i32, 0, 
/*47312*/       OPC_EmitInteger, MVT::i32, 0, 
/*47315*/       OPC_EmitInteger, MVT::i32, 0, 
/*47318*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47330*/       OPC_EmitInteger, MVT::i32, 1, 
/*47333*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47336*/       OPC_EmitInteger, MVT::i32, 0, 
/*47339*/       OPC_EmitInteger, MVT::i32, 0, 
/*47342*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47369*/     /*Scope*/ 10, /*->47380*/
/*47370*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47380*/     0, /*End of Scope*/
/*47381*/   /*SwitchOpcode*/ 121, TARGET_VAL(ISD::ROTR),// ->47505
/*47384*/     OPC_RecordChild0, // #0 = $src0
/*47385*/     OPC_RecordChild1, // #1 = $src1
/*47386*/     OPC_CheckChild1Type, MVT::i32,
/*47388*/     OPC_CheckType, MVT::i32,
/*47390*/     OPC_Scope, 99, /*->47491*/ // 2 children in Scope
/*47392*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47394*/       OPC_EmitInteger, MVT::i32, 0, 
/*47397*/       OPC_EmitInteger, MVT::i32, 0, 
/*47400*/       OPC_EmitInteger, MVT::i32, 0, 
/*47403*/       OPC_EmitInteger, MVT::i32, 0, 
/*47406*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47418*/       OPC_EmitInteger, MVT::i32, 0, 
/*47421*/       OPC_EmitInteger, MVT::i32, 0, 
/*47424*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47436*/       OPC_EmitInteger, MVT::i32, 0, 
/*47439*/       OPC_EmitInteger, MVT::i32, 0, 
/*47442*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47454*/       OPC_EmitInteger, MVT::i32, 1, 
/*47457*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47460*/       OPC_EmitInteger, MVT::i32, 0, 
/*47463*/       OPC_EmitInteger, MVT::i32, 0, 
/*47466*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47491*/     /*Scope*/ 12, /*->47504*/
/*47492*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47494*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47504*/     0, /*End of Scope*/
/*47505*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::CTPOP),// ->47639
/*47509*/     OPC_RecordChild0, // #0 = $src0
/*47510*/     OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->47594
/*47513*/       OPC_Scope, 67, /*->47582*/ // 2 children in Scope
/*47515*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47517*/         OPC_EmitInteger, MVT::i32, 1, 
/*47520*/         OPC_EmitInteger, MVT::i32, 0, 
/*47523*/         OPC_EmitInteger, MVT::i32, 0, 
/*47526*/         OPC_EmitInteger, MVT::i32, 0, 
/*47529*/         OPC_EmitInteger, MVT::i32, 0, 
/*47532*/         OPC_EmitInteger, MVT::i32, 0, 
/*47535*/         OPC_EmitInteger, MVT::i32, 0, 
/*47538*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47550*/         OPC_EmitInteger, MVT::i32, 1, 
/*47553*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47556*/         OPC_EmitInteger, MVT::i32, 0, 
/*47559*/         OPC_EmitInteger, MVT::i32, 0, 
/*47562*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*47582*/       /*Scope*/ 10, /*->47593*/
/*47583*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47585*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*47593*/       0, /*End of Scope*/
/*47594*/     /*SwitchType*/ 42, MVT::i64,// ->47638
/*47596*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47598*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*47601*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*47609*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*47612*/       OPC_EmitInteger, MVT::i32, 0, 
/*47615*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*47623*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*47626*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*47638*/     0, // EndSwitchType
/*47639*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::CARRY),// ->47747
/*47642*/     OPC_RecordChild0, // #0 = $src0
/*47643*/     OPC_RecordChild1, // #1 = $src1
/*47644*/     OPC_CheckType, MVT::i32,
/*47646*/     OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47648*/     OPC_EmitInteger, MVT::i32, 0, 
/*47651*/     OPC_EmitInteger, MVT::i32, 0, 
/*47654*/     OPC_EmitInteger, MVT::i32, 1, 
/*47657*/     OPC_EmitInteger, MVT::i32, 0, 
/*47660*/     OPC_EmitInteger, MVT::i32, 0, 
/*47663*/     OPC_EmitInteger, MVT::i32, 0, 
/*47666*/     OPC_EmitInteger, MVT::i32, 0, 
/*47669*/     OPC_EmitInteger, MVT::i32, 0, 
/*47672*/     OPC_EmitInteger, MVT::i32, 0, 
/*47675*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47687*/     OPC_EmitInteger, MVT::i32, 0, 
/*47690*/     OPC_EmitInteger, MVT::i32, 0, 
/*47693*/     OPC_EmitInteger, MVT::i32, 0, 
/*47696*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47708*/     OPC_EmitInteger, MVT::i32, 1, 
/*47711*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47714*/     OPC_EmitInteger, MVT::i32, 0, 
/*47717*/     OPC_EmitInteger, MVT::i32, 0, 
/*47720*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*47747*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::BORROW),// ->47855
/*47750*/     OPC_RecordChild0, // #0 = $src0
/*47751*/     OPC_RecordChild1, // #1 = $src1
/*47752*/     OPC_CheckType, MVT::i32,
/*47754*/     OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47756*/     OPC_EmitInteger, MVT::i32, 0, 
/*47759*/     OPC_EmitInteger, MVT::i32, 0, 
/*47762*/     OPC_EmitInteger, MVT::i32, 1, 
/*47765*/     OPC_EmitInteger, MVT::i32, 0, 
/*47768*/     OPC_EmitInteger, MVT::i32, 0, 
/*47771*/     OPC_EmitInteger, MVT::i32, 0, 
/*47774*/     OPC_EmitInteger, MVT::i32, 0, 
/*47777*/     OPC_EmitInteger, MVT::i32, 0, 
/*47780*/     OPC_EmitInteger, MVT::i32, 0, 
/*47783*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47795*/     OPC_EmitInteger, MVT::i32, 0, 
/*47798*/     OPC_EmitInteger, MVT::i32, 0, 
/*47801*/     OPC_EmitInteger, MVT::i32, 0, 
/*47804*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47816*/     OPC_EmitInteger, MVT::i32, 1, 
/*47819*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47822*/     OPC_EmitInteger, MVT::i32, 0, 
/*47825*/     OPC_EmitInteger, MVT::i32, 0, 
/*47828*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*47855*/   /*SwitchOpcode*/ 84, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->47942
/*47858*/     OPC_RecordChild0, // #0 = $src0
/*47859*/     OPC_CheckType, MVT::i32,
/*47861*/     OPC_Scope, 67, /*->47930*/ // 2 children in Scope
/*47863*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47865*/       OPC_EmitInteger, MVT::i32, 1, 
/*47868*/       OPC_EmitInteger, MVT::i32, 0, 
/*47871*/       OPC_EmitInteger, MVT::i32, 0, 
/*47874*/       OPC_EmitInteger, MVT::i32, 0, 
/*47877*/       OPC_EmitInteger, MVT::i32, 0, 
/*47880*/       OPC_EmitInteger, MVT::i32, 0, 
/*47883*/       OPC_EmitInteger, MVT::i32, 0, 
/*47886*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47898*/       OPC_EmitInteger, MVT::i32, 1, 
/*47901*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47904*/       OPC_EmitInteger, MVT::i32, 0, 
/*47907*/       OPC_EmitInteger, MVT::i32, 0, 
/*47910*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUffbh_u32:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*47930*/     /*Scope*/ 10, /*->47941*/
/*47931*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47933*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUffbh_u32:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*47941*/     0, /*End of Scope*/
/*47942*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->48029
/*47945*/     OPC_RecordChild0, // #0 = $src0
/*47946*/     OPC_CheckType, MVT::i32,
/*47948*/     OPC_Scope, 67, /*->48017*/ // 2 children in Scope
/*47950*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47952*/       OPC_EmitInteger, MVT::i32, 1, 
/*47955*/       OPC_EmitInteger, MVT::i32, 0, 
/*47958*/       OPC_EmitInteger, MVT::i32, 0, 
/*47961*/       OPC_EmitInteger, MVT::i32, 0, 
/*47964*/       OPC_EmitInteger, MVT::i32, 0, 
/*47967*/       OPC_EmitInteger, MVT::i32, 0, 
/*47970*/       OPC_EmitInteger, MVT::i32, 0, 
/*47973*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47985*/       OPC_EmitInteger, MVT::i32, 1, 
/*47988*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47991*/       OPC_EmitInteger, MVT::i32, 0, 
/*47994*/       OPC_EmitInteger, MVT::i32, 0, 
/*47997*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*48017*/     /*Scope*/ 10, /*->48028*/
/*48018*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48020*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*48028*/     0, /*End of Scope*/
/*48029*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->48557
/*48033*/     OPC_RecordChild0, // #0 = $src0
/*48034*/     OPC_RecordChild1, // #1 = $src1
/*48035*/     OPC_RecordChild2, // #2 = $src2
/*48036*/     OPC_CheckChild2Type, MVT::i32,
/*48038*/     OPC_CheckType, MVT::i32,
/*48040*/     OPC_Scope, 99, /*->48141*/ // 4 children in Scope
/*48042*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*48044*/       OPC_EmitInteger, MVT::i32, 0, 
/*48047*/       OPC_EmitInteger, MVT::i32, 0, 
/*48050*/       OPC_EmitInteger, MVT::i32, 0, 
/*48053*/       OPC_EmitInteger, MVT::i32, 0, 
/*48056*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48068*/       OPC_EmitInteger, MVT::i32, 0, 
/*48071*/       OPC_EmitInteger, MVT::i32, 0, 
/*48074*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48086*/       OPC_EmitInteger, MVT::i32, 0, 
/*48089*/       OPC_EmitInteger, MVT::i32, 0, 
/*48092*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48104*/       OPC_EmitInteger, MVT::i32, 1, 
/*48107*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48110*/       OPC_EmitInteger, MVT::i32, 0, 
/*48113*/       OPC_EmitInteger, MVT::i32, 0, 
/*48116*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48141*/     /*Scope*/ 72|128,1/*200*/, /*->48343*/
/*48143*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*48145*/       OPC_EmitInteger, MVT::i32, 0, 
/*48148*/       OPC_EmitInteger, MVT::i32, 0, 
/*48151*/       OPC_EmitInteger, MVT::i32, 1, 
/*48154*/       OPC_EmitInteger, MVT::i32, 0, 
/*48157*/       OPC_EmitInteger, MVT::i32, 0, 
/*48160*/       OPC_EmitInteger, MVT::i32, 0, 
/*48163*/       OPC_EmitInteger, MVT::i32, 0, 
/*48166*/       OPC_EmitInteger, MVT::i32, 0, 
/*48169*/       OPC_EmitInteger, MVT::i32, 1, 
/*48172*/       OPC_EmitInteger, MVT::i32, 0, 
/*48175*/       OPC_EmitInteger, MVT::i32, 0, 
/*48178*/       OPC_EmitInteger, MVT::i32, 0, 
/*48181*/       OPC_EmitInteger, MVT::i32, 0, 
/*48184*/       OPC_EmitInteger, MVT::i32, 0, 
/*48187*/       OPC_EmitInteger, MVT::i32, 0, 
/*48190*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48202*/       OPC_EmitInteger, MVT::i32, 0, 
/*48205*/       OPC_EmitInteger, MVT::i32, 0, 
/*48208*/       OPC_EmitInteger, MVT::i32, 0, 
/*48211*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48223*/       OPC_EmitInteger, MVT::i32, 1, 
/*48226*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48229*/       OPC_EmitInteger, MVT::i32, 0, 
/*48232*/       OPC_EmitInteger, MVT::i32, 0, 
/*48235*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48262*/       OPC_EmitInteger, MVT::i32, 0, 
/*48265*/       OPC_EmitInteger, MVT::i32, 0, 
/*48268*/       OPC_EmitInteger, MVT::i32, 0, 
/*48271*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48283*/       OPC_EmitInteger, MVT::i32, 0, 
/*48286*/       OPC_EmitInteger, MVT::i32, 0, 
/*48289*/       OPC_EmitInteger, MVT::i32, 0, 
/*48292*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48304*/       OPC_EmitInteger, MVT::i32, 1, 
/*48307*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48310*/       OPC_EmitInteger, MVT::i32, 0, 
/*48313*/       OPC_EmitInteger, MVT::i32, 0, 
/*48316*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48343*/     /*Scope*/ 72|128,1/*200*/, /*->48545*/
/*48345*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*48347*/       OPC_EmitInteger, MVT::i32, 0, 
/*48350*/       OPC_EmitInteger, MVT::i32, 0, 
/*48353*/       OPC_EmitInteger, MVT::i32, 1, 
/*48356*/       OPC_EmitInteger, MVT::i32, 0, 
/*48359*/       OPC_EmitInteger, MVT::i32, 0, 
/*48362*/       OPC_EmitInteger, MVT::i32, 0, 
/*48365*/       OPC_EmitInteger, MVT::i32, 0, 
/*48368*/       OPC_EmitInteger, MVT::i32, 0, 
/*48371*/       OPC_EmitInteger, MVT::i32, 1, 
/*48374*/       OPC_EmitInteger, MVT::i32, 0, 
/*48377*/       OPC_EmitInteger, MVT::i32, 0, 
/*48380*/       OPC_EmitInteger, MVT::i32, 0, 
/*48383*/       OPC_EmitInteger, MVT::i32, 0, 
/*48386*/       OPC_EmitInteger, MVT::i32, 0, 
/*48389*/       OPC_EmitInteger, MVT::i32, 0, 
/*48392*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48404*/       OPC_EmitInteger, MVT::i32, 0, 
/*48407*/       OPC_EmitInteger, MVT::i32, 0, 
/*48410*/       OPC_EmitInteger, MVT::i32, 0, 
/*48413*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48425*/       OPC_EmitInteger, MVT::i32, 1, 
/*48428*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48431*/       OPC_EmitInteger, MVT::i32, 0, 
/*48434*/       OPC_EmitInteger, MVT::i32, 0, 
/*48437*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48464*/       OPC_EmitInteger, MVT::i32, 0, 
/*48467*/       OPC_EmitInteger, MVT::i32, 0, 
/*48470*/       OPC_EmitInteger, MVT::i32, 0, 
/*48473*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48485*/       OPC_EmitInteger, MVT::i32, 0, 
/*48488*/       OPC_EmitInteger, MVT::i32, 0, 
/*48491*/       OPC_EmitInteger, MVT::i32, 0, 
/*48494*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48506*/       OPC_EmitInteger, MVT::i32, 1, 
/*48509*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48512*/       OPC_EmitInteger, MVT::i32, 0, 
/*48515*/       OPC_EmitInteger, MVT::i32, 0, 
/*48518*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48545*/     /*Scope*/ 10, /*->48556*/
/*48546*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48556*/     0, /*End of Scope*/
/*48557*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::BITREVERSE),// ->48573
/*48560*/     OPC_RecordChild0, // #0 = $src0
/*48561*/     OPC_CheckType, MVT::i32,
/*48563*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48565*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (bitreverse:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*48573*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->48592
/*48576*/     OPC_CaptureGlueInput,
/*48577*/     OPC_RecordChild0, // #0 = $src0
/*48578*/     OPC_RecordChild1, // #1 = $src1
/*48579*/     OPC_CheckType, MVT::i32,
/*48581*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48583*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48592*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->48611
/*48595*/     OPC_CaptureGlueInput,
/*48596*/     OPC_RecordChild0, // #0 = $src0
/*48597*/     OPC_RecordChild1, // #1 = $src1
/*48598*/     OPC_CheckType, MVT::i32,
/*48600*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48602*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48611*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->48638
/*48614*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*48615*/     OPC_CaptureGlueInput,
/*48616*/     OPC_Scope, 9, /*->48627*/ // 2 children in Scope
/*48618*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48620*/       OPC_EmitMergeInputChains1_0,
/*48621*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*48627*/     /*Scope*/ 9, /*->48637*/
/*48628*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48630*/       OPC_EmitMergeInputChains1_0,
/*48631*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*48637*/     0, /*End of Scope*/
/*48638*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->48673
/*48641*/     OPC_RecordNode, // #0 = 'br' chained node
/*48642*/     OPC_RecordChild1, // #1 = $simm16
/*48643*/     OPC_MoveChild, 1,
/*48645*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*48648*/     OPC_MoveParent,
/*48649*/     OPC_Scope, 10, /*->48661*/ // 2 children in Scope
/*48651*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48653*/       OPC_EmitMergeInputChains1_0,
/*48654*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*48661*/     /*Scope*/ 10, /*->48672*/
/*48662*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48664*/       OPC_EmitMergeInputChains1_0,
/*48665*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*48672*/     0, /*End of Scope*/
/*48673*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->48691
/*48676*/     OPC_RecordChild0, // #0 = $src0
/*48677*/     OPC_RecordChild1, // #1 = $src1
/*48678*/     OPC_CheckType, MVT::i32,
/*48680*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48682*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*48691*/   /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SELECT),// ->48729
/*48694*/     OPC_RecordChild0, // #0 = $src0
/*48695*/     OPC_CheckChild0Type, MVT::i1,
/*48697*/     OPC_RecordChild1, // #1 = $src1
/*48698*/     OPC_RecordChild2, // #2 = $src2
/*48699*/     OPC_SwitchType /*2 cases */, 12, MVT::i32,// ->48714
/*48702*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48704*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*48714*/     /*SwitchType*/ 12, MVT::f32,// ->48728
/*48716*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48718*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src2, f32:f32:$src1, f32:f32:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src0, ?:f32:$src1, ?:i1:$src2)
/*48728*/     0, // EndSwitchType
/*48729*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->48883
/*48733*/     OPC_RecordChild0, // #0 = $src0
/*48734*/     OPC_SwitchType /*2 cases */, 27, MVT::i32,// ->48764
/*48737*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48739*/       OPC_EmitInteger, MVT::i32, 0, 
/*48742*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48754*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*48764*/     /*SwitchType*/ 116, MVT::i64,// ->48882
/*48766*/       OPC_Scope, 37, /*->48805*/ // 2 children in Scope
/*48768*/         OPC_CheckChild0Type, MVT::i32,
/*48770*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48772*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*48775*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48778*/         OPC_EmitInteger, MVT::i32, 31, 
/*48781*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*48790*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48793*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*48805*/       /*Scope*/ 75, /*->48881*/
/*48806*/         OPC_CheckChild0Type, MVT::i1,
/*48808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48810*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*48813*/         OPC_EmitInteger, MVT::i32, 0, 
/*48816*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48828*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*48838*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48841*/         OPC_EmitInteger, MVT::i32, 0, 
/*48844*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48856*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*48866*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48869*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*48881*/       0, /*End of Scope*/
/*48882*/     0, // EndSwitchType
/*48883*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ZERO_EXTEND),// ->49003
/*48886*/     OPC_RecordChild0, // #0 = $src0
/*48887*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->48908
/*48890*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48892*/       OPC_EmitInteger, MVT::i32, 0, 
/*48895*/       OPC_EmitInteger, MVT::i32, 1, 
/*48898*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*48908*/     /*SwitchType*/ 92, MVT::i64,// ->49002
/*48910*/       OPC_Scope, 36, /*->48948*/ // 2 children in Scope
/*48912*/         OPC_CheckChild0Type, MVT::i32,
/*48914*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48916*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*48919*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48922*/         OPC_EmitInteger, MVT::i32, 0, 
/*48925*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*48933*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48936*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*48948*/       /*Scope*/ 52, /*->49001*/
/*48949*/         OPC_CheckChild0Type, MVT::i1,
/*48951*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48953*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*48956*/         OPC_EmitInteger, MVT::i32, 0, 
/*48959*/         OPC_EmitInteger, MVT::i32, 1, 
/*48962*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*48972*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48975*/         OPC_EmitInteger, MVT::i32, 0, 
/*48978*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*48986*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48989*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49001*/       0, /*End of Scope*/
/*49002*/     0, // EndSwitchType
/*49003*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ANY_EXTEND),// ->49123
/*49006*/     OPC_RecordChild0, // #0 = $src0
/*49007*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49028
/*49010*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49012*/       OPC_EmitInteger, MVT::i32, 0, 
/*49015*/       OPC_EmitInteger, MVT::i32, 1, 
/*49018*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49028*/     /*SwitchType*/ 92, MVT::i64,// ->49122
/*49030*/       OPC_Scope, 36, /*->49068*/ // 2 children in Scope
/*49032*/         OPC_CheckChild0Type, MVT::i32,
/*49034*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49036*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49039*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49042*/         OPC_EmitInteger, MVT::i32, 0, 
/*49045*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49053*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49056*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49068*/       /*Scope*/ 52, /*->49121*/
/*49069*/         OPC_CheckChild0Type, MVT::i1,
/*49071*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49073*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49076*/         OPC_EmitInteger, MVT::i32, 0, 
/*49079*/         OPC_EmitInteger, MVT::i32, 1, 
/*49082*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49092*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49095*/         OPC_EmitInteger, MVT::i32, 0, 
/*49098*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49106*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49109*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49121*/       0, /*End of Scope*/
/*49122*/     0, // EndSwitchType
/*49123*/   /*SwitchOpcode*/ 93, TARGET_VAL(ISD::TRUNCATE),// ->49219
/*49126*/     OPC_RecordChild0, // #0 = $a
/*49127*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->49144
/*49130*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49132*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49135*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*49144*/     /*SwitchType*/ 72, MVT::i1,// ->49218
/*49146*/       OPC_Scope, 28, /*->49176*/ // 2 children in Scope
/*49148*/         OPC_CheckChild0Type, MVT::i32,
/*49150*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49152*/         OPC_EmitInteger, MVT::i32, 1, 
/*49155*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #2
/*49164*/         OPC_EmitInteger, MVT::i32, 1, 
/*49167*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 2, 3, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (S_AND_B32:i32 1:i32, ?:i32:$a), 1:i32)
/*49176*/       /*Scope*/ 40, /*->49217*/
/*49177*/         OPC_CheckChild0Type, MVT::i64,
/*49179*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49181*/         OPC_EmitInteger, MVT::i32, 1, 
/*49184*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49187*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*49196*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*49205*/         OPC_EmitInteger, MVT::i32, 1, 
/*49208*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 4, 5, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (S_AND_B32:i32 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*49217*/       0, /*End of Scope*/
/*49218*/     0, // EndSwitchType
/*49219*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BSWAP),// ->49277
/*49222*/     OPC_RecordChild0, // #0 = $a
/*49223*/     OPC_CheckType, MVT::i32,
/*49225*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49227*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*49233*/     OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*49241*/     OPC_EmitInteger, MVT::i32, 24, 
/*49244*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*49254*/     OPC_EmitInteger, MVT::i32, 8, 
/*49257*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*49267*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*49277*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->49319
/*49280*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*49281*/     OPC_RecordChild1, // #1 = $target
/*49282*/     OPC_MoveChild, 1,
/*49284*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49287*/     OPC_MoveParent,
/*49288*/     OPC_RecordChild2, // #2 = $src0
/*49289*/     OPC_Scope, 13, /*->49304*/ // 2 children in Scope
/*49291*/       OPC_CheckChild2Type, MVT::i32,
/*49293*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49295*/       OPC_EmitMergeInputChains1_0,
/*49296*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*49304*/     /*Scope*/ 13, /*->49318*/
/*49305*/       OPC_CheckChild2Type, MVT::f32,
/*49307*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49309*/       OPC_EmitMergeInputChains1_0,
/*49310*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*49318*/     0, /*End of Scope*/
/*49319*/   /*SwitchOpcode*/ 61|128,23/*3005*/, TARGET_VAL(ISD::SETCC),// ->52328
/*49323*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*49324*/     OPC_Scope, 62|128,8/*1086*/, /*->50413*/ // 4 children in Scope
/*49327*/       OPC_CheckChild0Type, MVT::f32,
/*49329*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*49330*/       OPC_MoveChild, 2,
/*49332*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*49335*/       OPC_Scope, 24, /*->49361*/ // 16 children in Scope
/*49337*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*49339*/         OPC_MoveParent,
/*49340*/         OPC_CheckType, MVT::i1,
/*49342*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49345*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49348*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49361*/       /*Scope*/ 24, /*->49386*/
/*49362*/         OPC_CheckPredicate, 55, // Predicate_COND_OLT
/*49364*/         OPC_MoveParent,
/*49365*/         OPC_CheckType, MVT::i1,
/*49367*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49370*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49373*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49386*/       /*Scope*/ 24, /*->49411*/
/*49387*/         OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*49389*/         OPC_MoveParent,
/*49390*/         OPC_CheckType, MVT::i1,
/*49392*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49395*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49398*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49411*/       /*Scope*/ 24, /*->49436*/
/*49412*/         OPC_CheckPredicate, 56, // Predicate_COND_OLE
/*49414*/         OPC_MoveParent,
/*49415*/         OPC_CheckType, MVT::i1,
/*49417*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49420*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49423*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49436*/       /*Scope*/ 24, /*->49461*/
/*49437*/         OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*49439*/         OPC_MoveParent,
/*49440*/         OPC_CheckType, MVT::i1,
/*49442*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49445*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49461*/       /*Scope*/ 24, /*->49486*/
/*49462*/         OPC_CheckPredicate, 57, // Predicate_COND_ONE
/*49464*/         OPC_MoveParent,
/*49465*/         OPC_CheckType, MVT::i1,
/*49467*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49470*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49473*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49486*/       /*Scope*/ 24, /*->49511*/
/*49487*/         OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*49489*/         OPC_MoveParent,
/*49490*/         OPC_CheckType, MVT::i1,
/*49492*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49495*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49498*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49511*/       /*Scope*/ 24, /*->49536*/
/*49512*/         OPC_CheckPredicate, 58, // Predicate_COND_O
/*49514*/         OPC_MoveParent,
/*49515*/         OPC_CheckType, MVT::i1,
/*49517*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49520*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49523*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49536*/       /*Scope*/ 24, /*->49561*/
/*49537*/         OPC_CheckPredicate, 59, // Predicate_COND_UO
/*49539*/         OPC_MoveParent,
/*49540*/         OPC_CheckType, MVT::i1,
/*49542*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49545*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49548*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49561*/       /*Scope*/ 24, /*->49586*/
/*49562*/         OPC_CheckPredicate, 60, // Predicate_COND_ULT
/*49564*/         OPC_MoveParent,
/*49565*/         OPC_CheckType, MVT::i1,
/*49567*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49570*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49573*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49586*/       /*Scope*/ 24, /*->49611*/
/*49587*/         OPC_CheckPredicate, 61, // Predicate_COND_UEQ
/*49589*/         OPC_MoveParent,
/*49590*/         OPC_CheckType, MVT::i1,
/*49592*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49595*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49598*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49611*/       /*Scope*/ 24, /*->49636*/
/*49612*/         OPC_CheckPredicate, 62, // Predicate_COND_ULE
/*49614*/         OPC_MoveParent,
/*49615*/         OPC_CheckType, MVT::i1,
/*49617*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49620*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49623*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49636*/       /*Scope*/ 24, /*->49661*/
/*49637*/         OPC_CheckPredicate, 63, // Predicate_COND_UGT
/*49639*/         OPC_MoveParent,
/*49640*/         OPC_CheckType, MVT::i1,
/*49642*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49645*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49648*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49661*/       /*Scope*/ 24, /*->49686*/
/*49662*/         OPC_CheckPredicate, 64, // Predicate_COND_UNE
/*49664*/         OPC_MoveParent,
/*49665*/         OPC_CheckType, MVT::i1,
/*49667*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49670*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49673*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49686*/       /*Scope*/ 24, /*->49711*/
/*49687*/         OPC_CheckPredicate, 65, // Predicate_COND_UGE
/*49689*/         OPC_MoveParent,
/*49690*/         OPC_CheckType, MVT::i1,
/*49692*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49695*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49698*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49711*/       /*Scope*/ 59|128,5/*699*/, /*->50412*/
/*49713*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*49715*/         OPC_MoveParent,
/*49716*/         OPC_CheckType, MVT::i1,
/*49718*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49721*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49724*/         OPC_Scope, 13, /*->49739*/ // 49 children in Scope
/*49726*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49739*/         /*Scope*/ 13, /*->49753*/
/*49740*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49753*/         /*Scope*/ 13, /*->49767*/
/*49754*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49767*/         /*Scope*/ 13, /*->49781*/
/*49768*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49781*/         /*Scope*/ 13, /*->49795*/
/*49782*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49795*/         /*Scope*/ 13, /*->49809*/
/*49796*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49809*/         /*Scope*/ 13, /*->49823*/
/*49810*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49823*/         /*Scope*/ 13, /*->49837*/
/*49824*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49837*/         /*Scope*/ 13, /*->49851*/
/*49838*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49851*/         /*Scope*/ 13, /*->49865*/
/*49852*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49865*/         /*Scope*/ 13, /*->49879*/
/*49866*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49879*/         /*Scope*/ 13, /*->49893*/
/*49880*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49893*/         /*Scope*/ 13, /*->49907*/
/*49894*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49907*/         /*Scope*/ 13, /*->49921*/
/*49908*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49921*/         /*Scope*/ 13, /*->49935*/
/*49922*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49935*/         /*Scope*/ 13, /*->49949*/
/*49936*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49949*/         /*Scope*/ 13, /*->49963*/
/*49950*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49963*/         /*Scope*/ 13, /*->49977*/
/*49964*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49977*/         /*Scope*/ 13, /*->49991*/
/*49978*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49991*/         /*Scope*/ 13, /*->50005*/
/*49992*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50005*/         /*Scope*/ 13, /*->50019*/
/*50006*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50019*/         /*Scope*/ 13, /*->50033*/
/*50020*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50033*/         /*Scope*/ 13, /*->50047*/
/*50034*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50047*/         /*Scope*/ 13, /*->50061*/
/*50048*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50061*/         /*Scope*/ 13, /*->50075*/
/*50062*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50075*/         /*Scope*/ 13, /*->50089*/
/*50076*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50089*/         /*Scope*/ 13, /*->50103*/
/*50090*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50103*/         /*Scope*/ 13, /*->50117*/
/*50104*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50117*/         /*Scope*/ 13, /*->50131*/
/*50118*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50131*/         /*Scope*/ 13, /*->50145*/
/*50132*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50145*/         /*Scope*/ 13, /*->50159*/
/*50146*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50159*/         /*Scope*/ 13, /*->50173*/
/*50160*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50173*/         /*Scope*/ 13, /*->50187*/
/*50174*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50187*/         /*Scope*/ 13, /*->50201*/
/*50188*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50201*/         /*Scope*/ 13, /*->50215*/
/*50202*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50215*/         /*Scope*/ 13, /*->50229*/
/*50216*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50229*/         /*Scope*/ 13, /*->50243*/
/*50230*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50243*/         /*Scope*/ 13, /*->50257*/
/*50244*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50257*/         /*Scope*/ 13, /*->50271*/
/*50258*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50271*/         /*Scope*/ 13, /*->50285*/
/*50272*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50285*/         /*Scope*/ 13, /*->50299*/
/*50286*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50299*/         /*Scope*/ 13, /*->50313*/
/*50300*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50313*/         /*Scope*/ 13, /*->50327*/
/*50314*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50327*/         /*Scope*/ 13, /*->50341*/
/*50328*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50341*/         /*Scope*/ 13, /*->50355*/
/*50342*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50355*/         /*Scope*/ 13, /*->50369*/
/*50356*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50369*/         /*Scope*/ 13, /*->50383*/
/*50370*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50383*/         /*Scope*/ 13, /*->50397*/
/*50384*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50397*/         /*Scope*/ 13, /*->50411*/
/*50398*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50411*/         0, /*End of Scope*/
/*50412*/       0, /*End of Scope*/
/*50413*/     /*Scope*/ 62|128,8/*1086*/, /*->51501*/
/*50415*/       OPC_CheckChild0Type, MVT::f64,
/*50417*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*50418*/       OPC_MoveChild, 2,
/*50420*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50423*/       OPC_Scope, 24, /*->50449*/ // 16 children in Scope
/*50425*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*50427*/         OPC_MoveParent,
/*50428*/         OPC_CheckType, MVT::i1,
/*50430*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50433*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50436*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50449*/       /*Scope*/ 24, /*->50474*/
/*50450*/         OPC_CheckPredicate, 55, // Predicate_COND_OLT
/*50452*/         OPC_MoveParent,
/*50453*/         OPC_CheckType, MVT::i1,
/*50455*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50458*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50461*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50474*/       /*Scope*/ 24, /*->50499*/
/*50475*/         OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*50477*/         OPC_MoveParent,
/*50478*/         OPC_CheckType, MVT::i1,
/*50480*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50483*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50486*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50499*/       /*Scope*/ 24, /*->50524*/
/*50500*/         OPC_CheckPredicate, 56, // Predicate_COND_OLE
/*50502*/         OPC_MoveParent,
/*50503*/         OPC_CheckType, MVT::i1,
/*50505*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50508*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50511*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50524*/       /*Scope*/ 24, /*->50549*/
/*50525*/         OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*50527*/         OPC_MoveParent,
/*50528*/         OPC_CheckType, MVT::i1,
/*50530*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50533*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50536*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50549*/       /*Scope*/ 24, /*->50574*/
/*50550*/         OPC_CheckPredicate, 57, // Predicate_COND_ONE
/*50552*/         OPC_MoveParent,
/*50553*/         OPC_CheckType, MVT::i1,
/*50555*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50558*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50561*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50574*/       /*Scope*/ 24, /*->50599*/
/*50575*/         OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*50577*/         OPC_MoveParent,
/*50578*/         OPC_CheckType, MVT::i1,
/*50580*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50583*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50586*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50599*/       /*Scope*/ 24, /*->50624*/
/*50600*/         OPC_CheckPredicate, 58, // Predicate_COND_O
/*50602*/         OPC_MoveParent,
/*50603*/         OPC_CheckType, MVT::i1,
/*50605*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50608*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50611*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50624*/       /*Scope*/ 24, /*->50649*/
/*50625*/         OPC_CheckPredicate, 59, // Predicate_COND_UO
/*50627*/         OPC_MoveParent,
/*50628*/         OPC_CheckType, MVT::i1,
/*50630*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50633*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50636*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50649*/       /*Scope*/ 24, /*->50674*/
/*50650*/         OPC_CheckPredicate, 60, // Predicate_COND_ULT
/*50652*/         OPC_MoveParent,
/*50653*/         OPC_CheckType, MVT::i1,
/*50655*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50658*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50661*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50674*/       /*Scope*/ 24, /*->50699*/
/*50675*/         OPC_CheckPredicate, 61, // Predicate_COND_UEQ
/*50677*/         OPC_MoveParent,
/*50678*/         OPC_CheckType, MVT::i1,
/*50680*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50683*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50686*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50699*/       /*Scope*/ 24, /*->50724*/
/*50700*/         OPC_CheckPredicate, 62, // Predicate_COND_ULE
/*50702*/         OPC_MoveParent,
/*50703*/         OPC_CheckType, MVT::i1,
/*50705*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50708*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50711*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50724*/       /*Scope*/ 24, /*->50749*/
/*50725*/         OPC_CheckPredicate, 63, // Predicate_COND_UGT
/*50727*/         OPC_MoveParent,
/*50728*/         OPC_CheckType, MVT::i1,
/*50730*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50733*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50736*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50749*/       /*Scope*/ 24, /*->50774*/
/*50750*/         OPC_CheckPredicate, 64, // Predicate_COND_UNE
/*50752*/         OPC_MoveParent,
/*50753*/         OPC_CheckType, MVT::i1,
/*50755*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50758*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50761*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50774*/       /*Scope*/ 24, /*->50799*/
/*50775*/         OPC_CheckPredicate, 65, // Predicate_COND_UGE
/*50777*/         OPC_MoveParent,
/*50778*/         OPC_CheckType, MVT::i1,
/*50780*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50783*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50786*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50799*/       /*Scope*/ 59|128,5/*699*/, /*->51500*/
/*50801*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*50803*/         OPC_MoveParent,
/*50804*/         OPC_CheckType, MVT::i1,
/*50806*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50809*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50812*/         OPC_Scope, 13, /*->50827*/ // 49 children in Scope
/*50814*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50827*/         /*Scope*/ 13, /*->50841*/
/*50828*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50841*/         /*Scope*/ 13, /*->50855*/
/*50842*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50855*/         /*Scope*/ 13, /*->50869*/
/*50856*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50869*/         /*Scope*/ 13, /*->50883*/
/*50870*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50883*/         /*Scope*/ 13, /*->50897*/
/*50884*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50897*/         /*Scope*/ 13, /*->50911*/
/*50898*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50911*/         /*Scope*/ 13, /*->50925*/
/*50912*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50925*/         /*Scope*/ 13, /*->50939*/
/*50926*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50939*/         /*Scope*/ 13, /*->50953*/
/*50940*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50953*/         /*Scope*/ 13, /*->50967*/
/*50954*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50967*/         /*Scope*/ 13, /*->50981*/
/*50968*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50981*/         /*Scope*/ 13, /*->50995*/
/*50982*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50995*/         /*Scope*/ 13, /*->51009*/
/*50996*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51009*/         /*Scope*/ 13, /*->51023*/
/*51010*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51023*/         /*Scope*/ 13, /*->51037*/
/*51024*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51037*/         /*Scope*/ 13, /*->51051*/
/*51038*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51051*/         /*Scope*/ 13, /*->51065*/
/*51052*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51065*/         /*Scope*/ 13, /*->51079*/
/*51066*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51079*/         /*Scope*/ 13, /*->51093*/
/*51080*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51093*/         /*Scope*/ 13, /*->51107*/
/*51094*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51107*/         /*Scope*/ 13, /*->51121*/
/*51108*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51121*/         /*Scope*/ 13, /*->51135*/
/*51122*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51135*/         /*Scope*/ 13, /*->51149*/
/*51136*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51149*/         /*Scope*/ 13, /*->51163*/
/*51150*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51163*/         /*Scope*/ 13, /*->51177*/
/*51164*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51177*/         /*Scope*/ 13, /*->51191*/
/*51178*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51191*/         /*Scope*/ 13, /*->51205*/
/*51192*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51205*/         /*Scope*/ 13, /*->51219*/
/*51206*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51219*/         /*Scope*/ 13, /*->51233*/
/*51220*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51233*/         /*Scope*/ 13, /*->51247*/
/*51234*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51247*/         /*Scope*/ 13, /*->51261*/
/*51248*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51261*/         /*Scope*/ 13, /*->51275*/
/*51262*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51275*/         /*Scope*/ 13, /*->51289*/
/*51276*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51289*/         /*Scope*/ 13, /*->51303*/
/*51290*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51303*/         /*Scope*/ 13, /*->51317*/
/*51304*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51317*/         /*Scope*/ 13, /*->51331*/
/*51318*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51331*/         /*Scope*/ 13, /*->51345*/
/*51332*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51345*/         /*Scope*/ 13, /*->51359*/
/*51346*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51359*/         /*Scope*/ 13, /*->51373*/
/*51360*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51373*/         /*Scope*/ 13, /*->51387*/
/*51374*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51387*/         /*Scope*/ 13, /*->51401*/
/*51388*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51401*/         /*Scope*/ 13, /*->51415*/
/*51402*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51415*/         /*Scope*/ 13, /*->51429*/
/*51416*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51429*/         /*Scope*/ 13, /*->51443*/
/*51430*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51443*/         /*Scope*/ 13, /*->51457*/
/*51444*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51457*/         /*Scope*/ 13, /*->51471*/
/*51458*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51471*/         /*Scope*/ 13, /*->51485*/
/*51472*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51485*/         /*Scope*/ 13, /*->51499*/
/*51486*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51499*/         0, /*End of Scope*/
/*51500*/       0, /*End of Scope*/
/*51501*/     /*Scope*/ 27|128,3/*411*/, /*->51914*/
/*51503*/       OPC_CheckChild0Type, MVT::i32,
/*51505*/       OPC_RecordChild1, // #1 = $src1
/*51506*/       OPC_MoveChild, 2,
/*51508*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51511*/       OPC_Scope, 14, /*->51527*/ // 15 children in Scope
/*51513*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*51515*/         OPC_MoveParent,
/*51516*/         OPC_CheckType, MVT::i1,
/*51518*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51527*/       /*Scope*/ 14, /*->51542*/
/*51528*/         OPC_CheckPredicate, 66, // Predicate_COND_SLT
/*51530*/         OPC_MoveParent,
/*51531*/         OPC_CheckType, MVT::i1,
/*51533*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51542*/       /*Scope*/ 14, /*->51557*/
/*51543*/         OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*51545*/         OPC_MoveParent,
/*51546*/         OPC_CheckType, MVT::i1,
/*51548*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51557*/       /*Scope*/ 14, /*->51572*/
/*51558*/         OPC_CheckPredicate, 67, // Predicate_COND_SLE
/*51560*/         OPC_MoveParent,
/*51561*/         OPC_CheckType, MVT::i1,
/*51563*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51572*/       /*Scope*/ 14, /*->51587*/
/*51573*/         OPC_CheckPredicate, 40, // Predicate_COND_SGT
/*51575*/         OPC_MoveParent,
/*51576*/         OPC_CheckType, MVT::i1,
/*51578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51587*/       /*Scope*/ 14, /*->51602*/
/*51588*/         OPC_CheckPredicate, 68, // Predicate_COND_NE
/*51590*/         OPC_MoveParent,
/*51591*/         OPC_CheckType, MVT::i1,
/*51593*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51602*/       /*Scope*/ 14, /*->51617*/
/*51603*/         OPC_CheckPredicate, 39, // Predicate_COND_SGE
/*51605*/         OPC_MoveParent,
/*51606*/         OPC_CheckType, MVT::i1,
/*51608*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51617*/       /*Scope*/ 107, /*->51725*/
/*51618*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*51620*/         OPC_MoveParent,
/*51621*/         OPC_CheckType, MVT::i1,
/*51623*/         OPC_Scope, 9, /*->51634*/ // 10 children in Scope
/*51625*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51634*/         /*Scope*/ 9, /*->51644*/
/*51635*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51644*/         /*Scope*/ 9, /*->51654*/
/*51645*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51654*/         /*Scope*/ 9, /*->51664*/
/*51655*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51664*/         /*Scope*/ 9, /*->51674*/
/*51665*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51674*/         /*Scope*/ 9, /*->51684*/
/*51675*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51684*/         /*Scope*/ 9, /*->51694*/
/*51685*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51694*/         /*Scope*/ 9, /*->51704*/
/*51695*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51704*/         /*Scope*/ 9, /*->51714*/
/*51705*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51714*/         /*Scope*/ 9, /*->51724*/
/*51715*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51724*/         0, /*End of Scope*/
/*51725*/       /*Scope*/ 14, /*->51740*/
/*51726*/         OPC_CheckPredicate, 60, // Predicate_COND_ULT
/*51728*/         OPC_MoveParent,
/*51729*/         OPC_CheckType, MVT::i1,
/*51731*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51740*/       /*Scope*/ 14, /*->51755*/
/*51741*/         OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*51743*/         OPC_MoveParent,
/*51744*/         OPC_CheckType, MVT::i1,
/*51746*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51755*/       /*Scope*/ 14, /*->51770*/
/*51756*/         OPC_CheckPredicate, 62, // Predicate_COND_ULE
/*51758*/         OPC_MoveParent,
/*51759*/         OPC_CheckType, MVT::i1,
/*51761*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51770*/       /*Scope*/ 14, /*->51785*/
/*51771*/         OPC_CheckPredicate, 63, // Predicate_COND_UGT
/*51773*/         OPC_MoveParent,
/*51774*/         OPC_CheckType, MVT::i1,
/*51776*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51785*/       /*Scope*/ 14, /*->51800*/
/*51786*/         OPC_CheckPredicate, 68, // Predicate_COND_NE
/*51788*/         OPC_MoveParent,
/*51789*/         OPC_CheckType, MVT::i1,
/*51791*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51800*/       /*Scope*/ 14, /*->51815*/
/*51801*/         OPC_CheckPredicate, 65, // Predicate_COND_UGE
/*51803*/         OPC_MoveParent,
/*51804*/         OPC_CheckType, MVT::i1,
/*51806*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51815*/       /*Scope*/ 97, /*->51913*/
/*51816*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*51818*/         OPC_MoveParent,
/*51819*/         OPC_CheckType, MVT::i1,
/*51821*/         OPC_Scope, 9, /*->51832*/ // 9 children in Scope
/*51823*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51832*/         /*Scope*/ 9, /*->51842*/
/*51833*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51842*/         /*Scope*/ 9, /*->51852*/
/*51843*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51852*/         /*Scope*/ 9, /*->51862*/
/*51853*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51862*/         /*Scope*/ 9, /*->51872*/
/*51863*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51872*/         /*Scope*/ 9, /*->51882*/
/*51873*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51882*/         /*Scope*/ 9, /*->51892*/
/*51883*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51892*/         /*Scope*/ 9, /*->51902*/
/*51893*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51902*/         /*Scope*/ 9, /*->51912*/
/*51903*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51912*/         0, /*End of Scope*/
/*51913*/       0, /*End of Scope*/
/*51914*/     /*Scope*/ 27|128,3/*411*/, /*->52327*/
/*51916*/       OPC_CheckChild0Type, MVT::i64,
/*51918*/       OPC_RecordChild1, // #1 = $src1
/*51919*/       OPC_MoveChild, 2,
/*51921*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51924*/       OPC_Scope, 14, /*->51940*/ // 15 children in Scope
/*51926*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*51928*/         OPC_MoveParent,
/*51929*/         OPC_CheckType, MVT::i1,
/*51931*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51940*/       /*Scope*/ 14, /*->51955*/
/*51941*/         OPC_CheckPredicate, 66, // Predicate_COND_SLT
/*51943*/         OPC_MoveParent,
/*51944*/         OPC_CheckType, MVT::i1,
/*51946*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51955*/       /*Scope*/ 14, /*->51970*/
/*51956*/         OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*51958*/         OPC_MoveParent,
/*51959*/         OPC_CheckType, MVT::i1,
/*51961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51970*/       /*Scope*/ 14, /*->51985*/
/*51971*/         OPC_CheckPredicate, 67, // Predicate_COND_SLE
/*51973*/         OPC_MoveParent,
/*51974*/         OPC_CheckType, MVT::i1,
/*51976*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51985*/       /*Scope*/ 14, /*->52000*/
/*51986*/         OPC_CheckPredicate, 40, // Predicate_COND_SGT
/*51988*/         OPC_MoveParent,
/*51989*/         OPC_CheckType, MVT::i1,
/*51991*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52000*/       /*Scope*/ 14, /*->52015*/
/*52001*/         OPC_CheckPredicate, 68, // Predicate_COND_NE
/*52003*/         OPC_MoveParent,
/*52004*/         OPC_CheckType, MVT::i1,
/*52006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52015*/       /*Scope*/ 14, /*->52030*/
/*52016*/         OPC_CheckPredicate, 39, // Predicate_COND_SGE
/*52018*/         OPC_MoveParent,
/*52019*/         OPC_CheckType, MVT::i1,
/*52021*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52030*/       /*Scope*/ 107, /*->52138*/
/*52031*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*52033*/         OPC_MoveParent,
/*52034*/         OPC_CheckType, MVT::i1,
/*52036*/         OPC_Scope, 9, /*->52047*/ // 10 children in Scope
/*52038*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52047*/         /*Scope*/ 9, /*->52057*/
/*52048*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52057*/         /*Scope*/ 9, /*->52067*/
/*52058*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52067*/         /*Scope*/ 9, /*->52077*/
/*52068*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52077*/         /*Scope*/ 9, /*->52087*/
/*52078*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52087*/         /*Scope*/ 9, /*->52097*/
/*52088*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52097*/         /*Scope*/ 9, /*->52107*/
/*52098*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52107*/         /*Scope*/ 9, /*->52117*/
/*52108*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52117*/         /*Scope*/ 9, /*->52127*/
/*52118*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52127*/         /*Scope*/ 9, /*->52137*/
/*52128*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52137*/         0, /*End of Scope*/
/*52138*/       /*Scope*/ 14, /*->52153*/
/*52139*/         OPC_CheckPredicate, 60, // Predicate_COND_ULT
/*52141*/         OPC_MoveParent,
/*52142*/         OPC_CheckType, MVT::i1,
/*52144*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52153*/       /*Scope*/ 14, /*->52168*/
/*52154*/         OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*52156*/         OPC_MoveParent,
/*52157*/         OPC_CheckType, MVT::i1,
/*52159*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52168*/       /*Scope*/ 14, /*->52183*/
/*52169*/         OPC_CheckPredicate, 62, // Predicate_COND_ULE
/*52171*/         OPC_MoveParent,
/*52172*/         OPC_CheckType, MVT::i1,
/*52174*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52183*/       /*Scope*/ 14, /*->52198*/
/*52184*/         OPC_CheckPredicate, 63, // Predicate_COND_UGT
/*52186*/         OPC_MoveParent,
/*52187*/         OPC_CheckType, MVT::i1,
/*52189*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52198*/       /*Scope*/ 14, /*->52213*/
/*52199*/         OPC_CheckPredicate, 68, // Predicate_COND_NE
/*52201*/         OPC_MoveParent,
/*52202*/         OPC_CheckType, MVT::i1,
/*52204*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52213*/       /*Scope*/ 14, /*->52228*/
/*52214*/         OPC_CheckPredicate, 65, // Predicate_COND_UGE
/*52216*/         OPC_MoveParent,
/*52217*/         OPC_CheckType, MVT::i1,
/*52219*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52228*/       /*Scope*/ 97, /*->52326*/
/*52229*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*52231*/         OPC_MoveParent,
/*52232*/         OPC_CheckType, MVT::i1,
/*52234*/         OPC_Scope, 9, /*->52245*/ // 9 children in Scope
/*52236*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52245*/         /*Scope*/ 9, /*->52255*/
/*52246*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52255*/         /*Scope*/ 9, /*->52265*/
/*52256*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52265*/         /*Scope*/ 9, /*->52275*/
/*52266*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52275*/         /*Scope*/ 9, /*->52285*/
/*52276*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52285*/         /*Scope*/ 9, /*->52295*/
/*52286*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52295*/         /*Scope*/ 9, /*->52305*/
/*52296*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52305*/         /*Scope*/ 9, /*->52315*/
/*52306*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52315*/         /*Scope*/ 9, /*->52325*/
/*52316*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52325*/         0, /*End of Scope*/
/*52326*/       0, /*End of Scope*/
/*52327*/     0, /*End of Scope*/
/*52328*/   /*SwitchOpcode*/ 71, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->52402
/*52331*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*52332*/     OPC_CheckType, MVT::i1,
/*52334*/     OPC_Scope, 32, /*->52368*/ // 2 children in Scope
/*52336*/       OPC_CheckChild0Type, MVT::f32,
/*52338*/       OPC_RecordChild1, // #1 = $src1
/*52339*/       OPC_CheckChild1Type, MVT::i32,
/*52341*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*52344*/       OPC_Scope, 10, /*->52356*/ // 2 children in Scope
/*52346*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*52356*/       /*Scope*/ 10, /*->52367*/
/*52357*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*52367*/       0, /*End of Scope*/
/*52368*/     /*Scope*/ 32, /*->52401*/
/*52369*/       OPC_CheckChild0Type, MVT::f64,
/*52371*/       OPC_RecordChild1, // #1 = $src1
/*52372*/       OPC_CheckChild1Type, MVT::i32,
/*52374*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*52377*/       OPC_Scope, 10, /*->52389*/ // 2 children in Scope
/*52379*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*52389*/       /*Scope*/ 10, /*->52400*/
/*52390*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*52400*/       0, /*End of Scope*/
/*52401*/     0, /*End of Scope*/
/*52402*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_TO_FP16),// ->52424
/*52405*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*52406*/     OPC_CheckChild0Type, MVT::f32,
/*52408*/     OPC_CheckType, MVT::i32,
/*52410*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*52413*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*52424*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMIN3),// ->52444
/*52427*/     OPC_RecordChild0, // #0 = $src0
/*52428*/     OPC_RecordChild1, // #1 = $src1
/*52429*/     OPC_RecordChild2, // #2 = $src2
/*52430*/     OPC_CheckChild2Type, MVT::i32,
/*52432*/     OPC_CheckType, MVT::i32,
/*52434*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52444*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMIN3),// ->52464
/*52447*/     OPC_RecordChild0, // #0 = $src0
/*52448*/     OPC_RecordChild1, // #1 = $src1
/*52449*/     OPC_RecordChild2, // #2 = $src2
/*52450*/     OPC_CheckChild2Type, MVT::i32,
/*52452*/     OPC_CheckType, MVT::i32,
/*52454*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52464*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMAX3),// ->52484
/*52467*/     OPC_RecordChild0, // #0 = $src0
/*52468*/     OPC_RecordChild1, // #1 = $src1
/*52469*/     OPC_RecordChild2, // #2 = $src2
/*52470*/     OPC_CheckChild2Type, MVT::i32,
/*52472*/     OPC_CheckType, MVT::i32,
/*52474*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52484*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMAX3),// ->52504
/*52487*/     OPC_RecordChild0, // #0 = $src0
/*52488*/     OPC_RecordChild1, // #1 = $src1
/*52489*/     OPC_RecordChild2, // #2 = $src2
/*52490*/     OPC_CheckChild2Type, MVT::i32,
/*52492*/     OPC_CheckType, MVT::i32,
/*52494*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52504*/   /*SwitchOpcode*/ 106, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->52613
/*52507*/     OPC_RecordMemRef,
/*52508*/     OPC_RecordChild0, // #0 = $sbase
/*52509*/     OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*52510*/     OPC_Scope, 30, /*->52542*/ // 4 children in Scope
/*52512*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52514*/       OPC_Scope, 12, /*->52528*/ // 2 children in Scope
/*52516*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectSMRDBufferImm:$ #2
/*52519*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*52528*/       /*Scope*/ 12, /*->52541*/
/*52529*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*52532*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*52541*/       0, /*End of Scope*/
/*52542*/     /*Scope*/ 14, /*->52557*/
/*52543*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*52545*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*52548*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 109
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*52557*/     /*Scope*/ 22, /*->52580*/
/*52558*/       OPC_MoveChild, 1,
/*52560*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52563*/       OPC_CheckPredicate, 69, // Predicate_IMM20bit
/*52565*/       OPC_MoveParent,
/*52566*/       OPC_CheckPatternPredicate, 13, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*52568*/       OPC_EmitNodeXForm, 4, 1, // as_i32imm
/*52571*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset))
/*52580*/     /*Scope*/ 31, /*->52612*/
/*52581*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52583*/       OPC_EmitInteger, MVT::i32, 0, 
/*52586*/       OPC_EmitInteger, MVT::i16, 0, 
/*52589*/       OPC_EmitInteger, MVT::i1, 0, 
/*52592*/       OPC_EmitInteger, MVT::i1, 0, 
/*52595*/       OPC_EmitInteger, MVT::i1, 0, 
/*52598*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*52612*/     0, /*End of Scope*/
/*52613*/   /*SwitchOpcode*/ 3|128,2/*259*/, TARGET_VAL(ISD::FMAD),// ->52876
/*52617*/     OPC_RecordChild0, // #0 = $VOP3NoMods0:src0:src0_modifiers:clamp:omod
/*52618*/     OPC_RecordChild1, // #1 = $VOP3NoMods:src1:src1_modifiers
/*52619*/     OPC_RecordChild2, // #2 = $VOP3NoMods:src2:src2_modifiers
/*52620*/     OPC_CheckType, MVT::f32,
/*52622*/     OPC_Scope, 26, /*->52650*/ // 4 children in Scope
/*52624*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52626*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*52629*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*52632*/       OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*52635*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3NoMods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                // Dst: (V_MAC_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, ?:i32:$src2_modifiers, ?:f32:$src2, ?:i1:$clamp, ?:i32:$omod)
/*52650*/     /*Scope*/ 99, /*->52750*/
/*52651*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*52653*/       OPC_EmitInteger, MVT::i32, 0, 
/*52656*/       OPC_EmitInteger, MVT::i32, 0, 
/*52659*/       OPC_EmitInteger, MVT::i32, 0, 
/*52662*/       OPC_EmitInteger, MVT::i32, 0, 
/*52665*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52677*/       OPC_EmitInteger, MVT::i32, 0, 
/*52680*/       OPC_EmitInteger, MVT::i32, 0, 
/*52683*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52695*/       OPC_EmitInteger, MVT::i32, 0, 
/*52698*/       OPC_EmitInteger, MVT::i32, 0, 
/*52701*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52713*/       OPC_EmitInteger, MVT::i32, 1, 
/*52716*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52719*/       OPC_EmitInteger, MVT::i32, 0, 
/*52722*/       OPC_EmitInteger, MVT::i32, 0, 
/*52725*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52750*/     /*Scope*/ 99, /*->52850*/
/*52751*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*52753*/       OPC_EmitInteger, MVT::i32, 0, 
/*52756*/       OPC_EmitInteger, MVT::i32, 0, 
/*52759*/       OPC_EmitInteger, MVT::i32, 0, 
/*52762*/       OPC_EmitInteger, MVT::i32, 0, 
/*52765*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52777*/       OPC_EmitInteger, MVT::i32, 0, 
/*52780*/       OPC_EmitInteger, MVT::i32, 0, 
/*52783*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52795*/       OPC_EmitInteger, MVT::i32, 0, 
/*52798*/       OPC_EmitInteger, MVT::i32, 0, 
/*52801*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52813*/       OPC_EmitInteger, MVT::i32, 1, 
/*52816*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52819*/       OPC_EmitInteger, MVT::i32, 0, 
/*52822*/       OPC_EmitInteger, MVT::i32, 0, 
/*52825*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52850*/     /*Scope*/ 24, /*->52875*/
/*52851*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*52854*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*52857*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*52860*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*52875*/     0, /*End of Scope*/
/*52876*/   /*SwitchOpcode*/ 115|128,3/*499*/, TARGET_VAL(ISD::FADD),// ->53379
/*52880*/     OPC_Scope, 39, /*->52921*/ // 5 children in Scope
/*52882*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*52883*/       OPC_MoveChild, 1,
/*52885*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52888*/       OPC_MoveChild, 0,
/*52890*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*52893*/       OPC_CheckChild0Same, 0,
/*52895*/       OPC_MoveParent,
/*52896*/       OPC_MoveParent,
/*52897*/       OPC_CheckType, MVT::f64,
/*52899*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*52901*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*52904*/       OPC_EmitInteger, MVT::i1, 0, 
/*52907*/       OPC_EmitInteger, MVT::i32, 0, 
/*52910*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*52921*/     /*Scope*/ 39, /*->52961*/
/*52922*/       OPC_MoveChild, 0,
/*52924*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52927*/       OPC_MoveChild, 0,
/*52929*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*52932*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*52933*/       OPC_MoveParent,
/*52934*/       OPC_MoveParent,
/*52935*/       OPC_CheckChild1Same, 0,
/*52937*/       OPC_CheckType, MVT::f64,
/*52939*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*52941*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*52944*/       OPC_EmitInteger, MVT::i1, 0, 
/*52947*/       OPC_EmitInteger, MVT::i32, 0, 
/*52950*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*52961*/     /*Scope*/ 109, /*->53071*/
/*52962*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*52963*/       OPC_MoveChild, 1,
/*52965*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52968*/       OPC_MoveChild, 0,
/*52970*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*52973*/       OPC_CheckChild0Same, 0,
/*52975*/       OPC_MoveParent,
/*52976*/       OPC_MoveParent,
/*52977*/       OPC_CheckType, MVT::f64,
/*52979*/       OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52981*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*52984*/       OPC_EmitInteger, MVT::i32, 0, 
/*52987*/       OPC_EmitInteger, MVT::i1, 0, 
/*52990*/       OPC_EmitInteger, MVT::i32, 0, 
/*52993*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53004*/       OPC_EmitInteger, MVT::i32, 0, 
/*53007*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53018*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53026*/       OPC_EmitInteger, MVT::i1, 0, 
/*53029*/       OPC_EmitInteger, MVT::i32, 0, 
/*53032*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53045*/       OPC_EmitInteger, MVT::i32, 0, 
/*53048*/       OPC_EmitInteger, MVT::i32, 3, 
/*53051*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53061*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 12, 1, 15, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53071*/     /*Scope*/ 109, /*->53181*/
/*53072*/       OPC_MoveChild, 0,
/*53074*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53077*/       OPC_MoveChild, 0,
/*53079*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53082*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53083*/       OPC_MoveParent,
/*53084*/       OPC_MoveParent,
/*53085*/       OPC_CheckChild1Same, 0,
/*53087*/       OPC_CheckType, MVT::f64,
/*53089*/       OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53091*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53094*/       OPC_EmitInteger, MVT::i32, 0, 
/*53097*/       OPC_EmitInteger, MVT::i1, 0, 
/*53100*/       OPC_EmitInteger, MVT::i32, 0, 
/*53103*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53114*/       OPC_EmitInteger, MVT::i32, 0, 
/*53117*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53128*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53136*/       OPC_EmitInteger, MVT::i1, 0, 
/*53139*/       OPC_EmitInteger, MVT::i32, 0, 
/*53142*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53155*/       OPC_EmitInteger, MVT::i32, 0, 
/*53158*/       OPC_EmitInteger, MVT::i32, 3, 
/*53161*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53171*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 12, 1, 15, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53181*/     /*Scope*/ 67|128,1/*195*/, /*->53378*/
/*53183*/       OPC_RecordChild0, // #0 = $src0
/*53184*/       OPC_RecordChild1, // #1 = $src1
/*53185*/       OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->53333
/*53189*/         OPC_Scope, 101, /*->53292*/ // 3 children in Scope
/*53191*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53193*/           OPC_EmitInteger, MVT::i32, 0, 
/*53196*/           OPC_EmitInteger, MVT::i32, 0, 
/*53199*/           OPC_EmitInteger, MVT::i32, 1, 
/*53202*/           OPC_EmitInteger, MVT::i32, 0, 
/*53205*/           OPC_EmitInteger, MVT::i32, 0, 
/*53208*/           OPC_EmitInteger, MVT::i32, 0, 
/*53211*/           OPC_EmitInteger, MVT::i32, 0, 
/*53214*/           OPC_EmitInteger, MVT::i32, 0, 
/*53217*/           OPC_EmitInteger, MVT::i32, 0, 
/*53220*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53232*/           OPC_EmitInteger, MVT::i32, 0, 
/*53235*/           OPC_EmitInteger, MVT::i32, 0, 
/*53238*/           OPC_EmitInteger, MVT::i32, 0, 
/*53241*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53253*/           OPC_EmitInteger, MVT::i32, 1, 
/*53256*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53259*/           OPC_EmitInteger, MVT::i32, 0, 
/*53262*/           OPC_EmitInteger, MVT::i32, 0, 
/*53265*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*53292*/         /*Scope*/ 19, /*->53312*/
/*53293*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53296*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53299*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53312*/         /*Scope*/ 19, /*->53332*/
/*53313*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53316*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53319*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53332*/         0, /*End of Scope*/
/*53333*/       /*SwitchType*/ 42, MVT::f64,// ->53377
/*53335*/         OPC_Scope, 19, /*->53356*/ // 2 children in Scope
/*53337*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53340*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53343*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53356*/         /*Scope*/ 19, /*->53376*/
/*53357*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53360*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53363*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53376*/         0, /*End of Scope*/
/*53377*/       0, // EndSwitchType
/*53378*/     0, /*End of Scope*/
/*53379*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::FSUB),// ->53441
/*53382*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53383*/     OPC_Scope, 32, /*->53417*/ // 2 children in Scope
/*53385*/       OPC_MoveChild, 1,
/*53387*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53390*/       OPC_CheckChild0Same, 0,
/*53392*/       OPC_MoveParent,
/*53393*/       OPC_CheckType, MVT::f32,
/*53395*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53397*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53400*/       OPC_EmitInteger, MVT::i1, 0, 
/*53403*/       OPC_EmitInteger, MVT::i32, 0, 
/*53406*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*53417*/     /*Scope*/ 22, /*->53440*/
/*53418*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*53419*/       OPC_CheckType, MVT::f32,
/*53421*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53424*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53427*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53440*/     0, /*End of Scope*/
/*53441*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::CLAMP),// ->53504
/*53444*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*53445*/     OPC_MoveChild, 1,
/*53447*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53450*/     OPC_CheckPredicate, 37, // Predicate_FP_ZERO
/*53452*/     OPC_MoveParent,
/*53453*/     OPC_MoveChild, 2,
/*53455*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53458*/     OPC_CheckPredicate, 36, // Predicate_FP_ONE
/*53460*/     OPC_MoveParent,
/*53461*/     OPC_CheckType, MVT::f32,
/*53463*/     OPC_Scope, 27, /*->53492*/ // 2 children in Scope
/*53465*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53467*/       OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*53470*/       OPC_EmitInteger, MVT::i32, 0, 
/*53473*/       OPC_EmitInteger, MVT::i32, 0, 
/*53476*/       OPC_EmitInteger, MVT::i1, 1, 
/*53479*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*53492*/     /*Scope*/ 10, /*->53503*/
/*53493*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53495*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*53503*/     0, /*End of Scope*/
/*53504*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->53555
/*53507*/     OPC_CaptureGlueInput,
/*53508*/     OPC_RecordChild0, // #0 = $src0
/*53509*/     OPC_MoveChild, 0,
/*53511*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53514*/     OPC_CheckType, MVT::i32,
/*53516*/     OPC_MoveParent,
/*53517*/     OPC_RecordChild1, // #1 = $attr_chan
/*53518*/     OPC_MoveChild, 1,
/*53520*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53523*/     OPC_CheckType, MVT::i32,
/*53525*/     OPC_MoveParent,
/*53526*/     OPC_RecordChild2, // #2 = $attr
/*53527*/     OPC_MoveChild, 2,
/*53529*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53532*/     OPC_CheckType, MVT::i32,
/*53534*/     OPC_MoveParent,
/*53535*/     OPC_CheckType, MVT::f32,
/*53537*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53539*/     OPC_EmitConvertToTarget, 0,
/*53541*/     OPC_EmitConvertToTarget, 1,
/*53543*/     OPC_EmitConvertToTarget, 2,
/*53545*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53555*/   /*SwitchOpcode*/ 97|128,1/*225*/, TARGET_VAL(ISD::FFLOOR),// ->53784
/*53559*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53560*/     OPC_SwitchType /*2 cases */, 4|128,1/*132*/, MVT::f64,// ->53696
/*53564*/       OPC_Scope, 114, /*->53680*/ // 2 children in Scope
/*53566*/         OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53568*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53571*/         OPC_EmitInteger, MVT::i32, 1, 
/*53574*/         OPC_EmitInteger, MVT::i32, 0, 
/*53577*/         OPC_EmitInteger, MVT::i1, 0, 
/*53580*/         OPC_EmitInteger, MVT::i32, 0, 
/*53583*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*53594*/         OPC_EmitInteger, MVT::i32, 0, 
/*53597*/         OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53608*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*53616*/         OPC_EmitInteger, MVT::i1, 0, 
/*53619*/         OPC_EmitInteger, MVT::i32, 0, 
/*53622*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      1/*#VTs*/, MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*53635*/         OPC_EmitInteger, MVT::i32, 0, 
/*53638*/         OPC_EmitInteger, MVT::i32, 3, 
/*53641*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*53651*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*53661*/         OPC_EmitInteger, MVT::i1, 0, 
/*53664*/         OPC_EmitInteger, MVT::i32, 0, 
/*53667*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*53680*/       /*Scope*/ 14, /*->53695*/
/*53681*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53684*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53695*/       0, /*End of Scope*/
/*53696*/     /*SwitchType*/ 85, MVT::f32,// ->53783
/*53698*/       OPC_Scope, 67, /*->53767*/ // 2 children in Scope
/*53700*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53702*/         OPC_EmitInteger, MVT::i32, 1, 
/*53705*/         OPC_EmitInteger, MVT::i32, 0, 
/*53708*/         OPC_EmitInteger, MVT::i32, 0, 
/*53711*/         OPC_EmitInteger, MVT::i32, 0, 
/*53714*/         OPC_EmitInteger, MVT::i32, 0, 
/*53717*/         OPC_EmitInteger, MVT::i32, 0, 
/*53720*/         OPC_EmitInteger, MVT::i32, 0, 
/*53723*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53735*/         OPC_EmitInteger, MVT::i32, 1, 
/*53738*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53741*/         OPC_EmitInteger, MVT::i32, 0, 
/*53744*/         OPC_EmitInteger, MVT::i32, 0, 
/*53747*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*53767*/       /*Scope*/ 14, /*->53782*/
/*53768*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53782*/       0, /*End of Scope*/
/*53783*/     0, // EndSwitchType
/*53784*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->53847
/*53787*/     OPC_CaptureGlueInput,
/*53788*/     OPC_RecordChild0, // #0 = $i
/*53789*/     OPC_CheckChild0Type, MVT::i32,
/*53791*/     OPC_RecordChild1, // #1 = $attr_chan
/*53792*/     OPC_MoveChild, 1,
/*53794*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53797*/     OPC_CheckType, MVT::i32,
/*53799*/     OPC_MoveParent,
/*53800*/     OPC_RecordChild2, // #2 = $attr
/*53801*/     OPC_MoveChild, 2,
/*53803*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53806*/     OPC_CheckType, MVT::i32,
/*53808*/     OPC_MoveParent,
/*53809*/     OPC_CheckType, MVT::f32,
/*53811*/     OPC_Scope, 16, /*->53829*/ // 2 children in Scope
/*53813*/       OPC_CheckPatternPredicate, 15, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53815*/       OPC_EmitConvertToTarget, 1,
/*53817*/       OPC_EmitConvertToTarget, 2,
/*53819*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53829*/     /*Scope*/ 16, /*->53846*/
/*53830*/       OPC_CheckPatternPredicate, 16, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53832*/       OPC_EmitConvertToTarget, 1,
/*53834*/       OPC_EmitConvertToTarget, 2,
/*53836*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53846*/     0, /*End of Scope*/
/*53847*/   /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->53894
/*53850*/     OPC_CaptureGlueInput,
/*53851*/     OPC_RecordChild0, // #0 = $src0
/*53852*/     OPC_CheckChild0Type, MVT::f32,
/*53854*/     OPC_RecordChild1, // #1 = $j
/*53855*/     OPC_CheckChild1Type, MVT::i32,
/*53857*/     OPC_RecordChild2, // #2 = $attr_chan
/*53858*/     OPC_MoveChild, 2,
/*53860*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53863*/     OPC_CheckType, MVT::i32,
/*53865*/     OPC_MoveParent,
/*53866*/     OPC_RecordChild3, // #3 = $attr
/*53867*/     OPC_MoveChild, 3,
/*53869*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53872*/     OPC_CheckType, MVT::i32,
/*53874*/     OPC_MoveParent,
/*53875*/     OPC_CheckType, MVT::f32,
/*53877*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53879*/     OPC_EmitConvertToTarget, 2,
/*53881*/     OPC_EmitConvertToTarget, 3,
/*53883*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53894*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FDIV),// ->54631
/*53898*/     OPC_Scope, 89|128,1/*217*/, /*->54118*/ // 2 children in Scope
/*53901*/       OPC_MoveChild, 0,
/*53903*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53906*/       OPC_CheckPredicate, 36, // Predicate_FP_ONE
/*53908*/       OPC_MoveParent,
/*53909*/       OPC_RecordChild1, // #0 = $src
/*53910*/       OPC_CheckType, MVT::f32,
/*53912*/       OPC_Scope, 67, /*->53981*/ // 3 children in Scope
/*53914*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*53916*/         OPC_EmitInteger, MVT::i32, 1, 
/*53919*/         OPC_EmitInteger, MVT::i32, 0, 
/*53922*/         OPC_EmitInteger, MVT::i32, 0, 
/*53925*/         OPC_EmitInteger, MVT::i32, 0, 
/*53928*/         OPC_EmitInteger, MVT::i32, 0, 
/*53931*/         OPC_EmitInteger, MVT::i32, 0, 
/*53934*/         OPC_EmitInteger, MVT::i32, 0, 
/*53937*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53949*/         OPC_EmitInteger, MVT::i32, 1, 
/*53952*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53955*/         OPC_EmitInteger, MVT::i32, 0, 
/*53958*/         OPC_EmitInteger, MVT::i32, 0, 
/*53961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*53981*/       /*Scope*/ 67, /*->54049*/
/*53982*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*53984*/         OPC_EmitInteger, MVT::i32, 1, 
/*53987*/         OPC_EmitInteger, MVT::i32, 0, 
/*53990*/         OPC_EmitInteger, MVT::i32, 0, 
/*53993*/         OPC_EmitInteger, MVT::i32, 0, 
/*53996*/         OPC_EmitInteger, MVT::i32, 0, 
/*53999*/         OPC_EmitInteger, MVT::i32, 0, 
/*54002*/         OPC_EmitInteger, MVT::i32, 0, 
/*54005*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54017*/         OPC_EmitInteger, MVT::i32, 1, 
/*54020*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54023*/         OPC_EmitInteger, MVT::i32, 0, 
/*54026*/         OPC_EmitInteger, MVT::i32, 0, 
/*54029*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*54049*/       /*Scope*/ 67, /*->54117*/
/*54050*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*54052*/         OPC_EmitInteger, MVT::i32, 1, 
/*54055*/         OPC_EmitInteger, MVT::i32, 0, 
/*54058*/         OPC_EmitInteger, MVT::i32, 0, 
/*54061*/         OPC_EmitInteger, MVT::i32, 0, 
/*54064*/         OPC_EmitInteger, MVT::i32, 0, 
/*54067*/         OPC_EmitInteger, MVT::i32, 0, 
/*54070*/         OPC_EmitInteger, MVT::i32, 0, 
/*54073*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54085*/         OPC_EmitInteger, MVT::i32, 1, 
/*54088*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54091*/         OPC_EmitInteger, MVT::i32, 0, 
/*54094*/         OPC_EmitInteger, MVT::i32, 0, 
/*54097*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*54117*/       0, /*End of Scope*/
/*54118*/     /*Scope*/ 126|128,3/*510*/, /*->54630*/
/*54120*/       OPC_RecordChild0, // #0 = $src0
/*54121*/       OPC_RecordChild1, // #1 = $src1
/*54122*/       OPC_CheckType, MVT::f32,
/*54124*/       OPC_Scope, 38|128,1/*166*/, /*->54293*/ // 3 children in Scope
/*54127*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54129*/         OPC_EmitInteger, MVT::i32, 0, 
/*54132*/         OPC_EmitInteger, MVT::i32, 0, 
/*54135*/         OPC_EmitInteger, MVT::i32, 1, 
/*54138*/         OPC_EmitInteger, MVT::i32, 0, 
/*54141*/         OPC_EmitInteger, MVT::i32, 0, 
/*54144*/         OPC_EmitInteger, MVT::i32, 0, 
/*54147*/         OPC_EmitInteger, MVT::i32, 0, 
/*54150*/         OPC_EmitInteger, MVT::i32, 0, 
/*54153*/         OPC_EmitInteger, MVT::i32, 0, 
/*54156*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54168*/         OPC_EmitInteger, MVT::i32, 1, 
/*54171*/         OPC_EmitInteger, MVT::i32, 0, 
/*54174*/         OPC_EmitInteger, MVT::i32, 0, 
/*54177*/         OPC_EmitInteger, MVT::i32, 0, 
/*54180*/         OPC_EmitInteger, MVT::i32, 0, 
/*54183*/         OPC_EmitInteger, MVT::i32, 0, 
/*54186*/         OPC_EmitInteger, MVT::i32, 0, 
/*54189*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54201*/         OPC_EmitInteger, MVT::i32, 1, 
/*54204*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54207*/         OPC_EmitInteger, MVT::i32, 0, 
/*54210*/         OPC_EmitInteger, MVT::i32, 0, 
/*54213*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54233*/         OPC_EmitInteger, MVT::i32, 0, 
/*54236*/         OPC_EmitInteger, MVT::i32, 0, 
/*54239*/         OPC_EmitInteger, MVT::i32, 0, 
/*54242*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54254*/         OPC_EmitInteger, MVT::i32, 1, 
/*54257*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54260*/         OPC_EmitInteger, MVT::i32, 0, 
/*54263*/         OPC_EmitInteger, MVT::i32, 0, 
/*54266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*54293*/       /*Scope*/ 38|128,1/*166*/, /*->54461*/
/*54295*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54297*/         OPC_EmitInteger, MVT::i32, 0, 
/*54300*/         OPC_EmitInteger, MVT::i32, 0, 
/*54303*/         OPC_EmitInteger, MVT::i32, 1, 
/*54306*/         OPC_EmitInteger, MVT::i32, 0, 
/*54309*/         OPC_EmitInteger, MVT::i32, 0, 
/*54312*/         OPC_EmitInteger, MVT::i32, 0, 
/*54315*/         OPC_EmitInteger, MVT::i32, 0, 
/*54318*/         OPC_EmitInteger, MVT::i32, 0, 
/*54321*/         OPC_EmitInteger, MVT::i32, 0, 
/*54324*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54336*/         OPC_EmitInteger, MVT::i32, 1, 
/*54339*/         OPC_EmitInteger, MVT::i32, 0, 
/*54342*/         OPC_EmitInteger, MVT::i32, 0, 
/*54345*/         OPC_EmitInteger, MVT::i32, 0, 
/*54348*/         OPC_EmitInteger, MVT::i32, 0, 
/*54351*/         OPC_EmitInteger, MVT::i32, 0, 
/*54354*/         OPC_EmitInteger, MVT::i32, 0, 
/*54357*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54369*/         OPC_EmitInteger, MVT::i32, 1, 
/*54372*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54375*/         OPC_EmitInteger, MVT::i32, 0, 
/*54378*/         OPC_EmitInteger, MVT::i32, 0, 
/*54381*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54401*/         OPC_EmitInteger, MVT::i32, 0, 
/*54404*/         OPC_EmitInteger, MVT::i32, 0, 
/*54407*/         OPC_EmitInteger, MVT::i32, 0, 
/*54410*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54422*/         OPC_EmitInteger, MVT::i32, 1, 
/*54425*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54428*/         OPC_EmitInteger, MVT::i32, 0, 
/*54431*/         OPC_EmitInteger, MVT::i32, 0, 
/*54434*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*54461*/       /*Scope*/ 38|128,1/*166*/, /*->54629*/
/*54463*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*54465*/         OPC_EmitInteger, MVT::i32, 0, 
/*54468*/         OPC_EmitInteger, MVT::i32, 0, 
/*54471*/         OPC_EmitInteger, MVT::i32, 1, 
/*54474*/         OPC_EmitInteger, MVT::i32, 0, 
/*54477*/         OPC_EmitInteger, MVT::i32, 0, 
/*54480*/         OPC_EmitInteger, MVT::i32, 0, 
/*54483*/         OPC_EmitInteger, MVT::i32, 0, 
/*54486*/         OPC_EmitInteger, MVT::i32, 0, 
/*54489*/         OPC_EmitInteger, MVT::i32, 0, 
/*54492*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54504*/         OPC_EmitInteger, MVT::i32, 1, 
/*54507*/         OPC_EmitInteger, MVT::i32, 0, 
/*54510*/         OPC_EmitInteger, MVT::i32, 0, 
/*54513*/         OPC_EmitInteger, MVT::i32, 0, 
/*54516*/         OPC_EmitInteger, MVT::i32, 0, 
/*54519*/         OPC_EmitInteger, MVT::i32, 0, 
/*54522*/         OPC_EmitInteger, MVT::i32, 0, 
/*54525*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54537*/         OPC_EmitInteger, MVT::i32, 1, 
/*54540*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54543*/         OPC_EmitInteger, MVT::i32, 0, 
/*54546*/         OPC_EmitInteger, MVT::i32, 0, 
/*54549*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54569*/         OPC_EmitInteger, MVT::i32, 0, 
/*54572*/         OPC_EmitInteger, MVT::i32, 0, 
/*54575*/         OPC_EmitInteger, MVT::i32, 0, 
/*54578*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54590*/         OPC_EmitInteger, MVT::i32, 1, 
/*54593*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54596*/         OPC_EmitInteger, MVT::i32, 0, 
/*54599*/         OPC_EmitInteger, MVT::i32, 0, 
/*54602*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*54629*/       0, /*End of Scope*/
/*54630*/     0, /*End of Scope*/
/*54631*/   /*SwitchOpcode*/ 106|128,3/*490*/, TARGET_VAL(AMDGPUISD::RCP),// ->55125
/*54635*/     OPC_Scope, 113|128,1/*241*/, /*->54879*/ // 2 children in Scope
/*54638*/       OPC_MoveChild, 0,
/*54640*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*54643*/       OPC_RecordChild0, // #0 = $src
/*54644*/       OPC_MoveParent,
/*54645*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->54866
/*54649*/         OPC_Scope, 67, /*->54718*/ // 4 children in Scope
/*54651*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54653*/           OPC_EmitInteger, MVT::i32, 1, 
/*54656*/           OPC_EmitInteger, MVT::i32, 0, 
/*54659*/           OPC_EmitInteger, MVT::i32, 0, 
/*54662*/           OPC_EmitInteger, MVT::i32, 0, 
/*54665*/           OPC_EmitInteger, MVT::i32, 0, 
/*54668*/           OPC_EmitInteger, MVT::i32, 0, 
/*54671*/           OPC_EmitInteger, MVT::i32, 0, 
/*54674*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54686*/           OPC_EmitInteger, MVT::i32, 1, 
/*54689*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54692*/           OPC_EmitInteger, MVT::i32, 0, 
/*54695*/           OPC_EmitInteger, MVT::i32, 0, 
/*54698*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*54718*/         /*Scope*/ 67, /*->54786*/
/*54719*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54721*/           OPC_EmitInteger, MVT::i32, 1, 
/*54724*/           OPC_EmitInteger, MVT::i32, 0, 
/*54727*/           OPC_EmitInteger, MVT::i32, 0, 
/*54730*/           OPC_EmitInteger, MVT::i32, 0, 
/*54733*/           OPC_EmitInteger, MVT::i32, 0, 
/*54736*/           OPC_EmitInteger, MVT::i32, 0, 
/*54739*/           OPC_EmitInteger, MVT::i32, 0, 
/*54742*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54754*/           OPC_EmitInteger, MVT::i32, 1, 
/*54757*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54760*/           OPC_EmitInteger, MVT::i32, 0, 
/*54763*/           OPC_EmitInteger, MVT::i32, 0, 
/*54766*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*54786*/         /*Scope*/ 67, /*->54854*/
/*54787*/           OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*54789*/           OPC_EmitInteger, MVT::i32, 1, 
/*54792*/           OPC_EmitInteger, MVT::i32, 0, 
/*54795*/           OPC_EmitInteger, MVT::i32, 0, 
/*54798*/           OPC_EmitInteger, MVT::i32, 0, 
/*54801*/           OPC_EmitInteger, MVT::i32, 0, 
/*54804*/           OPC_EmitInteger, MVT::i32, 0, 
/*54807*/           OPC_EmitInteger, MVT::i32, 0, 
/*54810*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54822*/           OPC_EmitInteger, MVT::i32, 1, 
/*54825*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54828*/           OPC_EmitInteger, MVT::i32, 0, 
/*54831*/           OPC_EmitInteger, MVT::i32, 0, 
/*54834*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*54854*/         /*Scope*/ 10, /*->54865*/
/*54855*/           OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*54857*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*54865*/         0, /*End of Scope*/
/*54866*/       /*SwitchType*/ 10, MVT::f64,// ->54878
/*54868*/         OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*54870*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*54878*/       0, // EndSwitchType
/*54879*/     /*Scope*/ 115|128,1/*243*/, /*->55124*/
/*54881*/       OPC_RecordChild0, // #0 = $src0
/*54882*/       OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->55107
/*54886*/         OPC_Scope, 67, /*->54955*/ // 4 children in Scope
/*54888*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54890*/           OPC_EmitInteger, MVT::i32, 1, 
/*54893*/           OPC_EmitInteger, MVT::i32, 0, 
/*54896*/           OPC_EmitInteger, MVT::i32, 0, 
/*54899*/           OPC_EmitInteger, MVT::i32, 0, 
/*54902*/           OPC_EmitInteger, MVT::i32, 0, 
/*54905*/           OPC_EmitInteger, MVT::i32, 0, 
/*54908*/           OPC_EmitInteger, MVT::i32, 0, 
/*54911*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54923*/           OPC_EmitInteger, MVT::i32, 1, 
/*54926*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54929*/           OPC_EmitInteger, MVT::i32, 0, 
/*54932*/           OPC_EmitInteger, MVT::i32, 0, 
/*54935*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*54955*/         /*Scope*/ 67, /*->55023*/
/*54956*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54958*/           OPC_EmitInteger, MVT::i32, 1, 
/*54961*/           OPC_EmitInteger, MVT::i32, 0, 
/*54964*/           OPC_EmitInteger, MVT::i32, 0, 
/*54967*/           OPC_EmitInteger, MVT::i32, 0, 
/*54970*/           OPC_EmitInteger, MVT::i32, 0, 
/*54973*/           OPC_EmitInteger, MVT::i32, 0, 
/*54976*/           OPC_EmitInteger, MVT::i32, 0, 
/*54979*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54991*/           OPC_EmitInteger, MVT::i32, 1, 
/*54994*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54997*/           OPC_EmitInteger, MVT::i32, 0, 
/*55000*/           OPC_EmitInteger, MVT::i32, 0, 
/*55003*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*55023*/         /*Scope*/ 67, /*->55091*/
/*55024*/           OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*55026*/           OPC_EmitInteger, MVT::i32, 1, 
/*55029*/           OPC_EmitInteger, MVT::i32, 0, 
/*55032*/           OPC_EmitInteger, MVT::i32, 0, 
/*55035*/           OPC_EmitInteger, MVT::i32, 0, 
/*55038*/           OPC_EmitInteger, MVT::i32, 0, 
/*55041*/           OPC_EmitInteger, MVT::i32, 0, 
/*55044*/           OPC_EmitInteger, MVT::i32, 0, 
/*55047*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55059*/           OPC_EmitInteger, MVT::i32, 1, 
/*55062*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55065*/           OPC_EmitInteger, MVT::i32, 0, 
/*55068*/           OPC_EmitInteger, MVT::i32, 0, 
/*55071*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*55091*/         /*Scope*/ 14, /*->55106*/
/*55092*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55095*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55106*/         0, /*End of Scope*/
/*55107*/       /*SwitchType*/ 14, MVT::f64,// ->55123
/*55109*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55112*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55123*/       0, // EndSwitchType
/*55124*/     0, /*End of Scope*/
/*55125*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FNEG),// ->55353
/*55129*/     OPC_Scope, 102, /*->55233*/ // 2 children in Scope
/*55131*/       OPC_MoveChild, 0,
/*55133*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*55136*/       OPC_RecordChild0, // #0 = $src
/*55137*/       OPC_MoveParent,
/*55138*/       OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->55159
/*55141*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55143*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55150*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32 ?:f32:$src, 2147483648:i32)
/*55159*/       /*SwitchType*/ 71, MVT::f64,// ->55232
/*55161*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55163*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55166*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55169*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55178*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55181*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55184*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55193*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55200*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55208*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55217*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55220*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55232*/       0, // EndSwitchType
/*55233*/     /*Scope*/ 118, /*->55352*/
/*55234*/       OPC_RecordChild0, // #0 = $src
/*55235*/       OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->55278
/*55238*/         OPC_Scope, 26, /*->55266*/ // 2 children in Scope
/*55240*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55242*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55249*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55257*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55266*/         /*Scope*/ 10, /*->55277*/
/*55267*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55269*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*55277*/         0, /*End of Scope*/
/*55278*/       /*SwitchType*/ 71, MVT::f64,// ->55351
/*55280*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55282*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55285*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55288*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55297*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55300*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55303*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55312*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55319*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55327*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55336*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55339*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55351*/       0, // EndSwitchType
/*55352*/     0, /*End of Scope*/
/*55353*/   /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ConstantFP),// ->55428
/*55356*/     OPC_RecordNode, // #0 = $imm
/*55357*/     OPC_SwitchType /*2 cases */, 48, MVT::f32,// ->55408
/*55360*/       OPC_Scope, 15, /*->55377*/ // 2 children in Scope
/*55362*/         OPC_CheckPredicate, 70, // Predicate_anonymous_1490
/*55364*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55366*/         OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*55369*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1490>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55377*/       /*Scope*/ 29, /*->55407*/
/*55378*/         OPC_Scope, 13, /*->55393*/ // 2 children in Scope
/*55380*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55382*/           OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*55385*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55393*/         /*Scope*/ 12, /*->55406*/
/*55394*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55396*/           OPC_EmitConvertToTarget, 0,
/*55398*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$val - Complexity = 3
                    // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*55406*/         0, /*End of Scope*/
/*55407*/       0, /*End of Scope*/
/*55408*/     /*SwitchType*/ 17, MVT::f64,// ->55427
/*55410*/       OPC_CheckPredicate, 71, // Predicate_anonymous_1498
/*55412*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55414*/       OPC_EmitConvertToTarget, 0,
/*55416*/       OPC_EmitNodeXForm, 7, 1, // bitcast_fpimm_to_i64
/*55419*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1498>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1499>>:$imm))
/*55427*/     0, // EndSwitchType
/*55428*/   /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::FMUL),// ->55627
/*55432*/     OPC_RecordChild0, // #0 = $src0
/*55433*/     OPC_RecordChild1, // #1 = $src1
/*55434*/     OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->55582
/*55438*/       OPC_Scope, 101, /*->55541*/ // 3 children in Scope
/*55440*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55442*/         OPC_EmitInteger, MVT::i32, 0, 
/*55445*/         OPC_EmitInteger, MVT::i32, 0, 
/*55448*/         OPC_EmitInteger, MVT::i32, 1, 
/*55451*/         OPC_EmitInteger, MVT::i32, 0, 
/*55454*/         OPC_EmitInteger, MVT::i32, 0, 
/*55457*/         OPC_EmitInteger, MVT::i32, 0, 
/*55460*/         OPC_EmitInteger, MVT::i32, 0, 
/*55463*/         OPC_EmitInteger, MVT::i32, 0, 
/*55466*/         OPC_EmitInteger, MVT::i32, 0, 
/*55469*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55481*/         OPC_EmitInteger, MVT::i32, 0, 
/*55484*/         OPC_EmitInteger, MVT::i32, 0, 
/*55487*/         OPC_EmitInteger, MVT::i32, 0, 
/*55490*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55502*/         OPC_EmitInteger, MVT::i32, 1, 
/*55505*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55508*/         OPC_EmitInteger, MVT::i32, 0, 
/*55511*/         OPC_EmitInteger, MVT::i32, 0, 
/*55514*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55541*/       /*Scope*/ 19, /*->55561*/
/*55542*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55545*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55548*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55561*/       /*Scope*/ 19, /*->55581*/
/*55562*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55565*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55568*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55581*/       0, /*End of Scope*/
/*55582*/     /*SwitchType*/ 42, MVT::f64,// ->55626
/*55584*/       OPC_Scope, 19, /*->55605*/ // 2 children in Scope
/*55586*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55589*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55592*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55605*/       /*Scope*/ 19, /*->55625*/
/*55606*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55609*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55612*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55625*/       0, /*End of Scope*/
/*55626*/     0, // EndSwitchType
/*55627*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->55759
/*55631*/     OPC_RecordChild0, // #0 = $src0
/*55632*/     OPC_RecordChild1, // #1 = $src1
/*55633*/     OPC_CheckType, MVT::f32,
/*55635*/     OPC_Scope, 101, /*->55738*/ // 2 children in Scope
/*55637*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55639*/       OPC_EmitInteger, MVT::i32, 0, 
/*55642*/       OPC_EmitInteger, MVT::i32, 0, 
/*55645*/       OPC_EmitInteger, MVT::i32, 1, 
/*55648*/       OPC_EmitInteger, MVT::i32, 0, 
/*55651*/       OPC_EmitInteger, MVT::i32, 0, 
/*55654*/       OPC_EmitInteger, MVT::i32, 0, 
/*55657*/       OPC_EmitInteger, MVT::i32, 0, 
/*55660*/       OPC_EmitInteger, MVT::i32, 0, 
/*55663*/       OPC_EmitInteger, MVT::i32, 0, 
/*55666*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55678*/       OPC_EmitInteger, MVT::i32, 0, 
/*55681*/       OPC_EmitInteger, MVT::i32, 0, 
/*55684*/       OPC_EmitInteger, MVT::i32, 0, 
/*55687*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55699*/       OPC_EmitInteger, MVT::i32, 1, 
/*55702*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55705*/       OPC_EmitInteger, MVT::i32, 0, 
/*55708*/       OPC_EmitInteger, MVT::i32, 0, 
/*55711*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55738*/     /*Scope*/ 19, /*->55758*/
/*55739*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55742*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55745*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55758*/     0, /*End of Scope*/
/*55759*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->55891
/*55763*/     OPC_RecordChild0, // #0 = $src0
/*55764*/     OPC_RecordChild1, // #1 = $src1
/*55765*/     OPC_CheckType, MVT::f32,
/*55767*/     OPC_Scope, 101, /*->55870*/ // 2 children in Scope
/*55769*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55771*/       OPC_EmitInteger, MVT::i32, 0, 
/*55774*/       OPC_EmitInteger, MVT::i32, 0, 
/*55777*/       OPC_EmitInteger, MVT::i32, 1, 
/*55780*/       OPC_EmitInteger, MVT::i32, 0, 
/*55783*/       OPC_EmitInteger, MVT::i32, 0, 
/*55786*/       OPC_EmitInteger, MVT::i32, 0, 
/*55789*/       OPC_EmitInteger, MVT::i32, 0, 
/*55792*/       OPC_EmitInteger, MVT::i32, 0, 
/*55795*/       OPC_EmitInteger, MVT::i32, 0, 
/*55798*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55810*/       OPC_EmitInteger, MVT::i32, 0, 
/*55813*/       OPC_EmitInteger, MVT::i32, 0, 
/*55816*/       OPC_EmitInteger, MVT::i32, 0, 
/*55819*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55831*/       OPC_EmitInteger, MVT::i32, 1, 
/*55834*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55837*/       OPC_EmitInteger, MVT::i32, 0, 
/*55840*/       OPC_EmitInteger, MVT::i32, 0, 
/*55843*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55870*/     /*Scope*/ 19, /*->55890*/
/*55871*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55874*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55877*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55890*/     0, /*End of Scope*/
/*55891*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMAXNUM),// ->56046
/*55895*/     OPC_RecordChild0, // #0 = $src0
/*55896*/     OPC_RecordChild1, // #1 = $src1
/*55897*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56024
/*55900*/       OPC_Scope, 101, /*->56003*/ // 2 children in Scope
/*55902*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55904*/         OPC_EmitInteger, MVT::i32, 0, 
/*55907*/         OPC_EmitInteger, MVT::i32, 0, 
/*55910*/         OPC_EmitInteger, MVT::i32, 1, 
/*55913*/         OPC_EmitInteger, MVT::i32, 0, 
/*55916*/         OPC_EmitInteger, MVT::i32, 0, 
/*55919*/         OPC_EmitInteger, MVT::i32, 0, 
/*55922*/         OPC_EmitInteger, MVT::i32, 0, 
/*55925*/         OPC_EmitInteger, MVT::i32, 0, 
/*55928*/         OPC_EmitInteger, MVT::i32, 0, 
/*55931*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55943*/         OPC_EmitInteger, MVT::i32, 0, 
/*55946*/         OPC_EmitInteger, MVT::i32, 0, 
/*55949*/         OPC_EmitInteger, MVT::i32, 0, 
/*55952*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55964*/         OPC_EmitInteger, MVT::i32, 1, 
/*55967*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55970*/         OPC_EmitInteger, MVT::i32, 0, 
/*55973*/         OPC_EmitInteger, MVT::i32, 0, 
/*55976*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56003*/       /*Scope*/ 19, /*->56023*/
/*56004*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56007*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56010*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56023*/       0, /*End of Scope*/
/*56024*/     /*SwitchType*/ 19, MVT::f64,// ->56045
/*56026*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56029*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56032*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56045*/     0, // EndSwitchType
/*56046*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMINNUM),// ->56201
/*56050*/     OPC_RecordChild0, // #0 = $src0
/*56051*/     OPC_RecordChild1, // #1 = $src1
/*56052*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56179
/*56055*/       OPC_Scope, 101, /*->56158*/ // 2 children in Scope
/*56057*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56059*/         OPC_EmitInteger, MVT::i32, 0, 
/*56062*/         OPC_EmitInteger, MVT::i32, 0, 
/*56065*/         OPC_EmitInteger, MVT::i32, 1, 
/*56068*/         OPC_EmitInteger, MVT::i32, 0, 
/*56071*/         OPC_EmitInteger, MVT::i32, 0, 
/*56074*/         OPC_EmitInteger, MVT::i32, 0, 
/*56077*/         OPC_EmitInteger, MVT::i32, 0, 
/*56080*/         OPC_EmitInteger, MVT::i32, 0, 
/*56083*/         OPC_EmitInteger, MVT::i32, 0, 
/*56086*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56098*/         OPC_EmitInteger, MVT::i32, 0, 
/*56101*/         OPC_EmitInteger, MVT::i32, 0, 
/*56104*/         OPC_EmitInteger, MVT::i32, 0, 
/*56107*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56119*/         OPC_EmitInteger, MVT::i32, 1, 
/*56122*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56125*/         OPC_EmitInteger, MVT::i32, 0, 
/*56128*/         OPC_EmitInteger, MVT::i32, 0, 
/*56131*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56158*/       /*Scope*/ 19, /*->56178*/
/*56159*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56162*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56165*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56178*/       0, /*End of Scope*/
/*56179*/     /*SwitchType*/ 19, MVT::f64,// ->56200
/*56181*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56184*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56187*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56200*/     0, // EndSwitchType
/*56201*/   /*SwitchOpcode*/ 88, TARGET_VAL(AMDGPUISD::FRACT),// ->56292
/*56204*/     OPC_RecordChild0, // #0 = $src0
/*56205*/     OPC_CheckType, MVT::f32,
/*56207*/     OPC_Scope, 67, /*->56276*/ // 2 children in Scope
/*56209*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56211*/       OPC_EmitInteger, MVT::i32, 1, 
/*56214*/       OPC_EmitInteger, MVT::i32, 0, 
/*56217*/       OPC_EmitInteger, MVT::i32, 0, 
/*56220*/       OPC_EmitInteger, MVT::i32, 0, 
/*56223*/       OPC_EmitInteger, MVT::i32, 0, 
/*56226*/       OPC_EmitInteger, MVT::i32, 0, 
/*56229*/       OPC_EmitInteger, MVT::i32, 0, 
/*56232*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56244*/       OPC_EmitInteger, MVT::i32, 1, 
/*56247*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56250*/       OPC_EmitInteger, MVT::i32, 0, 
/*56253*/       OPC_EmitInteger, MVT::i32, 0, 
/*56256*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*56276*/     /*Scope*/ 14, /*->56291*/
/*56277*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56280*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56291*/     0, /*End of Scope*/
/*56292*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FTRUNC),// ->56401
/*56295*/     OPC_RecordChild0, // #0 = $src0
/*56296*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56384
/*56299*/       OPC_Scope, 67, /*->56368*/ // 2 children in Scope
/*56301*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56303*/         OPC_EmitInteger, MVT::i32, 1, 
/*56306*/         OPC_EmitInteger, MVT::i32, 0, 
/*56309*/         OPC_EmitInteger, MVT::i32, 0, 
/*56312*/         OPC_EmitInteger, MVT::i32, 0, 
/*56315*/         OPC_EmitInteger, MVT::i32, 0, 
/*56318*/         OPC_EmitInteger, MVT::i32, 0, 
/*56321*/         OPC_EmitInteger, MVT::i32, 0, 
/*56324*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56336*/         OPC_EmitInteger, MVT::i32, 1, 
/*56339*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56342*/         OPC_EmitInteger, MVT::i32, 0, 
/*56345*/         OPC_EmitInteger, MVT::i32, 0, 
/*56348*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*56368*/       /*Scope*/ 14, /*->56383*/
/*56369*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56372*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56383*/       0, /*End of Scope*/
/*56384*/     /*SwitchType*/ 14, MVT::f64,// ->56400
/*56386*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56389*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56400*/     0, // EndSwitchType
/*56401*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FCEIL),// ->56510
/*56404*/     OPC_RecordChild0, // #0 = $src0
/*56405*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56493
/*56408*/       OPC_Scope, 67, /*->56477*/ // 2 children in Scope
/*56410*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56412*/         OPC_EmitInteger, MVT::i32, 1, 
/*56415*/         OPC_EmitInteger, MVT::i32, 0, 
/*56418*/         OPC_EmitInteger, MVT::i32, 0, 
/*56421*/         OPC_EmitInteger, MVT::i32, 0, 
/*56424*/         OPC_EmitInteger, MVT::i32, 0, 
/*56427*/         OPC_EmitInteger, MVT::i32, 0, 
/*56430*/         OPC_EmitInteger, MVT::i32, 0, 
/*56433*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56445*/         OPC_EmitInteger, MVT::i32, 1, 
/*56448*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56451*/         OPC_EmitInteger, MVT::i32, 0, 
/*56454*/         OPC_EmitInteger, MVT::i32, 0, 
/*56457*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*56477*/       /*Scope*/ 14, /*->56492*/
/*56478*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56481*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56492*/       0, /*End of Scope*/
/*56493*/     /*SwitchType*/ 14, MVT::f64,// ->56509
/*56495*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56498*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56509*/     0, // EndSwitchType
/*56510*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FRINT),// ->56619
/*56513*/     OPC_RecordChild0, // #0 = $src0
/*56514*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56602
/*56517*/       OPC_Scope, 67, /*->56586*/ // 2 children in Scope
/*56519*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56521*/         OPC_EmitInteger, MVT::i32, 1, 
/*56524*/         OPC_EmitInteger, MVT::i32, 0, 
/*56527*/         OPC_EmitInteger, MVT::i32, 0, 
/*56530*/         OPC_EmitInteger, MVT::i32, 0, 
/*56533*/         OPC_EmitInteger, MVT::i32, 0, 
/*56536*/         OPC_EmitInteger, MVT::i32, 0, 
/*56539*/         OPC_EmitInteger, MVT::i32, 0, 
/*56542*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56554*/         OPC_EmitInteger, MVT::i32, 1, 
/*56557*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56560*/         OPC_EmitInteger, MVT::i32, 0, 
/*56563*/         OPC_EmitInteger, MVT::i32, 0, 
/*56566*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*56586*/       /*Scope*/ 14, /*->56601*/
/*56587*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56590*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56601*/       0, /*End of Scope*/
/*56602*/     /*SwitchType*/ 14, MVT::f64,// ->56618
/*56604*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56607*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56618*/     0, // EndSwitchType
/*56619*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->56970
/*56623*/     OPC_RecordChild0, // #0 = $src0_X
/*56624*/     OPC_RecordChild1, // #1 = $src1_X
/*56625*/     OPC_RecordChild2, // #2 = $src0_Y
/*56626*/     OPC_RecordChild3, // #3 = $src1_Y
/*56627*/     OPC_RecordChild4, // #4 = $src0_Z
/*56628*/     OPC_RecordChild5, // #5 = $src1_Z
/*56629*/     OPC_RecordChild6, // #6 = $src0_W
/*56630*/     OPC_RecordChild7, // #7 = $src1_W
/*56631*/     OPC_CheckType, MVT::f32,
/*56633*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56635*/     OPC_EmitInteger, MVT::i32, 0, 
/*56638*/     OPC_EmitInteger, MVT::i32, 0, 
/*56641*/     OPC_EmitInteger, MVT::i32, 1, 
/*56644*/     OPC_EmitInteger, MVT::i32, 0, 
/*56647*/     OPC_EmitInteger, MVT::i32, 0, 
/*56650*/     OPC_EmitInteger, MVT::i32, 0, 
/*56653*/     OPC_EmitInteger, MVT::i32, 0, 
/*56656*/     OPC_EmitInteger, MVT::i32, 0, 
/*56659*/     OPC_EmitInteger, MVT::i32, 0, 
/*56662*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56674*/     OPC_EmitInteger, MVT::i32, 0, 
/*56677*/     OPC_EmitInteger, MVT::i32, 0, 
/*56680*/     OPC_EmitInteger, MVT::i32, 0, 
/*56683*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56695*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56698*/     OPC_EmitInteger, MVT::i32, 0, 
/*56701*/     OPC_EmitInteger, MVT::i32, 0, 
/*56704*/     OPC_EmitInteger, MVT::i32, 1, 
/*56707*/     OPC_EmitInteger, MVT::i32, 0, 
/*56710*/     OPC_EmitInteger, MVT::i32, 0, 
/*56713*/     OPC_EmitInteger, MVT::i32, 0, 
/*56716*/     OPC_EmitInteger, MVT::i32, 0, 
/*56719*/     OPC_EmitInteger, MVT::i32, 0, 
/*56722*/     OPC_EmitInteger, MVT::i32, 0, 
/*56725*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56737*/     OPC_EmitInteger, MVT::i32, 0, 
/*56740*/     OPC_EmitInteger, MVT::i32, 0, 
/*56743*/     OPC_EmitInteger, MVT::i32, 0, 
/*56746*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56758*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56761*/     OPC_EmitInteger, MVT::i32, 0, 
/*56764*/     OPC_EmitInteger, MVT::i32, 0, 
/*56767*/     OPC_EmitInteger, MVT::i32, 1, 
/*56770*/     OPC_EmitInteger, MVT::i32, 0, 
/*56773*/     OPC_EmitInteger, MVT::i32, 0, 
/*56776*/     OPC_EmitInteger, MVT::i32, 0, 
/*56779*/     OPC_EmitInteger, MVT::i32, 0, 
/*56782*/     OPC_EmitInteger, MVT::i32, 0, 
/*56785*/     OPC_EmitInteger, MVT::i32, 0, 
/*56788*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56800*/     OPC_EmitInteger, MVT::i32, 0, 
/*56803*/     OPC_EmitInteger, MVT::i32, 0, 
/*56806*/     OPC_EmitInteger, MVT::i32, 0, 
/*56809*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56821*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56824*/     OPC_EmitInteger, MVT::i32, 0, 
/*56827*/     OPC_EmitInteger, MVT::i32, 0, 
/*56830*/     OPC_EmitInteger, MVT::i32, 1, 
/*56833*/     OPC_EmitInteger, MVT::i32, 0, 
/*56836*/     OPC_EmitInteger, MVT::i32, 0, 
/*56839*/     OPC_EmitInteger, MVT::i32, 0, 
/*56842*/     OPC_EmitInteger, MVT::i32, 0, 
/*56845*/     OPC_EmitInteger, MVT::i32, 0, 
/*56848*/     OPC_EmitInteger, MVT::i32, 0, 
/*56851*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56863*/     OPC_EmitInteger, MVT::i32, 0, 
/*56866*/     OPC_EmitInteger, MVT::i32, 0, 
/*56869*/     OPC_EmitInteger, MVT::i32, 0, 
/*56872*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56884*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56887*/     OPC_EmitInteger, MVT::i32, 0, 
/*56890*/     OPC_EmitInteger, MVT::i32, 0, 
/*56893*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*56970*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FEXP2),// ->57198
/*56974*/     OPC_RecordChild0, // #0 = $src0
/*56975*/     OPC_CheckType, MVT::f32,
/*56977*/     OPC_Scope, 67, /*->57046*/ // 4 children in Scope
/*56979*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*56981*/       OPC_EmitInteger, MVT::i32, 1, 
/*56984*/       OPC_EmitInteger, MVT::i32, 0, 
/*56987*/       OPC_EmitInteger, MVT::i32, 0, 
/*56990*/       OPC_EmitInteger, MVT::i32, 0, 
/*56993*/       OPC_EmitInteger, MVT::i32, 0, 
/*56996*/       OPC_EmitInteger, MVT::i32, 0, 
/*56999*/       OPC_EmitInteger, MVT::i32, 0, 
/*57002*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57014*/       OPC_EmitInteger, MVT::i32, 1, 
/*57017*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57020*/       OPC_EmitInteger, MVT::i32, 0, 
/*57023*/       OPC_EmitInteger, MVT::i32, 0, 
/*57026*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57046*/     /*Scope*/ 67, /*->57114*/
/*57047*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57049*/       OPC_EmitInteger, MVT::i32, 1, 
/*57052*/       OPC_EmitInteger, MVT::i32, 0, 
/*57055*/       OPC_EmitInteger, MVT::i32, 0, 
/*57058*/       OPC_EmitInteger, MVT::i32, 0, 
/*57061*/       OPC_EmitInteger, MVT::i32, 0, 
/*57064*/       OPC_EmitInteger, MVT::i32, 0, 
/*57067*/       OPC_EmitInteger, MVT::i32, 0, 
/*57070*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57082*/       OPC_EmitInteger, MVT::i32, 1, 
/*57085*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57088*/       OPC_EmitInteger, MVT::i32, 0, 
/*57091*/       OPC_EmitInteger, MVT::i32, 0, 
/*57094*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57114*/     /*Scope*/ 67, /*->57182*/
/*57115*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*57117*/       OPC_EmitInteger, MVT::i32, 1, 
/*57120*/       OPC_EmitInteger, MVT::i32, 0, 
/*57123*/       OPC_EmitInteger, MVT::i32, 0, 
/*57126*/       OPC_EmitInteger, MVT::i32, 0, 
/*57129*/       OPC_EmitInteger, MVT::i32, 0, 
/*57132*/       OPC_EmitInteger, MVT::i32, 0, 
/*57135*/       OPC_EmitInteger, MVT::i32, 0, 
/*57138*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57150*/       OPC_EmitInteger, MVT::i32, 1, 
/*57153*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57156*/       OPC_EmitInteger, MVT::i32, 0, 
/*57159*/       OPC_EmitInteger, MVT::i32, 0, 
/*57162*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57182*/     /*Scope*/ 14, /*->57197*/
/*57183*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57186*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57197*/     0, /*End of Scope*/
/*57198*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FLOG2),// ->57426
/*57202*/     OPC_RecordChild0, // #0 = $src0
/*57203*/     OPC_CheckType, MVT::f32,
/*57205*/     OPC_Scope, 67, /*->57274*/ // 4 children in Scope
/*57207*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57209*/       OPC_EmitInteger, MVT::i32, 1, 
/*57212*/       OPC_EmitInteger, MVT::i32, 0, 
/*57215*/       OPC_EmitInteger, MVT::i32, 0, 
/*57218*/       OPC_EmitInteger, MVT::i32, 0, 
/*57221*/       OPC_EmitInteger, MVT::i32, 0, 
/*57224*/       OPC_EmitInteger, MVT::i32, 0, 
/*57227*/       OPC_EmitInteger, MVT::i32, 0, 
/*57230*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57242*/       OPC_EmitInteger, MVT::i32, 1, 
/*57245*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57248*/       OPC_EmitInteger, MVT::i32, 0, 
/*57251*/       OPC_EmitInteger, MVT::i32, 0, 
/*57254*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57274*/     /*Scope*/ 67, /*->57342*/
/*57275*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57277*/       OPC_EmitInteger, MVT::i32, 1, 
/*57280*/       OPC_EmitInteger, MVT::i32, 0, 
/*57283*/       OPC_EmitInteger, MVT::i32, 0, 
/*57286*/       OPC_EmitInteger, MVT::i32, 0, 
/*57289*/       OPC_EmitInteger, MVT::i32, 0, 
/*57292*/       OPC_EmitInteger, MVT::i32, 0, 
/*57295*/       OPC_EmitInteger, MVT::i32, 0, 
/*57298*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57310*/       OPC_EmitInteger, MVT::i32, 1, 
/*57313*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57316*/       OPC_EmitInteger, MVT::i32, 0, 
/*57319*/       OPC_EmitInteger, MVT::i32, 0, 
/*57322*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57342*/     /*Scope*/ 67, /*->57410*/
/*57343*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*57345*/       OPC_EmitInteger, MVT::i32, 1, 
/*57348*/       OPC_EmitInteger, MVT::i32, 0, 
/*57351*/       OPC_EmitInteger, MVT::i32, 0, 
/*57354*/       OPC_EmitInteger, MVT::i32, 0, 
/*57357*/       OPC_EmitInteger, MVT::i32, 0, 
/*57360*/       OPC_EmitInteger, MVT::i32, 0, 
/*57363*/       OPC_EmitInteger, MVT::i32, 0, 
/*57366*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57378*/       OPC_EmitInteger, MVT::i32, 1, 
/*57381*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57384*/       OPC_EmitInteger, MVT::i32, 0, 
/*57387*/       OPC_EmitInteger, MVT::i32, 0, 
/*57390*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57410*/     /*Scope*/ 14, /*->57425*/
/*57411*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57414*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57425*/     0, /*End of Scope*/
/*57426*/   /*SwitchOpcode*/ 115|128,1/*243*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->57673
/*57430*/     OPC_RecordChild0, // #0 = $src0
/*57431*/     OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->57656
/*57435*/       OPC_Scope, 67, /*->57504*/ // 4 children in Scope
/*57437*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57439*/         OPC_EmitInteger, MVT::i32, 1, 
/*57442*/         OPC_EmitInteger, MVT::i32, 0, 
/*57445*/         OPC_EmitInteger, MVT::i32, 0, 
/*57448*/         OPC_EmitInteger, MVT::i32, 0, 
/*57451*/         OPC_EmitInteger, MVT::i32, 0, 
/*57454*/         OPC_EmitInteger, MVT::i32, 0, 
/*57457*/         OPC_EmitInteger, MVT::i32, 0, 
/*57460*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57472*/         OPC_EmitInteger, MVT::i32, 1, 
/*57475*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57478*/         OPC_EmitInteger, MVT::i32, 0, 
/*57481*/         OPC_EmitInteger, MVT::i32, 0, 
/*57484*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*57504*/       /*Scope*/ 67, /*->57572*/
/*57505*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57507*/         OPC_EmitInteger, MVT::i32, 1, 
/*57510*/         OPC_EmitInteger, MVT::i32, 0, 
/*57513*/         OPC_EmitInteger, MVT::i32, 0, 
/*57516*/         OPC_EmitInteger, MVT::i32, 0, 
/*57519*/         OPC_EmitInteger, MVT::i32, 0, 
/*57522*/         OPC_EmitInteger, MVT::i32, 0, 
/*57525*/         OPC_EmitInteger, MVT::i32, 0, 
/*57528*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57540*/         OPC_EmitInteger, MVT::i32, 1, 
/*57543*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57546*/         OPC_EmitInteger, MVT::i32, 0, 
/*57549*/         OPC_EmitInteger, MVT::i32, 0, 
/*57552*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*57572*/       /*Scope*/ 67, /*->57640*/
/*57573*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*57575*/         OPC_EmitInteger, MVT::i32, 1, 
/*57578*/         OPC_EmitInteger, MVT::i32, 0, 
/*57581*/         OPC_EmitInteger, MVT::i32, 0, 
/*57584*/         OPC_EmitInteger, MVT::i32, 0, 
/*57587*/         OPC_EmitInteger, MVT::i32, 0, 
/*57590*/         OPC_EmitInteger, MVT::i32, 0, 
/*57593*/         OPC_EmitInteger, MVT::i32, 0, 
/*57596*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57608*/         OPC_EmitInteger, MVT::i32, 1, 
/*57611*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57614*/         OPC_EmitInteger, MVT::i32, 0, 
/*57617*/         OPC_EmitInteger, MVT::i32, 0, 
/*57620*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*57640*/       /*Scope*/ 14, /*->57655*/
/*57641*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57644*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamped:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57655*/       0, /*End of Scope*/
/*57656*/     /*SwitchType*/ 14, MVT::f64,// ->57672
/*57658*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57661*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamped:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57672*/     0, // EndSwitchType
/*57673*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->57901
/*57677*/     OPC_RecordChild0, // #0 = $src0
/*57678*/     OPC_CheckType, MVT::f32,
/*57680*/     OPC_Scope, 67, /*->57749*/ // 4 children in Scope
/*57682*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57684*/       OPC_EmitInteger, MVT::i32, 1, 
/*57687*/       OPC_EmitInteger, MVT::i32, 0, 
/*57690*/       OPC_EmitInteger, MVT::i32, 0, 
/*57693*/       OPC_EmitInteger, MVT::i32, 0, 
/*57696*/       OPC_EmitInteger, MVT::i32, 0, 
/*57699*/       OPC_EmitInteger, MVT::i32, 0, 
/*57702*/       OPC_EmitInteger, MVT::i32, 0, 
/*57705*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57717*/       OPC_EmitInteger, MVT::i32, 1, 
/*57720*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57723*/       OPC_EmitInteger, MVT::i32, 0, 
/*57726*/       OPC_EmitInteger, MVT::i32, 0, 
/*57729*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57749*/     /*Scope*/ 67, /*->57817*/
/*57750*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57752*/       OPC_EmitInteger, MVT::i32, 1, 
/*57755*/       OPC_EmitInteger, MVT::i32, 0, 
/*57758*/       OPC_EmitInteger, MVT::i32, 0, 
/*57761*/       OPC_EmitInteger, MVT::i32, 0, 
/*57764*/       OPC_EmitInteger, MVT::i32, 0, 
/*57767*/       OPC_EmitInteger, MVT::i32, 0, 
/*57770*/       OPC_EmitInteger, MVT::i32, 0, 
/*57773*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57785*/       OPC_EmitInteger, MVT::i32, 1, 
/*57788*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57791*/       OPC_EmitInteger, MVT::i32, 0, 
/*57794*/       OPC_EmitInteger, MVT::i32, 0, 
/*57797*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57817*/     /*Scope*/ 67, /*->57885*/
/*57818*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*57820*/       OPC_EmitInteger, MVT::i32, 1, 
/*57823*/       OPC_EmitInteger, MVT::i32, 0, 
/*57826*/       OPC_EmitInteger, MVT::i32, 0, 
/*57829*/       OPC_EmitInteger, MVT::i32, 0, 
/*57832*/       OPC_EmitInteger, MVT::i32, 0, 
/*57835*/       OPC_EmitInteger, MVT::i32, 0, 
/*57838*/       OPC_EmitInteger, MVT::i32, 0, 
/*57841*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57853*/       OPC_EmitInteger, MVT::i32, 1, 
/*57856*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57859*/       OPC_EmitInteger, MVT::i32, 0, 
/*57862*/       OPC_EmitInteger, MVT::i32, 0, 
/*57865*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57885*/     /*Scope*/ 14, /*->57900*/
/*57886*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57889*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57900*/     0, /*End of Scope*/
/*57901*/   /*SwitchOpcode*/ 107|128,1/*235*/, TARGET_VAL(ISD::SINT_TO_FP),// ->58140
/*57905*/     OPC_RecordChild0, // #0 = $src0
/*57906*/     OPC_Scope, 36|128,1/*164*/, /*->58073*/ // 2 children in Scope
/*57909*/       OPC_CheckChild0Type, MVT::i32,
/*57911*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58062
/*57915*/         OPC_Scope, 67, /*->57984*/ // 3 children in Scope
/*57917*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57919*/           OPC_EmitInteger, MVT::i32, 1, 
/*57922*/           OPC_EmitInteger, MVT::i32, 0, 
/*57925*/           OPC_EmitInteger, MVT::i32, 0, 
/*57928*/           OPC_EmitInteger, MVT::i32, 0, 
/*57931*/           OPC_EmitInteger, MVT::i32, 0, 
/*57934*/           OPC_EmitInteger, MVT::i32, 0, 
/*57937*/           OPC_EmitInteger, MVT::i32, 0, 
/*57940*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57952*/           OPC_EmitInteger, MVT::i32, 1, 
/*57955*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57958*/           OPC_EmitInteger, MVT::i32, 0, 
/*57961*/           OPC_EmitInteger, MVT::i32, 0, 
/*57964*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*57984*/         /*Scope*/ 67, /*->58052*/
/*57985*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57987*/           OPC_EmitInteger, MVT::i32, 1, 
/*57990*/           OPC_EmitInteger, MVT::i32, 0, 
/*57993*/           OPC_EmitInteger, MVT::i32, 0, 
/*57996*/           OPC_EmitInteger, MVT::i32, 0, 
/*57999*/           OPC_EmitInteger, MVT::i32, 0, 
/*58002*/           OPC_EmitInteger, MVT::i32, 0, 
/*58005*/           OPC_EmitInteger, MVT::i32, 0, 
/*58008*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58020*/           OPC_EmitInteger, MVT::i32, 1, 
/*58023*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58026*/           OPC_EmitInteger, MVT::i32, 0, 
/*58029*/           OPC_EmitInteger, MVT::i32, 0, 
/*58032*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58052*/         /*Scope*/ 8, /*->58061*/
/*58053*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*58061*/         0, /*End of Scope*/
/*58062*/       /*SwitchType*/ 8, MVT::f64,// ->58072
/*58064*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*58072*/       0, // EndSwitchType
/*58073*/     /*Scope*/ 65, /*->58139*/
/*58074*/       OPC_CheckChild0Type, MVT::i1,
/*58076*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58101
/*58079*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58081*/         OPC_EmitInteger, MVT::i32, 0, 
/*58084*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*58091*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*58101*/       /*SwitchType*/ 35, MVT::f64,// ->58138
/*58103*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58105*/         OPC_EmitInteger, MVT::i32, 0, 
/*58108*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58120*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58130*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*58138*/       0, // EndSwitchType
/*58139*/     0, /*End of Scope*/
/*58140*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::UINT_TO_FP),// ->58370
/*58144*/     OPC_RecordChild0, // #0 = $src0
/*58145*/     OPC_Scope, 36|128,1/*164*/, /*->58312*/ // 2 children in Scope
/*58148*/       OPC_CheckChild0Type, MVT::i32,
/*58150*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58301
/*58154*/         OPC_Scope, 67, /*->58223*/ // 3 children in Scope
/*58156*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58158*/           OPC_EmitInteger, MVT::i32, 1, 
/*58161*/           OPC_EmitInteger, MVT::i32, 0, 
/*58164*/           OPC_EmitInteger, MVT::i32, 0, 
/*58167*/           OPC_EmitInteger, MVT::i32, 0, 
/*58170*/           OPC_EmitInteger, MVT::i32, 0, 
/*58173*/           OPC_EmitInteger, MVT::i32, 0, 
/*58176*/           OPC_EmitInteger, MVT::i32, 0, 
/*58179*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58191*/           OPC_EmitInteger, MVT::i32, 1, 
/*58194*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58197*/           OPC_EmitInteger, MVT::i32, 0, 
/*58200*/           OPC_EmitInteger, MVT::i32, 0, 
/*58203*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58223*/         /*Scope*/ 67, /*->58291*/
/*58224*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58226*/           OPC_EmitInteger, MVT::i32, 1, 
/*58229*/           OPC_EmitInteger, MVT::i32, 0, 
/*58232*/           OPC_EmitInteger, MVT::i32, 0, 
/*58235*/           OPC_EmitInteger, MVT::i32, 0, 
/*58238*/           OPC_EmitInteger, MVT::i32, 0, 
/*58241*/           OPC_EmitInteger, MVT::i32, 0, 
/*58244*/           OPC_EmitInteger, MVT::i32, 0, 
/*58247*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58259*/           OPC_EmitInteger, MVT::i32, 1, 
/*58262*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58265*/           OPC_EmitInteger, MVT::i32, 0, 
/*58268*/           OPC_EmitInteger, MVT::i32, 0, 
/*58271*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58291*/         /*Scope*/ 8, /*->58300*/
/*58292*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*58300*/         0, /*End of Scope*/
/*58301*/       /*SwitchType*/ 8, MVT::f64,// ->58311
/*58303*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*58311*/       0, // EndSwitchType
/*58312*/     /*Scope*/ 56, /*->58369*/
/*58313*/       OPC_CheckChild0Type, MVT::i1,
/*58315*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58340
/*58318*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58320*/         OPC_EmitInteger, MVT::i32, 0, 
/*58323*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*58330*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*58340*/       /*SwitchType*/ 26, MVT::f64,// ->58368
/*58342*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58344*/         OPC_EmitInteger, MVT::i32, 0, 
/*58347*/         OPC_EmitInteger, MVT::i32, 1, 
/*58350*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58360*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*58368*/       0, // EndSwitchType
/*58369*/     0, /*End of Scope*/
/*58370*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->58672
/*58374*/     OPC_RecordChild0, // #0 = $src0
/*58375*/     OPC_CheckType, MVT::f32,
/*58377*/     OPC_Scope, 20|128,2/*276*/, /*->58656*/ // 2 children in Scope
/*58380*/       OPC_CheckChild0Type, MVT::f32,
/*58382*/       OPC_Scope, 67, /*->58451*/ // 4 children in Scope
/*58384*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58386*/         OPC_EmitInteger, MVT::i32, 1, 
/*58389*/         OPC_EmitInteger, MVT::i32, 0, 
/*58392*/         OPC_EmitInteger, MVT::i32, 0, 
/*58395*/         OPC_EmitInteger, MVT::i32, 0, 
/*58398*/         OPC_EmitInteger, MVT::i32, 0, 
/*58401*/         OPC_EmitInteger, MVT::i32, 0, 
/*58404*/         OPC_EmitInteger, MVT::i32, 0, 
/*58407*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58419*/         OPC_EmitInteger, MVT::i32, 1, 
/*58422*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58425*/         OPC_EmitInteger, MVT::i32, 0, 
/*58428*/         OPC_EmitInteger, MVT::i32, 0, 
/*58431*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*58451*/       /*Scope*/ 67, /*->58519*/
/*58452*/         OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*58454*/         OPC_EmitInteger, MVT::i32, 1, 
/*58457*/         OPC_EmitInteger, MVT::i32, 0, 
/*58460*/         OPC_EmitInteger, MVT::i32, 0, 
/*58463*/         OPC_EmitInteger, MVT::i32, 0, 
/*58466*/         OPC_EmitInteger, MVT::i32, 0, 
/*58469*/         OPC_EmitInteger, MVT::i32, 0, 
/*58472*/         OPC_EmitInteger, MVT::i32, 0, 
/*58475*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58487*/         OPC_EmitInteger, MVT::i32, 1, 
/*58490*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58493*/         OPC_EmitInteger, MVT::i32, 0, 
/*58496*/         OPC_EmitInteger, MVT::i32, 0, 
/*58499*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*58519*/       /*Scope*/ 67, /*->58587*/
/*58520*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58522*/         OPC_EmitInteger, MVT::i32, 1, 
/*58525*/         OPC_EmitInteger, MVT::i32, 0, 
/*58528*/         OPC_EmitInteger, MVT::i32, 0, 
/*58531*/         OPC_EmitInteger, MVT::i32, 0, 
/*58534*/         OPC_EmitInteger, MVT::i32, 0, 
/*58537*/         OPC_EmitInteger, MVT::i32, 0, 
/*58540*/         OPC_EmitInteger, MVT::i32, 0, 
/*58543*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58555*/         OPC_EmitInteger, MVT::i32, 1, 
/*58558*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58561*/         OPC_EmitInteger, MVT::i32, 0, 
/*58564*/         OPC_EmitInteger, MVT::i32, 0, 
/*58567*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*58587*/       /*Scope*/ 67, /*->58655*/
/*58588*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*58590*/         OPC_EmitInteger, MVT::i32, 1, 
/*58593*/         OPC_EmitInteger, MVT::i32, 0, 
/*58596*/         OPC_EmitInteger, MVT::i32, 0, 
/*58599*/         OPC_EmitInteger, MVT::i32, 0, 
/*58602*/         OPC_EmitInteger, MVT::i32, 0, 
/*58605*/         OPC_EmitInteger, MVT::i32, 0, 
/*58608*/         OPC_EmitInteger, MVT::i32, 0, 
/*58611*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58623*/         OPC_EmitInteger, MVT::i32, 1, 
/*58626*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58629*/         OPC_EmitInteger, MVT::i32, 0, 
/*58632*/         OPC_EmitInteger, MVT::i32, 0, 
/*58635*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*58655*/       0, /*End of Scope*/
/*58656*/     /*Scope*/ 14, /*->58671*/
/*58657*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58660*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58671*/     0, /*End of Scope*/
/*58672*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->58974
/*58676*/     OPC_RecordChild0, // #0 = $src0
/*58677*/     OPC_CheckType, MVT::f32,
/*58679*/     OPC_Scope, 20|128,2/*276*/, /*->58958*/ // 2 children in Scope
/*58682*/       OPC_CheckChild0Type, MVT::f32,
/*58684*/       OPC_Scope, 67, /*->58753*/ // 4 children in Scope
/*58686*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58688*/         OPC_EmitInteger, MVT::i32, 1, 
/*58691*/         OPC_EmitInteger, MVT::i32, 0, 
/*58694*/         OPC_EmitInteger, MVT::i32, 0, 
/*58697*/         OPC_EmitInteger, MVT::i32, 0, 
/*58700*/         OPC_EmitInteger, MVT::i32, 0, 
/*58703*/         OPC_EmitInteger, MVT::i32, 0, 
/*58706*/         OPC_EmitInteger, MVT::i32, 0, 
/*58709*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58721*/         OPC_EmitInteger, MVT::i32, 1, 
/*58724*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58727*/         OPC_EmitInteger, MVT::i32, 0, 
/*58730*/         OPC_EmitInteger, MVT::i32, 0, 
/*58733*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*58753*/       /*Scope*/ 67, /*->58821*/
/*58754*/         OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*58756*/         OPC_EmitInteger, MVT::i32, 1, 
/*58759*/         OPC_EmitInteger, MVT::i32, 0, 
/*58762*/         OPC_EmitInteger, MVT::i32, 0, 
/*58765*/         OPC_EmitInteger, MVT::i32, 0, 
/*58768*/         OPC_EmitInteger, MVT::i32, 0, 
/*58771*/         OPC_EmitInteger, MVT::i32, 0, 
/*58774*/         OPC_EmitInteger, MVT::i32, 0, 
/*58777*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58789*/         OPC_EmitInteger, MVT::i32, 1, 
/*58792*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58795*/         OPC_EmitInteger, MVT::i32, 0, 
/*58798*/         OPC_EmitInteger, MVT::i32, 0, 
/*58801*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*58821*/       /*Scope*/ 67, /*->58889*/
/*58822*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58824*/         OPC_EmitInteger, MVT::i32, 1, 
/*58827*/         OPC_EmitInteger, MVT::i32, 0, 
/*58830*/         OPC_EmitInteger, MVT::i32, 0, 
/*58833*/         OPC_EmitInteger, MVT::i32, 0, 
/*58836*/         OPC_EmitInteger, MVT::i32, 0, 
/*58839*/         OPC_EmitInteger, MVT::i32, 0, 
/*58842*/         OPC_EmitInteger, MVT::i32, 0, 
/*58845*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58857*/         OPC_EmitInteger, MVT::i32, 1, 
/*58860*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58863*/         OPC_EmitInteger, MVT::i32, 0, 
/*58866*/         OPC_EmitInteger, MVT::i32, 0, 
/*58869*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*58889*/       /*Scope*/ 67, /*->58957*/
/*58890*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*58892*/         OPC_EmitInteger, MVT::i32, 1, 
/*58895*/         OPC_EmitInteger, MVT::i32, 0, 
/*58898*/         OPC_EmitInteger, MVT::i32, 0, 
/*58901*/         OPC_EmitInteger, MVT::i32, 0, 
/*58904*/         OPC_EmitInteger, MVT::i32, 0, 
/*58907*/         OPC_EmitInteger, MVT::i32, 0, 
/*58910*/         OPC_EmitInteger, MVT::i32, 0, 
/*58913*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58925*/         OPC_EmitInteger, MVT::i32, 1, 
/*58928*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58931*/         OPC_EmitInteger, MVT::i32, 0, 
/*58934*/         OPC_EmitInteger, MVT::i32, 0, 
/*58937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*58957*/       0, /*End of Scope*/
/*58958*/     /*Scope*/ 14, /*->58973*/
/*58959*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58962*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58973*/     0, /*End of Scope*/
/*58974*/   /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FMA),// ->59138
/*58978*/     OPC_RecordChild0, // #0 = $src0
/*58979*/     OPC_RecordChild1, // #1 = $src1
/*58980*/     OPC_RecordChild2, // #2 = $src2
/*58981*/     OPC_SwitchType /*2 cases */, 127, MVT::f32,// ->59111
/*58984*/       OPC_Scope, 99, /*->59085*/ // 2 children in Scope
/*58986*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58988*/         OPC_EmitInteger, MVT::i32, 0, 
/*58991*/         OPC_EmitInteger, MVT::i32, 0, 
/*58994*/         OPC_EmitInteger, MVT::i32, 0, 
/*58997*/         OPC_EmitInteger, MVT::i32, 0, 
/*59000*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59012*/         OPC_EmitInteger, MVT::i32, 0, 
/*59015*/         OPC_EmitInteger, MVT::i32, 0, 
/*59018*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59030*/         OPC_EmitInteger, MVT::i32, 0, 
/*59033*/         OPC_EmitInteger, MVT::i32, 0, 
/*59036*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59048*/         OPC_EmitInteger, MVT::i32, 1, 
/*59051*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59054*/         OPC_EmitInteger, MVT::i32, 0, 
/*59057*/         OPC_EmitInteger, MVT::i32, 0, 
/*59060*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*59085*/       /*Scope*/ 24, /*->59110*/
/*59086*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59089*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59092*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59095*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59110*/       0, /*End of Scope*/
/*59111*/     /*SwitchType*/ 24, MVT::f64,// ->59137
/*59113*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59116*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59119*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59122*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59137*/     0, // EndSwitchType
/*59138*/   /*SwitchOpcode*/ 31|128,4/*543*/, TARGET_VAL(ISD::FSQRT),// ->59685
/*59142*/     OPC_RecordChild0, // #0 = $src
/*59143*/     OPC_SwitchType /*2 cases */, 9|128,4/*521*/, MVT::f32,// ->59668
/*59147*/       OPC_Scope, 38|128,1/*166*/, /*->59316*/ // 4 children in Scope
/*59150*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59152*/         OPC_EmitInteger, MVT::i32, 0, 
/*59155*/         OPC_EmitInteger, MVT::i32, 0, 
/*59158*/         OPC_EmitInteger, MVT::i32, 1, 
/*59161*/         OPC_EmitInteger, MVT::i32, 0, 
/*59164*/         OPC_EmitInteger, MVT::i32, 0, 
/*59167*/         OPC_EmitInteger, MVT::i32, 0, 
/*59170*/         OPC_EmitInteger, MVT::i32, 0, 
/*59173*/         OPC_EmitInteger, MVT::i32, 0, 
/*59176*/         OPC_EmitInteger, MVT::i32, 0, 
/*59179*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59191*/         OPC_EmitInteger, MVT::i32, 1, 
/*59194*/         OPC_EmitInteger, MVT::i32, 0, 
/*59197*/         OPC_EmitInteger, MVT::i32, 0, 
/*59200*/         OPC_EmitInteger, MVT::i32, 0, 
/*59203*/         OPC_EmitInteger, MVT::i32, 0, 
/*59206*/         OPC_EmitInteger, MVT::i32, 0, 
/*59209*/         OPC_EmitInteger, MVT::i32, 0, 
/*59212*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59224*/         OPC_EmitInteger, MVT::i32, 1, 
/*59227*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59230*/         OPC_EmitInteger, MVT::i32, 0, 
/*59233*/         OPC_EmitInteger, MVT::i32, 0, 
/*59236*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59256*/         OPC_EmitInteger, MVT::i32, 0, 
/*59259*/         OPC_EmitInteger, MVT::i32, 0, 
/*59262*/         OPC_EmitInteger, MVT::i32, 0, 
/*59265*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59277*/         OPC_EmitInteger, MVT::i32, 1, 
/*59280*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59283*/         OPC_EmitInteger, MVT::i32, 0, 
/*59286*/         OPC_EmitInteger, MVT::i32, 0, 
/*59289*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*59316*/       /*Scope*/ 38|128,1/*166*/, /*->59484*/
/*59318*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59320*/         OPC_EmitInteger, MVT::i32, 0, 
/*59323*/         OPC_EmitInteger, MVT::i32, 0, 
/*59326*/         OPC_EmitInteger, MVT::i32, 1, 
/*59329*/         OPC_EmitInteger, MVT::i32, 0, 
/*59332*/         OPC_EmitInteger, MVT::i32, 0, 
/*59335*/         OPC_EmitInteger, MVT::i32, 0, 
/*59338*/         OPC_EmitInteger, MVT::i32, 0, 
/*59341*/         OPC_EmitInteger, MVT::i32, 0, 
/*59344*/         OPC_EmitInteger, MVT::i32, 0, 
/*59347*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59359*/         OPC_EmitInteger, MVT::i32, 1, 
/*59362*/         OPC_EmitInteger, MVT::i32, 0, 
/*59365*/         OPC_EmitInteger, MVT::i32, 0, 
/*59368*/         OPC_EmitInteger, MVT::i32, 0, 
/*59371*/         OPC_EmitInteger, MVT::i32, 0, 
/*59374*/         OPC_EmitInteger, MVT::i32, 0, 
/*59377*/         OPC_EmitInteger, MVT::i32, 0, 
/*59380*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59392*/         OPC_EmitInteger, MVT::i32, 1, 
/*59395*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59398*/         OPC_EmitInteger, MVT::i32, 0, 
/*59401*/         OPC_EmitInteger, MVT::i32, 0, 
/*59404*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59424*/         OPC_EmitInteger, MVT::i32, 0, 
/*59427*/         OPC_EmitInteger, MVT::i32, 0, 
/*59430*/         OPC_EmitInteger, MVT::i32, 0, 
/*59433*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59445*/         OPC_EmitInteger, MVT::i32, 1, 
/*59448*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59451*/         OPC_EmitInteger, MVT::i32, 0, 
/*59454*/         OPC_EmitInteger, MVT::i32, 0, 
/*59457*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*59484*/       /*Scope*/ 38|128,1/*166*/, /*->59652*/
/*59486*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*59488*/         OPC_EmitInteger, MVT::i32, 0, 
/*59491*/         OPC_EmitInteger, MVT::i32, 0, 
/*59494*/         OPC_EmitInteger, MVT::i32, 1, 
/*59497*/         OPC_EmitInteger, MVT::i32, 0, 
/*59500*/         OPC_EmitInteger, MVT::i32, 0, 
/*59503*/         OPC_EmitInteger, MVT::i32, 0, 
/*59506*/         OPC_EmitInteger, MVT::i32, 0, 
/*59509*/         OPC_EmitInteger, MVT::i32, 0, 
/*59512*/         OPC_EmitInteger, MVT::i32, 0, 
/*59515*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59527*/         OPC_EmitInteger, MVT::i32, 1, 
/*59530*/         OPC_EmitInteger, MVT::i32, 0, 
/*59533*/         OPC_EmitInteger, MVT::i32, 0, 
/*59536*/         OPC_EmitInteger, MVT::i32, 0, 
/*59539*/         OPC_EmitInteger, MVT::i32, 0, 
/*59542*/         OPC_EmitInteger, MVT::i32, 0, 
/*59545*/         OPC_EmitInteger, MVT::i32, 0, 
/*59548*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59560*/         OPC_EmitInteger, MVT::i32, 1, 
/*59563*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59566*/         OPC_EmitInteger, MVT::i32, 0, 
/*59569*/         OPC_EmitInteger, MVT::i32, 0, 
/*59572*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59592*/         OPC_EmitInteger, MVT::i32, 0, 
/*59595*/         OPC_EmitInteger, MVT::i32, 0, 
/*59598*/         OPC_EmitInteger, MVT::i32, 0, 
/*59601*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59613*/         OPC_EmitInteger, MVT::i32, 1, 
/*59616*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59619*/         OPC_EmitInteger, MVT::i32, 0, 
/*59622*/         OPC_EmitInteger, MVT::i32, 0, 
/*59625*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*59652*/       /*Scope*/ 14, /*->59667*/
/*59653*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59656*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59667*/       0, /*End of Scope*/
/*59668*/     /*SwitchType*/ 14, MVT::f64,// ->59684
/*59670*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59673*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59684*/     0, // EndSwitchType
/*59685*/   /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FABS),// ->59806
/*59688*/     OPC_RecordChild0, // #0 = $src
/*59689*/     OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->59732
/*59692*/       OPC_Scope, 26, /*->59720*/ // 2 children in Scope
/*59694*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59696*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59703*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*59711*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*59720*/       /*Scope*/ 10, /*->59731*/
/*59721*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59723*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*59731*/       0, /*End of Scope*/
/*59732*/     /*SwitchType*/ 71, MVT::f64,// ->59805
/*59734*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59736*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*59739*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59742*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59751*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59754*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59757*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*59766*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59773*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*59781*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*59790*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59793*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*59805*/     0, // EndSwitchType
/*59806*/   /*SwitchOpcode*/ 35|128,3/*419*/, TARGET_VAL(ISD::FCOPYSIGN),// ->60229
/*59810*/     OPC_RecordChild0, // #0 = $src0
/*59811*/     OPC_RecordChild1, // #1 = $src1
/*59812*/     OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->59963
/*59816*/       OPC_CheckChild1Type, MVT::f32,
/*59818*/       OPC_Scope, 27, /*->59847*/ // 2 children in Scope
/*59820*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59822*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59829*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*59837*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*59847*/       /*Scope*/ 114, /*->59962*/
/*59848*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59850*/         OPC_EmitInteger, MVT::i32, 0, 
/*59853*/         OPC_EmitInteger, MVT::i32, 0, 
/*59856*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59863*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*59871*/         OPC_EmitInteger, MVT::i32, 0, 
/*59874*/         OPC_EmitInteger, MVT::i32, 0, 
/*59877*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59889*/         OPC_EmitInteger, MVT::i32, 0, 
/*59892*/         OPC_EmitInteger, MVT::i32, 0, 
/*59895*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59907*/         OPC_EmitInteger, MVT::i32, 0, 
/*59910*/         OPC_EmitInteger, MVT::i32, 0, 
/*59913*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59925*/         OPC_EmitInteger, MVT::i32, 1, 
/*59928*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59931*/         OPC_EmitInteger, MVT::i32, 0, 
/*59934*/         OPC_EmitInteger, MVT::i32, 0, 
/*59937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*59962*/       0, /*End of Scope*/
/*59963*/     /*SwitchType*/ 6|128,2/*262*/, MVT::f64,// ->60228
/*59966*/       OPC_CheckChild1Type, MVT::f64,
/*59968*/       OPC_Scope, 84, /*->60054*/ // 2 children in Scope
/*59970*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59972*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*59975*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59978*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59987*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59990*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59997*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*60005*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60008*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*60017*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60020*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*60029*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*60039*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60042*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60054*/       /*Scope*/ 43|128,1/*171*/, /*->60227*/
/*60056*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60058*/         OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*60061*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60064*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60073*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60076*/         OPC_EmitInteger, MVT::i32, 0, 
/*60079*/         OPC_EmitInteger, MVT::i32, 0, 
/*60082*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60089*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*60097*/         OPC_EmitInteger, MVT::i32, 0, 
/*60100*/         OPC_EmitInteger, MVT::i32, 0, 
/*60103*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60115*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60118*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*60127*/         OPC_EmitInteger, MVT::i32, 0, 
/*60130*/         OPC_EmitInteger, MVT::i32, 0, 
/*60133*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60145*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60148*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*60157*/         OPC_EmitInteger, MVT::i32, 0, 
/*60160*/         OPC_EmitInteger, MVT::i32, 0, 
/*60163*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60175*/         OPC_EmitInteger, MVT::i32, 1, 
/*60178*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60181*/         OPC_EmitInteger, MVT::i32, 0, 
/*60184*/         OPC_EmitInteger, MVT::i32, 0, 
/*60187*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*60212*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60215*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60227*/       0, /*End of Scope*/
/*60228*/     0, // EndSwitchType
/*60229*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->60966
/*60233*/     OPC_RecordChild0, // #0 = $src0
/*60234*/     OPC_RecordChild1, // #1 = $src1
/*60235*/     OPC_CheckType, MVT::f32,
/*60237*/     OPC_Scope, 103|128,1/*231*/, /*->60471*/ // 4 children in Scope
/*60240*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*60242*/       OPC_EmitInteger, MVT::i32, 1, 
/*60245*/       OPC_EmitInteger, MVT::i32, 0, 
/*60248*/       OPC_EmitInteger, MVT::i32, 0, 
/*60251*/       OPC_EmitInteger, MVT::i32, 0, 
/*60254*/       OPC_EmitInteger, MVT::i32, 0, 
/*60257*/       OPC_EmitInteger, MVT::i32, 0, 
/*60260*/       OPC_EmitInteger, MVT::i32, 1, 
/*60263*/       OPC_EmitInteger, MVT::i32, 0, 
/*60266*/       OPC_EmitInteger, MVT::i32, 0, 
/*60269*/       OPC_EmitInteger, MVT::i32, 0, 
/*60272*/       OPC_EmitInteger, MVT::i32, 0, 
/*60275*/       OPC_EmitInteger, MVT::i32, 0, 
/*60278*/       OPC_EmitInteger, MVT::i32, 0, 
/*60281*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60293*/       OPC_EmitInteger, MVT::i32, 1, 
/*60296*/       OPC_EmitInteger, MVT::i32, 0, 
/*60299*/       OPC_EmitInteger, MVT::i32, 0, 
/*60302*/       OPC_EmitInteger, MVT::i32, 0, 
/*60305*/       OPC_EmitInteger, MVT::i32, 0, 
/*60308*/       OPC_EmitInteger, MVT::i32, 0, 
/*60311*/       OPC_EmitInteger, MVT::i32, 0, 
/*60314*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60326*/       OPC_EmitInteger, MVT::i32, 1, 
/*60329*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60332*/       OPC_EmitInteger, MVT::i32, 0, 
/*60335*/       OPC_EmitInteger, MVT::i32, 0, 
/*60338*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60358*/       OPC_EmitInteger, MVT::i32, 0, 
/*60361*/       OPC_EmitInteger, MVT::i32, 0, 
/*60364*/       OPC_EmitInteger, MVT::i32, 0, 
/*60367*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60379*/       OPC_EmitInteger, MVT::i32, 1, 
/*60382*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60385*/       OPC_EmitInteger, MVT::i32, 0, 
/*60388*/       OPC_EmitInteger, MVT::i32, 0, 
/*60391*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60418*/       OPC_EmitInteger, MVT::i32, 0, 
/*60421*/       OPC_EmitInteger, MVT::i32, 0, 
/*60424*/       OPC_EmitInteger, MVT::i32, 0, 
/*60427*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60439*/       OPC_EmitInteger, MVT::i32, 1, 
/*60442*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60445*/       OPC_EmitInteger, MVT::i32, 0, 
/*60448*/       OPC_EmitInteger, MVT::i32, 0, 
/*60451*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*60471*/     /*Scope*/ 103|128,1/*231*/, /*->60704*/
/*60473*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*60475*/       OPC_EmitInteger, MVT::i32, 1, 
/*60478*/       OPC_EmitInteger, MVT::i32, 0, 
/*60481*/       OPC_EmitInteger, MVT::i32, 0, 
/*60484*/       OPC_EmitInteger, MVT::i32, 0, 
/*60487*/       OPC_EmitInteger, MVT::i32, 0, 
/*60490*/       OPC_EmitInteger, MVT::i32, 0, 
/*60493*/       OPC_EmitInteger, MVT::i32, 1, 
/*60496*/       OPC_EmitInteger, MVT::i32, 0, 
/*60499*/       OPC_EmitInteger, MVT::i32, 0, 
/*60502*/       OPC_EmitInteger, MVT::i32, 0, 
/*60505*/       OPC_EmitInteger, MVT::i32, 0, 
/*60508*/       OPC_EmitInteger, MVT::i32, 0, 
/*60511*/       OPC_EmitInteger, MVT::i32, 0, 
/*60514*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60526*/       OPC_EmitInteger, MVT::i32, 1, 
/*60529*/       OPC_EmitInteger, MVT::i32, 0, 
/*60532*/       OPC_EmitInteger, MVT::i32, 0, 
/*60535*/       OPC_EmitInteger, MVT::i32, 0, 
/*60538*/       OPC_EmitInteger, MVT::i32, 0, 
/*60541*/       OPC_EmitInteger, MVT::i32, 0, 
/*60544*/       OPC_EmitInteger, MVT::i32, 0, 
/*60547*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60559*/       OPC_EmitInteger, MVT::i32, 1, 
/*60562*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60565*/       OPC_EmitInteger, MVT::i32, 0, 
/*60568*/       OPC_EmitInteger, MVT::i32, 0, 
/*60571*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60591*/       OPC_EmitInteger, MVT::i32, 0, 
/*60594*/       OPC_EmitInteger, MVT::i32, 0, 
/*60597*/       OPC_EmitInteger, MVT::i32, 0, 
/*60600*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60612*/       OPC_EmitInteger, MVT::i32, 1, 
/*60615*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60618*/       OPC_EmitInteger, MVT::i32, 0, 
/*60621*/       OPC_EmitInteger, MVT::i32, 0, 
/*60624*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60651*/       OPC_EmitInteger, MVT::i32, 0, 
/*60654*/       OPC_EmitInteger, MVT::i32, 0, 
/*60657*/       OPC_EmitInteger, MVT::i32, 0, 
/*60660*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60672*/       OPC_EmitInteger, MVT::i32, 1, 
/*60675*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60678*/       OPC_EmitInteger, MVT::i32, 0, 
/*60681*/       OPC_EmitInteger, MVT::i32, 0, 
/*60684*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*60704*/     /*Scope*/ 103|128,1/*231*/, /*->60937*/
/*60706*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*60708*/       OPC_EmitInteger, MVT::i32, 1, 
/*60711*/       OPC_EmitInteger, MVT::i32, 0, 
/*60714*/       OPC_EmitInteger, MVT::i32, 0, 
/*60717*/       OPC_EmitInteger, MVT::i32, 0, 
/*60720*/       OPC_EmitInteger, MVT::i32, 0, 
/*60723*/       OPC_EmitInteger, MVT::i32, 0, 
/*60726*/       OPC_EmitInteger, MVT::i32, 1, 
/*60729*/       OPC_EmitInteger, MVT::i32, 0, 
/*60732*/       OPC_EmitInteger, MVT::i32, 0, 
/*60735*/       OPC_EmitInteger, MVT::i32, 0, 
/*60738*/       OPC_EmitInteger, MVT::i32, 0, 
/*60741*/       OPC_EmitInteger, MVT::i32, 0, 
/*60744*/       OPC_EmitInteger, MVT::i32, 0, 
/*60747*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60759*/       OPC_EmitInteger, MVT::i32, 1, 
/*60762*/       OPC_EmitInteger, MVT::i32, 0, 
/*60765*/       OPC_EmitInteger, MVT::i32, 0, 
/*60768*/       OPC_EmitInteger, MVT::i32, 0, 
/*60771*/       OPC_EmitInteger, MVT::i32, 0, 
/*60774*/       OPC_EmitInteger, MVT::i32, 0, 
/*60777*/       OPC_EmitInteger, MVT::i32, 0, 
/*60780*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60792*/       OPC_EmitInteger, MVT::i32, 1, 
/*60795*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60798*/       OPC_EmitInteger, MVT::i32, 0, 
/*60801*/       OPC_EmitInteger, MVT::i32, 0, 
/*60804*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60824*/       OPC_EmitInteger, MVT::i32, 0, 
/*60827*/       OPC_EmitInteger, MVT::i32, 0, 
/*60830*/       OPC_EmitInteger, MVT::i32, 0, 
/*60833*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60845*/       OPC_EmitInteger, MVT::i32, 1, 
/*60848*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60851*/       OPC_EmitInteger, MVT::i32, 0, 
/*60854*/       OPC_EmitInteger, MVT::i32, 0, 
/*60857*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60884*/       OPC_EmitInteger, MVT::i32, 0, 
/*60887*/       OPC_EmitInteger, MVT::i32, 0, 
/*60890*/       OPC_EmitInteger, MVT::i32, 0, 
/*60893*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60905*/       OPC_EmitInteger, MVT::i32, 1, 
/*60908*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60911*/       OPC_EmitInteger, MVT::i32, 0, 
/*60914*/       OPC_EmitInteger, MVT::i32, 0, 
/*60917*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*60937*/     /*Scope*/ 27, /*->60965*/
/*60938*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60940*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*60948*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60957*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*60965*/     0, /*End of Scope*/
/*60966*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMIN3),// ->60998
/*60969*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*60970*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*60971*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*60972*/     OPC_CheckType, MVT::f32,
/*60974*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*60977*/     OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*60980*/     OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*60983*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*60998*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMAX3),// ->61030
/*61001*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61002*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61003*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61004*/     OPC_CheckType, MVT::f32,
/*61006*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61009*/     OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61012*/     OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61015*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61030*/   /*SwitchOpcode*/ 57, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->61090
/*61033*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61034*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61035*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61036*/     OPC_SwitchType /*2 cases */, 24, MVT::f32,// ->61063
/*61039*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61042*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61045*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61048*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61063*/     /*SwitchType*/ 24, MVT::f64,// ->61089
/*61065*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61068*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61071*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61074*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61089*/     0, // EndSwitchType
/*61090*/   /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->61159
/*61093*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61094*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61095*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61096*/     OPC_RecordChild3, // #3 = physreg input VCC
/*61097*/     OPC_CheckChild3Type, MVT::i1,
/*61099*/     OPC_SwitchType /*2 cases */, 27, MVT::f32,// ->61129
/*61102*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61105*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61108*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61111*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61114*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61129*/     /*SwitchType*/ 27, MVT::f64,// ->61158
/*61131*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61134*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61137*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61140*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61143*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61158*/     0, // EndSwitchType
/*61159*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::LDEXP),// ->61210
/*61162*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61163*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61164*/     OPC_CheckChild1Type, MVT::i32,
/*61166*/     OPC_SwitchType /*2 cases */, 19, MVT::f32,// ->61188
/*61169*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61172*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61175*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61188*/     /*SwitchType*/ 19, MVT::f64,// ->61209
/*61190*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61193*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61196*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61209*/     0, // EndSwitchType
/*61210*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->61238
/*61213*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61214*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61215*/     OPC_CheckChild1Type, MVT::i32,
/*61217*/     OPC_CheckType, MVT::f64,
/*61219*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61222*/     OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61225*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61238*/   /*SwitchOpcode*/ 17, TARGET_VAL(ISD::FP_ROUND),// ->61258
/*61241*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61242*/     OPC_CheckType, MVT::f32,
/*61244*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61247*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61258*/   /*SwitchOpcode*/ 17, TARGET_VAL(ISD::FP_EXTEND),// ->61278
/*61261*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61262*/     OPC_CheckType, MVT::f64,
/*61264*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61267*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61278*/   /*SwitchOpcode*/ 35, TARGET_VAL(AMDGPUISD::RSQ),// ->61316
/*61281*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61282*/     OPC_SwitchType /*2 cases */, 14, MVT::f32,// ->61299
/*61285*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61288*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61299*/     /*SwitchType*/ 14, MVT::f64,// ->61315
/*61301*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61304*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61315*/     0, // EndSwitchType
/*61316*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::FP16_TO_FP),// ->61332
/*61319*/     OPC_RecordChild0, // #0 = $src0
/*61320*/     OPC_CheckChild0Type, MVT::i32,
/*61322*/     OPC_CheckType, MVT::f32,
/*61324*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*61332*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->61348
/*61335*/     OPC_RecordChild0, // #0 = $src0
/*61336*/     OPC_CheckChild0Type, MVT::i32,
/*61338*/     OPC_CheckType, MVT::f32,
/*61340*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*61348*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->61364
/*61351*/     OPC_RecordChild0, // #0 = $src0
/*61352*/     OPC_CheckChild0Type, MVT::i32,
/*61354*/     OPC_CheckType, MVT::f32,
/*61356*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*61364*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->61380
/*61367*/     OPC_RecordChild0, // #0 = $src0
/*61368*/     OPC_CheckChild0Type, MVT::i32,
/*61370*/     OPC_CheckType, MVT::f32,
/*61372*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*61380*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->61396
/*61383*/     OPC_RecordChild0, // #0 = $src0
/*61384*/     OPC_CheckChild0Type, MVT::i32,
/*61386*/     OPC_CheckType, MVT::f32,
/*61388*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*61396*/   /*SwitchOpcode*/ 32|128,14/*1824*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->63224
/*61400*/     OPC_RecordChild0, // #0 = $vec
/*61401*/     OPC_RecordChild1, // #1 = $val
/*61402*/     OPC_Scope, 90, /*->61494*/ // 36 children in Scope
/*61404*/       OPC_MoveChild, 2,
/*61406*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*61409*/       OPC_RecordChild0, // #2 = $idx
/*61410*/       OPC_RecordChild1, // #3 = $off
/*61411*/       OPC_MoveChild, 1,
/*61413*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61416*/       OPC_MoveParent,
/*61417*/       OPC_CheckType, MVT::i32,
/*61419*/       OPC_MoveParent,
/*61420*/       OPC_SwitchType /*4 cases */, 16, MVT::v2i32,// ->61439
/*61423*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61425*/         OPC_EmitConvertToTarget, 3,
/*61427*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61439*/       /*SwitchType*/ 16, MVT::v4i32,// ->61457
/*61441*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61443*/         OPC_EmitConvertToTarget, 3,
/*61445*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61457*/       /*SwitchType*/ 16, MVT::v8i32,// ->61475
/*61459*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61461*/         OPC_EmitConvertToTarget, 3,
/*61463*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61475*/       /*SwitchType*/ 16, MVT::v16i32,// ->61493
/*61477*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61479*/         OPC_EmitConvertToTarget, 3,
/*61481*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61493*/       0, // EndSwitchType
/*61494*/     /*Scope*/ 110, /*->61605*/
/*61495*/       OPC_CheckChild2Integer, 0, 
/*61497*/       OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->61534
/*61500*/         OPC_Scope, 15, /*->61517*/ // 2 children in Scope
/*61502*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61504*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61507*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*61517*/         /*Scope*/ 15, /*->61533*/
/*61518*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61520*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61523*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*61533*/         0, /*End of Scope*/
/*61534*/       /*SwitchType*/ 34, MVT::v2i32,// ->61570
/*61536*/         OPC_Scope, 15, /*->61553*/ // 2 children in Scope
/*61538*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61540*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61543*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*61553*/         /*Scope*/ 15, /*->61569*/
/*61554*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61556*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61559*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*61569*/         0, /*End of Scope*/
/*61570*/       /*SwitchType*/ 15, MVT::v8i32,// ->61587
/*61572*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61574*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61577*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*61587*/       /*SwitchType*/ 15, MVT::v16i32,// ->61604
/*61589*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61591*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61594*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*61604*/       0, // EndSwitchType
/*61605*/     /*Scope*/ 110, /*->61716*/
/*61606*/       OPC_CheckChild2Integer, 1, 
/*61608*/       OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->61645
/*61611*/         OPC_Scope, 15, /*->61628*/ // 2 children in Scope
/*61613*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61615*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61618*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*61628*/         /*Scope*/ 15, /*->61644*/
/*61629*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61631*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61634*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*61644*/         0, /*End of Scope*/
/*61645*/       /*SwitchType*/ 34, MVT::v2i32,// ->61681
/*61647*/         OPC_Scope, 15, /*->61664*/ // 2 children in Scope
/*61649*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61651*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61654*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*61664*/         /*Scope*/ 15, /*->61680*/
/*61665*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61667*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61670*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*61680*/         0, /*End of Scope*/
/*61681*/       /*SwitchType*/ 15, MVT::v8i32,// ->61698
/*61683*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61685*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61688*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*61698*/       /*SwitchType*/ 15, MVT::v16i32,// ->61715
/*61700*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61702*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61705*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*61715*/       0, // EndSwitchType
/*61716*/     /*Scope*/ 91, /*->61808*/
/*61717*/       OPC_CheckChild2Integer, 2, 
/*61719*/       OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->61756
/*61722*/         OPC_Scope, 15, /*->61739*/ // 2 children in Scope
/*61724*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61726*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61729*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*61739*/         /*Scope*/ 15, /*->61755*/
/*61740*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61742*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61745*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*61755*/         0, /*End of Scope*/
/*61756*/       /*SwitchType*/ 15, MVT::v2i32,// ->61773
/*61758*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61760*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61763*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*61773*/       /*SwitchType*/ 15, MVT::v8i32,// ->61790
/*61775*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61777*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61780*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*61790*/       /*SwitchType*/ 15, MVT::v16i32,// ->61807
/*61792*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61794*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61797*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*61807*/       0, // EndSwitchType
/*61808*/     /*Scope*/ 74, /*->61883*/
/*61809*/       OPC_CheckChild2Integer, 3, 
/*61811*/       OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->61848
/*61814*/         OPC_Scope, 15, /*->61831*/ // 2 children in Scope
/*61816*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61818*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*61821*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*61831*/         /*Scope*/ 15, /*->61847*/
/*61832*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61834*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*61837*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*61847*/         0, /*End of Scope*/
/*61848*/       /*SwitchType*/ 15, MVT::v8i32,// ->61865
/*61850*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61852*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*61855*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*61865*/       /*SwitchType*/ 15, MVT::v16i32,// ->61882
/*61867*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61869*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*61872*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*61882*/       0, // EndSwitchType
/*61883*/     /*Scope*/ 38, /*->61922*/
/*61884*/       OPC_CheckChild2Integer, 4, 
/*61886*/       OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->61904
/*61889*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61891*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*61894*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*61904*/       /*SwitchType*/ 15, MVT::v16i32,// ->61921
/*61906*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61908*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*61911*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*61921*/       0, // EndSwitchType
/*61922*/     /*Scope*/ 38, /*->61961*/
/*61923*/       OPC_CheckChild2Integer, 5, 
/*61925*/       OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->61943
/*61928*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61930*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*61933*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*61943*/       /*SwitchType*/ 15, MVT::v16i32,// ->61960
/*61945*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61947*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*61950*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*61960*/       0, // EndSwitchType
/*61961*/     /*Scope*/ 38, /*->62000*/
/*61962*/       OPC_CheckChild2Integer, 6, 
/*61964*/       OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->61982
/*61967*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61969*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*61972*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*61982*/       /*SwitchType*/ 15, MVT::v16i32,// ->61999
/*61984*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61986*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*61989*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*61999*/       0, // EndSwitchType
/*62000*/     /*Scope*/ 38, /*->62039*/
/*62001*/       OPC_CheckChild2Integer, 7, 
/*62003*/       OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62021
/*62006*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62008*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62011*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*62021*/       /*SwitchType*/ 15, MVT::v16i32,// ->62038
/*62023*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62025*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62028*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*62038*/       0, // EndSwitchType
/*62039*/     /*Scope*/ 19, /*->62059*/
/*62040*/       OPC_CheckChild2Integer, 8, 
/*62042*/       OPC_CheckType, MVT::v16i32,
/*62044*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62046*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*62049*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*62059*/     /*Scope*/ 19, /*->62079*/
/*62060*/       OPC_CheckChild2Integer, 9, 
/*62062*/       OPC_CheckType, MVT::v16i32,
/*62064*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62066*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*62069*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*62079*/     /*Scope*/ 19, /*->62099*/
/*62080*/       OPC_CheckChild2Integer, 10, 
/*62082*/       OPC_CheckType, MVT::v16i32,
/*62084*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62086*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*62089*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*62099*/     /*Scope*/ 19, /*->62119*/
/*62100*/       OPC_CheckChild2Integer, 11, 
/*62102*/       OPC_CheckType, MVT::v16i32,
/*62104*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62106*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*62109*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*62119*/     /*Scope*/ 19, /*->62139*/
/*62120*/       OPC_CheckChild2Integer, 12, 
/*62122*/       OPC_CheckType, MVT::v16i32,
/*62124*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62126*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*62129*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*62139*/     /*Scope*/ 19, /*->62159*/
/*62140*/       OPC_CheckChild2Integer, 13, 
/*62142*/       OPC_CheckType, MVT::v16i32,
/*62144*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62146*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*62149*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*62159*/     /*Scope*/ 19, /*->62179*/
/*62160*/       OPC_CheckChild2Integer, 14, 
/*62162*/       OPC_CheckType, MVT::v16i32,
/*62164*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62166*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*62169*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*62179*/     /*Scope*/ 19, /*->62199*/
/*62180*/       OPC_CheckChild2Integer, 15, 
/*62182*/       OPC_CheckType, MVT::v16i32,
/*62184*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62186*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*62189*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*62199*/     /*Scope*/ 113, /*->62313*/
/*62200*/       OPC_RecordChild2, // #2 = $index
/*62201*/       OPC_CheckChild2Type, MVT::i32,
/*62203*/       OPC_SwitchType /*4 cases */, 33, MVT::v2i32,// ->62239
/*62206*/         OPC_Scope, 12, /*->62220*/ // 2 children in Scope
/*62208*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62210*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*62220*/         /*Scope*/ 17, /*->62238*/
/*62221*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62223*/           OPC_EmitInteger, MVT::i32, 0, 
/*62226*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62238*/         0, /*End of Scope*/
/*62239*/       /*SwitchType*/ 33, MVT::v4i32,// ->62274
/*62241*/         OPC_Scope, 12, /*->62255*/ // 2 children in Scope
/*62243*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62245*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*62255*/         /*Scope*/ 17, /*->62273*/
/*62256*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62258*/           OPC_EmitInteger, MVT::i32, 0, 
/*62261*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62273*/         0, /*End of Scope*/
/*62274*/       /*SwitchType*/ 17, MVT::v8i32,// ->62293
/*62276*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62278*/         OPC_EmitInteger, MVT::i32, 0, 
/*62281*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62293*/       /*SwitchType*/ 17, MVT::v16i32,// ->62312
/*62295*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62297*/         OPC_EmitInteger, MVT::i32, 0, 
/*62300*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62312*/       0, // EndSwitchType
/*62313*/     /*Scope*/ 90, /*->62404*/
/*62314*/       OPC_MoveChild, 2,
/*62316*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*62319*/       OPC_RecordChild0, // #2 = $idx
/*62320*/       OPC_RecordChild1, // #3 = $off
/*62321*/       OPC_MoveChild, 1,
/*62323*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62326*/       OPC_MoveParent,
/*62327*/       OPC_CheckType, MVT::i32,
/*62329*/       OPC_MoveParent,
/*62330*/       OPC_SwitchType /*4 cases */, 16, MVT::v2f32,// ->62349
/*62333*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62335*/         OPC_EmitConvertToTarget, 3,
/*62337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62349*/       /*SwitchType*/ 16, MVT::v4f32,// ->62367
/*62351*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62353*/         OPC_EmitConvertToTarget, 3,
/*62355*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62367*/       /*SwitchType*/ 16, MVT::v8f32,// ->62385
/*62369*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62371*/         OPC_EmitConvertToTarget, 3,
/*62373*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62385*/       /*SwitchType*/ 16, MVT::v16f32,// ->62403
/*62387*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62389*/         OPC_EmitConvertToTarget, 3,
/*62391*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62403*/       0, // EndSwitchType
/*62404*/     /*Scope*/ 110, /*->62515*/
/*62405*/       OPC_CheckChild2Integer, 0, 
/*62407*/       OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62444
/*62410*/         OPC_Scope, 15, /*->62427*/ // 2 children in Scope
/*62412*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62414*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62417*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*62427*/         /*Scope*/ 15, /*->62443*/
/*62428*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62430*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62433*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*62443*/         0, /*End of Scope*/
/*62444*/       /*SwitchType*/ 34, MVT::v2f32,// ->62480
/*62446*/         OPC_Scope, 15, /*->62463*/ // 2 children in Scope
/*62448*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62450*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62453*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*62463*/         /*Scope*/ 15, /*->62479*/
/*62464*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62466*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62469*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*62479*/         0, /*End of Scope*/
/*62480*/       /*SwitchType*/ 15, MVT::v8f32,// ->62497
/*62482*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62484*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62487*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*62497*/       /*SwitchType*/ 15, MVT::v16f32,// ->62514
/*62499*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62501*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62504*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*62514*/       0, // EndSwitchType
/*62515*/     /*Scope*/ 110, /*->62626*/
/*62516*/       OPC_CheckChild2Integer, 1, 
/*62518*/       OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62555
/*62521*/         OPC_Scope, 15, /*->62538*/ // 2 children in Scope
/*62523*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62525*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62528*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*62538*/         /*Scope*/ 15, /*->62554*/
/*62539*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62541*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62544*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*62554*/         0, /*End of Scope*/
/*62555*/       /*SwitchType*/ 34, MVT::v2f32,// ->62591
/*62557*/         OPC_Scope, 15, /*->62574*/ // 2 children in Scope
/*62559*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62561*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62564*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*62574*/         /*Scope*/ 15, /*->62590*/
/*62575*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62577*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62580*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*62590*/         0, /*End of Scope*/
/*62591*/       /*SwitchType*/ 15, MVT::v8f32,// ->62608
/*62593*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62595*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62598*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*62608*/       /*SwitchType*/ 15, MVT::v16f32,// ->62625
/*62610*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62612*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62615*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*62625*/       0, // EndSwitchType
/*62626*/     /*Scope*/ 91, /*->62718*/
/*62627*/       OPC_CheckChild2Integer, 2, 
/*62629*/       OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62666
/*62632*/         OPC_Scope, 15, /*->62649*/ // 2 children in Scope
/*62634*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62636*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62639*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*62649*/         /*Scope*/ 15, /*->62665*/
/*62650*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62652*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62655*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*62665*/         0, /*End of Scope*/
/*62666*/       /*SwitchType*/ 15, MVT::v2f32,// ->62683
/*62668*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62670*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62673*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*62683*/       /*SwitchType*/ 15, MVT::v8f32,// ->62700
/*62685*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62687*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62690*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*62700*/       /*SwitchType*/ 15, MVT::v16f32,// ->62717
/*62702*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62704*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62707*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*62717*/       0, // EndSwitchType
/*62718*/     /*Scope*/ 74, /*->62793*/
/*62719*/       OPC_CheckChild2Integer, 3, 
/*62721*/       OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->62758
/*62724*/         OPC_Scope, 15, /*->62741*/ // 2 children in Scope
/*62726*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62728*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62731*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*62741*/         /*Scope*/ 15, /*->62757*/
/*62742*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62744*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62747*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*62757*/         0, /*End of Scope*/
/*62758*/       /*SwitchType*/ 15, MVT::v8f32,// ->62775
/*62760*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62762*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62765*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*62775*/       /*SwitchType*/ 15, MVT::v16f32,// ->62792
/*62777*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62779*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62782*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*62792*/       0, // EndSwitchType
/*62793*/     /*Scope*/ 38, /*->62832*/
/*62794*/       OPC_CheckChild2Integer, 4, 
/*62796*/       OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->62814
/*62799*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62801*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62804*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*62814*/       /*SwitchType*/ 15, MVT::v16f32,// ->62831
/*62816*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62818*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62821*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*62831*/       0, // EndSwitchType
/*62832*/     /*Scope*/ 38, /*->62871*/
/*62833*/       OPC_CheckChild2Integer, 5, 
/*62835*/       OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->62853
/*62838*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62840*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62843*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*62853*/       /*SwitchType*/ 15, MVT::v16f32,// ->62870
/*62855*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62857*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62860*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*62870*/       0, // EndSwitchType
/*62871*/     /*Scope*/ 38, /*->62910*/
/*62872*/       OPC_CheckChild2Integer, 6, 
/*62874*/       OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->62892
/*62877*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62879*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62882*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*62892*/       /*SwitchType*/ 15, MVT::v16f32,// ->62909
/*62894*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62896*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62899*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*62909*/       0, // EndSwitchType
/*62910*/     /*Scope*/ 38, /*->62949*/
/*62911*/       OPC_CheckChild2Integer, 7, 
/*62913*/       OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->62931
/*62916*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62918*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62921*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*62931*/       /*SwitchType*/ 15, MVT::v16f32,// ->62948
/*62933*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62935*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62938*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*62948*/       0, // EndSwitchType
/*62949*/     /*Scope*/ 19, /*->62969*/
/*62950*/       OPC_CheckChild2Integer, 8, 
/*62952*/       OPC_CheckType, MVT::v16f32,
/*62954*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62956*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*62959*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*62969*/     /*Scope*/ 19, /*->62989*/
/*62970*/       OPC_CheckChild2Integer, 9, 
/*62972*/       OPC_CheckType, MVT::v16f32,
/*62974*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62976*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*62979*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*62989*/     /*Scope*/ 19, /*->63009*/
/*62990*/       OPC_CheckChild2Integer, 10, 
/*62992*/       OPC_CheckType, MVT::v16f32,
/*62994*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62996*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*62999*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*63009*/     /*Scope*/ 19, /*->63029*/
/*63010*/       OPC_CheckChild2Integer, 11, 
/*63012*/       OPC_CheckType, MVT::v16f32,
/*63014*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63016*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*63019*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*63029*/     /*Scope*/ 19, /*->63049*/
/*63030*/       OPC_CheckChild2Integer, 12, 
/*63032*/       OPC_CheckType, MVT::v16f32,
/*63034*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63036*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*63039*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*63049*/     /*Scope*/ 19, /*->63069*/
/*63050*/       OPC_CheckChild2Integer, 13, 
/*63052*/       OPC_CheckType, MVT::v16f32,
/*63054*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63056*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*63059*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*63069*/     /*Scope*/ 19, /*->63089*/
/*63070*/       OPC_CheckChild2Integer, 14, 
/*63072*/       OPC_CheckType, MVT::v16f32,
/*63074*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63076*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*63079*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*63089*/     /*Scope*/ 19, /*->63109*/
/*63090*/       OPC_CheckChild2Integer, 15, 
/*63092*/       OPC_CheckType, MVT::v16f32,
/*63094*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63096*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*63099*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*63109*/     /*Scope*/ 113, /*->63223*/
/*63110*/       OPC_RecordChild2, // #2 = $index
/*63111*/       OPC_CheckChild2Type, MVT::i32,
/*63113*/       OPC_SwitchType /*4 cases */, 33, MVT::v2f32,// ->63149
/*63116*/         OPC_Scope, 12, /*->63130*/ // 2 children in Scope
/*63118*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63120*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*63130*/         /*Scope*/ 17, /*->63148*/
/*63131*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63133*/           OPC_EmitInteger, MVT::i32, 0, 
/*63136*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63148*/         0, /*End of Scope*/
/*63149*/       /*SwitchType*/ 33, MVT::v4f32,// ->63184
/*63151*/         OPC_Scope, 12, /*->63165*/ // 2 children in Scope
/*63153*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63155*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*63165*/         /*Scope*/ 17, /*->63183*/
/*63166*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63168*/           OPC_EmitInteger, MVT::i32, 0, 
/*63171*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63183*/         0, /*End of Scope*/
/*63184*/       /*SwitchType*/ 17, MVT::v8f32,// ->63203
/*63186*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63188*/         OPC_EmitInteger, MVT::i32, 0, 
/*63191*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63203*/       /*SwitchType*/ 17, MVT::v16f32,// ->63222
/*63205*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63207*/         OPC_EmitInteger, MVT::i32, 0, 
/*63210*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63222*/       0, // EndSwitchType
/*63223*/     0, /*End of Scope*/
/*63224*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->65705
/*63228*/     OPC_Scope, 95|128,1/*223*/, /*->63454*/ // 11 children in Scope
/*63231*/       OPC_CheckChild0Integer, 0, 
/*63233*/       OPC_CheckChild0Type, MVT::i32,
/*63235*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63236*/       OPC_CheckChild1Type, MVT::v4f32,
/*63238*/       OPC_RecordChild2, // #1 = $srcx
/*63239*/       OPC_MoveChild, 2,
/*63241*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63244*/       OPC_CheckType, MVT::i32,
/*63246*/       OPC_MoveParent,
/*63247*/       OPC_RecordChild3, // #2 = $srcy
/*63248*/       OPC_MoveChild, 3,
/*63250*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63253*/       OPC_CheckType, MVT::i32,
/*63255*/       OPC_MoveParent,
/*63256*/       OPC_RecordChild4, // #3 = $srcz
/*63257*/       OPC_MoveChild, 4,
/*63259*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63262*/       OPC_CheckType, MVT::i32,
/*63264*/       OPC_MoveParent,
/*63265*/       OPC_RecordChild5, // #4 = $srcw
/*63266*/       OPC_MoveChild, 5,
/*63268*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63271*/       OPC_CheckType, MVT::i32,
/*63273*/       OPC_MoveParent,
/*63274*/       OPC_RecordChild6, // #5 = $offsetx
/*63275*/       OPC_MoveChild, 6,
/*63277*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63280*/       OPC_CheckType, MVT::i32,
/*63282*/       OPC_MoveParent,
/*63283*/       OPC_RecordChild7, // #6 = $offsety
/*63284*/       OPC_MoveChild, 7,
/*63286*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63289*/       OPC_CheckType, MVT::i32,
/*63291*/       OPC_MoveParent,
/*63292*/       OPC_MoveChild, 8,
/*63294*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63297*/       OPC_RecordNode, // #7 = $offsetz
/*63298*/       OPC_CheckType, MVT::i32,
/*63300*/       OPC_MoveParent,
/*63301*/       OPC_MoveChild, 9,
/*63303*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63306*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63307*/       OPC_CheckType, MVT::i32,
/*63309*/       OPC_MoveParent,
/*63310*/       OPC_MoveChild, 10,
/*63312*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63315*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63316*/       OPC_CheckType, MVT::i32,
/*63318*/       OPC_MoveParent,
/*63319*/       OPC_MoveChild, 11,
/*63321*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63324*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63325*/       OPC_CheckType, MVT::i32,
/*63327*/       OPC_MoveParent,
/*63328*/       OPC_MoveChild, 12,
/*63330*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63333*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63334*/       OPC_CheckType, MVT::i32,
/*63336*/       OPC_MoveParent,
/*63337*/       OPC_MoveChild, 13,
/*63339*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63342*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63343*/       OPC_CheckType, MVT::i32,
/*63345*/       OPC_MoveParent,
/*63346*/       OPC_MoveChild, 14,
/*63348*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63351*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63352*/       OPC_CheckType, MVT::i32,
/*63354*/       OPC_MoveParent,
/*63355*/       OPC_MoveChild, 15,
/*63357*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63360*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63361*/       OPC_CheckType, MVT::i32,
/*63363*/       OPC_MoveParent,
/*63364*/       OPC_MoveChild, 16,
/*63366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63369*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63370*/       OPC_CheckType, MVT::i32,
/*63372*/       OPC_MoveParent,
/*63373*/       OPC_MoveChild, 17,
/*63375*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63378*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63379*/       OPC_CheckType, MVT::i32,
/*63381*/       OPC_MoveParent,
/*63382*/       OPC_MoveChild, 18,
/*63384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63387*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63388*/       OPC_CheckType, MVT::i32,
/*63390*/       OPC_MoveParent,
/*63391*/       OPC_CheckType, MVT::v4f32,
/*63393*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63395*/       OPC_EmitConvertToTarget, 1,
/*63397*/       OPC_EmitConvertToTarget, 2,
/*63399*/       OPC_EmitConvertToTarget, 3,
/*63401*/       OPC_EmitConvertToTarget, 4,
/*63403*/       OPC_EmitConvertToTarget, 5,
/*63405*/       OPC_EmitConvertToTarget, 6,
/*63407*/       OPC_EmitConvertToTarget, 7,
/*63409*/       OPC_EmitConvertToTarget, 8,
/*63411*/       OPC_EmitConvertToTarget, 9,
/*63413*/       OPC_EmitConvertToTarget, 10,
/*63415*/       OPC_EmitConvertToTarget, 11,
/*63417*/       OPC_EmitConvertToTarget, 12,
/*63419*/       OPC_EmitConvertToTarget, 13,
/*63421*/       OPC_EmitConvertToTarget, 14,
/*63423*/       OPC_EmitConvertToTarget, 15,
/*63425*/       OPC_EmitConvertToTarget, 16,
/*63427*/       OPC_EmitConvertToTarget, 17,
/*63429*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63454*/     /*Scope*/ 95|128,1/*223*/, /*->63679*/
/*63456*/       OPC_CheckChild0Integer, 1, 
/*63458*/       OPC_CheckChild0Type, MVT::i32,
/*63460*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63461*/       OPC_CheckChild1Type, MVT::v4f32,
/*63463*/       OPC_RecordChild2, // #1 = $srcx
/*63464*/       OPC_MoveChild, 2,
/*63466*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63469*/       OPC_CheckType, MVT::i32,
/*63471*/       OPC_MoveParent,
/*63472*/       OPC_RecordChild3, // #2 = $srcy
/*63473*/       OPC_MoveChild, 3,
/*63475*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63478*/       OPC_CheckType, MVT::i32,
/*63480*/       OPC_MoveParent,
/*63481*/       OPC_RecordChild4, // #3 = $srcz
/*63482*/       OPC_MoveChild, 4,
/*63484*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63487*/       OPC_CheckType, MVT::i32,
/*63489*/       OPC_MoveParent,
/*63490*/       OPC_RecordChild5, // #4 = $srcw
/*63491*/       OPC_MoveChild, 5,
/*63493*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63496*/       OPC_CheckType, MVT::i32,
/*63498*/       OPC_MoveParent,
/*63499*/       OPC_RecordChild6, // #5 = $offsetx
/*63500*/       OPC_MoveChild, 6,
/*63502*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63505*/       OPC_CheckType, MVT::i32,
/*63507*/       OPC_MoveParent,
/*63508*/       OPC_RecordChild7, // #6 = $offsety
/*63509*/       OPC_MoveChild, 7,
/*63511*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63514*/       OPC_CheckType, MVT::i32,
/*63516*/       OPC_MoveParent,
/*63517*/       OPC_MoveChild, 8,
/*63519*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63522*/       OPC_RecordNode, // #7 = $offsetz
/*63523*/       OPC_CheckType, MVT::i32,
/*63525*/       OPC_MoveParent,
/*63526*/       OPC_MoveChild, 9,
/*63528*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63531*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63532*/       OPC_CheckType, MVT::i32,
/*63534*/       OPC_MoveParent,
/*63535*/       OPC_MoveChild, 10,
/*63537*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63540*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63541*/       OPC_CheckType, MVT::i32,
/*63543*/       OPC_MoveParent,
/*63544*/       OPC_MoveChild, 11,
/*63546*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63549*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63550*/       OPC_CheckType, MVT::i32,
/*63552*/       OPC_MoveParent,
/*63553*/       OPC_MoveChild, 12,
/*63555*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63558*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63559*/       OPC_CheckType, MVT::i32,
/*63561*/       OPC_MoveParent,
/*63562*/       OPC_MoveChild, 13,
/*63564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63567*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63568*/       OPC_CheckType, MVT::i32,
/*63570*/       OPC_MoveParent,
/*63571*/       OPC_MoveChild, 14,
/*63573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63576*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63577*/       OPC_CheckType, MVT::i32,
/*63579*/       OPC_MoveParent,
/*63580*/       OPC_MoveChild, 15,
/*63582*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63585*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63586*/       OPC_CheckType, MVT::i32,
/*63588*/       OPC_MoveParent,
/*63589*/       OPC_MoveChild, 16,
/*63591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63594*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63595*/       OPC_CheckType, MVT::i32,
/*63597*/       OPC_MoveParent,
/*63598*/       OPC_MoveChild, 17,
/*63600*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63603*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63604*/       OPC_CheckType, MVT::i32,
/*63606*/       OPC_MoveParent,
/*63607*/       OPC_MoveChild, 18,
/*63609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63612*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63613*/       OPC_CheckType, MVT::i32,
/*63615*/       OPC_MoveParent,
/*63616*/       OPC_CheckType, MVT::v4f32,
/*63618*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63620*/       OPC_EmitConvertToTarget, 1,
/*63622*/       OPC_EmitConvertToTarget, 2,
/*63624*/       OPC_EmitConvertToTarget, 3,
/*63626*/       OPC_EmitConvertToTarget, 4,
/*63628*/       OPC_EmitConvertToTarget, 5,
/*63630*/       OPC_EmitConvertToTarget, 6,
/*63632*/       OPC_EmitConvertToTarget, 7,
/*63634*/       OPC_EmitConvertToTarget, 8,
/*63636*/       OPC_EmitConvertToTarget, 9,
/*63638*/       OPC_EmitConvertToTarget, 10,
/*63640*/       OPC_EmitConvertToTarget, 11,
/*63642*/       OPC_EmitConvertToTarget, 12,
/*63644*/       OPC_EmitConvertToTarget, 13,
/*63646*/       OPC_EmitConvertToTarget, 14,
/*63648*/       OPC_EmitConvertToTarget, 15,
/*63650*/       OPC_EmitConvertToTarget, 16,
/*63652*/       OPC_EmitConvertToTarget, 17,
/*63654*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63679*/     /*Scope*/ 95|128,1/*223*/, /*->63904*/
/*63681*/       OPC_CheckChild0Integer, 2, 
/*63683*/       OPC_CheckChild0Type, MVT::i32,
/*63685*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63686*/       OPC_CheckChild1Type, MVT::v4f32,
/*63688*/       OPC_RecordChild2, // #1 = $srcx
/*63689*/       OPC_MoveChild, 2,
/*63691*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63694*/       OPC_CheckType, MVT::i32,
/*63696*/       OPC_MoveParent,
/*63697*/       OPC_RecordChild3, // #2 = $srcy
/*63698*/       OPC_MoveChild, 3,
/*63700*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63703*/       OPC_CheckType, MVT::i32,
/*63705*/       OPC_MoveParent,
/*63706*/       OPC_RecordChild4, // #3 = $srcz
/*63707*/       OPC_MoveChild, 4,
/*63709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63712*/       OPC_CheckType, MVT::i32,
/*63714*/       OPC_MoveParent,
/*63715*/       OPC_RecordChild5, // #4 = $srcw
/*63716*/       OPC_MoveChild, 5,
/*63718*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63721*/       OPC_CheckType, MVT::i32,
/*63723*/       OPC_MoveParent,
/*63724*/       OPC_RecordChild6, // #5 = $offsetx
/*63725*/       OPC_MoveChild, 6,
/*63727*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63730*/       OPC_CheckType, MVT::i32,
/*63732*/       OPC_MoveParent,
/*63733*/       OPC_RecordChild7, // #6 = $offsety
/*63734*/       OPC_MoveChild, 7,
/*63736*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63739*/       OPC_CheckType, MVT::i32,
/*63741*/       OPC_MoveParent,
/*63742*/       OPC_MoveChild, 8,
/*63744*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63747*/       OPC_RecordNode, // #7 = $offsetz
/*63748*/       OPC_CheckType, MVT::i32,
/*63750*/       OPC_MoveParent,
/*63751*/       OPC_MoveChild, 9,
/*63753*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63756*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63757*/       OPC_CheckType, MVT::i32,
/*63759*/       OPC_MoveParent,
/*63760*/       OPC_MoveChild, 10,
/*63762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63765*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63766*/       OPC_CheckType, MVT::i32,
/*63768*/       OPC_MoveParent,
/*63769*/       OPC_MoveChild, 11,
/*63771*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63774*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63775*/       OPC_CheckType, MVT::i32,
/*63777*/       OPC_MoveParent,
/*63778*/       OPC_MoveChild, 12,
/*63780*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63783*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63784*/       OPC_CheckType, MVT::i32,
/*63786*/       OPC_MoveParent,
/*63787*/       OPC_MoveChild, 13,
/*63789*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63792*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63793*/       OPC_CheckType, MVT::i32,
/*63795*/       OPC_MoveParent,
/*63796*/       OPC_MoveChild, 14,
/*63798*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63801*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63802*/       OPC_CheckType, MVT::i32,
/*63804*/       OPC_MoveParent,
/*63805*/       OPC_MoveChild, 15,
/*63807*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63810*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63811*/       OPC_CheckType, MVT::i32,
/*63813*/       OPC_MoveParent,
/*63814*/       OPC_MoveChild, 16,
/*63816*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63819*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63820*/       OPC_CheckType, MVT::i32,
/*63822*/       OPC_MoveParent,
/*63823*/       OPC_MoveChild, 17,
/*63825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63828*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63829*/       OPC_CheckType, MVT::i32,
/*63831*/       OPC_MoveParent,
/*63832*/       OPC_MoveChild, 18,
/*63834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63837*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63838*/       OPC_CheckType, MVT::i32,
/*63840*/       OPC_MoveParent,
/*63841*/       OPC_CheckType, MVT::v4f32,
/*63843*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63845*/       OPC_EmitConvertToTarget, 1,
/*63847*/       OPC_EmitConvertToTarget, 2,
/*63849*/       OPC_EmitConvertToTarget, 3,
/*63851*/       OPC_EmitConvertToTarget, 4,
/*63853*/       OPC_EmitConvertToTarget, 5,
/*63855*/       OPC_EmitConvertToTarget, 6,
/*63857*/       OPC_EmitConvertToTarget, 7,
/*63859*/       OPC_EmitConvertToTarget, 8,
/*63861*/       OPC_EmitConvertToTarget, 9,
/*63863*/       OPC_EmitConvertToTarget, 10,
/*63865*/       OPC_EmitConvertToTarget, 11,
/*63867*/       OPC_EmitConvertToTarget, 12,
/*63869*/       OPC_EmitConvertToTarget, 13,
/*63871*/       OPC_EmitConvertToTarget, 14,
/*63873*/       OPC_EmitConvertToTarget, 15,
/*63875*/       OPC_EmitConvertToTarget, 16,
/*63877*/       OPC_EmitConvertToTarget, 17,
/*63879*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63904*/     /*Scope*/ 95|128,1/*223*/, /*->64129*/
/*63906*/       OPC_CheckChild0Integer, 3, 
/*63908*/       OPC_CheckChild0Type, MVT::i32,
/*63910*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63911*/       OPC_CheckChild1Type, MVT::v4f32,
/*63913*/       OPC_RecordChild2, // #1 = $srcx
/*63914*/       OPC_MoveChild, 2,
/*63916*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63919*/       OPC_CheckType, MVT::i32,
/*63921*/       OPC_MoveParent,
/*63922*/       OPC_RecordChild3, // #2 = $srcy
/*63923*/       OPC_MoveChild, 3,
/*63925*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63928*/       OPC_CheckType, MVT::i32,
/*63930*/       OPC_MoveParent,
/*63931*/       OPC_RecordChild4, // #3 = $srcz
/*63932*/       OPC_MoveChild, 4,
/*63934*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63937*/       OPC_CheckType, MVT::i32,
/*63939*/       OPC_MoveParent,
/*63940*/       OPC_RecordChild5, // #4 = $srcw
/*63941*/       OPC_MoveChild, 5,
/*63943*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63946*/       OPC_CheckType, MVT::i32,
/*63948*/       OPC_MoveParent,
/*63949*/       OPC_RecordChild6, // #5 = $offsetx
/*63950*/       OPC_MoveChild, 6,
/*63952*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63955*/       OPC_CheckType, MVT::i32,
/*63957*/       OPC_MoveParent,
/*63958*/       OPC_RecordChild7, // #6 = $offsety
/*63959*/       OPC_MoveChild, 7,
/*63961*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63964*/       OPC_CheckType, MVT::i32,
/*63966*/       OPC_MoveParent,
/*63967*/       OPC_MoveChild, 8,
/*63969*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63972*/       OPC_RecordNode, // #7 = $offsetz
/*63973*/       OPC_CheckType, MVT::i32,
/*63975*/       OPC_MoveParent,
/*63976*/       OPC_MoveChild, 9,
/*63978*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63981*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63982*/       OPC_CheckType, MVT::i32,
/*63984*/       OPC_MoveParent,
/*63985*/       OPC_MoveChild, 10,
/*63987*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63990*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63991*/       OPC_CheckType, MVT::i32,
/*63993*/       OPC_MoveParent,
/*63994*/       OPC_MoveChild, 11,
/*63996*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63999*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64000*/       OPC_CheckType, MVT::i32,
/*64002*/       OPC_MoveParent,
/*64003*/       OPC_MoveChild, 12,
/*64005*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64008*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64009*/       OPC_CheckType, MVT::i32,
/*64011*/       OPC_MoveParent,
/*64012*/       OPC_MoveChild, 13,
/*64014*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64017*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64018*/       OPC_CheckType, MVT::i32,
/*64020*/       OPC_MoveParent,
/*64021*/       OPC_MoveChild, 14,
/*64023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64026*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64027*/       OPC_CheckType, MVT::i32,
/*64029*/       OPC_MoveParent,
/*64030*/       OPC_MoveChild, 15,
/*64032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64035*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64036*/       OPC_CheckType, MVT::i32,
/*64038*/       OPC_MoveParent,
/*64039*/       OPC_MoveChild, 16,
/*64041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64044*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64045*/       OPC_CheckType, MVT::i32,
/*64047*/       OPC_MoveParent,
/*64048*/       OPC_MoveChild, 17,
/*64050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64053*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64054*/       OPC_CheckType, MVT::i32,
/*64056*/       OPC_MoveParent,
/*64057*/       OPC_MoveChild, 18,
/*64059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64062*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64063*/       OPC_CheckType, MVT::i32,
/*64065*/       OPC_MoveParent,
/*64066*/       OPC_CheckType, MVT::v4f32,
/*64068*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64070*/       OPC_EmitConvertToTarget, 1,
/*64072*/       OPC_EmitConvertToTarget, 2,
/*64074*/       OPC_EmitConvertToTarget, 3,
/*64076*/       OPC_EmitConvertToTarget, 4,
/*64078*/       OPC_EmitConvertToTarget, 5,
/*64080*/       OPC_EmitConvertToTarget, 6,
/*64082*/       OPC_EmitConvertToTarget, 7,
/*64084*/       OPC_EmitConvertToTarget, 8,
/*64086*/       OPC_EmitConvertToTarget, 9,
/*64088*/       OPC_EmitConvertToTarget, 10,
/*64090*/       OPC_EmitConvertToTarget, 11,
/*64092*/       OPC_EmitConvertToTarget, 12,
/*64094*/       OPC_EmitConvertToTarget, 13,
/*64096*/       OPC_EmitConvertToTarget, 14,
/*64098*/       OPC_EmitConvertToTarget, 15,
/*64100*/       OPC_EmitConvertToTarget, 16,
/*64102*/       OPC_EmitConvertToTarget, 17,
/*64104*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64129*/     /*Scope*/ 95|128,1/*223*/, /*->64354*/
/*64131*/       OPC_CheckChild0Integer, 4, 
/*64133*/       OPC_CheckChild0Type, MVT::i32,
/*64135*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64136*/       OPC_CheckChild1Type, MVT::v4f32,
/*64138*/       OPC_RecordChild2, // #1 = $srcx
/*64139*/       OPC_MoveChild, 2,
/*64141*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64144*/       OPC_CheckType, MVT::i32,
/*64146*/       OPC_MoveParent,
/*64147*/       OPC_RecordChild3, // #2 = $srcy
/*64148*/       OPC_MoveChild, 3,
/*64150*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64153*/       OPC_CheckType, MVT::i32,
/*64155*/       OPC_MoveParent,
/*64156*/       OPC_RecordChild4, // #3 = $srcz
/*64157*/       OPC_MoveChild, 4,
/*64159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64162*/       OPC_CheckType, MVT::i32,
/*64164*/       OPC_MoveParent,
/*64165*/       OPC_RecordChild5, // #4 = $srcw
/*64166*/       OPC_MoveChild, 5,
/*64168*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64171*/       OPC_CheckType, MVT::i32,
/*64173*/       OPC_MoveParent,
/*64174*/       OPC_RecordChild6, // #5 = $offsetx
/*64175*/       OPC_MoveChild, 6,
/*64177*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64180*/       OPC_CheckType, MVT::i32,
/*64182*/       OPC_MoveParent,
/*64183*/       OPC_RecordChild7, // #6 = $offsety
/*64184*/       OPC_MoveChild, 7,
/*64186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64189*/       OPC_CheckType, MVT::i32,
/*64191*/       OPC_MoveParent,
/*64192*/       OPC_MoveChild, 8,
/*64194*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64197*/       OPC_RecordNode, // #7 = $offsetz
/*64198*/       OPC_CheckType, MVT::i32,
/*64200*/       OPC_MoveParent,
/*64201*/       OPC_MoveChild, 9,
/*64203*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64206*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64207*/       OPC_CheckType, MVT::i32,
/*64209*/       OPC_MoveParent,
/*64210*/       OPC_MoveChild, 10,
/*64212*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64215*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64216*/       OPC_CheckType, MVT::i32,
/*64218*/       OPC_MoveParent,
/*64219*/       OPC_MoveChild, 11,
/*64221*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64224*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64225*/       OPC_CheckType, MVT::i32,
/*64227*/       OPC_MoveParent,
/*64228*/       OPC_MoveChild, 12,
/*64230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64233*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64234*/       OPC_CheckType, MVT::i32,
/*64236*/       OPC_MoveParent,
/*64237*/       OPC_MoveChild, 13,
/*64239*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64242*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64243*/       OPC_CheckType, MVT::i32,
/*64245*/       OPC_MoveParent,
/*64246*/       OPC_MoveChild, 14,
/*64248*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64251*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64252*/       OPC_CheckType, MVT::i32,
/*64254*/       OPC_MoveParent,
/*64255*/       OPC_MoveChild, 15,
/*64257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64260*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64261*/       OPC_CheckType, MVT::i32,
/*64263*/       OPC_MoveParent,
/*64264*/       OPC_MoveChild, 16,
/*64266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64269*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64270*/       OPC_CheckType, MVT::i32,
/*64272*/       OPC_MoveParent,
/*64273*/       OPC_MoveChild, 17,
/*64275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64278*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64279*/       OPC_CheckType, MVT::i32,
/*64281*/       OPC_MoveParent,
/*64282*/       OPC_MoveChild, 18,
/*64284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64287*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64288*/       OPC_CheckType, MVT::i32,
/*64290*/       OPC_MoveParent,
/*64291*/       OPC_CheckType, MVT::v4f32,
/*64293*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64295*/       OPC_EmitConvertToTarget, 1,
/*64297*/       OPC_EmitConvertToTarget, 2,
/*64299*/       OPC_EmitConvertToTarget, 3,
/*64301*/       OPC_EmitConvertToTarget, 4,
/*64303*/       OPC_EmitConvertToTarget, 5,
/*64305*/       OPC_EmitConvertToTarget, 6,
/*64307*/       OPC_EmitConvertToTarget, 7,
/*64309*/       OPC_EmitConvertToTarget, 8,
/*64311*/       OPC_EmitConvertToTarget, 9,
/*64313*/       OPC_EmitConvertToTarget, 10,
/*64315*/       OPC_EmitConvertToTarget, 11,
/*64317*/       OPC_EmitConvertToTarget, 12,
/*64319*/       OPC_EmitConvertToTarget, 13,
/*64321*/       OPC_EmitConvertToTarget, 14,
/*64323*/       OPC_EmitConvertToTarget, 15,
/*64325*/       OPC_EmitConvertToTarget, 16,
/*64327*/       OPC_EmitConvertToTarget, 17,
/*64329*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64354*/     /*Scope*/ 95|128,1/*223*/, /*->64579*/
/*64356*/       OPC_CheckChild0Integer, 5, 
/*64358*/       OPC_CheckChild0Type, MVT::i32,
/*64360*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64361*/       OPC_CheckChild1Type, MVT::v4f32,
/*64363*/       OPC_RecordChild2, // #1 = $srcx
/*64364*/       OPC_MoveChild, 2,
/*64366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64369*/       OPC_CheckType, MVT::i32,
/*64371*/       OPC_MoveParent,
/*64372*/       OPC_RecordChild3, // #2 = $srcy
/*64373*/       OPC_MoveChild, 3,
/*64375*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64378*/       OPC_CheckType, MVT::i32,
/*64380*/       OPC_MoveParent,
/*64381*/       OPC_RecordChild4, // #3 = $srcz
/*64382*/       OPC_MoveChild, 4,
/*64384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64387*/       OPC_CheckType, MVT::i32,
/*64389*/       OPC_MoveParent,
/*64390*/       OPC_RecordChild5, // #4 = $srcw
/*64391*/       OPC_MoveChild, 5,
/*64393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64396*/       OPC_CheckType, MVT::i32,
/*64398*/       OPC_MoveParent,
/*64399*/       OPC_RecordChild6, // #5 = $offsetx
/*64400*/       OPC_MoveChild, 6,
/*64402*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64405*/       OPC_CheckType, MVT::i32,
/*64407*/       OPC_MoveParent,
/*64408*/       OPC_RecordChild7, // #6 = $offsety
/*64409*/       OPC_MoveChild, 7,
/*64411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64414*/       OPC_CheckType, MVT::i32,
/*64416*/       OPC_MoveParent,
/*64417*/       OPC_MoveChild, 8,
/*64419*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64422*/       OPC_RecordNode, // #7 = $offsetz
/*64423*/       OPC_CheckType, MVT::i32,
/*64425*/       OPC_MoveParent,
/*64426*/       OPC_MoveChild, 9,
/*64428*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64431*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64432*/       OPC_CheckType, MVT::i32,
/*64434*/       OPC_MoveParent,
/*64435*/       OPC_MoveChild, 10,
/*64437*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64440*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64441*/       OPC_CheckType, MVT::i32,
/*64443*/       OPC_MoveParent,
/*64444*/       OPC_MoveChild, 11,
/*64446*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64449*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64450*/       OPC_CheckType, MVT::i32,
/*64452*/       OPC_MoveParent,
/*64453*/       OPC_MoveChild, 12,
/*64455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64458*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64459*/       OPC_CheckType, MVT::i32,
/*64461*/       OPC_MoveParent,
/*64462*/       OPC_MoveChild, 13,
/*64464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64467*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64468*/       OPC_CheckType, MVT::i32,
/*64470*/       OPC_MoveParent,
/*64471*/       OPC_MoveChild, 14,
/*64473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64476*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64477*/       OPC_CheckType, MVT::i32,
/*64479*/       OPC_MoveParent,
/*64480*/       OPC_MoveChild, 15,
/*64482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64485*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64486*/       OPC_CheckType, MVT::i32,
/*64488*/       OPC_MoveParent,
/*64489*/       OPC_MoveChild, 16,
/*64491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64494*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64495*/       OPC_CheckType, MVT::i32,
/*64497*/       OPC_MoveParent,
/*64498*/       OPC_MoveChild, 17,
/*64500*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64503*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64504*/       OPC_CheckType, MVT::i32,
/*64506*/       OPC_MoveParent,
/*64507*/       OPC_MoveChild, 18,
/*64509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64512*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64513*/       OPC_CheckType, MVT::i32,
/*64515*/       OPC_MoveParent,
/*64516*/       OPC_CheckType, MVT::v4f32,
/*64518*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64520*/       OPC_EmitConvertToTarget, 1,
/*64522*/       OPC_EmitConvertToTarget, 2,
/*64524*/       OPC_EmitConvertToTarget, 3,
/*64526*/       OPC_EmitConvertToTarget, 4,
/*64528*/       OPC_EmitConvertToTarget, 5,
/*64530*/       OPC_EmitConvertToTarget, 6,
/*64532*/       OPC_EmitConvertToTarget, 7,
/*64534*/       OPC_EmitConvertToTarget, 8,
/*64536*/       OPC_EmitConvertToTarget, 9,
/*64538*/       OPC_EmitConvertToTarget, 10,
/*64540*/       OPC_EmitConvertToTarget, 11,
/*64542*/       OPC_EmitConvertToTarget, 12,
/*64544*/       OPC_EmitConvertToTarget, 13,
/*64546*/       OPC_EmitConvertToTarget, 14,
/*64548*/       OPC_EmitConvertToTarget, 15,
/*64550*/       OPC_EmitConvertToTarget, 16,
/*64552*/       OPC_EmitConvertToTarget, 17,
/*64554*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64579*/     /*Scope*/ 95|128,1/*223*/, /*->64804*/
/*64581*/       OPC_CheckChild0Integer, 6, 
/*64583*/       OPC_CheckChild0Type, MVT::i32,
/*64585*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64586*/       OPC_CheckChild1Type, MVT::v4i32,
/*64588*/       OPC_RecordChild2, // #1 = $srcx
/*64589*/       OPC_MoveChild, 2,
/*64591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64594*/       OPC_CheckType, MVT::i32,
/*64596*/       OPC_MoveParent,
/*64597*/       OPC_RecordChild3, // #2 = $srcy
/*64598*/       OPC_MoveChild, 3,
/*64600*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64603*/       OPC_CheckType, MVT::i32,
/*64605*/       OPC_MoveParent,
/*64606*/       OPC_RecordChild4, // #3 = $srcz
/*64607*/       OPC_MoveChild, 4,
/*64609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64612*/       OPC_CheckType, MVT::i32,
/*64614*/       OPC_MoveParent,
/*64615*/       OPC_RecordChild5, // #4 = $srcw
/*64616*/       OPC_MoveChild, 5,
/*64618*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64621*/       OPC_CheckType, MVT::i32,
/*64623*/       OPC_MoveParent,
/*64624*/       OPC_RecordChild6, // #5 = $offsetx
/*64625*/       OPC_MoveChild, 6,
/*64627*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64630*/       OPC_CheckType, MVT::i32,
/*64632*/       OPC_MoveParent,
/*64633*/       OPC_RecordChild7, // #6 = $offsety
/*64634*/       OPC_MoveChild, 7,
/*64636*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64639*/       OPC_CheckType, MVT::i32,
/*64641*/       OPC_MoveParent,
/*64642*/       OPC_MoveChild, 8,
/*64644*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64647*/       OPC_RecordNode, // #7 = $offsetz
/*64648*/       OPC_CheckType, MVT::i32,
/*64650*/       OPC_MoveParent,
/*64651*/       OPC_MoveChild, 9,
/*64653*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64656*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64657*/       OPC_CheckType, MVT::i32,
/*64659*/       OPC_MoveParent,
/*64660*/       OPC_MoveChild, 10,
/*64662*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64665*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64666*/       OPC_CheckType, MVT::i32,
/*64668*/       OPC_MoveParent,
/*64669*/       OPC_MoveChild, 11,
/*64671*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64674*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64675*/       OPC_CheckType, MVT::i32,
/*64677*/       OPC_MoveParent,
/*64678*/       OPC_MoveChild, 12,
/*64680*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64683*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64684*/       OPC_CheckType, MVT::i32,
/*64686*/       OPC_MoveParent,
/*64687*/       OPC_MoveChild, 13,
/*64689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64692*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64693*/       OPC_CheckType, MVT::i32,
/*64695*/       OPC_MoveParent,
/*64696*/       OPC_MoveChild, 14,
/*64698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64701*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64702*/       OPC_CheckType, MVT::i32,
/*64704*/       OPC_MoveParent,
/*64705*/       OPC_MoveChild, 15,
/*64707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64710*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64711*/       OPC_CheckType, MVT::i32,
/*64713*/       OPC_MoveParent,
/*64714*/       OPC_MoveChild, 16,
/*64716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64719*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64720*/       OPC_CheckType, MVT::i32,
/*64722*/       OPC_MoveParent,
/*64723*/       OPC_MoveChild, 17,
/*64725*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64728*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64729*/       OPC_CheckType, MVT::i32,
/*64731*/       OPC_MoveParent,
/*64732*/       OPC_MoveChild, 18,
/*64734*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64737*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64738*/       OPC_CheckType, MVT::i32,
/*64740*/       OPC_MoveParent,
/*64741*/       OPC_CheckType, MVT::v4f32,
/*64743*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64745*/       OPC_EmitConvertToTarget, 1,
/*64747*/       OPC_EmitConvertToTarget, 2,
/*64749*/       OPC_EmitConvertToTarget, 3,
/*64751*/       OPC_EmitConvertToTarget, 4,
/*64753*/       OPC_EmitConvertToTarget, 5,
/*64755*/       OPC_EmitConvertToTarget, 6,
/*64757*/       OPC_EmitConvertToTarget, 7,
/*64759*/       OPC_EmitConvertToTarget, 8,
/*64761*/       OPC_EmitConvertToTarget, 9,
/*64763*/       OPC_EmitConvertToTarget, 10,
/*64765*/       OPC_EmitConvertToTarget, 11,
/*64767*/       OPC_EmitConvertToTarget, 12,
/*64769*/       OPC_EmitConvertToTarget, 13,
/*64771*/       OPC_EmitConvertToTarget, 14,
/*64773*/       OPC_EmitConvertToTarget, 15,
/*64775*/       OPC_EmitConvertToTarget, 16,
/*64777*/       OPC_EmitConvertToTarget, 17,
/*64779*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64804*/     /*Scope*/ 95|128,1/*223*/, /*->65029*/
/*64806*/       OPC_CheckChild0Integer, 7, 
/*64808*/       OPC_CheckChild0Type, MVT::i32,
/*64810*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64811*/       OPC_CheckChild1Type, MVT::v4i32,
/*64813*/       OPC_RecordChild2, // #1 = $srcx
/*64814*/       OPC_MoveChild, 2,
/*64816*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64819*/       OPC_CheckType, MVT::i32,
/*64821*/       OPC_MoveParent,
/*64822*/       OPC_RecordChild3, // #2 = $srcy
/*64823*/       OPC_MoveChild, 3,
/*64825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64828*/       OPC_CheckType, MVT::i32,
/*64830*/       OPC_MoveParent,
/*64831*/       OPC_RecordChild4, // #3 = $srcz
/*64832*/       OPC_MoveChild, 4,
/*64834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64837*/       OPC_CheckType, MVT::i32,
/*64839*/       OPC_MoveParent,
/*64840*/       OPC_RecordChild5, // #4 = $srcw
/*64841*/       OPC_MoveChild, 5,
/*64843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64846*/       OPC_CheckType, MVT::i32,
/*64848*/       OPC_MoveParent,
/*64849*/       OPC_RecordChild6, // #5 = $offsetx
/*64850*/       OPC_MoveChild, 6,
/*64852*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64855*/       OPC_CheckType, MVT::i32,
/*64857*/       OPC_MoveParent,
/*64858*/       OPC_RecordChild7, // #6 = $offsety
/*64859*/       OPC_MoveChild, 7,
/*64861*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64864*/       OPC_CheckType, MVT::i32,
/*64866*/       OPC_MoveParent,
/*64867*/       OPC_MoveChild, 8,
/*64869*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64872*/       OPC_RecordNode, // #7 = $offsetz
/*64873*/       OPC_CheckType, MVT::i32,
/*64875*/       OPC_MoveParent,
/*64876*/       OPC_MoveChild, 9,
/*64878*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64881*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64882*/       OPC_CheckType, MVT::i32,
/*64884*/       OPC_MoveParent,
/*64885*/       OPC_MoveChild, 10,
/*64887*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64890*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64891*/       OPC_CheckType, MVT::i32,
/*64893*/       OPC_MoveParent,
/*64894*/       OPC_MoveChild, 11,
/*64896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64899*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64900*/       OPC_CheckType, MVT::i32,
/*64902*/       OPC_MoveParent,
/*64903*/       OPC_MoveChild, 12,
/*64905*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64908*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64909*/       OPC_CheckType, MVT::i32,
/*64911*/       OPC_MoveParent,
/*64912*/       OPC_MoveChild, 13,
/*64914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64917*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64918*/       OPC_CheckType, MVT::i32,
/*64920*/       OPC_MoveParent,
/*64921*/       OPC_MoveChild, 14,
/*64923*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64926*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64927*/       OPC_CheckType, MVT::i32,
/*64929*/       OPC_MoveParent,
/*64930*/       OPC_MoveChild, 15,
/*64932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64935*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64936*/       OPC_CheckType, MVT::i32,
/*64938*/       OPC_MoveParent,
/*64939*/       OPC_MoveChild, 16,
/*64941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64944*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64945*/       OPC_CheckType, MVT::i32,
/*64947*/       OPC_MoveParent,
/*64948*/       OPC_MoveChild, 17,
/*64950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64953*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64954*/       OPC_CheckType, MVT::i32,
/*64956*/       OPC_MoveParent,
/*64957*/       OPC_MoveChild, 18,
/*64959*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64962*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64963*/       OPC_CheckType, MVT::i32,
/*64965*/       OPC_MoveParent,
/*64966*/       OPC_CheckType, MVT::v4f32,
/*64968*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64970*/       OPC_EmitConvertToTarget, 1,
/*64972*/       OPC_EmitConvertToTarget, 2,
/*64974*/       OPC_EmitConvertToTarget, 3,
/*64976*/       OPC_EmitConvertToTarget, 4,
/*64978*/       OPC_EmitConvertToTarget, 5,
/*64980*/       OPC_EmitConvertToTarget, 6,
/*64982*/       OPC_EmitConvertToTarget, 7,
/*64984*/       OPC_EmitConvertToTarget, 8,
/*64986*/       OPC_EmitConvertToTarget, 9,
/*64988*/       OPC_EmitConvertToTarget, 10,
/*64990*/       OPC_EmitConvertToTarget, 11,
/*64992*/       OPC_EmitConvertToTarget, 12,
/*64994*/       OPC_EmitConvertToTarget, 13,
/*64996*/       OPC_EmitConvertToTarget, 14,
/*64998*/       OPC_EmitConvertToTarget, 15,
/*65000*/       OPC_EmitConvertToTarget, 16,
/*65002*/       OPC_EmitConvertToTarget, 17,
/*65004*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65029*/     /*Scope*/ 95|128,1/*223*/, /*->65254*/
/*65031*/       OPC_CheckChild0Integer, 8, 
/*65033*/       OPC_CheckChild0Type, MVT::i32,
/*65035*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65036*/       OPC_CheckChild1Type, MVT::v4f32,
/*65038*/       OPC_RecordChild2, // #1 = $srcx
/*65039*/       OPC_MoveChild, 2,
/*65041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65044*/       OPC_CheckType, MVT::i32,
/*65046*/       OPC_MoveParent,
/*65047*/       OPC_RecordChild3, // #2 = $srcy
/*65048*/       OPC_MoveChild, 3,
/*65050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65053*/       OPC_CheckType, MVT::i32,
/*65055*/       OPC_MoveParent,
/*65056*/       OPC_RecordChild4, // #3 = $srcz
/*65057*/       OPC_MoveChild, 4,
/*65059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65062*/       OPC_CheckType, MVT::i32,
/*65064*/       OPC_MoveParent,
/*65065*/       OPC_RecordChild5, // #4 = $srcw
/*65066*/       OPC_MoveChild, 5,
/*65068*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65071*/       OPC_CheckType, MVT::i32,
/*65073*/       OPC_MoveParent,
/*65074*/       OPC_RecordChild6, // #5 = $offsetx
/*65075*/       OPC_MoveChild, 6,
/*65077*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65080*/       OPC_CheckType, MVT::i32,
/*65082*/       OPC_MoveParent,
/*65083*/       OPC_RecordChild7, // #6 = $offsety
/*65084*/       OPC_MoveChild, 7,
/*65086*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65089*/       OPC_CheckType, MVT::i32,
/*65091*/       OPC_MoveParent,
/*65092*/       OPC_MoveChild, 8,
/*65094*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65097*/       OPC_RecordNode, // #7 = $offsetz
/*65098*/       OPC_CheckType, MVT::i32,
/*65100*/       OPC_MoveParent,
/*65101*/       OPC_MoveChild, 9,
/*65103*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65106*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65107*/       OPC_CheckType, MVT::i32,
/*65109*/       OPC_MoveParent,
/*65110*/       OPC_MoveChild, 10,
/*65112*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65115*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65116*/       OPC_CheckType, MVT::i32,
/*65118*/       OPC_MoveParent,
/*65119*/       OPC_MoveChild, 11,
/*65121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65124*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65125*/       OPC_CheckType, MVT::i32,
/*65127*/       OPC_MoveParent,
/*65128*/       OPC_MoveChild, 12,
/*65130*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65133*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65134*/       OPC_CheckType, MVT::i32,
/*65136*/       OPC_MoveParent,
/*65137*/       OPC_MoveChild, 13,
/*65139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65142*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65143*/       OPC_CheckType, MVT::i32,
/*65145*/       OPC_MoveParent,
/*65146*/       OPC_MoveChild, 14,
/*65148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65151*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65152*/       OPC_CheckType, MVT::i32,
/*65154*/       OPC_MoveParent,
/*65155*/       OPC_MoveChild, 15,
/*65157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65160*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65161*/       OPC_CheckType, MVT::i32,
/*65163*/       OPC_MoveParent,
/*65164*/       OPC_MoveChild, 16,
/*65166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65169*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65170*/       OPC_CheckType, MVT::i32,
/*65172*/       OPC_MoveParent,
/*65173*/       OPC_MoveChild, 17,
/*65175*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65178*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65179*/       OPC_CheckType, MVT::i32,
/*65181*/       OPC_MoveParent,
/*65182*/       OPC_MoveChild, 18,
/*65184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65187*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65188*/       OPC_CheckType, MVT::i32,
/*65190*/       OPC_MoveParent,
/*65191*/       OPC_CheckType, MVT::v4f32,
/*65193*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65195*/       OPC_EmitConvertToTarget, 1,
/*65197*/       OPC_EmitConvertToTarget, 2,
/*65199*/       OPC_EmitConvertToTarget, 3,
/*65201*/       OPC_EmitConvertToTarget, 4,
/*65203*/       OPC_EmitConvertToTarget, 5,
/*65205*/       OPC_EmitConvertToTarget, 6,
/*65207*/       OPC_EmitConvertToTarget, 7,
/*65209*/       OPC_EmitConvertToTarget, 8,
/*65211*/       OPC_EmitConvertToTarget, 9,
/*65213*/       OPC_EmitConvertToTarget, 10,
/*65215*/       OPC_EmitConvertToTarget, 11,
/*65217*/       OPC_EmitConvertToTarget, 12,
/*65219*/       OPC_EmitConvertToTarget, 13,
/*65221*/       OPC_EmitConvertToTarget, 14,
/*65223*/       OPC_EmitConvertToTarget, 15,
/*65225*/       OPC_EmitConvertToTarget, 16,
/*65227*/       OPC_EmitConvertToTarget, 17,
/*65229*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65254*/     /*Scope*/ 95|128,1/*223*/, /*->65479*/
/*65256*/       OPC_CheckChild0Integer, 9, 
/*65258*/       OPC_CheckChild0Type, MVT::i32,
/*65260*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65261*/       OPC_CheckChild1Type, MVT::v4f32,
/*65263*/       OPC_RecordChild2, // #1 = $srcx
/*65264*/       OPC_MoveChild, 2,
/*65266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65269*/       OPC_CheckType, MVT::i32,
/*65271*/       OPC_MoveParent,
/*65272*/       OPC_RecordChild3, // #2 = $srcy
/*65273*/       OPC_MoveChild, 3,
/*65275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65278*/       OPC_CheckType, MVT::i32,
/*65280*/       OPC_MoveParent,
/*65281*/       OPC_RecordChild4, // #3 = $srcz
/*65282*/       OPC_MoveChild, 4,
/*65284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65287*/       OPC_CheckType, MVT::i32,
/*65289*/       OPC_MoveParent,
/*65290*/       OPC_RecordChild5, // #4 = $srcw
/*65291*/       OPC_MoveChild, 5,
/*65293*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65296*/       OPC_CheckType, MVT::i32,
/*65298*/       OPC_MoveParent,
/*65299*/       OPC_RecordChild6, // #5 = $offsetx
/*65300*/       OPC_MoveChild, 6,
/*65302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65305*/       OPC_CheckType, MVT::i32,
/*65307*/       OPC_MoveParent,
/*65308*/       OPC_RecordChild7, // #6 = $offsety
/*65309*/       OPC_MoveChild, 7,
/*65311*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65314*/       OPC_CheckType, MVT::i32,
/*65316*/       OPC_MoveParent,
/*65317*/       OPC_MoveChild, 8,
/*65319*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65322*/       OPC_RecordNode, // #7 = $offsetz
/*65323*/       OPC_CheckType, MVT::i32,
/*65325*/       OPC_MoveParent,
/*65326*/       OPC_MoveChild, 9,
/*65328*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65331*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65332*/       OPC_CheckType, MVT::i32,
/*65334*/       OPC_MoveParent,
/*65335*/       OPC_MoveChild, 10,
/*65337*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65340*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65341*/       OPC_CheckType, MVT::i32,
/*65343*/       OPC_MoveParent,
/*65344*/       OPC_MoveChild, 11,
/*65346*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65349*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65350*/       OPC_CheckType, MVT::i32,
/*65352*/       OPC_MoveParent,
/*65353*/       OPC_MoveChild, 12,
/*65355*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65358*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65359*/       OPC_CheckType, MVT::i32,
/*65361*/       OPC_MoveParent,
/*65362*/       OPC_MoveChild, 13,
/*65364*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65367*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65368*/       OPC_CheckType, MVT::i32,
/*65370*/       OPC_MoveParent,
/*65371*/       OPC_MoveChild, 14,
/*65373*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65376*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65377*/       OPC_CheckType, MVT::i32,
/*65379*/       OPC_MoveParent,
/*65380*/       OPC_MoveChild, 15,
/*65382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65385*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65386*/       OPC_CheckType, MVT::i32,
/*65388*/       OPC_MoveParent,
/*65389*/       OPC_MoveChild, 16,
/*65391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65394*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65395*/       OPC_CheckType, MVT::i32,
/*65397*/       OPC_MoveParent,
/*65398*/       OPC_MoveChild, 17,
/*65400*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65403*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65404*/       OPC_CheckType, MVT::i32,
/*65406*/       OPC_MoveParent,
/*65407*/       OPC_MoveChild, 18,
/*65409*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65412*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65413*/       OPC_CheckType, MVT::i32,
/*65415*/       OPC_MoveParent,
/*65416*/       OPC_CheckType, MVT::v4f32,
/*65418*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65420*/       OPC_EmitConvertToTarget, 1,
/*65422*/       OPC_EmitConvertToTarget, 2,
/*65424*/       OPC_EmitConvertToTarget, 3,
/*65426*/       OPC_EmitConvertToTarget, 4,
/*65428*/       OPC_EmitConvertToTarget, 5,
/*65430*/       OPC_EmitConvertToTarget, 6,
/*65432*/       OPC_EmitConvertToTarget, 7,
/*65434*/       OPC_EmitConvertToTarget, 8,
/*65436*/       OPC_EmitConvertToTarget, 9,
/*65438*/       OPC_EmitConvertToTarget, 10,
/*65440*/       OPC_EmitConvertToTarget, 11,
/*65442*/       OPC_EmitConvertToTarget, 12,
/*65444*/       OPC_EmitConvertToTarget, 13,
/*65446*/       OPC_EmitConvertToTarget, 14,
/*65448*/       OPC_EmitConvertToTarget, 15,
/*65450*/       OPC_EmitConvertToTarget, 16,
/*65452*/       OPC_EmitConvertToTarget, 17,
/*65454*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65479*/     /*Scope*/ 95|128,1/*223*/, /*->65704*/
/*65481*/       OPC_CheckChild0Integer, 10, 
/*65483*/       OPC_CheckChild0Type, MVT::i32,
/*65485*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65486*/       OPC_CheckChild1Type, MVT::v4i32,
/*65488*/       OPC_RecordChild2, // #1 = $srcx
/*65489*/       OPC_MoveChild, 2,
/*65491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65494*/       OPC_CheckType, MVT::i32,
/*65496*/       OPC_MoveParent,
/*65497*/       OPC_RecordChild3, // #2 = $srcy
/*65498*/       OPC_MoveChild, 3,
/*65500*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65503*/       OPC_CheckType, MVT::i32,
/*65505*/       OPC_MoveParent,
/*65506*/       OPC_RecordChild4, // #3 = $srcz
/*65507*/       OPC_MoveChild, 4,
/*65509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65512*/       OPC_CheckType, MVT::i32,
/*65514*/       OPC_MoveParent,
/*65515*/       OPC_RecordChild5, // #4 = $srcw
/*65516*/       OPC_MoveChild, 5,
/*65518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65521*/       OPC_CheckType, MVT::i32,
/*65523*/       OPC_MoveParent,
/*65524*/       OPC_RecordChild6, // #5 = $offsetx
/*65525*/       OPC_MoveChild, 6,
/*65527*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65530*/       OPC_CheckType, MVT::i32,
/*65532*/       OPC_MoveParent,
/*65533*/       OPC_RecordChild7, // #6 = $offsety
/*65534*/       OPC_MoveChild, 7,
/*65536*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65539*/       OPC_CheckType, MVT::i32,
/*65541*/       OPC_MoveParent,
/*65542*/       OPC_MoveChild, 8,
/*65544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65547*/       OPC_RecordNode, // #7 = $offsetz
/*65548*/       OPC_CheckType, MVT::i32,
/*65550*/       OPC_MoveParent,
/*65551*/       OPC_MoveChild, 9,
/*65553*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65556*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65557*/       OPC_CheckType, MVT::i32,
/*65559*/       OPC_MoveParent,
/*65560*/       OPC_MoveChild, 10,
/*65562*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65565*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65566*/       OPC_CheckType, MVT::i32,
/*65568*/       OPC_MoveParent,
/*65569*/       OPC_MoveChild, 11,
/*65571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65574*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65575*/       OPC_CheckType, MVT::i32,
/*65577*/       OPC_MoveParent,
/*65578*/       OPC_MoveChild, 12,
/*65580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65583*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65584*/       OPC_CheckType, MVT::i32,
/*65586*/       OPC_MoveParent,
/*65587*/       OPC_MoveChild, 13,
/*65589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65592*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65593*/       OPC_CheckType, MVT::i32,
/*65595*/       OPC_MoveParent,
/*65596*/       OPC_MoveChild, 14,
/*65598*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65601*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65602*/       OPC_CheckType, MVT::i32,
/*65604*/       OPC_MoveParent,
/*65605*/       OPC_MoveChild, 15,
/*65607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65610*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65611*/       OPC_CheckType, MVT::i32,
/*65613*/       OPC_MoveParent,
/*65614*/       OPC_MoveChild, 16,
/*65616*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65619*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65620*/       OPC_CheckType, MVT::i32,
/*65622*/       OPC_MoveParent,
/*65623*/       OPC_MoveChild, 17,
/*65625*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65628*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65629*/       OPC_CheckType, MVT::i32,
/*65631*/       OPC_MoveParent,
/*65632*/       OPC_MoveChild, 18,
/*65634*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65637*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65638*/       OPC_CheckType, MVT::i32,
/*65640*/       OPC_MoveParent,
/*65641*/       OPC_CheckType, MVT::v4f32,
/*65643*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65645*/       OPC_EmitConvertToTarget, 1,
/*65647*/       OPC_EmitConvertToTarget, 2,
/*65649*/       OPC_EmitConvertToTarget, 3,
/*65651*/       OPC_EmitConvertToTarget, 4,
/*65653*/       OPC_EmitConvertToTarget, 5,
/*65655*/       OPC_EmitConvertToTarget, 6,
/*65657*/       OPC_EmitConvertToTarget, 7,
/*65659*/       OPC_EmitConvertToTarget, 8,
/*65661*/       OPC_EmitConvertToTarget, 9,
/*65663*/       OPC_EmitConvertToTarget, 10,
/*65665*/       OPC_EmitConvertToTarget, 11,
/*65667*/       OPC_EmitConvertToTarget, 12,
/*65669*/       OPC_EmitConvertToTarget, 13,
/*65671*/       OPC_EmitConvertToTarget, 14,
/*65673*/       OPC_EmitConvertToTarget, 15,
/*65675*/       OPC_EmitConvertToTarget, 16,
/*65677*/       OPC_EmitConvertToTarget, 17,
/*65679*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65704*/     0, /*End of Scope*/
/*65705*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->66771
/*65709*/     OPC_RecordChild0, // #0 = $addr
/*65710*/     OPC_Scope, 121|128,1/*249*/, /*->65962*/ // 5 children in Scope
/*65713*/       OPC_CheckChild0Type, MVT::v2i32,
/*65715*/       OPC_RecordChild1, // #1 = $rsrc
/*65716*/       OPC_RecordChild2, // #2 = $sampler
/*65717*/       OPC_MoveChild, 3,
/*65719*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65722*/       OPC_Scope, 47, /*->65771*/ // 5 children in Scope
/*65724*/         OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*65726*/         OPC_MoveParent,
/*65727*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65729*/         OPC_EmitInteger, MVT::i32, 15, 
/*65732*/         OPC_EmitInteger, MVT::i1, 1, 
/*65735*/         OPC_EmitInteger, MVT::i1, 0, 
/*65738*/         OPC_EmitInteger, MVT::i1, 0, 
/*65741*/         OPC_EmitInteger, MVT::i1, 0, 
/*65744*/         OPC_EmitInteger, MVT::i1, 0, 
/*65747*/         OPC_EmitInteger, MVT::i1, 0, 
/*65750*/         OPC_EmitInteger, MVT::i1, 0, 
/*65753*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65771*/       /*Scope*/ 47, /*->65819*/
/*65772*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*65774*/         OPC_MoveParent,
/*65775*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65777*/         OPC_EmitInteger, MVT::i32, 15, 
/*65780*/         OPC_EmitInteger, MVT::i1, 0, 
/*65783*/         OPC_EmitInteger, MVT::i1, 0, 
/*65786*/         OPC_EmitInteger, MVT::i1, 1, 
/*65789*/         OPC_EmitInteger, MVT::i1, 0, 
/*65792*/         OPC_EmitInteger, MVT::i1, 0, 
/*65795*/         OPC_EmitInteger, MVT::i1, 0, 
/*65798*/         OPC_EmitInteger, MVT::i1, 0, 
/*65801*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65819*/       /*Scope*/ 47, /*->65867*/
/*65820*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*65822*/         OPC_MoveParent,
/*65823*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65825*/         OPC_EmitInteger, MVT::i32, 15, 
/*65828*/         OPC_EmitInteger, MVT::i1, 0, 
/*65831*/         OPC_EmitInteger, MVT::i1, 0, 
/*65834*/         OPC_EmitInteger, MVT::i1, 0, 
/*65837*/         OPC_EmitInteger, MVT::i1, 0, 
/*65840*/         OPC_EmitInteger, MVT::i1, 0, 
/*65843*/         OPC_EmitInteger, MVT::i1, 0, 
/*65846*/         OPC_EmitInteger, MVT::i1, 0, 
/*65849*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65867*/       /*Scope*/ 47, /*->65915*/
/*65868*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*65870*/         OPC_MoveParent,
/*65871*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65873*/         OPC_EmitInteger, MVT::i32, 15, 
/*65876*/         OPC_EmitInteger, MVT::i1, 0, 
/*65879*/         OPC_EmitInteger, MVT::i1, 0, 
/*65882*/         OPC_EmitInteger, MVT::i1, 1, 
/*65885*/         OPC_EmitInteger, MVT::i1, 0, 
/*65888*/         OPC_EmitInteger, MVT::i1, 0, 
/*65891*/         OPC_EmitInteger, MVT::i1, 0, 
/*65894*/         OPC_EmitInteger, MVT::i1, 0, 
/*65897*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65915*/       /*Scope*/ 45, /*->65961*/
/*65916*/         OPC_MoveParent,
/*65917*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65919*/         OPC_EmitInteger, MVT::i32, 15, 
/*65922*/         OPC_EmitInteger, MVT::i1, 0, 
/*65925*/         OPC_EmitInteger, MVT::i1, 0, 
/*65928*/         OPC_EmitInteger, MVT::i1, 0, 
/*65931*/         OPC_EmitInteger, MVT::i1, 0, 
/*65934*/         OPC_EmitInteger, MVT::i1, 0, 
/*65937*/         OPC_EmitInteger, MVT::i1, 0, 
/*65940*/         OPC_EmitInteger, MVT::i1, 0, 
/*65943*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65961*/       0, /*End of Scope*/
/*65962*/     /*Scope*/ 121|128,1/*249*/, /*->66213*/
/*65964*/       OPC_CheckChild0Type, MVT::v4i32,
/*65966*/       OPC_RecordChild1, // #1 = $rsrc
/*65967*/       OPC_RecordChild2, // #2 = $sampler
/*65968*/       OPC_MoveChild, 3,
/*65970*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65973*/       OPC_Scope, 47, /*->66022*/ // 5 children in Scope
/*65975*/         OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*65977*/         OPC_MoveParent,
/*65978*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65980*/         OPC_EmitInteger, MVT::i32, 15, 
/*65983*/         OPC_EmitInteger, MVT::i1, 1, 
/*65986*/         OPC_EmitInteger, MVT::i1, 0, 
/*65989*/         OPC_EmitInteger, MVT::i1, 0, 
/*65992*/         OPC_EmitInteger, MVT::i1, 0, 
/*65995*/         OPC_EmitInteger, MVT::i1, 0, 
/*65998*/         OPC_EmitInteger, MVT::i1, 0, 
/*66001*/         OPC_EmitInteger, MVT::i1, 0, 
/*66004*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66022*/       /*Scope*/ 47, /*->66070*/
/*66023*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*66025*/         OPC_MoveParent,
/*66026*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66028*/         OPC_EmitInteger, MVT::i32, 15, 
/*66031*/         OPC_EmitInteger, MVT::i1, 0, 
/*66034*/         OPC_EmitInteger, MVT::i1, 0, 
/*66037*/         OPC_EmitInteger, MVT::i1, 1, 
/*66040*/         OPC_EmitInteger, MVT::i1, 0, 
/*66043*/         OPC_EmitInteger, MVT::i1, 0, 
/*66046*/         OPC_EmitInteger, MVT::i1, 0, 
/*66049*/         OPC_EmitInteger, MVT::i1, 0, 
/*66052*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66070*/       /*Scope*/ 47, /*->66118*/
/*66071*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*66073*/         OPC_MoveParent,
/*66074*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66076*/         OPC_EmitInteger, MVT::i32, 15, 
/*66079*/         OPC_EmitInteger, MVT::i1, 0, 
/*66082*/         OPC_EmitInteger, MVT::i1, 0, 
/*66085*/         OPC_EmitInteger, MVT::i1, 0, 
/*66088*/         OPC_EmitInteger, MVT::i1, 0, 
/*66091*/         OPC_EmitInteger, MVT::i1, 0, 
/*66094*/         OPC_EmitInteger, MVT::i1, 0, 
/*66097*/         OPC_EmitInteger, MVT::i1, 0, 
/*66100*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66118*/       /*Scope*/ 47, /*->66166*/
/*66119*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*66121*/         OPC_MoveParent,
/*66122*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66124*/         OPC_EmitInteger, MVT::i32, 15, 
/*66127*/         OPC_EmitInteger, MVT::i1, 0, 
/*66130*/         OPC_EmitInteger, MVT::i1, 0, 
/*66133*/         OPC_EmitInteger, MVT::i1, 1, 
/*66136*/         OPC_EmitInteger, MVT::i1, 0, 
/*66139*/         OPC_EmitInteger, MVT::i1, 0, 
/*66142*/         OPC_EmitInteger, MVT::i1, 0, 
/*66145*/         OPC_EmitInteger, MVT::i1, 0, 
/*66148*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66166*/       /*Scope*/ 45, /*->66212*/
/*66167*/         OPC_MoveParent,
/*66168*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66170*/         OPC_EmitInteger, MVT::i32, 15, 
/*66173*/         OPC_EmitInteger, MVT::i1, 0, 
/*66176*/         OPC_EmitInteger, MVT::i1, 0, 
/*66179*/         OPC_EmitInteger, MVT::i1, 0, 
/*66182*/         OPC_EmitInteger, MVT::i1, 0, 
/*66185*/         OPC_EmitInteger, MVT::i1, 0, 
/*66188*/         OPC_EmitInteger, MVT::i1, 0, 
/*66191*/         OPC_EmitInteger, MVT::i1, 0, 
/*66194*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66212*/       0, /*End of Scope*/
/*66213*/     /*Scope*/ 121|128,1/*249*/, /*->66464*/
/*66215*/       OPC_CheckChild0Type, MVT::v8i32,
/*66217*/       OPC_RecordChild1, // #1 = $rsrc
/*66218*/       OPC_RecordChild2, // #2 = $sampler
/*66219*/       OPC_MoveChild, 3,
/*66221*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66224*/       OPC_Scope, 47, /*->66273*/ // 5 children in Scope
/*66226*/         OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*66228*/         OPC_MoveParent,
/*66229*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66231*/         OPC_EmitInteger, MVT::i32, 15, 
/*66234*/         OPC_EmitInteger, MVT::i1, 1, 
/*66237*/         OPC_EmitInteger, MVT::i1, 0, 
/*66240*/         OPC_EmitInteger, MVT::i1, 0, 
/*66243*/         OPC_EmitInteger, MVT::i1, 0, 
/*66246*/         OPC_EmitInteger, MVT::i1, 0, 
/*66249*/         OPC_EmitInteger, MVT::i1, 0, 
/*66252*/         OPC_EmitInteger, MVT::i1, 0, 
/*66255*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66273*/       /*Scope*/ 47, /*->66321*/
/*66274*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*66276*/         OPC_MoveParent,
/*66277*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66279*/         OPC_EmitInteger, MVT::i32, 15, 
/*66282*/         OPC_EmitInteger, MVT::i1, 0, 
/*66285*/         OPC_EmitInteger, MVT::i1, 0, 
/*66288*/         OPC_EmitInteger, MVT::i1, 1, 
/*66291*/         OPC_EmitInteger, MVT::i1, 0, 
/*66294*/         OPC_EmitInteger, MVT::i1, 0, 
/*66297*/         OPC_EmitInteger, MVT::i1, 0, 
/*66300*/         OPC_EmitInteger, MVT::i1, 0, 
/*66303*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66321*/       /*Scope*/ 47, /*->66369*/
/*66322*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*66324*/         OPC_MoveParent,
/*66325*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66327*/         OPC_EmitInteger, MVT::i32, 15, 
/*66330*/         OPC_EmitInteger, MVT::i1, 0, 
/*66333*/         OPC_EmitInteger, MVT::i1, 0, 
/*66336*/         OPC_EmitInteger, MVT::i1, 0, 
/*66339*/         OPC_EmitInteger, MVT::i1, 0, 
/*66342*/         OPC_EmitInteger, MVT::i1, 0, 
/*66345*/         OPC_EmitInteger, MVT::i1, 0, 
/*66348*/         OPC_EmitInteger, MVT::i1, 0, 
/*66351*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66369*/       /*Scope*/ 47, /*->66417*/
/*66370*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*66372*/         OPC_MoveParent,
/*66373*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66375*/         OPC_EmitInteger, MVT::i32, 15, 
/*66378*/         OPC_EmitInteger, MVT::i1, 0, 
/*66381*/         OPC_EmitInteger, MVT::i1, 0, 
/*66384*/         OPC_EmitInteger, MVT::i1, 1, 
/*66387*/         OPC_EmitInteger, MVT::i1, 0, 
/*66390*/         OPC_EmitInteger, MVT::i1, 0, 
/*66393*/         OPC_EmitInteger, MVT::i1, 0, 
/*66396*/         OPC_EmitInteger, MVT::i1, 0, 
/*66399*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66417*/       /*Scope*/ 45, /*->66463*/
/*66418*/         OPC_MoveParent,
/*66419*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66421*/         OPC_EmitInteger, MVT::i32, 15, 
/*66424*/         OPC_EmitInteger, MVT::i1, 0, 
/*66427*/         OPC_EmitInteger, MVT::i1, 0, 
/*66430*/         OPC_EmitInteger, MVT::i1, 0, 
/*66433*/         OPC_EmitInteger, MVT::i1, 0, 
/*66436*/         OPC_EmitInteger, MVT::i1, 0, 
/*66439*/         OPC_EmitInteger, MVT::i1, 0, 
/*66442*/         OPC_EmitInteger, MVT::i1, 0, 
/*66445*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66463*/       0, /*End of Scope*/
/*66464*/     /*Scope*/ 121|128,1/*249*/, /*->66715*/
/*66466*/       OPC_CheckChild0Type, MVT::v16i32,
/*66468*/       OPC_RecordChild1, // #1 = $rsrc
/*66469*/       OPC_RecordChild2, // #2 = $sampler
/*66470*/       OPC_MoveChild, 3,
/*66472*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66475*/       OPC_Scope, 47, /*->66524*/ // 5 children in Scope
/*66477*/         OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*66479*/         OPC_MoveParent,
/*66480*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66482*/         OPC_EmitInteger, MVT::i32, 15, 
/*66485*/         OPC_EmitInteger, MVT::i1, 1, 
/*66488*/         OPC_EmitInteger, MVT::i1, 0, 
/*66491*/         OPC_EmitInteger, MVT::i1, 0, 
/*66494*/         OPC_EmitInteger, MVT::i1, 0, 
/*66497*/         OPC_EmitInteger, MVT::i1, 0, 
/*66500*/         OPC_EmitInteger, MVT::i1, 0, 
/*66503*/         OPC_EmitInteger, MVT::i1, 0, 
/*66506*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66524*/       /*Scope*/ 47, /*->66572*/
/*66525*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*66527*/         OPC_MoveParent,
/*66528*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66530*/         OPC_EmitInteger, MVT::i32, 15, 
/*66533*/         OPC_EmitInteger, MVT::i1, 0, 
/*66536*/         OPC_EmitInteger, MVT::i1, 0, 
/*66539*/         OPC_EmitInteger, MVT::i1, 1, 
/*66542*/         OPC_EmitInteger, MVT::i1, 0, 
/*66545*/         OPC_EmitInteger, MVT::i1, 0, 
/*66548*/         OPC_EmitInteger, MVT::i1, 0, 
/*66551*/         OPC_EmitInteger, MVT::i1, 0, 
/*66554*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66572*/       /*Scope*/ 47, /*->66620*/
/*66573*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*66575*/         OPC_MoveParent,
/*66576*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66578*/         OPC_EmitInteger, MVT::i32, 15, 
/*66581*/         OPC_EmitInteger, MVT::i1, 0, 
/*66584*/         OPC_EmitInteger, MVT::i1, 0, 
/*66587*/         OPC_EmitInteger, MVT::i1, 0, 
/*66590*/         OPC_EmitInteger, MVT::i1, 0, 
/*66593*/         OPC_EmitInteger, MVT::i1, 0, 
/*66596*/         OPC_EmitInteger, MVT::i1, 0, 
/*66599*/         OPC_EmitInteger, MVT::i1, 0, 
/*66602*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66620*/       /*Scope*/ 47, /*->66668*/
/*66621*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*66623*/         OPC_MoveParent,
/*66624*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66626*/         OPC_EmitInteger, MVT::i32, 15, 
/*66629*/         OPC_EmitInteger, MVT::i1, 0, 
/*66632*/         OPC_EmitInteger, MVT::i1, 0, 
/*66635*/         OPC_EmitInteger, MVT::i1, 1, 
/*66638*/         OPC_EmitInteger, MVT::i1, 0, 
/*66641*/         OPC_EmitInteger, MVT::i1, 0, 
/*66644*/         OPC_EmitInteger, MVT::i1, 0, 
/*66647*/         OPC_EmitInteger, MVT::i1, 0, 
/*66650*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66668*/       /*Scope*/ 45, /*->66714*/
/*66669*/         OPC_MoveParent,
/*66670*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66672*/         OPC_EmitInteger, MVT::i32, 15, 
/*66675*/         OPC_EmitInteger, MVT::i1, 0, 
/*66678*/         OPC_EmitInteger, MVT::i1, 0, 
/*66681*/         OPC_EmitInteger, MVT::i1, 0, 
/*66684*/         OPC_EmitInteger, MVT::i1, 0, 
/*66687*/         OPC_EmitInteger, MVT::i1, 0, 
/*66690*/         OPC_EmitInteger, MVT::i1, 0, 
/*66693*/         OPC_EmitInteger, MVT::i1, 0, 
/*66696*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66714*/       0, /*End of Scope*/
/*66715*/     /*Scope*/ 54, /*->66770*/
/*66716*/       OPC_CheckChild0Type, MVT::i32,
/*66718*/       OPC_RecordChild1, // #1 = $rsrc
/*66719*/       OPC_RecordChild2, // #2 = $sampler
/*66720*/       OPC_MoveChild, 3,
/*66722*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66725*/       OPC_MoveParent,
/*66726*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66728*/       OPC_EmitInteger, MVT::i32, 15, 
/*66731*/       OPC_EmitInteger, MVT::i1, 0, 
/*66734*/       OPC_EmitInteger, MVT::i1, 0, 
/*66737*/       OPC_EmitInteger, MVT::i1, 0, 
/*66740*/       OPC_EmitInteger, MVT::i1, 0, 
/*66743*/       OPC_EmitInteger, MVT::i1, 0, 
/*66746*/       OPC_EmitInteger, MVT::i1, 0, 
/*66749*/       OPC_EmitInteger, MVT::i1, 0, 
/*66752*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66770*/     0, /*End of Scope*/
/*66771*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->67590
/*66775*/     OPC_RecordChild0, // #0 = $addr
/*66776*/     OPC_Scope, 73|128,1/*201*/, /*->66980*/ // 4 children in Scope
/*66779*/       OPC_CheckChild0Type, MVT::v2i32,
/*66781*/       OPC_RecordChild1, // #1 = $rsrc
/*66782*/       OPC_RecordChild2, // #2 = $sampler
/*66783*/       OPC_MoveChild, 3,
/*66785*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66788*/       OPC_Scope, 47, /*->66837*/ // 4 children in Scope
/*66790*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*66792*/         OPC_MoveParent,
/*66793*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66795*/         OPC_EmitInteger, MVT::i32, 15, 
/*66798*/         OPC_EmitInteger, MVT::i1, 0, 
/*66801*/         OPC_EmitInteger, MVT::i1, 0, 
/*66804*/         OPC_EmitInteger, MVT::i1, 1, 
/*66807*/         OPC_EmitInteger, MVT::i1, 0, 
/*66810*/         OPC_EmitInteger, MVT::i1, 0, 
/*66813*/         OPC_EmitInteger, MVT::i1, 0, 
/*66816*/         OPC_EmitInteger, MVT::i1, 0, 
/*66819*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66837*/       /*Scope*/ 47, /*->66885*/
/*66838*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*66840*/         OPC_MoveParent,
/*66841*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66843*/         OPC_EmitInteger, MVT::i32, 15, 
/*66846*/         OPC_EmitInteger, MVT::i1, 0, 
/*66849*/         OPC_EmitInteger, MVT::i1, 0, 
/*66852*/         OPC_EmitInteger, MVT::i1, 0, 
/*66855*/         OPC_EmitInteger, MVT::i1, 0, 
/*66858*/         OPC_EmitInteger, MVT::i1, 0, 
/*66861*/         OPC_EmitInteger, MVT::i1, 0, 
/*66864*/         OPC_EmitInteger, MVT::i1, 0, 
/*66867*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66885*/       /*Scope*/ 47, /*->66933*/
/*66886*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*66888*/         OPC_MoveParent,
/*66889*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66891*/         OPC_EmitInteger, MVT::i32, 15, 
/*66894*/         OPC_EmitInteger, MVT::i1, 0, 
/*66897*/         OPC_EmitInteger, MVT::i1, 0, 
/*66900*/         OPC_EmitInteger, MVT::i1, 1, 
/*66903*/         OPC_EmitInteger, MVT::i1, 0, 
/*66906*/         OPC_EmitInteger, MVT::i1, 0, 
/*66909*/         OPC_EmitInteger, MVT::i1, 0, 
/*66912*/         OPC_EmitInteger, MVT::i1, 0, 
/*66915*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66933*/       /*Scope*/ 45, /*->66979*/
/*66934*/         OPC_MoveParent,
/*66935*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66937*/         OPC_EmitInteger, MVT::i32, 15, 
/*66940*/         OPC_EmitInteger, MVT::i1, 0, 
/*66943*/         OPC_EmitInteger, MVT::i1, 0, 
/*66946*/         OPC_EmitInteger, MVT::i1, 0, 
/*66949*/         OPC_EmitInteger, MVT::i1, 0, 
/*66952*/         OPC_EmitInteger, MVT::i1, 0, 
/*66955*/         OPC_EmitInteger, MVT::i1, 0, 
/*66958*/         OPC_EmitInteger, MVT::i1, 0, 
/*66961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66979*/       0, /*End of Scope*/
/*66980*/     /*Scope*/ 73|128,1/*201*/, /*->67183*/
/*66982*/       OPC_CheckChild0Type, MVT::v4i32,
/*66984*/       OPC_RecordChild1, // #1 = $rsrc
/*66985*/       OPC_RecordChild2, // #2 = $sampler
/*66986*/       OPC_MoveChild, 3,
/*66988*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66991*/       OPC_Scope, 47, /*->67040*/ // 4 children in Scope
/*66993*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*66995*/         OPC_MoveParent,
/*66996*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66998*/         OPC_EmitInteger, MVT::i32, 15, 
/*67001*/         OPC_EmitInteger, MVT::i1, 0, 
/*67004*/         OPC_EmitInteger, MVT::i1, 0, 
/*67007*/         OPC_EmitInteger, MVT::i1, 1, 
/*67010*/         OPC_EmitInteger, MVT::i1, 0, 
/*67013*/         OPC_EmitInteger, MVT::i1, 0, 
/*67016*/         OPC_EmitInteger, MVT::i1, 0, 
/*67019*/         OPC_EmitInteger, MVT::i1, 0, 
/*67022*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67040*/       /*Scope*/ 47, /*->67088*/
/*67041*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*67043*/         OPC_MoveParent,
/*67044*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67046*/         OPC_EmitInteger, MVT::i32, 15, 
/*67049*/         OPC_EmitInteger, MVT::i1, 0, 
/*67052*/         OPC_EmitInteger, MVT::i1, 0, 
/*67055*/         OPC_EmitInteger, MVT::i1, 0, 
/*67058*/         OPC_EmitInteger, MVT::i1, 0, 
/*67061*/         OPC_EmitInteger, MVT::i1, 0, 
/*67064*/         OPC_EmitInteger, MVT::i1, 0, 
/*67067*/         OPC_EmitInteger, MVT::i1, 0, 
/*67070*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67088*/       /*Scope*/ 47, /*->67136*/
/*67089*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67091*/         OPC_MoveParent,
/*67092*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67094*/         OPC_EmitInteger, MVT::i32, 15, 
/*67097*/         OPC_EmitInteger, MVT::i1, 0, 
/*67100*/         OPC_EmitInteger, MVT::i1, 0, 
/*67103*/         OPC_EmitInteger, MVT::i1, 1, 
/*67106*/         OPC_EmitInteger, MVT::i1, 0, 
/*67109*/         OPC_EmitInteger, MVT::i1, 0, 
/*67112*/         OPC_EmitInteger, MVT::i1, 0, 
/*67115*/         OPC_EmitInteger, MVT::i1, 0, 
/*67118*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67136*/       /*Scope*/ 45, /*->67182*/
/*67137*/         OPC_MoveParent,
/*67138*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67140*/         OPC_EmitInteger, MVT::i32, 15, 
/*67143*/         OPC_EmitInteger, MVT::i1, 0, 
/*67146*/         OPC_EmitInteger, MVT::i1, 0, 
/*67149*/         OPC_EmitInteger, MVT::i1, 0, 
/*67152*/         OPC_EmitInteger, MVT::i1, 0, 
/*67155*/         OPC_EmitInteger, MVT::i1, 0, 
/*67158*/         OPC_EmitInteger, MVT::i1, 0, 
/*67161*/         OPC_EmitInteger, MVT::i1, 0, 
/*67164*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67182*/       0, /*End of Scope*/
/*67183*/     /*Scope*/ 73|128,1/*201*/, /*->67386*/
/*67185*/       OPC_CheckChild0Type, MVT::v8i32,
/*67187*/       OPC_RecordChild1, // #1 = $rsrc
/*67188*/       OPC_RecordChild2, // #2 = $sampler
/*67189*/       OPC_MoveChild, 3,
/*67191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67194*/       OPC_Scope, 47, /*->67243*/ // 4 children in Scope
/*67196*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*67198*/         OPC_MoveParent,
/*67199*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67201*/         OPC_EmitInteger, MVT::i32, 15, 
/*67204*/         OPC_EmitInteger, MVT::i1, 0, 
/*67207*/         OPC_EmitInteger, MVT::i1, 0, 
/*67210*/         OPC_EmitInteger, MVT::i1, 1, 
/*67213*/         OPC_EmitInteger, MVT::i1, 0, 
/*67216*/         OPC_EmitInteger, MVT::i1, 0, 
/*67219*/         OPC_EmitInteger, MVT::i1, 0, 
/*67222*/         OPC_EmitInteger, MVT::i1, 0, 
/*67225*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67243*/       /*Scope*/ 47, /*->67291*/
/*67244*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*67246*/         OPC_MoveParent,
/*67247*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67249*/         OPC_EmitInteger, MVT::i32, 15, 
/*67252*/         OPC_EmitInteger, MVT::i1, 0, 
/*67255*/         OPC_EmitInteger, MVT::i1, 0, 
/*67258*/         OPC_EmitInteger, MVT::i1, 0, 
/*67261*/         OPC_EmitInteger, MVT::i1, 0, 
/*67264*/         OPC_EmitInteger, MVT::i1, 0, 
/*67267*/         OPC_EmitInteger, MVT::i1, 0, 
/*67270*/         OPC_EmitInteger, MVT::i1, 0, 
/*67273*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67291*/       /*Scope*/ 47, /*->67339*/
/*67292*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67294*/         OPC_MoveParent,
/*67295*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67297*/         OPC_EmitInteger, MVT::i32, 15, 
/*67300*/         OPC_EmitInteger, MVT::i1, 0, 
/*67303*/         OPC_EmitInteger, MVT::i1, 0, 
/*67306*/         OPC_EmitInteger, MVT::i1, 1, 
/*67309*/         OPC_EmitInteger, MVT::i1, 0, 
/*67312*/         OPC_EmitInteger, MVT::i1, 0, 
/*67315*/         OPC_EmitInteger, MVT::i1, 0, 
/*67318*/         OPC_EmitInteger, MVT::i1, 0, 
/*67321*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67339*/       /*Scope*/ 45, /*->67385*/
/*67340*/         OPC_MoveParent,
/*67341*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67343*/         OPC_EmitInteger, MVT::i32, 15, 
/*67346*/         OPC_EmitInteger, MVT::i1, 0, 
/*67349*/         OPC_EmitInteger, MVT::i1, 0, 
/*67352*/         OPC_EmitInteger, MVT::i1, 0, 
/*67355*/         OPC_EmitInteger, MVT::i1, 0, 
/*67358*/         OPC_EmitInteger, MVT::i1, 0, 
/*67361*/         OPC_EmitInteger, MVT::i1, 0, 
/*67364*/         OPC_EmitInteger, MVT::i1, 0, 
/*67367*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67385*/       0, /*End of Scope*/
/*67386*/     /*Scope*/ 73|128,1/*201*/, /*->67589*/
/*67388*/       OPC_CheckChild0Type, MVT::v16i32,
/*67390*/       OPC_RecordChild1, // #1 = $rsrc
/*67391*/       OPC_RecordChild2, // #2 = $sampler
/*67392*/       OPC_MoveChild, 3,
/*67394*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67397*/       OPC_Scope, 47, /*->67446*/ // 4 children in Scope
/*67399*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*67401*/         OPC_MoveParent,
/*67402*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67404*/         OPC_EmitInteger, MVT::i32, 15, 
/*67407*/         OPC_EmitInteger, MVT::i1, 0, 
/*67410*/         OPC_EmitInteger, MVT::i1, 0, 
/*67413*/         OPC_EmitInteger, MVT::i1, 1, 
/*67416*/         OPC_EmitInteger, MVT::i1, 0, 
/*67419*/         OPC_EmitInteger, MVT::i1, 0, 
/*67422*/         OPC_EmitInteger, MVT::i1, 0, 
/*67425*/         OPC_EmitInteger, MVT::i1, 0, 
/*67428*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67446*/       /*Scope*/ 47, /*->67494*/
/*67447*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*67449*/         OPC_MoveParent,
/*67450*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67452*/         OPC_EmitInteger, MVT::i32, 15, 
/*67455*/         OPC_EmitInteger, MVT::i1, 0, 
/*67458*/         OPC_EmitInteger, MVT::i1, 0, 
/*67461*/         OPC_EmitInteger, MVT::i1, 0, 
/*67464*/         OPC_EmitInteger, MVT::i1, 0, 
/*67467*/         OPC_EmitInteger, MVT::i1, 0, 
/*67470*/         OPC_EmitInteger, MVT::i1, 0, 
/*67473*/         OPC_EmitInteger, MVT::i1, 0, 
/*67476*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67494*/       /*Scope*/ 47, /*->67542*/
/*67495*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67497*/         OPC_MoveParent,
/*67498*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67500*/         OPC_EmitInteger, MVT::i32, 15, 
/*67503*/         OPC_EmitInteger, MVT::i1, 0, 
/*67506*/         OPC_EmitInteger, MVT::i1, 0, 
/*67509*/         OPC_EmitInteger, MVT::i1, 1, 
/*67512*/         OPC_EmitInteger, MVT::i1, 0, 
/*67515*/         OPC_EmitInteger, MVT::i1, 0, 
/*67518*/         OPC_EmitInteger, MVT::i1, 0, 
/*67521*/         OPC_EmitInteger, MVT::i1, 0, 
/*67524*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67542*/       /*Scope*/ 45, /*->67588*/
/*67543*/         OPC_MoveParent,
/*67544*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67546*/         OPC_EmitInteger, MVT::i32, 15, 
/*67549*/         OPC_EmitInteger, MVT::i1, 0, 
/*67552*/         OPC_EmitInteger, MVT::i1, 0, 
/*67555*/         OPC_EmitInteger, MVT::i1, 0, 
/*67558*/         OPC_EmitInteger, MVT::i1, 0, 
/*67561*/         OPC_EmitInteger, MVT::i1, 0, 
/*67564*/         OPC_EmitInteger, MVT::i1, 0, 
/*67567*/         OPC_EmitInteger, MVT::i1, 0, 
/*67570*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67588*/       0, /*End of Scope*/
/*67589*/     0, /*End of Scope*/
/*67590*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->68409
/*67594*/     OPC_RecordChild0, // #0 = $addr
/*67595*/     OPC_Scope, 73|128,1/*201*/, /*->67799*/ // 4 children in Scope
/*67598*/       OPC_CheckChild0Type, MVT::v2i32,
/*67600*/       OPC_RecordChild1, // #1 = $rsrc
/*67601*/       OPC_RecordChild2, // #2 = $sampler
/*67602*/       OPC_MoveChild, 3,
/*67604*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67607*/       OPC_Scope, 47, /*->67656*/ // 4 children in Scope
/*67609*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*67611*/         OPC_MoveParent,
/*67612*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67614*/         OPC_EmitInteger, MVT::i32, 15, 
/*67617*/         OPC_EmitInteger, MVT::i1, 0, 
/*67620*/         OPC_EmitInteger, MVT::i1, 0, 
/*67623*/         OPC_EmitInteger, MVT::i1, 1, 
/*67626*/         OPC_EmitInteger, MVT::i1, 0, 
/*67629*/         OPC_EmitInteger, MVT::i1, 0, 
/*67632*/         OPC_EmitInteger, MVT::i1, 0, 
/*67635*/         OPC_EmitInteger, MVT::i1, 0, 
/*67638*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67656*/       /*Scope*/ 47, /*->67704*/
/*67657*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*67659*/         OPC_MoveParent,
/*67660*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67662*/         OPC_EmitInteger, MVT::i32, 15, 
/*67665*/         OPC_EmitInteger, MVT::i1, 0, 
/*67668*/         OPC_EmitInteger, MVT::i1, 0, 
/*67671*/         OPC_EmitInteger, MVT::i1, 0, 
/*67674*/         OPC_EmitInteger, MVT::i1, 0, 
/*67677*/         OPC_EmitInteger, MVT::i1, 0, 
/*67680*/         OPC_EmitInteger, MVT::i1, 0, 
/*67683*/         OPC_EmitInteger, MVT::i1, 0, 
/*67686*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67704*/       /*Scope*/ 47, /*->67752*/
/*67705*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67707*/         OPC_MoveParent,
/*67708*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67710*/         OPC_EmitInteger, MVT::i32, 15, 
/*67713*/         OPC_EmitInteger, MVT::i1, 0, 
/*67716*/         OPC_EmitInteger, MVT::i1, 0, 
/*67719*/         OPC_EmitInteger, MVT::i1, 1, 
/*67722*/         OPC_EmitInteger, MVT::i1, 0, 
/*67725*/         OPC_EmitInteger, MVT::i1, 0, 
/*67728*/         OPC_EmitInteger, MVT::i1, 0, 
/*67731*/         OPC_EmitInteger, MVT::i1, 0, 
/*67734*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67752*/       /*Scope*/ 45, /*->67798*/
/*67753*/         OPC_MoveParent,
/*67754*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67756*/         OPC_EmitInteger, MVT::i32, 15, 
/*67759*/         OPC_EmitInteger, MVT::i1, 0, 
/*67762*/         OPC_EmitInteger, MVT::i1, 0, 
/*67765*/         OPC_EmitInteger, MVT::i1, 0, 
/*67768*/         OPC_EmitInteger, MVT::i1, 0, 
/*67771*/         OPC_EmitInteger, MVT::i1, 0, 
/*67774*/         OPC_EmitInteger, MVT::i1, 0, 
/*67777*/         OPC_EmitInteger, MVT::i1, 0, 
/*67780*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67798*/       0, /*End of Scope*/
/*67799*/     /*Scope*/ 73|128,1/*201*/, /*->68002*/
/*67801*/       OPC_CheckChild0Type, MVT::v4i32,
/*67803*/       OPC_RecordChild1, // #1 = $rsrc
/*67804*/       OPC_RecordChild2, // #2 = $sampler
/*67805*/       OPC_MoveChild, 3,
/*67807*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67810*/       OPC_Scope, 47, /*->67859*/ // 4 children in Scope
/*67812*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*67814*/         OPC_MoveParent,
/*67815*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67817*/         OPC_EmitInteger, MVT::i32, 15, 
/*67820*/         OPC_EmitInteger, MVT::i1, 0, 
/*67823*/         OPC_EmitInteger, MVT::i1, 0, 
/*67826*/         OPC_EmitInteger, MVT::i1, 1, 
/*67829*/         OPC_EmitInteger, MVT::i1, 0, 
/*67832*/         OPC_EmitInteger, MVT::i1, 0, 
/*67835*/         OPC_EmitInteger, MVT::i1, 0, 
/*67838*/         OPC_EmitInteger, MVT::i1, 0, 
/*67841*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67859*/       /*Scope*/ 47, /*->67907*/
/*67860*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*67862*/         OPC_MoveParent,
/*67863*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67865*/         OPC_EmitInteger, MVT::i32, 15, 
/*67868*/         OPC_EmitInteger, MVT::i1, 0, 
/*67871*/         OPC_EmitInteger, MVT::i1, 0, 
/*67874*/         OPC_EmitInteger, MVT::i1, 0, 
/*67877*/         OPC_EmitInteger, MVT::i1, 0, 
/*67880*/         OPC_EmitInteger, MVT::i1, 0, 
/*67883*/         OPC_EmitInteger, MVT::i1, 0, 
/*67886*/         OPC_EmitInteger, MVT::i1, 0, 
/*67889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67907*/       /*Scope*/ 47, /*->67955*/
/*67908*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67910*/         OPC_MoveParent,
/*67911*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67913*/         OPC_EmitInteger, MVT::i32, 15, 
/*67916*/         OPC_EmitInteger, MVT::i1, 0, 
/*67919*/         OPC_EmitInteger, MVT::i1, 0, 
/*67922*/         OPC_EmitInteger, MVT::i1, 1, 
/*67925*/         OPC_EmitInteger, MVT::i1, 0, 
/*67928*/         OPC_EmitInteger, MVT::i1, 0, 
/*67931*/         OPC_EmitInteger, MVT::i1, 0, 
/*67934*/         OPC_EmitInteger, MVT::i1, 0, 
/*67937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67955*/       /*Scope*/ 45, /*->68001*/
/*67956*/         OPC_MoveParent,
/*67957*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67959*/         OPC_EmitInteger, MVT::i32, 15, 
/*67962*/         OPC_EmitInteger, MVT::i1, 0, 
/*67965*/         OPC_EmitInteger, MVT::i1, 0, 
/*67968*/         OPC_EmitInteger, MVT::i1, 0, 
/*67971*/         OPC_EmitInteger, MVT::i1, 0, 
/*67974*/         OPC_EmitInteger, MVT::i1, 0, 
/*67977*/         OPC_EmitInteger, MVT::i1, 0, 
/*67980*/         OPC_EmitInteger, MVT::i1, 0, 
/*67983*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68001*/       0, /*End of Scope*/
/*68002*/     /*Scope*/ 73|128,1/*201*/, /*->68205*/
/*68004*/       OPC_CheckChild0Type, MVT::v8i32,
/*68006*/       OPC_RecordChild1, // #1 = $rsrc
/*68007*/       OPC_RecordChild2, // #2 = $sampler
/*68008*/       OPC_MoveChild, 3,
/*68010*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68013*/       OPC_Scope, 47, /*->68062*/ // 4 children in Scope
/*68015*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68017*/         OPC_MoveParent,
/*68018*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68020*/         OPC_EmitInteger, MVT::i32, 15, 
/*68023*/         OPC_EmitInteger, MVT::i1, 0, 
/*68026*/         OPC_EmitInteger, MVT::i1, 0, 
/*68029*/         OPC_EmitInteger, MVT::i1, 1, 
/*68032*/         OPC_EmitInteger, MVT::i1, 0, 
/*68035*/         OPC_EmitInteger, MVT::i1, 0, 
/*68038*/         OPC_EmitInteger, MVT::i1, 0, 
/*68041*/         OPC_EmitInteger, MVT::i1, 0, 
/*68044*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68062*/       /*Scope*/ 47, /*->68110*/
/*68063*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68065*/         OPC_MoveParent,
/*68066*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68068*/         OPC_EmitInteger, MVT::i32, 15, 
/*68071*/         OPC_EmitInteger, MVT::i1, 0, 
/*68074*/         OPC_EmitInteger, MVT::i1, 0, 
/*68077*/         OPC_EmitInteger, MVT::i1, 0, 
/*68080*/         OPC_EmitInteger, MVT::i1, 0, 
/*68083*/         OPC_EmitInteger, MVT::i1, 0, 
/*68086*/         OPC_EmitInteger, MVT::i1, 0, 
/*68089*/         OPC_EmitInteger, MVT::i1, 0, 
/*68092*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68110*/       /*Scope*/ 47, /*->68158*/
/*68111*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68113*/         OPC_MoveParent,
/*68114*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68116*/         OPC_EmitInteger, MVT::i32, 15, 
/*68119*/         OPC_EmitInteger, MVT::i1, 0, 
/*68122*/         OPC_EmitInteger, MVT::i1, 0, 
/*68125*/         OPC_EmitInteger, MVT::i1, 1, 
/*68128*/         OPC_EmitInteger, MVT::i1, 0, 
/*68131*/         OPC_EmitInteger, MVT::i1, 0, 
/*68134*/         OPC_EmitInteger, MVT::i1, 0, 
/*68137*/         OPC_EmitInteger, MVT::i1, 0, 
/*68140*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68158*/       /*Scope*/ 45, /*->68204*/
/*68159*/         OPC_MoveParent,
/*68160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68162*/         OPC_EmitInteger, MVT::i32, 15, 
/*68165*/         OPC_EmitInteger, MVT::i1, 0, 
/*68168*/         OPC_EmitInteger, MVT::i1, 0, 
/*68171*/         OPC_EmitInteger, MVT::i1, 0, 
/*68174*/         OPC_EmitInteger, MVT::i1, 0, 
/*68177*/         OPC_EmitInteger, MVT::i1, 0, 
/*68180*/         OPC_EmitInteger, MVT::i1, 0, 
/*68183*/         OPC_EmitInteger, MVT::i1, 0, 
/*68186*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68204*/       0, /*End of Scope*/
/*68205*/     /*Scope*/ 73|128,1/*201*/, /*->68408*/
/*68207*/       OPC_CheckChild0Type, MVT::v16i32,
/*68209*/       OPC_RecordChild1, // #1 = $rsrc
/*68210*/       OPC_RecordChild2, // #2 = $sampler
/*68211*/       OPC_MoveChild, 3,
/*68213*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68216*/       OPC_Scope, 47, /*->68265*/ // 4 children in Scope
/*68218*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68220*/         OPC_MoveParent,
/*68221*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68223*/         OPC_EmitInteger, MVT::i32, 15, 
/*68226*/         OPC_EmitInteger, MVT::i1, 0, 
/*68229*/         OPC_EmitInteger, MVT::i1, 0, 
/*68232*/         OPC_EmitInteger, MVT::i1, 1, 
/*68235*/         OPC_EmitInteger, MVT::i1, 0, 
/*68238*/         OPC_EmitInteger, MVT::i1, 0, 
/*68241*/         OPC_EmitInteger, MVT::i1, 0, 
/*68244*/         OPC_EmitInteger, MVT::i1, 0, 
/*68247*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68265*/       /*Scope*/ 47, /*->68313*/
/*68266*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68268*/         OPC_MoveParent,
/*68269*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68271*/         OPC_EmitInteger, MVT::i32, 15, 
/*68274*/         OPC_EmitInteger, MVT::i1, 0, 
/*68277*/         OPC_EmitInteger, MVT::i1, 0, 
/*68280*/         OPC_EmitInteger, MVT::i1, 0, 
/*68283*/         OPC_EmitInteger, MVT::i1, 0, 
/*68286*/         OPC_EmitInteger, MVT::i1, 0, 
/*68289*/         OPC_EmitInteger, MVT::i1, 0, 
/*68292*/         OPC_EmitInteger, MVT::i1, 0, 
/*68295*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68313*/       /*Scope*/ 47, /*->68361*/
/*68314*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68316*/         OPC_MoveParent,
/*68317*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68319*/         OPC_EmitInteger, MVT::i32, 15, 
/*68322*/         OPC_EmitInteger, MVT::i1, 0, 
/*68325*/         OPC_EmitInteger, MVT::i1, 0, 
/*68328*/         OPC_EmitInteger, MVT::i1, 1, 
/*68331*/         OPC_EmitInteger, MVT::i1, 0, 
/*68334*/         OPC_EmitInteger, MVT::i1, 0, 
/*68337*/         OPC_EmitInteger, MVT::i1, 0, 
/*68340*/         OPC_EmitInteger, MVT::i1, 0, 
/*68343*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68361*/       /*Scope*/ 45, /*->68407*/
/*68362*/         OPC_MoveParent,
/*68363*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68365*/         OPC_EmitInteger, MVT::i32, 15, 
/*68368*/         OPC_EmitInteger, MVT::i1, 0, 
/*68371*/         OPC_EmitInteger, MVT::i1, 0, 
/*68374*/         OPC_EmitInteger, MVT::i1, 0, 
/*68377*/         OPC_EmitInteger, MVT::i1, 0, 
/*68380*/         OPC_EmitInteger, MVT::i1, 0, 
/*68383*/         OPC_EmitInteger, MVT::i1, 0, 
/*68386*/         OPC_EmitInteger, MVT::i1, 0, 
/*68389*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68407*/       0, /*End of Scope*/
/*68408*/     0, /*End of Scope*/
/*68409*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->69228
/*68413*/     OPC_RecordChild0, // #0 = $addr
/*68414*/     OPC_Scope, 73|128,1/*201*/, /*->68618*/ // 4 children in Scope
/*68417*/       OPC_CheckChild0Type, MVT::v2i32,
/*68419*/       OPC_RecordChild1, // #1 = $rsrc
/*68420*/       OPC_RecordChild2, // #2 = $sampler
/*68421*/       OPC_MoveChild, 3,
/*68423*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68426*/       OPC_Scope, 47, /*->68475*/ // 4 children in Scope
/*68428*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68430*/         OPC_MoveParent,
/*68431*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68433*/         OPC_EmitInteger, MVT::i32, 15, 
/*68436*/         OPC_EmitInteger, MVT::i1, 0, 
/*68439*/         OPC_EmitInteger, MVT::i1, 0, 
/*68442*/         OPC_EmitInteger, MVT::i1, 1, 
/*68445*/         OPC_EmitInteger, MVT::i1, 0, 
/*68448*/         OPC_EmitInteger, MVT::i1, 0, 
/*68451*/         OPC_EmitInteger, MVT::i1, 0, 
/*68454*/         OPC_EmitInteger, MVT::i1, 0, 
/*68457*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68475*/       /*Scope*/ 47, /*->68523*/
/*68476*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68478*/         OPC_MoveParent,
/*68479*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68481*/         OPC_EmitInteger, MVT::i32, 15, 
/*68484*/         OPC_EmitInteger, MVT::i1, 0, 
/*68487*/         OPC_EmitInteger, MVT::i1, 0, 
/*68490*/         OPC_EmitInteger, MVT::i1, 0, 
/*68493*/         OPC_EmitInteger, MVT::i1, 0, 
/*68496*/         OPC_EmitInteger, MVT::i1, 0, 
/*68499*/         OPC_EmitInteger, MVT::i1, 0, 
/*68502*/         OPC_EmitInteger, MVT::i1, 0, 
/*68505*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68523*/       /*Scope*/ 47, /*->68571*/
/*68524*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68526*/         OPC_MoveParent,
/*68527*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68529*/         OPC_EmitInteger, MVT::i32, 15, 
/*68532*/         OPC_EmitInteger, MVT::i1, 0, 
/*68535*/         OPC_EmitInteger, MVT::i1, 0, 
/*68538*/         OPC_EmitInteger, MVT::i1, 1, 
/*68541*/         OPC_EmitInteger, MVT::i1, 0, 
/*68544*/         OPC_EmitInteger, MVT::i1, 0, 
/*68547*/         OPC_EmitInteger, MVT::i1, 0, 
/*68550*/         OPC_EmitInteger, MVT::i1, 0, 
/*68553*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68571*/       /*Scope*/ 45, /*->68617*/
/*68572*/         OPC_MoveParent,
/*68573*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68575*/         OPC_EmitInteger, MVT::i32, 15, 
/*68578*/         OPC_EmitInteger, MVT::i1, 0, 
/*68581*/         OPC_EmitInteger, MVT::i1, 0, 
/*68584*/         OPC_EmitInteger, MVT::i1, 0, 
/*68587*/         OPC_EmitInteger, MVT::i1, 0, 
/*68590*/         OPC_EmitInteger, MVT::i1, 0, 
/*68593*/         OPC_EmitInteger, MVT::i1, 0, 
/*68596*/         OPC_EmitInteger, MVT::i1, 0, 
/*68599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68617*/       0, /*End of Scope*/
/*68618*/     /*Scope*/ 73|128,1/*201*/, /*->68821*/
/*68620*/       OPC_CheckChild0Type, MVT::v4i32,
/*68622*/       OPC_RecordChild1, // #1 = $rsrc
/*68623*/       OPC_RecordChild2, // #2 = $sampler
/*68624*/       OPC_MoveChild, 3,
/*68626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68629*/       OPC_Scope, 47, /*->68678*/ // 4 children in Scope
/*68631*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68633*/         OPC_MoveParent,
/*68634*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68636*/         OPC_EmitInteger, MVT::i32, 15, 
/*68639*/         OPC_EmitInteger, MVT::i1, 0, 
/*68642*/         OPC_EmitInteger, MVT::i1, 0, 
/*68645*/         OPC_EmitInteger, MVT::i1, 1, 
/*68648*/         OPC_EmitInteger, MVT::i1, 0, 
/*68651*/         OPC_EmitInteger, MVT::i1, 0, 
/*68654*/         OPC_EmitInteger, MVT::i1, 0, 
/*68657*/         OPC_EmitInteger, MVT::i1, 0, 
/*68660*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68678*/       /*Scope*/ 47, /*->68726*/
/*68679*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68681*/         OPC_MoveParent,
/*68682*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68684*/         OPC_EmitInteger, MVT::i32, 15, 
/*68687*/         OPC_EmitInteger, MVT::i1, 0, 
/*68690*/         OPC_EmitInteger, MVT::i1, 0, 
/*68693*/         OPC_EmitInteger, MVT::i1, 0, 
/*68696*/         OPC_EmitInteger, MVT::i1, 0, 
/*68699*/         OPC_EmitInteger, MVT::i1, 0, 
/*68702*/         OPC_EmitInteger, MVT::i1, 0, 
/*68705*/         OPC_EmitInteger, MVT::i1, 0, 
/*68708*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68726*/       /*Scope*/ 47, /*->68774*/
/*68727*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68729*/         OPC_MoveParent,
/*68730*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68732*/         OPC_EmitInteger, MVT::i32, 15, 
/*68735*/         OPC_EmitInteger, MVT::i1, 0, 
/*68738*/         OPC_EmitInteger, MVT::i1, 0, 
/*68741*/         OPC_EmitInteger, MVT::i1, 1, 
/*68744*/         OPC_EmitInteger, MVT::i1, 0, 
/*68747*/         OPC_EmitInteger, MVT::i1, 0, 
/*68750*/         OPC_EmitInteger, MVT::i1, 0, 
/*68753*/         OPC_EmitInteger, MVT::i1, 0, 
/*68756*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68774*/       /*Scope*/ 45, /*->68820*/
/*68775*/         OPC_MoveParent,
/*68776*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68778*/         OPC_EmitInteger, MVT::i32, 15, 
/*68781*/         OPC_EmitInteger, MVT::i1, 0, 
/*68784*/         OPC_EmitInteger, MVT::i1, 0, 
/*68787*/         OPC_EmitInteger, MVT::i1, 0, 
/*68790*/         OPC_EmitInteger, MVT::i1, 0, 
/*68793*/         OPC_EmitInteger, MVT::i1, 0, 
/*68796*/         OPC_EmitInteger, MVT::i1, 0, 
/*68799*/         OPC_EmitInteger, MVT::i1, 0, 
/*68802*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68820*/       0, /*End of Scope*/
/*68821*/     /*Scope*/ 73|128,1/*201*/, /*->69024*/
/*68823*/       OPC_CheckChild0Type, MVT::v8i32,
/*68825*/       OPC_RecordChild1, // #1 = $rsrc
/*68826*/       OPC_RecordChild2, // #2 = $sampler
/*68827*/       OPC_MoveChild, 3,
/*68829*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68832*/       OPC_Scope, 47, /*->68881*/ // 4 children in Scope
/*68834*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68836*/         OPC_MoveParent,
/*68837*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68839*/         OPC_EmitInteger, MVT::i32, 15, 
/*68842*/         OPC_EmitInteger, MVT::i1, 0, 
/*68845*/         OPC_EmitInteger, MVT::i1, 0, 
/*68848*/         OPC_EmitInteger, MVT::i1, 1, 
/*68851*/         OPC_EmitInteger, MVT::i1, 0, 
/*68854*/         OPC_EmitInteger, MVT::i1, 0, 
/*68857*/         OPC_EmitInteger, MVT::i1, 0, 
/*68860*/         OPC_EmitInteger, MVT::i1, 0, 
/*68863*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68881*/       /*Scope*/ 47, /*->68929*/
/*68882*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68884*/         OPC_MoveParent,
/*68885*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68887*/         OPC_EmitInteger, MVT::i32, 15, 
/*68890*/         OPC_EmitInteger, MVT::i1, 0, 
/*68893*/         OPC_EmitInteger, MVT::i1, 0, 
/*68896*/         OPC_EmitInteger, MVT::i1, 0, 
/*68899*/         OPC_EmitInteger, MVT::i1, 0, 
/*68902*/         OPC_EmitInteger, MVT::i1, 0, 
/*68905*/         OPC_EmitInteger, MVT::i1, 0, 
/*68908*/         OPC_EmitInteger, MVT::i1, 0, 
/*68911*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68929*/       /*Scope*/ 47, /*->68977*/
/*68930*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68932*/         OPC_MoveParent,
/*68933*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68935*/         OPC_EmitInteger, MVT::i32, 15, 
/*68938*/         OPC_EmitInteger, MVT::i1, 0, 
/*68941*/         OPC_EmitInteger, MVT::i1, 0, 
/*68944*/         OPC_EmitInteger, MVT::i1, 1, 
/*68947*/         OPC_EmitInteger, MVT::i1, 0, 
/*68950*/         OPC_EmitInteger, MVT::i1, 0, 
/*68953*/         OPC_EmitInteger, MVT::i1, 0, 
/*68956*/         OPC_EmitInteger, MVT::i1, 0, 
/*68959*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68977*/       /*Scope*/ 45, /*->69023*/
/*68978*/         OPC_MoveParent,
/*68979*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68981*/         OPC_EmitInteger, MVT::i32, 15, 
/*68984*/         OPC_EmitInteger, MVT::i1, 0, 
/*68987*/         OPC_EmitInteger, MVT::i1, 0, 
/*68990*/         OPC_EmitInteger, MVT::i1, 0, 
/*68993*/         OPC_EmitInteger, MVT::i1, 0, 
/*68996*/         OPC_EmitInteger, MVT::i1, 0, 
/*68999*/         OPC_EmitInteger, MVT::i1, 0, 
/*69002*/         OPC_EmitInteger, MVT::i1, 0, 
/*69005*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69023*/       0, /*End of Scope*/
/*69024*/     /*Scope*/ 73|128,1/*201*/, /*->69227*/
/*69026*/       OPC_CheckChild0Type, MVT::v16i32,
/*69028*/       OPC_RecordChild1, // #1 = $rsrc
/*69029*/       OPC_RecordChild2, // #2 = $sampler
/*69030*/       OPC_MoveChild, 3,
/*69032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69035*/       OPC_Scope, 47, /*->69084*/ // 4 children in Scope
/*69037*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*69039*/         OPC_MoveParent,
/*69040*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69042*/         OPC_EmitInteger, MVT::i32, 15, 
/*69045*/         OPC_EmitInteger, MVT::i1, 0, 
/*69048*/         OPC_EmitInteger, MVT::i1, 0, 
/*69051*/         OPC_EmitInteger, MVT::i1, 1, 
/*69054*/         OPC_EmitInteger, MVT::i1, 0, 
/*69057*/         OPC_EmitInteger, MVT::i1, 0, 
/*69060*/         OPC_EmitInteger, MVT::i1, 0, 
/*69063*/         OPC_EmitInteger, MVT::i1, 0, 
/*69066*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69084*/       /*Scope*/ 47, /*->69132*/
/*69085*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*69087*/         OPC_MoveParent,
/*69088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69090*/         OPC_EmitInteger, MVT::i32, 15, 
/*69093*/         OPC_EmitInteger, MVT::i1, 0, 
/*69096*/         OPC_EmitInteger, MVT::i1, 0, 
/*69099*/         OPC_EmitInteger, MVT::i1, 0, 
/*69102*/         OPC_EmitInteger, MVT::i1, 0, 
/*69105*/         OPC_EmitInteger, MVT::i1, 0, 
/*69108*/         OPC_EmitInteger, MVT::i1, 0, 
/*69111*/         OPC_EmitInteger, MVT::i1, 0, 
/*69114*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69132*/       /*Scope*/ 47, /*->69180*/
/*69133*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*69135*/         OPC_MoveParent,
/*69136*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69138*/         OPC_EmitInteger, MVT::i32, 15, 
/*69141*/         OPC_EmitInteger, MVT::i1, 0, 
/*69144*/         OPC_EmitInteger, MVT::i1, 0, 
/*69147*/         OPC_EmitInteger, MVT::i1, 1, 
/*69150*/         OPC_EmitInteger, MVT::i1, 0, 
/*69153*/         OPC_EmitInteger, MVT::i1, 0, 
/*69156*/         OPC_EmitInteger, MVT::i1, 0, 
/*69159*/         OPC_EmitInteger, MVT::i1, 0, 
/*69162*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69180*/       /*Scope*/ 45, /*->69226*/
/*69181*/         OPC_MoveParent,
/*69182*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69184*/         OPC_EmitInteger, MVT::i32, 15, 
/*69187*/         OPC_EmitInteger, MVT::i1, 0, 
/*69190*/         OPC_EmitInteger, MVT::i1, 0, 
/*69193*/         OPC_EmitInteger, MVT::i1, 0, 
/*69196*/         OPC_EmitInteger, MVT::i1, 0, 
/*69199*/         OPC_EmitInteger, MVT::i1, 0, 
/*69202*/         OPC_EmitInteger, MVT::i1, 0, 
/*69205*/         OPC_EmitInteger, MVT::i1, 0, 
/*69208*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69226*/       0, /*End of Scope*/
/*69227*/     0, /*End of Scope*/
/*69228*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->69270
/*69231*/     OPC_RecordChild0, // #0 = $tlst
/*69232*/     OPC_RecordChild1, // #1 = $attr_offset
/*69233*/     OPC_MoveChild, 1,
/*69235*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69238*/     OPC_MoveParent,
/*69239*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*69240*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69242*/     OPC_EmitInteger, MVT::i32, 0, 
/*69245*/     OPC_EmitConvertToTarget, 1,
/*69247*/     OPC_EmitInteger, MVT::i1, 0, 
/*69250*/     OPC_EmitInteger, MVT::i1, 0, 
/*69253*/     OPC_EmitInteger, MVT::i1, 0, 
/*69256*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*69270*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 69272 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 423
  // #OPC_RecordNode                     = 1171
  // #OPC_RecordChild                    = 2210
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 23
  // #OPC_MoveChild                      = 1410
  // #OPC_MoveParent                     = 1621
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 90
  // #OPC_CheckPatternPredicate          = 1125
  // #OPC_CheckPredicate                 = 419
  // #OPC_CheckOpcode                    = 416
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 591
  // #OPC_SwitchType                     = 96
  // #OPC_CheckChildType                 = 436
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 247
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 319
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4486
  // #OPC_EmitStringInteger              = 221
  // #OPC_EmitRegister                   = 263
  // #OPC_EmitConvertToTarget            = 266
  // #OPC_EmitMergeInputChains           = 252
  // #OPC_EmitCopyToReg                  = 2
  // #OPC_EmitNode                       = 173
  // #OPC_EmitNodeXForm                  = 2083
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 41
  // #OPC_MorphNodeTo                    = 1401

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 2: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 3: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 4: return (Subtarget->hasCaymanISA());
  case 5: return (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 6: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 7: return (Subtarget->getGeneration() <= AMDGPUSubtarget::R700);
  case 8: return (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 9: return (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 10: return (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 11: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 12: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 13: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 14: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 15: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 16: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 17: return (TM.Options.UnsafeFPMath);
  case 18: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { 
    // Predicate_smrd_load
    SDNode *N = Node;

  return isConstantLoad(cast<LoadSDNode>(N), -1) &&
  static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N);

  }
  case 3: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 4: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 5: { 
    // Predicate_az_extloadi8_global
    // Predicate_sextloadi8_global
    // Predicate_az_extloadi16_global
    // Predicate_sextloadi16_global
    // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 6: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 7: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_mubuf_load
    SDNode *N = Node;

	return isGlobalLoad(cast<LoadSDNode>(N)) ||
         isConstantLoad(cast<LoadSDNode>(N), -1);

  }
  case 9: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 10: { 
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 11: { 
    // Predicate_load_param_exti8
    // Predicate_load_param_exti16
    // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 12: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return isLocalLoad(cast<LoadSDNode>(N));

  }
  case 13: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 14: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 15: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 16: { 
    // Predicate_flat_az_extloadi8
    // Predicate_flat_sextloadi8
    // Predicate_flat_az_extloadi16
    // Predicate_flat_sextloadi16
    // Predicate_flat_load
    SDNode *N = Node;

  return isFlatLoad(dyn_cast<LoadSDNode>(N)) ||
         isGlobalLoad(dyn_cast<LoadSDNode>(N)) ||
         isConstantLoad(cast<LoadSDNode>(N), -1);

  }
  case 17: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 18: { 
    // Predicate_si_load_local_align8
    // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 19: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return isLocalStore(cast<StoreSDNode>(N));

  }
  case 20: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 21: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 22: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 23: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 25: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 26: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 27: { 
    // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 28: { 
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 29: { 
    // Predicate_flat_truncstorei8
    // Predicate_flat_truncstorei16
    // Predicate_flat_store
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N)) ||
         isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 30: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 31: { 
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 32: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 33: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 34: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 35: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 36: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 37: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 38: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 39: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 40: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 41: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 42: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 43: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 44: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 45: { 
    // Predicate_TEX_MSAA
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 46: { 
    // Predicate_TEX_ARRAY_MSAA
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 47: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 48: { 
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 49: { 
    // Predicate_anonymous_1488
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());
    if (RC && SIRI->isSGPRClass(RC))
      return true;
  }
  return false;

  }
  case 50: { 
    // Predicate_anonymous_1494
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 51: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 52: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 53: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 54: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 55: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 56: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 57: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 58: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 59: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 60: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 61: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 62: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 63: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 64: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 65: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 66: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 67: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 68: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 69: { 
    // Predicate_IMM20bit
    auto *N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 70: { 
    // Predicate_anonymous_1490
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());
    if (RC && SIRI->isSGPRClass(RC))
      return true;
  }
  return false;

  }
  case 71: { 
    // Predicate_anonymous_1498
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 72: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 73: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+7);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 4:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 5:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 10:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 17:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  case 20:
    Result.resize(NextRes+4);
    return SelectVOP3NoMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectVOP3NoMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 3: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 6: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 7: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

