Classic Timing Analyzer report for PQP
Fri May 17 19:01:49 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                        ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.807 ns                        ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]                            ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 66.12 MHz ( period = 15.124 ns ) ; ControlUnit:ControlUnit|nextstate.Jump_2252 ; ControlUnit:ControlUnit|state.Jump           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.Sll           ; ControlUnit:ControlUnit|nextstate.SllOp_3064 ; clock      ; clock    ; 564          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                             ;                                              ;            ;          ; 564          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 66.12 MHz ( period = 15.124 ns )                    ; ControlUnit:ControlUnit|nextstate.Jump_2252           ; ControlUnit:ControlUnit|state.Jump                    ; clock      ; clock    ; None                        ; None                      ; 1.630 ns                ;
; N/A                                     ; 69.68 MHz ( period = 14.352 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_2610            ; ControlUnit:ControlUnit|state.Bgt                     ; clock      ; clock    ; None                        ; None                      ; 0.668 ns                ;
; N/A                                     ; 71.10 MHz ( period = 14.064 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_2674            ; ControlUnit:ControlUnit|state.Bne                     ; clock      ; clock    ; None                        ; None                      ; 0.504 ns                ;
; N/A                                     ; 71.87 MHz ( period = 13.914 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_2316            ; ControlUnit:ControlUnit|state.Lui                     ; clock      ; clock    ; None                        ; None                      ; 0.627 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_2770          ; ControlUnit:ControlUnit|state.Addiu                   ; clock      ; clock    ; None                        ; None                      ; 0.624 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_2738            ; ControlUnit:ControlUnit|state.Beq                     ; clock      ; clock    ; None                        ; None                      ; 0.529 ns                ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_2546            ; ControlUnit:ControlUnit|state.Ble                     ; clock      ; clock    ; None                        ; None                      ; 0.530 ns                ;
; N/A                                     ; 72.54 MHz ( period = 13.786 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_3460          ; ControlUnit:ControlUnit|state.Break                   ; clock      ; clock    ; None                        ; None                      ; 0.531 ns                ;
; N/A                                     ; 72.64 MHz ( period = 13.766 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_3624           ; ControlUnit:ControlUnit|state.Addi                    ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 72.90 MHz ( period = 13.718 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; ControlUnit:ControlUnit|state.Sra                     ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A                                     ; 72.90 MHz ( period = 13.718 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_2482             ; ControlUnit:ControlUnit|state.Lw                      ; clock      ; clock    ; None                        ; None                      ; 0.528 ns                ;
; N/A                                     ; 73.00 MHz ( period = 13.698 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_3326            ; ControlUnit:ControlUnit|state.Sll                     ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A                                     ; 73.07 MHz ( period = 13.686 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_2706     ; ControlUnit:ControlUnit|state.BeqCompare              ; clock      ; clock    ; None                        ; None                      ; 0.832 ns                ;
; N/A                                     ; 73.12 MHz ( period = 13.676 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_2934            ; ControlUnit:ControlUnit|state.Srl                     ; clock      ; clock    ; None                        ; None                      ; 0.525 ns                ;
; N/A                                     ; 74.04 MHz ( period = 13.506 ns )                    ; ControlUnit:ControlUnit|nextstate.Jal_2220            ; ControlUnit:ControlUnit|state.Jal                     ; clock      ; clock    ; None                        ; None                      ; 0.522 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2868    ; ControlUnit:ControlUnit|state.SrlWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.531 ns                ;
; N/A                                     ; 74.54 MHz ( period = 13.416 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_3064          ; ControlUnit:ControlUnit|state.SllOp                   ; clock      ; clock    ; None                        ; None                      ; 0.513 ns                ;
; N/A                                     ; 74.57 MHz ( period = 13.410 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_2350         ; ControlUnit:ControlUnit|state.LSaveb                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 74.58 MHz ( period = 13.408 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_2384         ; ControlUnit:ControlUnit|state.LSaveh                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 74.74 MHz ( period = 13.380 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_2418          ; ControlUnit:ControlUnit|state.LSave                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteJal_2188       ; ControlUnit:ControlUnit|state.WriteJal                ; clock      ; clock    ; None                        ; None                      ; 0.512 ns                ;
; N/A                                     ; 75.62 MHz ( period = 13.224 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 9.032 ns                ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_2642     ; ControlUnit:ControlUnit|state.BneCompare              ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 76.57 MHz ( period = 13.060 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_3292    ; ControlUnit:ControlUnit|state.SllWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 76.60 MHz ( period = 13.054 ns )                    ; ControlUnit:ControlUnit|nextstate.And_3528            ; ControlUnit:ControlUnit|state.And                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 76.62 MHz ( period = 13.052 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_3722            ; ControlUnit:ControlUnit|state.Add                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 76.64 MHz ( period = 13.048 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_3494            ; ControlUnit:ControlUnit|state.Sub                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 76.69 MHz ( period = 13.040 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_2900          ; ControlUnit:ControlUnit|state.SrlOp                   ; clock      ; clock    ; None                        ; None                      ; 0.513 ns                ;
; N/A                                     ; 76.80 MHz ( period = 13.020 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 9.026 ns                ;
; N/A                                     ; 77.08 MHz ( period = 12.974 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_2836            ; ControlUnit:ControlUnit|state.Slt                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 77.11 MHz ( period = 12.968 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; ControlUnit:ControlUnit|state.Sllv                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.962 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_3360             ; ControlUnit:ControlUnit|state.Jr                      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; ControlUnit:ControlUnit|state.Rte                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 77.38 MHz ( period = 12.924 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_3032           ; ControlUnit:ControlUnit|state.Srav                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 77.42 MHz ( period = 12.916 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_3754         ; ControlUnit:ControlUnit|state.Decode                  ; clock      ; clock    ; None                        ; None                      ; 0.622 ns                ;
; N/A                                     ; 78.54 MHz ( period = 12.732 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.786 ns                ;
; N/A                                     ; 78.99 MHz ( period = 12.660 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; ControlUnit:ControlUnit|state.OverflowExc             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.04 MHz ( period = 12.652 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; ControlUnit:ControlUnit|state.WriteInRegAddi          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.82 MHz ( period = 12.528 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_2284           ; ControlUnit:ControlUnit|state.Lui2                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.653 ns                ;
; N/A                                     ; 80.24 MHz ( period = 12.462 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.647 ns                ;
; N/A                                     ; 80.87 MHz ( period = 12.366 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.603 ns                ;
; N/A                                     ; 80.93 MHz ( period = 12.356 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_2998         ; ControlUnit:ControlUnit|state.SravOp                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.96 MHz ( period = 12.352 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_3128    ; ControlUnit:ControlUnit|state.SraWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.97 MHz ( period = 12.350 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_3160          ; ControlUnit:ControlUnit|state.SraOp                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.00 MHz ( period = 12.346 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_3096         ; ControlUnit:ControlUnit|state.SllvOp                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.01 MHz ( period = 12.344 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_3226   ; ControlUnit:ControlUnit|state.SllvWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.02 MHz ( period = 12.342 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2966   ; ControlUnit:ControlUnit|state.SravWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.09 MHz ( period = 12.332 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_2578     ; ControlUnit:ControlUnit|state.BgtCompare              ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_3426      ; ControlUnit:ControlUnit|state.WriteInPC               ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.14 MHz ( period = 12.324 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.582 ns                ;
; N/A                                     ; 81.16 MHz ( period = 12.322 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3560   ; ControlUnit:ControlUnit|state.WaitMemRead2            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.16 MHz ( period = 12.322 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_2514     ; ControlUnit:ControlUnit|state.BleCompare              ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.17 MHz ( period = 12.320 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3786    ; ControlUnit:ControlUnit|state.WaitMemRead             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.18 MHz ( period = 12.318 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_2450           ; ControlUnit:ControlUnit|state.LGet                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.20 MHz ( period = 12.316 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_3656           ; ControlUnit:ControlUnit|state.Wait                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.21 MHz ( period = 12.314 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet2_2156          ; ControlUnit:ControlUnit|state.LGet2                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.46 MHz ( period = 12.276 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_3818          ; ControlUnit:ControlUnit|state.Start                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.46 MHz ( period = 12.276 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_3688     ; ControlUnit:ControlUnit|state.WriteInReg              ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.647 ns                ;
; N/A                                     ; 81.58 MHz ( period = 12.258 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.641 ns                ;
; N/A                                     ; 82.22 MHz ( period = 12.162 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.597 ns                ;
; N/A                                     ; 82.37 MHz ( period = 12.140 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 82.51 MHz ( period = 12.120 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.576 ns                ;
; N/A                                     ; 83.49 MHz ( period = 11.978 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet3_2124          ; ControlUnit:ControlUnit|state.LGet3                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 83.78 MHz ( period = 11.936 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 84.88 MHz ( period = 11.782 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.307 ns                ;
; N/A                                     ; 85.30 MHz ( period = 11.724 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.278 ns                ;
; N/A                                     ; 85.31 MHz ( period = 11.722 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.277 ns                ;
; N/A                                     ; 85.35 MHz ( period = 11.716 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 85.35 MHz ( period = 11.716 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 85.35 MHz ( period = 11.716 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 85.35 MHz ( period = 11.716 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 85.35 MHz ( period = 11.716 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 85.35 MHz ( period = 11.716 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 85.35 MHz ( period = 11.716 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 85.35 MHz ( period = 11.716 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 11.497 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 11.497 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 11.497 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 11.497 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 11.497 ns               ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 86.37 MHz ( period = 11.578 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.301 ns                ;
; N/A                                     ; 86.70 MHz ( period = 11.534 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.183 ns                ;
; N/A                                     ; 86.81 MHz ( period = 11.520 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.272 ns                ;
; N/A                                     ; 86.82 MHz ( period = 11.518 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.271 ns                ;
; N/A                                     ; 87.15 MHz ( period = 11.474 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.153 ns                ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 87.31 MHz ( period = 11.454 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 87.31 MHz ( period = 11.454 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 87.31 MHz ( period = 11.454 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 87.31 MHz ( period = 11.454 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 87.31 MHz ( period = 11.454 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 87.32 MHz ( period = 11.452 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 11.253 ns               ;
; N/A                                     ; 87.32 MHz ( period = 11.452 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 11.253 ns               ;
; N/A                                     ; 87.32 MHz ( period = 11.452 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 11.253 ns               ;
; N/A                                     ; 87.32 MHz ( period = 11.452 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 11.253 ns               ;
; N/A                                     ; 87.70 MHz ( period = 11.403 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 11.221 ns               ;
; N/A                                     ; 87.70 MHz ( period = 11.403 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 11.221 ns               ;
; N/A                                     ; 88.15 MHz ( period = 11.344 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.088 ns                ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.340 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                        ; None                      ; 8.090 ns                ;
; N/A                                     ; 88.22 MHz ( period = 11.335 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 88.22 MHz ( period = 11.335 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 88.22 MHz ( period = 11.335 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 88.22 MHz ( period = 11.335 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 88.22 MHz ( period = 11.335 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 88.22 MHz ( period = 11.335 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 88.22 MHz ( period = 11.335 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 88.22 MHz ( period = 11.335 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 88.26 MHz ( period = 11.330 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.177 ns                ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 88.32 MHz ( period = 11.323 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 11.120 ns               ;
; N/A                                     ; 88.32 MHz ( period = 11.323 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 11.120 ns               ;
; N/A                                     ; 88.32 MHz ( period = 11.323 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 11.120 ns               ;
; N/A                                     ; 88.32 MHz ( period = 11.323 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 11.120 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.319 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.319 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.319 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.319 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.319 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.36 MHz ( period = 11.317 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 88.36 MHz ( period = 11.317 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 88.36 MHz ( period = 11.317 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 88.36 MHz ( period = 11.317 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 88.58 MHz ( period = 11.289 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 11.113 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.271 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 11.068 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.271 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 11.068 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.271 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 11.068 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.271 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 11.068 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.271 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 11.068 ns               ;
; N/A                                     ; 88.73 MHz ( period = 11.270 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                        ; None                      ; 8.147 ns                ;
; N/A                                     ; 88.74 MHz ( period = 11.269 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 11.070 ns               ;
; N/A                                     ; 88.74 MHz ( period = 11.269 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 11.070 ns               ;
; N/A                                     ; 88.74 MHz ( period = 11.269 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 11.070 ns               ;
; N/A                                     ; 88.74 MHz ( period = 11.269 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 11.070 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 88.82 MHz ( period = 11.259 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 11.076 ns               ;
; N/A                                     ; 88.87 MHz ( period = 11.253 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.87 MHz ( period = 11.253 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[23]                              ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.87 MHz ( period = 11.253 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[22]                              ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.87 MHz ( period = 11.253 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.88 MHz ( period = 11.251 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 11.078 ns               ;
; N/A                                     ; 88.88 MHz ( period = 11.251 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 11.078 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.248 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 11.049 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.248 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 11.049 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.248 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 11.049 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.248 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 11.049 ns               ;
; N/A                                     ; 89.01 MHz ( period = 11.235 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Banco_reg:BancoRegistradores|Reg26[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.051 ns               ;
; N/A                                     ; 89.03 MHz ( period = 11.232 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Banco_reg:BancoRegistradores|Reg18[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.048 ns               ;
; N/A                                     ; 89.06 MHz ( period = 11.228 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Banco_reg:BancoRegistradores|Reg12[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.044 ns               ;
; N/A                                     ; 89.16 MHz ( period = 11.216 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 11.039 ns               ;
; N/A                                     ; 89.16 MHz ( period = 11.216 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 11.039 ns               ;
; N/A                                     ; 89.16 MHz ( period = 11.216 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 11.039 ns               ;
; N/A                                     ; 89.31 MHz ( period = 11.197 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Banco_reg:BancoRegistradores|Reg16[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.174 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.967 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.174 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.967 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_3064          ; clock      ; clock    ; None                       ; None                       ; 0.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_3292    ; clock      ; clock    ; None                       ; None                       ; 0.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3560   ; clock      ; clock    ; None                       ; None                       ; 0.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2868    ; clock      ; clock    ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_2900          ; clock      ; clock    ; None                       ; None                       ; 0.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_3128    ; clock      ; clock    ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_2998         ; clock      ; clock    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_2188       ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2966   ; clock      ; clock    ; None                       ; None                       ; 0.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_3226   ; clock      ; clock    ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_2156          ; clock      ; clock    ; None                       ; None                       ; 0.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_2578     ; clock      ; clock    ; None                       ; None                       ; 0.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_2124          ; clock      ; clock    ; None                       ; None                       ; 0.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_3160          ; clock      ; clock    ; None                       ; None                       ; 0.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2384         ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2350         ; clock      ; clock    ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2350         ; clock      ; clock    ; None                       ; None                       ; 1.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_2252           ; clock      ; clock    ; None                       ; None                       ; 1.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_3754         ; clock      ; clock    ; None                       ; None                       ; 1.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 1.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2384         ; clock      ; clock    ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2350         ; clock      ; clock    ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_2706     ; clock      ; clock    ; None                       ; None                       ; 1.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_3096         ; clock      ; clock    ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_3426      ; clock      ; clock    ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2350         ; clock      ; clock    ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2350         ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jal_2220            ; clock      ; clock    ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2350         ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3786    ; clock      ; clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jal_2220            ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_2934            ; clock      ; clock    ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_3326            ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_2418          ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jal_2220            ; clock      ; clock    ; None                       ; None                       ; 1.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_2284           ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Jr_3360             ; clock      ; clock    ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveb_2350         ; clock      ; clock    ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_3818          ; clock      ; clock    ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_2674            ; clock      ; clock    ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_3360             ; clock      ; clock    ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_3360             ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jal_2220            ; clock      ; clock    ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_3818          ; clock      ; clock    ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_3656           ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lui_2316            ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jal_2220            ; clock      ; clock    ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveh_2384         ; clock      ; clock    ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addiu_2770          ; clock      ; clock    ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_3656           ; clock      ; clock    ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                       ; None                       ; 2.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSave_2418          ; clock      ; clock    ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_2642     ; clock      ; clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_2418          ; clock      ; clock    ; None                       ; None                       ; 2.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_3032           ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jump_2252           ; clock      ; clock    ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jal_2220            ; clock      ; clock    ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_3624           ; clock      ; clock    ; None                       ; None                       ; 2.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[1]                     ; LoadBox:LoadBox|out[1]                                ; clock      ; clock    ; None                       ; None                       ; 0.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[5]                     ; LoadBox:LoadBox|out[5]                                ; clock      ; clock    ; None                       ; None                       ; 0.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_2418          ; clock      ; clock    ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jal_2220            ; clock      ; clock    ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2384         ; clock      ; clock    ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_2738            ; clock      ; clock    ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_2418          ; clock      ; clock    ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[2]                     ; LoadBox:LoadBox|out[2]                                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.And_3528            ; clock      ; clock    ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[6]                     ; LoadBox:LoadBox|out[6]                                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[0]                     ; LoadBox:LoadBox|out[0]                                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[4]                     ; LoadBox:LoadBox|out[4]                                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jump_2252           ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addi_3624           ; clock      ; clock    ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2384         ; clock      ; clock    ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jump_2252           ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_2674            ; clock      ; clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2384         ; clock      ; clock    ; None                       ; None                       ; 2.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bne_2674            ; clock      ; clock    ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Beq_2738            ; clock      ; clock    ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Bne_2674            ; clock      ; clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_2418          ; clock      ; clock    ; None                       ; None                       ; 2.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_2316            ; clock      ; clock    ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3688     ; clock      ; clock    ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_2674            ; clock      ; clock    ; None                       ; None                       ; 2.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_3360             ; clock      ; clock    ; None                       ; None                       ; 2.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_2836            ; clock      ; clock    ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[3]                     ; LoadBox:LoadBox|out[3]                                ; clock      ; clock    ; None                       ; None                       ; 0.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2384         ; clock      ; clock    ; None                       ; None                       ; 2.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[7]                     ; LoadBox:LoadBox|out[7]                                ; clock      ; clock    ; None                       ; None                       ; 0.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jump_2252           ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addiu_2770          ; clock      ; clock    ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bgt_2610            ; clock      ; clock    ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addiu_2770          ; clock      ; clock    ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addiu_2770          ; clock      ; clock    ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_3722            ; clock      ; clock    ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 2.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sll_3326            ; clock      ; clock    ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_3656           ; clock      ; clock    ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bgt_2610            ; clock      ; clock    ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_2770          ; clock      ; clock    ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_2482             ; clock      ; clock    ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addi_3624           ; clock      ; clock    ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_2802    ; clock      ; clock    ; None                       ; None                       ; 2.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jump_2252           ; clock      ; clock    ; None                       ; None                       ; 2.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addi_3624           ; clock      ; clock    ; None                       ; None                       ; 2.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592 ; clock      ; clock    ; None                       ; None                       ; 2.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_2482             ; clock      ; clock    ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_3032           ; clock      ; clock    ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Beq_2738            ; clock      ; clock    ; None                       ; None                       ; 2.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_2450           ; clock      ; clock    ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_2674            ; clock      ; clock    ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_2836            ; clock      ; clock    ; None                       ; None                       ; 2.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Beq_2738            ; clock      ; clock    ; None                       ; None                       ; 2.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_2316            ; clock      ; clock    ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jump_2252           ; clock      ; clock    ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_2482             ; clock      ; clock    ; None                       ; None                       ; 2.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sub_3494            ; clock      ; clock    ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Jr_3360             ; clock      ; clock    ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_2514     ; clock      ; clock    ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bgt_2610            ; clock      ; clock    ; None                       ; None                       ; 2.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_2934            ; clock      ; clock    ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jr_3360             ; clock      ; clock    ; None                       ; None                       ; 2.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jump_2252           ; clock      ; clock    ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Srav_3032           ; clock      ; clock    ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_3326            ; clock      ; clock    ; None                       ; None                       ; 2.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3656           ; clock      ; clock    ; None                       ; None                       ; 2.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_3326            ; clock      ; clock    ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[26]                    ; LoadBox:LoadBox|out[26]                               ; clock      ; clock    ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addiu_2770          ; clock      ; clock    ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_2836            ; clock      ; clock    ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[12]                    ; LoadBox:LoadBox|out[12]                               ; clock      ; clock    ; None                       ; None                       ; 0.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addi_3624           ; clock      ; clock    ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; LoadBox:LoadBox|out[31]                               ; clock      ; clock    ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 2.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[28]                    ; LoadBox:LoadBox|out[28]                               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[20]                    ; LoadBox:LoadBox|out[20]                               ; clock      ; clock    ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[23]                    ; LoadBox:LoadBox|out[23]                               ; clock      ; clock    ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[27]                    ; LoadBox:LoadBox|out[27]                               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[9]                     ; LoadBox:LoadBox|out[9]                                ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[11]                    ; LoadBox:LoadBox|out[11]                               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[25]                    ; LoadBox:LoadBox|out[25]                               ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[21]                    ; LoadBox:LoadBox|out[21]                               ; clock      ; clock    ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[22]                    ; LoadBox:LoadBox|out[22]                               ; clock      ; clock    ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[30]                    ; LoadBox:LoadBox|out[30]                               ; clock      ; clock    ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.And_3528            ; clock      ; clock    ; None                       ; None                       ; 2.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[16]                    ; LoadBox:LoadBox|out[16]                               ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; LoadBox:LoadBox|out[29]                               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bgt_2610            ; clock      ; clock    ; None                       ; None                       ; 2.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[8]                     ; LoadBox:LoadBox|out[8]                                ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[13]                    ; LoadBox:LoadBox|out[13]                               ; clock      ; clock    ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Ble_2546            ; clock      ; clock    ; None                       ; None                       ; 2.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_3460          ; clock      ; clock    ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Beq_2738            ; clock      ; clock    ; None                       ; None                       ; 2.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Rte_3394            ; clock      ; clock    ; None                       ; None                       ; 2.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Sra_3194            ; clock      ; clock    ; None                       ; None                       ; 2.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[15]                    ; LoadBox:LoadBox|out[15]                               ; clock      ; clock    ; None                       ; None                       ; 0.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_3528            ; clock      ; clock    ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_3326            ; clock      ; clock    ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3688     ; clock      ; clock    ; None                       ; None                       ; 2.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Slt_2836            ; clock      ; clock    ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3656           ; clock      ; clock    ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Sllv_3260           ; clock      ; clock    ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3656           ; clock      ; clock    ; None                       ; None                       ; 2.709 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------+----------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                         ; To                   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------+----------------------+------------+
; N/A                                     ; None                                                ; 15.807 ns  ; ControlUnit:ControlUnit|state.BleCompare     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.561 ns  ; ControlUnit:ControlUnit|state.Lw             ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.432 ns  ; ControlUnit:ControlUnit|state.Bgt            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.426 ns  ; ControlUnit:ControlUnit|state.Beq            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.378 ns  ; ControlUnit:ControlUnit|state.Lui            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.357 ns  ; ControlUnit:ControlUnit|state.Addiu          ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.265 ns  ; ControlUnit:ControlUnit|state.Bne            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.086 ns  ; ControlUnit:ControlUnit|state.Addi           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.057 ns  ; ControlUnit:ControlUnit|state.Sub            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.056 ns  ; ControlUnit:ControlUnit|state.Ble            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.962 ns  ; ControlUnit:ControlUnit|state.And            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.932 ns  ; ControlUnit:ControlUnit|state.Break          ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.867 ns  ; ControlUnit:ControlUnit|state.Add            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.865 ns  ; ControlUnit:ControlUnit|state.BeqCompare     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.773 ns  ; ControlUnit:ControlUnit|state.BgtCompare     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.582 ns  ; ControlUnit:ControlUnit|state.Slt            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.495 ns  ; ControlUnit:ControlUnit|state.Start          ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.387 ns  ; ControlUnit:ControlUnit|state.BneCompare     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.192 ns  ; Registrador:B|Saida[1]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.080 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.898 ns  ; Registrador:A|Saida[0]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.850 ns  ; Registrador:A|Saida[3]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; Registrador:A|Saida[1]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.832 ns  ; Registrador:PC|Saida[1]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.829 ns  ; Registrador:B|Saida[0]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.734 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.730 ns  ; Registrador:PC|Saida[0]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.674 ns  ; Registrador:PC|Saida[3]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.673 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.653 ns  ; Registrador:PC|Saida[2]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.572 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.470 ns  ; Registrador:A|Saida[4]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.434 ns  ; Registrador:A|Saida[7]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.387 ns  ; Registrador:B|Saida[2]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.275 ns  ; Registrador:PC|Saida[5]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.260 ns  ; Registrador:A|Saida[2]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.221 ns  ; Registrador:PC|Saida[7]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.191 ns  ; Registrador:A|Saida[5]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.186 ns  ; Registrador:A|Saida[9]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.143 ns  ; Registrador:PC|Saida[4]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.142 ns  ; Registrador:B|Saida[4]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.141 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.127 ns  ; Registrador:PC|Saida[11]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.065 ns  ; Registrador:B|Saida[3]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.032 ns  ; Registrador:A|Saida[8]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.030 ns  ; Registrador:PC|Saida[6]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.027 ns  ; Registrador:PC|Saida[9]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.017 ns  ; LoadBox:LoadBox|out[10]                      ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 12.914 ns  ; Registrador:B|Saida[5]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.845 ns  ; Registrador:PC|Saida[8]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.828 ns  ; Registrador:A|Saida[11]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.712 ns  ; ControlUnit:ControlUnit|state.BleCompare     ; stateout[5]          ; clock      ;
; N/A                                     ; None                                                ; 12.673 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.618 ns  ; Registrador:A|Saida[6]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.579 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.554 ns  ; Registrador:B|Saida[6]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.544 ns  ; Registrador:B|Saida[7]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.533 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.476 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.465 ns  ; Registrador:PC|Saida[13]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.451 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.450 ns  ; LoadBox:LoadBox|out[31]                      ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.434 ns  ; Registrador:B|Saida[8]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.416 ns  ; LoadBox:LoadBox|out[28]                      ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 12.405 ns  ; Registrador:PC|Saida[10]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.346 ns  ; ControlUnit:ControlUnit|state.LSave          ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.326 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg    ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.321 ns  ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.285 ns  ; Registrador:A|Saida[12]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.276 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.270 ns  ; Registrador:A|Saida[15]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.265 ns  ; Registrador:A|Saida[13]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.261 ns  ; LoadBox:LoadBox|out[5]                       ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 12.194 ns  ; Registrador:B|Saida[9]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.167 ns  ; Registrador:PC|Saida[12]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.155 ns  ; LoadBox:LoadBox|out[26]                      ; MuxMemToRegOut[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.124 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.118 ns  ; Registrador:PC|Saida[18]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.097 ns  ; Registrador:A|Saida[10]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.093 ns  ; Registrador:B|Saida[19]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.090 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]   ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.089 ns  ; LoadBox:LoadBox|out[17]                      ; MuxMemToRegOut[17]   ; clock      ;
; N/A                                     ; None                                                ; 12.005 ns  ; Registrador:A|Saida[17]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.986 ns  ; Registrador:PC|Saida[14]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.974 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.970 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.945 ns  ; LoadBox:LoadBox|out[24]                      ; MuxMemToRegOut[24]   ; clock      ;
; N/A                                     ; None                                                ; 11.935 ns  ; LoadBox:LoadBox|out[14]                      ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 11.932 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.887 ns  ; Registrador:B|Saida[10]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.856 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.836 ns  ; Registrador:PC|Saida[15]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.770 ns  ; ControlUnit:ControlUnit|state.BeqCompare     ; stateout[5]          ; clock      ;
; N/A                                     ; None                                                ; 11.734 ns  ; Registrador:B|Saida[12]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.715 ns  ; Registrador:PC|Saida[16]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.704 ns  ; ControlUnit:ControlUnit|state.LSaveh         ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 11.704 ns  ; ControlUnit:ControlUnit|state.LSaveb         ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 11.688 ns  ; ControlUnit:ControlUnit|state.And            ; stateout[2]          ; clock      ;
; N/A                                     ; None                                                ; 11.678 ns  ; Registrador:A|Saida[21]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.678 ns  ; ControlUnit:ControlUnit|state.BgtCompare     ; stateout[5]          ; clock      ;
; N/A                                     ; None                                                ; 11.660 ns  ; Registrador:B|Saida[11]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.564 ns  ; LoadBox:LoadBox|out[13]                      ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.555 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.553 ns  ; Registrador:A|Saida[16]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.532 ns  ; LoadBox:LoadBox|out[11]                      ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 11.530 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.525 ns  ; Registrador:A|Saida[20]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.523 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 11.498 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 11.498 ns  ; Registrador:PC|Saida[17]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.492 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.487 ns  ; ControlUnit:ControlUnit|state.Slt            ; stateout[5]          ; clock      ;
; N/A                                     ; None                                                ; 11.484 ns  ; Registrador:B|Saida[13]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.443 ns  ; LoadBox:LoadBox|out[7]                       ; MuxMemToRegOut[7]    ; clock      ;
; N/A                                     ; None                                                ; 11.405 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg    ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.400 ns  ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.393 ns  ; ControlUnit:ControlUnit|state.LSave          ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 11.388 ns  ; ControlUnit:ControlUnit|state.Beq            ; stateout[2]          ; clock      ;
; N/A                                     ; None                                                ; 11.378 ns  ; Registrador:B|Saida[15]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.378 ns  ; Registrador:A|Saida[22]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.373 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg    ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 11.368 ns  ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 11.364 ns  ; LoadBox:LoadBox|out[15]                      ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 11.350 ns  ; LoadBox:LoadBox|out[9]                       ; MuxMemToRegOut[9]    ; clock      ;
; N/A                                     ; None                                                ; 11.309 ns  ; ControlUnit:ControlUnit|state.BleCompare     ; MuxALUSourceAOut[21] ; clock      ;
; N/A                                     ; None                                                ; 11.309 ns  ; Registrador:A|Saida[18]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.293 ns  ; LoadBox:LoadBox|out[27]                      ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 11.292 ns  ; ControlUnit:ControlUnit|state.BneCompare     ; stateout[5]          ; clock      ;
; N/A                                     ; None                                                ; 11.288 ns  ; LoadBox:LoadBox|out[6]                       ; MuxMemToRegOut[6]    ; clock      ;
; N/A                                     ; None                                                ; 11.283 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 11.280 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[26]   ; clock      ;
; N/A                                     ; None                                                ; 11.258 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 11.255 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[26]   ; clock      ;
; N/A                                     ; None                                                ; 11.248 ns  ; LoadBox:LoadBox|out[8]                       ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 11.244 ns  ; Registrador:B|Saida[17]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.240 ns  ; Registrador:B|Saida[18]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.231 ns  ; LoadBox:LoadBox|out[30]                      ; MuxMemToRegOut[30]   ; clock      ;
; N/A                                     ; None                                                ; 11.230 ns  ; Registrador:PC|Saida[21]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.205 ns  ; ControlUnit:ControlUnit|state.Lw             ; stateout[2]          ; clock      ;
; N/A                                     ; None                                                ; 11.204 ns  ; LoadBox:LoadBox|out[23]                      ; MuxMemToRegOut[23]   ; clock      ;
; N/A                                     ; None                                                ; 11.203 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.202 ns  ; ControlUnit:ControlUnit|state.LSave          ; stateout[5]          ; clock      ;
; N/A                                     ; None                                                ; 11.201 ns  ; LoadBox:LoadBox|out[4]                       ; MuxMemToRegOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 11.201 ns  ; LoadBox:LoadBox|out[1]                       ; MuxMemToRegOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 11.195 ns  ; Registrador:PC|Saida[19]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.171 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 11.169 ns  ; ControlUnit:ControlUnit|state.Ble            ; stateout[2]          ; clock      ;
; N/A                                     ; None                                                ; 11.154 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 11.153 ns  ; ControlUnit:ControlUnit|state.LSave          ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 11.151 ns  ; LoadBox:LoadBox|out[29]                      ; MuxMemToRegOut[29]   ; clock      ;
; N/A                                     ; None                                                ; 11.150 ns  ; ControlUnit:ControlUnit|state.LSave          ; MuxMemToRegOut[26]   ; clock      ;
; N/A                                     ; None                                                ; 11.133 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg    ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 11.130 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg    ; MuxMemToRegOut[26]   ; clock      ;
; N/A                                     ; None                                                ; 11.129 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 11.128 ns  ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 11.128 ns  ; LoadBox:LoadBox|out[22]                      ; MuxMemToRegOut[22]   ; clock      ;
; N/A                                     ; None                                                ; 11.125 ns  ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[26]   ; clock      ;
; N/A                                     ; None                                                ; 11.076 ns  ; ControlUnit:ControlUnit|state.LSave          ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.040 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 11.024 ns  ; ControlUnit:ControlUnit|state.LSave          ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 11.020 ns  ; ControlUnit:ControlUnit|state.LGet3          ; stateout[5]          ; clock      ;
; N/A                                     ; None                                                ; 11.015 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 11.004 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg    ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 10.999 ns  ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 10.994 ns  ; ControlUnit:ControlUnit|state.Slt            ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 10.976 ns  ; LoadBox:LoadBox|out[12]                      ; MuxMemToRegOut[12]   ; clock      ;
; N/A                                     ; None                                                ; 10.964 ns  ; ControlUnit:ControlUnit|state.WriteInRegAddi ; stateout[2]          ; clock      ;
; N/A                                     ; None                                                ; 10.956 ns  ; Registrador:A|Saida[14]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.954 ns  ; Registrador:A|Saida[19]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.950 ns  ; ControlUnit:ControlUnit|state.BleCompare     ; MuxALUSourceAOut[12] ; clock      ;
; N/A                                     ; None                                                ; 10.945 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 10.945 ns  ; LoadBox:LoadBox|out[3]                       ; MuxMemToRegOut[3]    ; clock      ;
; N/A                                     ; None                                                ; 10.931 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 10.928 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[26]   ; clock      ;
; N/A                                     ; None                                                ; 10.924 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 10.922 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 10.920 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 10.911 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[17]   ; clock      ;
; N/A                                     ; None                                                ; 10.900 ns  ; Registrador:A|Saida[27]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.899 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 10.897 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 10.891 ns  ; Registrador:A|Saida[24]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.890 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg    ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 10.890 ns  ; LoadBox:LoadBox|out[0]                       ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.886 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[17]   ; clock      ;
; N/A                                     ; None                                                ; 10.885 ns  ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 10.871 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 10.870 ns  ; ControlUnit:ControlUnit|state.LSave          ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 10.867 ns  ; Registrador:PC|Saida[22]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.852 ns  ; ControlUnit:ControlUnit|state.OverflowExc    ; stateout[2]          ; clock      ;
; N/A                                     ; None                                                ; 10.851 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[9]    ; clock      ;
; N/A                                     ; None                                                ; 10.849 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[24]   ; clock      ;
; N/A                                     ; None                                                ; 10.846 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 10.826 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[9]    ; clock      ;
; N/A                                     ; None                                                ; 10.824 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[24]   ; clock      ;
; N/A                                     ; None                                                ; 10.818 ns  ; ControlUnit:ControlUnit|state.BleCompare     ; MuxALUSourceAOut[29] ; clock      ;
; N/A                                     ; None                                                ; 10.815 ns  ; ControlUnit:ControlUnit|state.LSave          ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 10.803 ns  ; ControlUnit:ControlUnit|state.BleCompare     ; MuxALUSourceAOut[15] ; clock      ;
; N/A                                     ; None                                                ; 10.802 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[15]   ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                              ;                      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------+----------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 19:01:48 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_3032" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_2900" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_3260" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_3160" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_2966" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_3128" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_2998" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_3096" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_3226" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_3326" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_3194" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_2934" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_3560" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_3292" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_2868" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_3064" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_3754" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_3360" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_2482" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_2578" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_2514" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_2706" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_2836" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_2642" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_2450" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_2802" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_3786" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_2124" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_2610" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_2546" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_2738" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_2674" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_3528" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_2220" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_3394" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_3818" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_2156" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_3624" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_2316" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_3460" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_3494" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_3722" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_2770" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_2252" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_2188" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3592" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_2284" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_3426" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_2418" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_2384" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_2350" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_3688" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_3656" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 33 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr44~0" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BeqCompare~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BeqCompare~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector132~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr20~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector132~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector132~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector128~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
Info: Clock "clock" has Internal fmax of 66.12 MHz between source register "ControlUnit:ControlUnit|nextstate.Jump_2252" and destination register "ControlUnit:ControlUnit|state.Jump" (period= 15.124 ns)
    Info: + Longest register to register delay is 1.630 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y10_N8; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Jump_2252'
        Info: 2: + IC(1.321 ns) + CELL(0.309 ns) = 1.630 ns; Loc. = LCFF_X13_Y10_N31; Fanout = 7; REG Node = 'ControlUnit:ControlUnit|state.Jump'
        Info: Total cell delay = 0.309 ns ( 18.96 % )
        Info: Total interconnect delay = 1.321 ns ( 81.04 % )
    Info: - Smallest clock skew is -5.842 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.535 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(1.063 ns) + CELL(0.618 ns) = 2.535 ns; Loc. = LCFF_X13_Y10_N31; Fanout = 7; REG Node = 'ControlUnit:ControlUnit|state.Jump'
            Info: Total cell delay = 1.472 ns ( 58.07 % )
            Info: Total interconnect delay = 1.063 ns ( 41.93 % )
        Info: - Longest clock path from clock "clock" to source register is 8.377 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(1.343 ns) + CELL(0.712 ns) = 2.909 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 16; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(0.599 ns) + CELL(0.346 ns) = 3.854 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit|WideOr19~2'
            Info: 4: + IC(0.590 ns) + CELL(0.366 ns) = 4.810 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.BeqCompare~0'
            Info: 5: + IC(0.299 ns) + CELL(0.053 ns) = 5.162 ns; Loc. = LCCOMB_X14_Y11_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.BeqCompare~1'
            Info: 6: + IC(0.341 ns) + CELL(0.228 ns) = 5.731 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector132~1'
            Info: 7: + IC(0.313 ns) + CELL(0.053 ns) = 6.097 ns; Loc. = LCCOMB_X13_Y11_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector132~2'
            Info: 8: + IC(1.327 ns) + CELL(0.000 ns) = 7.424 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'ControlUnit:ControlUnit|Selector132~2clkctrl'
            Info: 9: + IC(0.900 ns) + CELL(0.053 ns) = 8.377 ns; Loc. = LCCOMB_X13_Y10_N8; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Jump_2252'
            Info: Total cell delay = 2.665 ns ( 31.81 % )
            Info: Total interconnect delay = 5.712 ns ( 68.19 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.Sll" and destination pin or register "ControlUnit:ControlUnit|nextstate.SllOp_3064" for clock "clock" (Hold time is 5.432 ns)
    Info: + Largest clock skew is 6.105 ns
        Info: + Longest clock path from clock "clock" to destination register is 8.564 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(1.343 ns) + CELL(0.712 ns) = 2.909 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 16; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(0.599 ns) + CELL(0.346 ns) = 3.854 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit|WideOr19~2'
            Info: 4: + IC(0.590 ns) + CELL(0.366 ns) = 4.810 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.BeqCompare~0'
            Info: 5: + IC(0.299 ns) + CELL(0.053 ns) = 5.162 ns; Loc. = LCCOMB_X14_Y11_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.BeqCompare~1'
            Info: 6: + IC(0.341 ns) + CELL(0.228 ns) = 5.731 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector132~1'
            Info: 7: + IC(0.313 ns) + CELL(0.053 ns) = 6.097 ns; Loc. = LCCOMB_X13_Y11_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector132~2'
            Info: 8: + IC(1.327 ns) + CELL(0.000 ns) = 7.424 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'ControlUnit:ControlUnit|Selector132~2clkctrl'
            Info: 9: + IC(0.915 ns) + CELL(0.225 ns) = 8.564 ns; Loc. = LCCOMB_X15_Y9_N20; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllOp_3064'
            Info: Total cell delay = 2.837 ns ( 33.13 % )
            Info: Total interconnect delay = 5.727 ns ( 66.87 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.459 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1445; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Sll'
            Info: Total cell delay = 1.472 ns ( 59.86 % )
            Info: Total interconnect delay = 0.987 ns ( 40.14 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Sll'
        Info: 2: + IC(0.351 ns) + CELL(0.228 ns) = 0.579 ns; Loc. = LCCOMB_X15_Y9_N20; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllOp_3064'
        Info: Total cell delay = 0.228 ns ( 39.38 % )
        Info: Total interconnect delay = 0.351 ns ( 60.62 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.BleCompare" is 15.807 ns
    Info: + Longest clock path from clock "clock" to source register is 2.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1445; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X21_Y11_N5; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.BleCompare'
        Info: Total cell delay = 1.472 ns ( 59.35 % )
        Info: Total interconnect delay = 1.008 ns ( 40.65 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.233 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N5; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.BleCompare'
        Info: 2: + IC(1.336 ns) + CELL(0.346 ns) = 1.682 ns; Loc. = LCCOMB_X21_Y11_N14; Fanout = 58; COMB Node = 'ControlUnit:ControlUnit|WideOr28~1'
        Info: 3: + IC(0.381 ns) + CELL(0.228 ns) = 2.291 ns; Loc. = LCCOMB_X21_Y11_N12; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit|WideOr27'
        Info: 4: + IC(0.501 ns) + CELL(0.225 ns) = 3.017 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~0'
        Info: 5: + IC(0.268 ns) + CELL(0.346 ns) = 3.631 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~2'
        Info: 6: + IC(0.236 ns) + CELL(0.154 ns) = 4.021 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 7: + IC(0.228 ns) + CELL(0.154 ns) = 4.403 ns; Loc. = LCCOMB_X22_Y11_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[5]~4DUPLICATE'
        Info: 8: + IC(0.227 ns) + CELL(0.154 ns) = 4.784 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~5'
        Info: 9: + IC(0.214 ns) + CELL(0.053 ns) = 5.051 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~6'
        Info: 10: + IC(0.204 ns) + CELL(0.154 ns) = 5.409 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~7'
        Info: 11: + IC(0.562 ns) + CELL(0.053 ns) = 6.024 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~8'
        Info: 12: + IC(0.233 ns) + CELL(0.053 ns) = 6.310 ns; Loc. = LCCOMB_X23_Y12_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~9'
        Info: 13: + IC(0.218 ns) + CELL(0.053 ns) = 6.581 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~10'
        Info: 14: + IC(0.209 ns) + CELL(0.053 ns) = 6.843 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~11'
        Info: 15: + IC(0.218 ns) + CELL(0.053 ns) = 7.114 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~12'
        Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 7.382 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[23]~13'
        Info: 17: + IC(0.221 ns) + CELL(0.053 ns) = 7.656 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~14'
        Info: 18: + IC(0.227 ns) + CELL(0.053 ns) = 7.936 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[27]~15'
        Info: 19: + IC(0.482 ns) + CELL(0.053 ns) = 8.471 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[29]~16'
        Info: 20: + IC(0.257 ns) + CELL(0.053 ns) = 8.781 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[31]~17'
        Info: 21: + IC(0.830 ns) + CELL(0.154 ns) = 9.765 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 3; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~1'
        Info: 22: + IC(1.496 ns) + CELL(1.972 ns) = 13.233 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 4.470 ns ( 33.78 % )
        Info: Total interconnect delay = 8.763 ns ( 66.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Fri May 17 19:01:50 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


