vendor_name = ModelSim
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T2.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T1.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IR.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/D3.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A2.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A1.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A3.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/sign_extend.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/memory.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/count.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd
source_file = 1, d:/iit/3rd sem/ee214/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/iit/3rd sem/ee214/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/iit/3rd sem/ee214/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/iit/3rd sem/ee214/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
