0.7
2020.2
Nov  8 2024
22:36:55
/home/alhua/VivadoProject/RMSnorm/Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd,1761659360,vhdl,,,,c_shift_ram_1,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd,1761651731,vhdl,,,,c_shift_ram_2,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v,1761651733,verilog,,/home/alhua/VivadoProject/RMSnorm/MinimumSystem.gen/sources_1/ip/bf_mul/sim/bf_mul.v,,floating_point_1,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v,1761657865,verilog,,/home/alhua/VivadoProject/RMSnorm/Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v,,floating_point_2,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/MinimumSystem.gen/sources_1/ip/bf_mul/sim/bf_mul.v,1761651734,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/acc.v,,bf_mul,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/MinimumSystem.gen/sources_1/ip/bf_sub/sim/bf_sub.v,1761651735,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/bf_add/sim/bf_add.v,,bf_sub,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/MinimumSystem.gen/sources_1/ip/c_shift_ram_3/sim/c_shift_ram_3.vhd,1761653635,vhdl,,,,c_shift_ram_3,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/bd/RMSnorm/hdl/RMSnorm_wrapper.v,1761574517,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sim_1/new/RMS_matrix_tb.v,,RMSnorm_wrapper,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/bd/RMSnorm/ip/RMSnorm_rms_norm_top_0_0/sim/RMSnorm_rms_norm_top_0_0.v,1761574517,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/bd/RMSnorm/sim/RMSnorm.v,,RMSnorm_rms_norm_top_0_0,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/bd/RMSnorm/ip/RMSnorm_rms_sum_top_0_0/sim/RMSnorm_rms_sum_top_0_0.v,1761574517,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/bd/RMSnorm/ip/RMSnorm_rms_norm_top_0_0/sim/RMSnorm_rms_norm_top_0_0.v,,RMSnorm_rms_sum_top_0_0,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/bd/RMSnorm/sim/RMSnorm.v,1761574517,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/bd/RMSnorm/hdl/RMSnorm_wrapper.v,,RMSnorm,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/bf_add/sim/bf_add.v,1761651736,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/bf_fifo.v,,bf_add,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd,1761659447,vhdl,,,,c_shift_ram_0,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sim_1/new/RMS_matrix_tb.v,1761655637,verilog,,,,matrix_tb,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sim_1/new/rms_norm_top_tb.v,1761568112,verilog,,,,rms_norm_top_tb,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sim_1/new/rms_top_tb.v,1761569257,verilog,,,,RMS_top_tb,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/acc.v,1761483263,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/acc_fifo.v,,acc,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/acc_fifo.v,1761288151,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/accumulator.v,,acc_fifo,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/accumulator.v,1761288151,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/add8.v,,accumulator,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/add8.v,1761288151,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/gen_tlast.v,,add8,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/bf_fifo.v,1761045541,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/inv_fifo.v,,bf_fifo,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/gen_tlast.v,1761288151,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/parallel_mean_square.v,,gen_tlast,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/inv_fifo.v,1761568723,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/inv_sqrt.v,,inv_fifo,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/inv_sqrt.v,1761639093,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/inv_sqrt_top.v,,inv_sqrt,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/inv_sqrt_top.v,1761653006,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/rms_norm_top.v,,inv_sqrt_top,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/parallel_mean_square.v,1761395007,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/sum_align.v,,parallel_mean_square,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/rms_norm_top.v,1761429428,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/bd/RMSnorm/ip/RMSnorm_rms_sum_top_0_0/sim/RMSnorm_rms_sum_top_0_0.v,,rms_norm_top,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/sum_align.v,1761662504,verilog,,/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/sum_top.v,,sum_align,,,,,,,,
/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/sum_top.v,1761484671,verilog,,/home/alhua/VivadoProject/RMSnorm/MinimumSystem.gen/sources_1/ip/bf_sub/sim/bf_sub.v,,rms_sum_top,,,,,,,,
