## Hi Kenshin ðŸ‘‹

<img src="https://img.shields.io/badge/-Verilog-E34F26?style=flat-square&logo=Verilog&logoColor=white" /> <img src="https://img.shields.io/badge/-SystemVerilog-1572B6?style=flat-square&logo=SystemVerilog" /> <img src="https://img.shields.io/badge/-FPGA\IC-oringe?style=flat-square&logo=FPGA\IC" />

<!-- ![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=Kenshin129) -->

![IceEnd's GitHub stats](https://github-immortality.vercel.app/api?username=Kenshin129)

![GitHub Streak](https://streak-stats.demolab.com/?user=Kenshin129)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=Kenshin129)

<!-- ![trophy](https://github-profile-trophy.vercel.app/?username=Kenshin129) -->
<!-- ![Ashutosh's github activity graph](https://github-readme-activity-graph.vercel.app/graph?username=Kenshin129) -->

