============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Sat Jul  2 13:38:41 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
RUN-1001 : Project manager successfully analyzed 75 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.809250s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (99.3%)

RUN-1004 : used memory is 343 MB, reserved memory is 320 MB, peak memory is 351 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 449 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 94 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13209 instances
RUN-0007 : 8587 luts, 3417 seqs, 704 mslices, 365 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15722 nets
RUN-1001 : 9303 nets have 2 pins
RUN-1001 : 4911 nets have [3 - 5] pins
RUN-1001 : 860 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 305 nets have [21 - 99] pins
RUN-1001 : 22 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     380     
RUN-1001 :   No   |  No   |  Yes  |     924     
RUN-1001 :   No   |  Yes  |  No   |     107     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1070     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  89   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 108
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13207 instances, 8587 luts, 3417 seqs, 1069 slices, 187 macros(1069 instances: 704 mslices 365 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1522 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 65284, tnet num: 15423, tinst num: 13207, tnode num: 77155, tedge num: 107858.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.466753s wall, 1.390625s user + 0.078125s system = 1.468750s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.56411e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13207.
PHY-3001 : Level 1 #clusters 1875.
PHY-3001 : End clustering;  0.090402s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (138.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.384e+06, overlap = 479.469
PHY-3002 : Step(2): len = 1.21346e+06, overlap = 469.562
PHY-3002 : Step(3): len = 878285, overlap = 613.75
PHY-3002 : Step(4): len = 786133, overlap = 635.594
PHY-3002 : Step(5): len = 632070, overlap = 747.406
PHY-3002 : Step(6): len = 569421, overlap = 763.094
PHY-3002 : Step(7): len = 435981, overlap = 875.031
PHY-3002 : Step(8): len = 366432, overlap = 930.625
PHY-3002 : Step(9): len = 303735, overlap = 1030.53
PHY-3002 : Step(10): len = 273603, overlap = 1088.41
PHY-3002 : Step(11): len = 240177, overlap = 1138.94
PHY-3002 : Step(12): len = 215646, overlap = 1168.72
PHY-3002 : Step(13): len = 191246, overlap = 1190.12
PHY-3002 : Step(14): len = 170574, overlap = 1243.69
PHY-3002 : Step(15): len = 154854, overlap = 1267.62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.44603e-06
PHY-3002 : Step(16): len = 161309, overlap = 1268.91
PHY-3002 : Step(17): len = 203085, overlap = 1158.06
PHY-3002 : Step(18): len = 212148, overlap = 1080.38
PHY-3002 : Step(19): len = 220190, overlap = 1053.59
PHY-3002 : Step(20): len = 217292, overlap = 1047.47
PHY-3002 : Step(21): len = 216438, overlap = 1032.53
PHY-3002 : Step(22): len = 211934, overlap = 994.344
PHY-3002 : Step(23): len = 211177, overlap = 984.281
PHY-3002 : Step(24): len = 208234, overlap = 986.375
PHY-3002 : Step(25): len = 207533, overlap = 976.031
PHY-3002 : Step(26): len = 204423, overlap = 982.938
PHY-3002 : Step(27): len = 203371, overlap = 1002.22
PHY-3002 : Step(28): len = 201741, overlap = 1019
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.89205e-06
PHY-3002 : Step(29): len = 213549, overlap = 976.031
PHY-3002 : Step(30): len = 233904, overlap = 922.281
PHY-3002 : Step(31): len = 240297, overlap = 894.344
PHY-3002 : Step(32): len = 243222, overlap = 899.094
PHY-3002 : Step(33): len = 242483, overlap = 888.344
PHY-3002 : Step(34): len = 242183, overlap = 885.656
PHY-3002 : Step(35): len = 240517, overlap = 894.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.78411e-06
PHY-3002 : Step(36): len = 258771, overlap = 870.156
PHY-3002 : Step(37): len = 283721, overlap = 845.312
PHY-3002 : Step(38): len = 292953, overlap = 822.031
PHY-3002 : Step(39): len = 295441, overlap = 791.062
PHY-3002 : Step(40): len = 293312, overlap = 771.188
PHY-3002 : Step(41): len = 290725, overlap = 766.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.15682e-05
PHY-3002 : Step(42): len = 315354, overlap = 744.25
PHY-3002 : Step(43): len = 334449, overlap = 707.375
PHY-3002 : Step(44): len = 347257, overlap = 676.312
PHY-3002 : Step(45): len = 350425, overlap = 662.406
PHY-3002 : Step(46): len = 349834, overlap = 648.344
PHY-3002 : Step(47): len = 348468, overlap = 651.625
PHY-3002 : Step(48): len = 347779, overlap = 641
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.31364e-05
PHY-3002 : Step(49): len = 379334, overlap = 576.812
PHY-3002 : Step(50): len = 412189, overlap = 495.344
PHY-3002 : Step(51): len = 429295, overlap = 463.969
PHY-3002 : Step(52): len = 431637, overlap = 435.406
PHY-3002 : Step(53): len = 426145, overlap = 432.906
PHY-3002 : Step(54): len = 421863, overlap = 450
PHY-3002 : Step(55): len = 419055, overlap = 466.469
PHY-3002 : Step(56): len = 417975, overlap = 491.5
PHY-3002 : Step(57): len = 416688, overlap = 487.781
PHY-3002 : Step(58): len = 416338, overlap = 498.656
PHY-3002 : Step(59): len = 416458, overlap = 519.781
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.62729e-05
PHY-3002 : Step(60): len = 445897, overlap = 445.906
PHY-3002 : Step(61): len = 463522, overlap = 427.375
PHY-3002 : Step(62): len = 467842, overlap = 407.594
PHY-3002 : Step(63): len = 470958, overlap = 403.438
PHY-3002 : Step(64): len = 471708, overlap = 407.25
PHY-3002 : Step(65): len = 471891, overlap = 407.5
PHY-3002 : Step(66): len = 469369, overlap = 410.844
PHY-3002 : Step(67): len = 468539, overlap = 400.375
PHY-3002 : Step(68): len = 467744, overlap = 393.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.25457e-05
PHY-3002 : Step(69): len = 490404, overlap = 390.25
PHY-3002 : Step(70): len = 505460, overlap = 362.625
PHY-3002 : Step(71): len = 510945, overlap = 338.906
PHY-3002 : Step(72): len = 515380, overlap = 336.938
PHY-3002 : Step(73): len = 521198, overlap = 332
PHY-3002 : Step(74): len = 525210, overlap = 303.5
PHY-3002 : Step(75): len = 522556, overlap = 302.688
PHY-3002 : Step(76): len = 521781, overlap = 292.906
PHY-3002 : Step(77): len = 523214, overlap = 293.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000185091
PHY-3002 : Step(78): len = 541569, overlap = 273.469
PHY-3002 : Step(79): len = 555393, overlap = 251.938
PHY-3002 : Step(80): len = 557228, overlap = 236.844
PHY-3002 : Step(81): len = 559009, overlap = 243.656
PHY-3002 : Step(82): len = 564332, overlap = 237.688
PHY-3002 : Step(83): len = 567892, overlap = 231.469
PHY-3002 : Step(84): len = 566358, overlap = 234.781
PHY-3002 : Step(85): len = 565059, overlap = 235
PHY-3002 : Step(86): len = 564845, overlap = 243.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00036317
PHY-3002 : Step(87): len = 577776, overlap = 211.375
PHY-3002 : Step(88): len = 587501, overlap = 200.688
PHY-3002 : Step(89): len = 589495, overlap = 209.781
PHY-3002 : Step(90): len = 591538, overlap = 188.594
PHY-3002 : Step(91): len = 596263, overlap = 180.406
PHY-3002 : Step(92): len = 598824, overlap = 177.531
PHY-3002 : Step(93): len = 598846, overlap = 171.656
PHY-3002 : Step(94): len = 599175, overlap = 175.625
PHY-3002 : Step(95): len = 600285, overlap = 174.844
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000704517
PHY-3002 : Step(96): len = 606461, overlap = 174.656
PHY-3002 : Step(97): len = 612105, overlap = 176.25
PHY-3002 : Step(98): len = 613744, overlap = 167.594
PHY-3002 : Step(99): len = 615505, overlap = 160.906
PHY-3002 : Step(100): len = 617861, overlap = 164.062
PHY-3002 : Step(101): len = 619789, overlap = 161.469
PHY-3002 : Step(102): len = 620224, overlap = 156.062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00114529
PHY-3002 : Step(103): len = 623122, overlap = 162.5
PHY-3002 : Step(104): len = 626606, overlap = 162.812
PHY-3002 : Step(105): len = 628500, overlap = 162.906
PHY-3002 : Step(106): len = 630354, overlap = 162.75
PHY-3002 : Step(107): len = 631792, overlap = 169.656
PHY-3002 : Step(108): len = 633022, overlap = 167.031
PHY-3002 : Step(109): len = 633293, overlap = 176.969
PHY-3002 : Step(110): len = 633937, overlap = 174.469
PHY-3002 : Step(111): len = 635266, overlap = 177.812
PHY-3002 : Step(112): len = 636174, overlap = 174.844
PHY-3002 : Step(113): len = 636239, overlap = 169.594
PHY-3002 : Step(114): len = 636512, overlap = 168.938
PHY-3002 : Step(115): len = 637345, overlap = 166.062
PHY-3002 : Step(116): len = 637503, overlap = 164.938
PHY-3002 : Step(117): len = 636747, overlap = 162.188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00206123
PHY-3002 : Step(118): len = 639517, overlap = 161.562
PHY-3002 : Step(119): len = 641840, overlap = 164.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018182s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (171.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15722.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 914712, over cnt = 2002(5%), over = 11363, worst = 72
PHY-1001 : End global iterations;  0.671700s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (153.5%)

PHY-1001 : Congestion index: top1 = 114.91, top5 = 83.81, top10 = 69.68, top15 = 61.75.
PHY-3001 : End congestion estimation;  0.875470s wall, 1.156250s user + 0.078125s system = 1.234375s CPU (141.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.631033s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000224272
PHY-3002 : Step(120): len = 798850, overlap = 96.875
PHY-3002 : Step(121): len = 797898, overlap = 77.9688
PHY-3002 : Step(122): len = 789161, overlap = 62.2188
PHY-3002 : Step(123): len = 785645, overlap = 60.3125
PHY-3002 : Step(124): len = 783878, overlap = 54.7812
PHY-3002 : Step(125): len = 781169, overlap = 48.8125
PHY-3002 : Step(126): len = 781474, overlap = 44.0938
PHY-3002 : Step(127): len = 783110, overlap = 41.875
PHY-3002 : Step(128): len = 780219, overlap = 43.2188
PHY-3002 : Step(129): len = 776049, overlap = 39.4062
PHY-3002 : Step(130): len = 771342, overlap = 39
PHY-3002 : Step(131): len = 768836, overlap = 31.9062
PHY-3002 : Step(132): len = 765456, overlap = 30.7188
PHY-3002 : Step(133): len = 762387, overlap = 28.2188
PHY-3002 : Step(134): len = 758614, overlap = 30.6562
PHY-3002 : Step(135): len = 755899, overlap = 32.125
PHY-3002 : Step(136): len = 753632, overlap = 36.5312
PHY-3002 : Step(137): len = 749656, overlap = 36.9688
PHY-3002 : Step(138): len = 745346, overlap = 35.0625
PHY-3002 : Step(139): len = 743541, overlap = 34.375
PHY-3002 : Step(140): len = 741064, overlap = 33.5625
PHY-3002 : Step(141): len = 739028, overlap = 34.9062
PHY-3002 : Step(142): len = 737803, overlap = 37.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000448544
PHY-3002 : Step(143): len = 745165, overlap = 38.9062
PHY-3002 : Step(144): len = 746761, overlap = 41.6562
PHY-3002 : Step(145): len = 753531, overlap = 41.375
PHY-3002 : Step(146): len = 759470, overlap = 46.875
PHY-3002 : Step(147): len = 760864, overlap = 48.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000897087
PHY-3002 : Step(148): len = 764177, overlap = 46.9062
PHY-3002 : Step(149): len = 765737, overlap = 49.3438
PHY-3002 : Step(150): len = 773987, overlap = 51.6562
PHY-3002 : Step(151): len = 780657, overlap = 52.5312
PHY-3002 : Step(152): len = 782302, overlap = 48.6562
PHY-3002 : Step(153): len = 781903, overlap = 48.5625
PHY-3002 : Step(154): len = 782937, overlap = 43
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 59/15722.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 909264, over cnt = 3004(8%), over = 13402, worst = 44
PHY-1001 : End global iterations;  0.912828s wall, 1.562500s user + 0.250000s system = 1.812500s CPU (198.6%)

PHY-1001 : Congestion index: top1 = 103.30, top5 = 81.05, top10 = 70.46, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.124542s wall, 1.781250s user + 0.250000s system = 2.031250s CPU (180.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.686298s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000225654
PHY-3002 : Step(155): len = 779838, overlap = 145.656
PHY-3002 : Step(156): len = 768975, overlap = 122.406
PHY-3002 : Step(157): len = 755097, overlap = 116.062
PHY-3002 : Step(158): len = 741335, overlap = 107.938
PHY-3002 : Step(159): len = 726883, overlap = 106.469
PHY-3002 : Step(160): len = 717960, overlap = 102.125
PHY-3002 : Step(161): len = 711225, overlap = 102.156
PHY-3002 : Step(162): len = 705197, overlap = 106.094
PHY-3002 : Step(163): len = 700272, overlap = 103.25
PHY-3002 : Step(164): len = 695379, overlap = 106.844
PHY-3002 : Step(165): len = 692060, overlap = 106.844
PHY-3002 : Step(166): len = 688287, overlap = 110.062
PHY-3002 : Step(167): len = 683696, overlap = 120.844
PHY-3002 : Step(168): len = 680966, overlap = 125.656
PHY-3002 : Step(169): len = 678689, overlap = 140.094
PHY-3002 : Step(170): len = 676720, overlap = 141.188
PHY-3002 : Step(171): len = 676365, overlap = 146.281
PHY-3002 : Step(172): len = 675560, overlap = 142.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000451308
PHY-3002 : Step(173): len = 683388, overlap = 133.281
PHY-3002 : Step(174): len = 686919, overlap = 125.094
PHY-3002 : Step(175): len = 691451, overlap = 119.656
PHY-3002 : Step(176): len = 698167, overlap = 108.219
PHY-3002 : Step(177): len = 705697, overlap = 98.125
PHY-3002 : Step(178): len = 710816, overlap = 93.7188
PHY-3002 : Step(179): len = 713361, overlap = 93.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000902615
PHY-3002 : Step(180): len = 717874, overlap = 81.6562
PHY-3002 : Step(181): len = 721502, overlap = 84.7812
PHY-3002 : Step(182): len = 727789, overlap = 78.125
PHY-3002 : Step(183): len = 731750, overlap = 79.0625
PHY-3002 : Step(184): len = 734037, overlap = 81.125
PHY-3002 : Step(185): len = 735010, overlap = 80.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00174449
PHY-3002 : Step(186): len = 738248, overlap = 81.7188
PHY-3002 : Step(187): len = 741100, overlap = 78.9062
PHY-3002 : Step(188): len = 744916, overlap = 80.1562
PHY-3002 : Step(189): len = 750464, overlap = 73.2188
PHY-3002 : Step(190): len = 754173, overlap = 74.625
PHY-3002 : Step(191): len = 756109, overlap = 71.4375
PHY-3002 : Step(192): len = 757852, overlap = 68.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 65284, tnet num: 15423, tinst num: 13207, tnode num: 77155, tedge num: 107858.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.126047s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (99.9%)

RUN-1004 : used memory is 545 MB, reserved memory is 531 MB, peak memory is 640 MB
OPT-1001 : Total overflow 395.06 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 351/15722.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 899656, over cnt = 3267(9%), over = 11754, worst = 39
PHY-1001 : End global iterations;  0.943584s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (165.6%)

PHY-1001 : Congestion index: top1 = 90.34, top5 = 72.32, top10 = 63.47, top15 = 58.28.
PHY-1001 : End incremental global routing;  1.171256s wall, 1.718750s user + 0.078125s system = 1.796875s CPU (153.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.631622s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (96.5%)

OPT-1001 : 24 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13092 has valid locations, 174 needs to be replaced
PHY-3001 : design contains 13357 instances, 8596 luts, 3558 seqs, 1069 slices, 187 macros(1069 instances: 704 mslices 365 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 773862
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13725/15872.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 907712, over cnt = 3289(9%), over = 11736, worst = 39
PHY-1001 : End global iterations;  0.182672s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (136.9%)

PHY-1001 : Congestion index: top1 = 90.17, top5 = 72.37, top10 = 63.61, top15 = 58.50.
PHY-3001 : End congestion estimation;  0.416169s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (116.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 65834, tnet num: 15573, tinst num: 13357, tnode num: 78065, tedge num: 108658.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.141465s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (99.9%)

RUN-1004 : used memory is 589 MB, reserved memory is 585 MB, peak memory is 650 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.781077s wall, 1.703125s user + 0.078125s system = 1.781250s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 773070, overlap = 0
PHY-3002 : Step(194): len = 772693, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13793/15872.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 907048, over cnt = 3289(9%), over = 11758, worst = 39
PHY-1001 : End global iterations;  0.162807s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.6%)

PHY-1001 : Congestion index: top1 = 90.62, top5 = 72.61, top10 = 63.86, top15 = 58.69.
PHY-3001 : End congestion estimation;  0.412681s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (102.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.707645s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00047637
PHY-3002 : Step(195): len = 772421, overlap = 68.8125
PHY-3002 : Step(196): len = 772421, overlap = 68.8125
PHY-3001 : Final: Len = 772421, Over = 68.8125
PHY-3001 : End incremental placement;  3.721087s wall, 3.656250s user + 0.218750s system = 3.875000s CPU (104.1%)

OPT-1001 : Total overflow 397.06 peak overflow 3.75
OPT-1001 : End high-fanout net optimization;  5.932810s wall, 6.328125s user + 0.343750s system = 6.671875s CPU (112.5%)

OPT-1001 : Current memory(MB): used = 648, reserve = 637, peak = 662.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13839/15872.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 908120, over cnt = 3284(9%), over = 11382, worst = 39
PHY-1002 : len = 977424, over cnt = 2288(6%), over = 5302, worst = 20
PHY-1002 : len = 1.01165e+06, over cnt = 1186(3%), over = 2508, worst = 20
PHY-1002 : len = 1.0333e+06, over cnt = 451(1%), over = 760, worst = 13
PHY-1002 : len = 1.0488e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.764680s wall, 2.218750s user + 0.203125s system = 2.421875s CPU (137.2%)

PHY-1001 : Congestion index: top1 = 70.30, top5 = 62.27, top10 = 57.52, top15 = 54.37.
OPT-1001 : End congestion update;  2.012992s wall, 2.453125s user + 0.218750s system = 2.671875s CPU (132.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.582347s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (102.0%)

OPT-0007 : Start: WNS -28481 TNS -311725 NUM_FEPS 11
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 647, reserve = 637, peak = 662.
OPT-1001 : End physical optimization;  9.905280s wall, 10.796875s user + 0.640625s system = 11.437500s CPU (115.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8596 LUT to BLE ...
SYN-4008 : Packed 8596 LUT and 1410 SEQ to BLE.
SYN-4003 : Packing 2148 remaining SEQ's ...
SYN-4005 : Packed 1901 SEQ with LUT/SLICE
SYN-4006 : 5338 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8843/10056 primitive instances ...
PHY-3001 : End packing;  0.870372s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.5%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6168 instances
RUN-1001 : 3016 mslices, 3016 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14724 nets
RUN-1001 : 7635 nets have 2 pins
RUN-1001 : 5217 nets have [3 - 5] pins
RUN-1001 : 1041 nets have [6 - 10] pins
RUN-1001 : 381 nets have [11 - 20] pins
RUN-1001 : 445 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 6166 instances, 6032 slices, 187 macros(1069 instances: 704 mslices 365 lslices)
PHY-3001 : Cell area utilization is 68%
PHY-3001 : After packing: Len = 790807, Over = 196
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8492/14724.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.01442e+06, over cnt = 2245(6%), over = 3504, worst = 7
PHY-1002 : len = 1.02267e+06, over cnt = 1312(3%), over = 1731, worst = 7
PHY-1002 : len = 1.03538e+06, over cnt = 563(1%), over = 701, worst = 6
PHY-1002 : len = 1.04234e+06, over cnt = 232(0%), over = 282, worst = 5
PHY-1002 : len = 1.04828e+06, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  1.561461s wall, 2.093750s user + 0.093750s system = 2.187500s CPU (140.1%)

PHY-1001 : Congestion index: top1 = 70.71, top5 = 62.22, top10 = 57.53, top15 = 54.30.
PHY-3001 : End congestion estimation;  1.884012s wall, 2.390625s user + 0.109375s system = 2.500000s CPU (132.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64037, tnet num: 14425, tinst num: 6166, tnode num: 74051, tedge num: 109559.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.370532s wall, 1.234375s user + 0.140625s system = 1.375000s CPU (100.3%)

RUN-1004 : used memory is 600 MB, reserved memory is 590 MB, peak memory is 662 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14425 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.045143s wall, 1.875000s user + 0.171875s system = 2.046875s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.92569e-05
PHY-3002 : Step(197): len = 770254, overlap = 191.25
PHY-3002 : Step(198): len = 757840, overlap = 207.5
PHY-3002 : Step(199): len = 748465, overlap = 216.5
PHY-3002 : Step(200): len = 740849, overlap = 227.25
PHY-3002 : Step(201): len = 736330, overlap = 238.5
PHY-3002 : Step(202): len = 732748, overlap = 240.5
PHY-3002 : Step(203): len = 729218, overlap = 241.75
PHY-3002 : Step(204): len = 726162, overlap = 242.25
PHY-3002 : Step(205): len = 722269, overlap = 245
PHY-3002 : Step(206): len = 718651, overlap = 258
PHY-3002 : Step(207): len = 716789, overlap = 261.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138514
PHY-3002 : Step(208): len = 733711, overlap = 227.25
PHY-3002 : Step(209): len = 745551, overlap = 205.25
PHY-3002 : Step(210): len = 749182, overlap = 195.25
PHY-3002 : Step(211): len = 752238, overlap = 194
PHY-3002 : Step(212): len = 754022, overlap = 185.5
PHY-3002 : Step(213): len = 754891, overlap = 182.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000277028
PHY-3002 : Step(214): len = 772486, overlap = 163.25
PHY-3002 : Step(215): len = 781322, overlap = 154.75
PHY-3002 : Step(216): len = 787931, overlap = 152
PHY-3002 : Step(217): len = 793520, overlap = 149.75
PHY-3002 : Step(218): len = 796353, overlap = 147.5
PHY-3002 : Step(219): len = 797823, overlap = 149.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000554056
PHY-3002 : Step(220): len = 807653, overlap = 145
PHY-3002 : Step(221): len = 815877, overlap = 137.75
PHY-3002 : Step(222): len = 823900, overlap = 137.75
PHY-3002 : Step(223): len = 831365, overlap = 134.25
PHY-3002 : Step(224): len = 834915, overlap = 127.5
PHY-3002 : Step(225): len = 837917, overlap = 127.25
PHY-3002 : Step(226): len = 839494, overlap = 131
PHY-3002 : Step(227): len = 841105, overlap = 133.75
PHY-3002 : Step(228): len = 841544, overlap = 132.75
PHY-3002 : Step(229): len = 841589, overlap = 130.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00109874
PHY-3002 : Step(230): len = 848227, overlap = 125.75
PHY-3002 : Step(231): len = 852609, overlap = 123
PHY-3002 : Step(232): len = 858044, overlap = 119.25
PHY-3002 : Step(233): len = 863085, overlap = 113.5
PHY-3002 : Step(234): len = 865445, overlap = 114
PHY-3002 : Step(235): len = 867930, overlap = 112.75
PHY-3002 : Step(236): len = 871604, overlap = 114.25
PHY-3002 : Step(237): len = 872303, overlap = 114
PHY-3002 : Step(238): len = 872986, overlap = 112
PHY-3002 : Step(239): len = 874241, overlap = 119.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00208223
PHY-3002 : Step(240): len = 877835, overlap = 115.75
PHY-3002 : Step(241): len = 880623, overlap = 119
PHY-3002 : Step(242): len = 883829, overlap = 113.75
PHY-3002 : Step(243): len = 886466, overlap = 110.75
PHY-3002 : Step(244): len = 889798, overlap = 111.25
PHY-3002 : Step(245): len = 894153, overlap = 107.75
PHY-3002 : Step(246): len = 897043, overlap = 105.5
PHY-3002 : Step(247): len = 898070, overlap = 102.75
PHY-3002 : Step(248): len = 900906, overlap = 98.5
PHY-3002 : Step(249): len = 902856, overlap = 98
PHY-3002 : Step(250): len = 903397, overlap = 99.75
PHY-3002 : Step(251): len = 903818, overlap = 97.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00380792
PHY-3002 : Step(252): len = 905964, overlap = 98.25
PHY-3002 : Step(253): len = 908111, overlap = 95.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.083556s wall, 0.890625s user + 2.046875s system = 2.937500s CPU (271.1%)

PHY-3001 : Trial Legalized: Len = 937873
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 153/14724.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1177e+06, over cnt = 2951(8%), over = 5271, worst = 8
PHY-1002 : len = 1.13988e+06, over cnt = 1731(4%), over = 2591, worst = 8
PHY-1002 : len = 1.15924e+06, over cnt = 708(2%), over = 1015, worst = 8
PHY-1002 : len = 1.17532e+06, over cnt = 130(0%), over = 170, worst = 6
PHY-1002 : len = 1.17801e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.050591s wall, 3.140625s user + 0.250000s system = 3.390625s CPU (165.3%)

PHY-1001 : Congestion index: top1 = 67.03, top5 = 60.47, top10 = 56.59, top15 = 53.93.
PHY-3001 : End congestion estimation;  2.386757s wall, 3.484375s user + 0.250000s system = 3.734375s CPU (156.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14425 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.723791s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000340054
PHY-3002 : Step(254): len = 900221, overlap = 46.75
PHY-3002 : Step(255): len = 886927, overlap = 51.25
PHY-3002 : Step(256): len = 875852, overlap = 67.25
PHY-3002 : Step(257): len = 866914, overlap = 75.25
PHY-3002 : Step(258): len = 860283, overlap = 88.75
PHY-3002 : Step(259): len = 856280, overlap = 92.5
PHY-3002 : Step(260): len = 853255, overlap = 93.25
PHY-3002 : Step(261): len = 851202, overlap = 100.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038054s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.2%)

PHY-3001 : Legalized: Len = 875810, Over = 0
PHY-3001 : Spreading special nets. 48 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.048020s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.6%)

PHY-3001 : 71 instances has been re-located, deltaX = 11, deltaY = 49, maxDist = 2.
PHY-3001 : Final: Len = 876986, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64037, tnet num: 14425, tinst num: 6166, tnode num: 74051, tedge num: 109559.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.545729s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (99.1%)

RUN-1004 : used memory is 602 MB, reserved memory is 596 MB, peak memory is 691 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2816/14724.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0564e+06, over cnt = 2801(7%), over = 4757, worst = 8
PHY-1002 : len = 1.07343e+06, over cnt = 1846(5%), over = 2799, worst = 8
PHY-1002 : len = 1.10134e+06, over cnt = 666(1%), over = 879, worst = 5
PHY-1002 : len = 1.11343e+06, over cnt = 93(0%), over = 124, worst = 4
PHY-1002 : len = 1.11502e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.040673s wall, 3.062500s user + 0.156250s system = 3.218750s CPU (157.7%)

PHY-1001 : Congestion index: top1 = 68.34, top5 = 62.01, top10 = 57.86, top15 = 54.67.
PHY-1001 : End incremental global routing;  2.335953s wall, 3.359375s user + 0.156250s system = 3.515625s CPU (150.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14425 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.670453s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (97.9%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6072 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 6173 instances, 6039 slices, 187 macros(1069 instances: 704 mslices 365 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 881739
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13471/14731.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12069e+06, over cnt = 76(0%), over = 83, worst = 3
PHY-1002 : len = 1.12056e+06, over cnt = 60(0%), over = 61, worst = 2
PHY-1002 : len = 1.12065e+06, over cnt = 29(0%), over = 29, worst = 1
PHY-1002 : len = 1.12098e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1.12114e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.753830s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 68.45, top5 = 62.38, top10 = 58.18, top15 = 54.94.
PHY-3001 : End congestion estimation;  1.054401s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (102.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64115, tnet num: 14432, tinst num: 6173, tnode num: 74144, tedge num: 109671.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.517599s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (99.9%)

RUN-1004 : used memory is 637 MB, reserved memory is 630 MB, peak memory is 699 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.227914s wall, 2.171875s user + 0.046875s system = 2.218750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(262): len = 879650, overlap = 1.25
PHY-3002 : Step(263): len = 878482, overlap = 1
PHY-3002 : Step(264): len = 878059, overlap = 0.5
PHY-3002 : Step(265): len = 877937, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13464/14731.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11582e+06, over cnt = 66(0%), over = 76, worst = 5
PHY-1002 : len = 1.1158e+06, over cnt = 40(0%), over = 43, worst = 3
PHY-1002 : len = 1.1161e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 1.11634e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.591275s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.4%)

PHY-1001 : Congestion index: top1 = 67.67, top5 = 61.90, top10 = 57.81, top15 = 54.64.
PHY-3001 : End congestion estimation;  0.888310s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.695502s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000199779
PHY-3002 : Step(266): len = 877918, overlap = 1.5
PHY-3002 : Step(267): len = 877872, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004667s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (334.8%)

PHY-3001 : Legalized: Len = 878183, Over = 0
PHY-3001 : End spreading;  0.043991s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.6%)

PHY-3001 : Final: Len = 878183, Over = 0
PHY-3001 : End incremental placement;  5.289610s wall, 5.140625s user + 0.171875s system = 5.312500s CPU (100.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  8.708415s wall, 9.515625s user + 0.390625s system = 9.906250s CPU (113.8%)

OPT-1001 : Current memory(MB): used = 706, reserve = 704, peak = 709.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13466/14731.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11677e+06, over cnt = 28(0%), over = 36, worst = 4
PHY-1002 : len = 1.11675e+06, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 1.11674e+06, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 1.11688e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.563597s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (99.8%)

PHY-1001 : Congestion index: top1 = 67.80, top5 = 61.88, top10 = 57.78, top15 = 54.63.
OPT-1001 : End congestion update;  0.857185s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (100.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.563730s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.8%)

OPT-0007 : Start: WNS -27582 TNS -301552 NUM_FEPS 11
OPT-1001 : End path based optimization;  1.422682s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (99.9%)

OPT-1001 : Current memory(MB): used = 704, reserve = 702, peak = 709.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.563287s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13478/14731.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11688e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 1.11687e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1.11683e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1.11686e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.555356s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (101.3%)

PHY-1001 : Congestion index: top1 = 67.82, top5 = 61.86, top10 = 57.79, top15 = 54.63.
PHY-1001 : End incremental global routing;  0.850711s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (99.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.678643s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (101.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13478/14731.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11686e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.11686e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.11686e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.11686e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.547698s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.8%)

PHY-1001 : Congestion index: top1 = 67.82, top5 = 61.86, top10 = 57.79, top15 = 54.63.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.569259s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (98.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -27582 TNS -301552 NUM_FEPS 11
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 67.413793
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -27582ps with too many logic level 62 
RUN-1001 :       #2 path slack -27582ps with too many logic level 62 
RUN-1001 :       #3 path slack -27582ps with too many logic level 62 
RUN-1001 :       #4 path slack -27567ps with too many logic level 62 
RUN-1001 :       #5 path slack -27567ps with too many logic level 62 
RUN-1001 :       #6 path slack -27567ps with too many logic level 62 
RUN-1001 :       #7 path slack -27482ps with too many logic level 62 
RUN-1001 :       #8 path slack -27482ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14731 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14731 nets
OPT-1001 : End physical optimization;  15.520934s wall, 16.187500s user + 0.515625s system = 16.703125s CPU (107.6%)

RUN-1003 : finish command "place" in  47.675132s wall, 75.593750s user + 13.562500s system = 89.156250s CPU (187.0%)

RUN-1004 : used memory is 579 MB, reserved memory is 568 MB, peak memory is 709 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.775502s wall, 2.921875s user + 0.046875s system = 2.968750s CPU (167.2%)

RUN-1004 : used memory is 593 MB, reserved memory is 588 MB, peak memory is 709 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6175 instances
RUN-1001 : 3016 mslices, 3023 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14731 nets
RUN-1001 : 7635 nets have 2 pins
RUN-1001 : 5215 nets have [3 - 5] pins
RUN-1001 : 1044 nets have [6 - 10] pins
RUN-1001 : 385 nets have [11 - 20] pins
RUN-1001 : 447 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64115, tnet num: 14432, tinst num: 6173, tnode num: 74144, tedge num: 109671.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.273472s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (100.6%)

RUN-1004 : used memory is 615 MB, reserved memory is 617 MB, peak memory is 709 MB
PHY-1001 : 3016 mslices, 3023 lslices, 79 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.041e+06, over cnt = 2947(8%), over = 5343, worst = 9
PHY-1002 : len = 1.06394e+06, over cnt = 1821(5%), over = 2862, worst = 9
PHY-1002 : len = 1.09136e+06, over cnt = 597(1%), over = 819, worst = 8
PHY-1002 : len = 1.10348e+06, over cnt = 27(0%), over = 42, worst = 5
PHY-1002 : len = 1.10419e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.027004s wall, 3.015625s user + 0.203125s system = 3.218750s CPU (158.8%)

PHY-1001 : Congestion index: top1 = 67.28, top5 = 61.58, top10 = 57.49, top15 = 54.46.
PHY-1001 : End global routing;  2.325842s wall, 3.312500s user + 0.203125s system = 3.515625s CPU (151.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 700, reserve = 695, peak = 709.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 957, reserve = 955, peak = 957.
PHY-1001 : End build detailed router design. 3.753095s wall, 3.640625s user + 0.093750s system = 3.734375s CPU (99.5%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 140576, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.206877s wall, 4.093750s user + 0.093750s system = 4.187500s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 992, reserve = 991, peak = 992.
PHY-1001 : End phase 1; 4.213532s wall, 4.109375s user + 0.093750s system = 4.203125s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7635 net; 20.421856s wall, 19.968750s user + 0.421875s system = 20.390625s CPU (99.8%)

PHY-1022 : len = 2.03154e+06, over cnt = 633(0%), over = 633, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 1006, reserve = 1004, peak = 1006.
PHY-1001 : End initial routed; 44.551909s wall, 61.656250s user + 1.312500s system = 62.968750s CPU (141.3%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3033/13530(22%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -44.274  |  -1153.004  |  514  
RUN-1001 :   Hold   |  -2.754   |   -15.494   |   6   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.542787s wall, 2.484375s user + 0.062500s system = 2.546875s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 1023, reserve = 1021, peak = 1023.
PHY-1001 : End phase 2; 47.094752s wall, 64.140625s user + 1.375000s system = 65.515625s CPU (139.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1442 nets with SWNS -42.542ns STNS -885.807ns FEP 387.
PHY-1001 : End OPT Iter 1; 0.689805s wall, 3.656250s user + 0.109375s system = 3.765625s CPU (545.9%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 113 pins with SWNS -38.692ns STNS -846.626ns FEP 387.
PHY-1001 : End OPT Iter 2; 0.588650s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (98.2%)

PHY-1022 : len = 2.03986e+06, over cnt = 1995(0%), over = 2016, worst = 2, crit = 0
PHY-1001 : End optimize timing; 1.496729s wall, 4.453125s user + 0.125000s system = 4.578125s CPU (305.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03149e+06, over cnt = 314(0%), over = 316, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 8.638003s wall, 9.734375s user + 0.109375s system = 9.843750s CPU (114.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03214e+06, over cnt = 54(0%), over = 54, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 8.211324s wall, 8.109375s user + 0.093750s system = 8.203125s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03274e+06, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 11.133063s wall, 10.828125s user + 0.312500s system = 11.140625s CPU (100.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.03322e+06, over cnt = 42(0%), over = 42, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 16.655087s wall, 16.343750s user + 0.281250s system = 16.625000s CPU (99.8%)

PHY-1001 : Switch mode......
PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.03318e+06, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.347568s wall, 0.375000s user + 0.062500s system = 0.437500s CPU (125.9%)

PHY-1001 : ==== DR Iter 6 ====
PHY-1022 : len = 2.03282e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.443927s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (105.6%)

PHY-1001 : ==== DR Iter 7 ====
PHY-1022 : len = 2.03301e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.690839s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (108.6%)

PHY-1001 : ==== DR Iter 8 ====
PHY-1022 : len = 2.03319e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 1.037538s wall, 1.031250s user + 0.093750s system = 1.125000s CPU (108.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.03388e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 2.162253s wall, 2.078125s user + 0.078125s system = 2.156250s CPU (99.7%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.034e+06, over cnt = 33(0%), over = 33, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.277349s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (123.9%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.03358e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.373789s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (108.7%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.03421e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.900095s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (107.6%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 2.03512e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 1.657268s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (99.9%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.03522e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 3.017051s wall, 3.000000s user + 0.015625s system = 3.015625s CPU (100.0%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.03569e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 2.185124s wall, 2.109375s user + 0.031250s system = 2.140625s CPU (98.0%)

PHY-1001 : ===== DR Iter 16 =====
PHY-1022 : len = 2.03598e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.190224s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.6%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.03642e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.223698s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (104.8%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.03674e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.199490s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (101.8%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.03697e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.200314s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (93.6%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 2.03695e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.205511s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (114.0%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.03713e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 21; 0.162319s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.3%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2838/13530(20%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -40.900  |  -899.003  |  406  
RUN-1001 :   Hold   |  -2.754   |  -15.494   |   6   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.594414s wall, 2.515625s user + 0.078125s system = 2.593750s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 1073 feed throughs used by 681 nets
PHY-1001 : End commit to database; 1.890739s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 1115, reserve = 1117, peak = 1115.
PHY-1001 : End phase 3; 65.166811s wall, 68.359375s user + 1.484375s system = 69.843750s CPU (107.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 82 pins with SWNS -38.637ns STNS -874.110ns FEP 406.
PHY-1001 : End OPT Iter 1; 0.599438s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.1%)

PHY-1022 : len = 2.03736e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.805150s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (99.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-38.637ns, -874.110ns, 406}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03722e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.164911s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03722e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.153474s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03716e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.138215s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (113.0%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2838/13530(20%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -39.145  |  -879.698  |  406  
RUN-1001 :   Hold   |  -2.754   |  -15.494   |   6   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.649684s wall, 2.578125s user + 0.046875s system = 2.625000s CPU (99.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 1074 feed throughs used by 683 nets
PHY-1001 : End commit to database; 1.978271s wall, 1.906250s user + 0.078125s system = 1.984375s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 1122, reserve = 1124, peak = 1122.
PHY-1001 : End phase 4; 5.944480s wall, 5.796875s user + 0.140625s system = 5.937500s CPU (99.9%)

PHY-1003 : Routed, final wirelength = 2.03716e+06
PHY-1001 : Current memory(MB): used = 1126, reserve = 1128, peak = 1126.
PHY-1001 : End export database. 0.055038s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.6%)

PHY-1001 : End detail routing;  126.592745s wall, 146.453125s user + 3.187500s system = 149.640625s CPU (118.2%)

RUN-1003 : finish command "route" in  131.040428s wall, 151.828125s user + 3.453125s system = 155.281250s CPU (118.5%)

RUN-1004 : used memory is 1047 MB, reserved memory is 1062 MB, peak memory is 1126 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        79
  #input                   19
  #output                  57
  #inout                    3

Utilization Statistics
#lut                    11488   out of  19600   58.61%
#reg                     3750   out of  19600   19.13%
#le                     11735
  #lut only              7985   out of  11735   68.04%
  #reg only               247   out of  11735    2.10%
  #lut&reg               3503   out of  11735   29.85%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       79   out of    186   42.47%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2314
#2        differentiator/filter/CLK                  GCLK               mslice             u_logic/Stmiu6_syn_8.q0                                   290
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            76
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                        63
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        17
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_13.q0                      15
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q0                 8
#8        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_187.q0    4
#9        i2c/DUT_FIFO_TX/w_counter_n                GCLK               mslice             i2c/DUT_FIFO_TX/reg0_syn_78.f1                            3
#10       APBTube/ClkDiv/div_clk                     GCLK               lslice             APBTube/ClkDiv/div_clk_reg_syn_9.q1                       1
#11       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#12       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#13       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      engg          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  empty_flag1      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  empty_flag2      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   full_flag1      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   full_flag2      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11735  |10500   |988     |3756    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |8      |8       |0       |0       |0       |0       |
|  APBTube                               |APBTube                         |84     |71      |10      |53      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |12     |12      |0       |1       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |104    |89      |15      |64      |0       |0       |
|    KeyToCol                            |KeyToCol                        |87     |72      |15      |47      |0       |0       |
|  Buzzer                                |Buzzer                          |607    |541     |44      |300     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |69     |65      |0       |50      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |60     |52      |8       |31      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |56     |48      |8       |27      |0       |0       |
|    BDMA_BGM                            |BDMA                            |38     |38      |0       |32      |0       |0       |
|    BDMA_Sound                          |BDMA                            |36     |36      |0       |33      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |53     |45      |8       |32      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |55     |40      |8       |28      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |6      |6       |0       |2       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |5      |5       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |102    |96      |6       |22      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |108    |102     |6       |22      |0       |0       |
|  Interface_9341                        |Interface_9341                  |8      |8       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |142    |136     |6       |35      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |116    |108     |8       |14      |0       |0       |
|  Printer                               |Printer                         |327    |301     |26      |140     |0       |0       |
|    LCD_ini                             |LCD_ini                         |71     |62      |9       |18      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |67     |67      |0       |35      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |79     |79      |0       |31      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |42     |42      |0       |17      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |3      |3       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |8      |8       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |19     |15      |4       |8       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |166    |165     |0       |79      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |22     |22      |0       |12      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |17     |16      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |16     |16      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |15     |15      |0       |14      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |18     |18      |0       |7       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |10     |10      |0       |3       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |37     |37      |0       |10      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |35     |35      |0       |8       |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |6      |6       |0       |0       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |6      |6       |0       |0       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |21     |21      |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |13     |13      |0       |2       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |14     |14      |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |8      |8       |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |97     |75      |22      |11      |0       |0       |
|  Timer                                 |Timer                           |40     |30      |10      |21      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |186    |174     |12      |101     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |81     |81      |0       |23      |0       |0       |
|  differentiator                        |differentiator                  |1281   |599     |487     |467     |0       |26      |
|    filter                              |filter                          |1116   |512     |415     |451     |0       |24      |
|  ethernet                              |ethernet                        |253    |233     |20      |78      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |241    |221     |20      |66      |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |8      |8       |0       |8       |0       |0       |
|    counter_test                        |counter_test                    |4      |4       |0       |4       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|  i2c                                   |i2c                             |421    |329     |92      |90      |0       |0       |
|    DUT_APB                             |apb                             |25     |25      |0       |23      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |61     |61      |0       |18      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |335    |243     |92      |49      |0       |0       |
|  pwm_dac                               |pwm                             |481    |349     |132     |62      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |6104   |6033    |59      |1619    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1046   |997     |41      |515     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |115    |115     |0       |111     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |14     |14      |0       |3       |0       |0       |
|    u_spictrl                           |spi_master_controller           |644    |603     |41      |182     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |84     |79      |5       |21      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |74     |56      |18      |31      |0       |0       |
|      u_txreg                           |spi_master_tx                   |452    |434     |18      |126     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |273    |265     |0       |219     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7558  
    #2          2       3041  
    #3          3       1395  
    #4          4       776   
    #5        5-10      1114  
    #6        11-50     735   
    #7       51-100      22   
    #8       101-500     1    
  Average     3.23            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.157613s wall, 3.515625s user + 0.093750s system = 3.609375s CPU (167.3%)

RUN-1004 : used memory is 1047 MB, reserved memory is 1064 MB, peak memory is 1126 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64115, tnet num: 14432, tinst num: 6173, tnode num: 74144, tedge num: 109671.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.307305s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (100.4%)

RUN-1004 : used memory is 1051 MB, reserved memory is 1067 MB, peak memory is 1126 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 13 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.017591s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (98.3%)

RUN-1004 : used memory is 1060 MB, reserved memory is 1074 MB, peak memory is 1126 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6173
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14731, pip num: 163487
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1074
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3143 valid insts, and 445490 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  12.279758s wall, 155.031250s user + 3.421875s system = 158.453125s CPU (1290.4%)

RUN-1004 : used memory is 1144 MB, reserved memory is 1144 MB, peak memory is 1317 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220702_133841.log"
