

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1'
================================================================
* Date:           Fri Mar 10 17:20:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.544 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_205_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_02 = alloca i32 1"   --->   Operation 5 'alloca' 'i_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %m, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub2_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub2"   --->   Operation 8 'read' 'sub2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub"   --->   Operation 9 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mlen_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mlen"   --->   Operation 10 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 0, i64 %i_02"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i64 %i_02"   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.34ns)   --->   "%icmp_ln205 = icmp_eq  i64 %i, i64 %mlen_read" [dilithium2/sign.c:205]   --->   Operation 15 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.99ns)   --->   "%i_54 = add i64 %i, i64 1" [dilithium2/sign.c:205]   --->   Operation 16 'add' 'i_54' <Predicate = true> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %for.inc.split, void %for.end.loopexit.exitStub" [dilithium2/sign.c:205]   --->   Operation 17 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i64 %i"   --->   Operation 18 'trunc' 'empty' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_109 = trunc i64 %i"   --->   Operation 19 'trunc' 'empty_109' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.77ns)   --->   "%sub_ln206 = sub i12 %sub_read, i12 %empty_109" [dilithium2/sign.c:206]   --->   Operation 20 'sub' 'sub_ln206' <Predicate = (!icmp_ln205)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i12 %sub_ln206" [dilithium2/sign.c:206]   --->   Operation 21 'zext' 'zext_ln206' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%m_addr = getelementptr i8 %m, i64 0, i64 %zext_ln206" [dilithium2/sign.c:206]   --->   Operation 22 'getelementptr' 'm_addr' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%m_load = load i12 %m_addr" [dilithium2/sign.c:206]   --->   Operation 23 'load' 'm_load' <Predicate = (!icmp_ln205)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3300> <RAM>
ST_2 : Operation 24 [1/1] (1.79ns)   --->   "%sub_ln206_1 = sub i13 %sub2_read, i13 %empty" [dilithium2/sign.c:206]   --->   Operation 24 'sub' 'sub_ln206_1' <Predicate = (!icmp_ln205)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.32ns)   --->   "%store_ln205 = store i64 %i_54, i64 %i_02" [dilithium2/sign.c:205]   --->   Operation 25 'store' 'store_ln205' <Predicate = (!icmp_ln205)> <Delay = 1.32>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln205)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln203 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [dilithium2/sign.c:203]   --->   Operation 26 'specloopname' 'specloopname_ln203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (2.77ns)   --->   "%m_load = load i12 %m_addr" [dilithium2/sign.c:206]   --->   Operation 27 'load' 'm_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3300> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln206_1 = zext i13 %sub_ln206_1" [dilithium2/sign.c:206]   --->   Operation 28 'zext' 'zext_ln206_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln206_1" [dilithium2/sign.c:206]   --->   Operation 29 'getelementptr' 'sm_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.77ns)   --->   "%store_ln206 = store i8 %m_load, i13 %sm_addr" [dilithium2/sign.c:206]   --->   Operation 30 'store' 'store_ln206' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln205 = br void %for.inc" [dilithium2/sign.c:205]   --->   Operation 31 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_02               (alloca       ) [ 0110]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
sub2_read          (read         ) [ 0110]
sub_read           (read         ) [ 0110]
mlen_read          (read         ) [ 0110]
store_ln0          (store        ) [ 0000]
br_ln0             (br           ) [ 0000]
i                  (load         ) [ 0000]
specpipeline_ln0   (specpipeline ) [ 0000]
icmp_ln205         (icmp         ) [ 0110]
i_54               (add          ) [ 0000]
br_ln205           (br           ) [ 0000]
empty              (trunc        ) [ 0000]
empty_109          (trunc        ) [ 0000]
sub_ln206          (sub          ) [ 0000]
zext_ln206         (zext         ) [ 0000]
m_addr             (getelementptr) [ 0101]
sub_ln206_1        (sub          ) [ 0101]
store_ln205        (store        ) [ 0000]
specloopname_ln203 (specloopname ) [ 0000]
m_load             (load         ) [ 0000]
zext_ln206_1       (zext         ) [ 0000]
sm_addr            (getelementptr) [ 0000]
store_ln206        (store        ) [ 0000]
br_ln205           (br           ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mlen">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlen"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sm"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_02_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_02/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sub2_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="13" slack="0"/>
<pin id="46" dir="0" index="1" bw="13" slack="0"/>
<pin id="47" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub2_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sub_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="12" slack="0"/>
<pin id="52" dir="0" index="1" bw="12" slack="0"/>
<pin id="53" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mlen_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlen_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="m_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="0"/>
<pin id="66" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="12" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="sm_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="13" slack="0"/>
<pin id="79" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sm_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln206_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="1"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln205_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="1"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_54_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_54/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_109_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_109/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sub_ln206_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="1"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln206/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln206_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sub_ln206_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="1"/>
<pin id="128" dir="0" index="1" bw="13" slack="0"/>
<pin id="129" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln206_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln205_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="1"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln206_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206_1/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_02_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_02 "/>
</bind>
</comp>

<comp id="147" class="1005" name="sub2_read_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="1"/>
<pin id="149" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub2_read "/>
</bind>
</comp>

<comp id="152" class="1005" name="sub_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="1"/>
<pin id="154" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="mlen_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mlen_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="m_addr_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="1"/>
<pin id="167" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="170" class="1005" name="sub_ln206_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="13" slack="1"/>
<pin id="172" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln206_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="22" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="69" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="94" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="94" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="94" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="116" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="130"><net_src comp="108" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="102" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="143"><net_src comp="40" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="150"><net_src comp="44" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="155"><net_src comp="50" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="160"><net_src comp="56" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="168"><net_src comp="62" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="173"><net_src comp="126" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sm | {3 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 : mlen | {1 }
	Port: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 : sub | {1 }
	Port: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 : m | {2 3 }
	Port: pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 : sub2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln205 : 1
		i_54 : 1
		br_ln205 : 2
		empty : 1
		empty_109 : 1
		sub_ln206 : 2
		zext_ln206 : 3
		m_addr : 4
		m_load : 5
		sub_ln206_1 : 2
		store_ln205 : 2
	State 3
		sm_addr : 1
		store_ln206 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |      i_54_fu_102     |    0    |    71   |
|----------|----------------------|---------|---------|
|    sub   |   sub_ln206_fu_116   |    0    |    19   |
|          |  sub_ln206_1_fu_126  |    0    |    20   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln205_fu_97   |    0    |    29   |
|----------|----------------------|---------|---------|
|          | sub2_read_read_fu_44 |    0    |    0    |
|   read   |  sub_read_read_fu_50 |    0    |    0    |
|          | mlen_read_read_fu_56 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |     empty_fu_108     |    0    |    0    |
|          |   empty_109_fu_112   |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln206_fu_121  |    0    |    0    |
|          |  zext_ln206_1_fu_136 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   139   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_02_reg_140   |   64   |
|   m_addr_reg_165  |   12   |
| mlen_read_reg_157 |   64   |
| sub2_read_reg_147 |   13   |
|sub_ln206_1_reg_170|   13   |
|  sub_read_reg_152 |   12   |
+-------------------+--------+
|       Total       |   178  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.324  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   178  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   178  |   148  |
+-----------+--------+--------+--------+
