Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e324ec3e78324e8386a6abd0cb49dbb8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Top_Module_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Top_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Top_Module_tb_time_impl.sdf", for root module "Top_Module_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Top_Module_tb_time_impl.sdf", for root module "Top_Module_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.EXNOR
Compiling module xil_defaultlib.EXOR
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.TOP_Module
Compiling module xil_defaultlib.Top_Module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Module_tb_time_impl
