// Seed: 1893036456
module module_0 (
    output supply1 id_0
);
  wire id_2;
  wire id_3;
  ;
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd56
) (
    output wand id_0,
    input wire id_1[1 : 1],
    input supply0 id_2,
    input uwire _id_3,
    output wire id_4
);
  module_0 modCall_1 (id_4);
  wor [id_3 : -1] id_6 = -1 ^ "";
endmodule
program module_2 #(
    parameter id_4 = 32'd76
) (
    output supply1 id_0,
    input wand id_1,
    input tri0 id_2,
    input wand id_3[id_4 : 1  -  -1],
    input uwire _id_4,
    output wand id_5
    , id_9,
    input wand id_6,
    input tri id_7
);
  logic id_10;
  module_0 modCall_1 (id_0);
  if (1) assign id_9 = 1;
  else parameter id_11 = 1;
endprogram
