{"vcs1":{"timestamp_begin":1731387948.759592886, "rt":1.96, "ut":0.87, "st":0.24}}
{"vcselab":{"timestamp_begin":1731387950.783381398, "rt":1.27, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1731387952.123216208, "rt":0.35, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731387948.184971377}
{"VCS_COMP_START_TIME": 1731387948.184971377}
{"VCS_COMP_END_TIME": 1731387954.409636262}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334044}}
{"stitch_vcselab": {"peak_mem": 231584}}
