
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a030  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  0800a1c0  0800a1c0  0000b1c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a598  0800a598  0000c1e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a598  0800a598  0000b598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5a0  0800a5a0  0000c1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5a0  0800a5a0  0000b5a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a5a4  0800a5a4  0000b5a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a5a8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1e4  2**0
                  CONTENTS
 10 .bss          000003a4  200001e4  200001e4  0000c1e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000588  20000588  0000c1e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012e9f  00000000  00000000  0000c214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a21  00000000  00000000  0001f0b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001268  00000000  00000000  00021ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e89  00000000  00000000  00022d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002424e  00000000  00000000  00023bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001650f  00000000  00000000  00047e17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dcf17  00000000  00000000  0005e326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013b23d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000606c  00000000  00000000  0013b280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  001412ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a1a8 	.word	0x0800a1a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800a1a8 	.word	0x0800a1a8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <HCSR04_Trigger>:
#include "hcsr04.h"

const float SPEED_OF_SOUND = 343.0f;

void HCSR04_Trigger(GPIO_TypeDef* Port, uint16_t Pin) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	460b      	mov	r3, r1
 8000f42:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_SET);
 8000f44:	887b      	ldrh	r3, [r7, #2]
 8000f46:	2201      	movs	r2, #1
 8000f48:	4619      	mov	r1, r3
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f002 fede 	bl	8003d0c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f50:	2001      	movs	r0, #1
 8000f52:	f001 ff8d 	bl	8002e70 <HAL_Delay>
	HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 8000f56:	887b      	ldrh	r3, [r7, #2]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f002 fed5 	bl	8003d0c <HAL_GPIO_WritePin>
}
 8000f62:	bf00      	nop
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <lcd10usDelay>:
}
#endif /* USE_BUSY_FLAG */

/*!	\brief	Creates delay multiples of 10us. */
static void lcd10usDelay(volatile uint32_t us)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	/* onversion to us */
	us *= MCU_FREQ_VALUE;
 8000f74:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <lcd10usDelay+0x38>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa8 <lcd10usDelay+0x3c>)
 8000f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f7e:	0c9b      	lsrs	r3, r3, #18
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	fb02 f303 	mul.w	r3, r2, r3
 8000f86:	607b      	str	r3, [r7, #4]
	/* Wait */
	while (us > 0u)
 8000f88:	e002      	b.n	8000f90 <lcd10usDelay+0x24>
	{
		us--;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	3b01      	subs	r3, #1
 8000f8e:	607b      	str	r3, [r7, #4]
	while (us > 0u)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d1f9      	bne.n	8000f8a <lcd10usDelay+0x1e>
	}
}
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	20000010 	.word	0x20000010
 8000fa8:	431bde83 	.word	0x431bde83

08000fac <lcdStrobe>:

/*!	\brief	Initiate the transfer of data/commands to LCD. */
static void lcdStrobe(void)
{/* Low level function. */
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	SET(LCD_E_OUT, LCD_E);
 8000fb0:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <lcdStrobe+0x28>)
 8000fb2:	695b      	ldr	r3, [r3, #20]
 8000fb4:	4a07      	ldr	r2, [pc, #28]	@ (8000fd4 <lcdStrobe+0x28>)
 8000fb6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fba:	6153      	str	r3, [r2, #20]
	lcd10usDelay(ENABLE_CYCLE_TIME);
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	f7ff ffd5 	bl	8000f6c <lcd10usDelay>
	CLR(LCD_E_OUT, LCD_E);	/* Enable strobe */
 8000fc2:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <lcdStrobe+0x28>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	4a03      	ldr	r2, [pc, #12]	@ (8000fd4 <lcdStrobe+0x28>)
 8000fc8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000fcc:	6153      	str	r3, [r2, #20]
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40021000 	.word	0x40021000

08000fd8 <lcdHigh>:

/*!	\brief	Send the msb nibble of the data / command to LCD. */
static void lcdHigh(uint8_t data)
{/* Low level function. */
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
	if(data & LCD_D7_MASK) SET(LCD_D7_OUT, LCD_D7); else CLR(LCD_D7_OUT, LCD_D7);
 8000fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	da06      	bge.n	8000ff8 <lcdHigh+0x20>
 8000fea:	4b24      	ldr	r3, [pc, #144]	@ (800107c <lcdHigh+0xa4>)
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	4a23      	ldr	r2, [pc, #140]	@ (800107c <lcdHigh+0xa4>)
 8000ff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ff4:	6153      	str	r3, [r2, #20]
 8000ff6:	e005      	b.n	8001004 <lcdHigh+0x2c>
 8000ff8:	4b20      	ldr	r3, [pc, #128]	@ (800107c <lcdHigh+0xa4>)
 8000ffa:	695b      	ldr	r3, [r3, #20]
 8000ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800107c <lcdHigh+0xa4>)
 8000ffe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001002:	6153      	str	r3, [r2, #20]
	if(data & LCD_D6_MASK) SET(LCD_D6_OUT, LCD_D6); else CLR(LCD_D6_OUT, LCD_D6);
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800100a:	2b00      	cmp	r3, #0
 800100c:	d006      	beq.n	800101c <lcdHigh+0x44>
 800100e:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <lcdHigh+0xa4>)
 8001010:	695b      	ldr	r3, [r3, #20]
 8001012:	4a1a      	ldr	r2, [pc, #104]	@ (800107c <lcdHigh+0xa4>)
 8001014:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001018:	6153      	str	r3, [r2, #20]
 800101a:	e005      	b.n	8001028 <lcdHigh+0x50>
 800101c:	4b17      	ldr	r3, [pc, #92]	@ (800107c <lcdHigh+0xa4>)
 800101e:	695b      	ldr	r3, [r3, #20]
 8001020:	4a16      	ldr	r2, [pc, #88]	@ (800107c <lcdHigh+0xa4>)
 8001022:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001026:	6153      	str	r3, [r2, #20]
	if(data & LCD_D5_MASK) SET(LCD_D5_OUT, LCD_D5); else CLR(LCD_D5_OUT, LCD_D5);
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	f003 0320 	and.w	r3, r3, #32
 800102e:	2b00      	cmp	r3, #0
 8001030:	d006      	beq.n	8001040 <lcdHigh+0x68>
 8001032:	4b12      	ldr	r3, [pc, #72]	@ (800107c <lcdHigh+0xa4>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	4a11      	ldr	r2, [pc, #68]	@ (800107c <lcdHigh+0xa4>)
 8001038:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800103c:	6153      	str	r3, [r2, #20]
 800103e:	e005      	b.n	800104c <lcdHigh+0x74>
 8001040:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <lcdHigh+0xa4>)
 8001042:	695b      	ldr	r3, [r3, #20]
 8001044:	4a0d      	ldr	r2, [pc, #52]	@ (800107c <lcdHigh+0xa4>)
 8001046:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800104a:	6153      	str	r3, [r2, #20]
	if(data & LCD_D4_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f003 0310 	and.w	r3, r3, #16
 8001052:	2b00      	cmp	r3, #0
 8001054:	d006      	beq.n	8001064 <lcdHigh+0x8c>
 8001056:	4b09      	ldr	r3, [pc, #36]	@ (800107c <lcdHigh+0xa4>)
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	4a08      	ldr	r2, [pc, #32]	@ (800107c <lcdHigh+0xa4>)
 800105c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001060:	6153      	str	r3, [r2, #20]
}
 8001062:	e005      	b.n	8001070 <lcdHigh+0x98>
	if(data & LCD_D4_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8001064:	4b05      	ldr	r3, [pc, #20]	@ (800107c <lcdHigh+0xa4>)
 8001066:	695b      	ldr	r3, [r3, #20]
 8001068:	4a04      	ldr	r2, [pc, #16]	@ (800107c <lcdHigh+0xa4>)
 800106a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800106e:	6153      	str	r3, [r2, #20]
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	40021000 	.word	0x40021000

08001080 <lcdLow>:

/*!	\brief	Send the lsb nibble of the data / command to LCD. */
static void lcdLow(uint8_t data)
{/* Low level function. */
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
	if(data & LCD_D3_MASK) SET(LCD_D7_OUT, LCD_D7); else CLR(LCD_D7_OUT, LCD_D7);
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	f003 0308 	and.w	r3, r3, #8
 8001090:	2b00      	cmp	r3, #0
 8001092:	d006      	beq.n	80010a2 <lcdLow+0x22>
 8001094:	4b24      	ldr	r3, [pc, #144]	@ (8001128 <lcdLow+0xa8>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a23      	ldr	r2, [pc, #140]	@ (8001128 <lcdLow+0xa8>)
 800109a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800109e:	6153      	str	r3, [r2, #20]
 80010a0:	e005      	b.n	80010ae <lcdLow+0x2e>
 80010a2:	4b21      	ldr	r3, [pc, #132]	@ (8001128 <lcdLow+0xa8>)
 80010a4:	695b      	ldr	r3, [r3, #20]
 80010a6:	4a20      	ldr	r2, [pc, #128]	@ (8001128 <lcdLow+0xa8>)
 80010a8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80010ac:	6153      	str	r3, [r2, #20]
	if(data & LCD_D2_MASK) SET(LCD_D6_OUT, LCD_D6); else CLR(LCD_D6_OUT, LCD_D6);
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	f003 0304 	and.w	r3, r3, #4
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d006      	beq.n	80010c6 <lcdLow+0x46>
 80010b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001128 <lcdLow+0xa8>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a1a      	ldr	r2, [pc, #104]	@ (8001128 <lcdLow+0xa8>)
 80010be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010c2:	6153      	str	r3, [r2, #20]
 80010c4:	e005      	b.n	80010d2 <lcdLow+0x52>
 80010c6:	4b18      	ldr	r3, [pc, #96]	@ (8001128 <lcdLow+0xa8>)
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	4a17      	ldr	r2, [pc, #92]	@ (8001128 <lcdLow+0xa8>)
 80010cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80010d0:	6153      	str	r3, [r2, #20]
	if(data & LCD_D1_MASK) SET(LCD_D5_OUT, LCD_D5); else CLR(LCD_D5_OUT, LCD_D5);
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d006      	beq.n	80010ea <lcdLow+0x6a>
 80010dc:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <lcdLow+0xa8>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	4a11      	ldr	r2, [pc, #68]	@ (8001128 <lcdLow+0xa8>)
 80010e2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010e6:	6153      	str	r3, [r2, #20]
 80010e8:	e005      	b.n	80010f6 <lcdLow+0x76>
 80010ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <lcdLow+0xa8>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001128 <lcdLow+0xa8>)
 80010f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80010f4:	6153      	str	r3, [r2, #20]
	if(data & LCD_D0_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	f003 0301 	and.w	r3, r3, #1
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d006      	beq.n	800110e <lcdLow+0x8e>
 8001100:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <lcdLow+0xa8>)
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	4a08      	ldr	r2, [pc, #32]	@ (8001128 <lcdLow+0xa8>)
 8001106:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800110a:	6153      	str	r3, [r2, #20]
}
 800110c:	e005      	b.n	800111a <lcdLow+0x9a>
	if(data & LCD_D0_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <lcdLow+0xa8>)
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	4a05      	ldr	r2, [pc, #20]	@ (8001128 <lcdLow+0xa8>)
 8001114:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001118:	6153      	str	r3, [r2, #20]
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	40021000 	.word	0x40021000

0800112c <lcdWrite>:

/*!	\brief	Send data/commands to the display. */
static void lcdWrite(uint8_t data)
{/* Low level function. */
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
#if (USE_BUSY_FLAG)
	/* Write data/commands to LCD. */
	CLR(LCD_RW_OUT, LCD_RW);
#endif /* USE_BUSY_FLAG */

	lcdHigh(data);
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff4d 	bl	8000fd8 <lcdHigh>
	lcdStrobe();
 800113e:	f7ff ff35 	bl	8000fac <lcdStrobe>
	lcdLow(data);
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ff9b 	bl	8001080 <lcdLow>
	lcdStrobe();
 800114a:	f7ff ff2f 	bl	8000fac <lcdStrobe>

	/* The busy flag must be checked after the 4-bit data has been transferred twice. */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(BUSY_CYCLE_TIME);
 800114e:	2005      	movs	r0, #5
 8001150:	f7ff ff0c 	bl	8000f6c <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <lcdConfig>:

/*!	\brief	Initializing by instruction. 4-bit interface initialization. */
static void lcdConfig(uint8_t param)
{/* Low level function. */
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
	/* Send commands to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8001166:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <lcdConfig+0x4c>)
 8001168:	695b      	ldr	r3, [r3, #20]
 800116a:	4a0f      	ldr	r2, [pc, #60]	@ (80011a8 <lcdConfig+0x4c>)
 800116c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001170:	6153      	str	r3, [r2, #20]
#if (USE_BUSY_FLAG)
	/* Write data/commands to LCD. */
	CLR(LCD_RW_OUT, LCD_RW);
#endif /* USE_BUSY_FLAG */

	lcdHigh(param);
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ff2f 	bl	8000fd8 <lcdHigh>
	lcdStrobe();		// Change 8-bit interface to 4-bit interface
 800117a:	f7ff ff17 	bl	8000fac <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 800117e:	2005      	movs	r0, #5
 8001180:	f7ff fef4 	bl	8000f6c <lcd10usDelay>
	lcdStrobe();		/* DB7 to DB4 of the "Function set" instruction is written twice. */
 8001184:	f7ff ff12 	bl	8000fac <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 8001188:	2005      	movs	r0, #5
 800118a:	f7ff feef 	bl	8000f6c <lcd10usDelay>
	lcdLow(param);
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff75 	bl	8001080 <lcdLow>
	lcdStrobe();		// 4-bit, two lines, 5x8 pixel
 8001196:	f7ff ff09 	bl	8000fac <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 800119a:	2005      	movs	r0, #5
 800119c:	f7ff fee6 	bl	8000f6c <lcd10usDelay>
	/* Note: The number of display lines and character font cannot be changed after this point. */
}
 80011a0:	bf00      	nop
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40021000 	.word	0x40021000

080011ac <lcdClrScr>:
 * 				and returns the display to its original status if it was shifted.
 * 				In other words, the display disappears and the cursor
 * 				or blinking goes to the left edge of the display (in the first line if 2 lines are displayed).
 * 				It also sets I/D to 1 (increment mode) in entry mode (S of entry mode does not change). */
void lcdClrScr(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 80011b0:	4b06      	ldr	r3, [pc, #24]	@ (80011cc <lcdClrScr+0x20>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	4a05      	ldr	r2, [pc, #20]	@ (80011cc <lcdClrScr+0x20>)
 80011b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80011ba:	6153      	str	r3, [r2, #20]
	/* Clear screen */
	lcdWrite(0x01u);
 80011bc:	2001      	movs	r0, #1
 80011be:	f7ff ffb5 	bl	800112c <lcdWrite>
	/* Busy delay */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(CLRSCR_CYCLE_TIME);
 80011c2:	20c8      	movs	r0, #200	@ 0xc8
 80011c4:	f7ff fed2 	bl	8000f6c <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40021000 	.word	0x40021000

080011d0 <lcdReturn>:
 * 				and returns the display to its original status if it was shifted.
 * 				The DDRAM contents do not change.
 * 				The cursor or blinking go to the left edge of the display
 * 				(in the first line if 2 lines are displayed). */
void lcdReturn(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 80011d4:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <lcdReturn+0x20>)
 80011d6:	695b      	ldr	r3, [r3, #20]
 80011d8:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <lcdReturn+0x20>)
 80011da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80011de:	6153      	str	r3, [r2, #20]
	/* Return home */
	lcdWrite(0x02u);
 80011e0:	2002      	movs	r0, #2
 80011e2:	f7ff ffa3 	bl	800112c <lcdWrite>
	/* Busy delay */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(RETHOME_CYCLE_TIME);
 80011e6:	20c8      	movs	r0, #200	@ 0xc8
 80011e8:	f7ff fec0 	bl	8000f6c <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40021000 	.word	0x40021000

080011f4 <cursorShift>:
 * 				without writing or reading display data.
 * 				This function is used to correct or search the display.
 * 				In a 2-line display, the cursor moves to the second line
 * 				when it passes the 40th digit of the first line. */
void cursorShift(uint8_t direction)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	71fb      	strb	r3, [r7, #7]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 80011fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <cursorShift+0x3c>)
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	4a0b      	ldr	r2, [pc, #44]	@ (8001230 <cursorShift+0x3c>)
 8001204:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001208:	6153      	str	r3, [r2, #20]
	/* Shift cursor */
	switch (direction)
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	2b3c      	cmp	r3, #60	@ 0x3c
 800120e:	d002      	beq.n	8001216 <cursorShift+0x22>
 8001210:	2b3e      	cmp	r3, #62	@ 0x3e
 8001212:	d004      	beq.n	800121e <cursorShift+0x2a>
			lcdWrite(0x14u);
			break;

		default:
			/* Ignore this command */
			break;
 8001214:	e007      	b.n	8001226 <cursorShift+0x32>
			lcdWrite(0x10u);
 8001216:	2010      	movs	r0, #16
 8001218:	f7ff ff88 	bl	800112c <lcdWrite>
			break;
 800121c:	e003      	b.n	8001226 <cursorShift+0x32>
			lcdWrite(0x14u);
 800121e:	2014      	movs	r0, #20
 8001220:	f7ff ff84 	bl	800112c <lcdWrite>
			break;
 8001224:	bf00      	nop
	}
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40021000 	.word	0x40021000

08001234 <lcdGoto>:

/*!	\details	Go to the specified (DDRAM/CGRAM) memory address.*/
void lcdGoto(uint8_t line, uint8_t address)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	460a      	mov	r2, r1
 800123e:	71fb      	strb	r3, [r7, #7]
 8001240:	4613      	mov	r3, r2
 8001242:	71bb      	strb	r3, [r7, #6]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8001244:	4b22      	ldr	r3, [pc, #136]	@ (80012d0 <lcdGoto+0x9c>)
 8001246:	695b      	ldr	r3, [r3, #20]
 8001248:	4a21      	ldr	r2, [pc, #132]	@ (80012d0 <lcdGoto+0x9c>)
 800124a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800124e:	6153      	str	r3, [r2, #20]
	/* Set DDRAM/CGRAM address. */
	switch (line)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	3b01      	subs	r3, #1
 8001254:	2b04      	cmp	r3, #4
 8001256:	d835      	bhi.n	80012c4 <lcdGoto+0x90>
 8001258:	a201      	add	r2, pc, #4	@ (adr r2, 8001260 <lcdGoto+0x2c>)
 800125a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800125e:	bf00      	nop
 8001260:	08001275 	.word	0x08001275
 8001264:	08001285 	.word	0x08001285
 8001268:	08001295 	.word	0x08001295
 800126c:	080012a5 	.word	0x080012a5
 8001270:	080012b5 	.word	0x080012b5
	{
		/* Set DDRAM address. */
		case LCD_1st_LINE: lcdWrite(0x80u | START_ADDRESS_1st_LINE | address); break;
 8001274:	79bb      	ldrb	r3, [r7, #6]
 8001276:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800127a:	b2db      	uxtb	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff55 	bl	800112c <lcdWrite>
 8001282:	e020      	b.n	80012c6 <lcdGoto+0x92>
		case LCD_2nd_LINE: lcdWrite(0x80u | START_ADDRESS_2nd_LINE | address); break;
 8001284:	79bb      	ldrb	r3, [r7, #6]
 8001286:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 800128a:	b2db      	uxtb	r3, r3
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff4d 	bl	800112c <lcdWrite>
 8001292:	e018      	b.n	80012c6 <lcdGoto+0x92>
		case LCD_3rd_LINE: lcdWrite(0x80u | START_ADDRESS_3rd_LINE | address); break;
 8001294:	79bb      	ldrb	r3, [r7, #6]
 8001296:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ff45 	bl	800112c <lcdWrite>
 80012a2:	e010      	b.n	80012c6 <lcdGoto+0x92>
		case LCD_4th_LINE: lcdWrite(0x80u | START_ADDRESS_4th_LINE | address); break;
 80012a4:	79bb      	ldrb	r3, [r7, #6]
 80012a6:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff ff3d 	bl	800112c <lcdWrite>
 80012b2:	e008      	b.n	80012c6 <lcdGoto+0x92>
		/* Set CGRAM address. */
		case CGRAM : lcdWrite(0x40u | address); break;
 80012b4:	79bb      	ldrb	r3, [r7, #6]
 80012b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff35 	bl	800112c <lcdWrite>
 80012c2:	e000      	b.n	80012c6 <lcdGoto+0x92>

		default:
			/* Ignore this command */
			break;
 80012c4:	bf00      	nop
	}
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40021000 	.word	0x40021000

080012d4 <lcdSetMode>:

/*!	\details	Change LCD settings. */
void lcdSetMode(uint8_t param)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	71fb      	strb	r3, [r7, #7]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 80012de:	4b07      	ldr	r3, [pc, #28]	@ (80012fc <lcdSetMode+0x28>)
 80012e0:	695b      	ldr	r3, [r3, #20]
 80012e2:	4a06      	ldr	r2, [pc, #24]	@ (80012fc <lcdSetMode+0x28>)
 80012e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80012e8:	6153      	str	r3, [r2, #20]
	lcdWrite(param);
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff1d 	bl	800112c <lcdWrite>
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40021000 	.word	0x40021000

08001300 <lcdPutc>:

/*!	\details	Write a single char to the current memory space (DDRAM/CGRAM). */
void lcdPutc(uint8_t data)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
	/* Send data to LCD. */
	SET(LCD_RS_OUT, LCD_RS);
 800130a:	4b08      	ldr	r3, [pc, #32]	@ (800132c <lcdPutc+0x2c>)
 800130c:	695b      	ldr	r3, [r3, #20]
 800130e:	4a07      	ldr	r2, [pc, #28]	@ (800132c <lcdPutc+0x2c>)
 8001310:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001314:	6153      	str	r3, [r2, #20]
	lcdWrite(data);
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ff07 	bl	800112c <lcdWrite>
	/* Note:
	 * After execution of the CGRAM/DDRAM data write/read instruction, the RAM address counter is incremented
	 * or decremented by 1. The RAM address counter is updated after the busy flag turns off.
	 * tADD is the time elapsed after the busy flag turns off until the address counter is updated. */
	lcd10usDelay(AC_UPDATE_TIME);	/* Update RAM address counter delay. */
 800131e:	2001      	movs	r0, #1
 8001320:	f7ff fe24 	bl	8000f6c <lcd10usDelay>
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40021000 	.word	0x40021000

08001330 <lcdPuts>:

/*!	\details	Writes ANSI-C string to LCD (DDRAM memory space). */
//void lcdPuts(const uint8_t *str)
void lcdPuts(const char *str)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	/* Send a ANSI-C string to LCD. */
	while ('\0' != *str)
 8001338:	e028      	b.n	800138c <lcdPuts+0x5c>
	{
#if ( USE_FORMATTED_OUTPUT )
		if(('\n' == *str))
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	2b0a      	cmp	r3, #10
 8001340:	d104      	bne.n	800134c <lcdPuts+0x1c>
		{/*New line */
			lcdGoto(LCD_2nd_LINE, 0u);
 8001342:	2100      	movs	r1, #0
 8001344:	2002      	movs	r0, #2
 8001346:	f7ff ff75 	bl	8001234 <lcdGoto>
 800134a:	e01c      	b.n	8001386 <lcdPuts+0x56>
		}
		else if(('\r' == *str))
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b0d      	cmp	r3, #13
 8001352:	d102      	bne.n	800135a <lcdPuts+0x2a>
		{/* Return home */
			lcdReturn();
 8001354:	f7ff ff3c 	bl	80011d0 <lcdReturn>
 8001358:	e015      	b.n	8001386 <lcdPuts+0x56>
		}
		else if(('\t' == *str))
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b09      	cmp	r3, #9
 8001360:	d10c      	bne.n	800137c <lcdPuts+0x4c>
		{/* Tab space */
			uint8_t i;

			for(i=0u; i<TAB_SPACE; i++)
 8001362:	2300      	movs	r3, #0
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	e005      	b.n	8001374 <lcdPuts+0x44>
			{/* Shift cursor to the right. */
				cursorShift(RIGHT);
 8001368:	203e      	movs	r0, #62	@ 0x3e
 800136a:	f7ff ff43 	bl	80011f4 <cursorShift>
			for(i=0u; i<TAB_SPACE; i++)
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	3301      	adds	r3, #1
 8001372:	73fb      	strb	r3, [r7, #15]
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	2b03      	cmp	r3, #3
 8001378:	d9f6      	bls.n	8001368 <lcdPuts+0x38>
 800137a:	e004      	b.n	8001386 <lcdPuts+0x56>
		}
		else
#endif
		{
			/* Display a symbol. */
			lcdPutc(*str);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff ffbd 	bl	8001300 <lcdPutc>
		}
		/* Get the next symbol. */
		str++;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3301      	adds	r3, #1
 800138a:	607b      	str	r3, [r7, #4]
	while ('\0' != *str)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1d2      	bne.n	800133a <lcdPuts+0xa>
	}
}
 8001394:	bf00      	nop
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <lcdLoadChar>:

/*!	\details	Load the user-defined symbol into the CGRAM memory. */
void lcdLoadChar(uint8_t* vector, uint8_t position)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b084      	sub	sp, #16
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	460b      	mov	r3, r1
 80013a8:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	/* Go to the CGRAM memory space: 0 to 7 */
	lcdGoto(CGRAM, (position * FONT_HEIGHT));
 80013aa:	78fb      	ldrb	r3, [r7, #3]
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	4619      	mov	r1, r3
 80013b2:	2005      	movs	r0, #5
 80013b4:	f7ff ff3e 	bl	8001234 <lcdGoto>

	for(i = 0u; i < FONT_HEIGHT; i++)
 80013b8:	2300      	movs	r3, #0
 80013ba:	73fb      	strb	r3, [r7, #15]
 80013bc:	e009      	b.n	80013d2 <lcdLoadChar+0x34>
	{/* Load one row of pixels into the CGRAM register. */
		lcdPutc(vector[i]);
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	4413      	add	r3, r2
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff ff9a 	bl	8001300 <lcdPutc>
	for(i = 0u; i < FONT_HEIGHT; i++)
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	3301      	adds	r3, #1
 80013d0:	73fb      	strb	r3, [r7, #15]
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	2b07      	cmp	r3, #7
 80013d6:	d9f2      	bls.n	80013be <lcdLoadChar+0x20>
	}

	/* Return to the DDRAM memory space. */
	lcdGoto(LCD_1st_LINE, 0u);
 80013d8:	2100      	movs	r1, #0
 80013da:	2001      	movs	r0, #1
 80013dc:	f7ff ff2a 	bl	8001234 <lcdGoto>
}
 80013e0:	bf00      	nop
 80013e2:	3710      	adds	r7, #16
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <lcdPow10>:
	cursorShift(LEFT);		//      
}

/*!	\brief	Returns 10^n value. */
static uint32_t lcdPow10(uint8_t n)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	uint32_t retval = 1u;
 80013f2:	2301      	movs	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]

	while (n > 0u)
 80013f6:	e008      	b.n	800140a <lcdPow10+0x22>
	{
		retval *= 10u;
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	4613      	mov	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	4413      	add	r3, r2
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	60fb      	str	r3, [r7, #12]
		n--;
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	3b01      	subs	r3, #1
 8001408:	71fb      	strb	r3, [r7, #7]
	while (n > 0u)
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1f3      	bne.n	80013f8 <lcdPow10+0x10>
	}

	return retval;
 8001410:	68fb      	ldr	r3, [r7, #12]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <lcdItos>:

/*!	\brief	Display a integer number: +/- 2147483647. */
void lcdItos(int32_t value)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	int32_t i;

	if (value < 0)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	da05      	bge.n	800143a <lcdItos+0x1a>
	{
		lcdPutc('-');
 800142e:	202d      	movs	r0, #45	@ 0x2d
 8001430:	f7ff ff66 	bl	8001300 <lcdPutc>
		value = -value;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	425b      	negs	r3, r3
 8001438:	607b      	str	r3, [r7, #4]
	}

	i = 1;
 800143a:	2301      	movs	r3, #1
 800143c:	60fb      	str	r3, [r7, #12]
	while ((value / i) > 9)
 800143e:	e005      	b.n	800144c <lcdItos+0x2c>
	{
		i *= 10;
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	4613      	mov	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	4413      	add	r3, r2
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	60fb      	str	r3, [r7, #12]
	while ((value / i) > 9)
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	fb92 f3f3 	sdiv	r3, r2, r3
 8001454:	2b09      	cmp	r3, #9
 8001456:	dcf3      	bgt.n	8001440 <lcdItos+0x20>
	}

	lcdPutc(value/i + '0');	/* Display at least one symbol */
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001460:	b2db      	uxtb	r3, r3
 8001462:	3330      	adds	r3, #48	@ 0x30
 8001464:	b2db      	uxtb	r3, r3
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff4a 	bl	8001300 <lcdPutc>
	i /= 10;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4a16      	ldr	r2, [pc, #88]	@ (80014c8 <lcdItos+0xa8>)
 8001470:	fb82 1203 	smull	r1, r2, r2, r3
 8001474:	1092      	asrs	r2, r2, #2
 8001476:	17db      	asrs	r3, r3, #31
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	60fb      	str	r3, [r7, #12]

	while (i > 0)
 800147c:	e01c      	b.n	80014b8 <lcdItos+0x98>
	{
		lcdPutc('0' + ((value % (i*10)) / i));
 800147e:	68fa      	ldr	r2, [r7, #12]
 8001480:	4613      	mov	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	461a      	mov	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	fb93 f1f2 	sdiv	r1, r3, r2
 8001490:	fb01 f202 	mul.w	r2, r1, r2
 8001494:	1a9a      	subs	r2, r3, r2
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	fb92 f3f3 	sdiv	r3, r2, r3
 800149c:	b2db      	uxtb	r3, r3
 800149e:	3330      	adds	r3, #48	@ 0x30
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff ff2c 	bl	8001300 <lcdPutc>
		i /= 10;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4a07      	ldr	r2, [pc, #28]	@ (80014c8 <lcdItos+0xa8>)
 80014ac:	fb82 1203 	smull	r1, r2, r2, r3
 80014b0:	1092      	asrs	r2, r2, #2
 80014b2:	17db      	asrs	r3, r3, #31
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	60fb      	str	r3, [r7, #12]
	while (i > 0)
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	dcdf      	bgt.n	800147e <lcdItos+0x5e>
	}
}
 80014be:	bf00      	nop
 80014c0:	bf00      	nop
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	66666667 	.word	0x66666667

080014cc <lcdFtos>:

/*!	\brief	Display a floating point number. */
void lcdFtos(float value, uint8_t n)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	ed87 0a01 	vstr	s0, [r7, #4]
 80014d6:	4603      	mov	r3, r0
 80014d8:	70fb      	strb	r3, [r7, #3]
	if (value < 0.0)
 80014da:	edd7 7a01 	vldr	s15, [r7, #4]
 80014de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	d508      	bpl.n	80014fa <lcdFtos+0x2e>
	{
		lcdPutc('-');
 80014e8:	202d      	movs	r0, #45	@ 0x2d
 80014ea:	f7ff ff09 	bl	8001300 <lcdPutc>
		value = -value;
 80014ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80014f2:	eef1 7a67 	vneg.f32	s15, s15
 80014f6:	edc7 7a01 	vstr	s15, [r7, #4]
	}

	lcdItos((int32_t)value); //   
 80014fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80014fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001502:	ee17 0a90 	vmov	r0, s15
 8001506:	f7ff ff8b 	bl	8001420 <lcdItos>

	if (n > 0u)
 800150a:	78fb      	ldrb	r3, [r7, #3]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d016      	beq.n	800153e <lcdFtos+0x72>
	{
		lcdPutc('.'); // 
 8001510:	202e      	movs	r0, #46	@ 0x2e
 8001512:	f7ff fef5 	bl	8001300 <lcdPutc>

		lcdNtos((uint32_t)(value * (float)lcdPow10(n)), n); //   
 8001516:	78fb      	ldrb	r3, [r7, #3]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff65 	bl	80013e8 <lcdPow10>
 800151e:	ee07 0a90 	vmov	s15, r0
 8001522:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001526:	edd7 7a01 	vldr	s15, [r7, #4]
 800152a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800152e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001532:	78fb      	ldrb	r3, [r7, #3]
 8001534:	4619      	mov	r1, r3
 8001536:	ee17 0a90 	vmov	r0, s15
 800153a:	f000 f805 	bl	8001548 <lcdNtos>
	}
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <lcdNtos>:

/*!	\brief	Display "n" right digits of "value". */
void lcdNtos(uint32_t value, uint8_t n)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	70fb      	strb	r3, [r7, #3]
	if (n > 0u)
 8001554:	78fb      	ldrb	r3, [r7, #3]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d023      	beq.n	80015a2 <lcdNtos+0x5a>
	{
		uint32_t i = lcdPow10(n - 1u);
 800155a:	78fb      	ldrb	r3, [r7, #3]
 800155c:	3b01      	subs	r3, #1
 800155e:	b2db      	uxtb	r3, r3
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff ff41 	bl	80013e8 <lcdPow10>
 8001566:	60f8      	str	r0, [r7, #12]

		while (i > 0u)	/* Display at least one symbol */
 8001568:	e018      	b.n	800159c <lcdNtos+0x54>
		{
			lcdPutc('0' + ((value/i) % 10u));
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	fbb2 f1f3 	udiv	r1, r2, r3
 8001572:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <lcdNtos+0x64>)
 8001574:	fba3 2301 	umull	r2, r3, r3, r1
 8001578:	08da      	lsrs	r2, r3, #3
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	1aca      	subs	r2, r1, r3
 8001584:	b2d3      	uxtb	r3, r2
 8001586:	3330      	adds	r3, #48	@ 0x30
 8001588:	b2db      	uxtb	r3, r3
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff feb8 	bl	8001300 <lcdPutc>

			i /= 10u;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4a06      	ldr	r2, [pc, #24]	@ (80015ac <lcdNtos+0x64>)
 8001594:	fba2 2303 	umull	r2, r3, r2, r3
 8001598:	08db      	lsrs	r3, r3, #3
 800159a:	60fb      	str	r3, [r7, #12]
		while (i > 0u)	/* Display at least one symbol */
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1e3      	bne.n	800156a <lcdNtos+0x22>
		}
	}
}
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	cccccccd 	.word	0xcccccccd

080015b0 <lcdInit>:
#endif

/*!	\brief	Initialize the LCD.
 * 	\note	This library use the 4-bit interface. */
void lcdInit(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
	/* GPIO initialization. */
	setAllPinsAsOutputs();
 80015b4:	f000 f81d 	bl	80015f2 <lcdGpioInit>
	/* LCD initialization. */
	lcdWrite(0x30);
 80015b8:	2030      	movs	r0, #48	@ 0x30
 80015ba:	f7ff fdb7 	bl	800112c <lcdWrite>
	lcd10usDelay(INIT_CYCLE_TIME);
 80015be:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80015c2:	f7ff fcd3 	bl	8000f6c <lcd10usDelay>
	lcdWrite(0x30);
 80015c6:	2030      	movs	r0, #48	@ 0x30
 80015c8:	f7ff fdb0 	bl	800112c <lcdWrite>
	lcd10usDelay(INIT_CYCLE_TIME);
 80015cc:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80015d0:	f7ff fccc 	bl	8000f6c <lcd10usDelay>
	lcdConfig(DEFAULT_DISPLAY_CONFIG);
 80015d4:	2028      	movs	r0, #40	@ 0x28
 80015d6:	f7ff fdc1 	bl	800115c <lcdConfig>
	lcdSetMode(DEFAULT_VIEW_MODE);
 80015da:	200c      	movs	r0, #12
 80015dc:	f7ff fe7a 	bl	80012d4 <lcdSetMode>
	lcdSetMode(DEFAULT_ENTRY_MODE);
 80015e0:	2006      	movs	r0, #6
 80015e2:	f7ff fe77 	bl	80012d4 <lcdSetMode>
	lcdClrScr();
 80015e6:	f7ff fde1 	bl	80011ac <lcdClrScr>
	lcdReturn();
 80015ea:	f7ff fdf1 	bl	80011d0 <lcdReturn>
	#if (USE_PROGRESS_BAR)
		lcdInitBar();
	#endif
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <lcdGpioInit>:

void lcdGpioInit(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0
  	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  	 HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
	 */
}
 80015f6:	bf00      	nop
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001604:	b097      	sub	sp, #92	@ 0x5c
 8001606:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001608:	f001 fbc0 	bl	8002d8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800160c:	f000 face 	bl	8001bac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001610:	f000 fd3a 	bl	8002088 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001614:	f000 fbcc 	bl	8001db0 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001618:	f000 fb26 	bl	8001c68 <MX_ADC1_Init>
  MX_TIM4_Init();
 800161c:	f000 fcbc 	bl	8001f98 <MX_TIM4_Init>
  MX_ADC2_Init();
 8001620:	f000 fb74 	bl	8001d0c <MX_ADC2_Init>
  MX_TIM1_Init();
 8001624:	f000 fbf2 	bl	8001e0c <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8001628:	f000 fd04 	bl	8002034 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 800162c:	f000 fc44 	bl	8001eb8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  // temperature-humidity sensor
  SHT2x_Init(&hi2c1);
 8001630:	48b0      	ldr	r0, [pc, #704]	@ (80018f4 <main+0x2f4>)
 8001632:	f000 fecd 	bl	80023d0 <SHT2x_Init>
  SHT2x_SetResolution(RES_14_12);
 8001636:	2000      	movs	r0, #0
 8001638:	f000 ffc8 	bl	80025cc <SHT2x_SetResolution>
  SHT2x_SoftReset();
 800163c:	f000 fed8 	bl	80023f0 <SHT2x_SoftReset>
  // LCD display
  lcdInit();
 8001640:	f7ff ffb6 	bl	80015b0 <lcdInit>
  // load degree symbol
  lcdLoadChar(deg_sym,6);
 8001644:	2106      	movs	r1, #6
 8001646:	48ac      	ldr	r0, [pc, #688]	@ (80018f8 <main+0x2f8>)
 8001648:	f7ff fea9 	bl	800139e <lcdLoadChar>
  //PWM timer


  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800164c:	2100      	movs	r1, #0
 800164e:	48ab      	ldr	r0, [pc, #684]	@ (80018fc <main+0x2fc>)
 8001650:	f004 f88a 	bl	8005768 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001654:	2108      	movs	r1, #8
 8001656:	48a9      	ldr	r0, [pc, #676]	@ (80018fc <main+0x2fc>)
 8001658:	f004 f886 	bl	8005768 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800165c:	2104      	movs	r1, #4
 800165e:	48a7      	ldr	r0, [pc, #668]	@ (80018fc <main+0x2fc>)
 8001660:	f004 f882 	bl	8005768 <HAL_TIM_PWM_Start>

  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 8001664:	2104      	movs	r1, #4
 8001666:	48a6      	ldr	r0, [pc, #664]	@ (8001900 <main+0x300>)
 8001668:	f004 f996 	bl	8005998 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_ADC_Start_IT(&hadc1);
 800166c:	48a5      	ldr	r0, [pc, #660]	@ (8001904 <main+0x304>)
 800166e:	f001 fc67 	bl	8002f40 <HAL_ADC_Start_IT>
  HAL_ADC_Start_IT(&hadc2);
 8001672:	48a5      	ldr	r0, [pc, #660]	@ (8001908 <main+0x308>)
 8001674:	f001 fc64 	bl	8002f40 <HAL_ADC_Start_IT>

  while (1)
  {
	  uint32_t adcValue;

	  switch (task){
 8001678:	4ba4      	ldr	r3, [pc, #656]	@ (800190c <main+0x30c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b02      	cmp	r3, #2
 800167e:	f000 81cb 	beq.w	8001a18 <main+0x418>
 8001682:	2b02      	cmp	r3, #2
 8001684:	f300 8248 	bgt.w	8001b18 <main+0x518>
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <main+0x94>
 800168c:	2b01      	cmp	r3, #1
 800168e:	f000 809d 	beq.w	80017cc <main+0x1cc>
 8001692:	e241      	b.n	8001b18 <main+0x518>
	  	  case 0:
	  	  {
	    if(adc1Flag)
 8001694:	4b9e      	ldr	r3, [pc, #632]	@ (8001910 <main+0x310>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	f000 823a 	beq.w	8001b12 <main+0x512>
	    {
	          adcValue = HAL_ADC_GetValue(&hadc1);
 800169e:	4899      	ldr	r0, [pc, #612]	@ (8001904 <main+0x304>)
 80016a0:	f001 fe3c 	bl	800331c <HAL_ADC_GetValue>
 80016a4:	6278      	str	r0, [r7, #36]	@ 0x24

	          float volts = adcValue * 5.0 / 4096.0;
 80016a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80016a8:	f7fe ff2c 	bl	8000504 <__aeabi_ui2d>
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	4b98      	ldr	r3, [pc, #608]	@ (8001914 <main+0x314>)
 80016b2:	f7fe ffa1 	bl	80005f8 <__aeabi_dmul>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4610      	mov	r0, r2
 80016bc:	4619      	mov	r1, r3
 80016be:	f04f 0200 	mov.w	r2, #0
 80016c2:	4b95      	ldr	r3, [pc, #596]	@ (8001918 <main+0x318>)
 80016c4:	f7ff f8c2 	bl	800084c <__aeabi_ddiv>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4610      	mov	r0, r2
 80016ce:	4619      	mov	r1, r3
 80016d0:	f7ff fa6a 	bl	8000ba8 <__aeabi_d2f>
 80016d4:	4603      	mov	r3, r0
 80016d6:	623b      	str	r3, [r7, #32]
	          float amps = volts / 10000.0;  // across 10,000 Ohms
 80016d8:	ed97 7a08 	vldr	s14, [r7, #32]
 80016dc:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 800191c <main+0x31c>
 80016e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016e4:	edc7 7a07 	vstr	s15, [r7, #28]
	          float microamps = amps * 1000000;
 80016e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80016ec:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8001920 <main+0x320>
 80016f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016f4:	edc7 7a06 	vstr	s15, [r7, #24]
	          float lux = microamps * 2.0;
 80016f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80016fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001700:	edc7 7a05 	vstr	s15, [r7, #20]

	          uint32_t dutyCycle = 1000 - lux;
 8001704:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8001924 <main+0x324>
 8001708:	edd7 7a05 	vldr	s15, [r7, #20]
 800170c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001710:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001714:	ee17 3a90 	vmov	r3, s15
 8001718:	613b      	str	r3, [r7, #16]

	          HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13 | GPIO_PIN_12 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 800171a:	2200      	movs	r2, #0
 800171c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001720:	4881      	ldr	r0, [pc, #516]	@ (8001928 <main+0x328>)
 8001722:	f002 faf3 	bl	8003d0c <HAL_GPIO_WritePin>
	          isSoundOn = false;
 8001726:	4b81      	ldr	r3, [pc, #516]	@ (800192c <main+0x32c>)
 8001728:	2200      	movs	r2, #0
 800172a:	701a      	strb	r2, [r3, #0]
	          	          if (lux>100){
 800172c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001730:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8001930 <main+0x330>
 8001734:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800173c:	dc38      	bgt.n	80017b0 <main+0x1b0>

	          	          } else if (lux>30) {
 800173e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001742:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001746:	eef4 7ac7 	vcmpe.f32	s15, s14
 800174a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174e:	dd06      	ble.n	800175e <main+0x15e>
	          	        	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8001750:	2201      	movs	r2, #1
 8001752:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001756:	4874      	ldr	r0, [pc, #464]	@ (8001928 <main+0x328>)
 8001758:	f002 fad8 	bl	8003d0c <HAL_GPIO_WritePin>
 800175c:	e028      	b.n	80017b0 <main+0x1b0>
	          	          } else if (lux>10) {
 800175e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001762:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001766:	eef4 7ac7 	vcmpe.f32	s15, s14
 800176a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176e:	dd06      	ble.n	800177e <main+0x17e>
	          	        	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_15, GPIO_PIN_SET);
 8001770:	2201      	movs	r2, #1
 8001772:	f44f 4110 	mov.w	r1, #36864	@ 0x9000
 8001776:	486c      	ldr	r0, [pc, #432]	@ (8001928 <main+0x328>)
 8001778:	f002 fac8 	bl	8003d0c <HAL_GPIO_WritePin>
 800177c:	e018      	b.n	80017b0 <main+0x1b0>
	          	          } else if (lux>1) {
 800177e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001782:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001786:	eef4 7ac7 	vcmpe.f32	s15, s14
 800178a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178e:	dd06      	ble.n	800179e <main+0x19e>
	          	        	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13 | GPIO_PIN_15 | GPIO_PIN_12, GPIO_PIN_SET);
 8001790:	2201      	movs	r2, #1
 8001792:	f44f 4130 	mov.w	r1, #45056	@ 0xb000
 8001796:	4864      	ldr	r0, [pc, #400]	@ (8001928 <main+0x328>)
 8001798:	f002 fab8 	bl	8003d0c <HAL_GPIO_WritePin>
 800179c:	e008      	b.n	80017b0 <main+0x1b0>
	          	          } else {
	          	        	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13 | GPIO_PIN_12 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_SET);
 800179e:	2201      	movs	r2, #1
 80017a0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80017a4:	4860      	ldr	r0, [pc, #384]	@ (8001928 <main+0x328>)
 80017a6:	f002 fab1 	bl	8003d0c <HAL_GPIO_WritePin>

	          	        	  isSoundOn = true;
 80017aa:	4b60      	ldr	r3, [pc, #384]	@ (800192c <main+0x32c>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	701a      	strb	r2, [r3, #0]
	          	          }


	          	          lcdClrScr();
 80017b0:	f7ff fcfc 	bl	80011ac <lcdClrScr>
	          	          lcdFtos(lux, 5);
 80017b4:	2005      	movs	r0, #5
 80017b6:	ed97 0a05 	vldr	s0, [r7, #20]
 80017ba:	f7ff fe87 	bl	80014cc <lcdFtos>

	          adc1Flag = 0;
 80017be:	4b54      	ldr	r3, [pc, #336]	@ (8001910 <main+0x310>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
	          HAL_ADC_Start_IT(&hadc1);
 80017c4:	484f      	ldr	r0, [pc, #316]	@ (8001904 <main+0x304>)
 80017c6:	f001 fbbb 	bl	8002f40 <HAL_ADC_Start_IT>


	    	  }
	    break;
 80017ca:	e1a2      	b.n	8001b12 <main+0x512>
	  }
	  case 1:
	  {
		  HCSR04_Trigger(GPIOA, GPIO_PIN_1);
 80017cc:	2102      	movs	r1, #2
 80017ce:	4859      	ldr	r0, [pc, #356]	@ (8001934 <main+0x334>)
 80017d0:	f7ff fbb2 	bl	8000f38 <HCSR04_Trigger>
		  if (adc2Flag) {
 80017d4:	4b58      	ldr	r3, [pc, #352]	@ (8001938 <main+0x338>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f000 819c 	beq.w	8001b16 <main+0x516>
		  	  	  adcValue = HAL_ADC_GetValue(&hadc2);
 80017de:	484a      	ldr	r0, [pc, #296]	@ (8001908 <main+0x308>)
 80017e0:	f001 fd9c 	bl	800331c <HAL_ADC_GetValue>
 80017e4:	6278      	str	r0, [r7, #36]	@ 0x24

		  	  	  int distance;

		  	  	  float b1 = 0.1;
 80017e6:	4b55      	ldr	r3, [pc, #340]	@ (800193c <main+0x33c>)
 80017e8:	643b      	str	r3, [r7, #64]	@ 0x40
		  	  	  float b2;

		  	  	  if (adcValue >= 2900) {distance=20;  b1 = 0;}
 80017ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ec:	f640 3253 	movw	r2, #2899	@ 0xb53
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d905      	bls.n	8001800 <main+0x200>
 80017f4:	2314      	movs	r3, #20
 80017f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80017f8:	f04f 0300 	mov.w	r3, #0
 80017fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80017fe:	e05f      	b.n	80018c0 <main+0x2c0>
		  	  	  else if (adcValue >= 2300) {distance=30; b1 = 1;}
 8001800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001802:	f640 02fb 	movw	r2, #2299	@ 0x8fb
 8001806:	4293      	cmp	r3, r2
 8001808:	d905      	bls.n	8001816 <main+0x216>
 800180a:	231e      	movs	r3, #30
 800180c:	647b      	str	r3, [r7, #68]	@ 0x44
 800180e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001812:	643b      	str	r3, [r7, #64]	@ 0x40
 8001814:	e054      	b.n	80018c0 <main+0x2c0>
		  			else if (adcValue >= 1700) {distance=40; b1 = 0.9;}
 8001816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001818:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 800181c:	4293      	cmp	r3, r2
 800181e:	d904      	bls.n	800182a <main+0x22a>
 8001820:	2328      	movs	r3, #40	@ 0x28
 8001822:	647b      	str	r3, [r7, #68]	@ 0x44
 8001824:	4b46      	ldr	r3, [pc, #280]	@ (8001940 <main+0x340>)
 8001826:	643b      	str	r3, [r7, #64]	@ 0x40
 8001828:	e04a      	b.n	80018c0 <main+0x2c0>
		  			else if (adcValue >= 1400) {distance=50; b1 = 0.9;}
 800182a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182c:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8001830:	d304      	bcc.n	800183c <main+0x23c>
 8001832:	2332      	movs	r3, #50	@ 0x32
 8001834:	647b      	str	r3, [r7, #68]	@ 0x44
 8001836:	4b42      	ldr	r3, [pc, #264]	@ (8001940 <main+0x340>)
 8001838:	643b      	str	r3, [r7, #64]	@ 0x40
 800183a:	e041      	b.n	80018c0 <main+0x2c0>
		  			else if (adcValue >= 1100) {distance=60; b1 = 0.8;}
 800183c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183e:	f240 424b 	movw	r2, #1099	@ 0x44b
 8001842:	4293      	cmp	r3, r2
 8001844:	d904      	bls.n	8001850 <main+0x250>
 8001846:	233c      	movs	r3, #60	@ 0x3c
 8001848:	647b      	str	r3, [r7, #68]	@ 0x44
 800184a:	4b3e      	ldr	r3, [pc, #248]	@ (8001944 <main+0x344>)
 800184c:	643b      	str	r3, [r7, #64]	@ 0x40
 800184e:	e037      	b.n	80018c0 <main+0x2c0>
		  			else if (adcValue >= 1000) {distance=70; b1 = 0.8;}
 8001850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001852:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001856:	d304      	bcc.n	8001862 <main+0x262>
 8001858:	2346      	movs	r3, #70	@ 0x46
 800185a:	647b      	str	r3, [r7, #68]	@ 0x44
 800185c:	4b39      	ldr	r3, [pc, #228]	@ (8001944 <main+0x344>)
 800185e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001860:	e02e      	b.n	80018c0 <main+0x2c0>
		  			else if (adcValue >= 840) {distance=80; b1 = 0.6;}
 8001862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001864:	f5b3 7f52 	cmp.w	r3, #840	@ 0x348
 8001868:	d304      	bcc.n	8001874 <main+0x274>
 800186a:	2350      	movs	r3, #80	@ 0x50
 800186c:	647b      	str	r3, [r7, #68]	@ 0x44
 800186e:	4b36      	ldr	r3, [pc, #216]	@ (8001948 <main+0x348>)
 8001870:	643b      	str	r3, [r7, #64]	@ 0x40
 8001872:	e025      	b.n	80018c0 <main+0x2c0>
		  			else if (adcValue >= 750) {distance=90; b1 = 0.6;}
 8001874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001876:	f240 22ed 	movw	r2, #749	@ 0x2ed
 800187a:	4293      	cmp	r3, r2
 800187c:	d904      	bls.n	8001888 <main+0x288>
 800187e:	235a      	movs	r3, #90	@ 0x5a
 8001880:	647b      	str	r3, [r7, #68]	@ 0x44
 8001882:	4b31      	ldr	r3, [pc, #196]	@ (8001948 <main+0x348>)
 8001884:	643b      	str	r3, [r7, #64]	@ 0x40
 8001886:	e01b      	b.n	80018c0 <main+0x2c0>
		  			else if (adcValue >= 650) {distance=100; b1 = 0.4;}
 8001888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188a:	f240 2289 	movw	r2, #649	@ 0x289
 800188e:	4293      	cmp	r3, r2
 8001890:	d904      	bls.n	800189c <main+0x29c>
 8001892:	2364      	movs	r3, #100	@ 0x64
 8001894:	647b      	str	r3, [r7, #68]	@ 0x44
 8001896:	4b2d      	ldr	r3, [pc, #180]	@ (800194c <main+0x34c>)
 8001898:	643b      	str	r3, [r7, #64]	@ 0x40
 800189a:	e011      	b.n	80018c0 <main+0x2c0>
		  			else if (adcValue >= 600) {distance=110; b1 = 0.4;}
 800189c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189e:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80018a2:	d304      	bcc.n	80018ae <main+0x2ae>
 80018a4:	236e      	movs	r3, #110	@ 0x6e
 80018a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80018a8:	4b28      	ldr	r3, [pc, #160]	@ (800194c <main+0x34c>)
 80018aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80018ac:	e008      	b.n	80018c0 <main+0x2c0>
		  			else if (adcValue >= 530) {distance=120; b1 = 0.1;}
 80018ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b0:	f240 2211 	movw	r2, #529	@ 0x211
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d903      	bls.n	80018c0 <main+0x2c0>
 80018b8:	2378      	movs	r3, #120	@ 0x78
 80018ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80018bc:	4b1f      	ldr	r3, [pc, #124]	@ (800193c <main+0x33c>)
 80018be:	643b      	str	r3, [r7, #64]	@ 0x40
		  	  	  isSoundOn2 = distance <=30 || (dis2>10 && dis2<=30); // dis2 may be 0
 80018c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018c2:	2b1e      	cmp	r3, #30
 80018c4:	dd07      	ble.n	80018d6 <main+0x2d6>
 80018c6:	4b22      	ldr	r3, [pc, #136]	@ (8001950 <main+0x350>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b0a      	cmp	r3, #10
 80018cc:	dd05      	ble.n	80018da <main+0x2da>
 80018ce:	4b20      	ldr	r3, [pc, #128]	@ (8001950 <main+0x350>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b1e      	cmp	r3, #30
 80018d4:	dc01      	bgt.n	80018da <main+0x2da>
 80018d6:	2301      	movs	r3, #1
 80018d8:	e000      	b.n	80018dc <main+0x2dc>
 80018da:	2300      	movs	r3, #0
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001954 <main+0x354>)
 80018e4:	701a      	strb	r2, [r3, #0]

		  	  	  	 if (dis2 >= 120) {b2=0.1;}
 80018e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001950 <main+0x350>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2b77      	cmp	r3, #119	@ 0x77
 80018ec:	dd34      	ble.n	8001958 <main+0x358>
 80018ee:	4b13      	ldr	r3, [pc, #76]	@ (800193c <main+0x33c>)
 80018f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80018f2:	e058      	b.n	80019a6 <main+0x3a6>
 80018f4:	20000290 	.word	0x20000290
 80018f8:	20000004 	.word	0x20000004
 80018fc:	2000032c 	.word	0x2000032c
 8001900:	200002e4 	.word	0x200002e4
 8001904:	20000200 	.word	0x20000200
 8001908:	20000248 	.word	0x20000248
 800190c:	2000000c 	.word	0x2000000c
 8001910:	20000424 	.word	0x20000424
 8001914:	40140000 	.word	0x40140000
 8001918:	40b00000 	.word	0x40b00000
 800191c:	461c4000 	.word	0x461c4000
 8001920:	49742400 	.word	0x49742400
 8001924:	447a0000 	.word	0x447a0000
 8001928:	40020c00 	.word	0x40020c00
 800192c:	20000410 	.word	0x20000410
 8001930:	42c80000 	.word	0x42c80000
 8001934:	40020000 	.word	0x40020000
 8001938:	20000428 	.word	0x20000428
 800193c:	3dcccccd 	.word	0x3dcccccd
 8001940:	3f666666 	.word	0x3f666666
 8001944:	3f4ccccd 	.word	0x3f4ccccd
 8001948:	3f19999a 	.word	0x3f19999a
 800194c:	3ecccccd 	.word	0x3ecccccd
 8001950:	2000042c 	.word	0x2000042c
 8001954:	20000411 	.word	0x20000411
		  	  	  	 else if (dis2 >= 90) {b2=0.4;}
 8001958:	4b7f      	ldr	r3, [pc, #508]	@ (8001b58 <main+0x558>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b59      	cmp	r3, #89	@ 0x59
 800195e:	dd02      	ble.n	8001966 <main+0x366>
 8001960:	4b7e      	ldr	r3, [pc, #504]	@ (8001b5c <main+0x55c>)
 8001962:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001964:	e01f      	b.n	80019a6 <main+0x3a6>
		  	  	  	 else if (dis2 >= 70) {b2=0.6;}
 8001966:	4b7c      	ldr	r3, [pc, #496]	@ (8001b58 <main+0x558>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2b45      	cmp	r3, #69	@ 0x45
 800196c:	dd02      	ble.n	8001974 <main+0x374>
 800196e:	4b7c      	ldr	r3, [pc, #496]	@ (8001b60 <main+0x560>)
 8001970:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001972:	e018      	b.n	80019a6 <main+0x3a6>
		  	  	 	 else if (dis2 >= 50) {b2=0.8;}
 8001974:	4b78      	ldr	r3, [pc, #480]	@ (8001b58 <main+0x558>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b31      	cmp	r3, #49	@ 0x31
 800197a:	dd02      	ble.n	8001982 <main+0x382>
 800197c:	4b79      	ldr	r3, [pc, #484]	@ (8001b64 <main+0x564>)
 800197e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001980:	e011      	b.n	80019a6 <main+0x3a6>
					 else if (dis2 >= 40) {b2=0.9;}
 8001982:	4b75      	ldr	r3, [pc, #468]	@ (8001b58 <main+0x558>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2b27      	cmp	r3, #39	@ 0x27
 8001988:	dd02      	ble.n	8001990 <main+0x390>
 800198a:	4b77      	ldr	r3, [pc, #476]	@ (8001b68 <main+0x568>)
 800198c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800198e:	e00a      	b.n	80019a6 <main+0x3a6>
					 else if (dis2 >= 30) {b2=1;}
 8001990:	4b71      	ldr	r3, [pc, #452]	@ (8001b58 <main+0x558>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b1d      	cmp	r3, #29
 8001996:	dd03      	ble.n	80019a0 <main+0x3a0>
 8001998:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800199c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800199e:	e002      	b.n	80019a6 <main+0x3a6>
					 else {b2=0;}
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	63fb      	str	r3, [r7, #60]	@ 0x3c

		  	  		TIM3->CCR1=isSoundOn2?1000:0; // red
 80019a6:	4b71      	ldr	r3, [pc, #452]	@ (8001b6c <main+0x56c>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d002      	beq.n	80019b6 <main+0x3b6>
 80019b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019b4:	e000      	b.n	80019b8 <main+0x3b8>
 80019b6:	2300      	movs	r3, #0
 80019b8:	4a6d      	ldr	r2, [pc, #436]	@ (8001b70 <main+0x570>)
 80019ba:	6353      	str	r3, [r2, #52]	@ 0x34
		  	  		TIM3->CCR2=(int)(1000*b1); //green
 80019bc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80019c0:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8001b74 <main+0x574>
 80019c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019cc:	4b68      	ldr	r3, [pc, #416]	@ (8001b70 <main+0x570>)
 80019ce:	ee17 2a90 	vmov	r2, s15
 80019d2:	639a      	str	r2, [r3, #56]	@ 0x38
		  	  		TIM3->CCR3=(int)(1000*b2); //blue
 80019d4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80019d8:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001b74 <main+0x574>
 80019dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e4:	4b62      	ldr	r3, [pc, #392]	@ (8001b70 <main+0x570>)
 80019e6:	ee17 2a90 	vmov	r2, s15
 80019ea:	63da      	str	r2, [r3, #60]	@ 0x3c


		  	  	  //lcdClrScr();
		  	  	  char firstDist[16];
		  	  	sprintf(firstDist, "d1 = %d cm", distance);
 80019ec:	463b      	mov	r3, r7
 80019ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80019f0:	4961      	ldr	r1, [pc, #388]	@ (8001b78 <main+0x578>)
 80019f2:	4618      	mov	r0, r3
 80019f4:	f006 faaa 	bl	8007f4c <siprintf>
		  	  lcdClrScr();
 80019f8:	f7ff fbd8 	bl	80011ac <lcdClrScr>
		  	  	  lcdPuts(firstDist);
 80019fc:	463b      	mov	r3, r7
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff fc96 	bl	8001330 <lcdPuts>
		  	  	lcdPuts(distanceOut);
 8001a04:	485d      	ldr	r0, [pc, #372]	@ (8001b7c <main+0x57c>)
 8001a06:	f7ff fc93 	bl	8001330 <lcdPuts>
		  	  	  adc2Flag = 0;
 8001a0a:	4b5d      	ldr	r3, [pc, #372]	@ (8001b80 <main+0x580>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
		  	  	  HAL_ADC_Start_IT(&hadc2);
 8001a10:	485c      	ldr	r0, [pc, #368]	@ (8001b84 <main+0x584>)
 8001a12:	f001 fa95 	bl	8002f40 <HAL_ADC_Start_IT>

		  	    }
		  break;
 8001a16:	e07e      	b.n	8001b16 <main+0x516>
	  }

	  case 2:
	  {
 8001a18:	466b      	mov	r3, sp
 8001a1a:	461e      	mov	r6, r3



	  float cel = SHT2x_GetTemperature(1);
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f000 fd4f 	bl	80024c0 <SHT2x_GetTemperature>
 8001a22:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
	  float rh = SHT2x_GetRelativeHumidity(1);
 8001a26:	2001      	movs	r0, #1
 8001a28:	f000 fd90 	bl	800254c <SHT2x_GetRelativeHumidity>
 8001a2c:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34

	  lcdClrScr();
 8001a30:	f7ff fbbc 	bl	80011ac <lcdClrScr>
	  lcdPuts("Temp: ");
 8001a34:	4854      	ldr	r0, [pc, #336]	@ (8001b88 <main+0x588>)
 8001a36:	f7ff fc7b 	bl	8001330 <lcdPuts>
	  lcdFtos(cel, 3);
 8001a3a:	2003      	movs	r0, #3
 8001a3c:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001a40:	f7ff fd44 	bl	80014cc <lcdFtos>
	  lcdPutc(6);
 8001a44:	2006      	movs	r0, #6
 8001a46:	f7ff fc5b 	bl	8001300 <lcdPutc>
	  lcdPuts("C\n");
 8001a4a:	4850      	ldr	r0, [pc, #320]	@ (8001b8c <main+0x58c>)
 8001a4c:	f7ff fc70 	bl	8001330 <lcdPuts>
	  lcdPuts("Hum : ");
 8001a50:	484f      	ldr	r0, [pc, #316]	@ (8001b90 <main+0x590>)
 8001a52:	f7ff fc6d 	bl	8001330 <lcdPuts>
	  lcdFtos(rh, 3);
 8001a56:	2003      	movs	r0, #3
 8001a58:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8001a5c:	f7ff fd36 	bl	80014cc <lcdFtos>
	  lcdPuts(" %");
 8001a60:	484c      	ldr	r0, [pc, #304]	@ (8001b94 <main+0x594>)
 8001a62:	f7ff fc65 	bl	8001330 <lcdPuts>


	  int len = snprintf(NULL, 0, "temp=%.2f C, hum=%.2f \r\n", cel, rh);
 8001a66:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001a68:	f7fe fd6e 	bl	8000548 <__aeabi_f2d>
 8001a6c:	4682      	mov	sl, r0
 8001a6e:	468b      	mov	fp, r1
 8001a70:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001a72:	f7fe fd69 	bl	8000548 <__aeabi_f2d>
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001a7e:	e9cd ab00 	strd	sl, fp, [sp]
 8001a82:	4a45      	ldr	r2, [pc, #276]	@ (8001b98 <main+0x598>)
 8001a84:	2100      	movs	r1, #0
 8001a86:	2000      	movs	r0, #0
 8001a88:	f006 fa2c 	bl	8007ee4 <sniprintf>
 8001a8c:	6338      	str	r0, [r7, #48]	@ 0x30
	  char tempHumOut[len];
 8001a8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001a90:	1e4b      	subs	r3, r1, #1
 8001a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a94:	460a      	mov	r2, r1
 8001a96:	2300      	movs	r3, #0
 8001a98:	4614      	mov	r4, r2
 8001a9a:	461d      	mov	r5, r3
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	00eb      	lsls	r3, r5, #3
 8001aa6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001aaa:	00e2      	lsls	r2, r4, #3
 8001aac:	460a      	mov	r2, r1
 8001aae:	2300      	movs	r3, #0
 8001ab0:	4690      	mov	r8, r2
 8001ab2:	4699      	mov	r9, r3
 8001ab4:	f04f 0200 	mov.w	r2, #0
 8001ab8:	f04f 0300 	mov.w	r3, #0
 8001abc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ac0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ac4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ac8:	460b      	mov	r3, r1
 8001aca:	3307      	adds	r3, #7
 8001acc:	08db      	lsrs	r3, r3, #3
 8001ace:	00db      	lsls	r3, r3, #3
 8001ad0:	ebad 0d03 	sub.w	sp, sp, r3
 8001ad4:	ab04      	add	r3, sp, #16
 8001ad6:	3300      	adds	r3, #0
 8001ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sprintf(tempHumOut, "temp=%.2f C, hum=%.2f \r\n", cel, rh);
 8001ada:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001adc:	f7fe fd34 	bl	8000548 <__aeabi_f2d>
 8001ae0:	4682      	mov	sl, r0
 8001ae2:	468b      	mov	fp, r1
 8001ae4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001ae6:	f7fe fd2f 	bl	8000548 <__aeabi_f2d>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	e9cd 2300 	strd	r2, r3, [sp]
 8001af2:	4652      	mov	r2, sl
 8001af4:	465b      	mov	r3, fp
 8001af6:	4928      	ldr	r1, [pc, #160]	@ (8001b98 <main+0x598>)
 8001af8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001afa:	f006 fa27 	bl	8007f4c <siprintf>

	  HAL_UART_Transmit(&huart3, (uint8_t *)tempHumOut, len, 100);
 8001afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	2364      	movs	r3, #100	@ 0x64
 8001b04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001b06:	4825      	ldr	r0, [pc, #148]	@ (8001b9c <main+0x59c>)
 8001b08:	f005 f916 	bl	8006d38 <HAL_UART_Transmit>


	  break;
 8001b0c:	bf00      	nop
 8001b0e:	46b5      	mov	sp, r6
 8001b10:	e002      	b.n	8001b18 <main+0x518>
	    break;
 8001b12:	bf00      	nop
 8001b14:	e000      	b.n	8001b18 <main+0x518>
		  break;
 8001b16:	bf00      	nop
	  }
  }
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, (isSoundOn&& task==0)  || (isSoundOn2&& task==1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001b18:	4b21      	ldr	r3, [pc, #132]	@ (8001ba0 <main+0x5a0>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d003      	beq.n	8001b2a <main+0x52a>
 8001b22:	4b20      	ldr	r3, [pc, #128]	@ (8001ba4 <main+0x5a4>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d008      	beq.n	8001b3c <main+0x53c>
 8001b2a:	4b10      	ldr	r3, [pc, #64]	@ (8001b6c <main+0x56c>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d005      	beq.n	8001b40 <main+0x540>
 8001b34:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba4 <main+0x5a4>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d101      	bne.n	8001b40 <main+0x540>
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e000      	b.n	8001b42 <main+0x542>
 8001b40:	2300      	movs	r3, #0
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	461a      	mov	r2, r3
 8001b46:	2120      	movs	r1, #32
 8001b48:	4817      	ldr	r0, [pc, #92]	@ (8001ba8 <main+0x5a8>)
 8001b4a:	f002 f8df 	bl	8003d0c <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8001b4e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b52:	f001 f98d 	bl	8002e70 <HAL_Delay>
  {
 8001b56:	e58f      	b.n	8001678 <main+0x78>
 8001b58:	2000042c 	.word	0x2000042c
 8001b5c:	3ecccccd 	.word	0x3ecccccd
 8001b60:	3f19999a 	.word	0x3f19999a
 8001b64:	3f4ccccd 	.word	0x3f4ccccd
 8001b68:	3f666666 	.word	0x3f666666
 8001b6c:	20000411 	.word	0x20000411
 8001b70:	40000400 	.word	0x40000400
 8001b74:	447a0000 	.word	0x447a0000
 8001b78:	0800a1c0 	.word	0x0800a1c0
 8001b7c:	20000414 	.word	0x20000414
 8001b80:	20000428 	.word	0x20000428
 8001b84:	20000248 	.word	0x20000248
 8001b88:	0800a1cc 	.word	0x0800a1cc
 8001b8c:	0800a1d4 	.word	0x0800a1d4
 8001b90:	0800a1d8 	.word	0x0800a1d8
 8001b94:	0800a1e0 	.word	0x0800a1e0
 8001b98:	0800a1e4 	.word	0x0800a1e4
 8001b9c:	200003bc 	.word	0x200003bc
 8001ba0:	20000410 	.word	0x20000410
 8001ba4:	2000000c 	.word	0x2000000c
 8001ba8:	40021000 	.word	0x40021000

08001bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b094      	sub	sp, #80	@ 0x50
 8001bb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bb2:	f107 0320 	add.w	r3, r7, #32
 8001bb6:	2230      	movs	r2, #48	@ 0x30
 8001bb8:	2100      	movs	r1, #0
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f006 fa29 	bl	8008012 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bc0:	f107 030c 	add.w	r3, r7, #12
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	4b22      	ldr	r3, [pc, #136]	@ (8001c60 <SystemClock_Config+0xb4>)
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd8:	4a21      	ldr	r2, [pc, #132]	@ (8001c60 <SystemClock_Config+0xb4>)
 8001bda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bde:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c60 <SystemClock_Config+0xb4>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bec:	2300      	movs	r3, #0
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c64 <SystemClock_Config+0xb8>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c64 <SystemClock_Config+0xb8>)
 8001bf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bfa:	6013      	str	r3, [r2, #0]
 8001bfc:	4b19      	ldr	r3, [pc, #100]	@ (8001c64 <SystemClock_Config+0xb8>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c04:	607b      	str	r3, [r7, #4]
 8001c06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c10:	2310      	movs	r3, #16
 8001c12:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c14:	2300      	movs	r3, #0
 8001c16:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c18:	f107 0320 	add.w	r3, r7, #32
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f003 f8ad 	bl	8004d7c <HAL_RCC_OscConfig>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001c28:	f000 fbcc 	bl	80023c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c2c:	230f      	movs	r3, #15
 8001c2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c30:	2300      	movs	r3, #0
 8001c32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c40:	f107 030c 	add.w	r3, r7, #12
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f003 fb10 	bl	800526c <HAL_RCC_ClockConfig>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001c52:	f000 fbb7 	bl	80023c4 <Error_Handler>
  }
}
 8001c56:	bf00      	nop
 8001c58:	3750      	adds	r7, #80	@ 0x50
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40007000 	.word	0x40007000

08001c68 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c6e:	463b      	mov	r3, r7
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c7a:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001c7c:	4a21      	ldr	r2, [pc, #132]	@ (8001d04 <MX_ADC1_Init+0x9c>)
 8001c7e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001c80:	4b1f      	ldr	r3, [pc, #124]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c86:	4b1e      	ldr	r3, [pc, #120]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c92:	4b1b      	ldr	r3, [pc, #108]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c98:	4b19      	ldr	r3, [pc, #100]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ca0:	4b17      	ldr	r3, [pc, #92]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ca6:	4b16      	ldr	r3, [pc, #88]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001ca8:	4a17      	ldr	r2, [pc, #92]	@ (8001d08 <MX_ADC1_Init+0xa0>)
 8001caa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cac:	4b14      	ldr	r3, [pc, #80]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001cb2:	4b13      	ldr	r3, [pc, #76]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001cb8:	4b11      	ldr	r3, [pc, #68]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cc6:	480e      	ldr	r0, [pc, #56]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001cc8:	f001 f8f6 	bl	8002eb8 <HAL_ADC_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001cd2:	f000 fb77 	bl	80023c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001cde:	2307      	movs	r3, #7
 8001ce0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4806      	ldr	r0, [pc, #24]	@ (8001d00 <MX_ADC1_Init+0x98>)
 8001ce8:	f001 fb3a 	bl	8003360 <HAL_ADC_ConfigChannel>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001cf2:	f000 fb67 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cf6:	bf00      	nop
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000200 	.word	0x20000200
 8001d04:	40012000 	.word	0x40012000
 8001d08:	0f000001 	.word	0x0f000001

08001d0c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d12:	463b      	mov	r3, r7
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001d1e:	4b21      	ldr	r3, [pc, #132]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d20:	4a21      	ldr	r2, [pc, #132]	@ (8001da8 <MX_ADC2_Init+0x9c>)
 8001d22:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001d24:	4b1f      	ldr	r3, [pc, #124]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001d30:	4b1c      	ldr	r3, [pc, #112]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001d36:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001d3c:	4b19      	ldr	r3, [pc, #100]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d44:	4b17      	ldr	r3, [pc, #92]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d4a:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d4c:	4a17      	ldr	r2, [pc, #92]	@ (8001dac <MX_ADC2_Init+0xa0>)
 8001d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d50:	4b14      	ldr	r3, [pc, #80]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001d56:	4b13      	ldr	r3, [pc, #76]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001d5c:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d64:	4b0f      	ldr	r3, [pc, #60]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d66:	2201      	movs	r2, #1
 8001d68:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001d6a:	480e      	ldr	r0, [pc, #56]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d6c:	f001 f8a4 	bl	8002eb8 <HAL_ADC_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001d76:	f000 fb25 	bl	80023c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001d82:	2307      	movs	r3, #7
 8001d84:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001d86:	463b      	mov	r3, r7
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4806      	ldr	r0, [pc, #24]	@ (8001da4 <MX_ADC2_Init+0x98>)
 8001d8c:	f001 fae8 	bl	8003360 <HAL_ADC_ConfigChannel>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001d96:	f000 fb15 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000248 	.word	0x20000248
 8001da8:	40012100 	.word	0x40012100
 8001dac:	0f000001 	.word	0x0f000001

08001db0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001db4:	4b12      	ldr	r3, [pc, #72]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001db6:	4a13      	ldr	r2, [pc, #76]	@ (8001e04 <MX_I2C1_Init+0x54>)
 8001db8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001dba:	4b11      	ldr	r3, [pc, #68]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dbc:	4a12      	ldr	r2, [pc, #72]	@ (8001e08 <MX_I2C1_Init+0x58>)
 8001dbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dd2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dda:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001de0:	4b07      	ldr	r3, [pc, #28]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001dec:	4804      	ldr	r0, [pc, #16]	@ (8001e00 <MX_I2C1_Init+0x50>)
 8001dee:	f001 ffcb 	bl	8003d88 <HAL_I2C_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001df8:	f000 fae4 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001dfc:	bf00      	nop
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20000290 	.word	0x20000290
 8001e04:	40005400 	.word	0x40005400
 8001e08:	000186a0 	.word	0x000186a0

08001e0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e12:	f107 0310 	add.w	r3, r7, #16
 8001e16:	2200      	movs	r2, #0
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001e1c:	463b      	mov	r3, r7
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e28:	4b21      	ldr	r3, [pc, #132]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e2a:	4a22      	ldr	r2, [pc, #136]	@ (8001eb4 <MX_TIM1_Init+0xa8>)
 8001e2c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8001e2e:	4b20      	ldr	r3, [pc, #128]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e30:	220f      	movs	r2, #15
 8001e32:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e34:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e40:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e42:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e48:	4b19      	ldr	r3, [pc, #100]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e4e:	4b18      	ldr	r3, [pc, #96]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001e54:	4816      	ldr	r0, [pc, #88]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e56:	f003 fd4f 	bl	80058f8 <HAL_TIM_IC_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001e60:	f000 fab0 	bl	80023c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e64:	2300      	movs	r3, #0
 8001e66:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e6c:	f107 0310 	add.w	r3, r7, #16
 8001e70:	4619      	mov	r1, r3
 8001e72:	480f      	ldr	r0, [pc, #60]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e74:	f004 fe80 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001e7e:	f000 faa1 	bl	80023c4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e82:	2300      	movs	r3, #0
 8001e84:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e86:	2301      	movs	r3, #1
 8001e88:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001e92:	463b      	mov	r3, r7
 8001e94:	2204      	movs	r2, #4
 8001e96:	4619      	mov	r1, r3
 8001e98:	4805      	ldr	r0, [pc, #20]	@ (8001eb0 <MX_TIM1_Init+0xa4>)
 8001e9a:	f003 ff95 	bl	8005dc8 <HAL_TIM_IC_ConfigChannel>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001ea4:	f000 fa8e 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ea8:	bf00      	nop
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	200002e4 	.word	0x200002e4
 8001eb4:	40010000 	.word	0x40010000

08001eb8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b08a      	sub	sp, #40	@ 0x28
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ebe:	f107 0320 	add.w	r3, r7, #32
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ec8:	1d3b      	adds	r3, r7, #4
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
 8001ed2:	60da      	str	r2, [r3, #12]
 8001ed4:	611a      	str	r2, [r3, #16]
 8001ed6:	615a      	str	r2, [r3, #20]
 8001ed8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eda:	4b2d      	ldr	r3, [pc, #180]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001edc:	4a2d      	ldr	r2, [pc, #180]	@ (8001f94 <MX_TIM3_Init+0xdc>)
 8001ede:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1600;
 8001ee0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001ee2:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8001ee6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee8:	4b29      	ldr	r3, [pc, #164]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001eee:	4b28      	ldr	r3, [pc, #160]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001ef0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ef4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef6:	4b26      	ldr	r3, [pc, #152]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001efc:	4b24      	ldr	r3, [pc, #144]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f02:	4823      	ldr	r0, [pc, #140]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001f04:	f003 fbe1 	bl	80056ca <HAL_TIM_PWM_Init>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001f0e:	f000 fa59 	bl	80023c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f12:	2300      	movs	r3, #0
 8001f14:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f1a:	f107 0320 	add.w	r3, r7, #32
 8001f1e:	4619      	mov	r1, r3
 8001f20:	481b      	ldr	r0, [pc, #108]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001f22:	f004 fe29 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001f2c:	f000 fa4a 	bl	80023c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f30:	2360      	movs	r3, #96	@ 0x60
 8001f32:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f40:	1d3b      	adds	r3, r7, #4
 8001f42:	2200      	movs	r2, #0
 8001f44:	4619      	mov	r1, r3
 8001f46:	4812      	ldr	r0, [pc, #72]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001f48:	f003 ffda 	bl	8005f00 <HAL_TIM_PWM_ConfigChannel>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001f52:	f000 fa37 	bl	80023c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f56:	1d3b      	adds	r3, r7, #4
 8001f58:	2204      	movs	r2, #4
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	480c      	ldr	r0, [pc, #48]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001f5e:	f003 ffcf 	bl	8005f00 <HAL_TIM_PWM_ConfigChannel>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001f68:	f000 fa2c 	bl	80023c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f6c:	1d3b      	adds	r3, r7, #4
 8001f6e:	2208      	movs	r2, #8
 8001f70:	4619      	mov	r1, r3
 8001f72:	4807      	ldr	r0, [pc, #28]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001f74:	f003 ffc4 	bl	8005f00 <HAL_TIM_PWM_ConfigChannel>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8001f7e:	f000 fa21 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f82:	4803      	ldr	r0, [pc, #12]	@ (8001f90 <MX_TIM3_Init+0xd8>)
 8001f84:	f000 fcd2 	bl	800292c <HAL_TIM_MspPostInit>

}
 8001f88:	bf00      	nop
 8001f8a:	3728      	adds	r7, #40	@ 0x28
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	2000032c 	.word	0x2000032c
 8001f94:	40000400 	.word	0x40000400

08001f98 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f9e:	f107 0308 	add.w	r3, r7, #8
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]
 8001fa8:	609a      	str	r2, [r3, #8]
 8001faa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fac:	463b      	mov	r3, r7
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800202c <MX_TIM4_Init+0x94>)
 8001fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8002030 <MX_TIM4_Init+0x98>)
 8001fb8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001fba:	4b1c      	ldr	r3, [pc, #112]	@ (800202c <MX_TIM4_Init+0x94>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800202c <MX_TIM4_Init+0x94>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001fc6:	4b19      	ldr	r3, [pc, #100]	@ (800202c <MX_TIM4_Init+0x94>)
 8001fc8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fcc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fce:	4b17      	ldr	r3, [pc, #92]	@ (800202c <MX_TIM4_Init+0x94>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd4:	4b15      	ldr	r3, [pc, #84]	@ (800202c <MX_TIM4_Init+0x94>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001fda:	4814      	ldr	r0, [pc, #80]	@ (800202c <MX_TIM4_Init+0x94>)
 8001fdc:	f003 fb26 	bl	800562c <HAL_TIM_Base_Init>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001fe6:	f000 f9ed 	bl	80023c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ff0:	f107 0308 	add.w	r3, r7, #8
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	480d      	ldr	r0, [pc, #52]	@ (800202c <MX_TIM4_Init+0x94>)
 8001ff8:	f004 f844 	bl	8006084 <HAL_TIM_ConfigClockSource>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002002:	f000 f9df 	bl	80023c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002006:	2300      	movs	r3, #0
 8002008:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800200a:	2300      	movs	r3, #0
 800200c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800200e:	463b      	mov	r3, r7
 8002010:	4619      	mov	r1, r3
 8002012:	4806      	ldr	r0, [pc, #24]	@ (800202c <MX_TIM4_Init+0x94>)
 8002014:	f004 fdb0 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800201e:	f000 f9d1 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002022:	bf00      	nop
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000374 	.word	0x20000374
 8002030:	40000800 	.word	0x40000800

08002034 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002038:	4b11      	ldr	r3, [pc, #68]	@ (8002080 <MX_USART3_UART_Init+0x4c>)
 800203a:	4a12      	ldr	r2, [pc, #72]	@ (8002084 <MX_USART3_UART_Init+0x50>)
 800203c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800203e:	4b10      	ldr	r3, [pc, #64]	@ (8002080 <MX_USART3_UART_Init+0x4c>)
 8002040:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002044:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002046:	4b0e      	ldr	r3, [pc, #56]	@ (8002080 <MX_USART3_UART_Init+0x4c>)
 8002048:	2200      	movs	r2, #0
 800204a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800204c:	4b0c      	ldr	r3, [pc, #48]	@ (8002080 <MX_USART3_UART_Init+0x4c>)
 800204e:	2200      	movs	r2, #0
 8002050:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002052:	4b0b      	ldr	r3, [pc, #44]	@ (8002080 <MX_USART3_UART_Init+0x4c>)
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 8002058:	4b09      	ldr	r3, [pc, #36]	@ (8002080 <MX_USART3_UART_Init+0x4c>)
 800205a:	2208      	movs	r2, #8
 800205c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800205e:	4b08      	ldr	r3, [pc, #32]	@ (8002080 <MX_USART3_UART_Init+0x4c>)
 8002060:	2200      	movs	r2, #0
 8002062:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002064:	4b06      	ldr	r3, [pc, #24]	@ (8002080 <MX_USART3_UART_Init+0x4c>)
 8002066:	2200      	movs	r2, #0
 8002068:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800206a:	4805      	ldr	r0, [pc, #20]	@ (8002080 <MX_USART3_UART_Init+0x4c>)
 800206c:	f004 fe14 	bl	8006c98 <HAL_UART_Init>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002076:	f000 f9a5 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	200003bc 	.word	0x200003bc
 8002084:	40004800 	.word	0x40004800

08002088 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08c      	sub	sp, #48	@ 0x30
 800208c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208e:	f107 031c 	add.w	r3, r7, #28
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	60da      	str	r2, [r3, #12]
 800209c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	61bb      	str	r3, [r7, #24]
 80020a2:	4b65      	ldr	r3, [pc, #404]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	4a64      	ldr	r2, [pc, #400]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020a8:	f043 0310 	orr.w	r3, r3, #16
 80020ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ae:	4b62      	ldr	r3, [pc, #392]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	f003 0310 	and.w	r3, r3, #16
 80020b6:	61bb      	str	r3, [r7, #24]
 80020b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	617b      	str	r3, [r7, #20]
 80020be:	4b5e      	ldr	r3, [pc, #376]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	4a5d      	ldr	r2, [pc, #372]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ca:	4b5b      	ldr	r3, [pc, #364]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020d2:	617b      	str	r3, [r7, #20]
 80020d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	4b57      	ldr	r3, [pc, #348]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	4a56      	ldr	r2, [pc, #344]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e6:	4b54      	ldr	r3, [pc, #336]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	613b      	str	r3, [r7, #16]
 80020f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	4b50      	ldr	r3, [pc, #320]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fa:	4a4f      	ldr	r2, [pc, #316]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 80020fc:	f043 0302 	orr.w	r3, r3, #2
 8002100:	6313      	str	r3, [r2, #48]	@ 0x30
 8002102:	4b4d      	ldr	r3, [pc, #308]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	4b49      	ldr	r3, [pc, #292]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	4a48      	ldr	r2, [pc, #288]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 8002118:	f043 0308 	orr.w	r3, r3, #8
 800211c:	6313      	str	r3, [r2, #48]	@ 0x30
 800211e:	4b46      	ldr	r3, [pc, #280]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	f003 0308 	and.w	r3, r3, #8
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	607b      	str	r3, [r7, #4]
 800212e:	4b42      	ldr	r3, [pc, #264]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	4a41      	ldr	r2, [pc, #260]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 8002134:	f043 0304 	orr.w	r3, r3, #4
 8002138:	6313      	str	r3, [r2, #48]	@ 0x30
 800213a:	4b3f      	ldr	r3, [pc, #252]	@ (8002238 <MX_GPIO_Init+0x1b0>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	f003 0304 	and.w	r3, r3, #4
 8002142:	607b      	str	r3, [r7, #4]
 8002144:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin
 8002146:	2200      	movs	r2, #0
 8002148:	f64f 41a0 	movw	r1, #64672	@ 0xfca0
 800214c:	483b      	ldr	r0, [pc, #236]	@ (800223c <MX_GPIO_Init+0x1b4>)
 800214e:	f001 fddd 	bl	8003d0c <HAL_GPIO_WritePin>
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8002152:	2200      	movs	r2, #0
 8002154:	2102      	movs	r1, #2
 8002156:	483a      	ldr	r0, [pc, #232]	@ (8002240 <MX_GPIO_Init+0x1b8>)
 8002158:	f001 fdd8 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 800215c:	2200      	movs	r2, #0
 800215e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002162:	4838      	ldr	r0, [pc, #224]	@ (8002244 <MX_GPIO_Init+0x1bc>)
 8002164:	f001 fdd2 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002168:	2200      	movs	r2, #0
 800216a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800216e:	4836      	ldr	r0, [pc, #216]	@ (8002248 <MX_GPIO_Init+0x1c0>)
 8002170:	f001 fdcc 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 LCD_RS_Pin LCD_RW_Pin LCD_E_Pin
                           LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin
 8002174:	f64f 43a0 	movw	r3, #64672	@ 0xfca0
 8002178:	61fb      	str	r3, [r7, #28]
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800217a:	2301      	movs	r3, #1
 800217c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002182:	2300      	movs	r3, #0
 8002184:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002186:	f107 031c 	add.w	r3, r7, #28
 800218a:	4619      	mov	r1, r3
 800218c:	482b      	ldr	r0, [pc, #172]	@ (800223c <MX_GPIO_Init+0x1b4>)
 800218e:	f001 fc21 	bl	80039d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002192:	2302      	movs	r3, #2
 8002194:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002196:	2301      	movs	r3, #1
 8002198:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219e:	2300      	movs	r3, #0
 80021a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a2:	f107 031c 	add.w	r3, r7, #28
 80021a6:	4619      	mov	r1, r3
 80021a8:	4825      	ldr	r0, [pc, #148]	@ (8002240 <MX_GPIO_Init+0x1b8>)
 80021aa:	f001 fc13 	bl	80039d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021b4:	2300      	movs	r3, #0
 80021b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021bc:	f107 031c 	add.w	r3, r7, #28
 80021c0:	4619      	mov	r1, r3
 80021c2:	481e      	ldr	r0, [pc, #120]	@ (800223c <MX_GPIO_Init+0x1b4>)
 80021c4:	f001 fc06 	bl	80039d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80021c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ce:	2301      	movs	r3, #1
 80021d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d6:	2300      	movs	r3, #0
 80021d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021da:	f107 031c 	add.w	r3, r7, #28
 80021de:	4619      	mov	r1, r3
 80021e0:	4818      	ldr	r0, [pc, #96]	@ (8002244 <MX_GPIO_Init+0x1bc>)
 80021e2:	f001 fbf7 	bl	80039d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80021e6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80021ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ec:	2301      	movs	r3, #1
 80021ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f4:	2300      	movs	r3, #0
 80021f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021f8:	f107 031c 	add.w	r3, r7, #28
 80021fc:	4619      	mov	r1, r3
 80021fe:	4812      	ldr	r0, [pc, #72]	@ (8002248 <MX_GPIO_Init+0x1c0>)
 8002200:	f001 fbe8 	bl	80039d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Task1_Pin */
  GPIO_InitStruct.Pin = Task1_Pin;
 8002204:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800220a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800220e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(Task1_GPIO_Port, &GPIO_InitStruct);
 8002214:	f107 031c 	add.w	r3, r7, #28
 8002218:	4619      	mov	r1, r3
 800221a:	4809      	ldr	r0, [pc, #36]	@ (8002240 <MX_GPIO_Init+0x1b8>)
 800221c:	f001 fbda 	bl	80039d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002220:	2200      	movs	r2, #0
 8002222:	2100      	movs	r1, #0
 8002224:	2028      	movs	r0, #40	@ 0x28
 8002226:	f001 fb9e 	bl	8003966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800222a:	2028      	movs	r0, #40	@ 0x28
 800222c:	f001 fbb7 	bl	800399e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002230:	bf00      	nop
 8002232:	3730      	adds	r7, #48	@ 0x30
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40023800 	.word	0x40023800
 800223c:	40021000 	.word	0x40021000
 8002240:	40020000 	.word	0x40020000
 8002244:	40020400 	.word	0x40020400
 8002248:	40020c00 	.word	0x40020c00

0800224c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a0a      	ldr	r2, [pc, #40]	@ (8002284 <HAL_ADC_ConvCpltCallback+0x38>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d103      	bne.n	8002266 <HAL_ADC_ConvCpltCallback+0x1a>
	  adc1Flag = 1;
 800225e:	4b0a      	ldr	r3, [pc, #40]	@ (8002288 <HAL_ADC_ConvCpltCallback+0x3c>)
 8002260:	2201      	movs	r2, #1
 8002262:	601a      	str	r2, [r3, #0]
  else if (hadc->Instance == ADC2)
	  adc2Flag = 1;
}
 8002264:	e007      	b.n	8002276 <HAL_ADC_ConvCpltCallback+0x2a>
  else if (hadc->Instance == ADC2)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a08      	ldr	r2, [pc, #32]	@ (800228c <HAL_ADC_ConvCpltCallback+0x40>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d102      	bne.n	8002276 <HAL_ADC_ConvCpltCallback+0x2a>
	  adc2Flag = 1;
 8002270:	4b07      	ldr	r3, [pc, #28]	@ (8002290 <HAL_ADC_ConvCpltCallback+0x44>)
 8002272:	2201      	movs	r2, #1
 8002274:	601a      	str	r2, [r3, #0]
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40012000 	.word	0x40012000
 8002288:	20000424 	.word	0x20000424
 800228c:	40012100 	.word	0x40012100
 8002290:	20000428 	.word	0x20000428

08002294 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
	if (htim->Channel != HAL_TIM_ACTIVE_CHANNEL_2) {
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	7f1b      	ldrb	r3, [r3, #28]
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d17b      	bne.n	800239c <HAL_TIM_IC_CaptureCallback+0x108>
		return;
	}
	if (shouldRise) {
 80022a4:	4b3f      	ldr	r3, [pc, #252]	@ (80023a4 <HAL_TIM_IC_CaptureCallback+0x110>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d01a      	beq.n	80022e4 <HAL_TIM_IC_CaptureCallback+0x50>
		risingTick = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80022ae:	2104      	movs	r1, #4
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f003 ffaf 	bl	8006214 <HAL_TIM_ReadCapturedValue>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4a3b      	ldr	r2, [pc, #236]	@ (80023a8 <HAL_TIM_IC_CaptureCallback+0x114>)
 80022ba:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6a1a      	ldr	r2, [r3, #32]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80022ca:	621a      	str	r2, [r3, #32]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6a1a      	ldr	r2, [r3, #32]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f042 0220 	orr.w	r2, r2, #32
 80022da:	621a      	str	r2, [r3, #32]
		shouldRise = false;
 80022dc:	4b31      	ldr	r3, [pc, #196]	@ (80023a4 <HAL_TIM_IC_CaptureCallback+0x110>)
 80022de:	2200      	movs	r2, #0
 80022e0:	701a      	strb	r2, [r3, #0]
		return;
 80022e2:	e05c      	b.n	800239e <HAL_TIM_IC_CaptureCallback+0x10a>
	}
	fallingTick = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80022e4:	2104      	movs	r1, #4
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f003 ff94 	bl	8006214 <HAL_TIM_ReadCapturedValue>
 80022ec:	4603      	mov	r3, r0
 80022ee:	4a2f      	ldr	r2, [pc, #188]	@ (80023ac <HAL_TIM_IC_CaptureCallback+0x118>)
 80022f0:	6013      	str	r3, [r2, #0]
	__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6a1a      	ldr	r2, [r3, #32]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002300:	621a      	str	r2, [r3, #32]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6a12      	ldr	r2, [r2, #32]
 800230c:	621a      	str	r2, [r3, #32]
	shouldRise = true;
 800230e:	4b25      	ldr	r3, [pc, #148]	@ (80023a4 <HAL_TIM_IC_CaptureCallback+0x110>)
 8002310:	2201      	movs	r2, #1
 8002312:	701a      	strb	r2, [r3, #0]
	if (fallingTick >= risingTick) {
 8002314:	4b25      	ldr	r3, [pc, #148]	@ (80023ac <HAL_TIM_IC_CaptureCallback+0x118>)
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	4b23      	ldr	r3, [pc, #140]	@ (80023a8 <HAL_TIM_IC_CaptureCallback+0x114>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	d307      	bcc.n	8002330 <HAL_TIM_IC_CaptureCallback+0x9c>
		soundTime = fallingTick - risingTick;
 8002320:	4b22      	ldr	r3, [pc, #136]	@ (80023ac <HAL_TIM_IC_CaptureCallback+0x118>)
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	4b20      	ldr	r3, [pc, #128]	@ (80023a8 <HAL_TIM_IC_CaptureCallback+0x114>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	4a21      	ldr	r2, [pc, #132]	@ (80023b0 <HAL_TIM_IC_CaptureCallback+0x11c>)
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	e00a      	b.n	8002346 <HAL_TIM_IC_CaptureCallback+0xb2>
	} else {
		soundTime = (htim->Instance->ARR - risingTick) + fallingTick;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002336:	4b1c      	ldr	r3, [pc, #112]	@ (80023a8 <HAL_TIM_IC_CaptureCallback+0x114>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	1ad2      	subs	r2, r2, r3
 800233c:	4b1b      	ldr	r3, [pc, #108]	@ (80023ac <HAL_TIM_IC_CaptureCallback+0x118>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4413      	add	r3, r2
 8002342:	4a1b      	ldr	r2, [pc, #108]	@ (80023b0 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8002344:	6013      	str	r3, [r2, #0]
	}
	dis2 = (int)(soundTime * SPEED_OF_SOUND_CM_IN_MS) / 2;
 8002346:	4b1a      	ldr	r3, [pc, #104]	@ (80023b0 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	ee07 3a90 	vmov	s15, r3
 800234e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002352:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80023b4 <HAL_TIM_IC_CaptureCallback+0x120>
 8002356:	ee67 7a87 	vmul.f32	s15, s15, s14
 800235a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800235e:	ee17 2a90 	vmov	r2, s15
 8002362:	0fd3      	lsrs	r3, r2, #31
 8002364:	4413      	add	r3, r2
 8002366:	105b      	asrs	r3, r3, #1
 8002368:	461a      	mov	r2, r3
 800236a:	4b13      	ldr	r3, [pc, #76]	@ (80023b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 800236c:	601a      	str	r2, [r3, #0]

	if (dis2>120){
 800236e:	4b12      	ldr	r3, [pc, #72]	@ (80023b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2b78      	cmp	r3, #120	@ 0x78
 8002374:	dd03      	ble.n	800237e <HAL_TIM_IC_CaptureCallback+0xea>
		dis2=120;
 8002376:	4b10      	ldr	r3, [pc, #64]	@ (80023b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 8002378:	2278      	movs	r2, #120	@ 0x78
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	e006      	b.n	800238c <HAL_TIM_IC_CaptureCallback+0xf8>
	}else if (dis2<20){
 800237e:	4b0e      	ldr	r3, [pc, #56]	@ (80023b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2b13      	cmp	r3, #19
 8002384:	dc02      	bgt.n	800238c <HAL_TIM_IC_CaptureCallback+0xf8>
		dis2=20;
 8002386:	4b0c      	ldr	r3, [pc, #48]	@ (80023b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 8002388:	2214      	movs	r2, #20
 800238a:	601a      	str	r2, [r3, #0]
	}

//	char distanceOut[16];

	sprintf(distanceOut, "\nd2 = %d cm", (int)dis2);
 800238c:	4b0a      	ldr	r3, [pc, #40]	@ (80023b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	490a      	ldr	r1, [pc, #40]	@ (80023bc <HAL_TIM_IC_CaptureCallback+0x128>)
 8002394:	480a      	ldr	r0, [pc, #40]	@ (80023c0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002396:	f005 fdd9 	bl	8007f4c <siprintf>
 800239a:	e000      	b.n	800239e <HAL_TIM_IC_CaptureCallback+0x10a>
		return;
 800239c:	bf00      	nop
	//sslcdClrScr();
//	lcdPuts(distanceOut);
}
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000000 	.word	0x20000000
 80023a8:	20000404 	.word	0x20000404
 80023ac:	20000408 	.word	0x20000408
 80023b0:	2000040c 	.word	0x2000040c
 80023b4:	3d0c7e28 	.word	0x3d0c7e28
 80023b8:	2000042c 	.word	0x2000042c
 80023bc:	0800a200 	.word	0x0800a200
 80023c0:	20000414 	.word	0x20000414

080023c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023c8:	b672      	cpsid	i
}
 80023ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <Error_Handler+0x8>

080023d0 <SHT2x_Init>:
	
/**
 * @brief Initializes the SHT2x temperature/humidity sensor.
 * @param hi2c User I2C handle pointer.
 */
void SHT2x_Init(I2C_HandleTypeDef *hi2c) {
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	_sht2x_ui2c = hi2c;
 80023d8:	4a04      	ldr	r2, [pc, #16]	@ (80023ec <SHT2x_Init+0x1c>)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6013      	str	r3, [r2, #0]
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	20000430 	.word	0x20000430

080023f0 <SHT2x_SoftReset>:

/**
 *  @brief Performs a soft reset.
 */
void SHT2x_SoftReset(void){
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af02      	add	r7, sp, #8
	uint8_t cmd = SHT2x_SOFT_RESET;
 80023f6:	23fe      	movs	r3, #254	@ 0xfe
 80023f8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 80023fa:	4b07      	ldr	r3, [pc, #28]	@ (8002418 <SHT2x_SoftReset+0x28>)
 80023fc:	6818      	ldr	r0, [r3, #0]
 80023fe:	1dfa      	adds	r2, r7, #7
 8002400:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	2301      	movs	r3, #1
 8002408:	2180      	movs	r1, #128	@ 0x80
 800240a:	f001 fe01 	bl	8004010 <HAL_I2C_Master_Transmit>
}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000430 	.word	0x20000430

0800241c <SHT2x_ReadUserReg>:

/**
 * @brief Gets the value stored in user register.
 * @return 8-bit value stored in user register, 0 to 255.
 */
uint8_t SHT2x_ReadUserReg(void) {
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af02      	add	r7, sp, #8
	uint8_t val;
	uint8_t cmd = SHT2x_READ_REG;
 8002422:	23e7      	movs	r3, #231	@ 0xe7
 8002424:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8002426:	4b0c      	ldr	r3, [pc, #48]	@ (8002458 <SHT2x_ReadUserReg+0x3c>)
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	1dba      	adds	r2, r7, #6
 800242c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	2301      	movs	r3, #1
 8002434:	2180      	movs	r1, #128	@ 0x80
 8002436:	f001 fdeb 	bl	8004010 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &val, 1, SHT2x_TIMEOUT);
 800243a:	4b07      	ldr	r3, [pc, #28]	@ (8002458 <SHT2x_ReadUserReg+0x3c>)
 800243c:	6818      	ldr	r0, [r3, #0]
 800243e:	1dfa      	adds	r2, r7, #7
 8002440:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	2301      	movs	r3, #1
 8002448:	2180      	movs	r1, #128	@ 0x80
 800244a:	f001 fedf 	bl	800420c <HAL_I2C_Master_Receive>
	return val;
 800244e:	79fb      	ldrb	r3, [r7, #7]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3708      	adds	r7, #8
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	20000430 	.word	0x20000430

0800245c <SHT2x_GetRaw>:
/**
 * @brief Sends the designated command to sensor and read a 16-bit raw value.
 * @param cmd Command to send to sensor.
 * @return 16-bit raw value, 0 to 65535.
 */
uint16_t SHT2x_GetRaw(uint8_t cmd) {
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af02      	add	r7, sp, #8
 8002462:	4603      	mov	r3, r0
 8002464:	71fb      	strb	r3, [r7, #7]
	uint8_t val[3] = { 0 };
 8002466:	4b13      	ldr	r3, [pc, #76]	@ (80024b4 <SHT2x_GetRaw+0x58>)
 8002468:	881b      	ldrh	r3, [r3, #0]
 800246a:	81bb      	strh	r3, [r7, #12]
 800246c:	2300      	movs	r3, #0
 800246e:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8002470:	4b11      	ldr	r3, [pc, #68]	@ (80024b8 <SHT2x_GetRaw+0x5c>)
 8002472:	6818      	ldr	r0, [r3, #0]
 8002474:	1dfa      	adds	r2, r7, #7
 8002476:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	2301      	movs	r3, #1
 800247e:	2180      	movs	r1, #128	@ 0x80
 8002480:	f001 fdc6 	bl	8004010 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, val, 3, SHT2x_TIMEOUT);
 8002484:	4b0c      	ldr	r3, [pc, #48]	@ (80024b8 <SHT2x_GetRaw+0x5c>)
 8002486:	6818      	ldr	r0, [r3, #0]
 8002488:	f107 020c 	add.w	r2, r7, #12
 800248c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	2303      	movs	r3, #3
 8002494:	2180      	movs	r1, #128	@ 0x80
 8002496:	f001 feb9 	bl	800420c <HAL_I2C_Master_Receive>
	return val[0] << 8 | val[1];
 800249a:	7b3b      	ldrb	r3, [r7, #12]
 800249c:	021b      	lsls	r3, r3, #8
 800249e:	b21a      	sxth	r2, r3
 80024a0:	7b7b      	ldrb	r3, [r7, #13]
 80024a2:	b21b      	sxth	r3, r3
 80024a4:	4313      	orrs	r3, r2
 80024a6:	b21b      	sxth	r3, r3
 80024a8:	b29b      	uxth	r3, r3
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	0800a20c 	.word	0x0800a20c
 80024b8:	20000430 	.word	0x20000430
 80024bc:	00000000 	.word	0x00000000

080024c0 <SHT2x_GetTemperature>:
/**
 * @brief Measures and gets the current temperature.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point temperature value.
 */
float SHT2x_GetTemperature(uint8_t hold) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = (hold ? SHT2x_READ_TEMP_HOLD : SHT2x_READ_TEMP_NOHOLD);
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <SHT2x_GetTemperature+0x14>
 80024d0:	23e3      	movs	r3, #227	@ 0xe3
 80024d2:	e000      	b.n	80024d6 <SHT2x_GetTemperature+0x16>
 80024d4:	23f3      	movs	r3, #243	@ 0xf3
 80024d6:	73fb      	strb	r3, [r7, #15]
	return -46.85 + 175.72 * (SHT2x_GetRaw(cmd) / 65536.0);
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff ffbe 	bl	800245c <SHT2x_GetRaw>
 80024e0:	4603      	mov	r3, r0
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe f81e 	bl	8000524 <__aeabi_i2d>
 80024e8:	f04f 0200 	mov.w	r2, #0
 80024ec:	4b16      	ldr	r3, [pc, #88]	@ (8002548 <SHT2x_GetTemperature+0x88>)
 80024ee:	f7fe f9ad 	bl	800084c <__aeabi_ddiv>
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	4610      	mov	r0, r2
 80024f8:	4619      	mov	r1, r3
 80024fa:	a30f      	add	r3, pc, #60	@ (adr r3, 8002538 <SHT2x_GetTemperature+0x78>)
 80024fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002500:	f7fe f87a 	bl	80005f8 <__aeabi_dmul>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4610      	mov	r0, r2
 800250a:	4619      	mov	r1, r3
 800250c:	a30c      	add	r3, pc, #48	@ (adr r3, 8002540 <SHT2x_GetTemperature+0x80>)
 800250e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002512:	f7fd feb9 	bl	8000288 <__aeabi_dsub>
 8002516:	4602      	mov	r2, r0
 8002518:	460b      	mov	r3, r1
 800251a:	4610      	mov	r0, r2
 800251c:	4619      	mov	r1, r3
 800251e:	f7fe fb43 	bl	8000ba8 <__aeabi_d2f>
 8002522:	4603      	mov	r3, r0
 8002524:	ee07 3a90 	vmov	s15, r3
}
 8002528:	eeb0 0a67 	vmov.f32	s0, s15
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	f3af 8000 	nop.w
 8002538:	3d70a3d7 	.word	0x3d70a3d7
 800253c:	4065f70a 	.word	0x4065f70a
 8002540:	cccccccd 	.word	0xcccccccd
 8002544:	40476ccc 	.word	0x40476ccc
 8002548:	40f00000 	.word	0x40f00000

0800254c <SHT2x_GetRelativeHumidity>:
/**
 * @brief Measures and gets the current relative humidity.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point relative humidity value.
 */
float SHT2x_GetRelativeHumidity(uint8_t hold) {
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = (hold ? SHT2x_READ_RH_HOLD : SHT2x_READ_RH_NOHOLD);
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <SHT2x_GetRelativeHumidity+0x14>
 800255c:	23e5      	movs	r3, #229	@ 0xe5
 800255e:	e000      	b.n	8002562 <SHT2x_GetRelativeHumidity+0x16>
 8002560:	23f5      	movs	r3, #245	@ 0xf5
 8002562:	73fb      	strb	r3, [r7, #15]
	return -6 + 125.00 * (SHT2x_GetRaw(cmd) / 65536.0);
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff ff78 	bl	800245c <SHT2x_GetRaw>
 800256c:	4603      	mov	r3, r0
 800256e:	4618      	mov	r0, r3
 8002570:	f7fd ffd8 	bl	8000524 <__aeabi_i2d>
 8002574:	f04f 0200 	mov.w	r2, #0
 8002578:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <SHT2x_GetRelativeHumidity+0x74>)
 800257a:	f7fe f967 	bl	800084c <__aeabi_ddiv>
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	4610      	mov	r0, r2
 8002584:	4619      	mov	r1, r3
 8002586:	f04f 0200 	mov.w	r2, #0
 800258a:	4b0e      	ldr	r3, [pc, #56]	@ (80025c4 <SHT2x_GetRelativeHumidity+0x78>)
 800258c:	f7fe f834 	bl	80005f8 <__aeabi_dmul>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	4610      	mov	r0, r2
 8002596:	4619      	mov	r1, r3
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <SHT2x_GetRelativeHumidity+0x7c>)
 800259e:	f7fd fe73 	bl	8000288 <__aeabi_dsub>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	4610      	mov	r0, r2
 80025a8:	4619      	mov	r1, r3
 80025aa:	f7fe fafd 	bl	8000ba8 <__aeabi_d2f>
 80025ae:	4603      	mov	r3, r0
 80025b0:	ee07 3a90 	vmov	s15, r3
}
 80025b4:	eeb0 0a67 	vmov.f32	s0, s15
 80025b8:	3710      	adds	r7, #16
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40f00000 	.word	0x40f00000
 80025c4:	405f4000 	.word	0x405f4000
 80025c8:	40180000 	.word	0x40180000

080025cc <SHT2x_SetResolution>:
 * @brief Sets the measurement resolution.
 * @param res Enum resolution.
 * @note Available resolutions: RES_14_12, RES_12_8, RES_13_10, RES_11_11.
 * @note RES_14_12 = 14-bit temperature and 12-bit RH resolution, etc.
 */
void SHT2x_SetResolution(SHT2x_Resolution res) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af02      	add	r7, sp, #8
 80025d2:	4603      	mov	r3, r0
 80025d4:	71fb      	strb	r3, [r7, #7]
	uint8_t val = SHT2x_ReadUserReg();
 80025d6:	f7ff ff21 	bl	800241c <SHT2x_ReadUserReg>
 80025da:	4603      	mov	r3, r0
 80025dc:	73fb      	strb	r3, [r7, #15]
	val = (val & 0x7e) | res;
 80025de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e2:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80025e6:	b25a      	sxtb	r2, r3
 80025e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	b25b      	sxtb	r3, r3
 80025f0:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[2] = { SHT2x_WRITE_REG, val };
 80025f2:	23e6      	movs	r3, #230	@ 0xe6
 80025f4:	733b      	strb	r3, [r7, #12]
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
 80025f8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, temp, 2, SHT2x_TIMEOUT);
 80025fa:	4b07      	ldr	r3, [pc, #28]	@ (8002618 <SHT2x_SetResolution+0x4c>)
 80025fc:	6818      	ldr	r0, [r3, #0]
 80025fe:	f107 020c 	add.w	r2, r7, #12
 8002602:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002606:	9300      	str	r3, [sp, #0]
 8002608:	2302      	movs	r3, #2
 800260a:	2180      	movs	r1, #128	@ 0x80
 800260c:	f001 fd00 	bl	8004010 <HAL_I2C_Master_Transmit>
}
 8002610:	bf00      	nop
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20000430 	.word	0x20000430

0800261c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	607b      	str	r3, [r7, #4]
 8002626:	4b10      	ldr	r3, [pc, #64]	@ (8002668 <HAL_MspInit+0x4c>)
 8002628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262a:	4a0f      	ldr	r2, [pc, #60]	@ (8002668 <HAL_MspInit+0x4c>)
 800262c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002630:	6453      	str	r3, [r2, #68]	@ 0x44
 8002632:	4b0d      	ldr	r3, [pc, #52]	@ (8002668 <HAL_MspInit+0x4c>)
 8002634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002636:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800263a:	607b      	str	r3, [r7, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	603b      	str	r3, [r7, #0]
 8002642:	4b09      	ldr	r3, [pc, #36]	@ (8002668 <HAL_MspInit+0x4c>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	4a08      	ldr	r2, [pc, #32]	@ (8002668 <HAL_MspInit+0x4c>)
 8002648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800264c:	6413      	str	r3, [r2, #64]	@ 0x40
 800264e:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <HAL_MspInit+0x4c>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002656:	603b      	str	r3, [r7, #0]
 8002658:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	40023800 	.word	0x40023800

0800266c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08c      	sub	sp, #48	@ 0x30
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 031c 	add.w	r3, r7, #28
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a36      	ldr	r2, [pc, #216]	@ (8002764 <HAL_ADC_MspInit+0xf8>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d130      	bne.n	80026f0 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	61bb      	str	r3, [r7, #24]
 8002692:	4b35      	ldr	r3, [pc, #212]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	4a34      	ldr	r2, [pc, #208]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 8002698:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800269c:	6453      	str	r3, [r2, #68]	@ 0x44
 800269e:	4b32      	ldr	r3, [pc, #200]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a6:	61bb      	str	r3, [r7, #24]
 80026a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	4b2e      	ldr	r3, [pc, #184]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80026c6:	2308      	movs	r3, #8
 80026c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ca:	2303      	movs	r3, #3
 80026cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d2:	f107 031c 	add.w	r3, r7, #28
 80026d6:	4619      	mov	r1, r3
 80026d8:	4824      	ldr	r0, [pc, #144]	@ (800276c <HAL_ADC_MspInit+0x100>)
 80026da:	f001 f97b 	bl	80039d4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80026de:	2200      	movs	r2, #0
 80026e0:	2100      	movs	r1, #0
 80026e2:	2012      	movs	r0, #18
 80026e4:	f001 f93f 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80026e8:	2012      	movs	r0, #18
 80026ea:	f001 f958 	bl	800399e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80026ee:	e034      	b.n	800275a <HAL_ADC_MspInit+0xee>
  else if(hadc->Instance==ADC2)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002770 <HAL_ADC_MspInit+0x104>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d12f      	bne.n	800275a <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]
 80026fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	4a19      	ldr	r2, [pc, #100]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 8002704:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002708:	6453      	str	r3, [r2, #68]	@ 0x44
 800270a:	4b17      	ldr	r3, [pc, #92]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002712:	613b      	str	r3, [r7, #16]
 8002714:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
 800271a:	4b13      	ldr	r3, [pc, #76]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	4a12      	ldr	r2, [pc, #72]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 8002720:	f043 0301 	orr.w	r3, r3, #1
 8002724:	6313      	str	r3, [r2, #48]	@ 0x30
 8002726:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <HAL_ADC_MspInit+0xfc>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002732:	2301      	movs	r3, #1
 8002734:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002736:	2303      	movs	r3, #3
 8002738:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273a:	2300      	movs	r3, #0
 800273c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273e:	f107 031c 	add.w	r3, r7, #28
 8002742:	4619      	mov	r1, r3
 8002744:	4809      	ldr	r0, [pc, #36]	@ (800276c <HAL_ADC_MspInit+0x100>)
 8002746:	f001 f945 	bl	80039d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800274a:	2200      	movs	r2, #0
 800274c:	2100      	movs	r1, #0
 800274e:	2012      	movs	r0, #18
 8002750:	f001 f909 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002754:	2012      	movs	r0, #18
 8002756:	f001 f922 	bl	800399e <HAL_NVIC_EnableIRQ>
}
 800275a:	bf00      	nop
 800275c:	3730      	adds	r7, #48	@ 0x30
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	40012000 	.word	0x40012000
 8002768:	40023800 	.word	0x40023800
 800276c:	40020000 	.word	0x40020000
 8002770:	40012100 	.word	0x40012100

08002774 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08a      	sub	sp, #40	@ 0x28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
 800278a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a19      	ldr	r2, [pc, #100]	@ (80027f8 <HAL_I2C_MspInit+0x84>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d12b      	bne.n	80027ee <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <HAL_I2C_MspInit+0x88>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	4a17      	ldr	r2, [pc, #92]	@ (80027fc <HAL_I2C_MspInit+0x88>)
 80027a0:	f043 0302 	orr.w	r3, r3, #2
 80027a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027a6:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <HAL_I2C_MspInit+0x88>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	613b      	str	r3, [r7, #16]
 80027b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027b2:	23c0      	movs	r3, #192	@ 0xc0
 80027b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027b6:	2312      	movs	r3, #18
 80027b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027be:	2303      	movs	r3, #3
 80027c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027c2:	2304      	movs	r3, #4
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027c6:	f107 0314 	add.w	r3, r7, #20
 80027ca:	4619      	mov	r1, r3
 80027cc:	480c      	ldr	r0, [pc, #48]	@ (8002800 <HAL_I2C_MspInit+0x8c>)
 80027ce:	f001 f901 	bl	80039d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
 80027d6:	4b09      	ldr	r3, [pc, #36]	@ (80027fc <HAL_I2C_MspInit+0x88>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	4a08      	ldr	r2, [pc, #32]	@ (80027fc <HAL_I2C_MspInit+0x88>)
 80027dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027e2:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <HAL_I2C_MspInit+0x88>)
 80027e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80027ee:	bf00      	nop
 80027f0:	3728      	adds	r7, #40	@ 0x28
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40005400 	.word	0x40005400
 80027fc:	40023800 	.word	0x40023800
 8002800:	40020400 	.word	0x40020400

08002804 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b08a      	sub	sp, #40	@ 0x28
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 0314 	add.w	r3, r7, #20
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a1d      	ldr	r2, [pc, #116]	@ (8002898 <HAL_TIM_IC_MspInit+0x94>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d134      	bne.n	8002890 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	4b1c      	ldr	r3, [pc, #112]	@ (800289c <HAL_TIM_IC_MspInit+0x98>)
 800282c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282e:	4a1b      	ldr	r2, [pc, #108]	@ (800289c <HAL_TIM_IC_MspInit+0x98>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	6453      	str	r3, [r2, #68]	@ 0x44
 8002836:	4b19      	ldr	r3, [pc, #100]	@ (800289c <HAL_TIM_IC_MspInit+0x98>)
 8002838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	4b15      	ldr	r3, [pc, #84]	@ (800289c <HAL_TIM_IC_MspInit+0x98>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284a:	4a14      	ldr	r2, [pc, #80]	@ (800289c <HAL_TIM_IC_MspInit+0x98>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	6313      	str	r3, [r2, #48]	@ 0x30
 8002852:	4b12      	ldr	r3, [pc, #72]	@ (800289c <HAL_TIM_IC_MspInit+0x98>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800285e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002864:	2302      	movs	r3, #2
 8002866:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286c:	2300      	movs	r3, #0
 800286e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002870:	2301      	movs	r3, #1
 8002872:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	4619      	mov	r1, r3
 800287a:	4809      	ldr	r0, [pc, #36]	@ (80028a0 <HAL_TIM_IC_MspInit+0x9c>)
 800287c:	f001 f8aa 	bl	80039d4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002880:	2200      	movs	r2, #0
 8002882:	2100      	movs	r1, #0
 8002884:	201b      	movs	r0, #27
 8002886:	f001 f86e 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800288a:	201b      	movs	r0, #27
 800288c:	f001 f887 	bl	800399e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002890:	bf00      	nop
 8002892:	3728      	adds	r7, #40	@ 0x28
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40010000 	.word	0x40010000
 800289c:	40023800 	.word	0x40023800
 80028a0:	40020000 	.word	0x40020000

080028a4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a0b      	ldr	r2, [pc, #44]	@ (80028e0 <HAL_TIM_PWM_MspInit+0x3c>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d10d      	bne.n	80028d2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	4b0a      	ldr	r3, [pc, #40]	@ (80028e4 <HAL_TIM_PWM_MspInit+0x40>)
 80028bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028be:	4a09      	ldr	r2, [pc, #36]	@ (80028e4 <HAL_TIM_PWM_MspInit+0x40>)
 80028c0:	f043 0302 	orr.w	r3, r3, #2
 80028c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80028c6:	4b07      	ldr	r3, [pc, #28]	@ (80028e4 <HAL_TIM_PWM_MspInit+0x40>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80028d2:	bf00      	nop
 80028d4:	3714      	adds	r7, #20
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	40000400 	.word	0x40000400
 80028e4:	40023800 	.word	0x40023800

080028e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b085      	sub	sp, #20
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a0b      	ldr	r2, [pc, #44]	@ (8002924 <HAL_TIM_Base_MspInit+0x3c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d10d      	bne.n	8002916 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002928 <HAL_TIM_Base_MspInit+0x40>)
 8002900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002902:	4a09      	ldr	r2, [pc, #36]	@ (8002928 <HAL_TIM_Base_MspInit+0x40>)
 8002904:	f043 0304 	orr.w	r3, r3, #4
 8002908:	6413      	str	r3, [r2, #64]	@ 0x40
 800290a:	4b07      	ldr	r3, [pc, #28]	@ (8002928 <HAL_TIM_Base_MspInit+0x40>)
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	f003 0304 	and.w	r3, r3, #4
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002916:	bf00      	nop
 8002918:	3714      	adds	r7, #20
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40000800 	.word	0x40000800
 8002928:	40023800 	.word	0x40023800

0800292c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b08a      	sub	sp, #40	@ 0x28
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002934:	f107 0314 	add.w	r3, r7, #20
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	605a      	str	r2, [r3, #4]
 800293e:	609a      	str	r2, [r3, #8]
 8002940:	60da      	str	r2, [r3, #12]
 8002942:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a30      	ldr	r2, [pc, #192]	@ (8002a0c <HAL_TIM_MspPostInit+0xe0>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d159      	bne.n	8002a02 <HAL_TIM_MspPostInit+0xd6>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	613b      	str	r3, [r7, #16]
 8002952:	4b2f      	ldr	r3, [pc, #188]	@ (8002a10 <HAL_TIM_MspPostInit+0xe4>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	4a2e      	ldr	r2, [pc, #184]	@ (8002a10 <HAL_TIM_MspPostInit+0xe4>)
 8002958:	f043 0301 	orr.w	r3, r3, #1
 800295c:	6313      	str	r3, [r2, #48]	@ 0x30
 800295e:	4b2c      	ldr	r3, [pc, #176]	@ (8002a10 <HAL_TIM_MspPostInit+0xe4>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	613b      	str	r3, [r7, #16]
 8002968:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	4b28      	ldr	r3, [pc, #160]	@ (8002a10 <HAL_TIM_MspPostInit+0xe4>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	4a27      	ldr	r2, [pc, #156]	@ (8002a10 <HAL_TIM_MspPostInit+0xe4>)
 8002974:	f043 0302 	orr.w	r3, r3, #2
 8002978:	6313      	str	r3, [r2, #48]	@ 0x30
 800297a:	4b25      	ldr	r3, [pc, #148]	@ (8002a10 <HAL_TIM_MspPostInit+0xe4>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002986:	2300      	movs	r3, #0
 8002988:	60bb      	str	r3, [r7, #8]
 800298a:	4b21      	ldr	r3, [pc, #132]	@ (8002a10 <HAL_TIM_MspPostInit+0xe4>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	4a20      	ldr	r2, [pc, #128]	@ (8002a10 <HAL_TIM_MspPostInit+0xe4>)
 8002990:	f043 0304 	orr.w	r3, r3, #4
 8002994:	6313      	str	r3, [r2, #48]	@ 0x30
 8002996:	4b1e      	ldr	r3, [pc, #120]	@ (8002a10 <HAL_TIM_MspPostInit+0xe4>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	f003 0304 	and.w	r3, r3, #4
 800299e:	60bb      	str	r3, [r7, #8]
 80029a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80029a2:	2380      	movs	r3, #128	@ 0x80
 80029a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a6:	2302      	movs	r3, #2
 80029a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ae:	2300      	movs	r3, #0
 80029b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029b2:	2302      	movs	r3, #2
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b6:	f107 0314 	add.w	r3, r7, #20
 80029ba:	4619      	mov	r1, r3
 80029bc:	4815      	ldr	r0, [pc, #84]	@ (8002a14 <HAL_TIM_MspPostInit+0xe8>)
 80029be:	f001 f809 	bl	80039d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029c2:	2301      	movs	r3, #1
 80029c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c6:	2302      	movs	r3, #2
 80029c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ce:	2300      	movs	r3, #0
 80029d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029d2:	2302      	movs	r3, #2
 80029d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d6:	f107 0314 	add.w	r3, r7, #20
 80029da:	4619      	mov	r1, r3
 80029dc:	480e      	ldr	r0, [pc, #56]	@ (8002a18 <HAL_TIM_MspPostInit+0xec>)
 80029de:	f000 fff9 	bl	80039d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80029e2:	2340      	movs	r3, #64	@ 0x40
 80029e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e6:	2302      	movs	r3, #2
 80029e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ee:	2300      	movs	r3, #0
 80029f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029f2:	2302      	movs	r3, #2
 80029f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029f6:	f107 0314 	add.w	r3, r7, #20
 80029fa:	4619      	mov	r1, r3
 80029fc:	4807      	ldr	r0, [pc, #28]	@ (8002a1c <HAL_TIM_MspPostInit+0xf0>)
 80029fe:	f000 ffe9 	bl	80039d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002a02:	bf00      	nop
 8002a04:	3728      	adds	r7, #40	@ 0x28
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40000400 	.word	0x40000400
 8002a10:	40023800 	.word	0x40023800
 8002a14:	40020000 	.word	0x40020000
 8002a18:	40020400 	.word	0x40020400
 8002a1c:	40020800 	.word	0x40020800

08002a20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b08a      	sub	sp, #40	@ 0x28
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a28:	f107 0314 	add.w	r3, r7, #20
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	605a      	str	r2, [r3, #4]
 8002a32:	609a      	str	r2, [r3, #8]
 8002a34:	60da      	str	r2, [r3, #12]
 8002a36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a19      	ldr	r2, [pc, #100]	@ (8002aa4 <HAL_UART_MspInit+0x84>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d12c      	bne.n	8002a9c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	613b      	str	r3, [r7, #16]
 8002a46:	4b18      	ldr	r3, [pc, #96]	@ (8002aa8 <HAL_UART_MspInit+0x88>)
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	4a17      	ldr	r2, [pc, #92]	@ (8002aa8 <HAL_UART_MspInit+0x88>)
 8002a4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a52:	4b15      	ldr	r3, [pc, #84]	@ (8002aa8 <HAL_UART_MspInit+0x88>)
 8002a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a5a:	613b      	str	r3, [r7, #16]
 8002a5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	4b11      	ldr	r3, [pc, #68]	@ (8002aa8 <HAL_UART_MspInit+0x88>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a66:	4a10      	ldr	r2, [pc, #64]	@ (8002aa8 <HAL_UART_MspInit+0x88>)
 8002a68:	f043 0308 	orr.w	r3, r3, #8
 8002a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa8 <HAL_UART_MspInit+0x88>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a72:	f003 0308 	and.w	r3, r3, #8
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a7a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a80:	2302      	movs	r3, #2
 8002a82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a8c:	2307      	movs	r3, #7
 8002a8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a90:	f107 0314 	add.w	r3, r7, #20
 8002a94:	4619      	mov	r1, r3
 8002a96:	4805      	ldr	r0, [pc, #20]	@ (8002aac <HAL_UART_MspInit+0x8c>)
 8002a98:	f000 ff9c 	bl	80039d4 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002a9c:	bf00      	nop
 8002a9e:	3728      	adds	r7, #40	@ 0x28
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40004800 	.word	0x40004800
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	40020c00 	.word	0x40020c00

08002ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ab4:	bf00      	nop
 8002ab6:	e7fd      	b.n	8002ab4 <NMI_Handler+0x4>

08002ab8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002abc:	bf00      	nop
 8002abe:	e7fd      	b.n	8002abc <HardFault_Handler+0x4>

08002ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <MemManage_Handler+0x4>

08002ac8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002acc:	bf00      	nop
 8002ace:	e7fd      	b.n	8002acc <BusFault_Handler+0x4>

08002ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ad4:	bf00      	nop
 8002ad6:	e7fd      	b.n	8002ad4 <UsageFault_Handler+0x4>

08002ad8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aea:	bf00      	nop
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b06:	f000 f993 	bl	8002e30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b0a:	bf00      	nop
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b14:	4803      	ldr	r0, [pc, #12]	@ (8002b24 <ADC_IRQHandler+0x14>)
 8002b16:	f000 faf1 	bl	80030fc <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002b1a:	4803      	ldr	r0, [pc, #12]	@ (8002b28 <ADC_IRQHandler+0x18>)
 8002b1c:	f000 faee 	bl	80030fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002b20:	bf00      	nop
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	20000200 	.word	0x20000200
 8002b28:	20000248 	.word	0x20000248

08002b2c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b30:	4802      	ldr	r0, [pc, #8]	@ (8002b3c <TIM1_CC_IRQHandler+0x10>)
 8002b32:	f003 f859 	bl	8005be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002b36:	bf00      	nop
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	200002e4 	.word	0x200002e4

08002b40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	 task++;
 8002b46:	4b0e      	ldr	r3, [pc, #56]	@ (8002b80 <EXTI15_10_IRQHandler+0x40>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	4a0c      	ldr	r2, [pc, #48]	@ (8002b80 <EXTI15_10_IRQHandler+0x40>)
 8002b4e:	6013      	str	r3, [r2, #0]

	    if (task > 2)
 8002b50:	4b0b      	ldr	r3, [pc, #44]	@ (8002b80 <EXTI15_10_IRQHandler+0x40>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	dd02      	ble.n	8002b5e <EXTI15_10_IRQHandler+0x1e>
	    {
	      task = 0;
 8002b58:	4b09      	ldr	r3, [pc, #36]	@ (8002b80 <EXTI15_10_IRQHandler+0x40>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
		// Busy loop delay
		//
		// ~ 50ms
		unsigned int cnt;

		cnt = 500000;
 8002b5e:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <EXTI15_10_IRQHandler+0x44>)
 8002b60:	607b      	str	r3, [r7, #4]
		while (cnt--)
 8002b62:	e000      	b.n	8002b66 <EXTI15_10_IRQHandler+0x26>
			asm("nop");
 8002b64:	bf00      	nop
		while (cnt--)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	1e5a      	subs	r2, r3, #1
 8002b6a:	607a      	str	r2, [r7, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1f9      	bne.n	8002b64 <EXTI15_10_IRQHandler+0x24>

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Task1_Pin);
 8002b70:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002b74:	f001 f8e4 	bl	8003d40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b78:	bf00      	nop
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	2000000c 	.word	0x2000000c
 8002b84:	0007a120 	.word	0x0007a120

08002b88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  return 1;
 8002b8c:	2301      	movs	r3, #1
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <_kill>:

int _kill(int pid, int sig)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ba2:	f005 fa89 	bl	80080b8 <__errno>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2216      	movs	r2, #22
 8002baa:	601a      	str	r2, [r3, #0]
  return -1;
 8002bac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <_exit>:

void _exit (int status)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f7ff ffe7 	bl	8002b98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bca:	bf00      	nop
 8002bcc:	e7fd      	b.n	8002bca <_exit+0x12>

08002bce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b086      	sub	sp, #24
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	60f8      	str	r0, [r7, #12]
 8002bd6:	60b9      	str	r1, [r7, #8]
 8002bd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bda:	2300      	movs	r3, #0
 8002bdc:	617b      	str	r3, [r7, #20]
 8002bde:	e00a      	b.n	8002bf6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002be0:	f3af 8000 	nop.w
 8002be4:	4601      	mov	r1, r0
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	1c5a      	adds	r2, r3, #1
 8002bea:	60ba      	str	r2, [r7, #8]
 8002bec:	b2ca      	uxtb	r2, r1
 8002bee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	dbf0      	blt.n	8002be0 <_read+0x12>
  }

  return len;
 8002bfe:	687b      	ldr	r3, [r7, #4]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3718      	adds	r7, #24
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b086      	sub	sp, #24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]
 8002c18:	e009      	b.n	8002c2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	1c5a      	adds	r2, r3, #1
 8002c1e:	60ba      	str	r2, [r7, #8]
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	617b      	str	r3, [r7, #20]
 8002c2e:	697a      	ldr	r2, [r7, #20]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	dbf1      	blt.n	8002c1a <_write+0x12>
  }
  return len;
 8002c36:	687b      	ldr	r3, [r7, #4]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3718      	adds	r7, #24
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <_close>:

int _close(int file)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c68:	605a      	str	r2, [r3, #4]
  return 0;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <_isatty>:

int _isatty(int file)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c80:	2301      	movs	r3, #1
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b085      	sub	sp, #20
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	60f8      	str	r0, [r7, #12]
 8002c96:	60b9      	str	r1, [r7, #8]
 8002c98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b086      	sub	sp, #24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cb0:	4a14      	ldr	r2, [pc, #80]	@ (8002d04 <_sbrk+0x5c>)
 8002cb2:	4b15      	ldr	r3, [pc, #84]	@ (8002d08 <_sbrk+0x60>)
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cbc:	4b13      	ldr	r3, [pc, #76]	@ (8002d0c <_sbrk+0x64>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d102      	bne.n	8002cca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cc4:	4b11      	ldr	r3, [pc, #68]	@ (8002d0c <_sbrk+0x64>)
 8002cc6:	4a12      	ldr	r2, [pc, #72]	@ (8002d10 <_sbrk+0x68>)
 8002cc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cca:	4b10      	ldr	r3, [pc, #64]	@ (8002d0c <_sbrk+0x64>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d207      	bcs.n	8002ce8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cd8:	f005 f9ee 	bl	80080b8 <__errno>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	220c      	movs	r2, #12
 8002ce0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce6:	e009      	b.n	8002cfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ce8:	4b08      	ldr	r3, [pc, #32]	@ (8002d0c <_sbrk+0x64>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cee:	4b07      	ldr	r3, [pc, #28]	@ (8002d0c <_sbrk+0x64>)
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	4a05      	ldr	r2, [pc, #20]	@ (8002d0c <_sbrk+0x64>)
 8002cf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	20020000 	.word	0x20020000
 8002d08:	00000400 	.word	0x00000400
 8002d0c:	20000434 	.word	0x20000434
 8002d10:	20000588 	.word	0x20000588

08002d14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d18:	4b06      	ldr	r3, [pc, #24]	@ (8002d34 <SystemInit+0x20>)
 8002d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d1e:	4a05      	ldr	r2, [pc, #20]	@ (8002d34 <SystemInit+0x20>)
 8002d20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d28:	bf00      	nop
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	e000ed00 	.word	0xe000ed00

08002d38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002d38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d70 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002d3c:	f7ff ffea 	bl	8002d14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d40:	480c      	ldr	r0, [pc, #48]	@ (8002d74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d42:	490d      	ldr	r1, [pc, #52]	@ (8002d78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d44:	4a0d      	ldr	r2, [pc, #52]	@ (8002d7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d48:	e002      	b.n	8002d50 <LoopCopyDataInit>

08002d4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d4e:	3304      	adds	r3, #4

08002d50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d54:	d3f9      	bcc.n	8002d4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d56:	4a0a      	ldr	r2, [pc, #40]	@ (8002d80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d58:	4c0a      	ldr	r4, [pc, #40]	@ (8002d84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d5c:	e001      	b.n	8002d62 <LoopFillZerobss>

08002d5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d60:	3204      	adds	r2, #4

08002d62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d64:	d3fb      	bcc.n	8002d5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d66:	f005 f9ad 	bl	80080c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d6a:	f7fe fc49 	bl	8001600 <main>
  bx  lr    
 8002d6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002d70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d78:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002d7c:	0800a5a8 	.word	0x0800a5a8
  ldr r2, =_sbss
 8002d80:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002d84:	20000588 	.word	0x20000588

08002d88 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d88:	e7fe      	b.n	8002d88 <CAN1_RX0_IRQHandler>
	...

08002d8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d90:	4b0e      	ldr	r3, [pc, #56]	@ (8002dcc <HAL_Init+0x40>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a0d      	ldr	r2, [pc, #52]	@ (8002dcc <HAL_Init+0x40>)
 8002d96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dcc <HAL_Init+0x40>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a0a      	ldr	r2, [pc, #40]	@ (8002dcc <HAL_Init+0x40>)
 8002da2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002da6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002da8:	4b08      	ldr	r3, [pc, #32]	@ (8002dcc <HAL_Init+0x40>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a07      	ldr	r2, [pc, #28]	@ (8002dcc <HAL_Init+0x40>)
 8002dae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002db2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002db4:	2003      	movs	r0, #3
 8002db6:	f000 fdcb 	bl	8003950 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dba:	200f      	movs	r0, #15
 8002dbc:	f000 f808 	bl	8002dd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dc0:	f7ff fc2c 	bl	800261c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	40023c00 	.word	0x40023c00

08002dd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dd8:	4b12      	ldr	r3, [pc, #72]	@ (8002e24 <HAL_InitTick+0x54>)
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	4b12      	ldr	r3, [pc, #72]	@ (8002e28 <HAL_InitTick+0x58>)
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	4619      	mov	r1, r3
 8002de2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002de6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dee:	4618      	mov	r0, r3
 8002df0:	f000 fde3 	bl	80039ba <HAL_SYSTICK_Config>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e00e      	b.n	8002e1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b0f      	cmp	r3, #15
 8002e02:	d80a      	bhi.n	8002e1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e04:	2200      	movs	r2, #0
 8002e06:	6879      	ldr	r1, [r7, #4]
 8002e08:	f04f 30ff 	mov.w	r0, #4294967295
 8002e0c:	f000 fdab 	bl	8003966 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e10:	4a06      	ldr	r2, [pc, #24]	@ (8002e2c <HAL_InitTick+0x5c>)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
 8002e18:	e000      	b.n	8002e1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3708      	adds	r7, #8
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	20000010 	.word	0x20000010
 8002e28:	20000018 	.word	0x20000018
 8002e2c:	20000014 	.word	0x20000014

08002e30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e34:	4b06      	ldr	r3, [pc, #24]	@ (8002e50 <HAL_IncTick+0x20>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <HAL_IncTick+0x24>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4413      	add	r3, r2
 8002e40:	4a04      	ldr	r2, [pc, #16]	@ (8002e54 <HAL_IncTick+0x24>)
 8002e42:	6013      	str	r3, [r2, #0]
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	20000018 	.word	0x20000018
 8002e54:	20000438 	.word	0x20000438

08002e58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e5c:	4b03      	ldr	r3, [pc, #12]	@ (8002e6c <HAL_GetTick+0x14>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	20000438 	.word	0x20000438

08002e70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e78:	f7ff ffee 	bl	8002e58 <HAL_GetTick>
 8002e7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e88:	d005      	beq.n	8002e96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb4 <HAL_Delay+0x44>)
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	4413      	add	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e96:	bf00      	nop
 8002e98:	f7ff ffde 	bl	8002e58 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d8f7      	bhi.n	8002e98 <HAL_Delay+0x28>
  {
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20000018 	.word	0x20000018

08002eb8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e033      	b.n	8002f36 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d109      	bne.n	8002eea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7ff fbc8 	bl	800266c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	f003 0310 	and.w	r3, r3, #16
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d118      	bne.n	8002f28 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002efe:	f023 0302 	bic.w	r3, r3, #2
 8002f02:	f043 0202 	orr.w	r2, r3, #2
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 fb4a 	bl	80035a4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1a:	f023 0303 	bic.w	r3, r3, #3
 8002f1e:	f043 0201 	orr.w	r2, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	641a      	str	r2, [r3, #64]	@ 0x40
 8002f26:	e001      	b.n	8002f2c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
	...

08002f40 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d101      	bne.n	8002f5a <HAL_ADC_Start_IT+0x1a>
 8002f56:	2302      	movs	r3, #2
 8002f58:	e0bd      	b.n	80030d6 <HAL_ADC_Start_IT+0x196>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d018      	beq.n	8002fa2 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f042 0201 	orr.w	r2, r2, #1
 8002f7e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f80:	4b58      	ldr	r3, [pc, #352]	@ (80030e4 <HAL_ADC_Start_IT+0x1a4>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a58      	ldr	r2, [pc, #352]	@ (80030e8 <HAL_ADC_Start_IT+0x1a8>)
 8002f86:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8a:	0c9a      	lsrs	r2, r3, #18
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	4413      	add	r3, r2
 8002f92:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002f94:	e002      	b.n	8002f9c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f9      	bne.n	8002f96 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	f040 8085 	bne.w	80030bc <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002fba:	f023 0301 	bic.w	r3, r3, #1
 8002fbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d007      	beq.n	8002fe4 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002fdc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ff0:	d106      	bne.n	8003000 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff6:	f023 0206 	bic.w	r2, r3, #6
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	645a      	str	r2, [r3, #68]	@ 0x44
 8002ffe:	e002      	b.n	8003006 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800300e:	4b37      	ldr	r3, [pc, #220]	@ (80030ec <HAL_ADC_Start_IT+0x1ac>)
 8003010:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800301a:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800302a:	f043 0320 	orr.w	r3, r3, #32
 800302e:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f003 031f 	and.w	r3, r3, #31
 8003038:	2b00      	cmp	r3, #0
 800303a:	d12a      	bne.n	8003092 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a2b      	ldr	r2, [pc, #172]	@ (80030f0 <HAL_ADC_Start_IT+0x1b0>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d015      	beq.n	8003072 <HAL_ADC_Start_IT+0x132>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a2a      	ldr	r2, [pc, #168]	@ (80030f4 <HAL_ADC_Start_IT+0x1b4>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d105      	bne.n	800305c <HAL_ADC_Start_IT+0x11c>
 8003050:	4b26      	ldr	r3, [pc, #152]	@ (80030ec <HAL_ADC_Start_IT+0x1ac>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 031f 	and.w	r3, r3, #31
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00a      	beq.n	8003072 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a25      	ldr	r2, [pc, #148]	@ (80030f8 <HAL_ADC_Start_IT+0x1b8>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d136      	bne.n	80030d4 <HAL_ADC_Start_IT+0x194>
 8003066:	4b21      	ldr	r3, [pc, #132]	@ (80030ec <HAL_ADC_Start_IT+0x1ac>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b00      	cmp	r3, #0
 8003070:	d130      	bne.n	80030d4 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d129      	bne.n	80030d4 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800308e:	609a      	str	r2, [r3, #8]
 8003090:	e020      	b.n	80030d4 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a16      	ldr	r2, [pc, #88]	@ (80030f0 <HAL_ADC_Start_IT+0x1b0>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d11b      	bne.n	80030d4 <HAL_ADC_Start_IT+0x194>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d114      	bne.n	80030d4 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80030b8:	609a      	str	r2, [r3, #8]
 80030ba:	e00b      	b.n	80030d4 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c0:	f043 0210 	orr.w	r2, r3, #16
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030cc:	f043 0201 	orr.w	r2, r3, #1
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3714      	adds	r7, #20
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	20000010 	.word	0x20000010
 80030e8:	431bde83 	.word	0x431bde83
 80030ec:	40012300 	.word	0x40012300
 80030f0:	40012000 	.word	0x40012000
 80030f4:	40012100 	.word	0x40012100
 80030f8:	40012200 	.word	0x40012200

080030fc <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	2300      	movs	r3, #0
 800310a:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	f003 0320 	and.w	r3, r3, #32
 800312a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d049      	beq.n	80031c6 <HAL_ADC_IRQHandler+0xca>
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d046      	beq.n	80031c6 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	d105      	bne.n	8003150 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003148:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d12b      	bne.n	80031b6 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003162:	2b00      	cmp	r3, #0
 8003164:	d127      	bne.n	80031b6 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003170:	2b00      	cmp	r3, #0
 8003172:	d006      	beq.n	8003182 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800317e:	2b00      	cmp	r3, #0
 8003180:	d119      	bne.n	80031b6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f022 0220 	bic.w	r2, r2, #32
 8003190:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003196:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d105      	bne.n	80031b6 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ae:	f043 0201 	orr.w	r2, r3, #1
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7ff f848 	bl	800224c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f06f 0212 	mvn.w	r2, #18
 80031c4:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f003 0304 	and.w	r3, r3, #4
 80031cc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031d4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d057      	beq.n	800328c <HAL_ADC_IRQHandler+0x190>
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d054      	beq.n	800328c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	f003 0310 	and.w	r3, r3, #16
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d105      	bne.n	80031fa <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d139      	bne.n	800327c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800320e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003212:	2b00      	cmp	r3, #0
 8003214:	d006      	beq.n	8003224 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003220:	2b00      	cmp	r3, #0
 8003222:	d12b      	bne.n	800327c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800322e:	2b00      	cmp	r3, #0
 8003230:	d124      	bne.n	800327c <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800323c:	2b00      	cmp	r3, #0
 800323e:	d11d      	bne.n	800327c <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003244:	2b00      	cmp	r3, #0
 8003246:	d119      	bne.n	800327c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003256:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003268:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800326c:	2b00      	cmp	r3, #0
 800326e:	d105      	bne.n	800327c <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003274:	f043 0201 	orr.w	r2, r3, #1
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 fa8d 	bl	800379c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f06f 020c 	mvn.w	r2, #12
 800328a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800329a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d017      	beq.n	80032d2 <HAL_ADC_IRQHandler+0x1d6>
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d014      	beq.n	80032d2 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d10d      	bne.n	80032d2 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f837 	bl	8003336 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f06f 0201 	mvn.w	r2, #1
 80032d0:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f003 0320 	and.w	r3, r3, #32
 80032d8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80032e0:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d015      	beq.n	8003314 <HAL_ADC_IRQHandler+0x218>
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d012      	beq.n	8003314 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f2:	f043 0202 	orr.w	r2, r3, #2
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f06f 0220 	mvn.w	r2, #32
 8003302:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 f820 	bl	800334a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f06f 0220 	mvn.w	r2, #32
 8003312:	601a      	str	r2, [r3, #0]
  }
}
 8003314:	bf00      	nop
 8003316:	3718      	adds	r7, #24
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800332a:	4618      	mov	r0, r3
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800333e:	bf00      	nop
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800334a:	b480      	push	{r7}
 800334c:	b083      	sub	sp, #12
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003352:	bf00      	nop
 8003354:	370c      	adds	r7, #12
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
	...

08003360 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800336a:	2300      	movs	r3, #0
 800336c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003374:	2b01      	cmp	r3, #1
 8003376:	d101      	bne.n	800337c <HAL_ADC_ConfigChannel+0x1c>
 8003378:	2302      	movs	r3, #2
 800337a:	e105      	b.n	8003588 <HAL_ADC_ConfigChannel+0x228>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2b09      	cmp	r3, #9
 800338a:	d925      	bls.n	80033d8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68d9      	ldr	r1, [r3, #12]
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	b29b      	uxth	r3, r3
 8003398:	461a      	mov	r2, r3
 800339a:	4613      	mov	r3, r2
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	4413      	add	r3, r2
 80033a0:	3b1e      	subs	r3, #30
 80033a2:	2207      	movs	r2, #7
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43da      	mvns	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	400a      	ands	r2, r1
 80033b0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68d9      	ldr	r1, [r3, #12]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	4618      	mov	r0, r3
 80033c4:	4603      	mov	r3, r0
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	4403      	add	r3, r0
 80033ca:	3b1e      	subs	r3, #30
 80033cc:	409a      	lsls	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	60da      	str	r2, [r3, #12]
 80033d6:	e022      	b.n	800341e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6919      	ldr	r1, [r3, #16]
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	461a      	mov	r2, r3
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	2207      	movs	r2, #7
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	43da      	mvns	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	400a      	ands	r2, r1
 80033fa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6919      	ldr	r1, [r3, #16]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	b29b      	uxth	r3, r3
 800340c:	4618      	mov	r0, r3
 800340e:	4603      	mov	r3, r0
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	4403      	add	r3, r0
 8003414:	409a      	lsls	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b06      	cmp	r3, #6
 8003424:	d824      	bhi.n	8003470 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685a      	ldr	r2, [r3, #4]
 8003430:	4613      	mov	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	4413      	add	r3, r2
 8003436:	3b05      	subs	r3, #5
 8003438:	221f      	movs	r2, #31
 800343a:	fa02 f303 	lsl.w	r3, r2, r3
 800343e:	43da      	mvns	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	400a      	ands	r2, r1
 8003446:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	b29b      	uxth	r3, r3
 8003454:	4618      	mov	r0, r3
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	4613      	mov	r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	4413      	add	r3, r2
 8003460:	3b05      	subs	r3, #5
 8003462:	fa00 f203 	lsl.w	r2, r0, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	635a      	str	r2, [r3, #52]	@ 0x34
 800346e:	e04c      	b.n	800350a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	2b0c      	cmp	r3, #12
 8003476:	d824      	bhi.n	80034c2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	4613      	mov	r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	4413      	add	r3, r2
 8003488:	3b23      	subs	r3, #35	@ 0x23
 800348a:	221f      	movs	r2, #31
 800348c:	fa02 f303 	lsl.w	r3, r2, r3
 8003490:	43da      	mvns	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	400a      	ands	r2, r1
 8003498:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	4618      	mov	r0, r3
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	4613      	mov	r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	4413      	add	r3, r2
 80034b2:	3b23      	subs	r3, #35	@ 0x23
 80034b4:	fa00 f203 	lsl.w	r2, r0, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	631a      	str	r2, [r3, #48]	@ 0x30
 80034c0:	e023      	b.n	800350a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	4413      	add	r3, r2
 80034d2:	3b41      	subs	r3, #65	@ 0x41
 80034d4:	221f      	movs	r2, #31
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43da      	mvns	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	400a      	ands	r2, r1
 80034e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	4618      	mov	r0, r3
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	4613      	mov	r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4413      	add	r3, r2
 80034fc:	3b41      	subs	r3, #65	@ 0x41
 80034fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800350a:	4b22      	ldr	r3, [pc, #136]	@ (8003594 <HAL_ADC_ConfigChannel+0x234>)
 800350c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a21      	ldr	r2, [pc, #132]	@ (8003598 <HAL_ADC_ConfigChannel+0x238>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d109      	bne.n	800352c <HAL_ADC_ConfigChannel+0x1cc>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b12      	cmp	r3, #18
 800351e:	d105      	bne.n	800352c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a19      	ldr	r2, [pc, #100]	@ (8003598 <HAL_ADC_ConfigChannel+0x238>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d123      	bne.n	800357e <HAL_ADC_ConfigChannel+0x21e>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2b10      	cmp	r3, #16
 800353c:	d003      	beq.n	8003546 <HAL_ADC_ConfigChannel+0x1e6>
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2b11      	cmp	r3, #17
 8003544:	d11b      	bne.n	800357e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2b10      	cmp	r3, #16
 8003558:	d111      	bne.n	800357e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800355a:	4b10      	ldr	r3, [pc, #64]	@ (800359c <HAL_ADC_ConfigChannel+0x23c>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a10      	ldr	r2, [pc, #64]	@ (80035a0 <HAL_ADC_ConfigChannel+0x240>)
 8003560:	fba2 2303 	umull	r2, r3, r2, r3
 8003564:	0c9a      	lsrs	r2, r3, #18
 8003566:	4613      	mov	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	4413      	add	r3, r2
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003570:	e002      	b.n	8003578 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	3b01      	subs	r3, #1
 8003576:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f9      	bne.n	8003572 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003586:	2300      	movs	r3, #0
}
 8003588:	4618      	mov	r0, r3
 800358a:	3714      	adds	r7, #20
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr
 8003594:	40012300 	.word	0x40012300
 8003598:	40012000 	.word	0x40012000
 800359c:	20000010 	.word	0x20000010
 80035a0:	431bde83 	.word	0x431bde83

080035a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035ac:	4b79      	ldr	r3, [pc, #484]	@ (8003794 <ADC_Init+0x1f0>)
 80035ae:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	431a      	orrs	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	6859      	ldr	r1, [r3, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	021a      	lsls	r2, r3, #8
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80035fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6859      	ldr	r1, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800361e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6899      	ldr	r1, [r3, #8]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	68da      	ldr	r2, [r3, #12]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003636:	4a58      	ldr	r2, [pc, #352]	@ (8003798 <ADC_Init+0x1f4>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d022      	beq.n	8003682 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689a      	ldr	r2, [r3, #8]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800364a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6899      	ldr	r1, [r3, #8]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	430a      	orrs	r2, r1
 800365c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800366c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6899      	ldr	r1, [r3, #8]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	609a      	str	r2, [r3, #8]
 8003680:	e00f      	b.n	80036a2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003690:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036a0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 0202 	bic.w	r2, r2, #2
 80036b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6899      	ldr	r1, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	7e1b      	ldrb	r3, [r3, #24]
 80036bc:	005a      	lsls	r2, r3, #1
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d01b      	beq.n	8003708 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036de:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80036ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6859      	ldr	r1, [r3, #4]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fa:	3b01      	subs	r3, #1
 80036fc:	035a      	lsls	r2, r3, #13
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	430a      	orrs	r2, r1
 8003704:	605a      	str	r2, [r3, #4]
 8003706:	e007      	b.n	8003718 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003716:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003726:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	3b01      	subs	r3, #1
 8003734:	051a      	lsls	r2, r3, #20
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800374c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6899      	ldr	r1, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800375a:	025a      	lsls	r2, r3, #9
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003772:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6899      	ldr	r1, [r3, #8]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	029a      	lsls	r2, r3, #10
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	609a      	str	r2, [r3, #8]
}
 8003788:	bf00      	nop
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	40012300 	.word	0x40012300
 8003798:	0f000001 	.word	0x0f000001

0800379c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f003 0307 	and.w	r3, r3, #7
 80037be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037c0:	4b0c      	ldr	r3, [pc, #48]	@ (80037f4 <__NVIC_SetPriorityGrouping+0x44>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037cc:	4013      	ands	r3, r2
 80037ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037e2:	4a04      	ldr	r2, [pc, #16]	@ (80037f4 <__NVIC_SetPriorityGrouping+0x44>)
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	60d3      	str	r3, [r2, #12]
}
 80037e8:	bf00      	nop
 80037ea:	3714      	adds	r7, #20
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037fc:	4b04      	ldr	r3, [pc, #16]	@ (8003810 <__NVIC_GetPriorityGrouping+0x18>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	0a1b      	lsrs	r3, r3, #8
 8003802:	f003 0307 	and.w	r3, r3, #7
}
 8003806:	4618      	mov	r0, r3
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	e000ed00 	.word	0xe000ed00

08003814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	4603      	mov	r3, r0
 800381c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800381e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003822:	2b00      	cmp	r3, #0
 8003824:	db0b      	blt.n	800383e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003826:	79fb      	ldrb	r3, [r7, #7]
 8003828:	f003 021f 	and.w	r2, r3, #31
 800382c:	4907      	ldr	r1, [pc, #28]	@ (800384c <__NVIC_EnableIRQ+0x38>)
 800382e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003832:	095b      	lsrs	r3, r3, #5
 8003834:	2001      	movs	r0, #1
 8003836:	fa00 f202 	lsl.w	r2, r0, r2
 800383a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	e000e100 	.word	0xe000e100

08003850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	4603      	mov	r3, r0
 8003858:	6039      	str	r1, [r7, #0]
 800385a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800385c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003860:	2b00      	cmp	r3, #0
 8003862:	db0a      	blt.n	800387a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	b2da      	uxtb	r2, r3
 8003868:	490c      	ldr	r1, [pc, #48]	@ (800389c <__NVIC_SetPriority+0x4c>)
 800386a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386e:	0112      	lsls	r2, r2, #4
 8003870:	b2d2      	uxtb	r2, r2
 8003872:	440b      	add	r3, r1
 8003874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003878:	e00a      	b.n	8003890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	b2da      	uxtb	r2, r3
 800387e:	4908      	ldr	r1, [pc, #32]	@ (80038a0 <__NVIC_SetPriority+0x50>)
 8003880:	79fb      	ldrb	r3, [r7, #7]
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	3b04      	subs	r3, #4
 8003888:	0112      	lsls	r2, r2, #4
 800388a:	b2d2      	uxtb	r2, r2
 800388c:	440b      	add	r3, r1
 800388e:	761a      	strb	r2, [r3, #24]
}
 8003890:	bf00      	nop
 8003892:	370c      	adds	r7, #12
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	e000e100 	.word	0xe000e100
 80038a0:	e000ed00 	.word	0xe000ed00

080038a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b089      	sub	sp, #36	@ 0x24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	f1c3 0307 	rsb	r3, r3, #7
 80038be:	2b04      	cmp	r3, #4
 80038c0:	bf28      	it	cs
 80038c2:	2304      	movcs	r3, #4
 80038c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	3304      	adds	r3, #4
 80038ca:	2b06      	cmp	r3, #6
 80038cc:	d902      	bls.n	80038d4 <NVIC_EncodePriority+0x30>
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	3b03      	subs	r3, #3
 80038d2:	e000      	b.n	80038d6 <NVIC_EncodePriority+0x32>
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d8:	f04f 32ff 	mov.w	r2, #4294967295
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	43da      	mvns	r2, r3
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	401a      	ands	r2, r3
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038ec:	f04f 31ff 	mov.w	r1, #4294967295
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	fa01 f303 	lsl.w	r3, r1, r3
 80038f6:	43d9      	mvns	r1, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038fc:	4313      	orrs	r3, r2
         );
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3724      	adds	r7, #36	@ 0x24
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
	...

0800390c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	3b01      	subs	r3, #1
 8003918:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800391c:	d301      	bcc.n	8003922 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800391e:	2301      	movs	r3, #1
 8003920:	e00f      	b.n	8003942 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003922:	4a0a      	ldr	r2, [pc, #40]	@ (800394c <SysTick_Config+0x40>)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3b01      	subs	r3, #1
 8003928:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800392a:	210f      	movs	r1, #15
 800392c:	f04f 30ff 	mov.w	r0, #4294967295
 8003930:	f7ff ff8e 	bl	8003850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003934:	4b05      	ldr	r3, [pc, #20]	@ (800394c <SysTick_Config+0x40>)
 8003936:	2200      	movs	r2, #0
 8003938:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800393a:	4b04      	ldr	r3, [pc, #16]	@ (800394c <SysTick_Config+0x40>)
 800393c:	2207      	movs	r2, #7
 800393e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	e000e010 	.word	0xe000e010

08003950 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7ff ff29 	bl	80037b0 <__NVIC_SetPriorityGrouping>
}
 800395e:	bf00      	nop
 8003960:	3708      	adds	r7, #8
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}

08003966 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003966:	b580      	push	{r7, lr}
 8003968:	b086      	sub	sp, #24
 800396a:	af00      	add	r7, sp, #0
 800396c:	4603      	mov	r3, r0
 800396e:	60b9      	str	r1, [r7, #8]
 8003970:	607a      	str	r2, [r7, #4]
 8003972:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003974:	2300      	movs	r3, #0
 8003976:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003978:	f7ff ff3e 	bl	80037f8 <__NVIC_GetPriorityGrouping>
 800397c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	68b9      	ldr	r1, [r7, #8]
 8003982:	6978      	ldr	r0, [r7, #20]
 8003984:	f7ff ff8e 	bl	80038a4 <NVIC_EncodePriority>
 8003988:	4602      	mov	r2, r0
 800398a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800398e:	4611      	mov	r1, r2
 8003990:	4618      	mov	r0, r3
 8003992:	f7ff ff5d 	bl	8003850 <__NVIC_SetPriority>
}
 8003996:	bf00      	nop
 8003998:	3718      	adds	r7, #24
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b082      	sub	sp, #8
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	4603      	mov	r3, r0
 80039a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7ff ff31 	bl	8003814 <__NVIC_EnableIRQ>
}
 80039b2:	bf00      	nop
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b082      	sub	sp, #8
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff ffa2 	bl	800390c <SysTick_Config>
 80039c8:	4603      	mov	r3, r0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
	...

080039d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b089      	sub	sp, #36	@ 0x24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039e2:	2300      	movs	r3, #0
 80039e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039e6:	2300      	movs	r3, #0
 80039e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ea:	2300      	movs	r3, #0
 80039ec:	61fb      	str	r3, [r7, #28]
 80039ee:	e16b      	b.n	8003cc8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039f0:	2201      	movs	r2, #1
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	fa02 f303 	lsl.w	r3, r2, r3
 80039f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	4013      	ands	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	f040 815a 	bne.w	8003cc2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d005      	beq.n	8003a26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d130      	bne.n	8003a88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	2203      	movs	r2, #3
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	43db      	mvns	r3, r3
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	68da      	ldr	r2, [r3, #12]
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	43db      	mvns	r3, r3
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	091b      	lsrs	r3, r3, #4
 8003a72:	f003 0201 	and.w	r2, r3, #1
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f003 0303 	and.w	r3, r3, #3
 8003a90:	2b03      	cmp	r3, #3
 8003a92:	d017      	beq.n	8003ac4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	2203      	movs	r2, #3
 8003aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	689a      	ldr	r2, [r3, #8]
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	005b      	lsls	r3, r3, #1
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f003 0303 	and.w	r3, r3, #3
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d123      	bne.n	8003b18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	08da      	lsrs	r2, r3, #3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	3208      	adds	r2, #8
 8003ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	220f      	movs	r2, #15
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	43db      	mvns	r3, r3
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	4013      	ands	r3, r2
 8003af2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	691a      	ldr	r2, [r3, #16]
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	fa02 f303 	lsl.w	r3, r2, r3
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	08da      	lsrs	r2, r3, #3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	3208      	adds	r2, #8
 8003b12:	69b9      	ldr	r1, [r7, #24]
 8003b14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	2203      	movs	r2, #3
 8003b24:	fa02 f303 	lsl.w	r3, r2, r3
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f003 0203 	and.w	r2, r3, #3
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 80b4 	beq.w	8003cc2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	4b60      	ldr	r3, [pc, #384]	@ (8003ce0 <HAL_GPIO_Init+0x30c>)
 8003b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b62:	4a5f      	ldr	r2, [pc, #380]	@ (8003ce0 <HAL_GPIO_Init+0x30c>)
 8003b64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b6a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ce0 <HAL_GPIO_Init+0x30c>)
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b72:	60fb      	str	r3, [r7, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b76:	4a5b      	ldr	r2, [pc, #364]	@ (8003ce4 <HAL_GPIO_Init+0x310>)
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	089b      	lsrs	r3, r3, #2
 8003b7c:	3302      	adds	r3, #2
 8003b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f003 0303 	and.w	r3, r3, #3
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	220f      	movs	r2, #15
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	43db      	mvns	r3, r3
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	4013      	ands	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a52      	ldr	r2, [pc, #328]	@ (8003ce8 <HAL_GPIO_Init+0x314>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d02b      	beq.n	8003bfa <HAL_GPIO_Init+0x226>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a51      	ldr	r2, [pc, #324]	@ (8003cec <HAL_GPIO_Init+0x318>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d025      	beq.n	8003bf6 <HAL_GPIO_Init+0x222>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a50      	ldr	r2, [pc, #320]	@ (8003cf0 <HAL_GPIO_Init+0x31c>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d01f      	beq.n	8003bf2 <HAL_GPIO_Init+0x21e>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a4f      	ldr	r2, [pc, #316]	@ (8003cf4 <HAL_GPIO_Init+0x320>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d019      	beq.n	8003bee <HAL_GPIO_Init+0x21a>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a4e      	ldr	r2, [pc, #312]	@ (8003cf8 <HAL_GPIO_Init+0x324>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d013      	beq.n	8003bea <HAL_GPIO_Init+0x216>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a4d      	ldr	r2, [pc, #308]	@ (8003cfc <HAL_GPIO_Init+0x328>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d00d      	beq.n	8003be6 <HAL_GPIO_Init+0x212>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a4c      	ldr	r2, [pc, #304]	@ (8003d00 <HAL_GPIO_Init+0x32c>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d007      	beq.n	8003be2 <HAL_GPIO_Init+0x20e>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a4b      	ldr	r2, [pc, #300]	@ (8003d04 <HAL_GPIO_Init+0x330>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d101      	bne.n	8003bde <HAL_GPIO_Init+0x20a>
 8003bda:	2307      	movs	r3, #7
 8003bdc:	e00e      	b.n	8003bfc <HAL_GPIO_Init+0x228>
 8003bde:	2308      	movs	r3, #8
 8003be0:	e00c      	b.n	8003bfc <HAL_GPIO_Init+0x228>
 8003be2:	2306      	movs	r3, #6
 8003be4:	e00a      	b.n	8003bfc <HAL_GPIO_Init+0x228>
 8003be6:	2305      	movs	r3, #5
 8003be8:	e008      	b.n	8003bfc <HAL_GPIO_Init+0x228>
 8003bea:	2304      	movs	r3, #4
 8003bec:	e006      	b.n	8003bfc <HAL_GPIO_Init+0x228>
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e004      	b.n	8003bfc <HAL_GPIO_Init+0x228>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e002      	b.n	8003bfc <HAL_GPIO_Init+0x228>
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e000      	b.n	8003bfc <HAL_GPIO_Init+0x228>
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	69fa      	ldr	r2, [r7, #28]
 8003bfe:	f002 0203 	and.w	r2, r2, #3
 8003c02:	0092      	lsls	r2, r2, #2
 8003c04:	4093      	lsls	r3, r2
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c0c:	4935      	ldr	r1, [pc, #212]	@ (8003ce4 <HAL_GPIO_Init+0x310>)
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	089b      	lsrs	r3, r3, #2
 8003c12:	3302      	adds	r3, #2
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003d08 <HAL_GPIO_Init+0x334>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	43db      	mvns	r3, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4013      	ands	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d003      	beq.n	8003c3e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c3e:	4a32      	ldr	r2, [pc, #200]	@ (8003d08 <HAL_GPIO_Init+0x334>)
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c44:	4b30      	ldr	r3, [pc, #192]	@ (8003d08 <HAL_GPIO_Init+0x334>)
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	4013      	ands	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d003      	beq.n	8003c68 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c60:	69ba      	ldr	r2, [r7, #24]
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c68:	4a27      	ldr	r2, [pc, #156]	@ (8003d08 <HAL_GPIO_Init+0x334>)
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c6e:	4b26      	ldr	r3, [pc, #152]	@ (8003d08 <HAL_GPIO_Init+0x334>)
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	43db      	mvns	r3, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c92:	4a1d      	ldr	r2, [pc, #116]	@ (8003d08 <HAL_GPIO_Init+0x334>)
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c98:	4b1b      	ldr	r3, [pc, #108]	@ (8003d08 <HAL_GPIO_Init+0x334>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	69ba      	ldr	r2, [r7, #24]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d003      	beq.n	8003cbc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cbc:	4a12      	ldr	r2, [pc, #72]	@ (8003d08 <HAL_GPIO_Init+0x334>)
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	61fb      	str	r3, [r7, #28]
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	2b0f      	cmp	r3, #15
 8003ccc:	f67f ae90 	bls.w	80039f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cd0:	bf00      	nop
 8003cd2:	bf00      	nop
 8003cd4:	3724      	adds	r7, #36	@ 0x24
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	40023800 	.word	0x40023800
 8003ce4:	40013800 	.word	0x40013800
 8003ce8:	40020000 	.word	0x40020000
 8003cec:	40020400 	.word	0x40020400
 8003cf0:	40020800 	.word	0x40020800
 8003cf4:	40020c00 	.word	0x40020c00
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	40021400 	.word	0x40021400
 8003d00:	40021800 	.word	0x40021800
 8003d04:	40021c00 	.word	0x40021c00
 8003d08:	40013c00 	.word	0x40013c00

08003d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	460b      	mov	r3, r1
 8003d16:	807b      	strh	r3, [r7, #2]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d1c:	787b      	ldrb	r3, [r7, #1]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d22:	887a      	ldrh	r2, [r7, #2]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d28:	e003      	b.n	8003d32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d2a:	887b      	ldrh	r3, [r7, #2]
 8003d2c:	041a      	lsls	r2, r3, #16
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	619a      	str	r2, [r3, #24]
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
	...

08003d40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	4603      	mov	r3, r0
 8003d48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d4a:	4b08      	ldr	r3, [pc, #32]	@ (8003d6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d4c:	695a      	ldr	r2, [r3, #20]
 8003d4e:	88fb      	ldrh	r3, [r7, #6]
 8003d50:	4013      	ands	r3, r2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d006      	beq.n	8003d64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d56:	4a05      	ldr	r2, [pc, #20]	@ (8003d6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d58:	88fb      	ldrh	r3, [r7, #6]
 8003d5a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d5c:	88fb      	ldrh	r3, [r7, #6]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 f806 	bl	8003d70 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d64:	bf00      	nop
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	40013c00 	.word	0x40013c00

08003d70 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	4603      	mov	r3, r0
 8003d78:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
	...

08003d88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e12b      	b.n	8003ff2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d106      	bne.n	8003db4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fe fce0 	bl	8002774 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2224      	movs	r2, #36	@ 0x24
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f022 0201 	bic.w	r2, r2, #1
 8003dca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003dea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003dec:	f001 fbf6 	bl	80055dc <HAL_RCC_GetPCLK1Freq>
 8003df0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	4a81      	ldr	r2, [pc, #516]	@ (8003ffc <HAL_I2C_Init+0x274>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d807      	bhi.n	8003e0c <HAL_I2C_Init+0x84>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	4a80      	ldr	r2, [pc, #512]	@ (8004000 <HAL_I2C_Init+0x278>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	bf94      	ite	ls
 8003e04:	2301      	movls	r3, #1
 8003e06:	2300      	movhi	r3, #0
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	e006      	b.n	8003e1a <HAL_I2C_Init+0x92>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4a7d      	ldr	r2, [pc, #500]	@ (8004004 <HAL_I2C_Init+0x27c>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	bf94      	ite	ls
 8003e14:	2301      	movls	r3, #1
 8003e16:	2300      	movhi	r3, #0
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e0e7      	b.n	8003ff2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	4a78      	ldr	r2, [pc, #480]	@ (8004008 <HAL_I2C_Init+0x280>)
 8003e26:	fba2 2303 	umull	r2, r3, r2, r3
 8003e2a:	0c9b      	lsrs	r3, r3, #18
 8003e2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	4a6a      	ldr	r2, [pc, #424]	@ (8003ffc <HAL_I2C_Init+0x274>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d802      	bhi.n	8003e5c <HAL_I2C_Init+0xd4>
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	e009      	b.n	8003e70 <HAL_I2C_Init+0xe8>
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003e62:	fb02 f303 	mul.w	r3, r2, r3
 8003e66:	4a69      	ldr	r2, [pc, #420]	@ (800400c <HAL_I2C_Init+0x284>)
 8003e68:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6c:	099b      	lsrs	r3, r3, #6
 8003e6e:	3301      	adds	r3, #1
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6812      	ldr	r2, [r2, #0]
 8003e74:	430b      	orrs	r3, r1
 8003e76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003e82:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	495c      	ldr	r1, [pc, #368]	@ (8003ffc <HAL_I2C_Init+0x274>)
 8003e8c:	428b      	cmp	r3, r1
 8003e8e:	d819      	bhi.n	8003ec4 <HAL_I2C_Init+0x13c>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	1e59      	subs	r1, r3, #1
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e9e:	1c59      	adds	r1, r3, #1
 8003ea0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ea4:	400b      	ands	r3, r1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00a      	beq.n	8003ec0 <HAL_I2C_Init+0x138>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	1e59      	subs	r1, r3, #1
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003eb8:	3301      	adds	r3, #1
 8003eba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ebe:	e051      	b.n	8003f64 <HAL_I2C_Init+0x1dc>
 8003ec0:	2304      	movs	r3, #4
 8003ec2:	e04f      	b.n	8003f64 <HAL_I2C_Init+0x1dc>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d111      	bne.n	8003ef0 <HAL_I2C_Init+0x168>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	1e58      	subs	r0, r3, #1
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6859      	ldr	r1, [r3, #4]
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	440b      	add	r3, r1
 8003eda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	bf0c      	ite	eq
 8003ee8:	2301      	moveq	r3, #1
 8003eea:	2300      	movne	r3, #0
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	e012      	b.n	8003f16 <HAL_I2C_Init+0x18e>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	1e58      	subs	r0, r3, #1
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6859      	ldr	r1, [r3, #4]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	440b      	add	r3, r1
 8003efe:	0099      	lsls	r1, r3, #2
 8003f00:	440b      	add	r3, r1
 8003f02:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f06:	3301      	adds	r3, #1
 8003f08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	bf0c      	ite	eq
 8003f10:	2301      	moveq	r3, #1
 8003f12:	2300      	movne	r3, #0
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d001      	beq.n	8003f1e <HAL_I2C_Init+0x196>
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e022      	b.n	8003f64 <HAL_I2C_Init+0x1dc>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10e      	bne.n	8003f44 <HAL_I2C_Init+0x1bc>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1e58      	subs	r0, r3, #1
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6859      	ldr	r1, [r3, #4]
 8003f2e:	460b      	mov	r3, r1
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	440b      	add	r3, r1
 8003f34:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f38:	3301      	adds	r3, #1
 8003f3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f42:	e00f      	b.n	8003f64 <HAL_I2C_Init+0x1dc>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	1e58      	subs	r0, r3, #1
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6859      	ldr	r1, [r3, #4]
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	0099      	lsls	r1, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	6809      	ldr	r1, [r1, #0]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	69da      	ldr	r2, [r3, #28]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003f92:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	6911      	ldr	r1, [r2, #16]
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	68d2      	ldr	r2, [r2, #12]
 8003f9e:	4311      	orrs	r1, r2
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6812      	ldr	r2, [r2, #0]
 8003fa4:	430b      	orrs	r3, r1
 8003fa6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	695a      	ldr	r2, [r3, #20]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0201 	orr.w	r2, r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	000186a0 	.word	0x000186a0
 8004000:	001e847f 	.word	0x001e847f
 8004004:	003d08ff 	.word	0x003d08ff
 8004008:	431bde83 	.word	0x431bde83
 800400c:	10624dd3 	.word	0x10624dd3

08004010 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b088      	sub	sp, #32
 8004014:	af02      	add	r7, sp, #8
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	607a      	str	r2, [r7, #4]
 800401a:	461a      	mov	r2, r3
 800401c:	460b      	mov	r3, r1
 800401e:	817b      	strh	r3, [r7, #10]
 8004020:	4613      	mov	r3, r2
 8004022:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004024:	f7fe ff18 	bl	8002e58 <HAL_GetTick>
 8004028:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b20      	cmp	r3, #32
 8004034:	f040 80e0 	bne.w	80041f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	9300      	str	r3, [sp, #0]
 800403c:	2319      	movs	r3, #25
 800403e:	2201      	movs	r2, #1
 8004040:	4970      	ldr	r1, [pc, #448]	@ (8004204 <HAL_I2C_Master_Transmit+0x1f4>)
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f000 fc64 	bl	8004910 <I2C_WaitOnFlagUntilTimeout>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800404e:	2302      	movs	r3, #2
 8004050:	e0d3      	b.n	80041fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004058:	2b01      	cmp	r3, #1
 800405a:	d101      	bne.n	8004060 <HAL_I2C_Master_Transmit+0x50>
 800405c:	2302      	movs	r3, #2
 800405e:	e0cc      	b.n	80041fa <HAL_I2C_Master_Transmit+0x1ea>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0301 	and.w	r3, r3, #1
 8004072:	2b01      	cmp	r3, #1
 8004074:	d007      	beq.n	8004086 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f042 0201 	orr.w	r2, r2, #1
 8004084:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004094:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2221      	movs	r2, #33	@ 0x21
 800409a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2210      	movs	r2, #16
 80040a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	893a      	ldrh	r2, [r7, #8]
 80040b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040bc:	b29a      	uxth	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4a50      	ldr	r2, [pc, #320]	@ (8004208 <HAL_I2C_Master_Transmit+0x1f8>)
 80040c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80040c8:	8979      	ldrh	r1, [r7, #10]
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	6a3a      	ldr	r2, [r7, #32]
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 face 	bl	8004670 <I2C_MasterRequestWrite>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e08d      	b.n	80041fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040de:	2300      	movs	r3, #0
 80040e0:	613b      	str	r3, [r7, #16]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	613b      	str	r3, [r7, #16]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	613b      	str	r3, [r7, #16]
 80040f2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80040f4:	e066      	b.n	80041c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	6a39      	ldr	r1, [r7, #32]
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f000 fd22 	bl	8004b44 <I2C_WaitOnTXEFlagUntilTimeout>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00d      	beq.n	8004122 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410a:	2b04      	cmp	r3, #4
 800410c:	d107      	bne.n	800411e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800411c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e06b      	b.n	80041fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004126:	781a      	ldrb	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004132:	1c5a      	adds	r2, r3, #1
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800413c:	b29b      	uxth	r3, r3
 800413e:	3b01      	subs	r3, #1
 8004140:	b29a      	uxth	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800414a:	3b01      	subs	r3, #1
 800414c:	b29a      	uxth	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	f003 0304 	and.w	r3, r3, #4
 800415c:	2b04      	cmp	r3, #4
 800415e:	d11b      	bne.n	8004198 <HAL_I2C_Master_Transmit+0x188>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004164:	2b00      	cmp	r3, #0
 8004166:	d017      	beq.n	8004198 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416c:	781a      	ldrb	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004178:	1c5a      	adds	r2, r3, #1
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004182:	b29b      	uxth	r3, r3
 8004184:	3b01      	subs	r3, #1
 8004186:	b29a      	uxth	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004190:	3b01      	subs	r3, #1
 8004192:	b29a      	uxth	r2, r3
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	6a39      	ldr	r1, [r7, #32]
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f000 fd19 	bl	8004bd4 <I2C_WaitOnBTFFlagUntilTimeout>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00d      	beq.n	80041c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ac:	2b04      	cmp	r3, #4
 80041ae:	d107      	bne.n	80041c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e01a      	b.n	80041fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d194      	bne.n	80040f6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2220      	movs	r2, #32
 80041e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80041f4:	2300      	movs	r3, #0
 80041f6:	e000      	b.n	80041fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80041f8:	2302      	movs	r3, #2
  }
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3718      	adds	r7, #24
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	00100002 	.word	0x00100002
 8004208:	ffff0000 	.word	0xffff0000

0800420c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b08c      	sub	sp, #48	@ 0x30
 8004210:	af02      	add	r7, sp, #8
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	607a      	str	r2, [r7, #4]
 8004216:	461a      	mov	r2, r3
 8004218:	460b      	mov	r3, r1
 800421a:	817b      	strh	r3, [r7, #10]
 800421c:	4613      	mov	r3, r2
 800421e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004220:	f7fe fe1a 	bl	8002e58 <HAL_GetTick>
 8004224:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b20      	cmp	r3, #32
 8004230:	f040 8217 	bne.w	8004662 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	2319      	movs	r3, #25
 800423a:	2201      	movs	r2, #1
 800423c:	497c      	ldr	r1, [pc, #496]	@ (8004430 <HAL_I2C_Master_Receive+0x224>)
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f000 fb66 	bl	8004910 <I2C_WaitOnFlagUntilTimeout>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800424a:	2302      	movs	r3, #2
 800424c:	e20a      	b.n	8004664 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004254:	2b01      	cmp	r3, #1
 8004256:	d101      	bne.n	800425c <HAL_I2C_Master_Receive+0x50>
 8004258:	2302      	movs	r3, #2
 800425a:	e203      	b.n	8004664 <HAL_I2C_Master_Receive+0x458>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b01      	cmp	r3, #1
 8004270:	d007      	beq.n	8004282 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f042 0201 	orr.w	r2, r2, #1
 8004280:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004290:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2222      	movs	r2, #34	@ 0x22
 8004296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2210      	movs	r2, #16
 800429e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	893a      	ldrh	r2, [r7, #8]
 80042b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	4a5c      	ldr	r2, [pc, #368]	@ (8004434 <HAL_I2C_Master_Receive+0x228>)
 80042c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80042c4:	8979      	ldrh	r1, [r7, #10]
 80042c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 fa52 	bl	8004774 <I2C_MasterRequestRead>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e1c4      	b.n	8004664 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d113      	bne.n	800430a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042e2:	2300      	movs	r3, #0
 80042e4:	623b      	str	r3, [r7, #32]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	695b      	ldr	r3, [r3, #20]
 80042ec:	623b      	str	r3, [r7, #32]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	623b      	str	r3, [r7, #32]
 80042f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	e198      	b.n	800463c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800430e:	2b01      	cmp	r3, #1
 8004310:	d11b      	bne.n	800434a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004320:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004322:	2300      	movs	r3, #0
 8004324:	61fb      	str	r3, [r7, #28]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	61fb      	str	r3, [r7, #28]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	61fb      	str	r3, [r7, #28]
 8004336:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	e178      	b.n	800463c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800434e:	2b02      	cmp	r3, #2
 8004350:	d11b      	bne.n	800438a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004360:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004370:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004372:	2300      	movs	r3, #0
 8004374:	61bb      	str	r3, [r7, #24]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	61bb      	str	r3, [r7, #24]
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	e158      	b.n	800463c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004398:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800439a:	2300      	movs	r3, #0
 800439c:	617b      	str	r3, [r7, #20]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	695b      	ldr	r3, [r3, #20]
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	617b      	str	r3, [r7, #20]
 80043ae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80043b0:	e144      	b.n	800463c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b6:	2b03      	cmp	r3, #3
 80043b8:	f200 80f1 	bhi.w	800459e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d123      	bne.n	800440c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 fc4b 	bl	8004c64 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d001      	beq.n	80043d8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e145      	b.n	8004664 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691a      	ldr	r2, [r3, #16]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	1c5a      	adds	r2, r3, #1
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004400:	b29b      	uxth	r3, r3
 8004402:	3b01      	subs	r3, #1
 8004404:	b29a      	uxth	r2, r3
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800440a:	e117      	b.n	800463c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004410:	2b02      	cmp	r3, #2
 8004412:	d14e      	bne.n	80044b2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004416:	9300      	str	r3, [sp, #0]
 8004418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441a:	2200      	movs	r2, #0
 800441c:	4906      	ldr	r1, [pc, #24]	@ (8004438 <HAL_I2C_Master_Receive+0x22c>)
 800441e:	68f8      	ldr	r0, [r7, #12]
 8004420:	f000 fa76 	bl	8004910 <I2C_WaitOnFlagUntilTimeout>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d008      	beq.n	800443c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e11a      	b.n	8004664 <HAL_I2C_Master_Receive+0x458>
 800442e:	bf00      	nop
 8004430:	00100002 	.word	0x00100002
 8004434:	ffff0000 	.word	0xffff0000
 8004438:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800444a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	691a      	ldr	r2, [r3, #16]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004456:	b2d2      	uxtb	r2, r2
 8004458:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445e:	1c5a      	adds	r2, r3, #1
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004468:	3b01      	subs	r3, #1
 800446a:	b29a      	uxth	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004474:	b29b      	uxth	r3, r3
 8004476:	3b01      	subs	r3, #1
 8004478:	b29a      	uxth	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	691a      	ldr	r2, [r3, #16]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004488:	b2d2      	uxtb	r2, r2
 800448a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004490:	1c5a      	adds	r2, r3, #1
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800449a:	3b01      	subs	r3, #1
 800449c:	b29a      	uxth	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	3b01      	subs	r3, #1
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044b0:	e0c4      	b.n	800463c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b8:	2200      	movs	r2, #0
 80044ba:	496c      	ldr	r1, [pc, #432]	@ (800466c <HAL_I2C_Master_Receive+0x460>)
 80044bc:	68f8      	ldr	r0, [r7, #12]
 80044be:	f000 fa27 	bl	8004910 <I2C_WaitOnFlagUntilTimeout>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e0cb      	b.n	8004664 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	691a      	ldr	r2, [r3, #16]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e6:	b2d2      	uxtb	r2, r2
 80044e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ee:	1c5a      	adds	r2, r3, #1
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f8:	3b01      	subs	r3, #1
 80044fa:	b29a      	uxth	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004504:	b29b      	uxth	r3, r3
 8004506:	3b01      	subs	r3, #1
 8004508:	b29a      	uxth	r2, r3
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800450e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004514:	2200      	movs	r2, #0
 8004516:	4955      	ldr	r1, [pc, #340]	@ (800466c <HAL_I2C_Master_Receive+0x460>)
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f000 f9f9 	bl	8004910 <I2C_WaitOnFlagUntilTimeout>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d001      	beq.n	8004528 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e09d      	b.n	8004664 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004536:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	691a      	ldr	r2, [r3, #16]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004542:	b2d2      	uxtb	r2, r2
 8004544:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454a:	1c5a      	adds	r2, r3, #1
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004554:	3b01      	subs	r3, #1
 8004556:	b29a      	uxth	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004560:	b29b      	uxth	r3, r3
 8004562:	3b01      	subs	r3, #1
 8004564:	b29a      	uxth	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	691a      	ldr	r2, [r3, #16]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004574:	b2d2      	uxtb	r2, r2
 8004576:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457c:	1c5a      	adds	r2, r3, #1
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004586:	3b01      	subs	r3, #1
 8004588:	b29a      	uxth	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800459c:	e04e      	b.n	800463c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800459e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	f000 fb5e 	bl	8004c64 <I2C_WaitOnRXNEFlagUntilTimeout>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e058      	b.n	8004664 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	691a      	ldr	r2, [r3, #16]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045bc:	b2d2      	uxtb	r2, r2
 80045be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c4:	1c5a      	adds	r2, r3, #1
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ce:	3b01      	subs	r3, #1
 80045d0:	b29a      	uxth	r2, r3
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045da:	b29b      	uxth	r3, r3
 80045dc:	3b01      	subs	r3, #1
 80045de:	b29a      	uxth	r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	f003 0304 	and.w	r3, r3, #4
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	d124      	bne.n	800463c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f6:	2b03      	cmp	r3, #3
 80045f8:	d107      	bne.n	800460a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004608:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	691a      	ldr	r2, [r3, #16]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	b2d2      	uxtb	r2, r2
 8004616:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461c:	1c5a      	adds	r2, r3, #1
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004626:	3b01      	subs	r3, #1
 8004628:	b29a      	uxth	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004632:	b29b      	uxth	r3, r3
 8004634:	3b01      	subs	r3, #1
 8004636:	b29a      	uxth	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004640:	2b00      	cmp	r3, #0
 8004642:	f47f aeb6 	bne.w	80043b2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2220      	movs	r2, #32
 800464a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800465e:	2300      	movs	r3, #0
 8004660:	e000      	b.n	8004664 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004662:	2302      	movs	r3, #2
  }
}
 8004664:	4618      	mov	r0, r3
 8004666:	3728      	adds	r7, #40	@ 0x28
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	00010004 	.word	0x00010004

08004670 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b088      	sub	sp, #32
 8004674:	af02      	add	r7, sp, #8
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	607a      	str	r2, [r7, #4]
 800467a:	603b      	str	r3, [r7, #0]
 800467c:	460b      	mov	r3, r1
 800467e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004684:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	2b08      	cmp	r3, #8
 800468a:	d006      	beq.n	800469a <I2C_MasterRequestWrite+0x2a>
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d003      	beq.n	800469a <I2C_MasterRequestWrite+0x2a>
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004698:	d108      	bne.n	80046ac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046a8:	601a      	str	r2, [r3, #0]
 80046aa:	e00b      	b.n	80046c4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b0:	2b12      	cmp	r3, #18
 80046b2:	d107      	bne.n	80046c4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046c2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f000 f91d 	bl	8004910 <I2C_WaitOnFlagUntilTimeout>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d00d      	beq.n	80046f8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ea:	d103      	bne.n	80046f4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e035      	b.n	8004764 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004700:	d108      	bne.n	8004714 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004702:	897b      	ldrh	r3, [r7, #10]
 8004704:	b2db      	uxtb	r3, r3
 8004706:	461a      	mov	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004710:	611a      	str	r2, [r3, #16]
 8004712:	e01b      	b.n	800474c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004714:	897b      	ldrh	r3, [r7, #10]
 8004716:	11db      	asrs	r3, r3, #7
 8004718:	b2db      	uxtb	r3, r3
 800471a:	f003 0306 	and.w	r3, r3, #6
 800471e:	b2db      	uxtb	r3, r3
 8004720:	f063 030f 	orn	r3, r3, #15
 8004724:	b2da      	uxtb	r2, r3
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	490e      	ldr	r1, [pc, #56]	@ (800476c <I2C_MasterRequestWrite+0xfc>)
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 f966 	bl	8004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e010      	b.n	8004764 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004742:	897b      	ldrh	r3, [r7, #10]
 8004744:	b2da      	uxtb	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	4907      	ldr	r1, [pc, #28]	@ (8004770 <I2C_MasterRequestWrite+0x100>)
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f000 f956 	bl	8004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	00010008 	.word	0x00010008
 8004770:	00010002 	.word	0x00010002

08004774 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b088      	sub	sp, #32
 8004778:	af02      	add	r7, sp, #8
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	607a      	str	r2, [r7, #4]
 800477e:	603b      	str	r3, [r7, #0]
 8004780:	460b      	mov	r3, r1
 8004782:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004788:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004798:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	2b08      	cmp	r3, #8
 800479e:	d006      	beq.n	80047ae <I2C_MasterRequestRead+0x3a>
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d003      	beq.n	80047ae <I2C_MasterRequestRead+0x3a>
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80047ac:	d108      	bne.n	80047c0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	e00b      	b.n	80047d8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c4:	2b11      	cmp	r3, #17
 80047c6:	d107      	bne.n	80047d8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	9300      	str	r3, [sp, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 f893 	bl	8004910 <I2C_WaitOnFlagUntilTimeout>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00d      	beq.n	800480c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047fe:	d103      	bne.n	8004808 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004806:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e079      	b.n	8004900 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004814:	d108      	bne.n	8004828 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004816:	897b      	ldrh	r3, [r7, #10]
 8004818:	b2db      	uxtb	r3, r3
 800481a:	f043 0301 	orr.w	r3, r3, #1
 800481e:	b2da      	uxtb	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	611a      	str	r2, [r3, #16]
 8004826:	e05f      	b.n	80048e8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004828:	897b      	ldrh	r3, [r7, #10]
 800482a:	11db      	asrs	r3, r3, #7
 800482c:	b2db      	uxtb	r3, r3
 800482e:	f003 0306 	and.w	r3, r3, #6
 8004832:	b2db      	uxtb	r3, r3
 8004834:	f063 030f 	orn	r3, r3, #15
 8004838:	b2da      	uxtb	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	4930      	ldr	r1, [pc, #192]	@ (8004908 <I2C_MasterRequestRead+0x194>)
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 f8dc 	bl	8004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e054      	b.n	8004900 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004856:	897b      	ldrh	r3, [r7, #10]
 8004858:	b2da      	uxtb	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	4929      	ldr	r1, [pc, #164]	@ (800490c <I2C_MasterRequestRead+0x198>)
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f000 f8cc 	bl	8004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e044      	b.n	8004900 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004876:	2300      	movs	r3, #0
 8004878:	613b      	str	r3, [r7, #16]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	613b      	str	r3, [r7, #16]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	613b      	str	r3, [r7, #16]
 800488a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800489a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	9300      	str	r3, [sp, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f000 f831 	bl	8004910 <I2C_WaitOnFlagUntilTimeout>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00d      	beq.n	80048d0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048c2:	d103      	bne.n	80048cc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048ca:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e017      	b.n	8004900 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80048d0:	897b      	ldrh	r3, [r7, #10]
 80048d2:	11db      	asrs	r3, r3, #7
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	f003 0306 	and.w	r3, r3, #6
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	f063 030e 	orn	r3, r3, #14
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	4907      	ldr	r1, [pc, #28]	@ (800490c <I2C_MasterRequestRead+0x198>)
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f000 f888 	bl	8004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e000      	b.n	8004900 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	4618      	mov	r0, r3
 8004902:	3718      	adds	r7, #24
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	00010008 	.word	0x00010008
 800490c:	00010002 	.word	0x00010002

08004910 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	603b      	str	r3, [r7, #0]
 800491c:	4613      	mov	r3, r2
 800491e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004920:	e048      	b.n	80049b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004928:	d044      	beq.n	80049b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800492a:	f7fe fa95 	bl	8002e58 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	683a      	ldr	r2, [r7, #0]
 8004936:	429a      	cmp	r2, r3
 8004938:	d302      	bcc.n	8004940 <I2C_WaitOnFlagUntilTimeout+0x30>
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d139      	bne.n	80049b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	0c1b      	lsrs	r3, r3, #16
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b01      	cmp	r3, #1
 8004948:	d10d      	bne.n	8004966 <I2C_WaitOnFlagUntilTimeout+0x56>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	43da      	mvns	r2, r3
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	4013      	ands	r3, r2
 8004956:	b29b      	uxth	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	bf0c      	ite	eq
 800495c:	2301      	moveq	r3, #1
 800495e:	2300      	movne	r3, #0
 8004960:	b2db      	uxtb	r3, r3
 8004962:	461a      	mov	r2, r3
 8004964:	e00c      	b.n	8004980 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	43da      	mvns	r2, r3
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	4013      	ands	r3, r2
 8004972:	b29b      	uxth	r3, r3
 8004974:	2b00      	cmp	r3, #0
 8004976:	bf0c      	ite	eq
 8004978:	2301      	moveq	r3, #1
 800497a:	2300      	movne	r3, #0
 800497c:	b2db      	uxtb	r3, r3
 800497e:	461a      	mov	r2, r3
 8004980:	79fb      	ldrb	r3, [r7, #7]
 8004982:	429a      	cmp	r2, r3
 8004984:	d116      	bne.n	80049b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2220      	movs	r2, #32
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a0:	f043 0220 	orr.w	r2, r3, #32
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e023      	b.n	80049fc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	0c1b      	lsrs	r3, r3, #16
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d10d      	bne.n	80049da <I2C_WaitOnFlagUntilTimeout+0xca>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	43da      	mvns	r2, r3
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	4013      	ands	r3, r2
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	bf0c      	ite	eq
 80049d0:	2301      	moveq	r3, #1
 80049d2:	2300      	movne	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	461a      	mov	r2, r3
 80049d8:	e00c      	b.n	80049f4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	43da      	mvns	r2, r3
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	4013      	ands	r3, r2
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	bf0c      	ite	eq
 80049ec:	2301      	moveq	r3, #1
 80049ee:	2300      	movne	r3, #0
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	461a      	mov	r2, r3
 80049f4:	79fb      	ldrb	r3, [r7, #7]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d093      	beq.n	8004922 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
 8004a10:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a12:	e071      	b.n	8004af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a22:	d123      	bne.n	8004a6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a32:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2220      	movs	r2, #32
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a58:	f043 0204 	orr.w	r2, r3, #4
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e067      	b.n	8004b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a72:	d041      	beq.n	8004af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a74:	f7fe f9f0 	bl	8002e58 <HAL_GetTick>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d302      	bcc.n	8004a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d136      	bne.n	8004af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	0c1b      	lsrs	r3, r3, #16
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d10c      	bne.n	8004aae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	43da      	mvns	r2, r3
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	bf14      	ite	ne
 8004aa6:	2301      	movne	r3, #1
 8004aa8:	2300      	moveq	r3, #0
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	e00b      	b.n	8004ac6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	43da      	mvns	r2, r3
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	bf14      	ite	ne
 8004ac0:	2301      	movne	r3, #1
 8004ac2:	2300      	moveq	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d016      	beq.n	8004af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae4:	f043 0220 	orr.w	r2, r3, #32
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e021      	b.n	8004b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	0c1b      	lsrs	r3, r3, #16
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d10c      	bne.n	8004b1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	43da      	mvns	r2, r3
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	bf14      	ite	ne
 8004b14:	2301      	movne	r3, #1
 8004b16:	2300      	moveq	r3, #0
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	e00b      	b.n	8004b34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	43da      	mvns	r2, r3
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	4013      	ands	r3, r2
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	bf14      	ite	ne
 8004b2e:	2301      	movne	r3, #1
 8004b30:	2300      	moveq	r3, #0
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f47f af6d 	bne.w	8004a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004b3a:	2300      	movs	r3, #0
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b084      	sub	sp, #16
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b50:	e034      	b.n	8004bbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f000 f8e3 	bl	8004d1e <I2C_IsAcknowledgeFailed>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e034      	b.n	8004bcc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b68:	d028      	beq.n	8004bbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b6a:	f7fe f975 	bl	8002e58 <HAL_GetTick>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d302      	bcc.n	8004b80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d11d      	bne.n	8004bbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b8a:	2b80      	cmp	r3, #128	@ 0x80
 8004b8c:	d016      	beq.n	8004bbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2220      	movs	r2, #32
 8004b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba8:	f043 0220 	orr.w	r2, r3, #32
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e007      	b.n	8004bcc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc6:	2b80      	cmp	r3, #128	@ 0x80
 8004bc8:	d1c3      	bne.n	8004b52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004be0:	e034      	b.n	8004c4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f000 f89b 	bl	8004d1e <I2C_IsAcknowledgeFailed>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d001      	beq.n	8004bf2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e034      	b.n	8004c5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf8:	d028      	beq.n	8004c4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bfa:	f7fe f92d 	bl	8002e58 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d302      	bcc.n	8004c10 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d11d      	bne.n	8004c4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	f003 0304 	and.w	r3, r3, #4
 8004c1a:	2b04      	cmp	r3, #4
 8004c1c:	d016      	beq.n	8004c4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2220      	movs	r2, #32
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c38:	f043 0220 	orr.w	r2, r3, #32
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e007      	b.n	8004c5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	f003 0304 	and.w	r3, r3, #4
 8004c56:	2b04      	cmp	r3, #4
 8004c58:	d1c3      	bne.n	8004be2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c70:	e049      	b.n	8004d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	f003 0310 	and.w	r3, r3, #16
 8004c7c:	2b10      	cmp	r3, #16
 8004c7e:	d119      	bne.n	8004cb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f06f 0210 	mvn.w	r2, #16
 8004c88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2220      	movs	r2, #32
 8004c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e030      	b.n	8004d16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cb4:	f7fe f8d0 	bl	8002e58 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d302      	bcc.n	8004cca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d11d      	bne.n	8004d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	695b      	ldr	r3, [r3, #20]
 8004cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cd4:	2b40      	cmp	r3, #64	@ 0x40
 8004cd6:	d016      	beq.n	8004d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2220      	movs	r2, #32
 8004ce2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf2:	f043 0220 	orr.w	r2, r3, #32
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e007      	b.n	8004d16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	695b      	ldr	r3, [r3, #20]
 8004d0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d10:	2b40      	cmp	r3, #64	@ 0x40
 8004d12:	d1ae      	bne.n	8004c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b083      	sub	sp, #12
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d34:	d11b      	bne.n	8004d6e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d3e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2220      	movs	r2, #32
 8004d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5a:	f043 0204 	orr.w	r2, r3, #4
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e000      	b.n	8004d70 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e267      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0301 	and.w	r3, r3, #1
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d075      	beq.n	8004e86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004d9a:	4b88      	ldr	r3, [pc, #544]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
 8004da2:	2b04      	cmp	r3, #4
 8004da4:	d00c      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004da6:	4b85      	ldr	r3, [pc, #532]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004dae:	2b08      	cmp	r3, #8
 8004db0:	d112      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004db2:	4b82      	ldr	r3, [pc, #520]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dbe:	d10b      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc0:	4b7e      	ldr	r3, [pc, #504]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d05b      	beq.n	8004e84 <HAL_RCC_OscConfig+0x108>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d157      	bne.n	8004e84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e242      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de0:	d106      	bne.n	8004df0 <HAL_RCC_OscConfig+0x74>
 8004de2:	4b76      	ldr	r3, [pc, #472]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a75      	ldr	r2, [pc, #468]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dec:	6013      	str	r3, [r2, #0]
 8004dee:	e01d      	b.n	8004e2c <HAL_RCC_OscConfig+0xb0>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004df8:	d10c      	bne.n	8004e14 <HAL_RCC_OscConfig+0x98>
 8004dfa:	4b70      	ldr	r3, [pc, #448]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a6f      	ldr	r2, [pc, #444]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e04:	6013      	str	r3, [r2, #0]
 8004e06:	4b6d      	ldr	r3, [pc, #436]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a6c      	ldr	r2, [pc, #432]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e10:	6013      	str	r3, [r2, #0]
 8004e12:	e00b      	b.n	8004e2c <HAL_RCC_OscConfig+0xb0>
 8004e14:	4b69      	ldr	r3, [pc, #420]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a68      	ldr	r2, [pc, #416]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e1e:	6013      	str	r3, [r2, #0]
 8004e20:	4b66      	ldr	r3, [pc, #408]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a65      	ldr	r2, [pc, #404]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d013      	beq.n	8004e5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e34:	f7fe f810 	bl	8002e58 <HAL_GetTick>
 8004e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e3c:	f7fe f80c 	bl	8002e58 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b64      	cmp	r3, #100	@ 0x64
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e207      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e4e:	4b5b      	ldr	r3, [pc, #364]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d0f0      	beq.n	8004e3c <HAL_RCC_OscConfig+0xc0>
 8004e5a:	e014      	b.n	8004e86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e5c:	f7fd fffc 	bl	8002e58 <HAL_GetTick>
 8004e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e62:	e008      	b.n	8004e76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e64:	f7fd fff8 	bl	8002e58 <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	2b64      	cmp	r3, #100	@ 0x64
 8004e70:	d901      	bls.n	8004e76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e1f3      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e76:	4b51      	ldr	r3, [pc, #324]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1f0      	bne.n	8004e64 <HAL_RCC_OscConfig+0xe8>
 8004e82:	e000      	b.n	8004e86 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d063      	beq.n	8004f5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004e92:	4b4a      	ldr	r3, [pc, #296]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f003 030c 	and.w	r3, r3, #12
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00b      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e9e:	4b47      	ldr	r3, [pc, #284]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d11c      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004eaa:	4b44      	ldr	r3, [pc, #272]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d116      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eb6:	4b41      	ldr	r3, [pc, #260]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d005      	beq.n	8004ece <HAL_RCC_OscConfig+0x152>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d001      	beq.n	8004ece <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e1c7      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ece:	4b3b      	ldr	r3, [pc, #236]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	00db      	lsls	r3, r3, #3
 8004edc:	4937      	ldr	r1, [pc, #220]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ee2:	e03a      	b.n	8004f5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d020      	beq.n	8004f2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004eec:	4b34      	ldr	r3, [pc, #208]	@ (8004fc0 <HAL_RCC_OscConfig+0x244>)
 8004eee:	2201      	movs	r2, #1
 8004ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef2:	f7fd ffb1 	bl	8002e58 <HAL_GetTick>
 8004ef6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ef8:	e008      	b.n	8004f0c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004efa:	f7fd ffad 	bl	8002e58 <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d901      	bls.n	8004f0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e1a8      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0302 	and.w	r3, r3, #2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d0f0      	beq.n	8004efa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f18:	4b28      	ldr	r3, [pc, #160]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	691b      	ldr	r3, [r3, #16]
 8004f24:	00db      	lsls	r3, r3, #3
 8004f26:	4925      	ldr	r1, [pc, #148]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	600b      	str	r3, [r1, #0]
 8004f2c:	e015      	b.n	8004f5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f2e:	4b24      	ldr	r3, [pc, #144]	@ (8004fc0 <HAL_RCC_OscConfig+0x244>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f34:	f7fd ff90 	bl	8002e58 <HAL_GetTick>
 8004f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f3a:	e008      	b.n	8004f4e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f3c:	f7fd ff8c 	bl	8002e58 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e187      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0302 	and.w	r3, r3, #2
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1f0      	bne.n	8004f3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0308 	and.w	r3, r3, #8
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d036      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d016      	beq.n	8004f9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f6e:	4b15      	ldr	r3, [pc, #84]	@ (8004fc4 <HAL_RCC_OscConfig+0x248>)
 8004f70:	2201      	movs	r2, #1
 8004f72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f74:	f7fd ff70 	bl	8002e58 <HAL_GetTick>
 8004f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f7a:	e008      	b.n	8004f8e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f7c:	f7fd ff6c 	bl	8002e58 <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d901      	bls.n	8004f8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e167      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8004fbc <HAL_RCC_OscConfig+0x240>)
 8004f90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d0f0      	beq.n	8004f7c <HAL_RCC_OscConfig+0x200>
 8004f9a:	e01b      	b.n	8004fd4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f9c:	4b09      	ldr	r3, [pc, #36]	@ (8004fc4 <HAL_RCC_OscConfig+0x248>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fa2:	f7fd ff59 	bl	8002e58 <HAL_GetTick>
 8004fa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fa8:	e00e      	b.n	8004fc8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004faa:	f7fd ff55 	bl	8002e58 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d907      	bls.n	8004fc8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e150      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
 8004fbc:	40023800 	.word	0x40023800
 8004fc0:	42470000 	.word	0x42470000
 8004fc4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fc8:	4b88      	ldr	r3, [pc, #544]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8004fca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fcc:	f003 0302 	and.w	r3, r3, #2
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1ea      	bne.n	8004faa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0304 	and.w	r3, r3, #4
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f000 8097 	beq.w	8005110 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fe6:	4b81      	ldr	r3, [pc, #516]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d10f      	bne.n	8005012 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	60bb      	str	r3, [r7, #8]
 8004ff6:	4b7d      	ldr	r3, [pc, #500]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8004ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffa:	4a7c      	ldr	r2, [pc, #496]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8004ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005000:	6413      	str	r3, [r2, #64]	@ 0x40
 8005002:	4b7a      	ldr	r3, [pc, #488]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8005004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800500a:	60bb      	str	r3, [r7, #8]
 800500c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800500e:	2301      	movs	r3, #1
 8005010:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005012:	4b77      	ldr	r3, [pc, #476]	@ (80051f0 <HAL_RCC_OscConfig+0x474>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800501a:	2b00      	cmp	r3, #0
 800501c:	d118      	bne.n	8005050 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800501e:	4b74      	ldr	r3, [pc, #464]	@ (80051f0 <HAL_RCC_OscConfig+0x474>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a73      	ldr	r2, [pc, #460]	@ (80051f0 <HAL_RCC_OscConfig+0x474>)
 8005024:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005028:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800502a:	f7fd ff15 	bl	8002e58 <HAL_GetTick>
 800502e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005030:	e008      	b.n	8005044 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005032:	f7fd ff11 	bl	8002e58 <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	2b02      	cmp	r3, #2
 800503e:	d901      	bls.n	8005044 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e10c      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005044:	4b6a      	ldr	r3, [pc, #424]	@ (80051f0 <HAL_RCC_OscConfig+0x474>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800504c:	2b00      	cmp	r3, #0
 800504e:	d0f0      	beq.n	8005032 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	2b01      	cmp	r3, #1
 8005056:	d106      	bne.n	8005066 <HAL_RCC_OscConfig+0x2ea>
 8005058:	4b64      	ldr	r3, [pc, #400]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 800505a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800505c:	4a63      	ldr	r2, [pc, #396]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 800505e:	f043 0301 	orr.w	r3, r3, #1
 8005062:	6713      	str	r3, [r2, #112]	@ 0x70
 8005064:	e01c      	b.n	80050a0 <HAL_RCC_OscConfig+0x324>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	2b05      	cmp	r3, #5
 800506c:	d10c      	bne.n	8005088 <HAL_RCC_OscConfig+0x30c>
 800506e:	4b5f      	ldr	r3, [pc, #380]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8005070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005072:	4a5e      	ldr	r2, [pc, #376]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8005074:	f043 0304 	orr.w	r3, r3, #4
 8005078:	6713      	str	r3, [r2, #112]	@ 0x70
 800507a:	4b5c      	ldr	r3, [pc, #368]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 800507c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800507e:	4a5b      	ldr	r2, [pc, #364]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8005080:	f043 0301 	orr.w	r3, r3, #1
 8005084:	6713      	str	r3, [r2, #112]	@ 0x70
 8005086:	e00b      	b.n	80050a0 <HAL_RCC_OscConfig+0x324>
 8005088:	4b58      	ldr	r3, [pc, #352]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 800508a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800508c:	4a57      	ldr	r2, [pc, #348]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 800508e:	f023 0301 	bic.w	r3, r3, #1
 8005092:	6713      	str	r3, [r2, #112]	@ 0x70
 8005094:	4b55      	ldr	r3, [pc, #340]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8005096:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005098:	4a54      	ldr	r2, [pc, #336]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 800509a:	f023 0304 	bic.w	r3, r3, #4
 800509e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d015      	beq.n	80050d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a8:	f7fd fed6 	bl	8002e58 <HAL_GetTick>
 80050ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ae:	e00a      	b.n	80050c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050b0:	f7fd fed2 	bl	8002e58 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050be:	4293      	cmp	r3, r2
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e0cb      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050c6:	4b49      	ldr	r3, [pc, #292]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 80050c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ca:	f003 0302 	and.w	r3, r3, #2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0ee      	beq.n	80050b0 <HAL_RCC_OscConfig+0x334>
 80050d2:	e014      	b.n	80050fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050d4:	f7fd fec0 	bl	8002e58 <HAL_GetTick>
 80050d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050da:	e00a      	b.n	80050f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050dc:	f7fd febc 	bl	8002e58 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e0b5      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050f2:	4b3e      	ldr	r3, [pc, #248]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 80050f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050f6:	f003 0302 	and.w	r3, r3, #2
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1ee      	bne.n	80050dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050fe:	7dfb      	ldrb	r3, [r7, #23]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d105      	bne.n	8005110 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005104:	4b39      	ldr	r3, [pc, #228]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8005106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005108:	4a38      	ldr	r2, [pc, #224]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 800510a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800510e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 80a1 	beq.w	800525c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800511a:	4b34      	ldr	r3, [pc, #208]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 030c 	and.w	r3, r3, #12
 8005122:	2b08      	cmp	r3, #8
 8005124:	d05c      	beq.n	80051e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	2b02      	cmp	r3, #2
 800512c:	d141      	bne.n	80051b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800512e:	4b31      	ldr	r3, [pc, #196]	@ (80051f4 <HAL_RCC_OscConfig+0x478>)
 8005130:	2200      	movs	r2, #0
 8005132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005134:	f7fd fe90 	bl	8002e58 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800513c:	f7fd fe8c 	bl	8002e58 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e087      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800514e:	4b27      	ldr	r3, [pc, #156]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1f0      	bne.n	800513c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	69da      	ldr	r2, [r3, #28]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a1b      	ldr	r3, [r3, #32]
 8005162:	431a      	orrs	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005168:	019b      	lsls	r3, r3, #6
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005170:	085b      	lsrs	r3, r3, #1
 8005172:	3b01      	subs	r3, #1
 8005174:	041b      	lsls	r3, r3, #16
 8005176:	431a      	orrs	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517c:	061b      	lsls	r3, r3, #24
 800517e:	491b      	ldr	r1, [pc, #108]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 8005180:	4313      	orrs	r3, r2
 8005182:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005184:	4b1b      	ldr	r3, [pc, #108]	@ (80051f4 <HAL_RCC_OscConfig+0x478>)
 8005186:	2201      	movs	r2, #1
 8005188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800518a:	f7fd fe65 	bl	8002e58 <HAL_GetTick>
 800518e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005190:	e008      	b.n	80051a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005192:	f7fd fe61 	bl	8002e58 <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	2b02      	cmp	r3, #2
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e05c      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051a4:	4b11      	ldr	r3, [pc, #68]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0f0      	beq.n	8005192 <HAL_RCC_OscConfig+0x416>
 80051b0:	e054      	b.n	800525c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051b2:	4b10      	ldr	r3, [pc, #64]	@ (80051f4 <HAL_RCC_OscConfig+0x478>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051b8:	f7fd fe4e 	bl	8002e58 <HAL_GetTick>
 80051bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051be:	e008      	b.n	80051d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c0:	f7fd fe4a 	bl	8002e58 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e045      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051d2:	4b06      	ldr	r3, [pc, #24]	@ (80051ec <HAL_RCC_OscConfig+0x470>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1f0      	bne.n	80051c0 <HAL_RCC_OscConfig+0x444>
 80051de:	e03d      	b.n	800525c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d107      	bne.n	80051f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e038      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
 80051ec:	40023800 	.word	0x40023800
 80051f0:	40007000 	.word	0x40007000
 80051f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005268 <HAL_RCC_OscConfig+0x4ec>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d028      	beq.n	8005258 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005210:	429a      	cmp	r2, r3
 8005212:	d121      	bne.n	8005258 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800521e:	429a      	cmp	r2, r3
 8005220:	d11a      	bne.n	8005258 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005228:	4013      	ands	r3, r2
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800522e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005230:	4293      	cmp	r3, r2
 8005232:	d111      	bne.n	8005258 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800523e:	085b      	lsrs	r3, r3, #1
 8005240:	3b01      	subs	r3, #1
 8005242:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005244:	429a      	cmp	r2, r3
 8005246:	d107      	bne.n	8005258 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005252:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005254:	429a      	cmp	r2, r3
 8005256:	d001      	beq.n	800525c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e000      	b.n	800525e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3718      	adds	r7, #24
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40023800 	.word	0x40023800

0800526c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e0cc      	b.n	800541a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005280:	4b68      	ldr	r3, [pc, #416]	@ (8005424 <HAL_RCC_ClockConfig+0x1b8>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	429a      	cmp	r2, r3
 800528c:	d90c      	bls.n	80052a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800528e:	4b65      	ldr	r3, [pc, #404]	@ (8005424 <HAL_RCC_ClockConfig+0x1b8>)
 8005290:	683a      	ldr	r2, [r7, #0]
 8005292:	b2d2      	uxtb	r2, r2
 8005294:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005296:	4b63      	ldr	r3, [pc, #396]	@ (8005424 <HAL_RCC_ClockConfig+0x1b8>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d001      	beq.n	80052a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e0b8      	b.n	800541a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d020      	beq.n	80052f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f003 0304 	and.w	r3, r3, #4
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d005      	beq.n	80052cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052c0:	4b59      	ldr	r3, [pc, #356]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	4a58      	ldr	r2, [pc, #352]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80052c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80052ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0308 	and.w	r3, r3, #8
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d005      	beq.n	80052e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052d8:	4b53      	ldr	r3, [pc, #332]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	4a52      	ldr	r2, [pc, #328]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80052de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80052e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052e4:	4b50      	ldr	r3, [pc, #320]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	494d      	ldr	r1, [pc, #308]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0301 	and.w	r3, r3, #1
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d044      	beq.n	800538c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d107      	bne.n	800531a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530a:	4b47      	ldr	r3, [pc, #284]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d119      	bne.n	800534a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e07f      	b.n	800541a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2b02      	cmp	r3, #2
 8005320:	d003      	beq.n	800532a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005326:	2b03      	cmp	r3, #3
 8005328:	d107      	bne.n	800533a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800532a:	4b3f      	ldr	r3, [pc, #252]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d109      	bne.n	800534a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e06f      	b.n	800541a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800533a:	4b3b      	ldr	r3, [pc, #236]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e067      	b.n	800541a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800534a:	4b37      	ldr	r3, [pc, #220]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f023 0203 	bic.w	r2, r3, #3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	4934      	ldr	r1, [pc, #208]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 8005358:	4313      	orrs	r3, r2
 800535a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800535c:	f7fd fd7c 	bl	8002e58 <HAL_GetTick>
 8005360:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005362:	e00a      	b.n	800537a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005364:	f7fd fd78 	bl	8002e58 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005372:	4293      	cmp	r3, r2
 8005374:	d901      	bls.n	800537a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	e04f      	b.n	800541a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800537a:	4b2b      	ldr	r3, [pc, #172]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f003 020c 	and.w	r2, r3, #12
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	429a      	cmp	r2, r3
 800538a:	d1eb      	bne.n	8005364 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800538c:	4b25      	ldr	r3, [pc, #148]	@ (8005424 <HAL_RCC_ClockConfig+0x1b8>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	683a      	ldr	r2, [r7, #0]
 8005396:	429a      	cmp	r2, r3
 8005398:	d20c      	bcs.n	80053b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800539a:	4b22      	ldr	r3, [pc, #136]	@ (8005424 <HAL_RCC_ClockConfig+0x1b8>)
 800539c:	683a      	ldr	r2, [r7, #0]
 800539e:	b2d2      	uxtb	r2, r2
 80053a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053a2:	4b20      	ldr	r3, [pc, #128]	@ (8005424 <HAL_RCC_ClockConfig+0x1b8>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0307 	and.w	r3, r3, #7
 80053aa:	683a      	ldr	r2, [r7, #0]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d001      	beq.n	80053b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e032      	b.n	800541a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0304 	and.w	r3, r3, #4
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d008      	beq.n	80053d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053c0:	4b19      	ldr	r3, [pc, #100]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	4916      	ldr	r1, [pc, #88]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0308 	and.w	r3, r3, #8
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d009      	beq.n	80053f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053de:	4b12      	ldr	r3, [pc, #72]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	490e      	ldr	r1, [pc, #56]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053f2:	f000 f821 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 80053f6:	4602      	mov	r2, r0
 80053f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005428 <HAL_RCC_ClockConfig+0x1bc>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	091b      	lsrs	r3, r3, #4
 80053fe:	f003 030f 	and.w	r3, r3, #15
 8005402:	490a      	ldr	r1, [pc, #40]	@ (800542c <HAL_RCC_ClockConfig+0x1c0>)
 8005404:	5ccb      	ldrb	r3, [r1, r3]
 8005406:	fa22 f303 	lsr.w	r3, r2, r3
 800540a:	4a09      	ldr	r2, [pc, #36]	@ (8005430 <HAL_RCC_ClockConfig+0x1c4>)
 800540c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800540e:	4b09      	ldr	r3, [pc, #36]	@ (8005434 <HAL_RCC_ClockConfig+0x1c8>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4618      	mov	r0, r3
 8005414:	f7fd fcdc 	bl	8002dd0 <HAL_InitTick>

  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40023c00 	.word	0x40023c00
 8005428:	40023800 	.word	0x40023800
 800542c:	0800a210 	.word	0x0800a210
 8005430:	20000010 	.word	0x20000010
 8005434:	20000014 	.word	0x20000014

08005438 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005438:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800543c:	b090      	sub	sp, #64	@ 0x40
 800543e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005440:	2300      	movs	r3, #0
 8005442:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005444:	2300      	movs	r3, #0
 8005446:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005448:	2300      	movs	r3, #0
 800544a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800544c:	2300      	movs	r3, #0
 800544e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005450:	4b59      	ldr	r3, [pc, #356]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f003 030c 	and.w	r3, r3, #12
 8005458:	2b08      	cmp	r3, #8
 800545a:	d00d      	beq.n	8005478 <HAL_RCC_GetSysClockFreq+0x40>
 800545c:	2b08      	cmp	r3, #8
 800545e:	f200 80a1 	bhi.w	80055a4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005462:	2b00      	cmp	r3, #0
 8005464:	d002      	beq.n	800546c <HAL_RCC_GetSysClockFreq+0x34>
 8005466:	2b04      	cmp	r3, #4
 8005468:	d003      	beq.n	8005472 <HAL_RCC_GetSysClockFreq+0x3a>
 800546a:	e09b      	b.n	80055a4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800546c:	4b53      	ldr	r3, [pc, #332]	@ (80055bc <HAL_RCC_GetSysClockFreq+0x184>)
 800546e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005470:	e09b      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005472:	4b53      	ldr	r3, [pc, #332]	@ (80055c0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005474:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005476:	e098      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005478:	4b4f      	ldr	r3, [pc, #316]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005480:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005482:	4b4d      	ldr	r3, [pc, #308]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d028      	beq.n	80054e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800548e:	4b4a      	ldr	r3, [pc, #296]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	099b      	lsrs	r3, r3, #6
 8005494:	2200      	movs	r2, #0
 8005496:	623b      	str	r3, [r7, #32]
 8005498:	627a      	str	r2, [r7, #36]	@ 0x24
 800549a:	6a3b      	ldr	r3, [r7, #32]
 800549c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80054a0:	2100      	movs	r1, #0
 80054a2:	4b47      	ldr	r3, [pc, #284]	@ (80055c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80054a4:	fb03 f201 	mul.w	r2, r3, r1
 80054a8:	2300      	movs	r3, #0
 80054aa:	fb00 f303 	mul.w	r3, r0, r3
 80054ae:	4413      	add	r3, r2
 80054b0:	4a43      	ldr	r2, [pc, #268]	@ (80055c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80054b2:	fba0 1202 	umull	r1, r2, r0, r2
 80054b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054b8:	460a      	mov	r2, r1
 80054ba:	62ba      	str	r2, [r7, #40]	@ 0x28
 80054bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054be:	4413      	add	r3, r2
 80054c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054c4:	2200      	movs	r2, #0
 80054c6:	61bb      	str	r3, [r7, #24]
 80054c8:	61fa      	str	r2, [r7, #28]
 80054ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80054d2:	f7fb fbb9 	bl	8000c48 <__aeabi_uldivmod>
 80054d6:	4602      	mov	r2, r0
 80054d8:	460b      	mov	r3, r1
 80054da:	4613      	mov	r3, r2
 80054dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054de:	e053      	b.n	8005588 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054e0:	4b35      	ldr	r3, [pc, #212]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x180>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	099b      	lsrs	r3, r3, #6
 80054e6:	2200      	movs	r2, #0
 80054e8:	613b      	str	r3, [r7, #16]
 80054ea:	617a      	str	r2, [r7, #20]
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80054f2:	f04f 0b00 	mov.w	fp, #0
 80054f6:	4652      	mov	r2, sl
 80054f8:	465b      	mov	r3, fp
 80054fa:	f04f 0000 	mov.w	r0, #0
 80054fe:	f04f 0100 	mov.w	r1, #0
 8005502:	0159      	lsls	r1, r3, #5
 8005504:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005508:	0150      	lsls	r0, r2, #5
 800550a:	4602      	mov	r2, r0
 800550c:	460b      	mov	r3, r1
 800550e:	ebb2 080a 	subs.w	r8, r2, sl
 8005512:	eb63 090b 	sbc.w	r9, r3, fp
 8005516:	f04f 0200 	mov.w	r2, #0
 800551a:	f04f 0300 	mov.w	r3, #0
 800551e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005522:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005526:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800552a:	ebb2 0408 	subs.w	r4, r2, r8
 800552e:	eb63 0509 	sbc.w	r5, r3, r9
 8005532:	f04f 0200 	mov.w	r2, #0
 8005536:	f04f 0300 	mov.w	r3, #0
 800553a:	00eb      	lsls	r3, r5, #3
 800553c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005540:	00e2      	lsls	r2, r4, #3
 8005542:	4614      	mov	r4, r2
 8005544:	461d      	mov	r5, r3
 8005546:	eb14 030a 	adds.w	r3, r4, sl
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	eb45 030b 	adc.w	r3, r5, fp
 8005550:	607b      	str	r3, [r7, #4]
 8005552:	f04f 0200 	mov.w	r2, #0
 8005556:	f04f 0300 	mov.w	r3, #0
 800555a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800555e:	4629      	mov	r1, r5
 8005560:	028b      	lsls	r3, r1, #10
 8005562:	4621      	mov	r1, r4
 8005564:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005568:	4621      	mov	r1, r4
 800556a:	028a      	lsls	r2, r1, #10
 800556c:	4610      	mov	r0, r2
 800556e:	4619      	mov	r1, r3
 8005570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005572:	2200      	movs	r2, #0
 8005574:	60bb      	str	r3, [r7, #8]
 8005576:	60fa      	str	r2, [r7, #12]
 8005578:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800557c:	f7fb fb64 	bl	8000c48 <__aeabi_uldivmod>
 8005580:	4602      	mov	r2, r0
 8005582:	460b      	mov	r3, r1
 8005584:	4613      	mov	r3, r2
 8005586:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005588:	4b0b      	ldr	r3, [pc, #44]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	0c1b      	lsrs	r3, r3, #16
 800558e:	f003 0303 	and.w	r3, r3, #3
 8005592:	3301      	adds	r3, #1
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005598:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800559a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559c:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80055a2:	e002      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80055a4:	4b05      	ldr	r3, [pc, #20]	@ (80055bc <HAL_RCC_GetSysClockFreq+0x184>)
 80055a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80055a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3740      	adds	r7, #64	@ 0x40
 80055b0:	46bd      	mov	sp, r7
 80055b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055b6:	bf00      	nop
 80055b8:	40023800 	.word	0x40023800
 80055bc:	00f42400 	.word	0x00f42400
 80055c0:	017d7840 	.word	0x017d7840

080055c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055c8:	4b03      	ldr	r3, [pc, #12]	@ (80055d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80055ca:	681b      	ldr	r3, [r3, #0]
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	20000010 	.word	0x20000010

080055dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80055e0:	f7ff fff0 	bl	80055c4 <HAL_RCC_GetHCLKFreq>
 80055e4:	4602      	mov	r2, r0
 80055e6:	4b05      	ldr	r3, [pc, #20]	@ (80055fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	0a9b      	lsrs	r3, r3, #10
 80055ec:	f003 0307 	and.w	r3, r3, #7
 80055f0:	4903      	ldr	r1, [pc, #12]	@ (8005600 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055f2:	5ccb      	ldrb	r3, [r1, r3]
 80055f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	40023800 	.word	0x40023800
 8005600:	0800a220 	.word	0x0800a220

08005604 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005608:	f7ff ffdc 	bl	80055c4 <HAL_RCC_GetHCLKFreq>
 800560c:	4602      	mov	r2, r0
 800560e:	4b05      	ldr	r3, [pc, #20]	@ (8005624 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	0b5b      	lsrs	r3, r3, #13
 8005614:	f003 0307 	and.w	r3, r3, #7
 8005618:	4903      	ldr	r1, [pc, #12]	@ (8005628 <HAL_RCC_GetPCLK2Freq+0x24>)
 800561a:	5ccb      	ldrb	r3, [r1, r3]
 800561c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005620:	4618      	mov	r0, r3
 8005622:	bd80      	pop	{r7, pc}
 8005624:	40023800 	.word	0x40023800
 8005628:	0800a220 	.word	0x0800a220

0800562c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e041      	b.n	80056c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b00      	cmp	r3, #0
 8005648:	d106      	bne.n	8005658 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7fd f948 	bl	80028e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2202      	movs	r2, #2
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	3304      	adds	r3, #4
 8005668:	4619      	mov	r1, r3
 800566a:	4610      	mov	r0, r2
 800566c:	f000 fe3e 	bl	80062ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3708      	adds	r7, #8
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056ca:	b580      	push	{r7, lr}
 80056cc:	b082      	sub	sp, #8
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e041      	b.n	8005760 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d106      	bne.n	80056f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f7fd f8d7 	bl	80028a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2202      	movs	r2, #2
 80056fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	3304      	adds	r3, #4
 8005706:	4619      	mov	r1, r3
 8005708:	4610      	mov	r0, r2
 800570a:	f000 fdef 	bl	80062ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3708      	adds	r7, #8
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d109      	bne.n	800578c <HAL_TIM_PWM_Start+0x24>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800577e:	b2db      	uxtb	r3, r3
 8005780:	2b01      	cmp	r3, #1
 8005782:	bf14      	ite	ne
 8005784:	2301      	movne	r3, #1
 8005786:	2300      	moveq	r3, #0
 8005788:	b2db      	uxtb	r3, r3
 800578a:	e022      	b.n	80057d2 <HAL_TIM_PWM_Start+0x6a>
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	2b04      	cmp	r3, #4
 8005790:	d109      	bne.n	80057a6 <HAL_TIM_PWM_Start+0x3e>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b01      	cmp	r3, #1
 800579c:	bf14      	ite	ne
 800579e:	2301      	movne	r3, #1
 80057a0:	2300      	moveq	r3, #0
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	e015      	b.n	80057d2 <HAL_TIM_PWM_Start+0x6a>
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	2b08      	cmp	r3, #8
 80057aa:	d109      	bne.n	80057c0 <HAL_TIM_PWM_Start+0x58>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	bf14      	ite	ne
 80057b8:	2301      	movne	r3, #1
 80057ba:	2300      	moveq	r3, #0
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	e008      	b.n	80057d2 <HAL_TIM_PWM_Start+0x6a>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	bf14      	ite	ne
 80057cc:	2301      	movne	r3, #1
 80057ce:	2300      	moveq	r3, #0
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e07c      	b.n	80058d4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d104      	bne.n	80057ea <HAL_TIM_PWM_Start+0x82>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2202      	movs	r2, #2
 80057e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057e8:	e013      	b.n	8005812 <HAL_TIM_PWM_Start+0xaa>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b04      	cmp	r3, #4
 80057ee:	d104      	bne.n	80057fa <HAL_TIM_PWM_Start+0x92>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057f8:	e00b      	b.n	8005812 <HAL_TIM_PWM_Start+0xaa>
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b08      	cmp	r3, #8
 80057fe:	d104      	bne.n	800580a <HAL_TIM_PWM_Start+0xa2>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005808:	e003      	b.n	8005812 <HAL_TIM_PWM_Start+0xaa>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2202      	movs	r2, #2
 800580e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2201      	movs	r2, #1
 8005818:	6839      	ldr	r1, [r7, #0]
 800581a:	4618      	mov	r0, r3
 800581c:	f001 f986 	bl	8006b2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a2d      	ldr	r2, [pc, #180]	@ (80058dc <HAL_TIM_PWM_Start+0x174>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d004      	beq.n	8005834 <HAL_TIM_PWM_Start+0xcc>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a2c      	ldr	r2, [pc, #176]	@ (80058e0 <HAL_TIM_PWM_Start+0x178>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d101      	bne.n	8005838 <HAL_TIM_PWM_Start+0xd0>
 8005834:	2301      	movs	r3, #1
 8005836:	e000      	b.n	800583a <HAL_TIM_PWM_Start+0xd2>
 8005838:	2300      	movs	r3, #0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d007      	beq.n	800584e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800584c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a22      	ldr	r2, [pc, #136]	@ (80058dc <HAL_TIM_PWM_Start+0x174>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d022      	beq.n	800589e <HAL_TIM_PWM_Start+0x136>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005860:	d01d      	beq.n	800589e <HAL_TIM_PWM_Start+0x136>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a1f      	ldr	r2, [pc, #124]	@ (80058e4 <HAL_TIM_PWM_Start+0x17c>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d018      	beq.n	800589e <HAL_TIM_PWM_Start+0x136>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a1d      	ldr	r2, [pc, #116]	@ (80058e8 <HAL_TIM_PWM_Start+0x180>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d013      	beq.n	800589e <HAL_TIM_PWM_Start+0x136>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a1c      	ldr	r2, [pc, #112]	@ (80058ec <HAL_TIM_PWM_Start+0x184>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d00e      	beq.n	800589e <HAL_TIM_PWM_Start+0x136>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a16      	ldr	r2, [pc, #88]	@ (80058e0 <HAL_TIM_PWM_Start+0x178>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d009      	beq.n	800589e <HAL_TIM_PWM_Start+0x136>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a18      	ldr	r2, [pc, #96]	@ (80058f0 <HAL_TIM_PWM_Start+0x188>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d004      	beq.n	800589e <HAL_TIM_PWM_Start+0x136>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a16      	ldr	r2, [pc, #88]	@ (80058f4 <HAL_TIM_PWM_Start+0x18c>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d111      	bne.n	80058c2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f003 0307 	and.w	r3, r3, #7
 80058a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2b06      	cmp	r3, #6
 80058ae:	d010      	beq.n	80058d2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f042 0201 	orr.w	r2, r2, #1
 80058be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058c0:	e007      	b.n	80058d2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f042 0201 	orr.w	r2, r2, #1
 80058d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	40010000 	.word	0x40010000
 80058e0:	40010400 	.word	0x40010400
 80058e4:	40000400 	.word	0x40000400
 80058e8:	40000800 	.word	0x40000800
 80058ec:	40000c00 	.word	0x40000c00
 80058f0:	40014000 	.word	0x40014000
 80058f4:	40001800 	.word	0x40001800

080058f8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e041      	b.n	800598e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d106      	bne.n	8005924 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7fc ff70 	bl	8002804 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2202      	movs	r2, #2
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3304      	adds	r3, #4
 8005934:	4619      	mov	r1, r3
 8005936:	4610      	mov	r0, r2
 8005938:	f000 fcd8 	bl	80062ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
	...

08005998 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059a2:	2300      	movs	r3, #0
 80059a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d104      	bne.n	80059b6 <HAL_TIM_IC_Start_IT+0x1e>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	e013      	b.n	80059de <HAL_TIM_IC_Start_IT+0x46>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b04      	cmp	r3, #4
 80059ba:	d104      	bne.n	80059c6 <HAL_TIM_IC_Start_IT+0x2e>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	e00b      	b.n	80059de <HAL_TIM_IC_Start_IT+0x46>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	d104      	bne.n	80059d6 <HAL_TIM_IC_Start_IT+0x3e>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	e003      	b.n	80059de <HAL_TIM_IC_Start_IT+0x46>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d104      	bne.n	80059f0 <HAL_TIM_IC_Start_IT+0x58>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	e013      	b.n	8005a18 <HAL_TIM_IC_Start_IT+0x80>
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	2b04      	cmp	r3, #4
 80059f4:	d104      	bne.n	8005a00 <HAL_TIM_IC_Start_IT+0x68>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	e00b      	b.n	8005a18 <HAL_TIM_IC_Start_IT+0x80>
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	2b08      	cmp	r3, #8
 8005a04:	d104      	bne.n	8005a10 <HAL_TIM_IC_Start_IT+0x78>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	e003      	b.n	8005a18 <HAL_TIM_IC_Start_IT+0x80>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a1a:	7bbb      	ldrb	r3, [r7, #14]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d102      	bne.n	8005a26 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a20:	7b7b      	ldrb	r3, [r7, #13]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d001      	beq.n	8005a2a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e0cc      	b.n	8005bc4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d104      	bne.n	8005a3a <HAL_TIM_IC_Start_IT+0xa2>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2202      	movs	r2, #2
 8005a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a38:	e013      	b.n	8005a62 <HAL_TIM_IC_Start_IT+0xca>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	2b04      	cmp	r3, #4
 8005a3e:	d104      	bne.n	8005a4a <HAL_TIM_IC_Start_IT+0xb2>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2202      	movs	r2, #2
 8005a44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a48:	e00b      	b.n	8005a62 <HAL_TIM_IC_Start_IT+0xca>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d104      	bne.n	8005a5a <HAL_TIM_IC_Start_IT+0xc2>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a58:	e003      	b.n	8005a62 <HAL_TIM_IC_Start_IT+0xca>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d104      	bne.n	8005a72 <HAL_TIM_IC_Start_IT+0xda>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2202      	movs	r2, #2
 8005a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a70:	e013      	b.n	8005a9a <HAL_TIM_IC_Start_IT+0x102>
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	2b04      	cmp	r3, #4
 8005a76:	d104      	bne.n	8005a82 <HAL_TIM_IC_Start_IT+0xea>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a80:	e00b      	b.n	8005a9a <HAL_TIM_IC_Start_IT+0x102>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	2b08      	cmp	r3, #8
 8005a86:	d104      	bne.n	8005a92 <HAL_TIM_IC_Start_IT+0xfa>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a90:	e003      	b.n	8005a9a <HAL_TIM_IC_Start_IT+0x102>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2202      	movs	r2, #2
 8005a96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	2b0c      	cmp	r3, #12
 8005a9e:	d841      	bhi.n	8005b24 <HAL_TIM_IC_Start_IT+0x18c>
 8005aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8005aa8 <HAL_TIM_IC_Start_IT+0x110>)
 8005aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa6:	bf00      	nop
 8005aa8:	08005add 	.word	0x08005add
 8005aac:	08005b25 	.word	0x08005b25
 8005ab0:	08005b25 	.word	0x08005b25
 8005ab4:	08005b25 	.word	0x08005b25
 8005ab8:	08005aef 	.word	0x08005aef
 8005abc:	08005b25 	.word	0x08005b25
 8005ac0:	08005b25 	.word	0x08005b25
 8005ac4:	08005b25 	.word	0x08005b25
 8005ac8:	08005b01 	.word	0x08005b01
 8005acc:	08005b25 	.word	0x08005b25
 8005ad0:	08005b25 	.word	0x08005b25
 8005ad4:	08005b25 	.word	0x08005b25
 8005ad8:	08005b13 	.word	0x08005b13
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68da      	ldr	r2, [r3, #12]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f042 0202 	orr.w	r2, r2, #2
 8005aea:	60da      	str	r2, [r3, #12]
      break;
 8005aec:	e01d      	b.n	8005b2a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68da      	ldr	r2, [r3, #12]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f042 0204 	orr.w	r2, r2, #4
 8005afc:	60da      	str	r2, [r3, #12]
      break;
 8005afe:	e014      	b.n	8005b2a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f042 0208 	orr.w	r2, r2, #8
 8005b0e:	60da      	str	r2, [r3, #12]
      break;
 8005b10:	e00b      	b.n	8005b2a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68da      	ldr	r2, [r3, #12]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f042 0210 	orr.w	r2, r2, #16
 8005b20:	60da      	str	r2, [r3, #12]
      break;
 8005b22:	e002      	b.n	8005b2a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	73fb      	strb	r3, [r7, #15]
      break;
 8005b28:	bf00      	nop
  }

  if (status == HAL_OK)
 8005b2a:	7bfb      	ldrb	r3, [r7, #15]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d148      	bne.n	8005bc2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2201      	movs	r2, #1
 8005b36:	6839      	ldr	r1, [r7, #0]
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f000 fff7 	bl	8006b2c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a22      	ldr	r2, [pc, #136]	@ (8005bcc <HAL_TIM_IC_Start_IT+0x234>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d022      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b50:	d01d      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd0 <HAL_TIM_IC_Start_IT+0x238>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d018      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1c      	ldr	r2, [pc, #112]	@ (8005bd4 <HAL_TIM_IC_Start_IT+0x23c>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d013      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd8 <HAL_TIM_IC_Start_IT+0x240>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00e      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a19      	ldr	r2, [pc, #100]	@ (8005bdc <HAL_TIM_IC_Start_IT+0x244>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d009      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a18      	ldr	r2, [pc, #96]	@ (8005be0 <HAL_TIM_IC_Start_IT+0x248>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d004      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a16      	ldr	r2, [pc, #88]	@ (8005be4 <HAL_TIM_IC_Start_IT+0x24c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d111      	bne.n	8005bb2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f003 0307 	and.w	r3, r3, #7
 8005b98:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	2b06      	cmp	r3, #6
 8005b9e:	d010      	beq.n	8005bc2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f042 0201 	orr.w	r2, r2, #1
 8005bae:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bb0:	e007      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f042 0201 	orr.w	r2, r2, #1
 8005bc0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	40010000 	.word	0x40010000
 8005bd0:	40000400 	.word	0x40000400
 8005bd4:	40000800 	.word	0x40000800
 8005bd8:	40000c00 	.word	0x40000c00
 8005bdc:	40010400 	.word	0x40010400
 8005be0:	40014000 	.word	0x40014000
 8005be4:	40001800 	.word	0x40001800

08005be8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d020      	beq.n	8005c4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f003 0302 	and.w	r3, r3, #2
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d01b      	beq.n	8005c4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f06f 0202 	mvn.w	r2, #2
 8005c1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2201      	movs	r2, #1
 8005c22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	699b      	ldr	r3, [r3, #24]
 8005c2a:	f003 0303 	and.w	r3, r3, #3
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d003      	beq.n	8005c3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f7fc fb2e 	bl	8002294 <HAL_TIM_IC_CaptureCallback>
 8005c38:	e005      	b.n	8005c46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 fb38 	bl	80062b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 fb3f 	bl	80062c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f003 0304 	and.w	r3, r3, #4
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d020      	beq.n	8005c98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f003 0304 	and.w	r3, r3, #4
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d01b      	beq.n	8005c98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f06f 0204 	mvn.w	r2, #4
 8005c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2202      	movs	r2, #2
 8005c6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d003      	beq.n	8005c86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f7fc fb08 	bl	8002294 <HAL_TIM_IC_CaptureCallback>
 8005c84:	e005      	b.n	8005c92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 fb12 	bl	80062b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 fb19 	bl	80062c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	f003 0308 	and.w	r3, r3, #8
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d020      	beq.n	8005ce4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f003 0308 	and.w	r3, r3, #8
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d01b      	beq.n	8005ce4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f06f 0208 	mvn.w	r2, #8
 8005cb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2204      	movs	r2, #4
 8005cba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	f003 0303 	and.w	r3, r3, #3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f7fc fae2 	bl	8002294 <HAL_TIM_IC_CaptureCallback>
 8005cd0:	e005      	b.n	8005cde <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 faec 	bl	80062b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 faf3 	bl	80062c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	f003 0310 	and.w	r3, r3, #16
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d020      	beq.n	8005d30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f003 0310 	and.w	r3, r3, #16
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d01b      	beq.n	8005d30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f06f 0210 	mvn.w	r2, #16
 8005d00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2208      	movs	r2, #8
 8005d06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d003      	beq.n	8005d1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fc fabc 	bl	8002294 <HAL_TIM_IC_CaptureCallback>
 8005d1c:	e005      	b.n	8005d2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 fac6 	bl	80062b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f000 facd 	bl	80062c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	f003 0301 	and.w	r3, r3, #1
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00c      	beq.n	8005d54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f003 0301 	and.w	r3, r3, #1
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d007      	beq.n	8005d54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f06f 0201 	mvn.w	r2, #1
 8005d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 faa4 	bl	800629c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00c      	beq.n	8005d78 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d007      	beq.n	8005d78 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 ff86 	bl	8006c84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00c      	beq.n	8005d9c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d007      	beq.n	8005d9c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 fa9e 	bl	80062d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f003 0320 	and.w	r3, r3, #32
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00c      	beq.n	8005dc0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f003 0320 	and.w	r3, r3, #32
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d007      	beq.n	8005dc0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f06f 0220 	mvn.w	r2, #32
 8005db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 ff58 	bl	8006c70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dc0:	bf00      	nop
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b086      	sub	sp, #24
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d101      	bne.n	8005de6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005de2:	2302      	movs	r3, #2
 8005de4:	e088      	b.n	8005ef8 <HAL_TIM_IC_ConfigChannel+0x130>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d11b      	bne.n	8005e2c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005e04:	f000 fcce 	bl	80067a4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	699a      	ldr	r2, [r3, #24]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f022 020c 	bic.w	r2, r2, #12
 8005e16:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6999      	ldr	r1, [r3, #24]
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	689a      	ldr	r2, [r3, #8]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	619a      	str	r2, [r3, #24]
 8005e2a:	e060      	b.n	8005eee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b04      	cmp	r3, #4
 8005e30:	d11c      	bne.n	8005e6c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005e42:	f000 fd52 	bl	80068ea <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	699a      	ldr	r2, [r3, #24]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005e54:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	6999      	ldr	r1, [r3, #24]
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	021a      	lsls	r2, r3, #8
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	430a      	orrs	r2, r1
 8005e68:	619a      	str	r2, [r3, #24]
 8005e6a:	e040      	b.n	8005eee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2b08      	cmp	r3, #8
 8005e70:	d11b      	bne.n	8005eaa <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005e82:	f000 fd9f 	bl	80069c4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	69da      	ldr	r2, [r3, #28]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 020c 	bic.w	r2, r2, #12
 8005e94:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	69d9      	ldr	r1, [r3, #28]
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	689a      	ldr	r2, [r3, #8]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	430a      	orrs	r2, r1
 8005ea6:	61da      	str	r2, [r3, #28]
 8005ea8:	e021      	b.n	8005eee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b0c      	cmp	r3, #12
 8005eae:	d11c      	bne.n	8005eea <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005ec0:	f000 fdbc 	bl	8006a3c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	69da      	ldr	r2, [r3, #28]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005ed2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	69d9      	ldr	r1, [r3, #28]
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	021a      	lsls	r2, r3, #8
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	430a      	orrs	r2, r1
 8005ee6:	61da      	str	r2, [r3, #28]
 8005ee8:	e001      	b.n	8005eee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3718      	adds	r7, #24
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d101      	bne.n	8005f1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f1a:	2302      	movs	r3, #2
 8005f1c:	e0ae      	b.n	800607c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2b0c      	cmp	r3, #12
 8005f2a:	f200 809f 	bhi.w	800606c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f34:	08005f69 	.word	0x08005f69
 8005f38:	0800606d 	.word	0x0800606d
 8005f3c:	0800606d 	.word	0x0800606d
 8005f40:	0800606d 	.word	0x0800606d
 8005f44:	08005fa9 	.word	0x08005fa9
 8005f48:	0800606d 	.word	0x0800606d
 8005f4c:	0800606d 	.word	0x0800606d
 8005f50:	0800606d 	.word	0x0800606d
 8005f54:	08005feb 	.word	0x08005feb
 8005f58:	0800606d 	.word	0x0800606d
 8005f5c:	0800606d 	.word	0x0800606d
 8005f60:	0800606d 	.word	0x0800606d
 8005f64:	0800602b 	.word	0x0800602b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68b9      	ldr	r1, [r7, #8]
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f000 fa68 	bl	8006444 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	699a      	ldr	r2, [r3, #24]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f042 0208 	orr.w	r2, r2, #8
 8005f82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	699a      	ldr	r2, [r3, #24]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 0204 	bic.w	r2, r2, #4
 8005f92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6999      	ldr	r1, [r3, #24]
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	691a      	ldr	r2, [r3, #16]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	619a      	str	r2, [r3, #24]
      break;
 8005fa6:	e064      	b.n	8006072 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68b9      	ldr	r1, [r7, #8]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f000 fab8 	bl	8006524 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	699a      	ldr	r2, [r3, #24]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	699a      	ldr	r2, [r3, #24]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6999      	ldr	r1, [r3, #24]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	021a      	lsls	r2, r3, #8
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	430a      	orrs	r2, r1
 8005fe6:	619a      	str	r2, [r3, #24]
      break;
 8005fe8:	e043      	b.n	8006072 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68b9      	ldr	r1, [r7, #8]
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f000 fb0d 	bl	8006610 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	69da      	ldr	r2, [r3, #28]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f042 0208 	orr.w	r2, r2, #8
 8006004:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	69da      	ldr	r2, [r3, #28]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0204 	bic.w	r2, r2, #4
 8006014:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	69d9      	ldr	r1, [r3, #28]
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	691a      	ldr	r2, [r3, #16]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	61da      	str	r2, [r3, #28]
      break;
 8006028:	e023      	b.n	8006072 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68b9      	ldr	r1, [r7, #8]
 8006030:	4618      	mov	r0, r3
 8006032:	f000 fb61 	bl	80066f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	69da      	ldr	r2, [r3, #28]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006044:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	69da      	ldr	r2, [r3, #28]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006054:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69d9      	ldr	r1, [r3, #28]
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	021a      	lsls	r2, r3, #8
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	430a      	orrs	r2, r1
 8006068:	61da      	str	r2, [r3, #28]
      break;
 800606a:	e002      	b.n	8006072 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	75fb      	strb	r3, [r7, #23]
      break;
 8006070:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800607a:	7dfb      	ldrb	r3, [r7, #23]
}
 800607c:	4618      	mov	r0, r3
 800607e:	3718      	adds	r7, #24
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800608e:	2300      	movs	r3, #0
 8006090:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006098:	2b01      	cmp	r3, #1
 800609a:	d101      	bne.n	80060a0 <HAL_TIM_ConfigClockSource+0x1c>
 800609c:	2302      	movs	r3, #2
 800609e:	e0b4      	b.n	800620a <HAL_TIM_ConfigClockSource+0x186>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2202      	movs	r2, #2
 80060ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80060be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68ba      	ldr	r2, [r7, #8]
 80060ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060d8:	d03e      	beq.n	8006158 <HAL_TIM_ConfigClockSource+0xd4>
 80060da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060de:	f200 8087 	bhi.w	80061f0 <HAL_TIM_ConfigClockSource+0x16c>
 80060e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060e6:	f000 8086 	beq.w	80061f6 <HAL_TIM_ConfigClockSource+0x172>
 80060ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060ee:	d87f      	bhi.n	80061f0 <HAL_TIM_ConfigClockSource+0x16c>
 80060f0:	2b70      	cmp	r3, #112	@ 0x70
 80060f2:	d01a      	beq.n	800612a <HAL_TIM_ConfigClockSource+0xa6>
 80060f4:	2b70      	cmp	r3, #112	@ 0x70
 80060f6:	d87b      	bhi.n	80061f0 <HAL_TIM_ConfigClockSource+0x16c>
 80060f8:	2b60      	cmp	r3, #96	@ 0x60
 80060fa:	d050      	beq.n	800619e <HAL_TIM_ConfigClockSource+0x11a>
 80060fc:	2b60      	cmp	r3, #96	@ 0x60
 80060fe:	d877      	bhi.n	80061f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006100:	2b50      	cmp	r3, #80	@ 0x50
 8006102:	d03c      	beq.n	800617e <HAL_TIM_ConfigClockSource+0xfa>
 8006104:	2b50      	cmp	r3, #80	@ 0x50
 8006106:	d873      	bhi.n	80061f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006108:	2b40      	cmp	r3, #64	@ 0x40
 800610a:	d058      	beq.n	80061be <HAL_TIM_ConfigClockSource+0x13a>
 800610c:	2b40      	cmp	r3, #64	@ 0x40
 800610e:	d86f      	bhi.n	80061f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006110:	2b30      	cmp	r3, #48	@ 0x30
 8006112:	d064      	beq.n	80061de <HAL_TIM_ConfigClockSource+0x15a>
 8006114:	2b30      	cmp	r3, #48	@ 0x30
 8006116:	d86b      	bhi.n	80061f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006118:	2b20      	cmp	r3, #32
 800611a:	d060      	beq.n	80061de <HAL_TIM_ConfigClockSource+0x15a>
 800611c:	2b20      	cmp	r3, #32
 800611e:	d867      	bhi.n	80061f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006120:	2b00      	cmp	r3, #0
 8006122:	d05c      	beq.n	80061de <HAL_TIM_ConfigClockSource+0x15a>
 8006124:	2b10      	cmp	r3, #16
 8006126:	d05a      	beq.n	80061de <HAL_TIM_ConfigClockSource+0x15a>
 8006128:	e062      	b.n	80061f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800613a:	f000 fcd7 	bl	8006aec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800614c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	609a      	str	r2, [r3, #8]
      break;
 8006156:	e04f      	b.n	80061f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006168:	f000 fcc0 	bl	8006aec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	689a      	ldr	r2, [r3, #8]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800617a:	609a      	str	r2, [r3, #8]
      break;
 800617c:	e03c      	b.n	80061f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800618a:	461a      	mov	r2, r3
 800618c:	f000 fb7e 	bl	800688c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	2150      	movs	r1, #80	@ 0x50
 8006196:	4618      	mov	r0, r3
 8006198:	f000 fc8d 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 800619c:	e02c      	b.n	80061f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061aa:	461a      	mov	r2, r3
 80061ac:	f000 fbda 	bl	8006964 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2160      	movs	r1, #96	@ 0x60
 80061b6:	4618      	mov	r0, r3
 80061b8:	f000 fc7d 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 80061bc:	e01c      	b.n	80061f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ca:	461a      	mov	r2, r3
 80061cc:	f000 fb5e 	bl	800688c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2140      	movs	r1, #64	@ 0x40
 80061d6:	4618      	mov	r0, r3
 80061d8:	f000 fc6d 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 80061dc:	e00c      	b.n	80061f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4619      	mov	r1, r3
 80061e8:	4610      	mov	r0, r2
 80061ea:	f000 fc64 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 80061ee:	e003      	b.n	80061f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	73fb      	strb	r3, [r7, #15]
      break;
 80061f4:	e000      	b.n	80061f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80061f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006208:	7bfb      	ldrb	r3, [r7, #15]
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
	...

08006214 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800621e:	2300      	movs	r3, #0
 8006220:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	2b0c      	cmp	r3, #12
 8006226:	d831      	bhi.n	800628c <HAL_TIM_ReadCapturedValue+0x78>
 8006228:	a201      	add	r2, pc, #4	@ (adr r2, 8006230 <HAL_TIM_ReadCapturedValue+0x1c>)
 800622a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800622e:	bf00      	nop
 8006230:	08006265 	.word	0x08006265
 8006234:	0800628d 	.word	0x0800628d
 8006238:	0800628d 	.word	0x0800628d
 800623c:	0800628d 	.word	0x0800628d
 8006240:	0800626f 	.word	0x0800626f
 8006244:	0800628d 	.word	0x0800628d
 8006248:	0800628d 	.word	0x0800628d
 800624c:	0800628d 	.word	0x0800628d
 8006250:	08006279 	.word	0x08006279
 8006254:	0800628d 	.word	0x0800628d
 8006258:	0800628d 	.word	0x0800628d
 800625c:	0800628d 	.word	0x0800628d
 8006260:	08006283 	.word	0x08006283
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800626a:	60fb      	str	r3, [r7, #12]

      break;
 800626c:	e00f      	b.n	800628e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006274:	60fb      	str	r3, [r7, #12]

      break;
 8006276:	e00a      	b.n	800628e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800627e:	60fb      	str	r3, [r7, #12]

      break;
 8006280:	e005      	b.n	800628e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006288:	60fb      	str	r3, [r7, #12]

      break;
 800628a:	e000      	b.n	800628e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800628c:	bf00      	nop
  }

  return tmpreg;
 800628e:	68fb      	ldr	r3, [r7, #12]
}
 8006290:	4618      	mov	r0, r3
 8006292:	3714      	adds	r7, #20
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80062a4:	bf00      	nop
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062cc:	bf00      	nop
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b085      	sub	sp, #20
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a46      	ldr	r2, [pc, #280]	@ (8006418 <TIM_Base_SetConfig+0x12c>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d013      	beq.n	800632c <TIM_Base_SetConfig+0x40>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800630a:	d00f      	beq.n	800632c <TIM_Base_SetConfig+0x40>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a43      	ldr	r2, [pc, #268]	@ (800641c <TIM_Base_SetConfig+0x130>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d00b      	beq.n	800632c <TIM_Base_SetConfig+0x40>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a42      	ldr	r2, [pc, #264]	@ (8006420 <TIM_Base_SetConfig+0x134>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d007      	beq.n	800632c <TIM_Base_SetConfig+0x40>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a41      	ldr	r2, [pc, #260]	@ (8006424 <TIM_Base_SetConfig+0x138>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d003      	beq.n	800632c <TIM_Base_SetConfig+0x40>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a40      	ldr	r2, [pc, #256]	@ (8006428 <TIM_Base_SetConfig+0x13c>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d108      	bne.n	800633e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006332:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	4313      	orrs	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a35      	ldr	r2, [pc, #212]	@ (8006418 <TIM_Base_SetConfig+0x12c>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d02b      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800634c:	d027      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a32      	ldr	r2, [pc, #200]	@ (800641c <TIM_Base_SetConfig+0x130>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d023      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a31      	ldr	r2, [pc, #196]	@ (8006420 <TIM_Base_SetConfig+0x134>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d01f      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a30      	ldr	r2, [pc, #192]	@ (8006424 <TIM_Base_SetConfig+0x138>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d01b      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a2f      	ldr	r2, [pc, #188]	@ (8006428 <TIM_Base_SetConfig+0x13c>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d017      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a2e      	ldr	r2, [pc, #184]	@ (800642c <TIM_Base_SetConfig+0x140>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d013      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a2d      	ldr	r2, [pc, #180]	@ (8006430 <TIM_Base_SetConfig+0x144>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d00f      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a2c      	ldr	r2, [pc, #176]	@ (8006434 <TIM_Base_SetConfig+0x148>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d00b      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a2b      	ldr	r2, [pc, #172]	@ (8006438 <TIM_Base_SetConfig+0x14c>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d007      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a2a      	ldr	r2, [pc, #168]	@ (800643c <TIM_Base_SetConfig+0x150>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d003      	beq.n	800639e <TIM_Base_SetConfig+0xb2>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a29      	ldr	r2, [pc, #164]	@ (8006440 <TIM_Base_SetConfig+0x154>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d108      	bne.n	80063b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	689a      	ldr	r2, [r3, #8]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a10      	ldr	r2, [pc, #64]	@ (8006418 <TIM_Base_SetConfig+0x12c>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d003      	beq.n	80063e4 <TIM_Base_SetConfig+0xf8>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a12      	ldr	r2, [pc, #72]	@ (8006428 <TIM_Base_SetConfig+0x13c>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d103      	bne.n	80063ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	691a      	ldr	r2, [r3, #16]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d105      	bne.n	800640a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	f023 0201 	bic.w	r2, r3, #1
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	611a      	str	r2, [r3, #16]
  }
}
 800640a:	bf00      	nop
 800640c:	3714      	adds	r7, #20
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	40010000 	.word	0x40010000
 800641c:	40000400 	.word	0x40000400
 8006420:	40000800 	.word	0x40000800
 8006424:	40000c00 	.word	0x40000c00
 8006428:	40010400 	.word	0x40010400
 800642c:	40014000 	.word	0x40014000
 8006430:	40014400 	.word	0x40014400
 8006434:	40014800 	.word	0x40014800
 8006438:	40001800 	.word	0x40001800
 800643c:	40001c00 	.word	0x40001c00
 8006440:	40002000 	.word	0x40002000

08006444 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006444:	b480      	push	{r7}
 8006446:	b087      	sub	sp, #28
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a1b      	ldr	r3, [r3, #32]
 8006458:	f023 0201 	bic.w	r2, r3, #1
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006472:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f023 0303 	bic.w	r3, r3, #3
 800647a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68fa      	ldr	r2, [r7, #12]
 8006482:	4313      	orrs	r3, r2
 8006484:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	f023 0302 	bic.w	r3, r3, #2
 800648c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	697a      	ldr	r2, [r7, #20]
 8006494:	4313      	orrs	r3, r2
 8006496:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a20      	ldr	r2, [pc, #128]	@ (800651c <TIM_OC1_SetConfig+0xd8>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d003      	beq.n	80064a8 <TIM_OC1_SetConfig+0x64>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a1f      	ldr	r2, [pc, #124]	@ (8006520 <TIM_OC1_SetConfig+0xdc>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d10c      	bne.n	80064c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	f023 0308 	bic.w	r3, r3, #8
 80064ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f023 0304 	bic.w	r3, r3, #4
 80064c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a15      	ldr	r2, [pc, #84]	@ (800651c <TIM_OC1_SetConfig+0xd8>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d003      	beq.n	80064d2 <TIM_OC1_SetConfig+0x8e>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a14      	ldr	r2, [pc, #80]	@ (8006520 <TIM_OC1_SetConfig+0xdc>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d111      	bne.n	80064f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	693a      	ldr	r2, [r7, #16]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	693a      	ldr	r2, [r7, #16]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	685a      	ldr	r2, [r3, #4]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	697a      	ldr	r2, [r7, #20]
 800650e:	621a      	str	r2, [r3, #32]
}
 8006510:	bf00      	nop
 8006512:	371c      	adds	r7, #28
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr
 800651c:	40010000 	.word	0x40010000
 8006520:	40010400 	.word	0x40010400

08006524 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006524:	b480      	push	{r7}
 8006526:	b087      	sub	sp, #28
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a1b      	ldr	r3, [r3, #32]
 8006538:	f023 0210 	bic.w	r2, r3, #16
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006552:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800655a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	021b      	lsls	r3, r3, #8
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	4313      	orrs	r3, r2
 8006566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f023 0320 	bic.w	r3, r3, #32
 800656e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	011b      	lsls	r3, r3, #4
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	4313      	orrs	r3, r2
 800657a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a22      	ldr	r2, [pc, #136]	@ (8006608 <TIM_OC2_SetConfig+0xe4>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d003      	beq.n	800658c <TIM_OC2_SetConfig+0x68>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a21      	ldr	r2, [pc, #132]	@ (800660c <TIM_OC2_SetConfig+0xe8>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d10d      	bne.n	80065a8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006592:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	011b      	lsls	r3, r3, #4
 800659a:	697a      	ldr	r2, [r7, #20]
 800659c:	4313      	orrs	r3, r2
 800659e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4a17      	ldr	r2, [pc, #92]	@ (8006608 <TIM_OC2_SetConfig+0xe4>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d003      	beq.n	80065b8 <TIM_OC2_SetConfig+0x94>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a16      	ldr	r2, [pc, #88]	@ (800660c <TIM_OC2_SetConfig+0xe8>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d113      	bne.n	80065e0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	695b      	ldr	r3, [r3, #20]
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	699b      	ldr	r3, [r3, #24]
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	693a      	ldr	r2, [r7, #16]
 80065dc:	4313      	orrs	r3, r2
 80065de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	685a      	ldr	r2, [r3, #4]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	697a      	ldr	r2, [r7, #20]
 80065f8:	621a      	str	r2, [r3, #32]
}
 80065fa:	bf00      	nop
 80065fc:	371c      	adds	r7, #28
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	40010000 	.word	0x40010000
 800660c:	40010400 	.word	0x40010400

08006610 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006610:	b480      	push	{r7}
 8006612:	b087      	sub	sp, #28
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a1b      	ldr	r3, [r3, #32]
 8006624:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	69db      	ldr	r3, [r3, #28]
 8006636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800663e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f023 0303 	bic.w	r3, r3, #3
 8006646:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68fa      	ldr	r2, [r7, #12]
 800664e:	4313      	orrs	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006658:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	021b      	lsls	r3, r3, #8
 8006660:	697a      	ldr	r2, [r7, #20]
 8006662:	4313      	orrs	r3, r2
 8006664:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a21      	ldr	r2, [pc, #132]	@ (80066f0 <TIM_OC3_SetConfig+0xe0>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d003      	beq.n	8006676 <TIM_OC3_SetConfig+0x66>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a20      	ldr	r2, [pc, #128]	@ (80066f4 <TIM_OC3_SetConfig+0xe4>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d10d      	bne.n	8006692 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800667c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	021b      	lsls	r3, r3, #8
 8006684:	697a      	ldr	r2, [r7, #20]
 8006686:	4313      	orrs	r3, r2
 8006688:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006690:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a16      	ldr	r2, [pc, #88]	@ (80066f0 <TIM_OC3_SetConfig+0xe0>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d003      	beq.n	80066a2 <TIM_OC3_SetConfig+0x92>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a15      	ldr	r2, [pc, #84]	@ (80066f4 <TIM_OC3_SetConfig+0xe4>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d113      	bne.n	80066ca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	011b      	lsls	r3, r3, #4
 80066b8:	693a      	ldr	r2, [r7, #16]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	699b      	ldr	r3, [r3, #24]
 80066c2:	011b      	lsls	r3, r3, #4
 80066c4:	693a      	ldr	r2, [r7, #16]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	693a      	ldr	r2, [r7, #16]
 80066ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	685a      	ldr	r2, [r3, #4]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	697a      	ldr	r2, [r7, #20]
 80066e2:	621a      	str	r2, [r3, #32]
}
 80066e4:	bf00      	nop
 80066e6:	371c      	adds	r7, #28
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr
 80066f0:	40010000 	.word	0x40010000
 80066f4:	40010400 	.word	0x40010400

080066f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b087      	sub	sp, #28
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a1b      	ldr	r3, [r3, #32]
 8006706:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6a1b      	ldr	r3, [r3, #32]
 800670c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	69db      	ldr	r3, [r3, #28]
 800671e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800672e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	021b      	lsls	r3, r3, #8
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	4313      	orrs	r3, r2
 800673a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006742:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	031b      	lsls	r3, r3, #12
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	4313      	orrs	r3, r2
 800674e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a12      	ldr	r2, [pc, #72]	@ (800679c <TIM_OC4_SetConfig+0xa4>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d003      	beq.n	8006760 <TIM_OC4_SetConfig+0x68>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a11      	ldr	r2, [pc, #68]	@ (80067a0 <TIM_OC4_SetConfig+0xa8>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d109      	bne.n	8006774 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006766:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	019b      	lsls	r3, r3, #6
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	4313      	orrs	r3, r2
 8006772:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685a      	ldr	r2, [r3, #4]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	693a      	ldr	r2, [r7, #16]
 800678c:	621a      	str	r2, [r3, #32]
}
 800678e:	bf00      	nop
 8006790:	371c      	adds	r7, #28
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	40010000 	.word	0x40010000
 80067a0:	40010400 	.word	0x40010400

080067a4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b087      	sub	sp, #28
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
 80067b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6a1b      	ldr	r3, [r3, #32]
 80067b6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6a1b      	ldr	r3, [r3, #32]
 80067bc:	f023 0201 	bic.w	r2, r3, #1
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	699b      	ldr	r3, [r3, #24]
 80067c8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	4a28      	ldr	r2, [pc, #160]	@ (8006870 <TIM_TI1_SetConfig+0xcc>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d01b      	beq.n	800680a <TIM_TI1_SetConfig+0x66>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067d8:	d017      	beq.n	800680a <TIM_TI1_SetConfig+0x66>
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	4a25      	ldr	r2, [pc, #148]	@ (8006874 <TIM_TI1_SetConfig+0xd0>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d013      	beq.n	800680a <TIM_TI1_SetConfig+0x66>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	4a24      	ldr	r2, [pc, #144]	@ (8006878 <TIM_TI1_SetConfig+0xd4>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d00f      	beq.n	800680a <TIM_TI1_SetConfig+0x66>
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	4a23      	ldr	r2, [pc, #140]	@ (800687c <TIM_TI1_SetConfig+0xd8>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d00b      	beq.n	800680a <TIM_TI1_SetConfig+0x66>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	4a22      	ldr	r2, [pc, #136]	@ (8006880 <TIM_TI1_SetConfig+0xdc>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d007      	beq.n	800680a <TIM_TI1_SetConfig+0x66>
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	4a21      	ldr	r2, [pc, #132]	@ (8006884 <TIM_TI1_SetConfig+0xe0>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d003      	beq.n	800680a <TIM_TI1_SetConfig+0x66>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	4a20      	ldr	r2, [pc, #128]	@ (8006888 <TIM_TI1_SetConfig+0xe4>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d101      	bne.n	800680e <TIM_TI1_SetConfig+0x6a>
 800680a:	2301      	movs	r3, #1
 800680c:	e000      	b.n	8006810 <TIM_TI1_SetConfig+0x6c>
 800680e:	2300      	movs	r3, #0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d008      	beq.n	8006826 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	f023 0303 	bic.w	r3, r3, #3
 800681a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800681c:	697a      	ldr	r2, [r7, #20]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4313      	orrs	r3, r2
 8006822:	617b      	str	r3, [r7, #20]
 8006824:	e003      	b.n	800682e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f043 0301 	orr.w	r3, r3, #1
 800682c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006834:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	011b      	lsls	r3, r3, #4
 800683a:	b2db      	uxtb	r3, r3
 800683c:	697a      	ldr	r2, [r7, #20]
 800683e:	4313      	orrs	r3, r2
 8006840:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	f023 030a 	bic.w	r3, r3, #10
 8006848:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	f003 030a 	and.w	r3, r3, #10
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	4313      	orrs	r3, r2
 8006854:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	621a      	str	r2, [r3, #32]
}
 8006862:	bf00      	nop
 8006864:	371c      	adds	r7, #28
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop
 8006870:	40010000 	.word	0x40010000
 8006874:	40000400 	.word	0x40000400
 8006878:	40000800 	.word	0x40000800
 800687c:	40000c00 	.word	0x40000c00
 8006880:	40010400 	.word	0x40010400
 8006884:	40014000 	.word	0x40014000
 8006888:	40001800 	.word	0x40001800

0800688c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800688c:	b480      	push	{r7}
 800688e:	b087      	sub	sp, #28
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6a1b      	ldr	r3, [r3, #32]
 800689c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	f023 0201 	bic.w	r2, r3, #1
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	699b      	ldr	r3, [r3, #24]
 80068ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	011b      	lsls	r3, r3, #4
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	4313      	orrs	r3, r2
 80068c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	f023 030a 	bic.w	r3, r3, #10
 80068c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068ca:	697a      	ldr	r2, [r7, #20]
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	621a      	str	r2, [r3, #32]
}
 80068de:	bf00      	nop
 80068e0:	371c      	adds	r7, #28
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr

080068ea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80068ea:	b480      	push	{r7}
 80068ec:	b087      	sub	sp, #28
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	60f8      	str	r0, [r7, #12]
 80068f2:	60b9      	str	r1, [r7, #8]
 80068f4:	607a      	str	r2, [r7, #4]
 80068f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6a1b      	ldr	r3, [r3, #32]
 80068fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6a1b      	ldr	r3, [r3, #32]
 8006902:	f023 0210 	bic.w	r2, r3, #16
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	699b      	ldr	r3, [r3, #24]
 800690e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006916:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	021b      	lsls	r3, r3, #8
 800691c:	693a      	ldr	r2, [r7, #16]
 800691e:	4313      	orrs	r3, r2
 8006920:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006928:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	031b      	lsls	r3, r3, #12
 800692e:	b29b      	uxth	r3, r3
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	4313      	orrs	r3, r2
 8006934:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800693c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	011b      	lsls	r3, r3, #4
 8006942:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	4313      	orrs	r3, r2
 800694a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	621a      	str	r2, [r3, #32]
}
 8006958:	bf00      	nop
 800695a:	371c      	adds	r7, #28
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006964:	b480      	push	{r7}
 8006966:	b087      	sub	sp, #28
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6a1b      	ldr	r3, [r3, #32]
 8006974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	f023 0210 	bic.w	r2, r3, #16
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800698e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	031b      	lsls	r3, r3, #12
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	4313      	orrs	r3, r2
 8006998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	011b      	lsls	r3, r3, #4
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	697a      	ldr	r2, [r7, #20]
 80069b6:	621a      	str	r2, [r3, #32]
}
 80069b8:	bf00      	nop
 80069ba:	371c      	adds	r7, #28
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
 80069d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6a1b      	ldr	r3, [r3, #32]
 80069dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	69db      	ldr	r3, [r3, #28]
 80069e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	f023 0303 	bic.w	r3, r3, #3
 80069f0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80069f2:	693a      	ldr	r2, [r7, #16]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a00:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	011b      	lsls	r3, r3, #4
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006a14:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	021b      	lsls	r3, r3, #8
 8006a1a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006a1e:	697a      	ldr	r2, [r7, #20]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	693a      	ldr	r2, [r7, #16]
 8006a28:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	621a      	str	r2, [r3, #32]
}
 8006a30:	bf00      	nop
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b087      	sub	sp, #28
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
 8006a48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6a1b      	ldr	r3, [r3, #32]
 8006a54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	69db      	ldr	r3, [r3, #28]
 8006a60:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a68:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	021b      	lsls	r3, r3, #8
 8006a6e:	693a      	ldr	r2, [r7, #16]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a7a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	031b      	lsls	r3, r3, #12
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	693a      	ldr	r2, [r7, #16]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006a8e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	031b      	lsls	r3, r3, #12
 8006a94:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006a98:	697a      	ldr	r2, [r7, #20]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	693a      	ldr	r2, [r7, #16]
 8006aa2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	697a      	ldr	r2, [r7, #20]
 8006aa8:	621a      	str	r2, [r3, #32]
}
 8006aaa:	bf00      	nop
 8006aac:	371c      	adds	r7, #28
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr

08006ab6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ab6:	b480      	push	{r7}
 8006ab8:	b085      	sub	sp, #20
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
 8006abe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006acc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	f043 0307 	orr.w	r3, r3, #7
 8006ad8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	609a      	str	r2, [r3, #8]
}
 8006ae0:	bf00      	nop
 8006ae2:	3714      	adds	r7, #20
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	607a      	str	r2, [r7, #4]
 8006af8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	021a      	lsls	r2, r3, #8
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	431a      	orrs	r2, r3
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	609a      	str	r2, [r3, #8]
}
 8006b20:	bf00      	nop
 8006b22:	371c      	adds	r7, #28
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f003 031f 	and.w	r3, r3, #31
 8006b3e:	2201      	movs	r2, #1
 8006b40:	fa02 f303 	lsl.w	r3, r2, r3
 8006b44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6a1a      	ldr	r2, [r3, #32]
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	43db      	mvns	r3, r3
 8006b4e:	401a      	ands	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6a1a      	ldr	r2, [r3, #32]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	f003 031f 	and.w	r3, r3, #31
 8006b5e:	6879      	ldr	r1, [r7, #4]
 8006b60:	fa01 f303 	lsl.w	r3, r1, r3
 8006b64:	431a      	orrs	r2, r3
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	621a      	str	r2, [r3, #32]
}
 8006b6a:	bf00      	nop
 8006b6c:	371c      	adds	r7, #28
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr
	...

08006b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d101      	bne.n	8006b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	e05a      	b.n	8006c46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2202      	movs	r2, #2
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a21      	ldr	r2, [pc, #132]	@ (8006c54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d022      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bdc:	d01d      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a1d      	ldr	r2, [pc, #116]	@ (8006c58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d018      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a1b      	ldr	r2, [pc, #108]	@ (8006c5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d013      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d00e      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a18      	ldr	r2, [pc, #96]	@ (8006c64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d009      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a17      	ldr	r2, [pc, #92]	@ (8006c68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d004      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a15      	ldr	r2, [pc, #84]	@ (8006c6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d10c      	bne.n	8006c34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	68ba      	ldr	r2, [r7, #8]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c44:	2300      	movs	r3, #0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	40010000 	.word	0x40010000
 8006c58:	40000400 	.word	0x40000400
 8006c5c:	40000800 	.word	0x40000800
 8006c60:	40000c00 	.word	0x40000c00
 8006c64:	40010400 	.word	0x40010400
 8006c68:	40014000 	.word	0x40014000
 8006c6c:	40001800 	.word	0x40001800

08006c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d101      	bne.n	8006caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e042      	b.n	8006d30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d106      	bne.n	8006cc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f7fb feae 	bl	8002a20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2224      	movs	r2, #36	@ 0x24
 8006cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 f973 	bl	8006fc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	691a      	ldr	r2, [r3, #16]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006cf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	695a      	ldr	r2, [r3, #20]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68da      	ldr	r2, [r3, #12]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2220      	movs	r2, #32
 8006d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2220      	movs	r2, #32
 8006d24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3708      	adds	r7, #8
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b08a      	sub	sp, #40	@ 0x28
 8006d3c:	af02      	add	r7, sp, #8
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	603b      	str	r3, [r7, #0]
 8006d44:	4613      	mov	r3, r2
 8006d46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	2b20      	cmp	r3, #32
 8006d56:	d175      	bne.n	8006e44 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d002      	beq.n	8006d64 <HAL_UART_Transmit+0x2c>
 8006d5e:	88fb      	ldrh	r3, [r7, #6]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d101      	bne.n	8006d68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e06e      	b.n	8006e46 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2221      	movs	r2, #33	@ 0x21
 8006d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d76:	f7fc f86f 	bl	8002e58 <HAL_GetTick>
 8006d7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	88fa      	ldrh	r2, [r7, #6]
 8006d80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	88fa      	ldrh	r2, [r7, #6]
 8006d86:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d90:	d108      	bne.n	8006da4 <HAL_UART_Transmit+0x6c>
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d104      	bne.n	8006da4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	61bb      	str	r3, [r7, #24]
 8006da2:	e003      	b.n	8006dac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006da8:	2300      	movs	r3, #0
 8006daa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006dac:	e02e      	b.n	8006e0c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	2200      	movs	r2, #0
 8006db6:	2180      	movs	r1, #128	@ 0x80
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f000 f848 	bl	8006e4e <UART_WaitOnFlagUntilTimeout>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d005      	beq.n	8006dd0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2220      	movs	r2, #32
 8006dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006dcc:	2303      	movs	r3, #3
 8006dce:	e03a      	b.n	8006e46 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d10b      	bne.n	8006dee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	881b      	ldrh	r3, [r3, #0]
 8006dda:	461a      	mov	r2, r3
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006de4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	3302      	adds	r3, #2
 8006dea:	61bb      	str	r3, [r7, #24]
 8006dec:	e007      	b.n	8006dfe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	781a      	ldrb	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	3b01      	subs	r3, #1
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1cb      	bne.n	8006dae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	9300      	str	r3, [sp, #0]
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	2140      	movs	r1, #64	@ 0x40
 8006e20:	68f8      	ldr	r0, [r7, #12]
 8006e22:	f000 f814 	bl	8006e4e <UART_WaitOnFlagUntilTimeout>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d005      	beq.n	8006e38 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2220      	movs	r2, #32
 8006e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e006      	b.n	8006e46 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2220      	movs	r2, #32
 8006e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006e40:	2300      	movs	r3, #0
 8006e42:	e000      	b.n	8006e46 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006e44:	2302      	movs	r3, #2
  }
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3720      	adds	r7, #32
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}

08006e4e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006e4e:	b580      	push	{r7, lr}
 8006e50:	b086      	sub	sp, #24
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	60f8      	str	r0, [r7, #12]
 8006e56:	60b9      	str	r1, [r7, #8]
 8006e58:	603b      	str	r3, [r7, #0]
 8006e5a:	4613      	mov	r3, r2
 8006e5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e5e:	e03b      	b.n	8006ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e60:	6a3b      	ldr	r3, [r7, #32]
 8006e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e66:	d037      	beq.n	8006ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e68:	f7fb fff6 	bl	8002e58 <HAL_GetTick>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	6a3a      	ldr	r2, [r7, #32]
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d302      	bcc.n	8006e7e <UART_WaitOnFlagUntilTimeout+0x30>
 8006e78:	6a3b      	ldr	r3, [r7, #32]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e03a      	b.n	8006ef8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	f003 0304 	and.w	r3, r3, #4
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d023      	beq.n	8006ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	2b80      	cmp	r3, #128	@ 0x80
 8006e94:	d020      	beq.n	8006ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	2b40      	cmp	r3, #64	@ 0x40
 8006e9a:	d01d      	beq.n	8006ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 0308 	and.w	r3, r3, #8
 8006ea6:	2b08      	cmp	r3, #8
 8006ea8:	d116      	bne.n	8006ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006eaa:	2300      	movs	r3, #0
 8006eac:	617b      	str	r3, [r7, #20]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	617b      	str	r3, [r7, #20]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	617b      	str	r3, [r7, #20]
 8006ebe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ec0:	68f8      	ldr	r0, [r7, #12]
 8006ec2:	f000 f81d 	bl	8006f00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2208      	movs	r2, #8
 8006eca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e00f      	b.n	8006ef8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	68ba      	ldr	r2, [r7, #8]
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	bf0c      	ite	eq
 8006ee8:	2301      	moveq	r3, #1
 8006eea:	2300      	movne	r3, #0
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	461a      	mov	r2, r3
 8006ef0:	79fb      	ldrb	r3, [r7, #7]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d0b4      	beq.n	8006e60 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ef6:	2300      	movs	r3, #0
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3718      	adds	r7, #24
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b095      	sub	sp, #84	@ 0x54
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	330c      	adds	r3, #12
 8006f0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f12:	e853 3f00 	ldrex	r3, [r3]
 8006f16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	330c      	adds	r3, #12
 8006f26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f28:	643a      	str	r2, [r7, #64]	@ 0x40
 8006f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f30:	e841 2300 	strex	r3, r2, [r1]
 8006f34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d1e5      	bne.n	8006f08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	3314      	adds	r3, #20
 8006f42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f44:	6a3b      	ldr	r3, [r7, #32]
 8006f46:	e853 3f00 	ldrex	r3, [r3]
 8006f4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	f023 0301 	bic.w	r3, r3, #1
 8006f52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	3314      	adds	r3, #20
 8006f5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f64:	e841 2300 	strex	r3, r2, [r1]
 8006f68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d1e5      	bne.n	8006f3c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d119      	bne.n	8006fac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	330c      	adds	r3, #12
 8006f7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	e853 3f00 	ldrex	r3, [r3]
 8006f86:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	f023 0310 	bic.w	r3, r3, #16
 8006f8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	330c      	adds	r3, #12
 8006f96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f98:	61ba      	str	r2, [r7, #24]
 8006f9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9c:	6979      	ldr	r1, [r7, #20]
 8006f9e:	69ba      	ldr	r2, [r7, #24]
 8006fa0:	e841 2300 	strex	r3, r2, [r1]
 8006fa4:	613b      	str	r3, [r7, #16]
   return(result);
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1e5      	bne.n	8006f78 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006fba:	bf00      	nop
 8006fbc:	3754      	adds	r7, #84	@ 0x54
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
	...

08006fc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fcc:	b0c0      	sub	sp, #256	@ 0x100
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe4:	68d9      	ldr	r1, [r3, #12]
 8006fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	ea40 0301 	orr.w	r3, r0, r1
 8006ff0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ff6:	689a      	ldr	r2, [r3, #8]
 8006ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	431a      	orrs	r2, r3
 8007000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	431a      	orrs	r2, r3
 8007008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	4313      	orrs	r3, r2
 8007010:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007020:	f021 010c 	bic.w	r1, r1, #12
 8007024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800702e:	430b      	orrs	r3, r1
 8007030:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800703e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007042:	6999      	ldr	r1, [r3, #24]
 8007044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	ea40 0301 	orr.w	r3, r0, r1
 800704e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	4b8f      	ldr	r3, [pc, #572]	@ (8007294 <UART_SetConfig+0x2cc>)
 8007058:	429a      	cmp	r2, r3
 800705a:	d005      	beq.n	8007068 <UART_SetConfig+0xa0>
 800705c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	4b8d      	ldr	r3, [pc, #564]	@ (8007298 <UART_SetConfig+0x2d0>)
 8007064:	429a      	cmp	r2, r3
 8007066:	d104      	bne.n	8007072 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007068:	f7fe facc 	bl	8005604 <HAL_RCC_GetPCLK2Freq>
 800706c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007070:	e003      	b.n	800707a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007072:	f7fe fab3 	bl	80055dc <HAL_RCC_GetPCLK1Freq>
 8007076:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800707a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707e:	69db      	ldr	r3, [r3, #28]
 8007080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007084:	f040 810c 	bne.w	80072a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800708c:	2200      	movs	r2, #0
 800708e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007092:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007096:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800709a:	4622      	mov	r2, r4
 800709c:	462b      	mov	r3, r5
 800709e:	1891      	adds	r1, r2, r2
 80070a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80070a2:	415b      	adcs	r3, r3
 80070a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80070aa:	4621      	mov	r1, r4
 80070ac:	eb12 0801 	adds.w	r8, r2, r1
 80070b0:	4629      	mov	r1, r5
 80070b2:	eb43 0901 	adc.w	r9, r3, r1
 80070b6:	f04f 0200 	mov.w	r2, #0
 80070ba:	f04f 0300 	mov.w	r3, #0
 80070be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070ca:	4690      	mov	r8, r2
 80070cc:	4699      	mov	r9, r3
 80070ce:	4623      	mov	r3, r4
 80070d0:	eb18 0303 	adds.w	r3, r8, r3
 80070d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80070d8:	462b      	mov	r3, r5
 80070da:	eb49 0303 	adc.w	r3, r9, r3
 80070de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80070e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80070ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80070f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80070f6:	460b      	mov	r3, r1
 80070f8:	18db      	adds	r3, r3, r3
 80070fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80070fc:	4613      	mov	r3, r2
 80070fe:	eb42 0303 	adc.w	r3, r2, r3
 8007102:	657b      	str	r3, [r7, #84]	@ 0x54
 8007104:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007108:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800710c:	f7f9 fd9c 	bl	8000c48 <__aeabi_uldivmod>
 8007110:	4602      	mov	r2, r0
 8007112:	460b      	mov	r3, r1
 8007114:	4b61      	ldr	r3, [pc, #388]	@ (800729c <UART_SetConfig+0x2d4>)
 8007116:	fba3 2302 	umull	r2, r3, r3, r2
 800711a:	095b      	lsrs	r3, r3, #5
 800711c:	011c      	lsls	r4, r3, #4
 800711e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007122:	2200      	movs	r2, #0
 8007124:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007128:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800712c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007130:	4642      	mov	r2, r8
 8007132:	464b      	mov	r3, r9
 8007134:	1891      	adds	r1, r2, r2
 8007136:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007138:	415b      	adcs	r3, r3
 800713a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800713c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007140:	4641      	mov	r1, r8
 8007142:	eb12 0a01 	adds.w	sl, r2, r1
 8007146:	4649      	mov	r1, r9
 8007148:	eb43 0b01 	adc.w	fp, r3, r1
 800714c:	f04f 0200 	mov.w	r2, #0
 8007150:	f04f 0300 	mov.w	r3, #0
 8007154:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007158:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800715c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007160:	4692      	mov	sl, r2
 8007162:	469b      	mov	fp, r3
 8007164:	4643      	mov	r3, r8
 8007166:	eb1a 0303 	adds.w	r3, sl, r3
 800716a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800716e:	464b      	mov	r3, r9
 8007170:	eb4b 0303 	adc.w	r3, fp, r3
 8007174:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007184:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007188:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800718c:	460b      	mov	r3, r1
 800718e:	18db      	adds	r3, r3, r3
 8007190:	643b      	str	r3, [r7, #64]	@ 0x40
 8007192:	4613      	mov	r3, r2
 8007194:	eb42 0303 	adc.w	r3, r2, r3
 8007198:	647b      	str	r3, [r7, #68]	@ 0x44
 800719a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800719e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80071a2:	f7f9 fd51 	bl	8000c48 <__aeabi_uldivmod>
 80071a6:	4602      	mov	r2, r0
 80071a8:	460b      	mov	r3, r1
 80071aa:	4611      	mov	r1, r2
 80071ac:	4b3b      	ldr	r3, [pc, #236]	@ (800729c <UART_SetConfig+0x2d4>)
 80071ae:	fba3 2301 	umull	r2, r3, r3, r1
 80071b2:	095b      	lsrs	r3, r3, #5
 80071b4:	2264      	movs	r2, #100	@ 0x64
 80071b6:	fb02 f303 	mul.w	r3, r2, r3
 80071ba:	1acb      	subs	r3, r1, r3
 80071bc:	00db      	lsls	r3, r3, #3
 80071be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80071c2:	4b36      	ldr	r3, [pc, #216]	@ (800729c <UART_SetConfig+0x2d4>)
 80071c4:	fba3 2302 	umull	r2, r3, r3, r2
 80071c8:	095b      	lsrs	r3, r3, #5
 80071ca:	005b      	lsls	r3, r3, #1
 80071cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80071d0:	441c      	add	r4, r3
 80071d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071d6:	2200      	movs	r2, #0
 80071d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80071e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80071e4:	4642      	mov	r2, r8
 80071e6:	464b      	mov	r3, r9
 80071e8:	1891      	adds	r1, r2, r2
 80071ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80071ec:	415b      	adcs	r3, r3
 80071ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80071f4:	4641      	mov	r1, r8
 80071f6:	1851      	adds	r1, r2, r1
 80071f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80071fa:	4649      	mov	r1, r9
 80071fc:	414b      	adcs	r3, r1
 80071fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007200:	f04f 0200 	mov.w	r2, #0
 8007204:	f04f 0300 	mov.w	r3, #0
 8007208:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800720c:	4659      	mov	r1, fp
 800720e:	00cb      	lsls	r3, r1, #3
 8007210:	4651      	mov	r1, sl
 8007212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007216:	4651      	mov	r1, sl
 8007218:	00ca      	lsls	r2, r1, #3
 800721a:	4610      	mov	r0, r2
 800721c:	4619      	mov	r1, r3
 800721e:	4603      	mov	r3, r0
 8007220:	4642      	mov	r2, r8
 8007222:	189b      	adds	r3, r3, r2
 8007224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007228:	464b      	mov	r3, r9
 800722a:	460a      	mov	r2, r1
 800722c:	eb42 0303 	adc.w	r3, r2, r3
 8007230:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	2200      	movs	r2, #0
 800723c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007240:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007244:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007248:	460b      	mov	r3, r1
 800724a:	18db      	adds	r3, r3, r3
 800724c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800724e:	4613      	mov	r3, r2
 8007250:	eb42 0303 	adc.w	r3, r2, r3
 8007254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007256:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800725a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800725e:	f7f9 fcf3 	bl	8000c48 <__aeabi_uldivmod>
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	4b0d      	ldr	r3, [pc, #52]	@ (800729c <UART_SetConfig+0x2d4>)
 8007268:	fba3 1302 	umull	r1, r3, r3, r2
 800726c:	095b      	lsrs	r3, r3, #5
 800726e:	2164      	movs	r1, #100	@ 0x64
 8007270:	fb01 f303 	mul.w	r3, r1, r3
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	00db      	lsls	r3, r3, #3
 8007278:	3332      	adds	r3, #50	@ 0x32
 800727a:	4a08      	ldr	r2, [pc, #32]	@ (800729c <UART_SetConfig+0x2d4>)
 800727c:	fba2 2303 	umull	r2, r3, r2, r3
 8007280:	095b      	lsrs	r3, r3, #5
 8007282:	f003 0207 	and.w	r2, r3, #7
 8007286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4422      	add	r2, r4
 800728e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007290:	e106      	b.n	80074a0 <UART_SetConfig+0x4d8>
 8007292:	bf00      	nop
 8007294:	40011000 	.word	0x40011000
 8007298:	40011400 	.word	0x40011400
 800729c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80072a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072a4:	2200      	movs	r2, #0
 80072a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80072ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80072b2:	4642      	mov	r2, r8
 80072b4:	464b      	mov	r3, r9
 80072b6:	1891      	adds	r1, r2, r2
 80072b8:	6239      	str	r1, [r7, #32]
 80072ba:	415b      	adcs	r3, r3
 80072bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80072be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072c2:	4641      	mov	r1, r8
 80072c4:	1854      	adds	r4, r2, r1
 80072c6:	4649      	mov	r1, r9
 80072c8:	eb43 0501 	adc.w	r5, r3, r1
 80072cc:	f04f 0200 	mov.w	r2, #0
 80072d0:	f04f 0300 	mov.w	r3, #0
 80072d4:	00eb      	lsls	r3, r5, #3
 80072d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072da:	00e2      	lsls	r2, r4, #3
 80072dc:	4614      	mov	r4, r2
 80072de:	461d      	mov	r5, r3
 80072e0:	4643      	mov	r3, r8
 80072e2:	18e3      	adds	r3, r4, r3
 80072e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80072e8:	464b      	mov	r3, r9
 80072ea:	eb45 0303 	adc.w	r3, r5, r3
 80072ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80072f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80072fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007302:	f04f 0200 	mov.w	r2, #0
 8007306:	f04f 0300 	mov.w	r3, #0
 800730a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800730e:	4629      	mov	r1, r5
 8007310:	008b      	lsls	r3, r1, #2
 8007312:	4621      	mov	r1, r4
 8007314:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007318:	4621      	mov	r1, r4
 800731a:	008a      	lsls	r2, r1, #2
 800731c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007320:	f7f9 fc92 	bl	8000c48 <__aeabi_uldivmod>
 8007324:	4602      	mov	r2, r0
 8007326:	460b      	mov	r3, r1
 8007328:	4b60      	ldr	r3, [pc, #384]	@ (80074ac <UART_SetConfig+0x4e4>)
 800732a:	fba3 2302 	umull	r2, r3, r3, r2
 800732e:	095b      	lsrs	r3, r3, #5
 8007330:	011c      	lsls	r4, r3, #4
 8007332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007336:	2200      	movs	r2, #0
 8007338:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800733c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007340:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007344:	4642      	mov	r2, r8
 8007346:	464b      	mov	r3, r9
 8007348:	1891      	adds	r1, r2, r2
 800734a:	61b9      	str	r1, [r7, #24]
 800734c:	415b      	adcs	r3, r3
 800734e:	61fb      	str	r3, [r7, #28]
 8007350:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007354:	4641      	mov	r1, r8
 8007356:	1851      	adds	r1, r2, r1
 8007358:	6139      	str	r1, [r7, #16]
 800735a:	4649      	mov	r1, r9
 800735c:	414b      	adcs	r3, r1
 800735e:	617b      	str	r3, [r7, #20]
 8007360:	f04f 0200 	mov.w	r2, #0
 8007364:	f04f 0300 	mov.w	r3, #0
 8007368:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800736c:	4659      	mov	r1, fp
 800736e:	00cb      	lsls	r3, r1, #3
 8007370:	4651      	mov	r1, sl
 8007372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007376:	4651      	mov	r1, sl
 8007378:	00ca      	lsls	r2, r1, #3
 800737a:	4610      	mov	r0, r2
 800737c:	4619      	mov	r1, r3
 800737e:	4603      	mov	r3, r0
 8007380:	4642      	mov	r2, r8
 8007382:	189b      	adds	r3, r3, r2
 8007384:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007388:	464b      	mov	r3, r9
 800738a:	460a      	mov	r2, r1
 800738c:	eb42 0303 	adc.w	r3, r2, r3
 8007390:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800739e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80073a0:	f04f 0200 	mov.w	r2, #0
 80073a4:	f04f 0300 	mov.w	r3, #0
 80073a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80073ac:	4649      	mov	r1, r9
 80073ae:	008b      	lsls	r3, r1, #2
 80073b0:	4641      	mov	r1, r8
 80073b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073b6:	4641      	mov	r1, r8
 80073b8:	008a      	lsls	r2, r1, #2
 80073ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80073be:	f7f9 fc43 	bl	8000c48 <__aeabi_uldivmod>
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	4611      	mov	r1, r2
 80073c8:	4b38      	ldr	r3, [pc, #224]	@ (80074ac <UART_SetConfig+0x4e4>)
 80073ca:	fba3 2301 	umull	r2, r3, r3, r1
 80073ce:	095b      	lsrs	r3, r3, #5
 80073d0:	2264      	movs	r2, #100	@ 0x64
 80073d2:	fb02 f303 	mul.w	r3, r2, r3
 80073d6:	1acb      	subs	r3, r1, r3
 80073d8:	011b      	lsls	r3, r3, #4
 80073da:	3332      	adds	r3, #50	@ 0x32
 80073dc:	4a33      	ldr	r2, [pc, #204]	@ (80074ac <UART_SetConfig+0x4e4>)
 80073de:	fba2 2303 	umull	r2, r3, r2, r3
 80073e2:	095b      	lsrs	r3, r3, #5
 80073e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073e8:	441c      	add	r4, r3
 80073ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073ee:	2200      	movs	r2, #0
 80073f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80073f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80073f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80073f8:	4642      	mov	r2, r8
 80073fa:	464b      	mov	r3, r9
 80073fc:	1891      	adds	r1, r2, r2
 80073fe:	60b9      	str	r1, [r7, #8]
 8007400:	415b      	adcs	r3, r3
 8007402:	60fb      	str	r3, [r7, #12]
 8007404:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007408:	4641      	mov	r1, r8
 800740a:	1851      	adds	r1, r2, r1
 800740c:	6039      	str	r1, [r7, #0]
 800740e:	4649      	mov	r1, r9
 8007410:	414b      	adcs	r3, r1
 8007412:	607b      	str	r3, [r7, #4]
 8007414:	f04f 0200 	mov.w	r2, #0
 8007418:	f04f 0300 	mov.w	r3, #0
 800741c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007420:	4659      	mov	r1, fp
 8007422:	00cb      	lsls	r3, r1, #3
 8007424:	4651      	mov	r1, sl
 8007426:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800742a:	4651      	mov	r1, sl
 800742c:	00ca      	lsls	r2, r1, #3
 800742e:	4610      	mov	r0, r2
 8007430:	4619      	mov	r1, r3
 8007432:	4603      	mov	r3, r0
 8007434:	4642      	mov	r2, r8
 8007436:	189b      	adds	r3, r3, r2
 8007438:	66bb      	str	r3, [r7, #104]	@ 0x68
 800743a:	464b      	mov	r3, r9
 800743c:	460a      	mov	r2, r1
 800743e:	eb42 0303 	adc.w	r3, r2, r3
 8007442:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	663b      	str	r3, [r7, #96]	@ 0x60
 800744e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007450:	f04f 0200 	mov.w	r2, #0
 8007454:	f04f 0300 	mov.w	r3, #0
 8007458:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800745c:	4649      	mov	r1, r9
 800745e:	008b      	lsls	r3, r1, #2
 8007460:	4641      	mov	r1, r8
 8007462:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007466:	4641      	mov	r1, r8
 8007468:	008a      	lsls	r2, r1, #2
 800746a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800746e:	f7f9 fbeb 	bl	8000c48 <__aeabi_uldivmod>
 8007472:	4602      	mov	r2, r0
 8007474:	460b      	mov	r3, r1
 8007476:	4b0d      	ldr	r3, [pc, #52]	@ (80074ac <UART_SetConfig+0x4e4>)
 8007478:	fba3 1302 	umull	r1, r3, r3, r2
 800747c:	095b      	lsrs	r3, r3, #5
 800747e:	2164      	movs	r1, #100	@ 0x64
 8007480:	fb01 f303 	mul.w	r3, r1, r3
 8007484:	1ad3      	subs	r3, r2, r3
 8007486:	011b      	lsls	r3, r3, #4
 8007488:	3332      	adds	r3, #50	@ 0x32
 800748a:	4a08      	ldr	r2, [pc, #32]	@ (80074ac <UART_SetConfig+0x4e4>)
 800748c:	fba2 2303 	umull	r2, r3, r2, r3
 8007490:	095b      	lsrs	r3, r3, #5
 8007492:	f003 020f 	and.w	r2, r3, #15
 8007496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4422      	add	r2, r4
 800749e:	609a      	str	r2, [r3, #8]
}
 80074a0:	bf00      	nop
 80074a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80074a6:	46bd      	mov	sp, r7
 80074a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074ac:	51eb851f 	.word	0x51eb851f

080074b0 <__cvt>:
 80074b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074b4:	ec57 6b10 	vmov	r6, r7, d0
 80074b8:	2f00      	cmp	r7, #0
 80074ba:	460c      	mov	r4, r1
 80074bc:	4619      	mov	r1, r3
 80074be:	463b      	mov	r3, r7
 80074c0:	bfbb      	ittet	lt
 80074c2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80074c6:	461f      	movlt	r7, r3
 80074c8:	2300      	movge	r3, #0
 80074ca:	232d      	movlt	r3, #45	@ 0x2d
 80074cc:	700b      	strb	r3, [r1, #0]
 80074ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074d0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80074d4:	4691      	mov	r9, r2
 80074d6:	f023 0820 	bic.w	r8, r3, #32
 80074da:	bfbc      	itt	lt
 80074dc:	4632      	movlt	r2, r6
 80074de:	4616      	movlt	r6, r2
 80074e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80074e4:	d005      	beq.n	80074f2 <__cvt+0x42>
 80074e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80074ea:	d100      	bne.n	80074ee <__cvt+0x3e>
 80074ec:	3401      	adds	r4, #1
 80074ee:	2102      	movs	r1, #2
 80074f0:	e000      	b.n	80074f4 <__cvt+0x44>
 80074f2:	2103      	movs	r1, #3
 80074f4:	ab03      	add	r3, sp, #12
 80074f6:	9301      	str	r3, [sp, #4]
 80074f8:	ab02      	add	r3, sp, #8
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	ec47 6b10 	vmov	d0, r6, r7
 8007500:	4653      	mov	r3, sl
 8007502:	4622      	mov	r2, r4
 8007504:	f000 fe90 	bl	8008228 <_dtoa_r>
 8007508:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800750c:	4605      	mov	r5, r0
 800750e:	d119      	bne.n	8007544 <__cvt+0x94>
 8007510:	f019 0f01 	tst.w	r9, #1
 8007514:	d00e      	beq.n	8007534 <__cvt+0x84>
 8007516:	eb00 0904 	add.w	r9, r0, r4
 800751a:	2200      	movs	r2, #0
 800751c:	2300      	movs	r3, #0
 800751e:	4630      	mov	r0, r6
 8007520:	4639      	mov	r1, r7
 8007522:	f7f9 fad1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007526:	b108      	cbz	r0, 800752c <__cvt+0x7c>
 8007528:	f8cd 900c 	str.w	r9, [sp, #12]
 800752c:	2230      	movs	r2, #48	@ 0x30
 800752e:	9b03      	ldr	r3, [sp, #12]
 8007530:	454b      	cmp	r3, r9
 8007532:	d31e      	bcc.n	8007572 <__cvt+0xc2>
 8007534:	9b03      	ldr	r3, [sp, #12]
 8007536:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007538:	1b5b      	subs	r3, r3, r5
 800753a:	4628      	mov	r0, r5
 800753c:	6013      	str	r3, [r2, #0]
 800753e:	b004      	add	sp, #16
 8007540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007544:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007548:	eb00 0904 	add.w	r9, r0, r4
 800754c:	d1e5      	bne.n	800751a <__cvt+0x6a>
 800754e:	7803      	ldrb	r3, [r0, #0]
 8007550:	2b30      	cmp	r3, #48	@ 0x30
 8007552:	d10a      	bne.n	800756a <__cvt+0xba>
 8007554:	2200      	movs	r2, #0
 8007556:	2300      	movs	r3, #0
 8007558:	4630      	mov	r0, r6
 800755a:	4639      	mov	r1, r7
 800755c:	f7f9 fab4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007560:	b918      	cbnz	r0, 800756a <__cvt+0xba>
 8007562:	f1c4 0401 	rsb	r4, r4, #1
 8007566:	f8ca 4000 	str.w	r4, [sl]
 800756a:	f8da 3000 	ldr.w	r3, [sl]
 800756e:	4499      	add	r9, r3
 8007570:	e7d3      	b.n	800751a <__cvt+0x6a>
 8007572:	1c59      	adds	r1, r3, #1
 8007574:	9103      	str	r1, [sp, #12]
 8007576:	701a      	strb	r2, [r3, #0]
 8007578:	e7d9      	b.n	800752e <__cvt+0x7e>

0800757a <__exponent>:
 800757a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800757c:	2900      	cmp	r1, #0
 800757e:	bfba      	itte	lt
 8007580:	4249      	neglt	r1, r1
 8007582:	232d      	movlt	r3, #45	@ 0x2d
 8007584:	232b      	movge	r3, #43	@ 0x2b
 8007586:	2909      	cmp	r1, #9
 8007588:	7002      	strb	r2, [r0, #0]
 800758a:	7043      	strb	r3, [r0, #1]
 800758c:	dd29      	ble.n	80075e2 <__exponent+0x68>
 800758e:	f10d 0307 	add.w	r3, sp, #7
 8007592:	461d      	mov	r5, r3
 8007594:	270a      	movs	r7, #10
 8007596:	461a      	mov	r2, r3
 8007598:	fbb1 f6f7 	udiv	r6, r1, r7
 800759c:	fb07 1416 	mls	r4, r7, r6, r1
 80075a0:	3430      	adds	r4, #48	@ 0x30
 80075a2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80075a6:	460c      	mov	r4, r1
 80075a8:	2c63      	cmp	r4, #99	@ 0x63
 80075aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80075ae:	4631      	mov	r1, r6
 80075b0:	dcf1      	bgt.n	8007596 <__exponent+0x1c>
 80075b2:	3130      	adds	r1, #48	@ 0x30
 80075b4:	1e94      	subs	r4, r2, #2
 80075b6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80075ba:	1c41      	adds	r1, r0, #1
 80075bc:	4623      	mov	r3, r4
 80075be:	42ab      	cmp	r3, r5
 80075c0:	d30a      	bcc.n	80075d8 <__exponent+0x5e>
 80075c2:	f10d 0309 	add.w	r3, sp, #9
 80075c6:	1a9b      	subs	r3, r3, r2
 80075c8:	42ac      	cmp	r4, r5
 80075ca:	bf88      	it	hi
 80075cc:	2300      	movhi	r3, #0
 80075ce:	3302      	adds	r3, #2
 80075d0:	4403      	add	r3, r0
 80075d2:	1a18      	subs	r0, r3, r0
 80075d4:	b003      	add	sp, #12
 80075d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075d8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80075dc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80075e0:	e7ed      	b.n	80075be <__exponent+0x44>
 80075e2:	2330      	movs	r3, #48	@ 0x30
 80075e4:	3130      	adds	r1, #48	@ 0x30
 80075e6:	7083      	strb	r3, [r0, #2]
 80075e8:	70c1      	strb	r1, [r0, #3]
 80075ea:	1d03      	adds	r3, r0, #4
 80075ec:	e7f1      	b.n	80075d2 <__exponent+0x58>
	...

080075f0 <_printf_float>:
 80075f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f4:	b08d      	sub	sp, #52	@ 0x34
 80075f6:	460c      	mov	r4, r1
 80075f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80075fc:	4616      	mov	r6, r2
 80075fe:	461f      	mov	r7, r3
 8007600:	4605      	mov	r5, r0
 8007602:	f000 fd0f 	bl	8008024 <_localeconv_r>
 8007606:	6803      	ldr	r3, [r0, #0]
 8007608:	9304      	str	r3, [sp, #16]
 800760a:	4618      	mov	r0, r3
 800760c:	f7f8 fe30 	bl	8000270 <strlen>
 8007610:	2300      	movs	r3, #0
 8007612:	930a      	str	r3, [sp, #40]	@ 0x28
 8007614:	f8d8 3000 	ldr.w	r3, [r8]
 8007618:	9005      	str	r0, [sp, #20]
 800761a:	3307      	adds	r3, #7
 800761c:	f023 0307 	bic.w	r3, r3, #7
 8007620:	f103 0208 	add.w	r2, r3, #8
 8007624:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007628:	f8d4 b000 	ldr.w	fp, [r4]
 800762c:	f8c8 2000 	str.w	r2, [r8]
 8007630:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007634:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007638:	9307      	str	r3, [sp, #28]
 800763a:	f8cd 8018 	str.w	r8, [sp, #24]
 800763e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007642:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007646:	4b9c      	ldr	r3, [pc, #624]	@ (80078b8 <_printf_float+0x2c8>)
 8007648:	f04f 32ff 	mov.w	r2, #4294967295
 800764c:	f7f9 fa6e 	bl	8000b2c <__aeabi_dcmpun>
 8007650:	bb70      	cbnz	r0, 80076b0 <_printf_float+0xc0>
 8007652:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007656:	4b98      	ldr	r3, [pc, #608]	@ (80078b8 <_printf_float+0x2c8>)
 8007658:	f04f 32ff 	mov.w	r2, #4294967295
 800765c:	f7f9 fa48 	bl	8000af0 <__aeabi_dcmple>
 8007660:	bb30      	cbnz	r0, 80076b0 <_printf_float+0xc0>
 8007662:	2200      	movs	r2, #0
 8007664:	2300      	movs	r3, #0
 8007666:	4640      	mov	r0, r8
 8007668:	4649      	mov	r1, r9
 800766a:	f7f9 fa37 	bl	8000adc <__aeabi_dcmplt>
 800766e:	b110      	cbz	r0, 8007676 <_printf_float+0x86>
 8007670:	232d      	movs	r3, #45	@ 0x2d
 8007672:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007676:	4a91      	ldr	r2, [pc, #580]	@ (80078bc <_printf_float+0x2cc>)
 8007678:	4b91      	ldr	r3, [pc, #580]	@ (80078c0 <_printf_float+0x2d0>)
 800767a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800767e:	bf94      	ite	ls
 8007680:	4690      	movls	r8, r2
 8007682:	4698      	movhi	r8, r3
 8007684:	2303      	movs	r3, #3
 8007686:	6123      	str	r3, [r4, #16]
 8007688:	f02b 0304 	bic.w	r3, fp, #4
 800768c:	6023      	str	r3, [r4, #0]
 800768e:	f04f 0900 	mov.w	r9, #0
 8007692:	9700      	str	r7, [sp, #0]
 8007694:	4633      	mov	r3, r6
 8007696:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007698:	4621      	mov	r1, r4
 800769a:	4628      	mov	r0, r5
 800769c:	f000 f9d2 	bl	8007a44 <_printf_common>
 80076a0:	3001      	adds	r0, #1
 80076a2:	f040 808d 	bne.w	80077c0 <_printf_float+0x1d0>
 80076a6:	f04f 30ff 	mov.w	r0, #4294967295
 80076aa:	b00d      	add	sp, #52	@ 0x34
 80076ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076b0:	4642      	mov	r2, r8
 80076b2:	464b      	mov	r3, r9
 80076b4:	4640      	mov	r0, r8
 80076b6:	4649      	mov	r1, r9
 80076b8:	f7f9 fa38 	bl	8000b2c <__aeabi_dcmpun>
 80076bc:	b140      	cbz	r0, 80076d0 <_printf_float+0xe0>
 80076be:	464b      	mov	r3, r9
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	bfbc      	itt	lt
 80076c4:	232d      	movlt	r3, #45	@ 0x2d
 80076c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80076ca:	4a7e      	ldr	r2, [pc, #504]	@ (80078c4 <_printf_float+0x2d4>)
 80076cc:	4b7e      	ldr	r3, [pc, #504]	@ (80078c8 <_printf_float+0x2d8>)
 80076ce:	e7d4      	b.n	800767a <_printf_float+0x8a>
 80076d0:	6863      	ldr	r3, [r4, #4]
 80076d2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80076d6:	9206      	str	r2, [sp, #24]
 80076d8:	1c5a      	adds	r2, r3, #1
 80076da:	d13b      	bne.n	8007754 <_printf_float+0x164>
 80076dc:	2306      	movs	r3, #6
 80076de:	6063      	str	r3, [r4, #4]
 80076e0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80076e4:	2300      	movs	r3, #0
 80076e6:	6022      	str	r2, [r4, #0]
 80076e8:	9303      	str	r3, [sp, #12]
 80076ea:	ab0a      	add	r3, sp, #40	@ 0x28
 80076ec:	e9cd a301 	strd	sl, r3, [sp, #4]
 80076f0:	ab09      	add	r3, sp, #36	@ 0x24
 80076f2:	9300      	str	r3, [sp, #0]
 80076f4:	6861      	ldr	r1, [r4, #4]
 80076f6:	ec49 8b10 	vmov	d0, r8, r9
 80076fa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80076fe:	4628      	mov	r0, r5
 8007700:	f7ff fed6 	bl	80074b0 <__cvt>
 8007704:	9b06      	ldr	r3, [sp, #24]
 8007706:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007708:	2b47      	cmp	r3, #71	@ 0x47
 800770a:	4680      	mov	r8, r0
 800770c:	d129      	bne.n	8007762 <_printf_float+0x172>
 800770e:	1cc8      	adds	r0, r1, #3
 8007710:	db02      	blt.n	8007718 <_printf_float+0x128>
 8007712:	6863      	ldr	r3, [r4, #4]
 8007714:	4299      	cmp	r1, r3
 8007716:	dd41      	ble.n	800779c <_printf_float+0x1ac>
 8007718:	f1aa 0a02 	sub.w	sl, sl, #2
 800771c:	fa5f fa8a 	uxtb.w	sl, sl
 8007720:	3901      	subs	r1, #1
 8007722:	4652      	mov	r2, sl
 8007724:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007728:	9109      	str	r1, [sp, #36]	@ 0x24
 800772a:	f7ff ff26 	bl	800757a <__exponent>
 800772e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007730:	1813      	adds	r3, r2, r0
 8007732:	2a01      	cmp	r2, #1
 8007734:	4681      	mov	r9, r0
 8007736:	6123      	str	r3, [r4, #16]
 8007738:	dc02      	bgt.n	8007740 <_printf_float+0x150>
 800773a:	6822      	ldr	r2, [r4, #0]
 800773c:	07d2      	lsls	r2, r2, #31
 800773e:	d501      	bpl.n	8007744 <_printf_float+0x154>
 8007740:	3301      	adds	r3, #1
 8007742:	6123      	str	r3, [r4, #16]
 8007744:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007748:	2b00      	cmp	r3, #0
 800774a:	d0a2      	beq.n	8007692 <_printf_float+0xa2>
 800774c:	232d      	movs	r3, #45	@ 0x2d
 800774e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007752:	e79e      	b.n	8007692 <_printf_float+0xa2>
 8007754:	9a06      	ldr	r2, [sp, #24]
 8007756:	2a47      	cmp	r2, #71	@ 0x47
 8007758:	d1c2      	bne.n	80076e0 <_printf_float+0xf0>
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1c0      	bne.n	80076e0 <_printf_float+0xf0>
 800775e:	2301      	movs	r3, #1
 8007760:	e7bd      	b.n	80076de <_printf_float+0xee>
 8007762:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007766:	d9db      	bls.n	8007720 <_printf_float+0x130>
 8007768:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800776c:	d118      	bne.n	80077a0 <_printf_float+0x1b0>
 800776e:	2900      	cmp	r1, #0
 8007770:	6863      	ldr	r3, [r4, #4]
 8007772:	dd0b      	ble.n	800778c <_printf_float+0x19c>
 8007774:	6121      	str	r1, [r4, #16]
 8007776:	b913      	cbnz	r3, 800777e <_printf_float+0x18e>
 8007778:	6822      	ldr	r2, [r4, #0]
 800777a:	07d0      	lsls	r0, r2, #31
 800777c:	d502      	bpl.n	8007784 <_printf_float+0x194>
 800777e:	3301      	adds	r3, #1
 8007780:	440b      	add	r3, r1
 8007782:	6123      	str	r3, [r4, #16]
 8007784:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007786:	f04f 0900 	mov.w	r9, #0
 800778a:	e7db      	b.n	8007744 <_printf_float+0x154>
 800778c:	b913      	cbnz	r3, 8007794 <_printf_float+0x1a4>
 800778e:	6822      	ldr	r2, [r4, #0]
 8007790:	07d2      	lsls	r2, r2, #31
 8007792:	d501      	bpl.n	8007798 <_printf_float+0x1a8>
 8007794:	3302      	adds	r3, #2
 8007796:	e7f4      	b.n	8007782 <_printf_float+0x192>
 8007798:	2301      	movs	r3, #1
 800779a:	e7f2      	b.n	8007782 <_printf_float+0x192>
 800779c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80077a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077a2:	4299      	cmp	r1, r3
 80077a4:	db05      	blt.n	80077b2 <_printf_float+0x1c2>
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	6121      	str	r1, [r4, #16]
 80077aa:	07d8      	lsls	r0, r3, #31
 80077ac:	d5ea      	bpl.n	8007784 <_printf_float+0x194>
 80077ae:	1c4b      	adds	r3, r1, #1
 80077b0:	e7e7      	b.n	8007782 <_printf_float+0x192>
 80077b2:	2900      	cmp	r1, #0
 80077b4:	bfd4      	ite	le
 80077b6:	f1c1 0202 	rsble	r2, r1, #2
 80077ba:	2201      	movgt	r2, #1
 80077bc:	4413      	add	r3, r2
 80077be:	e7e0      	b.n	8007782 <_printf_float+0x192>
 80077c0:	6823      	ldr	r3, [r4, #0]
 80077c2:	055a      	lsls	r2, r3, #21
 80077c4:	d407      	bmi.n	80077d6 <_printf_float+0x1e6>
 80077c6:	6923      	ldr	r3, [r4, #16]
 80077c8:	4642      	mov	r2, r8
 80077ca:	4631      	mov	r1, r6
 80077cc:	4628      	mov	r0, r5
 80077ce:	47b8      	blx	r7
 80077d0:	3001      	adds	r0, #1
 80077d2:	d12b      	bne.n	800782c <_printf_float+0x23c>
 80077d4:	e767      	b.n	80076a6 <_printf_float+0xb6>
 80077d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80077da:	f240 80dd 	bls.w	8007998 <_printf_float+0x3a8>
 80077de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80077e2:	2200      	movs	r2, #0
 80077e4:	2300      	movs	r3, #0
 80077e6:	f7f9 f96f 	bl	8000ac8 <__aeabi_dcmpeq>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	d033      	beq.n	8007856 <_printf_float+0x266>
 80077ee:	4a37      	ldr	r2, [pc, #220]	@ (80078cc <_printf_float+0x2dc>)
 80077f0:	2301      	movs	r3, #1
 80077f2:	4631      	mov	r1, r6
 80077f4:	4628      	mov	r0, r5
 80077f6:	47b8      	blx	r7
 80077f8:	3001      	adds	r0, #1
 80077fa:	f43f af54 	beq.w	80076a6 <_printf_float+0xb6>
 80077fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007802:	4543      	cmp	r3, r8
 8007804:	db02      	blt.n	800780c <_printf_float+0x21c>
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	07d8      	lsls	r0, r3, #31
 800780a:	d50f      	bpl.n	800782c <_printf_float+0x23c>
 800780c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007810:	4631      	mov	r1, r6
 8007812:	4628      	mov	r0, r5
 8007814:	47b8      	blx	r7
 8007816:	3001      	adds	r0, #1
 8007818:	f43f af45 	beq.w	80076a6 <_printf_float+0xb6>
 800781c:	f04f 0900 	mov.w	r9, #0
 8007820:	f108 38ff 	add.w	r8, r8, #4294967295
 8007824:	f104 0a1a 	add.w	sl, r4, #26
 8007828:	45c8      	cmp	r8, r9
 800782a:	dc09      	bgt.n	8007840 <_printf_float+0x250>
 800782c:	6823      	ldr	r3, [r4, #0]
 800782e:	079b      	lsls	r3, r3, #30
 8007830:	f100 8103 	bmi.w	8007a3a <_printf_float+0x44a>
 8007834:	68e0      	ldr	r0, [r4, #12]
 8007836:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007838:	4298      	cmp	r0, r3
 800783a:	bfb8      	it	lt
 800783c:	4618      	movlt	r0, r3
 800783e:	e734      	b.n	80076aa <_printf_float+0xba>
 8007840:	2301      	movs	r3, #1
 8007842:	4652      	mov	r2, sl
 8007844:	4631      	mov	r1, r6
 8007846:	4628      	mov	r0, r5
 8007848:	47b8      	blx	r7
 800784a:	3001      	adds	r0, #1
 800784c:	f43f af2b 	beq.w	80076a6 <_printf_float+0xb6>
 8007850:	f109 0901 	add.w	r9, r9, #1
 8007854:	e7e8      	b.n	8007828 <_printf_float+0x238>
 8007856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007858:	2b00      	cmp	r3, #0
 800785a:	dc39      	bgt.n	80078d0 <_printf_float+0x2e0>
 800785c:	4a1b      	ldr	r2, [pc, #108]	@ (80078cc <_printf_float+0x2dc>)
 800785e:	2301      	movs	r3, #1
 8007860:	4631      	mov	r1, r6
 8007862:	4628      	mov	r0, r5
 8007864:	47b8      	blx	r7
 8007866:	3001      	adds	r0, #1
 8007868:	f43f af1d 	beq.w	80076a6 <_printf_float+0xb6>
 800786c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007870:	ea59 0303 	orrs.w	r3, r9, r3
 8007874:	d102      	bne.n	800787c <_printf_float+0x28c>
 8007876:	6823      	ldr	r3, [r4, #0]
 8007878:	07d9      	lsls	r1, r3, #31
 800787a:	d5d7      	bpl.n	800782c <_printf_float+0x23c>
 800787c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007880:	4631      	mov	r1, r6
 8007882:	4628      	mov	r0, r5
 8007884:	47b8      	blx	r7
 8007886:	3001      	adds	r0, #1
 8007888:	f43f af0d 	beq.w	80076a6 <_printf_float+0xb6>
 800788c:	f04f 0a00 	mov.w	sl, #0
 8007890:	f104 0b1a 	add.w	fp, r4, #26
 8007894:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007896:	425b      	negs	r3, r3
 8007898:	4553      	cmp	r3, sl
 800789a:	dc01      	bgt.n	80078a0 <_printf_float+0x2b0>
 800789c:	464b      	mov	r3, r9
 800789e:	e793      	b.n	80077c8 <_printf_float+0x1d8>
 80078a0:	2301      	movs	r3, #1
 80078a2:	465a      	mov	r2, fp
 80078a4:	4631      	mov	r1, r6
 80078a6:	4628      	mov	r0, r5
 80078a8:	47b8      	blx	r7
 80078aa:	3001      	adds	r0, #1
 80078ac:	f43f aefb 	beq.w	80076a6 <_printf_float+0xb6>
 80078b0:	f10a 0a01 	add.w	sl, sl, #1
 80078b4:	e7ee      	b.n	8007894 <_printf_float+0x2a4>
 80078b6:	bf00      	nop
 80078b8:	7fefffff 	.word	0x7fefffff
 80078bc:	0800a228 	.word	0x0800a228
 80078c0:	0800a22c 	.word	0x0800a22c
 80078c4:	0800a230 	.word	0x0800a230
 80078c8:	0800a234 	.word	0x0800a234
 80078cc:	0800a238 	.word	0x0800a238
 80078d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078d2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80078d6:	4553      	cmp	r3, sl
 80078d8:	bfa8      	it	ge
 80078da:	4653      	movge	r3, sl
 80078dc:	2b00      	cmp	r3, #0
 80078de:	4699      	mov	r9, r3
 80078e0:	dc36      	bgt.n	8007950 <_printf_float+0x360>
 80078e2:	f04f 0b00 	mov.w	fp, #0
 80078e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078ea:	f104 021a 	add.w	r2, r4, #26
 80078ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078f0:	9306      	str	r3, [sp, #24]
 80078f2:	eba3 0309 	sub.w	r3, r3, r9
 80078f6:	455b      	cmp	r3, fp
 80078f8:	dc31      	bgt.n	800795e <_printf_float+0x36e>
 80078fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078fc:	459a      	cmp	sl, r3
 80078fe:	dc3a      	bgt.n	8007976 <_printf_float+0x386>
 8007900:	6823      	ldr	r3, [r4, #0]
 8007902:	07da      	lsls	r2, r3, #31
 8007904:	d437      	bmi.n	8007976 <_printf_float+0x386>
 8007906:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007908:	ebaa 0903 	sub.w	r9, sl, r3
 800790c:	9b06      	ldr	r3, [sp, #24]
 800790e:	ebaa 0303 	sub.w	r3, sl, r3
 8007912:	4599      	cmp	r9, r3
 8007914:	bfa8      	it	ge
 8007916:	4699      	movge	r9, r3
 8007918:	f1b9 0f00 	cmp.w	r9, #0
 800791c:	dc33      	bgt.n	8007986 <_printf_float+0x396>
 800791e:	f04f 0800 	mov.w	r8, #0
 8007922:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007926:	f104 0b1a 	add.w	fp, r4, #26
 800792a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800792c:	ebaa 0303 	sub.w	r3, sl, r3
 8007930:	eba3 0309 	sub.w	r3, r3, r9
 8007934:	4543      	cmp	r3, r8
 8007936:	f77f af79 	ble.w	800782c <_printf_float+0x23c>
 800793a:	2301      	movs	r3, #1
 800793c:	465a      	mov	r2, fp
 800793e:	4631      	mov	r1, r6
 8007940:	4628      	mov	r0, r5
 8007942:	47b8      	blx	r7
 8007944:	3001      	adds	r0, #1
 8007946:	f43f aeae 	beq.w	80076a6 <_printf_float+0xb6>
 800794a:	f108 0801 	add.w	r8, r8, #1
 800794e:	e7ec      	b.n	800792a <_printf_float+0x33a>
 8007950:	4642      	mov	r2, r8
 8007952:	4631      	mov	r1, r6
 8007954:	4628      	mov	r0, r5
 8007956:	47b8      	blx	r7
 8007958:	3001      	adds	r0, #1
 800795a:	d1c2      	bne.n	80078e2 <_printf_float+0x2f2>
 800795c:	e6a3      	b.n	80076a6 <_printf_float+0xb6>
 800795e:	2301      	movs	r3, #1
 8007960:	4631      	mov	r1, r6
 8007962:	4628      	mov	r0, r5
 8007964:	9206      	str	r2, [sp, #24]
 8007966:	47b8      	blx	r7
 8007968:	3001      	adds	r0, #1
 800796a:	f43f ae9c 	beq.w	80076a6 <_printf_float+0xb6>
 800796e:	9a06      	ldr	r2, [sp, #24]
 8007970:	f10b 0b01 	add.w	fp, fp, #1
 8007974:	e7bb      	b.n	80078ee <_printf_float+0x2fe>
 8007976:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800797a:	4631      	mov	r1, r6
 800797c:	4628      	mov	r0, r5
 800797e:	47b8      	blx	r7
 8007980:	3001      	adds	r0, #1
 8007982:	d1c0      	bne.n	8007906 <_printf_float+0x316>
 8007984:	e68f      	b.n	80076a6 <_printf_float+0xb6>
 8007986:	9a06      	ldr	r2, [sp, #24]
 8007988:	464b      	mov	r3, r9
 800798a:	4442      	add	r2, r8
 800798c:	4631      	mov	r1, r6
 800798e:	4628      	mov	r0, r5
 8007990:	47b8      	blx	r7
 8007992:	3001      	adds	r0, #1
 8007994:	d1c3      	bne.n	800791e <_printf_float+0x32e>
 8007996:	e686      	b.n	80076a6 <_printf_float+0xb6>
 8007998:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800799c:	f1ba 0f01 	cmp.w	sl, #1
 80079a0:	dc01      	bgt.n	80079a6 <_printf_float+0x3b6>
 80079a2:	07db      	lsls	r3, r3, #31
 80079a4:	d536      	bpl.n	8007a14 <_printf_float+0x424>
 80079a6:	2301      	movs	r3, #1
 80079a8:	4642      	mov	r2, r8
 80079aa:	4631      	mov	r1, r6
 80079ac:	4628      	mov	r0, r5
 80079ae:	47b8      	blx	r7
 80079b0:	3001      	adds	r0, #1
 80079b2:	f43f ae78 	beq.w	80076a6 <_printf_float+0xb6>
 80079b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079ba:	4631      	mov	r1, r6
 80079bc:	4628      	mov	r0, r5
 80079be:	47b8      	blx	r7
 80079c0:	3001      	adds	r0, #1
 80079c2:	f43f ae70 	beq.w	80076a6 <_printf_float+0xb6>
 80079c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079ca:	2200      	movs	r2, #0
 80079cc:	2300      	movs	r3, #0
 80079ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079d2:	f7f9 f879 	bl	8000ac8 <__aeabi_dcmpeq>
 80079d6:	b9c0      	cbnz	r0, 8007a0a <_printf_float+0x41a>
 80079d8:	4653      	mov	r3, sl
 80079da:	f108 0201 	add.w	r2, r8, #1
 80079de:	4631      	mov	r1, r6
 80079e0:	4628      	mov	r0, r5
 80079e2:	47b8      	blx	r7
 80079e4:	3001      	adds	r0, #1
 80079e6:	d10c      	bne.n	8007a02 <_printf_float+0x412>
 80079e8:	e65d      	b.n	80076a6 <_printf_float+0xb6>
 80079ea:	2301      	movs	r3, #1
 80079ec:	465a      	mov	r2, fp
 80079ee:	4631      	mov	r1, r6
 80079f0:	4628      	mov	r0, r5
 80079f2:	47b8      	blx	r7
 80079f4:	3001      	adds	r0, #1
 80079f6:	f43f ae56 	beq.w	80076a6 <_printf_float+0xb6>
 80079fa:	f108 0801 	add.w	r8, r8, #1
 80079fe:	45d0      	cmp	r8, sl
 8007a00:	dbf3      	blt.n	80079ea <_printf_float+0x3fa>
 8007a02:	464b      	mov	r3, r9
 8007a04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a08:	e6df      	b.n	80077ca <_printf_float+0x1da>
 8007a0a:	f04f 0800 	mov.w	r8, #0
 8007a0e:	f104 0b1a 	add.w	fp, r4, #26
 8007a12:	e7f4      	b.n	80079fe <_printf_float+0x40e>
 8007a14:	2301      	movs	r3, #1
 8007a16:	4642      	mov	r2, r8
 8007a18:	e7e1      	b.n	80079de <_printf_float+0x3ee>
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	464a      	mov	r2, r9
 8007a1e:	4631      	mov	r1, r6
 8007a20:	4628      	mov	r0, r5
 8007a22:	47b8      	blx	r7
 8007a24:	3001      	adds	r0, #1
 8007a26:	f43f ae3e 	beq.w	80076a6 <_printf_float+0xb6>
 8007a2a:	f108 0801 	add.w	r8, r8, #1
 8007a2e:	68e3      	ldr	r3, [r4, #12]
 8007a30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a32:	1a5b      	subs	r3, r3, r1
 8007a34:	4543      	cmp	r3, r8
 8007a36:	dcf0      	bgt.n	8007a1a <_printf_float+0x42a>
 8007a38:	e6fc      	b.n	8007834 <_printf_float+0x244>
 8007a3a:	f04f 0800 	mov.w	r8, #0
 8007a3e:	f104 0919 	add.w	r9, r4, #25
 8007a42:	e7f4      	b.n	8007a2e <_printf_float+0x43e>

08007a44 <_printf_common>:
 8007a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a48:	4616      	mov	r6, r2
 8007a4a:	4698      	mov	r8, r3
 8007a4c:	688a      	ldr	r2, [r1, #8]
 8007a4e:	690b      	ldr	r3, [r1, #16]
 8007a50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a54:	4293      	cmp	r3, r2
 8007a56:	bfb8      	it	lt
 8007a58:	4613      	movlt	r3, r2
 8007a5a:	6033      	str	r3, [r6, #0]
 8007a5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a60:	4607      	mov	r7, r0
 8007a62:	460c      	mov	r4, r1
 8007a64:	b10a      	cbz	r2, 8007a6a <_printf_common+0x26>
 8007a66:	3301      	adds	r3, #1
 8007a68:	6033      	str	r3, [r6, #0]
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	0699      	lsls	r1, r3, #26
 8007a6e:	bf42      	ittt	mi
 8007a70:	6833      	ldrmi	r3, [r6, #0]
 8007a72:	3302      	addmi	r3, #2
 8007a74:	6033      	strmi	r3, [r6, #0]
 8007a76:	6825      	ldr	r5, [r4, #0]
 8007a78:	f015 0506 	ands.w	r5, r5, #6
 8007a7c:	d106      	bne.n	8007a8c <_printf_common+0x48>
 8007a7e:	f104 0a19 	add.w	sl, r4, #25
 8007a82:	68e3      	ldr	r3, [r4, #12]
 8007a84:	6832      	ldr	r2, [r6, #0]
 8007a86:	1a9b      	subs	r3, r3, r2
 8007a88:	42ab      	cmp	r3, r5
 8007a8a:	dc26      	bgt.n	8007ada <_printf_common+0x96>
 8007a8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a90:	6822      	ldr	r2, [r4, #0]
 8007a92:	3b00      	subs	r3, #0
 8007a94:	bf18      	it	ne
 8007a96:	2301      	movne	r3, #1
 8007a98:	0692      	lsls	r2, r2, #26
 8007a9a:	d42b      	bmi.n	8007af4 <_printf_common+0xb0>
 8007a9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007aa0:	4641      	mov	r1, r8
 8007aa2:	4638      	mov	r0, r7
 8007aa4:	47c8      	blx	r9
 8007aa6:	3001      	adds	r0, #1
 8007aa8:	d01e      	beq.n	8007ae8 <_printf_common+0xa4>
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	6922      	ldr	r2, [r4, #16]
 8007aae:	f003 0306 	and.w	r3, r3, #6
 8007ab2:	2b04      	cmp	r3, #4
 8007ab4:	bf02      	ittt	eq
 8007ab6:	68e5      	ldreq	r5, [r4, #12]
 8007ab8:	6833      	ldreq	r3, [r6, #0]
 8007aba:	1aed      	subeq	r5, r5, r3
 8007abc:	68a3      	ldr	r3, [r4, #8]
 8007abe:	bf0c      	ite	eq
 8007ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ac4:	2500      	movne	r5, #0
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	bfc4      	itt	gt
 8007aca:	1a9b      	subgt	r3, r3, r2
 8007acc:	18ed      	addgt	r5, r5, r3
 8007ace:	2600      	movs	r6, #0
 8007ad0:	341a      	adds	r4, #26
 8007ad2:	42b5      	cmp	r5, r6
 8007ad4:	d11a      	bne.n	8007b0c <_printf_common+0xc8>
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	e008      	b.n	8007aec <_printf_common+0xa8>
 8007ada:	2301      	movs	r3, #1
 8007adc:	4652      	mov	r2, sl
 8007ade:	4641      	mov	r1, r8
 8007ae0:	4638      	mov	r0, r7
 8007ae2:	47c8      	blx	r9
 8007ae4:	3001      	adds	r0, #1
 8007ae6:	d103      	bne.n	8007af0 <_printf_common+0xac>
 8007ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af0:	3501      	adds	r5, #1
 8007af2:	e7c6      	b.n	8007a82 <_printf_common+0x3e>
 8007af4:	18e1      	adds	r1, r4, r3
 8007af6:	1c5a      	adds	r2, r3, #1
 8007af8:	2030      	movs	r0, #48	@ 0x30
 8007afa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007afe:	4422      	add	r2, r4
 8007b00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b08:	3302      	adds	r3, #2
 8007b0a:	e7c7      	b.n	8007a9c <_printf_common+0x58>
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	4622      	mov	r2, r4
 8007b10:	4641      	mov	r1, r8
 8007b12:	4638      	mov	r0, r7
 8007b14:	47c8      	blx	r9
 8007b16:	3001      	adds	r0, #1
 8007b18:	d0e6      	beq.n	8007ae8 <_printf_common+0xa4>
 8007b1a:	3601      	adds	r6, #1
 8007b1c:	e7d9      	b.n	8007ad2 <_printf_common+0x8e>
	...

08007b20 <_printf_i>:
 8007b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b24:	7e0f      	ldrb	r7, [r1, #24]
 8007b26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b28:	2f78      	cmp	r7, #120	@ 0x78
 8007b2a:	4691      	mov	r9, r2
 8007b2c:	4680      	mov	r8, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	469a      	mov	sl, r3
 8007b32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b36:	d807      	bhi.n	8007b48 <_printf_i+0x28>
 8007b38:	2f62      	cmp	r7, #98	@ 0x62
 8007b3a:	d80a      	bhi.n	8007b52 <_printf_i+0x32>
 8007b3c:	2f00      	cmp	r7, #0
 8007b3e:	f000 80d2 	beq.w	8007ce6 <_printf_i+0x1c6>
 8007b42:	2f58      	cmp	r7, #88	@ 0x58
 8007b44:	f000 80b9 	beq.w	8007cba <_printf_i+0x19a>
 8007b48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b50:	e03a      	b.n	8007bc8 <_printf_i+0xa8>
 8007b52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b56:	2b15      	cmp	r3, #21
 8007b58:	d8f6      	bhi.n	8007b48 <_printf_i+0x28>
 8007b5a:	a101      	add	r1, pc, #4	@ (adr r1, 8007b60 <_printf_i+0x40>)
 8007b5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b60:	08007bb9 	.word	0x08007bb9
 8007b64:	08007bcd 	.word	0x08007bcd
 8007b68:	08007b49 	.word	0x08007b49
 8007b6c:	08007b49 	.word	0x08007b49
 8007b70:	08007b49 	.word	0x08007b49
 8007b74:	08007b49 	.word	0x08007b49
 8007b78:	08007bcd 	.word	0x08007bcd
 8007b7c:	08007b49 	.word	0x08007b49
 8007b80:	08007b49 	.word	0x08007b49
 8007b84:	08007b49 	.word	0x08007b49
 8007b88:	08007b49 	.word	0x08007b49
 8007b8c:	08007ccd 	.word	0x08007ccd
 8007b90:	08007bf7 	.word	0x08007bf7
 8007b94:	08007c87 	.word	0x08007c87
 8007b98:	08007b49 	.word	0x08007b49
 8007b9c:	08007b49 	.word	0x08007b49
 8007ba0:	08007cef 	.word	0x08007cef
 8007ba4:	08007b49 	.word	0x08007b49
 8007ba8:	08007bf7 	.word	0x08007bf7
 8007bac:	08007b49 	.word	0x08007b49
 8007bb0:	08007b49 	.word	0x08007b49
 8007bb4:	08007c8f 	.word	0x08007c8f
 8007bb8:	6833      	ldr	r3, [r6, #0]
 8007bba:	1d1a      	adds	r2, r3, #4
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	6032      	str	r2, [r6, #0]
 8007bc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e09d      	b.n	8007d08 <_printf_i+0x1e8>
 8007bcc:	6833      	ldr	r3, [r6, #0]
 8007bce:	6820      	ldr	r0, [r4, #0]
 8007bd0:	1d19      	adds	r1, r3, #4
 8007bd2:	6031      	str	r1, [r6, #0]
 8007bd4:	0606      	lsls	r6, r0, #24
 8007bd6:	d501      	bpl.n	8007bdc <_printf_i+0xbc>
 8007bd8:	681d      	ldr	r5, [r3, #0]
 8007bda:	e003      	b.n	8007be4 <_printf_i+0xc4>
 8007bdc:	0645      	lsls	r5, r0, #25
 8007bde:	d5fb      	bpl.n	8007bd8 <_printf_i+0xb8>
 8007be0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007be4:	2d00      	cmp	r5, #0
 8007be6:	da03      	bge.n	8007bf0 <_printf_i+0xd0>
 8007be8:	232d      	movs	r3, #45	@ 0x2d
 8007bea:	426d      	negs	r5, r5
 8007bec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bf0:	4859      	ldr	r0, [pc, #356]	@ (8007d58 <_printf_i+0x238>)
 8007bf2:	230a      	movs	r3, #10
 8007bf4:	e011      	b.n	8007c1a <_printf_i+0xfa>
 8007bf6:	6821      	ldr	r1, [r4, #0]
 8007bf8:	6833      	ldr	r3, [r6, #0]
 8007bfa:	0608      	lsls	r0, r1, #24
 8007bfc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c00:	d402      	bmi.n	8007c08 <_printf_i+0xe8>
 8007c02:	0649      	lsls	r1, r1, #25
 8007c04:	bf48      	it	mi
 8007c06:	b2ad      	uxthmi	r5, r5
 8007c08:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c0a:	4853      	ldr	r0, [pc, #332]	@ (8007d58 <_printf_i+0x238>)
 8007c0c:	6033      	str	r3, [r6, #0]
 8007c0e:	bf14      	ite	ne
 8007c10:	230a      	movne	r3, #10
 8007c12:	2308      	moveq	r3, #8
 8007c14:	2100      	movs	r1, #0
 8007c16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c1a:	6866      	ldr	r6, [r4, #4]
 8007c1c:	60a6      	str	r6, [r4, #8]
 8007c1e:	2e00      	cmp	r6, #0
 8007c20:	bfa2      	ittt	ge
 8007c22:	6821      	ldrge	r1, [r4, #0]
 8007c24:	f021 0104 	bicge.w	r1, r1, #4
 8007c28:	6021      	strge	r1, [r4, #0]
 8007c2a:	b90d      	cbnz	r5, 8007c30 <_printf_i+0x110>
 8007c2c:	2e00      	cmp	r6, #0
 8007c2e:	d04b      	beq.n	8007cc8 <_printf_i+0x1a8>
 8007c30:	4616      	mov	r6, r2
 8007c32:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c36:	fb03 5711 	mls	r7, r3, r1, r5
 8007c3a:	5dc7      	ldrb	r7, [r0, r7]
 8007c3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c40:	462f      	mov	r7, r5
 8007c42:	42bb      	cmp	r3, r7
 8007c44:	460d      	mov	r5, r1
 8007c46:	d9f4      	bls.n	8007c32 <_printf_i+0x112>
 8007c48:	2b08      	cmp	r3, #8
 8007c4a:	d10b      	bne.n	8007c64 <_printf_i+0x144>
 8007c4c:	6823      	ldr	r3, [r4, #0]
 8007c4e:	07df      	lsls	r7, r3, #31
 8007c50:	d508      	bpl.n	8007c64 <_printf_i+0x144>
 8007c52:	6923      	ldr	r3, [r4, #16]
 8007c54:	6861      	ldr	r1, [r4, #4]
 8007c56:	4299      	cmp	r1, r3
 8007c58:	bfde      	ittt	le
 8007c5a:	2330      	movle	r3, #48	@ 0x30
 8007c5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c64:	1b92      	subs	r2, r2, r6
 8007c66:	6122      	str	r2, [r4, #16]
 8007c68:	f8cd a000 	str.w	sl, [sp]
 8007c6c:	464b      	mov	r3, r9
 8007c6e:	aa03      	add	r2, sp, #12
 8007c70:	4621      	mov	r1, r4
 8007c72:	4640      	mov	r0, r8
 8007c74:	f7ff fee6 	bl	8007a44 <_printf_common>
 8007c78:	3001      	adds	r0, #1
 8007c7a:	d14a      	bne.n	8007d12 <_printf_i+0x1f2>
 8007c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c80:	b004      	add	sp, #16
 8007c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c86:	6823      	ldr	r3, [r4, #0]
 8007c88:	f043 0320 	orr.w	r3, r3, #32
 8007c8c:	6023      	str	r3, [r4, #0]
 8007c8e:	4833      	ldr	r0, [pc, #204]	@ (8007d5c <_printf_i+0x23c>)
 8007c90:	2778      	movs	r7, #120	@ 0x78
 8007c92:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c96:	6823      	ldr	r3, [r4, #0]
 8007c98:	6831      	ldr	r1, [r6, #0]
 8007c9a:	061f      	lsls	r7, r3, #24
 8007c9c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ca0:	d402      	bmi.n	8007ca8 <_printf_i+0x188>
 8007ca2:	065f      	lsls	r7, r3, #25
 8007ca4:	bf48      	it	mi
 8007ca6:	b2ad      	uxthmi	r5, r5
 8007ca8:	6031      	str	r1, [r6, #0]
 8007caa:	07d9      	lsls	r1, r3, #31
 8007cac:	bf44      	itt	mi
 8007cae:	f043 0320 	orrmi.w	r3, r3, #32
 8007cb2:	6023      	strmi	r3, [r4, #0]
 8007cb4:	b11d      	cbz	r5, 8007cbe <_printf_i+0x19e>
 8007cb6:	2310      	movs	r3, #16
 8007cb8:	e7ac      	b.n	8007c14 <_printf_i+0xf4>
 8007cba:	4827      	ldr	r0, [pc, #156]	@ (8007d58 <_printf_i+0x238>)
 8007cbc:	e7e9      	b.n	8007c92 <_printf_i+0x172>
 8007cbe:	6823      	ldr	r3, [r4, #0]
 8007cc0:	f023 0320 	bic.w	r3, r3, #32
 8007cc4:	6023      	str	r3, [r4, #0]
 8007cc6:	e7f6      	b.n	8007cb6 <_printf_i+0x196>
 8007cc8:	4616      	mov	r6, r2
 8007cca:	e7bd      	b.n	8007c48 <_printf_i+0x128>
 8007ccc:	6833      	ldr	r3, [r6, #0]
 8007cce:	6825      	ldr	r5, [r4, #0]
 8007cd0:	6961      	ldr	r1, [r4, #20]
 8007cd2:	1d18      	adds	r0, r3, #4
 8007cd4:	6030      	str	r0, [r6, #0]
 8007cd6:	062e      	lsls	r6, r5, #24
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	d501      	bpl.n	8007ce0 <_printf_i+0x1c0>
 8007cdc:	6019      	str	r1, [r3, #0]
 8007cde:	e002      	b.n	8007ce6 <_printf_i+0x1c6>
 8007ce0:	0668      	lsls	r0, r5, #25
 8007ce2:	d5fb      	bpl.n	8007cdc <_printf_i+0x1bc>
 8007ce4:	8019      	strh	r1, [r3, #0]
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	6123      	str	r3, [r4, #16]
 8007cea:	4616      	mov	r6, r2
 8007cec:	e7bc      	b.n	8007c68 <_printf_i+0x148>
 8007cee:	6833      	ldr	r3, [r6, #0]
 8007cf0:	1d1a      	adds	r2, r3, #4
 8007cf2:	6032      	str	r2, [r6, #0]
 8007cf4:	681e      	ldr	r6, [r3, #0]
 8007cf6:	6862      	ldr	r2, [r4, #4]
 8007cf8:	2100      	movs	r1, #0
 8007cfa:	4630      	mov	r0, r6
 8007cfc:	f7f8 fa68 	bl	80001d0 <memchr>
 8007d00:	b108      	cbz	r0, 8007d06 <_printf_i+0x1e6>
 8007d02:	1b80      	subs	r0, r0, r6
 8007d04:	6060      	str	r0, [r4, #4]
 8007d06:	6863      	ldr	r3, [r4, #4]
 8007d08:	6123      	str	r3, [r4, #16]
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d10:	e7aa      	b.n	8007c68 <_printf_i+0x148>
 8007d12:	6923      	ldr	r3, [r4, #16]
 8007d14:	4632      	mov	r2, r6
 8007d16:	4649      	mov	r1, r9
 8007d18:	4640      	mov	r0, r8
 8007d1a:	47d0      	blx	sl
 8007d1c:	3001      	adds	r0, #1
 8007d1e:	d0ad      	beq.n	8007c7c <_printf_i+0x15c>
 8007d20:	6823      	ldr	r3, [r4, #0]
 8007d22:	079b      	lsls	r3, r3, #30
 8007d24:	d413      	bmi.n	8007d4e <_printf_i+0x22e>
 8007d26:	68e0      	ldr	r0, [r4, #12]
 8007d28:	9b03      	ldr	r3, [sp, #12]
 8007d2a:	4298      	cmp	r0, r3
 8007d2c:	bfb8      	it	lt
 8007d2e:	4618      	movlt	r0, r3
 8007d30:	e7a6      	b.n	8007c80 <_printf_i+0x160>
 8007d32:	2301      	movs	r3, #1
 8007d34:	4632      	mov	r2, r6
 8007d36:	4649      	mov	r1, r9
 8007d38:	4640      	mov	r0, r8
 8007d3a:	47d0      	blx	sl
 8007d3c:	3001      	adds	r0, #1
 8007d3e:	d09d      	beq.n	8007c7c <_printf_i+0x15c>
 8007d40:	3501      	adds	r5, #1
 8007d42:	68e3      	ldr	r3, [r4, #12]
 8007d44:	9903      	ldr	r1, [sp, #12]
 8007d46:	1a5b      	subs	r3, r3, r1
 8007d48:	42ab      	cmp	r3, r5
 8007d4a:	dcf2      	bgt.n	8007d32 <_printf_i+0x212>
 8007d4c:	e7eb      	b.n	8007d26 <_printf_i+0x206>
 8007d4e:	2500      	movs	r5, #0
 8007d50:	f104 0619 	add.w	r6, r4, #25
 8007d54:	e7f5      	b.n	8007d42 <_printf_i+0x222>
 8007d56:	bf00      	nop
 8007d58:	0800a23a 	.word	0x0800a23a
 8007d5c:	0800a24b 	.word	0x0800a24b

08007d60 <std>:
 8007d60:	2300      	movs	r3, #0
 8007d62:	b510      	push	{r4, lr}
 8007d64:	4604      	mov	r4, r0
 8007d66:	e9c0 3300 	strd	r3, r3, [r0]
 8007d6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d6e:	6083      	str	r3, [r0, #8]
 8007d70:	8181      	strh	r1, [r0, #12]
 8007d72:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d74:	81c2      	strh	r2, [r0, #14]
 8007d76:	6183      	str	r3, [r0, #24]
 8007d78:	4619      	mov	r1, r3
 8007d7a:	2208      	movs	r2, #8
 8007d7c:	305c      	adds	r0, #92	@ 0x5c
 8007d7e:	f000 f948 	bl	8008012 <memset>
 8007d82:	4b0d      	ldr	r3, [pc, #52]	@ (8007db8 <std+0x58>)
 8007d84:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d86:	4b0d      	ldr	r3, [pc, #52]	@ (8007dbc <std+0x5c>)
 8007d88:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc0 <std+0x60>)
 8007d8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc4 <std+0x64>)
 8007d90:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d92:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc8 <std+0x68>)
 8007d94:	6224      	str	r4, [r4, #32]
 8007d96:	429c      	cmp	r4, r3
 8007d98:	d006      	beq.n	8007da8 <std+0x48>
 8007d9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d9e:	4294      	cmp	r4, r2
 8007da0:	d002      	beq.n	8007da8 <std+0x48>
 8007da2:	33d0      	adds	r3, #208	@ 0xd0
 8007da4:	429c      	cmp	r4, r3
 8007da6:	d105      	bne.n	8007db4 <std+0x54>
 8007da8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db0:	f000 b9ac 	b.w	800810c <__retarget_lock_init_recursive>
 8007db4:	bd10      	pop	{r4, pc}
 8007db6:	bf00      	nop
 8007db8:	08007f8d 	.word	0x08007f8d
 8007dbc:	08007faf 	.word	0x08007faf
 8007dc0:	08007fe7 	.word	0x08007fe7
 8007dc4:	0800800b 	.word	0x0800800b
 8007dc8:	2000043c 	.word	0x2000043c

08007dcc <stdio_exit_handler>:
 8007dcc:	4a02      	ldr	r2, [pc, #8]	@ (8007dd8 <stdio_exit_handler+0xc>)
 8007dce:	4903      	ldr	r1, [pc, #12]	@ (8007ddc <stdio_exit_handler+0x10>)
 8007dd0:	4803      	ldr	r0, [pc, #12]	@ (8007de0 <stdio_exit_handler+0x14>)
 8007dd2:	f000 b869 	b.w	8007ea8 <_fwalk_sglue>
 8007dd6:	bf00      	nop
 8007dd8:	2000001c 	.word	0x2000001c
 8007ddc:	08009a6d 	.word	0x08009a6d
 8007de0:	2000002c 	.word	0x2000002c

08007de4 <cleanup_stdio>:
 8007de4:	6841      	ldr	r1, [r0, #4]
 8007de6:	4b0c      	ldr	r3, [pc, #48]	@ (8007e18 <cleanup_stdio+0x34>)
 8007de8:	4299      	cmp	r1, r3
 8007dea:	b510      	push	{r4, lr}
 8007dec:	4604      	mov	r4, r0
 8007dee:	d001      	beq.n	8007df4 <cleanup_stdio+0x10>
 8007df0:	f001 fe3c 	bl	8009a6c <_fflush_r>
 8007df4:	68a1      	ldr	r1, [r4, #8]
 8007df6:	4b09      	ldr	r3, [pc, #36]	@ (8007e1c <cleanup_stdio+0x38>)
 8007df8:	4299      	cmp	r1, r3
 8007dfa:	d002      	beq.n	8007e02 <cleanup_stdio+0x1e>
 8007dfc:	4620      	mov	r0, r4
 8007dfe:	f001 fe35 	bl	8009a6c <_fflush_r>
 8007e02:	68e1      	ldr	r1, [r4, #12]
 8007e04:	4b06      	ldr	r3, [pc, #24]	@ (8007e20 <cleanup_stdio+0x3c>)
 8007e06:	4299      	cmp	r1, r3
 8007e08:	d004      	beq.n	8007e14 <cleanup_stdio+0x30>
 8007e0a:	4620      	mov	r0, r4
 8007e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e10:	f001 be2c 	b.w	8009a6c <_fflush_r>
 8007e14:	bd10      	pop	{r4, pc}
 8007e16:	bf00      	nop
 8007e18:	2000043c 	.word	0x2000043c
 8007e1c:	200004a4 	.word	0x200004a4
 8007e20:	2000050c 	.word	0x2000050c

08007e24 <global_stdio_init.part.0>:
 8007e24:	b510      	push	{r4, lr}
 8007e26:	4b0b      	ldr	r3, [pc, #44]	@ (8007e54 <global_stdio_init.part.0+0x30>)
 8007e28:	4c0b      	ldr	r4, [pc, #44]	@ (8007e58 <global_stdio_init.part.0+0x34>)
 8007e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8007e5c <global_stdio_init.part.0+0x38>)
 8007e2c:	601a      	str	r2, [r3, #0]
 8007e2e:	4620      	mov	r0, r4
 8007e30:	2200      	movs	r2, #0
 8007e32:	2104      	movs	r1, #4
 8007e34:	f7ff ff94 	bl	8007d60 <std>
 8007e38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	2109      	movs	r1, #9
 8007e40:	f7ff ff8e 	bl	8007d60 <std>
 8007e44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e48:	2202      	movs	r2, #2
 8007e4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e4e:	2112      	movs	r1, #18
 8007e50:	f7ff bf86 	b.w	8007d60 <std>
 8007e54:	20000574 	.word	0x20000574
 8007e58:	2000043c 	.word	0x2000043c
 8007e5c:	08007dcd 	.word	0x08007dcd

08007e60 <__sfp_lock_acquire>:
 8007e60:	4801      	ldr	r0, [pc, #4]	@ (8007e68 <__sfp_lock_acquire+0x8>)
 8007e62:	f000 b954 	b.w	800810e <__retarget_lock_acquire_recursive>
 8007e66:	bf00      	nop
 8007e68:	2000057d 	.word	0x2000057d

08007e6c <__sfp_lock_release>:
 8007e6c:	4801      	ldr	r0, [pc, #4]	@ (8007e74 <__sfp_lock_release+0x8>)
 8007e6e:	f000 b94f 	b.w	8008110 <__retarget_lock_release_recursive>
 8007e72:	bf00      	nop
 8007e74:	2000057d 	.word	0x2000057d

08007e78 <__sinit>:
 8007e78:	b510      	push	{r4, lr}
 8007e7a:	4604      	mov	r4, r0
 8007e7c:	f7ff fff0 	bl	8007e60 <__sfp_lock_acquire>
 8007e80:	6a23      	ldr	r3, [r4, #32]
 8007e82:	b11b      	cbz	r3, 8007e8c <__sinit+0x14>
 8007e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e88:	f7ff bff0 	b.w	8007e6c <__sfp_lock_release>
 8007e8c:	4b04      	ldr	r3, [pc, #16]	@ (8007ea0 <__sinit+0x28>)
 8007e8e:	6223      	str	r3, [r4, #32]
 8007e90:	4b04      	ldr	r3, [pc, #16]	@ (8007ea4 <__sinit+0x2c>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1f5      	bne.n	8007e84 <__sinit+0xc>
 8007e98:	f7ff ffc4 	bl	8007e24 <global_stdio_init.part.0>
 8007e9c:	e7f2      	b.n	8007e84 <__sinit+0xc>
 8007e9e:	bf00      	nop
 8007ea0:	08007de5 	.word	0x08007de5
 8007ea4:	20000574 	.word	0x20000574

08007ea8 <_fwalk_sglue>:
 8007ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007eac:	4607      	mov	r7, r0
 8007eae:	4688      	mov	r8, r1
 8007eb0:	4614      	mov	r4, r2
 8007eb2:	2600      	movs	r6, #0
 8007eb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007eb8:	f1b9 0901 	subs.w	r9, r9, #1
 8007ebc:	d505      	bpl.n	8007eca <_fwalk_sglue+0x22>
 8007ebe:	6824      	ldr	r4, [r4, #0]
 8007ec0:	2c00      	cmp	r4, #0
 8007ec2:	d1f7      	bne.n	8007eb4 <_fwalk_sglue+0xc>
 8007ec4:	4630      	mov	r0, r6
 8007ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eca:	89ab      	ldrh	r3, [r5, #12]
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d907      	bls.n	8007ee0 <_fwalk_sglue+0x38>
 8007ed0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	d003      	beq.n	8007ee0 <_fwalk_sglue+0x38>
 8007ed8:	4629      	mov	r1, r5
 8007eda:	4638      	mov	r0, r7
 8007edc:	47c0      	blx	r8
 8007ede:	4306      	orrs	r6, r0
 8007ee0:	3568      	adds	r5, #104	@ 0x68
 8007ee2:	e7e9      	b.n	8007eb8 <_fwalk_sglue+0x10>

08007ee4 <sniprintf>:
 8007ee4:	b40c      	push	{r2, r3}
 8007ee6:	b530      	push	{r4, r5, lr}
 8007ee8:	4b17      	ldr	r3, [pc, #92]	@ (8007f48 <sniprintf+0x64>)
 8007eea:	1e0c      	subs	r4, r1, #0
 8007eec:	681d      	ldr	r5, [r3, #0]
 8007eee:	b09d      	sub	sp, #116	@ 0x74
 8007ef0:	da08      	bge.n	8007f04 <sniprintf+0x20>
 8007ef2:	238b      	movs	r3, #139	@ 0x8b
 8007ef4:	602b      	str	r3, [r5, #0]
 8007ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8007efa:	b01d      	add	sp, #116	@ 0x74
 8007efc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f00:	b002      	add	sp, #8
 8007f02:	4770      	bx	lr
 8007f04:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f08:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007f0c:	bf14      	ite	ne
 8007f0e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f12:	4623      	moveq	r3, r4
 8007f14:	9304      	str	r3, [sp, #16]
 8007f16:	9307      	str	r3, [sp, #28]
 8007f18:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f1c:	9002      	str	r0, [sp, #8]
 8007f1e:	9006      	str	r0, [sp, #24]
 8007f20:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007f24:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f26:	ab21      	add	r3, sp, #132	@ 0x84
 8007f28:	a902      	add	r1, sp, #8
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	9301      	str	r3, [sp, #4]
 8007f2e:	f001 fc1d 	bl	800976c <_svfiprintf_r>
 8007f32:	1c43      	adds	r3, r0, #1
 8007f34:	bfbc      	itt	lt
 8007f36:	238b      	movlt	r3, #139	@ 0x8b
 8007f38:	602b      	strlt	r3, [r5, #0]
 8007f3a:	2c00      	cmp	r4, #0
 8007f3c:	d0dd      	beq.n	8007efa <sniprintf+0x16>
 8007f3e:	9b02      	ldr	r3, [sp, #8]
 8007f40:	2200      	movs	r2, #0
 8007f42:	701a      	strb	r2, [r3, #0]
 8007f44:	e7d9      	b.n	8007efa <sniprintf+0x16>
 8007f46:	bf00      	nop
 8007f48:	20000028 	.word	0x20000028

08007f4c <siprintf>:
 8007f4c:	b40e      	push	{r1, r2, r3}
 8007f4e:	b500      	push	{lr}
 8007f50:	b09c      	sub	sp, #112	@ 0x70
 8007f52:	ab1d      	add	r3, sp, #116	@ 0x74
 8007f54:	9002      	str	r0, [sp, #8]
 8007f56:	9006      	str	r0, [sp, #24]
 8007f58:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007f5c:	4809      	ldr	r0, [pc, #36]	@ (8007f84 <siprintf+0x38>)
 8007f5e:	9107      	str	r1, [sp, #28]
 8007f60:	9104      	str	r1, [sp, #16]
 8007f62:	4909      	ldr	r1, [pc, #36]	@ (8007f88 <siprintf+0x3c>)
 8007f64:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f68:	9105      	str	r1, [sp, #20]
 8007f6a:	6800      	ldr	r0, [r0, #0]
 8007f6c:	9301      	str	r3, [sp, #4]
 8007f6e:	a902      	add	r1, sp, #8
 8007f70:	f001 fbfc 	bl	800976c <_svfiprintf_r>
 8007f74:	9b02      	ldr	r3, [sp, #8]
 8007f76:	2200      	movs	r2, #0
 8007f78:	701a      	strb	r2, [r3, #0]
 8007f7a:	b01c      	add	sp, #112	@ 0x70
 8007f7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f80:	b003      	add	sp, #12
 8007f82:	4770      	bx	lr
 8007f84:	20000028 	.word	0x20000028
 8007f88:	ffff0208 	.word	0xffff0208

08007f8c <__sread>:
 8007f8c:	b510      	push	{r4, lr}
 8007f8e:	460c      	mov	r4, r1
 8007f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f94:	f000 f86c 	bl	8008070 <_read_r>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	bfab      	itete	ge
 8007f9c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f9e:	89a3      	ldrhlt	r3, [r4, #12]
 8007fa0:	181b      	addge	r3, r3, r0
 8007fa2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007fa6:	bfac      	ite	ge
 8007fa8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007faa:	81a3      	strhlt	r3, [r4, #12]
 8007fac:	bd10      	pop	{r4, pc}

08007fae <__swrite>:
 8007fae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fb2:	461f      	mov	r7, r3
 8007fb4:	898b      	ldrh	r3, [r1, #12]
 8007fb6:	05db      	lsls	r3, r3, #23
 8007fb8:	4605      	mov	r5, r0
 8007fba:	460c      	mov	r4, r1
 8007fbc:	4616      	mov	r6, r2
 8007fbe:	d505      	bpl.n	8007fcc <__swrite+0x1e>
 8007fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fc4:	2302      	movs	r3, #2
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	f000 f840 	bl	800804c <_lseek_r>
 8007fcc:	89a3      	ldrh	r3, [r4, #12]
 8007fce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fd2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007fd6:	81a3      	strh	r3, [r4, #12]
 8007fd8:	4632      	mov	r2, r6
 8007fda:	463b      	mov	r3, r7
 8007fdc:	4628      	mov	r0, r5
 8007fde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fe2:	f000 b857 	b.w	8008094 <_write_r>

08007fe6 <__sseek>:
 8007fe6:	b510      	push	{r4, lr}
 8007fe8:	460c      	mov	r4, r1
 8007fea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fee:	f000 f82d 	bl	800804c <_lseek_r>
 8007ff2:	1c43      	adds	r3, r0, #1
 8007ff4:	89a3      	ldrh	r3, [r4, #12]
 8007ff6:	bf15      	itete	ne
 8007ff8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007ffa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007ffe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008002:	81a3      	strheq	r3, [r4, #12]
 8008004:	bf18      	it	ne
 8008006:	81a3      	strhne	r3, [r4, #12]
 8008008:	bd10      	pop	{r4, pc}

0800800a <__sclose>:
 800800a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800800e:	f000 b80d 	b.w	800802c <_close_r>

08008012 <memset>:
 8008012:	4402      	add	r2, r0
 8008014:	4603      	mov	r3, r0
 8008016:	4293      	cmp	r3, r2
 8008018:	d100      	bne.n	800801c <memset+0xa>
 800801a:	4770      	bx	lr
 800801c:	f803 1b01 	strb.w	r1, [r3], #1
 8008020:	e7f9      	b.n	8008016 <memset+0x4>
	...

08008024 <_localeconv_r>:
 8008024:	4800      	ldr	r0, [pc, #0]	@ (8008028 <_localeconv_r+0x4>)
 8008026:	4770      	bx	lr
 8008028:	20000168 	.word	0x20000168

0800802c <_close_r>:
 800802c:	b538      	push	{r3, r4, r5, lr}
 800802e:	4d06      	ldr	r5, [pc, #24]	@ (8008048 <_close_r+0x1c>)
 8008030:	2300      	movs	r3, #0
 8008032:	4604      	mov	r4, r0
 8008034:	4608      	mov	r0, r1
 8008036:	602b      	str	r3, [r5, #0]
 8008038:	f7fa fe02 	bl	8002c40 <_close>
 800803c:	1c43      	adds	r3, r0, #1
 800803e:	d102      	bne.n	8008046 <_close_r+0x1a>
 8008040:	682b      	ldr	r3, [r5, #0]
 8008042:	b103      	cbz	r3, 8008046 <_close_r+0x1a>
 8008044:	6023      	str	r3, [r4, #0]
 8008046:	bd38      	pop	{r3, r4, r5, pc}
 8008048:	20000578 	.word	0x20000578

0800804c <_lseek_r>:
 800804c:	b538      	push	{r3, r4, r5, lr}
 800804e:	4d07      	ldr	r5, [pc, #28]	@ (800806c <_lseek_r+0x20>)
 8008050:	4604      	mov	r4, r0
 8008052:	4608      	mov	r0, r1
 8008054:	4611      	mov	r1, r2
 8008056:	2200      	movs	r2, #0
 8008058:	602a      	str	r2, [r5, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	f7fa fe17 	bl	8002c8e <_lseek>
 8008060:	1c43      	adds	r3, r0, #1
 8008062:	d102      	bne.n	800806a <_lseek_r+0x1e>
 8008064:	682b      	ldr	r3, [r5, #0]
 8008066:	b103      	cbz	r3, 800806a <_lseek_r+0x1e>
 8008068:	6023      	str	r3, [r4, #0]
 800806a:	bd38      	pop	{r3, r4, r5, pc}
 800806c:	20000578 	.word	0x20000578

08008070 <_read_r>:
 8008070:	b538      	push	{r3, r4, r5, lr}
 8008072:	4d07      	ldr	r5, [pc, #28]	@ (8008090 <_read_r+0x20>)
 8008074:	4604      	mov	r4, r0
 8008076:	4608      	mov	r0, r1
 8008078:	4611      	mov	r1, r2
 800807a:	2200      	movs	r2, #0
 800807c:	602a      	str	r2, [r5, #0]
 800807e:	461a      	mov	r2, r3
 8008080:	f7fa fda5 	bl	8002bce <_read>
 8008084:	1c43      	adds	r3, r0, #1
 8008086:	d102      	bne.n	800808e <_read_r+0x1e>
 8008088:	682b      	ldr	r3, [r5, #0]
 800808a:	b103      	cbz	r3, 800808e <_read_r+0x1e>
 800808c:	6023      	str	r3, [r4, #0]
 800808e:	bd38      	pop	{r3, r4, r5, pc}
 8008090:	20000578 	.word	0x20000578

08008094 <_write_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	4d07      	ldr	r5, [pc, #28]	@ (80080b4 <_write_r+0x20>)
 8008098:	4604      	mov	r4, r0
 800809a:	4608      	mov	r0, r1
 800809c:	4611      	mov	r1, r2
 800809e:	2200      	movs	r2, #0
 80080a0:	602a      	str	r2, [r5, #0]
 80080a2:	461a      	mov	r2, r3
 80080a4:	f7fa fdb0 	bl	8002c08 <_write>
 80080a8:	1c43      	adds	r3, r0, #1
 80080aa:	d102      	bne.n	80080b2 <_write_r+0x1e>
 80080ac:	682b      	ldr	r3, [r5, #0]
 80080ae:	b103      	cbz	r3, 80080b2 <_write_r+0x1e>
 80080b0:	6023      	str	r3, [r4, #0]
 80080b2:	bd38      	pop	{r3, r4, r5, pc}
 80080b4:	20000578 	.word	0x20000578

080080b8 <__errno>:
 80080b8:	4b01      	ldr	r3, [pc, #4]	@ (80080c0 <__errno+0x8>)
 80080ba:	6818      	ldr	r0, [r3, #0]
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	20000028 	.word	0x20000028

080080c4 <__libc_init_array>:
 80080c4:	b570      	push	{r4, r5, r6, lr}
 80080c6:	4d0d      	ldr	r5, [pc, #52]	@ (80080fc <__libc_init_array+0x38>)
 80080c8:	4c0d      	ldr	r4, [pc, #52]	@ (8008100 <__libc_init_array+0x3c>)
 80080ca:	1b64      	subs	r4, r4, r5
 80080cc:	10a4      	asrs	r4, r4, #2
 80080ce:	2600      	movs	r6, #0
 80080d0:	42a6      	cmp	r6, r4
 80080d2:	d109      	bne.n	80080e8 <__libc_init_array+0x24>
 80080d4:	4d0b      	ldr	r5, [pc, #44]	@ (8008104 <__libc_init_array+0x40>)
 80080d6:	4c0c      	ldr	r4, [pc, #48]	@ (8008108 <__libc_init_array+0x44>)
 80080d8:	f002 f866 	bl	800a1a8 <_init>
 80080dc:	1b64      	subs	r4, r4, r5
 80080de:	10a4      	asrs	r4, r4, #2
 80080e0:	2600      	movs	r6, #0
 80080e2:	42a6      	cmp	r6, r4
 80080e4:	d105      	bne.n	80080f2 <__libc_init_array+0x2e>
 80080e6:	bd70      	pop	{r4, r5, r6, pc}
 80080e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ec:	4798      	blx	r3
 80080ee:	3601      	adds	r6, #1
 80080f0:	e7ee      	b.n	80080d0 <__libc_init_array+0xc>
 80080f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80080f6:	4798      	blx	r3
 80080f8:	3601      	adds	r6, #1
 80080fa:	e7f2      	b.n	80080e2 <__libc_init_array+0x1e>
 80080fc:	0800a5a0 	.word	0x0800a5a0
 8008100:	0800a5a0 	.word	0x0800a5a0
 8008104:	0800a5a0 	.word	0x0800a5a0
 8008108:	0800a5a4 	.word	0x0800a5a4

0800810c <__retarget_lock_init_recursive>:
 800810c:	4770      	bx	lr

0800810e <__retarget_lock_acquire_recursive>:
 800810e:	4770      	bx	lr

08008110 <__retarget_lock_release_recursive>:
 8008110:	4770      	bx	lr

08008112 <quorem>:
 8008112:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008116:	6903      	ldr	r3, [r0, #16]
 8008118:	690c      	ldr	r4, [r1, #16]
 800811a:	42a3      	cmp	r3, r4
 800811c:	4607      	mov	r7, r0
 800811e:	db7e      	blt.n	800821e <quorem+0x10c>
 8008120:	3c01      	subs	r4, #1
 8008122:	f101 0814 	add.w	r8, r1, #20
 8008126:	00a3      	lsls	r3, r4, #2
 8008128:	f100 0514 	add.w	r5, r0, #20
 800812c:	9300      	str	r3, [sp, #0]
 800812e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008132:	9301      	str	r3, [sp, #4]
 8008134:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008138:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800813c:	3301      	adds	r3, #1
 800813e:	429a      	cmp	r2, r3
 8008140:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008144:	fbb2 f6f3 	udiv	r6, r2, r3
 8008148:	d32e      	bcc.n	80081a8 <quorem+0x96>
 800814a:	f04f 0a00 	mov.w	sl, #0
 800814e:	46c4      	mov	ip, r8
 8008150:	46ae      	mov	lr, r5
 8008152:	46d3      	mov	fp, sl
 8008154:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008158:	b298      	uxth	r0, r3
 800815a:	fb06 a000 	mla	r0, r6, r0, sl
 800815e:	0c02      	lsrs	r2, r0, #16
 8008160:	0c1b      	lsrs	r3, r3, #16
 8008162:	fb06 2303 	mla	r3, r6, r3, r2
 8008166:	f8de 2000 	ldr.w	r2, [lr]
 800816a:	b280      	uxth	r0, r0
 800816c:	b292      	uxth	r2, r2
 800816e:	1a12      	subs	r2, r2, r0
 8008170:	445a      	add	r2, fp
 8008172:	f8de 0000 	ldr.w	r0, [lr]
 8008176:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800817a:	b29b      	uxth	r3, r3
 800817c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008180:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008184:	b292      	uxth	r2, r2
 8008186:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800818a:	45e1      	cmp	r9, ip
 800818c:	f84e 2b04 	str.w	r2, [lr], #4
 8008190:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008194:	d2de      	bcs.n	8008154 <quorem+0x42>
 8008196:	9b00      	ldr	r3, [sp, #0]
 8008198:	58eb      	ldr	r3, [r5, r3]
 800819a:	b92b      	cbnz	r3, 80081a8 <quorem+0x96>
 800819c:	9b01      	ldr	r3, [sp, #4]
 800819e:	3b04      	subs	r3, #4
 80081a0:	429d      	cmp	r5, r3
 80081a2:	461a      	mov	r2, r3
 80081a4:	d32f      	bcc.n	8008206 <quorem+0xf4>
 80081a6:	613c      	str	r4, [r7, #16]
 80081a8:	4638      	mov	r0, r7
 80081aa:	f001 f97b 	bl	80094a4 <__mcmp>
 80081ae:	2800      	cmp	r0, #0
 80081b0:	db25      	blt.n	80081fe <quorem+0xec>
 80081b2:	4629      	mov	r1, r5
 80081b4:	2000      	movs	r0, #0
 80081b6:	f858 2b04 	ldr.w	r2, [r8], #4
 80081ba:	f8d1 c000 	ldr.w	ip, [r1]
 80081be:	fa1f fe82 	uxth.w	lr, r2
 80081c2:	fa1f f38c 	uxth.w	r3, ip
 80081c6:	eba3 030e 	sub.w	r3, r3, lr
 80081ca:	4403      	add	r3, r0
 80081cc:	0c12      	lsrs	r2, r2, #16
 80081ce:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80081d2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081dc:	45c1      	cmp	r9, r8
 80081de:	f841 3b04 	str.w	r3, [r1], #4
 80081e2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80081e6:	d2e6      	bcs.n	80081b6 <quorem+0xa4>
 80081e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081f0:	b922      	cbnz	r2, 80081fc <quorem+0xea>
 80081f2:	3b04      	subs	r3, #4
 80081f4:	429d      	cmp	r5, r3
 80081f6:	461a      	mov	r2, r3
 80081f8:	d30b      	bcc.n	8008212 <quorem+0x100>
 80081fa:	613c      	str	r4, [r7, #16]
 80081fc:	3601      	adds	r6, #1
 80081fe:	4630      	mov	r0, r6
 8008200:	b003      	add	sp, #12
 8008202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008206:	6812      	ldr	r2, [r2, #0]
 8008208:	3b04      	subs	r3, #4
 800820a:	2a00      	cmp	r2, #0
 800820c:	d1cb      	bne.n	80081a6 <quorem+0x94>
 800820e:	3c01      	subs	r4, #1
 8008210:	e7c6      	b.n	80081a0 <quorem+0x8e>
 8008212:	6812      	ldr	r2, [r2, #0]
 8008214:	3b04      	subs	r3, #4
 8008216:	2a00      	cmp	r2, #0
 8008218:	d1ef      	bne.n	80081fa <quorem+0xe8>
 800821a:	3c01      	subs	r4, #1
 800821c:	e7ea      	b.n	80081f4 <quorem+0xe2>
 800821e:	2000      	movs	r0, #0
 8008220:	e7ee      	b.n	8008200 <quorem+0xee>
 8008222:	0000      	movs	r0, r0
 8008224:	0000      	movs	r0, r0
	...

08008228 <_dtoa_r>:
 8008228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800822c:	69c7      	ldr	r7, [r0, #28]
 800822e:	b099      	sub	sp, #100	@ 0x64
 8008230:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008234:	ec55 4b10 	vmov	r4, r5, d0
 8008238:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800823a:	9109      	str	r1, [sp, #36]	@ 0x24
 800823c:	4683      	mov	fp, r0
 800823e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008240:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008242:	b97f      	cbnz	r7, 8008264 <_dtoa_r+0x3c>
 8008244:	2010      	movs	r0, #16
 8008246:	f000 fdfd 	bl	8008e44 <malloc>
 800824a:	4602      	mov	r2, r0
 800824c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008250:	b920      	cbnz	r0, 800825c <_dtoa_r+0x34>
 8008252:	4ba7      	ldr	r3, [pc, #668]	@ (80084f0 <_dtoa_r+0x2c8>)
 8008254:	21ef      	movs	r1, #239	@ 0xef
 8008256:	48a7      	ldr	r0, [pc, #668]	@ (80084f4 <_dtoa_r+0x2cc>)
 8008258:	f001 fc68 	bl	8009b2c <__assert_func>
 800825c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008260:	6007      	str	r7, [r0, #0]
 8008262:	60c7      	str	r7, [r0, #12]
 8008264:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008268:	6819      	ldr	r1, [r3, #0]
 800826a:	b159      	cbz	r1, 8008284 <_dtoa_r+0x5c>
 800826c:	685a      	ldr	r2, [r3, #4]
 800826e:	604a      	str	r2, [r1, #4]
 8008270:	2301      	movs	r3, #1
 8008272:	4093      	lsls	r3, r2
 8008274:	608b      	str	r3, [r1, #8]
 8008276:	4658      	mov	r0, fp
 8008278:	f000 feda 	bl	8009030 <_Bfree>
 800827c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008280:	2200      	movs	r2, #0
 8008282:	601a      	str	r2, [r3, #0]
 8008284:	1e2b      	subs	r3, r5, #0
 8008286:	bfb9      	ittee	lt
 8008288:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800828c:	9303      	strlt	r3, [sp, #12]
 800828e:	2300      	movge	r3, #0
 8008290:	6033      	strge	r3, [r6, #0]
 8008292:	9f03      	ldr	r7, [sp, #12]
 8008294:	4b98      	ldr	r3, [pc, #608]	@ (80084f8 <_dtoa_r+0x2d0>)
 8008296:	bfbc      	itt	lt
 8008298:	2201      	movlt	r2, #1
 800829a:	6032      	strlt	r2, [r6, #0]
 800829c:	43bb      	bics	r3, r7
 800829e:	d112      	bne.n	80082c6 <_dtoa_r+0x9e>
 80082a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80082a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80082a6:	6013      	str	r3, [r2, #0]
 80082a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80082ac:	4323      	orrs	r3, r4
 80082ae:	f000 854d 	beq.w	8008d4c <_dtoa_r+0xb24>
 80082b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80082b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800850c <_dtoa_r+0x2e4>
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	f000 854f 	beq.w	8008d5c <_dtoa_r+0xb34>
 80082be:	f10a 0303 	add.w	r3, sl, #3
 80082c2:	f000 bd49 	b.w	8008d58 <_dtoa_r+0xb30>
 80082c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80082ca:	2200      	movs	r2, #0
 80082cc:	ec51 0b17 	vmov	r0, r1, d7
 80082d0:	2300      	movs	r3, #0
 80082d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80082d6:	f7f8 fbf7 	bl	8000ac8 <__aeabi_dcmpeq>
 80082da:	4680      	mov	r8, r0
 80082dc:	b158      	cbz	r0, 80082f6 <_dtoa_r+0xce>
 80082de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80082e0:	2301      	movs	r3, #1
 80082e2:	6013      	str	r3, [r2, #0]
 80082e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80082e6:	b113      	cbz	r3, 80082ee <_dtoa_r+0xc6>
 80082e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80082ea:	4b84      	ldr	r3, [pc, #528]	@ (80084fc <_dtoa_r+0x2d4>)
 80082ec:	6013      	str	r3, [r2, #0]
 80082ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008510 <_dtoa_r+0x2e8>
 80082f2:	f000 bd33 	b.w	8008d5c <_dtoa_r+0xb34>
 80082f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80082fa:	aa16      	add	r2, sp, #88	@ 0x58
 80082fc:	a917      	add	r1, sp, #92	@ 0x5c
 80082fe:	4658      	mov	r0, fp
 8008300:	f001 f980 	bl	8009604 <__d2b>
 8008304:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008308:	4681      	mov	r9, r0
 800830a:	2e00      	cmp	r6, #0
 800830c:	d077      	beq.n	80083fe <_dtoa_r+0x1d6>
 800830e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008310:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008314:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008318:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800831c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008320:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008324:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008328:	4619      	mov	r1, r3
 800832a:	2200      	movs	r2, #0
 800832c:	4b74      	ldr	r3, [pc, #464]	@ (8008500 <_dtoa_r+0x2d8>)
 800832e:	f7f7 ffab 	bl	8000288 <__aeabi_dsub>
 8008332:	a369      	add	r3, pc, #420	@ (adr r3, 80084d8 <_dtoa_r+0x2b0>)
 8008334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008338:	f7f8 f95e 	bl	80005f8 <__aeabi_dmul>
 800833c:	a368      	add	r3, pc, #416	@ (adr r3, 80084e0 <_dtoa_r+0x2b8>)
 800833e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008342:	f7f7 ffa3 	bl	800028c <__adddf3>
 8008346:	4604      	mov	r4, r0
 8008348:	4630      	mov	r0, r6
 800834a:	460d      	mov	r5, r1
 800834c:	f7f8 f8ea 	bl	8000524 <__aeabi_i2d>
 8008350:	a365      	add	r3, pc, #404	@ (adr r3, 80084e8 <_dtoa_r+0x2c0>)
 8008352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008356:	f7f8 f94f 	bl	80005f8 <__aeabi_dmul>
 800835a:	4602      	mov	r2, r0
 800835c:	460b      	mov	r3, r1
 800835e:	4620      	mov	r0, r4
 8008360:	4629      	mov	r1, r5
 8008362:	f7f7 ff93 	bl	800028c <__adddf3>
 8008366:	4604      	mov	r4, r0
 8008368:	460d      	mov	r5, r1
 800836a:	f7f8 fbf5 	bl	8000b58 <__aeabi_d2iz>
 800836e:	2200      	movs	r2, #0
 8008370:	4607      	mov	r7, r0
 8008372:	2300      	movs	r3, #0
 8008374:	4620      	mov	r0, r4
 8008376:	4629      	mov	r1, r5
 8008378:	f7f8 fbb0 	bl	8000adc <__aeabi_dcmplt>
 800837c:	b140      	cbz	r0, 8008390 <_dtoa_r+0x168>
 800837e:	4638      	mov	r0, r7
 8008380:	f7f8 f8d0 	bl	8000524 <__aeabi_i2d>
 8008384:	4622      	mov	r2, r4
 8008386:	462b      	mov	r3, r5
 8008388:	f7f8 fb9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800838c:	b900      	cbnz	r0, 8008390 <_dtoa_r+0x168>
 800838e:	3f01      	subs	r7, #1
 8008390:	2f16      	cmp	r7, #22
 8008392:	d851      	bhi.n	8008438 <_dtoa_r+0x210>
 8008394:	4b5b      	ldr	r3, [pc, #364]	@ (8008504 <_dtoa_r+0x2dc>)
 8008396:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800839a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083a2:	f7f8 fb9b 	bl	8000adc <__aeabi_dcmplt>
 80083a6:	2800      	cmp	r0, #0
 80083a8:	d048      	beq.n	800843c <_dtoa_r+0x214>
 80083aa:	3f01      	subs	r7, #1
 80083ac:	2300      	movs	r3, #0
 80083ae:	9312      	str	r3, [sp, #72]	@ 0x48
 80083b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80083b2:	1b9b      	subs	r3, r3, r6
 80083b4:	1e5a      	subs	r2, r3, #1
 80083b6:	bf44      	itt	mi
 80083b8:	f1c3 0801 	rsbmi	r8, r3, #1
 80083bc:	2300      	movmi	r3, #0
 80083be:	9208      	str	r2, [sp, #32]
 80083c0:	bf54      	ite	pl
 80083c2:	f04f 0800 	movpl.w	r8, #0
 80083c6:	9308      	strmi	r3, [sp, #32]
 80083c8:	2f00      	cmp	r7, #0
 80083ca:	db39      	blt.n	8008440 <_dtoa_r+0x218>
 80083cc:	9b08      	ldr	r3, [sp, #32]
 80083ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 80083d0:	443b      	add	r3, r7
 80083d2:	9308      	str	r3, [sp, #32]
 80083d4:	2300      	movs	r3, #0
 80083d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80083d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083da:	2b09      	cmp	r3, #9
 80083dc:	d864      	bhi.n	80084a8 <_dtoa_r+0x280>
 80083de:	2b05      	cmp	r3, #5
 80083e0:	bfc4      	itt	gt
 80083e2:	3b04      	subgt	r3, #4
 80083e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80083e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083e8:	f1a3 0302 	sub.w	r3, r3, #2
 80083ec:	bfcc      	ite	gt
 80083ee:	2400      	movgt	r4, #0
 80083f0:	2401      	movle	r4, #1
 80083f2:	2b03      	cmp	r3, #3
 80083f4:	d863      	bhi.n	80084be <_dtoa_r+0x296>
 80083f6:	e8df f003 	tbb	[pc, r3]
 80083fa:	372a      	.short	0x372a
 80083fc:	5535      	.short	0x5535
 80083fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008402:	441e      	add	r6, r3
 8008404:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008408:	2b20      	cmp	r3, #32
 800840a:	bfc1      	itttt	gt
 800840c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008410:	409f      	lslgt	r7, r3
 8008412:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008416:	fa24 f303 	lsrgt.w	r3, r4, r3
 800841a:	bfd6      	itet	le
 800841c:	f1c3 0320 	rsble	r3, r3, #32
 8008420:	ea47 0003 	orrgt.w	r0, r7, r3
 8008424:	fa04 f003 	lslle.w	r0, r4, r3
 8008428:	f7f8 f86c 	bl	8000504 <__aeabi_ui2d>
 800842c:	2201      	movs	r2, #1
 800842e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008432:	3e01      	subs	r6, #1
 8008434:	9214      	str	r2, [sp, #80]	@ 0x50
 8008436:	e777      	b.n	8008328 <_dtoa_r+0x100>
 8008438:	2301      	movs	r3, #1
 800843a:	e7b8      	b.n	80083ae <_dtoa_r+0x186>
 800843c:	9012      	str	r0, [sp, #72]	@ 0x48
 800843e:	e7b7      	b.n	80083b0 <_dtoa_r+0x188>
 8008440:	427b      	negs	r3, r7
 8008442:	930a      	str	r3, [sp, #40]	@ 0x28
 8008444:	2300      	movs	r3, #0
 8008446:	eba8 0807 	sub.w	r8, r8, r7
 800844a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800844c:	e7c4      	b.n	80083d8 <_dtoa_r+0x1b0>
 800844e:	2300      	movs	r3, #0
 8008450:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008452:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008454:	2b00      	cmp	r3, #0
 8008456:	dc35      	bgt.n	80084c4 <_dtoa_r+0x29c>
 8008458:	2301      	movs	r3, #1
 800845a:	9300      	str	r3, [sp, #0]
 800845c:	9307      	str	r3, [sp, #28]
 800845e:	461a      	mov	r2, r3
 8008460:	920e      	str	r2, [sp, #56]	@ 0x38
 8008462:	e00b      	b.n	800847c <_dtoa_r+0x254>
 8008464:	2301      	movs	r3, #1
 8008466:	e7f3      	b.n	8008450 <_dtoa_r+0x228>
 8008468:	2300      	movs	r3, #0
 800846a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800846c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800846e:	18fb      	adds	r3, r7, r3
 8008470:	9300      	str	r3, [sp, #0]
 8008472:	3301      	adds	r3, #1
 8008474:	2b01      	cmp	r3, #1
 8008476:	9307      	str	r3, [sp, #28]
 8008478:	bfb8      	it	lt
 800847a:	2301      	movlt	r3, #1
 800847c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008480:	2100      	movs	r1, #0
 8008482:	2204      	movs	r2, #4
 8008484:	f102 0514 	add.w	r5, r2, #20
 8008488:	429d      	cmp	r5, r3
 800848a:	d91f      	bls.n	80084cc <_dtoa_r+0x2a4>
 800848c:	6041      	str	r1, [r0, #4]
 800848e:	4658      	mov	r0, fp
 8008490:	f000 fd8e 	bl	8008fb0 <_Balloc>
 8008494:	4682      	mov	sl, r0
 8008496:	2800      	cmp	r0, #0
 8008498:	d13c      	bne.n	8008514 <_dtoa_r+0x2ec>
 800849a:	4b1b      	ldr	r3, [pc, #108]	@ (8008508 <_dtoa_r+0x2e0>)
 800849c:	4602      	mov	r2, r0
 800849e:	f240 11af 	movw	r1, #431	@ 0x1af
 80084a2:	e6d8      	b.n	8008256 <_dtoa_r+0x2e>
 80084a4:	2301      	movs	r3, #1
 80084a6:	e7e0      	b.n	800846a <_dtoa_r+0x242>
 80084a8:	2401      	movs	r4, #1
 80084aa:	2300      	movs	r3, #0
 80084ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 80084b0:	f04f 33ff 	mov.w	r3, #4294967295
 80084b4:	9300      	str	r3, [sp, #0]
 80084b6:	9307      	str	r3, [sp, #28]
 80084b8:	2200      	movs	r2, #0
 80084ba:	2312      	movs	r3, #18
 80084bc:	e7d0      	b.n	8008460 <_dtoa_r+0x238>
 80084be:	2301      	movs	r3, #1
 80084c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80084c2:	e7f5      	b.n	80084b0 <_dtoa_r+0x288>
 80084c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084c6:	9300      	str	r3, [sp, #0]
 80084c8:	9307      	str	r3, [sp, #28]
 80084ca:	e7d7      	b.n	800847c <_dtoa_r+0x254>
 80084cc:	3101      	adds	r1, #1
 80084ce:	0052      	lsls	r2, r2, #1
 80084d0:	e7d8      	b.n	8008484 <_dtoa_r+0x25c>
 80084d2:	bf00      	nop
 80084d4:	f3af 8000 	nop.w
 80084d8:	636f4361 	.word	0x636f4361
 80084dc:	3fd287a7 	.word	0x3fd287a7
 80084e0:	8b60c8b3 	.word	0x8b60c8b3
 80084e4:	3fc68a28 	.word	0x3fc68a28
 80084e8:	509f79fb 	.word	0x509f79fb
 80084ec:	3fd34413 	.word	0x3fd34413
 80084f0:	0800a269 	.word	0x0800a269
 80084f4:	0800a280 	.word	0x0800a280
 80084f8:	7ff00000 	.word	0x7ff00000
 80084fc:	0800a239 	.word	0x0800a239
 8008500:	3ff80000 	.word	0x3ff80000
 8008504:	0800a378 	.word	0x0800a378
 8008508:	0800a2d8 	.word	0x0800a2d8
 800850c:	0800a265 	.word	0x0800a265
 8008510:	0800a238 	.word	0x0800a238
 8008514:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008518:	6018      	str	r0, [r3, #0]
 800851a:	9b07      	ldr	r3, [sp, #28]
 800851c:	2b0e      	cmp	r3, #14
 800851e:	f200 80a4 	bhi.w	800866a <_dtoa_r+0x442>
 8008522:	2c00      	cmp	r4, #0
 8008524:	f000 80a1 	beq.w	800866a <_dtoa_r+0x442>
 8008528:	2f00      	cmp	r7, #0
 800852a:	dd33      	ble.n	8008594 <_dtoa_r+0x36c>
 800852c:	4bad      	ldr	r3, [pc, #692]	@ (80087e4 <_dtoa_r+0x5bc>)
 800852e:	f007 020f 	and.w	r2, r7, #15
 8008532:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008536:	ed93 7b00 	vldr	d7, [r3]
 800853a:	05f8      	lsls	r0, r7, #23
 800853c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008540:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008544:	d516      	bpl.n	8008574 <_dtoa_r+0x34c>
 8008546:	4ba8      	ldr	r3, [pc, #672]	@ (80087e8 <_dtoa_r+0x5c0>)
 8008548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800854c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008550:	f7f8 f97c 	bl	800084c <__aeabi_ddiv>
 8008554:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008558:	f004 040f 	and.w	r4, r4, #15
 800855c:	2603      	movs	r6, #3
 800855e:	4da2      	ldr	r5, [pc, #648]	@ (80087e8 <_dtoa_r+0x5c0>)
 8008560:	b954      	cbnz	r4, 8008578 <_dtoa_r+0x350>
 8008562:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800856a:	f7f8 f96f 	bl	800084c <__aeabi_ddiv>
 800856e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008572:	e028      	b.n	80085c6 <_dtoa_r+0x39e>
 8008574:	2602      	movs	r6, #2
 8008576:	e7f2      	b.n	800855e <_dtoa_r+0x336>
 8008578:	07e1      	lsls	r1, r4, #31
 800857a:	d508      	bpl.n	800858e <_dtoa_r+0x366>
 800857c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008580:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008584:	f7f8 f838 	bl	80005f8 <__aeabi_dmul>
 8008588:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800858c:	3601      	adds	r6, #1
 800858e:	1064      	asrs	r4, r4, #1
 8008590:	3508      	adds	r5, #8
 8008592:	e7e5      	b.n	8008560 <_dtoa_r+0x338>
 8008594:	f000 80d2 	beq.w	800873c <_dtoa_r+0x514>
 8008598:	427c      	negs	r4, r7
 800859a:	4b92      	ldr	r3, [pc, #584]	@ (80087e4 <_dtoa_r+0x5bc>)
 800859c:	4d92      	ldr	r5, [pc, #584]	@ (80087e8 <_dtoa_r+0x5c0>)
 800859e:	f004 020f 	and.w	r2, r4, #15
 80085a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80085ae:	f7f8 f823 	bl	80005f8 <__aeabi_dmul>
 80085b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085b6:	1124      	asrs	r4, r4, #4
 80085b8:	2300      	movs	r3, #0
 80085ba:	2602      	movs	r6, #2
 80085bc:	2c00      	cmp	r4, #0
 80085be:	f040 80b2 	bne.w	8008726 <_dtoa_r+0x4fe>
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d1d3      	bne.n	800856e <_dtoa_r+0x346>
 80085c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80085c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	f000 80b7 	beq.w	8008740 <_dtoa_r+0x518>
 80085d2:	4b86      	ldr	r3, [pc, #536]	@ (80087ec <_dtoa_r+0x5c4>)
 80085d4:	2200      	movs	r2, #0
 80085d6:	4620      	mov	r0, r4
 80085d8:	4629      	mov	r1, r5
 80085da:	f7f8 fa7f 	bl	8000adc <__aeabi_dcmplt>
 80085de:	2800      	cmp	r0, #0
 80085e0:	f000 80ae 	beq.w	8008740 <_dtoa_r+0x518>
 80085e4:	9b07      	ldr	r3, [sp, #28]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	f000 80aa 	beq.w	8008740 <_dtoa_r+0x518>
 80085ec:	9b00      	ldr	r3, [sp, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	dd37      	ble.n	8008662 <_dtoa_r+0x43a>
 80085f2:	1e7b      	subs	r3, r7, #1
 80085f4:	9304      	str	r3, [sp, #16]
 80085f6:	4620      	mov	r0, r4
 80085f8:	4b7d      	ldr	r3, [pc, #500]	@ (80087f0 <_dtoa_r+0x5c8>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	4629      	mov	r1, r5
 80085fe:	f7f7 fffb 	bl	80005f8 <__aeabi_dmul>
 8008602:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008606:	9c00      	ldr	r4, [sp, #0]
 8008608:	3601      	adds	r6, #1
 800860a:	4630      	mov	r0, r6
 800860c:	f7f7 ff8a 	bl	8000524 <__aeabi_i2d>
 8008610:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008614:	f7f7 fff0 	bl	80005f8 <__aeabi_dmul>
 8008618:	4b76      	ldr	r3, [pc, #472]	@ (80087f4 <_dtoa_r+0x5cc>)
 800861a:	2200      	movs	r2, #0
 800861c:	f7f7 fe36 	bl	800028c <__adddf3>
 8008620:	4605      	mov	r5, r0
 8008622:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008626:	2c00      	cmp	r4, #0
 8008628:	f040 808d 	bne.w	8008746 <_dtoa_r+0x51e>
 800862c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008630:	4b71      	ldr	r3, [pc, #452]	@ (80087f8 <_dtoa_r+0x5d0>)
 8008632:	2200      	movs	r2, #0
 8008634:	f7f7 fe28 	bl	8000288 <__aeabi_dsub>
 8008638:	4602      	mov	r2, r0
 800863a:	460b      	mov	r3, r1
 800863c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008640:	462a      	mov	r2, r5
 8008642:	4633      	mov	r3, r6
 8008644:	f7f8 fa68 	bl	8000b18 <__aeabi_dcmpgt>
 8008648:	2800      	cmp	r0, #0
 800864a:	f040 828b 	bne.w	8008b64 <_dtoa_r+0x93c>
 800864e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008652:	462a      	mov	r2, r5
 8008654:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008658:	f7f8 fa40 	bl	8000adc <__aeabi_dcmplt>
 800865c:	2800      	cmp	r0, #0
 800865e:	f040 8128 	bne.w	80088b2 <_dtoa_r+0x68a>
 8008662:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008666:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800866a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800866c:	2b00      	cmp	r3, #0
 800866e:	f2c0 815a 	blt.w	8008926 <_dtoa_r+0x6fe>
 8008672:	2f0e      	cmp	r7, #14
 8008674:	f300 8157 	bgt.w	8008926 <_dtoa_r+0x6fe>
 8008678:	4b5a      	ldr	r3, [pc, #360]	@ (80087e4 <_dtoa_r+0x5bc>)
 800867a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800867e:	ed93 7b00 	vldr	d7, [r3]
 8008682:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008684:	2b00      	cmp	r3, #0
 8008686:	ed8d 7b00 	vstr	d7, [sp]
 800868a:	da03      	bge.n	8008694 <_dtoa_r+0x46c>
 800868c:	9b07      	ldr	r3, [sp, #28]
 800868e:	2b00      	cmp	r3, #0
 8008690:	f340 8101 	ble.w	8008896 <_dtoa_r+0x66e>
 8008694:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008698:	4656      	mov	r6, sl
 800869a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800869e:	4620      	mov	r0, r4
 80086a0:	4629      	mov	r1, r5
 80086a2:	f7f8 f8d3 	bl	800084c <__aeabi_ddiv>
 80086a6:	f7f8 fa57 	bl	8000b58 <__aeabi_d2iz>
 80086aa:	4680      	mov	r8, r0
 80086ac:	f7f7 ff3a 	bl	8000524 <__aeabi_i2d>
 80086b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086b4:	f7f7 ffa0 	bl	80005f8 <__aeabi_dmul>
 80086b8:	4602      	mov	r2, r0
 80086ba:	460b      	mov	r3, r1
 80086bc:	4620      	mov	r0, r4
 80086be:	4629      	mov	r1, r5
 80086c0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80086c4:	f7f7 fde0 	bl	8000288 <__aeabi_dsub>
 80086c8:	f806 4b01 	strb.w	r4, [r6], #1
 80086cc:	9d07      	ldr	r5, [sp, #28]
 80086ce:	eba6 040a 	sub.w	r4, r6, sl
 80086d2:	42a5      	cmp	r5, r4
 80086d4:	4602      	mov	r2, r0
 80086d6:	460b      	mov	r3, r1
 80086d8:	f040 8117 	bne.w	800890a <_dtoa_r+0x6e2>
 80086dc:	f7f7 fdd6 	bl	800028c <__adddf3>
 80086e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086e4:	4604      	mov	r4, r0
 80086e6:	460d      	mov	r5, r1
 80086e8:	f7f8 fa16 	bl	8000b18 <__aeabi_dcmpgt>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	f040 80f9 	bne.w	80088e4 <_dtoa_r+0x6bc>
 80086f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086f6:	4620      	mov	r0, r4
 80086f8:	4629      	mov	r1, r5
 80086fa:	f7f8 f9e5 	bl	8000ac8 <__aeabi_dcmpeq>
 80086fe:	b118      	cbz	r0, 8008708 <_dtoa_r+0x4e0>
 8008700:	f018 0f01 	tst.w	r8, #1
 8008704:	f040 80ee 	bne.w	80088e4 <_dtoa_r+0x6bc>
 8008708:	4649      	mov	r1, r9
 800870a:	4658      	mov	r0, fp
 800870c:	f000 fc90 	bl	8009030 <_Bfree>
 8008710:	2300      	movs	r3, #0
 8008712:	7033      	strb	r3, [r6, #0]
 8008714:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008716:	3701      	adds	r7, #1
 8008718:	601f      	str	r7, [r3, #0]
 800871a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800871c:	2b00      	cmp	r3, #0
 800871e:	f000 831d 	beq.w	8008d5c <_dtoa_r+0xb34>
 8008722:	601e      	str	r6, [r3, #0]
 8008724:	e31a      	b.n	8008d5c <_dtoa_r+0xb34>
 8008726:	07e2      	lsls	r2, r4, #31
 8008728:	d505      	bpl.n	8008736 <_dtoa_r+0x50e>
 800872a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800872e:	f7f7 ff63 	bl	80005f8 <__aeabi_dmul>
 8008732:	3601      	adds	r6, #1
 8008734:	2301      	movs	r3, #1
 8008736:	1064      	asrs	r4, r4, #1
 8008738:	3508      	adds	r5, #8
 800873a:	e73f      	b.n	80085bc <_dtoa_r+0x394>
 800873c:	2602      	movs	r6, #2
 800873e:	e742      	b.n	80085c6 <_dtoa_r+0x39e>
 8008740:	9c07      	ldr	r4, [sp, #28]
 8008742:	9704      	str	r7, [sp, #16]
 8008744:	e761      	b.n	800860a <_dtoa_r+0x3e2>
 8008746:	4b27      	ldr	r3, [pc, #156]	@ (80087e4 <_dtoa_r+0x5bc>)
 8008748:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800874a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800874e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008752:	4454      	add	r4, sl
 8008754:	2900      	cmp	r1, #0
 8008756:	d053      	beq.n	8008800 <_dtoa_r+0x5d8>
 8008758:	4928      	ldr	r1, [pc, #160]	@ (80087fc <_dtoa_r+0x5d4>)
 800875a:	2000      	movs	r0, #0
 800875c:	f7f8 f876 	bl	800084c <__aeabi_ddiv>
 8008760:	4633      	mov	r3, r6
 8008762:	462a      	mov	r2, r5
 8008764:	f7f7 fd90 	bl	8000288 <__aeabi_dsub>
 8008768:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800876c:	4656      	mov	r6, sl
 800876e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008772:	f7f8 f9f1 	bl	8000b58 <__aeabi_d2iz>
 8008776:	4605      	mov	r5, r0
 8008778:	f7f7 fed4 	bl	8000524 <__aeabi_i2d>
 800877c:	4602      	mov	r2, r0
 800877e:	460b      	mov	r3, r1
 8008780:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008784:	f7f7 fd80 	bl	8000288 <__aeabi_dsub>
 8008788:	3530      	adds	r5, #48	@ 0x30
 800878a:	4602      	mov	r2, r0
 800878c:	460b      	mov	r3, r1
 800878e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008792:	f806 5b01 	strb.w	r5, [r6], #1
 8008796:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800879a:	f7f8 f99f 	bl	8000adc <__aeabi_dcmplt>
 800879e:	2800      	cmp	r0, #0
 80087a0:	d171      	bne.n	8008886 <_dtoa_r+0x65e>
 80087a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087a6:	4911      	ldr	r1, [pc, #68]	@ (80087ec <_dtoa_r+0x5c4>)
 80087a8:	2000      	movs	r0, #0
 80087aa:	f7f7 fd6d 	bl	8000288 <__aeabi_dsub>
 80087ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80087b2:	f7f8 f993 	bl	8000adc <__aeabi_dcmplt>
 80087b6:	2800      	cmp	r0, #0
 80087b8:	f040 8095 	bne.w	80088e6 <_dtoa_r+0x6be>
 80087bc:	42a6      	cmp	r6, r4
 80087be:	f43f af50 	beq.w	8008662 <_dtoa_r+0x43a>
 80087c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80087c6:	4b0a      	ldr	r3, [pc, #40]	@ (80087f0 <_dtoa_r+0x5c8>)
 80087c8:	2200      	movs	r2, #0
 80087ca:	f7f7 ff15 	bl	80005f8 <__aeabi_dmul>
 80087ce:	4b08      	ldr	r3, [pc, #32]	@ (80087f0 <_dtoa_r+0x5c8>)
 80087d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80087d4:	2200      	movs	r2, #0
 80087d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087da:	f7f7 ff0d 	bl	80005f8 <__aeabi_dmul>
 80087de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087e2:	e7c4      	b.n	800876e <_dtoa_r+0x546>
 80087e4:	0800a378 	.word	0x0800a378
 80087e8:	0800a350 	.word	0x0800a350
 80087ec:	3ff00000 	.word	0x3ff00000
 80087f0:	40240000 	.word	0x40240000
 80087f4:	401c0000 	.word	0x401c0000
 80087f8:	40140000 	.word	0x40140000
 80087fc:	3fe00000 	.word	0x3fe00000
 8008800:	4631      	mov	r1, r6
 8008802:	4628      	mov	r0, r5
 8008804:	f7f7 fef8 	bl	80005f8 <__aeabi_dmul>
 8008808:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800880c:	9415      	str	r4, [sp, #84]	@ 0x54
 800880e:	4656      	mov	r6, sl
 8008810:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008814:	f7f8 f9a0 	bl	8000b58 <__aeabi_d2iz>
 8008818:	4605      	mov	r5, r0
 800881a:	f7f7 fe83 	bl	8000524 <__aeabi_i2d>
 800881e:	4602      	mov	r2, r0
 8008820:	460b      	mov	r3, r1
 8008822:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008826:	f7f7 fd2f 	bl	8000288 <__aeabi_dsub>
 800882a:	3530      	adds	r5, #48	@ 0x30
 800882c:	f806 5b01 	strb.w	r5, [r6], #1
 8008830:	4602      	mov	r2, r0
 8008832:	460b      	mov	r3, r1
 8008834:	42a6      	cmp	r6, r4
 8008836:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800883a:	f04f 0200 	mov.w	r2, #0
 800883e:	d124      	bne.n	800888a <_dtoa_r+0x662>
 8008840:	4bac      	ldr	r3, [pc, #688]	@ (8008af4 <_dtoa_r+0x8cc>)
 8008842:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008846:	f7f7 fd21 	bl	800028c <__adddf3>
 800884a:	4602      	mov	r2, r0
 800884c:	460b      	mov	r3, r1
 800884e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008852:	f7f8 f961 	bl	8000b18 <__aeabi_dcmpgt>
 8008856:	2800      	cmp	r0, #0
 8008858:	d145      	bne.n	80088e6 <_dtoa_r+0x6be>
 800885a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800885e:	49a5      	ldr	r1, [pc, #660]	@ (8008af4 <_dtoa_r+0x8cc>)
 8008860:	2000      	movs	r0, #0
 8008862:	f7f7 fd11 	bl	8000288 <__aeabi_dsub>
 8008866:	4602      	mov	r2, r0
 8008868:	460b      	mov	r3, r1
 800886a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800886e:	f7f8 f935 	bl	8000adc <__aeabi_dcmplt>
 8008872:	2800      	cmp	r0, #0
 8008874:	f43f aef5 	beq.w	8008662 <_dtoa_r+0x43a>
 8008878:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800887a:	1e73      	subs	r3, r6, #1
 800887c:	9315      	str	r3, [sp, #84]	@ 0x54
 800887e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008882:	2b30      	cmp	r3, #48	@ 0x30
 8008884:	d0f8      	beq.n	8008878 <_dtoa_r+0x650>
 8008886:	9f04      	ldr	r7, [sp, #16]
 8008888:	e73e      	b.n	8008708 <_dtoa_r+0x4e0>
 800888a:	4b9b      	ldr	r3, [pc, #620]	@ (8008af8 <_dtoa_r+0x8d0>)
 800888c:	f7f7 feb4 	bl	80005f8 <__aeabi_dmul>
 8008890:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008894:	e7bc      	b.n	8008810 <_dtoa_r+0x5e8>
 8008896:	d10c      	bne.n	80088b2 <_dtoa_r+0x68a>
 8008898:	4b98      	ldr	r3, [pc, #608]	@ (8008afc <_dtoa_r+0x8d4>)
 800889a:	2200      	movs	r2, #0
 800889c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088a0:	f7f7 feaa 	bl	80005f8 <__aeabi_dmul>
 80088a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088a8:	f7f8 f92c 	bl	8000b04 <__aeabi_dcmpge>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	f000 8157 	beq.w	8008b60 <_dtoa_r+0x938>
 80088b2:	2400      	movs	r4, #0
 80088b4:	4625      	mov	r5, r4
 80088b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088b8:	43db      	mvns	r3, r3
 80088ba:	9304      	str	r3, [sp, #16]
 80088bc:	4656      	mov	r6, sl
 80088be:	2700      	movs	r7, #0
 80088c0:	4621      	mov	r1, r4
 80088c2:	4658      	mov	r0, fp
 80088c4:	f000 fbb4 	bl	8009030 <_Bfree>
 80088c8:	2d00      	cmp	r5, #0
 80088ca:	d0dc      	beq.n	8008886 <_dtoa_r+0x65e>
 80088cc:	b12f      	cbz	r7, 80088da <_dtoa_r+0x6b2>
 80088ce:	42af      	cmp	r7, r5
 80088d0:	d003      	beq.n	80088da <_dtoa_r+0x6b2>
 80088d2:	4639      	mov	r1, r7
 80088d4:	4658      	mov	r0, fp
 80088d6:	f000 fbab 	bl	8009030 <_Bfree>
 80088da:	4629      	mov	r1, r5
 80088dc:	4658      	mov	r0, fp
 80088de:	f000 fba7 	bl	8009030 <_Bfree>
 80088e2:	e7d0      	b.n	8008886 <_dtoa_r+0x65e>
 80088e4:	9704      	str	r7, [sp, #16]
 80088e6:	4633      	mov	r3, r6
 80088e8:	461e      	mov	r6, r3
 80088ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088ee:	2a39      	cmp	r2, #57	@ 0x39
 80088f0:	d107      	bne.n	8008902 <_dtoa_r+0x6da>
 80088f2:	459a      	cmp	sl, r3
 80088f4:	d1f8      	bne.n	80088e8 <_dtoa_r+0x6c0>
 80088f6:	9a04      	ldr	r2, [sp, #16]
 80088f8:	3201      	adds	r2, #1
 80088fa:	9204      	str	r2, [sp, #16]
 80088fc:	2230      	movs	r2, #48	@ 0x30
 80088fe:	f88a 2000 	strb.w	r2, [sl]
 8008902:	781a      	ldrb	r2, [r3, #0]
 8008904:	3201      	adds	r2, #1
 8008906:	701a      	strb	r2, [r3, #0]
 8008908:	e7bd      	b.n	8008886 <_dtoa_r+0x65e>
 800890a:	4b7b      	ldr	r3, [pc, #492]	@ (8008af8 <_dtoa_r+0x8d0>)
 800890c:	2200      	movs	r2, #0
 800890e:	f7f7 fe73 	bl	80005f8 <__aeabi_dmul>
 8008912:	2200      	movs	r2, #0
 8008914:	2300      	movs	r3, #0
 8008916:	4604      	mov	r4, r0
 8008918:	460d      	mov	r5, r1
 800891a:	f7f8 f8d5 	bl	8000ac8 <__aeabi_dcmpeq>
 800891e:	2800      	cmp	r0, #0
 8008920:	f43f aebb 	beq.w	800869a <_dtoa_r+0x472>
 8008924:	e6f0      	b.n	8008708 <_dtoa_r+0x4e0>
 8008926:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008928:	2a00      	cmp	r2, #0
 800892a:	f000 80db 	beq.w	8008ae4 <_dtoa_r+0x8bc>
 800892e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008930:	2a01      	cmp	r2, #1
 8008932:	f300 80bf 	bgt.w	8008ab4 <_dtoa_r+0x88c>
 8008936:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008938:	2a00      	cmp	r2, #0
 800893a:	f000 80b7 	beq.w	8008aac <_dtoa_r+0x884>
 800893e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008942:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008944:	4646      	mov	r6, r8
 8008946:	9a08      	ldr	r2, [sp, #32]
 8008948:	2101      	movs	r1, #1
 800894a:	441a      	add	r2, r3
 800894c:	4658      	mov	r0, fp
 800894e:	4498      	add	r8, r3
 8008950:	9208      	str	r2, [sp, #32]
 8008952:	f000 fc21 	bl	8009198 <__i2b>
 8008956:	4605      	mov	r5, r0
 8008958:	b15e      	cbz	r6, 8008972 <_dtoa_r+0x74a>
 800895a:	9b08      	ldr	r3, [sp, #32]
 800895c:	2b00      	cmp	r3, #0
 800895e:	dd08      	ble.n	8008972 <_dtoa_r+0x74a>
 8008960:	42b3      	cmp	r3, r6
 8008962:	9a08      	ldr	r2, [sp, #32]
 8008964:	bfa8      	it	ge
 8008966:	4633      	movge	r3, r6
 8008968:	eba8 0803 	sub.w	r8, r8, r3
 800896c:	1af6      	subs	r6, r6, r3
 800896e:	1ad3      	subs	r3, r2, r3
 8008970:	9308      	str	r3, [sp, #32]
 8008972:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008974:	b1f3      	cbz	r3, 80089b4 <_dtoa_r+0x78c>
 8008976:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008978:	2b00      	cmp	r3, #0
 800897a:	f000 80b7 	beq.w	8008aec <_dtoa_r+0x8c4>
 800897e:	b18c      	cbz	r4, 80089a4 <_dtoa_r+0x77c>
 8008980:	4629      	mov	r1, r5
 8008982:	4622      	mov	r2, r4
 8008984:	4658      	mov	r0, fp
 8008986:	f000 fcc7 	bl	8009318 <__pow5mult>
 800898a:	464a      	mov	r2, r9
 800898c:	4601      	mov	r1, r0
 800898e:	4605      	mov	r5, r0
 8008990:	4658      	mov	r0, fp
 8008992:	f000 fc17 	bl	80091c4 <__multiply>
 8008996:	4649      	mov	r1, r9
 8008998:	9004      	str	r0, [sp, #16]
 800899a:	4658      	mov	r0, fp
 800899c:	f000 fb48 	bl	8009030 <_Bfree>
 80089a0:	9b04      	ldr	r3, [sp, #16]
 80089a2:	4699      	mov	r9, r3
 80089a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089a6:	1b1a      	subs	r2, r3, r4
 80089a8:	d004      	beq.n	80089b4 <_dtoa_r+0x78c>
 80089aa:	4649      	mov	r1, r9
 80089ac:	4658      	mov	r0, fp
 80089ae:	f000 fcb3 	bl	8009318 <__pow5mult>
 80089b2:	4681      	mov	r9, r0
 80089b4:	2101      	movs	r1, #1
 80089b6:	4658      	mov	r0, fp
 80089b8:	f000 fbee 	bl	8009198 <__i2b>
 80089bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089be:	4604      	mov	r4, r0
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	f000 81cf 	beq.w	8008d64 <_dtoa_r+0xb3c>
 80089c6:	461a      	mov	r2, r3
 80089c8:	4601      	mov	r1, r0
 80089ca:	4658      	mov	r0, fp
 80089cc:	f000 fca4 	bl	8009318 <__pow5mult>
 80089d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	4604      	mov	r4, r0
 80089d6:	f300 8095 	bgt.w	8008b04 <_dtoa_r+0x8dc>
 80089da:	9b02      	ldr	r3, [sp, #8]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f040 8087 	bne.w	8008af0 <_dtoa_r+0x8c8>
 80089e2:	9b03      	ldr	r3, [sp, #12]
 80089e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f040 8089 	bne.w	8008b00 <_dtoa_r+0x8d8>
 80089ee:	9b03      	ldr	r3, [sp, #12]
 80089f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80089f4:	0d1b      	lsrs	r3, r3, #20
 80089f6:	051b      	lsls	r3, r3, #20
 80089f8:	b12b      	cbz	r3, 8008a06 <_dtoa_r+0x7de>
 80089fa:	9b08      	ldr	r3, [sp, #32]
 80089fc:	3301      	adds	r3, #1
 80089fe:	9308      	str	r3, [sp, #32]
 8008a00:	f108 0801 	add.w	r8, r8, #1
 8008a04:	2301      	movs	r3, #1
 8008a06:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	f000 81b0 	beq.w	8008d70 <_dtoa_r+0xb48>
 8008a10:	6923      	ldr	r3, [r4, #16]
 8008a12:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a16:	6918      	ldr	r0, [r3, #16]
 8008a18:	f000 fb72 	bl	8009100 <__hi0bits>
 8008a1c:	f1c0 0020 	rsb	r0, r0, #32
 8008a20:	9b08      	ldr	r3, [sp, #32]
 8008a22:	4418      	add	r0, r3
 8008a24:	f010 001f 	ands.w	r0, r0, #31
 8008a28:	d077      	beq.n	8008b1a <_dtoa_r+0x8f2>
 8008a2a:	f1c0 0320 	rsb	r3, r0, #32
 8008a2e:	2b04      	cmp	r3, #4
 8008a30:	dd6b      	ble.n	8008b0a <_dtoa_r+0x8e2>
 8008a32:	9b08      	ldr	r3, [sp, #32]
 8008a34:	f1c0 001c 	rsb	r0, r0, #28
 8008a38:	4403      	add	r3, r0
 8008a3a:	4480      	add	r8, r0
 8008a3c:	4406      	add	r6, r0
 8008a3e:	9308      	str	r3, [sp, #32]
 8008a40:	f1b8 0f00 	cmp.w	r8, #0
 8008a44:	dd05      	ble.n	8008a52 <_dtoa_r+0x82a>
 8008a46:	4649      	mov	r1, r9
 8008a48:	4642      	mov	r2, r8
 8008a4a:	4658      	mov	r0, fp
 8008a4c:	f000 fcbe 	bl	80093cc <__lshift>
 8008a50:	4681      	mov	r9, r0
 8008a52:	9b08      	ldr	r3, [sp, #32]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	dd05      	ble.n	8008a64 <_dtoa_r+0x83c>
 8008a58:	4621      	mov	r1, r4
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	4658      	mov	r0, fp
 8008a5e:	f000 fcb5 	bl	80093cc <__lshift>
 8008a62:	4604      	mov	r4, r0
 8008a64:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d059      	beq.n	8008b1e <_dtoa_r+0x8f6>
 8008a6a:	4621      	mov	r1, r4
 8008a6c:	4648      	mov	r0, r9
 8008a6e:	f000 fd19 	bl	80094a4 <__mcmp>
 8008a72:	2800      	cmp	r0, #0
 8008a74:	da53      	bge.n	8008b1e <_dtoa_r+0x8f6>
 8008a76:	1e7b      	subs	r3, r7, #1
 8008a78:	9304      	str	r3, [sp, #16]
 8008a7a:	4649      	mov	r1, r9
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	220a      	movs	r2, #10
 8008a80:	4658      	mov	r0, fp
 8008a82:	f000 faf7 	bl	8009074 <__multadd>
 8008a86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a88:	4681      	mov	r9, r0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	f000 8172 	beq.w	8008d74 <_dtoa_r+0xb4c>
 8008a90:	2300      	movs	r3, #0
 8008a92:	4629      	mov	r1, r5
 8008a94:	220a      	movs	r2, #10
 8008a96:	4658      	mov	r0, fp
 8008a98:	f000 faec 	bl	8009074 <__multadd>
 8008a9c:	9b00      	ldr	r3, [sp, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	4605      	mov	r5, r0
 8008aa2:	dc67      	bgt.n	8008b74 <_dtoa_r+0x94c>
 8008aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa6:	2b02      	cmp	r3, #2
 8008aa8:	dc41      	bgt.n	8008b2e <_dtoa_r+0x906>
 8008aaa:	e063      	b.n	8008b74 <_dtoa_r+0x94c>
 8008aac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008aae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008ab2:	e746      	b.n	8008942 <_dtoa_r+0x71a>
 8008ab4:	9b07      	ldr	r3, [sp, #28]
 8008ab6:	1e5c      	subs	r4, r3, #1
 8008ab8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aba:	42a3      	cmp	r3, r4
 8008abc:	bfbf      	itttt	lt
 8008abe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008ac0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008ac2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008ac4:	1ae3      	sublt	r3, r4, r3
 8008ac6:	bfb4      	ite	lt
 8008ac8:	18d2      	addlt	r2, r2, r3
 8008aca:	1b1c      	subge	r4, r3, r4
 8008acc:	9b07      	ldr	r3, [sp, #28]
 8008ace:	bfbc      	itt	lt
 8008ad0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008ad2:	2400      	movlt	r4, #0
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	bfb5      	itete	lt
 8008ad8:	eba8 0603 	sublt.w	r6, r8, r3
 8008adc:	9b07      	ldrge	r3, [sp, #28]
 8008ade:	2300      	movlt	r3, #0
 8008ae0:	4646      	movge	r6, r8
 8008ae2:	e730      	b.n	8008946 <_dtoa_r+0x71e>
 8008ae4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ae6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008ae8:	4646      	mov	r6, r8
 8008aea:	e735      	b.n	8008958 <_dtoa_r+0x730>
 8008aec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008aee:	e75c      	b.n	80089aa <_dtoa_r+0x782>
 8008af0:	2300      	movs	r3, #0
 8008af2:	e788      	b.n	8008a06 <_dtoa_r+0x7de>
 8008af4:	3fe00000 	.word	0x3fe00000
 8008af8:	40240000 	.word	0x40240000
 8008afc:	40140000 	.word	0x40140000
 8008b00:	9b02      	ldr	r3, [sp, #8]
 8008b02:	e780      	b.n	8008a06 <_dtoa_r+0x7de>
 8008b04:	2300      	movs	r3, #0
 8008b06:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b08:	e782      	b.n	8008a10 <_dtoa_r+0x7e8>
 8008b0a:	d099      	beq.n	8008a40 <_dtoa_r+0x818>
 8008b0c:	9a08      	ldr	r2, [sp, #32]
 8008b0e:	331c      	adds	r3, #28
 8008b10:	441a      	add	r2, r3
 8008b12:	4498      	add	r8, r3
 8008b14:	441e      	add	r6, r3
 8008b16:	9208      	str	r2, [sp, #32]
 8008b18:	e792      	b.n	8008a40 <_dtoa_r+0x818>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	e7f6      	b.n	8008b0c <_dtoa_r+0x8e4>
 8008b1e:	9b07      	ldr	r3, [sp, #28]
 8008b20:	9704      	str	r7, [sp, #16]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	dc20      	bgt.n	8008b68 <_dtoa_r+0x940>
 8008b26:	9300      	str	r3, [sp, #0]
 8008b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b2a:	2b02      	cmp	r3, #2
 8008b2c:	dd1e      	ble.n	8008b6c <_dtoa_r+0x944>
 8008b2e:	9b00      	ldr	r3, [sp, #0]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f47f aec0 	bne.w	80088b6 <_dtoa_r+0x68e>
 8008b36:	4621      	mov	r1, r4
 8008b38:	2205      	movs	r2, #5
 8008b3a:	4658      	mov	r0, fp
 8008b3c:	f000 fa9a 	bl	8009074 <__multadd>
 8008b40:	4601      	mov	r1, r0
 8008b42:	4604      	mov	r4, r0
 8008b44:	4648      	mov	r0, r9
 8008b46:	f000 fcad 	bl	80094a4 <__mcmp>
 8008b4a:	2800      	cmp	r0, #0
 8008b4c:	f77f aeb3 	ble.w	80088b6 <_dtoa_r+0x68e>
 8008b50:	4656      	mov	r6, sl
 8008b52:	2331      	movs	r3, #49	@ 0x31
 8008b54:	f806 3b01 	strb.w	r3, [r6], #1
 8008b58:	9b04      	ldr	r3, [sp, #16]
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	9304      	str	r3, [sp, #16]
 8008b5e:	e6ae      	b.n	80088be <_dtoa_r+0x696>
 8008b60:	9c07      	ldr	r4, [sp, #28]
 8008b62:	9704      	str	r7, [sp, #16]
 8008b64:	4625      	mov	r5, r4
 8008b66:	e7f3      	b.n	8008b50 <_dtoa_r+0x928>
 8008b68:	9b07      	ldr	r3, [sp, #28]
 8008b6a:	9300      	str	r3, [sp, #0]
 8008b6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	f000 8104 	beq.w	8008d7c <_dtoa_r+0xb54>
 8008b74:	2e00      	cmp	r6, #0
 8008b76:	dd05      	ble.n	8008b84 <_dtoa_r+0x95c>
 8008b78:	4629      	mov	r1, r5
 8008b7a:	4632      	mov	r2, r6
 8008b7c:	4658      	mov	r0, fp
 8008b7e:	f000 fc25 	bl	80093cc <__lshift>
 8008b82:	4605      	mov	r5, r0
 8008b84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d05a      	beq.n	8008c40 <_dtoa_r+0xa18>
 8008b8a:	6869      	ldr	r1, [r5, #4]
 8008b8c:	4658      	mov	r0, fp
 8008b8e:	f000 fa0f 	bl	8008fb0 <_Balloc>
 8008b92:	4606      	mov	r6, r0
 8008b94:	b928      	cbnz	r0, 8008ba2 <_dtoa_r+0x97a>
 8008b96:	4b84      	ldr	r3, [pc, #528]	@ (8008da8 <_dtoa_r+0xb80>)
 8008b98:	4602      	mov	r2, r0
 8008b9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b9e:	f7ff bb5a 	b.w	8008256 <_dtoa_r+0x2e>
 8008ba2:	692a      	ldr	r2, [r5, #16]
 8008ba4:	3202      	adds	r2, #2
 8008ba6:	0092      	lsls	r2, r2, #2
 8008ba8:	f105 010c 	add.w	r1, r5, #12
 8008bac:	300c      	adds	r0, #12
 8008bae:	f000 ffaf 	bl	8009b10 <memcpy>
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	4631      	mov	r1, r6
 8008bb6:	4658      	mov	r0, fp
 8008bb8:	f000 fc08 	bl	80093cc <__lshift>
 8008bbc:	f10a 0301 	add.w	r3, sl, #1
 8008bc0:	9307      	str	r3, [sp, #28]
 8008bc2:	9b00      	ldr	r3, [sp, #0]
 8008bc4:	4453      	add	r3, sl
 8008bc6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bc8:	9b02      	ldr	r3, [sp, #8]
 8008bca:	f003 0301 	and.w	r3, r3, #1
 8008bce:	462f      	mov	r7, r5
 8008bd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bd2:	4605      	mov	r5, r0
 8008bd4:	9b07      	ldr	r3, [sp, #28]
 8008bd6:	4621      	mov	r1, r4
 8008bd8:	3b01      	subs	r3, #1
 8008bda:	4648      	mov	r0, r9
 8008bdc:	9300      	str	r3, [sp, #0]
 8008bde:	f7ff fa98 	bl	8008112 <quorem>
 8008be2:	4639      	mov	r1, r7
 8008be4:	9002      	str	r0, [sp, #8]
 8008be6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008bea:	4648      	mov	r0, r9
 8008bec:	f000 fc5a 	bl	80094a4 <__mcmp>
 8008bf0:	462a      	mov	r2, r5
 8008bf2:	9008      	str	r0, [sp, #32]
 8008bf4:	4621      	mov	r1, r4
 8008bf6:	4658      	mov	r0, fp
 8008bf8:	f000 fc70 	bl	80094dc <__mdiff>
 8008bfc:	68c2      	ldr	r2, [r0, #12]
 8008bfe:	4606      	mov	r6, r0
 8008c00:	bb02      	cbnz	r2, 8008c44 <_dtoa_r+0xa1c>
 8008c02:	4601      	mov	r1, r0
 8008c04:	4648      	mov	r0, r9
 8008c06:	f000 fc4d 	bl	80094a4 <__mcmp>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	4631      	mov	r1, r6
 8008c0e:	4658      	mov	r0, fp
 8008c10:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c12:	f000 fa0d 	bl	8009030 <_Bfree>
 8008c16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c1a:	9e07      	ldr	r6, [sp, #28]
 8008c1c:	ea43 0102 	orr.w	r1, r3, r2
 8008c20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c22:	4319      	orrs	r1, r3
 8008c24:	d110      	bne.n	8008c48 <_dtoa_r+0xa20>
 8008c26:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c2a:	d029      	beq.n	8008c80 <_dtoa_r+0xa58>
 8008c2c:	9b08      	ldr	r3, [sp, #32]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	dd02      	ble.n	8008c38 <_dtoa_r+0xa10>
 8008c32:	9b02      	ldr	r3, [sp, #8]
 8008c34:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008c38:	9b00      	ldr	r3, [sp, #0]
 8008c3a:	f883 8000 	strb.w	r8, [r3]
 8008c3e:	e63f      	b.n	80088c0 <_dtoa_r+0x698>
 8008c40:	4628      	mov	r0, r5
 8008c42:	e7bb      	b.n	8008bbc <_dtoa_r+0x994>
 8008c44:	2201      	movs	r2, #1
 8008c46:	e7e1      	b.n	8008c0c <_dtoa_r+0x9e4>
 8008c48:	9b08      	ldr	r3, [sp, #32]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	db04      	blt.n	8008c58 <_dtoa_r+0xa30>
 8008c4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c50:	430b      	orrs	r3, r1
 8008c52:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008c54:	430b      	orrs	r3, r1
 8008c56:	d120      	bne.n	8008c9a <_dtoa_r+0xa72>
 8008c58:	2a00      	cmp	r2, #0
 8008c5a:	dded      	ble.n	8008c38 <_dtoa_r+0xa10>
 8008c5c:	4649      	mov	r1, r9
 8008c5e:	2201      	movs	r2, #1
 8008c60:	4658      	mov	r0, fp
 8008c62:	f000 fbb3 	bl	80093cc <__lshift>
 8008c66:	4621      	mov	r1, r4
 8008c68:	4681      	mov	r9, r0
 8008c6a:	f000 fc1b 	bl	80094a4 <__mcmp>
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	dc03      	bgt.n	8008c7a <_dtoa_r+0xa52>
 8008c72:	d1e1      	bne.n	8008c38 <_dtoa_r+0xa10>
 8008c74:	f018 0f01 	tst.w	r8, #1
 8008c78:	d0de      	beq.n	8008c38 <_dtoa_r+0xa10>
 8008c7a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c7e:	d1d8      	bne.n	8008c32 <_dtoa_r+0xa0a>
 8008c80:	9a00      	ldr	r2, [sp, #0]
 8008c82:	2339      	movs	r3, #57	@ 0x39
 8008c84:	7013      	strb	r3, [r2, #0]
 8008c86:	4633      	mov	r3, r6
 8008c88:	461e      	mov	r6, r3
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008c90:	2a39      	cmp	r2, #57	@ 0x39
 8008c92:	d052      	beq.n	8008d3a <_dtoa_r+0xb12>
 8008c94:	3201      	adds	r2, #1
 8008c96:	701a      	strb	r2, [r3, #0]
 8008c98:	e612      	b.n	80088c0 <_dtoa_r+0x698>
 8008c9a:	2a00      	cmp	r2, #0
 8008c9c:	dd07      	ble.n	8008cae <_dtoa_r+0xa86>
 8008c9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008ca2:	d0ed      	beq.n	8008c80 <_dtoa_r+0xa58>
 8008ca4:	9a00      	ldr	r2, [sp, #0]
 8008ca6:	f108 0301 	add.w	r3, r8, #1
 8008caa:	7013      	strb	r3, [r2, #0]
 8008cac:	e608      	b.n	80088c0 <_dtoa_r+0x698>
 8008cae:	9b07      	ldr	r3, [sp, #28]
 8008cb0:	9a07      	ldr	r2, [sp, #28]
 8008cb2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008cb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d028      	beq.n	8008d0e <_dtoa_r+0xae6>
 8008cbc:	4649      	mov	r1, r9
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	220a      	movs	r2, #10
 8008cc2:	4658      	mov	r0, fp
 8008cc4:	f000 f9d6 	bl	8009074 <__multadd>
 8008cc8:	42af      	cmp	r7, r5
 8008cca:	4681      	mov	r9, r0
 8008ccc:	f04f 0300 	mov.w	r3, #0
 8008cd0:	f04f 020a 	mov.w	r2, #10
 8008cd4:	4639      	mov	r1, r7
 8008cd6:	4658      	mov	r0, fp
 8008cd8:	d107      	bne.n	8008cea <_dtoa_r+0xac2>
 8008cda:	f000 f9cb 	bl	8009074 <__multadd>
 8008cde:	4607      	mov	r7, r0
 8008ce0:	4605      	mov	r5, r0
 8008ce2:	9b07      	ldr	r3, [sp, #28]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	9307      	str	r3, [sp, #28]
 8008ce8:	e774      	b.n	8008bd4 <_dtoa_r+0x9ac>
 8008cea:	f000 f9c3 	bl	8009074 <__multadd>
 8008cee:	4629      	mov	r1, r5
 8008cf0:	4607      	mov	r7, r0
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	220a      	movs	r2, #10
 8008cf6:	4658      	mov	r0, fp
 8008cf8:	f000 f9bc 	bl	8009074 <__multadd>
 8008cfc:	4605      	mov	r5, r0
 8008cfe:	e7f0      	b.n	8008ce2 <_dtoa_r+0xaba>
 8008d00:	9b00      	ldr	r3, [sp, #0]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	bfcc      	ite	gt
 8008d06:	461e      	movgt	r6, r3
 8008d08:	2601      	movle	r6, #1
 8008d0a:	4456      	add	r6, sl
 8008d0c:	2700      	movs	r7, #0
 8008d0e:	4649      	mov	r1, r9
 8008d10:	2201      	movs	r2, #1
 8008d12:	4658      	mov	r0, fp
 8008d14:	f000 fb5a 	bl	80093cc <__lshift>
 8008d18:	4621      	mov	r1, r4
 8008d1a:	4681      	mov	r9, r0
 8008d1c:	f000 fbc2 	bl	80094a4 <__mcmp>
 8008d20:	2800      	cmp	r0, #0
 8008d22:	dcb0      	bgt.n	8008c86 <_dtoa_r+0xa5e>
 8008d24:	d102      	bne.n	8008d2c <_dtoa_r+0xb04>
 8008d26:	f018 0f01 	tst.w	r8, #1
 8008d2a:	d1ac      	bne.n	8008c86 <_dtoa_r+0xa5e>
 8008d2c:	4633      	mov	r3, r6
 8008d2e:	461e      	mov	r6, r3
 8008d30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d34:	2a30      	cmp	r2, #48	@ 0x30
 8008d36:	d0fa      	beq.n	8008d2e <_dtoa_r+0xb06>
 8008d38:	e5c2      	b.n	80088c0 <_dtoa_r+0x698>
 8008d3a:	459a      	cmp	sl, r3
 8008d3c:	d1a4      	bne.n	8008c88 <_dtoa_r+0xa60>
 8008d3e:	9b04      	ldr	r3, [sp, #16]
 8008d40:	3301      	adds	r3, #1
 8008d42:	9304      	str	r3, [sp, #16]
 8008d44:	2331      	movs	r3, #49	@ 0x31
 8008d46:	f88a 3000 	strb.w	r3, [sl]
 8008d4a:	e5b9      	b.n	80088c0 <_dtoa_r+0x698>
 8008d4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d4e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008dac <_dtoa_r+0xb84>
 8008d52:	b11b      	cbz	r3, 8008d5c <_dtoa_r+0xb34>
 8008d54:	f10a 0308 	add.w	r3, sl, #8
 8008d58:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008d5a:	6013      	str	r3, [r2, #0]
 8008d5c:	4650      	mov	r0, sl
 8008d5e:	b019      	add	sp, #100	@ 0x64
 8008d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	f77f ae37 	ble.w	80089da <_dtoa_r+0x7b2>
 8008d6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d70:	2001      	movs	r0, #1
 8008d72:	e655      	b.n	8008a20 <_dtoa_r+0x7f8>
 8008d74:	9b00      	ldr	r3, [sp, #0]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	f77f aed6 	ble.w	8008b28 <_dtoa_r+0x900>
 8008d7c:	4656      	mov	r6, sl
 8008d7e:	4621      	mov	r1, r4
 8008d80:	4648      	mov	r0, r9
 8008d82:	f7ff f9c6 	bl	8008112 <quorem>
 8008d86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d8a:	f806 8b01 	strb.w	r8, [r6], #1
 8008d8e:	9b00      	ldr	r3, [sp, #0]
 8008d90:	eba6 020a 	sub.w	r2, r6, sl
 8008d94:	4293      	cmp	r3, r2
 8008d96:	ddb3      	ble.n	8008d00 <_dtoa_r+0xad8>
 8008d98:	4649      	mov	r1, r9
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	220a      	movs	r2, #10
 8008d9e:	4658      	mov	r0, fp
 8008da0:	f000 f968 	bl	8009074 <__multadd>
 8008da4:	4681      	mov	r9, r0
 8008da6:	e7ea      	b.n	8008d7e <_dtoa_r+0xb56>
 8008da8:	0800a2d8 	.word	0x0800a2d8
 8008dac:	0800a25c 	.word	0x0800a25c

08008db0 <_free_r>:
 8008db0:	b538      	push	{r3, r4, r5, lr}
 8008db2:	4605      	mov	r5, r0
 8008db4:	2900      	cmp	r1, #0
 8008db6:	d041      	beq.n	8008e3c <_free_r+0x8c>
 8008db8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dbc:	1f0c      	subs	r4, r1, #4
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	bfb8      	it	lt
 8008dc2:	18e4      	addlt	r4, r4, r3
 8008dc4:	f000 f8e8 	bl	8008f98 <__malloc_lock>
 8008dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8008e40 <_free_r+0x90>)
 8008dca:	6813      	ldr	r3, [r2, #0]
 8008dcc:	b933      	cbnz	r3, 8008ddc <_free_r+0x2c>
 8008dce:	6063      	str	r3, [r4, #4]
 8008dd0:	6014      	str	r4, [r2, #0]
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dd8:	f000 b8e4 	b.w	8008fa4 <__malloc_unlock>
 8008ddc:	42a3      	cmp	r3, r4
 8008dde:	d908      	bls.n	8008df2 <_free_r+0x42>
 8008de0:	6820      	ldr	r0, [r4, #0]
 8008de2:	1821      	adds	r1, r4, r0
 8008de4:	428b      	cmp	r3, r1
 8008de6:	bf01      	itttt	eq
 8008de8:	6819      	ldreq	r1, [r3, #0]
 8008dea:	685b      	ldreq	r3, [r3, #4]
 8008dec:	1809      	addeq	r1, r1, r0
 8008dee:	6021      	streq	r1, [r4, #0]
 8008df0:	e7ed      	b.n	8008dce <_free_r+0x1e>
 8008df2:	461a      	mov	r2, r3
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	b10b      	cbz	r3, 8008dfc <_free_r+0x4c>
 8008df8:	42a3      	cmp	r3, r4
 8008dfa:	d9fa      	bls.n	8008df2 <_free_r+0x42>
 8008dfc:	6811      	ldr	r1, [r2, #0]
 8008dfe:	1850      	adds	r0, r2, r1
 8008e00:	42a0      	cmp	r0, r4
 8008e02:	d10b      	bne.n	8008e1c <_free_r+0x6c>
 8008e04:	6820      	ldr	r0, [r4, #0]
 8008e06:	4401      	add	r1, r0
 8008e08:	1850      	adds	r0, r2, r1
 8008e0a:	4283      	cmp	r3, r0
 8008e0c:	6011      	str	r1, [r2, #0]
 8008e0e:	d1e0      	bne.n	8008dd2 <_free_r+0x22>
 8008e10:	6818      	ldr	r0, [r3, #0]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	6053      	str	r3, [r2, #4]
 8008e16:	4408      	add	r0, r1
 8008e18:	6010      	str	r0, [r2, #0]
 8008e1a:	e7da      	b.n	8008dd2 <_free_r+0x22>
 8008e1c:	d902      	bls.n	8008e24 <_free_r+0x74>
 8008e1e:	230c      	movs	r3, #12
 8008e20:	602b      	str	r3, [r5, #0]
 8008e22:	e7d6      	b.n	8008dd2 <_free_r+0x22>
 8008e24:	6820      	ldr	r0, [r4, #0]
 8008e26:	1821      	adds	r1, r4, r0
 8008e28:	428b      	cmp	r3, r1
 8008e2a:	bf04      	itt	eq
 8008e2c:	6819      	ldreq	r1, [r3, #0]
 8008e2e:	685b      	ldreq	r3, [r3, #4]
 8008e30:	6063      	str	r3, [r4, #4]
 8008e32:	bf04      	itt	eq
 8008e34:	1809      	addeq	r1, r1, r0
 8008e36:	6021      	streq	r1, [r4, #0]
 8008e38:	6054      	str	r4, [r2, #4]
 8008e3a:	e7ca      	b.n	8008dd2 <_free_r+0x22>
 8008e3c:	bd38      	pop	{r3, r4, r5, pc}
 8008e3e:	bf00      	nop
 8008e40:	20000584 	.word	0x20000584

08008e44 <malloc>:
 8008e44:	4b02      	ldr	r3, [pc, #8]	@ (8008e50 <malloc+0xc>)
 8008e46:	4601      	mov	r1, r0
 8008e48:	6818      	ldr	r0, [r3, #0]
 8008e4a:	f000 b825 	b.w	8008e98 <_malloc_r>
 8008e4e:	bf00      	nop
 8008e50:	20000028 	.word	0x20000028

08008e54 <sbrk_aligned>:
 8008e54:	b570      	push	{r4, r5, r6, lr}
 8008e56:	4e0f      	ldr	r6, [pc, #60]	@ (8008e94 <sbrk_aligned+0x40>)
 8008e58:	460c      	mov	r4, r1
 8008e5a:	6831      	ldr	r1, [r6, #0]
 8008e5c:	4605      	mov	r5, r0
 8008e5e:	b911      	cbnz	r1, 8008e66 <sbrk_aligned+0x12>
 8008e60:	f000 fe46 	bl	8009af0 <_sbrk_r>
 8008e64:	6030      	str	r0, [r6, #0]
 8008e66:	4621      	mov	r1, r4
 8008e68:	4628      	mov	r0, r5
 8008e6a:	f000 fe41 	bl	8009af0 <_sbrk_r>
 8008e6e:	1c43      	adds	r3, r0, #1
 8008e70:	d103      	bne.n	8008e7a <sbrk_aligned+0x26>
 8008e72:	f04f 34ff 	mov.w	r4, #4294967295
 8008e76:	4620      	mov	r0, r4
 8008e78:	bd70      	pop	{r4, r5, r6, pc}
 8008e7a:	1cc4      	adds	r4, r0, #3
 8008e7c:	f024 0403 	bic.w	r4, r4, #3
 8008e80:	42a0      	cmp	r0, r4
 8008e82:	d0f8      	beq.n	8008e76 <sbrk_aligned+0x22>
 8008e84:	1a21      	subs	r1, r4, r0
 8008e86:	4628      	mov	r0, r5
 8008e88:	f000 fe32 	bl	8009af0 <_sbrk_r>
 8008e8c:	3001      	adds	r0, #1
 8008e8e:	d1f2      	bne.n	8008e76 <sbrk_aligned+0x22>
 8008e90:	e7ef      	b.n	8008e72 <sbrk_aligned+0x1e>
 8008e92:	bf00      	nop
 8008e94:	20000580 	.word	0x20000580

08008e98 <_malloc_r>:
 8008e98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e9c:	1ccd      	adds	r5, r1, #3
 8008e9e:	f025 0503 	bic.w	r5, r5, #3
 8008ea2:	3508      	adds	r5, #8
 8008ea4:	2d0c      	cmp	r5, #12
 8008ea6:	bf38      	it	cc
 8008ea8:	250c      	movcc	r5, #12
 8008eaa:	2d00      	cmp	r5, #0
 8008eac:	4606      	mov	r6, r0
 8008eae:	db01      	blt.n	8008eb4 <_malloc_r+0x1c>
 8008eb0:	42a9      	cmp	r1, r5
 8008eb2:	d904      	bls.n	8008ebe <_malloc_r+0x26>
 8008eb4:	230c      	movs	r3, #12
 8008eb6:	6033      	str	r3, [r6, #0]
 8008eb8:	2000      	movs	r0, #0
 8008eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ebe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f94 <_malloc_r+0xfc>
 8008ec2:	f000 f869 	bl	8008f98 <__malloc_lock>
 8008ec6:	f8d8 3000 	ldr.w	r3, [r8]
 8008eca:	461c      	mov	r4, r3
 8008ecc:	bb44      	cbnz	r4, 8008f20 <_malloc_r+0x88>
 8008ece:	4629      	mov	r1, r5
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f7ff ffbf 	bl	8008e54 <sbrk_aligned>
 8008ed6:	1c43      	adds	r3, r0, #1
 8008ed8:	4604      	mov	r4, r0
 8008eda:	d158      	bne.n	8008f8e <_malloc_r+0xf6>
 8008edc:	f8d8 4000 	ldr.w	r4, [r8]
 8008ee0:	4627      	mov	r7, r4
 8008ee2:	2f00      	cmp	r7, #0
 8008ee4:	d143      	bne.n	8008f6e <_malloc_r+0xd6>
 8008ee6:	2c00      	cmp	r4, #0
 8008ee8:	d04b      	beq.n	8008f82 <_malloc_r+0xea>
 8008eea:	6823      	ldr	r3, [r4, #0]
 8008eec:	4639      	mov	r1, r7
 8008eee:	4630      	mov	r0, r6
 8008ef0:	eb04 0903 	add.w	r9, r4, r3
 8008ef4:	f000 fdfc 	bl	8009af0 <_sbrk_r>
 8008ef8:	4581      	cmp	r9, r0
 8008efa:	d142      	bne.n	8008f82 <_malloc_r+0xea>
 8008efc:	6821      	ldr	r1, [r4, #0]
 8008efe:	1a6d      	subs	r5, r5, r1
 8008f00:	4629      	mov	r1, r5
 8008f02:	4630      	mov	r0, r6
 8008f04:	f7ff ffa6 	bl	8008e54 <sbrk_aligned>
 8008f08:	3001      	adds	r0, #1
 8008f0a:	d03a      	beq.n	8008f82 <_malloc_r+0xea>
 8008f0c:	6823      	ldr	r3, [r4, #0]
 8008f0e:	442b      	add	r3, r5
 8008f10:	6023      	str	r3, [r4, #0]
 8008f12:	f8d8 3000 	ldr.w	r3, [r8]
 8008f16:	685a      	ldr	r2, [r3, #4]
 8008f18:	bb62      	cbnz	r2, 8008f74 <_malloc_r+0xdc>
 8008f1a:	f8c8 7000 	str.w	r7, [r8]
 8008f1e:	e00f      	b.n	8008f40 <_malloc_r+0xa8>
 8008f20:	6822      	ldr	r2, [r4, #0]
 8008f22:	1b52      	subs	r2, r2, r5
 8008f24:	d420      	bmi.n	8008f68 <_malloc_r+0xd0>
 8008f26:	2a0b      	cmp	r2, #11
 8008f28:	d917      	bls.n	8008f5a <_malloc_r+0xc2>
 8008f2a:	1961      	adds	r1, r4, r5
 8008f2c:	42a3      	cmp	r3, r4
 8008f2e:	6025      	str	r5, [r4, #0]
 8008f30:	bf18      	it	ne
 8008f32:	6059      	strne	r1, [r3, #4]
 8008f34:	6863      	ldr	r3, [r4, #4]
 8008f36:	bf08      	it	eq
 8008f38:	f8c8 1000 	streq.w	r1, [r8]
 8008f3c:	5162      	str	r2, [r4, r5]
 8008f3e:	604b      	str	r3, [r1, #4]
 8008f40:	4630      	mov	r0, r6
 8008f42:	f000 f82f 	bl	8008fa4 <__malloc_unlock>
 8008f46:	f104 000b 	add.w	r0, r4, #11
 8008f4a:	1d23      	adds	r3, r4, #4
 8008f4c:	f020 0007 	bic.w	r0, r0, #7
 8008f50:	1ac2      	subs	r2, r0, r3
 8008f52:	bf1c      	itt	ne
 8008f54:	1a1b      	subne	r3, r3, r0
 8008f56:	50a3      	strne	r3, [r4, r2]
 8008f58:	e7af      	b.n	8008eba <_malloc_r+0x22>
 8008f5a:	6862      	ldr	r2, [r4, #4]
 8008f5c:	42a3      	cmp	r3, r4
 8008f5e:	bf0c      	ite	eq
 8008f60:	f8c8 2000 	streq.w	r2, [r8]
 8008f64:	605a      	strne	r2, [r3, #4]
 8008f66:	e7eb      	b.n	8008f40 <_malloc_r+0xa8>
 8008f68:	4623      	mov	r3, r4
 8008f6a:	6864      	ldr	r4, [r4, #4]
 8008f6c:	e7ae      	b.n	8008ecc <_malloc_r+0x34>
 8008f6e:	463c      	mov	r4, r7
 8008f70:	687f      	ldr	r7, [r7, #4]
 8008f72:	e7b6      	b.n	8008ee2 <_malloc_r+0x4a>
 8008f74:	461a      	mov	r2, r3
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	42a3      	cmp	r3, r4
 8008f7a:	d1fb      	bne.n	8008f74 <_malloc_r+0xdc>
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	6053      	str	r3, [r2, #4]
 8008f80:	e7de      	b.n	8008f40 <_malloc_r+0xa8>
 8008f82:	230c      	movs	r3, #12
 8008f84:	6033      	str	r3, [r6, #0]
 8008f86:	4630      	mov	r0, r6
 8008f88:	f000 f80c 	bl	8008fa4 <__malloc_unlock>
 8008f8c:	e794      	b.n	8008eb8 <_malloc_r+0x20>
 8008f8e:	6005      	str	r5, [r0, #0]
 8008f90:	e7d6      	b.n	8008f40 <_malloc_r+0xa8>
 8008f92:	bf00      	nop
 8008f94:	20000584 	.word	0x20000584

08008f98 <__malloc_lock>:
 8008f98:	4801      	ldr	r0, [pc, #4]	@ (8008fa0 <__malloc_lock+0x8>)
 8008f9a:	f7ff b8b8 	b.w	800810e <__retarget_lock_acquire_recursive>
 8008f9e:	bf00      	nop
 8008fa0:	2000057c 	.word	0x2000057c

08008fa4 <__malloc_unlock>:
 8008fa4:	4801      	ldr	r0, [pc, #4]	@ (8008fac <__malloc_unlock+0x8>)
 8008fa6:	f7ff b8b3 	b.w	8008110 <__retarget_lock_release_recursive>
 8008faa:	bf00      	nop
 8008fac:	2000057c 	.word	0x2000057c

08008fb0 <_Balloc>:
 8008fb0:	b570      	push	{r4, r5, r6, lr}
 8008fb2:	69c6      	ldr	r6, [r0, #28]
 8008fb4:	4604      	mov	r4, r0
 8008fb6:	460d      	mov	r5, r1
 8008fb8:	b976      	cbnz	r6, 8008fd8 <_Balloc+0x28>
 8008fba:	2010      	movs	r0, #16
 8008fbc:	f7ff ff42 	bl	8008e44 <malloc>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	61e0      	str	r0, [r4, #28]
 8008fc4:	b920      	cbnz	r0, 8008fd0 <_Balloc+0x20>
 8008fc6:	4b18      	ldr	r3, [pc, #96]	@ (8009028 <_Balloc+0x78>)
 8008fc8:	4818      	ldr	r0, [pc, #96]	@ (800902c <_Balloc+0x7c>)
 8008fca:	216b      	movs	r1, #107	@ 0x6b
 8008fcc:	f000 fdae 	bl	8009b2c <__assert_func>
 8008fd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fd4:	6006      	str	r6, [r0, #0]
 8008fd6:	60c6      	str	r6, [r0, #12]
 8008fd8:	69e6      	ldr	r6, [r4, #28]
 8008fda:	68f3      	ldr	r3, [r6, #12]
 8008fdc:	b183      	cbz	r3, 8009000 <_Balloc+0x50>
 8008fde:	69e3      	ldr	r3, [r4, #28]
 8008fe0:	68db      	ldr	r3, [r3, #12]
 8008fe2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008fe6:	b9b8      	cbnz	r0, 8009018 <_Balloc+0x68>
 8008fe8:	2101      	movs	r1, #1
 8008fea:	fa01 f605 	lsl.w	r6, r1, r5
 8008fee:	1d72      	adds	r2, r6, #5
 8008ff0:	0092      	lsls	r2, r2, #2
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	f000 fdb8 	bl	8009b68 <_calloc_r>
 8008ff8:	b160      	cbz	r0, 8009014 <_Balloc+0x64>
 8008ffa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ffe:	e00e      	b.n	800901e <_Balloc+0x6e>
 8009000:	2221      	movs	r2, #33	@ 0x21
 8009002:	2104      	movs	r1, #4
 8009004:	4620      	mov	r0, r4
 8009006:	f000 fdaf 	bl	8009b68 <_calloc_r>
 800900a:	69e3      	ldr	r3, [r4, #28]
 800900c:	60f0      	str	r0, [r6, #12]
 800900e:	68db      	ldr	r3, [r3, #12]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d1e4      	bne.n	8008fde <_Balloc+0x2e>
 8009014:	2000      	movs	r0, #0
 8009016:	bd70      	pop	{r4, r5, r6, pc}
 8009018:	6802      	ldr	r2, [r0, #0]
 800901a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800901e:	2300      	movs	r3, #0
 8009020:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009024:	e7f7      	b.n	8009016 <_Balloc+0x66>
 8009026:	bf00      	nop
 8009028:	0800a269 	.word	0x0800a269
 800902c:	0800a2e9 	.word	0x0800a2e9

08009030 <_Bfree>:
 8009030:	b570      	push	{r4, r5, r6, lr}
 8009032:	69c6      	ldr	r6, [r0, #28]
 8009034:	4605      	mov	r5, r0
 8009036:	460c      	mov	r4, r1
 8009038:	b976      	cbnz	r6, 8009058 <_Bfree+0x28>
 800903a:	2010      	movs	r0, #16
 800903c:	f7ff ff02 	bl	8008e44 <malloc>
 8009040:	4602      	mov	r2, r0
 8009042:	61e8      	str	r0, [r5, #28]
 8009044:	b920      	cbnz	r0, 8009050 <_Bfree+0x20>
 8009046:	4b09      	ldr	r3, [pc, #36]	@ (800906c <_Bfree+0x3c>)
 8009048:	4809      	ldr	r0, [pc, #36]	@ (8009070 <_Bfree+0x40>)
 800904a:	218f      	movs	r1, #143	@ 0x8f
 800904c:	f000 fd6e 	bl	8009b2c <__assert_func>
 8009050:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009054:	6006      	str	r6, [r0, #0]
 8009056:	60c6      	str	r6, [r0, #12]
 8009058:	b13c      	cbz	r4, 800906a <_Bfree+0x3a>
 800905a:	69eb      	ldr	r3, [r5, #28]
 800905c:	6862      	ldr	r2, [r4, #4]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009064:	6021      	str	r1, [r4, #0]
 8009066:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800906a:	bd70      	pop	{r4, r5, r6, pc}
 800906c:	0800a269 	.word	0x0800a269
 8009070:	0800a2e9 	.word	0x0800a2e9

08009074 <__multadd>:
 8009074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009078:	690d      	ldr	r5, [r1, #16]
 800907a:	4607      	mov	r7, r0
 800907c:	460c      	mov	r4, r1
 800907e:	461e      	mov	r6, r3
 8009080:	f101 0c14 	add.w	ip, r1, #20
 8009084:	2000      	movs	r0, #0
 8009086:	f8dc 3000 	ldr.w	r3, [ip]
 800908a:	b299      	uxth	r1, r3
 800908c:	fb02 6101 	mla	r1, r2, r1, r6
 8009090:	0c1e      	lsrs	r6, r3, #16
 8009092:	0c0b      	lsrs	r3, r1, #16
 8009094:	fb02 3306 	mla	r3, r2, r6, r3
 8009098:	b289      	uxth	r1, r1
 800909a:	3001      	adds	r0, #1
 800909c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80090a0:	4285      	cmp	r5, r0
 80090a2:	f84c 1b04 	str.w	r1, [ip], #4
 80090a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80090aa:	dcec      	bgt.n	8009086 <__multadd+0x12>
 80090ac:	b30e      	cbz	r6, 80090f2 <__multadd+0x7e>
 80090ae:	68a3      	ldr	r3, [r4, #8]
 80090b0:	42ab      	cmp	r3, r5
 80090b2:	dc19      	bgt.n	80090e8 <__multadd+0x74>
 80090b4:	6861      	ldr	r1, [r4, #4]
 80090b6:	4638      	mov	r0, r7
 80090b8:	3101      	adds	r1, #1
 80090ba:	f7ff ff79 	bl	8008fb0 <_Balloc>
 80090be:	4680      	mov	r8, r0
 80090c0:	b928      	cbnz	r0, 80090ce <__multadd+0x5a>
 80090c2:	4602      	mov	r2, r0
 80090c4:	4b0c      	ldr	r3, [pc, #48]	@ (80090f8 <__multadd+0x84>)
 80090c6:	480d      	ldr	r0, [pc, #52]	@ (80090fc <__multadd+0x88>)
 80090c8:	21ba      	movs	r1, #186	@ 0xba
 80090ca:	f000 fd2f 	bl	8009b2c <__assert_func>
 80090ce:	6922      	ldr	r2, [r4, #16]
 80090d0:	3202      	adds	r2, #2
 80090d2:	f104 010c 	add.w	r1, r4, #12
 80090d6:	0092      	lsls	r2, r2, #2
 80090d8:	300c      	adds	r0, #12
 80090da:	f000 fd19 	bl	8009b10 <memcpy>
 80090de:	4621      	mov	r1, r4
 80090e0:	4638      	mov	r0, r7
 80090e2:	f7ff ffa5 	bl	8009030 <_Bfree>
 80090e6:	4644      	mov	r4, r8
 80090e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80090ec:	3501      	adds	r5, #1
 80090ee:	615e      	str	r6, [r3, #20]
 80090f0:	6125      	str	r5, [r4, #16]
 80090f2:	4620      	mov	r0, r4
 80090f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090f8:	0800a2d8 	.word	0x0800a2d8
 80090fc:	0800a2e9 	.word	0x0800a2e9

08009100 <__hi0bits>:
 8009100:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009104:	4603      	mov	r3, r0
 8009106:	bf36      	itet	cc
 8009108:	0403      	lslcc	r3, r0, #16
 800910a:	2000      	movcs	r0, #0
 800910c:	2010      	movcc	r0, #16
 800910e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009112:	bf3c      	itt	cc
 8009114:	021b      	lslcc	r3, r3, #8
 8009116:	3008      	addcc	r0, #8
 8009118:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800911c:	bf3c      	itt	cc
 800911e:	011b      	lslcc	r3, r3, #4
 8009120:	3004      	addcc	r0, #4
 8009122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009126:	bf3c      	itt	cc
 8009128:	009b      	lslcc	r3, r3, #2
 800912a:	3002      	addcc	r0, #2
 800912c:	2b00      	cmp	r3, #0
 800912e:	db05      	blt.n	800913c <__hi0bits+0x3c>
 8009130:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009134:	f100 0001 	add.w	r0, r0, #1
 8009138:	bf08      	it	eq
 800913a:	2020      	moveq	r0, #32
 800913c:	4770      	bx	lr

0800913e <__lo0bits>:
 800913e:	6803      	ldr	r3, [r0, #0]
 8009140:	4602      	mov	r2, r0
 8009142:	f013 0007 	ands.w	r0, r3, #7
 8009146:	d00b      	beq.n	8009160 <__lo0bits+0x22>
 8009148:	07d9      	lsls	r1, r3, #31
 800914a:	d421      	bmi.n	8009190 <__lo0bits+0x52>
 800914c:	0798      	lsls	r0, r3, #30
 800914e:	bf49      	itett	mi
 8009150:	085b      	lsrmi	r3, r3, #1
 8009152:	089b      	lsrpl	r3, r3, #2
 8009154:	2001      	movmi	r0, #1
 8009156:	6013      	strmi	r3, [r2, #0]
 8009158:	bf5c      	itt	pl
 800915a:	6013      	strpl	r3, [r2, #0]
 800915c:	2002      	movpl	r0, #2
 800915e:	4770      	bx	lr
 8009160:	b299      	uxth	r1, r3
 8009162:	b909      	cbnz	r1, 8009168 <__lo0bits+0x2a>
 8009164:	0c1b      	lsrs	r3, r3, #16
 8009166:	2010      	movs	r0, #16
 8009168:	b2d9      	uxtb	r1, r3
 800916a:	b909      	cbnz	r1, 8009170 <__lo0bits+0x32>
 800916c:	3008      	adds	r0, #8
 800916e:	0a1b      	lsrs	r3, r3, #8
 8009170:	0719      	lsls	r1, r3, #28
 8009172:	bf04      	itt	eq
 8009174:	091b      	lsreq	r3, r3, #4
 8009176:	3004      	addeq	r0, #4
 8009178:	0799      	lsls	r1, r3, #30
 800917a:	bf04      	itt	eq
 800917c:	089b      	lsreq	r3, r3, #2
 800917e:	3002      	addeq	r0, #2
 8009180:	07d9      	lsls	r1, r3, #31
 8009182:	d403      	bmi.n	800918c <__lo0bits+0x4e>
 8009184:	085b      	lsrs	r3, r3, #1
 8009186:	f100 0001 	add.w	r0, r0, #1
 800918a:	d003      	beq.n	8009194 <__lo0bits+0x56>
 800918c:	6013      	str	r3, [r2, #0]
 800918e:	4770      	bx	lr
 8009190:	2000      	movs	r0, #0
 8009192:	4770      	bx	lr
 8009194:	2020      	movs	r0, #32
 8009196:	4770      	bx	lr

08009198 <__i2b>:
 8009198:	b510      	push	{r4, lr}
 800919a:	460c      	mov	r4, r1
 800919c:	2101      	movs	r1, #1
 800919e:	f7ff ff07 	bl	8008fb0 <_Balloc>
 80091a2:	4602      	mov	r2, r0
 80091a4:	b928      	cbnz	r0, 80091b2 <__i2b+0x1a>
 80091a6:	4b05      	ldr	r3, [pc, #20]	@ (80091bc <__i2b+0x24>)
 80091a8:	4805      	ldr	r0, [pc, #20]	@ (80091c0 <__i2b+0x28>)
 80091aa:	f240 1145 	movw	r1, #325	@ 0x145
 80091ae:	f000 fcbd 	bl	8009b2c <__assert_func>
 80091b2:	2301      	movs	r3, #1
 80091b4:	6144      	str	r4, [r0, #20]
 80091b6:	6103      	str	r3, [r0, #16]
 80091b8:	bd10      	pop	{r4, pc}
 80091ba:	bf00      	nop
 80091bc:	0800a2d8 	.word	0x0800a2d8
 80091c0:	0800a2e9 	.word	0x0800a2e9

080091c4 <__multiply>:
 80091c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091c8:	4614      	mov	r4, r2
 80091ca:	690a      	ldr	r2, [r1, #16]
 80091cc:	6923      	ldr	r3, [r4, #16]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	bfa8      	it	ge
 80091d2:	4623      	movge	r3, r4
 80091d4:	460f      	mov	r7, r1
 80091d6:	bfa4      	itt	ge
 80091d8:	460c      	movge	r4, r1
 80091da:	461f      	movge	r7, r3
 80091dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80091e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80091e4:	68a3      	ldr	r3, [r4, #8]
 80091e6:	6861      	ldr	r1, [r4, #4]
 80091e8:	eb0a 0609 	add.w	r6, sl, r9
 80091ec:	42b3      	cmp	r3, r6
 80091ee:	b085      	sub	sp, #20
 80091f0:	bfb8      	it	lt
 80091f2:	3101      	addlt	r1, #1
 80091f4:	f7ff fedc 	bl	8008fb0 <_Balloc>
 80091f8:	b930      	cbnz	r0, 8009208 <__multiply+0x44>
 80091fa:	4602      	mov	r2, r0
 80091fc:	4b44      	ldr	r3, [pc, #272]	@ (8009310 <__multiply+0x14c>)
 80091fe:	4845      	ldr	r0, [pc, #276]	@ (8009314 <__multiply+0x150>)
 8009200:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009204:	f000 fc92 	bl	8009b2c <__assert_func>
 8009208:	f100 0514 	add.w	r5, r0, #20
 800920c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009210:	462b      	mov	r3, r5
 8009212:	2200      	movs	r2, #0
 8009214:	4543      	cmp	r3, r8
 8009216:	d321      	bcc.n	800925c <__multiply+0x98>
 8009218:	f107 0114 	add.w	r1, r7, #20
 800921c:	f104 0214 	add.w	r2, r4, #20
 8009220:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009224:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009228:	9302      	str	r3, [sp, #8]
 800922a:	1b13      	subs	r3, r2, r4
 800922c:	3b15      	subs	r3, #21
 800922e:	f023 0303 	bic.w	r3, r3, #3
 8009232:	3304      	adds	r3, #4
 8009234:	f104 0715 	add.w	r7, r4, #21
 8009238:	42ba      	cmp	r2, r7
 800923a:	bf38      	it	cc
 800923c:	2304      	movcc	r3, #4
 800923e:	9301      	str	r3, [sp, #4]
 8009240:	9b02      	ldr	r3, [sp, #8]
 8009242:	9103      	str	r1, [sp, #12]
 8009244:	428b      	cmp	r3, r1
 8009246:	d80c      	bhi.n	8009262 <__multiply+0x9e>
 8009248:	2e00      	cmp	r6, #0
 800924a:	dd03      	ble.n	8009254 <__multiply+0x90>
 800924c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009250:	2b00      	cmp	r3, #0
 8009252:	d05b      	beq.n	800930c <__multiply+0x148>
 8009254:	6106      	str	r6, [r0, #16]
 8009256:	b005      	add	sp, #20
 8009258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800925c:	f843 2b04 	str.w	r2, [r3], #4
 8009260:	e7d8      	b.n	8009214 <__multiply+0x50>
 8009262:	f8b1 a000 	ldrh.w	sl, [r1]
 8009266:	f1ba 0f00 	cmp.w	sl, #0
 800926a:	d024      	beq.n	80092b6 <__multiply+0xf2>
 800926c:	f104 0e14 	add.w	lr, r4, #20
 8009270:	46a9      	mov	r9, r5
 8009272:	f04f 0c00 	mov.w	ip, #0
 8009276:	f85e 7b04 	ldr.w	r7, [lr], #4
 800927a:	f8d9 3000 	ldr.w	r3, [r9]
 800927e:	fa1f fb87 	uxth.w	fp, r7
 8009282:	b29b      	uxth	r3, r3
 8009284:	fb0a 330b 	mla	r3, sl, fp, r3
 8009288:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800928c:	f8d9 7000 	ldr.w	r7, [r9]
 8009290:	4463      	add	r3, ip
 8009292:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009296:	fb0a c70b 	mla	r7, sl, fp, ip
 800929a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800929e:	b29b      	uxth	r3, r3
 80092a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80092a4:	4572      	cmp	r2, lr
 80092a6:	f849 3b04 	str.w	r3, [r9], #4
 80092aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80092ae:	d8e2      	bhi.n	8009276 <__multiply+0xb2>
 80092b0:	9b01      	ldr	r3, [sp, #4]
 80092b2:	f845 c003 	str.w	ip, [r5, r3]
 80092b6:	9b03      	ldr	r3, [sp, #12]
 80092b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80092bc:	3104      	adds	r1, #4
 80092be:	f1b9 0f00 	cmp.w	r9, #0
 80092c2:	d021      	beq.n	8009308 <__multiply+0x144>
 80092c4:	682b      	ldr	r3, [r5, #0]
 80092c6:	f104 0c14 	add.w	ip, r4, #20
 80092ca:	46ae      	mov	lr, r5
 80092cc:	f04f 0a00 	mov.w	sl, #0
 80092d0:	f8bc b000 	ldrh.w	fp, [ip]
 80092d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80092d8:	fb09 770b 	mla	r7, r9, fp, r7
 80092dc:	4457      	add	r7, sl
 80092de:	b29b      	uxth	r3, r3
 80092e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80092e4:	f84e 3b04 	str.w	r3, [lr], #4
 80092e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80092ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092f0:	f8be 3000 	ldrh.w	r3, [lr]
 80092f4:	fb09 330a 	mla	r3, r9, sl, r3
 80092f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80092fc:	4562      	cmp	r2, ip
 80092fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009302:	d8e5      	bhi.n	80092d0 <__multiply+0x10c>
 8009304:	9f01      	ldr	r7, [sp, #4]
 8009306:	51eb      	str	r3, [r5, r7]
 8009308:	3504      	adds	r5, #4
 800930a:	e799      	b.n	8009240 <__multiply+0x7c>
 800930c:	3e01      	subs	r6, #1
 800930e:	e79b      	b.n	8009248 <__multiply+0x84>
 8009310:	0800a2d8 	.word	0x0800a2d8
 8009314:	0800a2e9 	.word	0x0800a2e9

08009318 <__pow5mult>:
 8009318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800931c:	4615      	mov	r5, r2
 800931e:	f012 0203 	ands.w	r2, r2, #3
 8009322:	4607      	mov	r7, r0
 8009324:	460e      	mov	r6, r1
 8009326:	d007      	beq.n	8009338 <__pow5mult+0x20>
 8009328:	4c25      	ldr	r4, [pc, #148]	@ (80093c0 <__pow5mult+0xa8>)
 800932a:	3a01      	subs	r2, #1
 800932c:	2300      	movs	r3, #0
 800932e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009332:	f7ff fe9f 	bl	8009074 <__multadd>
 8009336:	4606      	mov	r6, r0
 8009338:	10ad      	asrs	r5, r5, #2
 800933a:	d03d      	beq.n	80093b8 <__pow5mult+0xa0>
 800933c:	69fc      	ldr	r4, [r7, #28]
 800933e:	b97c      	cbnz	r4, 8009360 <__pow5mult+0x48>
 8009340:	2010      	movs	r0, #16
 8009342:	f7ff fd7f 	bl	8008e44 <malloc>
 8009346:	4602      	mov	r2, r0
 8009348:	61f8      	str	r0, [r7, #28]
 800934a:	b928      	cbnz	r0, 8009358 <__pow5mult+0x40>
 800934c:	4b1d      	ldr	r3, [pc, #116]	@ (80093c4 <__pow5mult+0xac>)
 800934e:	481e      	ldr	r0, [pc, #120]	@ (80093c8 <__pow5mult+0xb0>)
 8009350:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009354:	f000 fbea 	bl	8009b2c <__assert_func>
 8009358:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800935c:	6004      	str	r4, [r0, #0]
 800935e:	60c4      	str	r4, [r0, #12]
 8009360:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009364:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009368:	b94c      	cbnz	r4, 800937e <__pow5mult+0x66>
 800936a:	f240 2171 	movw	r1, #625	@ 0x271
 800936e:	4638      	mov	r0, r7
 8009370:	f7ff ff12 	bl	8009198 <__i2b>
 8009374:	2300      	movs	r3, #0
 8009376:	f8c8 0008 	str.w	r0, [r8, #8]
 800937a:	4604      	mov	r4, r0
 800937c:	6003      	str	r3, [r0, #0]
 800937e:	f04f 0900 	mov.w	r9, #0
 8009382:	07eb      	lsls	r3, r5, #31
 8009384:	d50a      	bpl.n	800939c <__pow5mult+0x84>
 8009386:	4631      	mov	r1, r6
 8009388:	4622      	mov	r2, r4
 800938a:	4638      	mov	r0, r7
 800938c:	f7ff ff1a 	bl	80091c4 <__multiply>
 8009390:	4631      	mov	r1, r6
 8009392:	4680      	mov	r8, r0
 8009394:	4638      	mov	r0, r7
 8009396:	f7ff fe4b 	bl	8009030 <_Bfree>
 800939a:	4646      	mov	r6, r8
 800939c:	106d      	asrs	r5, r5, #1
 800939e:	d00b      	beq.n	80093b8 <__pow5mult+0xa0>
 80093a0:	6820      	ldr	r0, [r4, #0]
 80093a2:	b938      	cbnz	r0, 80093b4 <__pow5mult+0x9c>
 80093a4:	4622      	mov	r2, r4
 80093a6:	4621      	mov	r1, r4
 80093a8:	4638      	mov	r0, r7
 80093aa:	f7ff ff0b 	bl	80091c4 <__multiply>
 80093ae:	6020      	str	r0, [r4, #0]
 80093b0:	f8c0 9000 	str.w	r9, [r0]
 80093b4:	4604      	mov	r4, r0
 80093b6:	e7e4      	b.n	8009382 <__pow5mult+0x6a>
 80093b8:	4630      	mov	r0, r6
 80093ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093be:	bf00      	nop
 80093c0:	0800a344 	.word	0x0800a344
 80093c4:	0800a269 	.word	0x0800a269
 80093c8:	0800a2e9 	.word	0x0800a2e9

080093cc <__lshift>:
 80093cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093d0:	460c      	mov	r4, r1
 80093d2:	6849      	ldr	r1, [r1, #4]
 80093d4:	6923      	ldr	r3, [r4, #16]
 80093d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093da:	68a3      	ldr	r3, [r4, #8]
 80093dc:	4607      	mov	r7, r0
 80093de:	4691      	mov	r9, r2
 80093e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093e4:	f108 0601 	add.w	r6, r8, #1
 80093e8:	42b3      	cmp	r3, r6
 80093ea:	db0b      	blt.n	8009404 <__lshift+0x38>
 80093ec:	4638      	mov	r0, r7
 80093ee:	f7ff fddf 	bl	8008fb0 <_Balloc>
 80093f2:	4605      	mov	r5, r0
 80093f4:	b948      	cbnz	r0, 800940a <__lshift+0x3e>
 80093f6:	4602      	mov	r2, r0
 80093f8:	4b28      	ldr	r3, [pc, #160]	@ (800949c <__lshift+0xd0>)
 80093fa:	4829      	ldr	r0, [pc, #164]	@ (80094a0 <__lshift+0xd4>)
 80093fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009400:	f000 fb94 	bl	8009b2c <__assert_func>
 8009404:	3101      	adds	r1, #1
 8009406:	005b      	lsls	r3, r3, #1
 8009408:	e7ee      	b.n	80093e8 <__lshift+0x1c>
 800940a:	2300      	movs	r3, #0
 800940c:	f100 0114 	add.w	r1, r0, #20
 8009410:	f100 0210 	add.w	r2, r0, #16
 8009414:	4618      	mov	r0, r3
 8009416:	4553      	cmp	r3, sl
 8009418:	db33      	blt.n	8009482 <__lshift+0xb6>
 800941a:	6920      	ldr	r0, [r4, #16]
 800941c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009420:	f104 0314 	add.w	r3, r4, #20
 8009424:	f019 091f 	ands.w	r9, r9, #31
 8009428:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800942c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009430:	d02b      	beq.n	800948a <__lshift+0xbe>
 8009432:	f1c9 0e20 	rsb	lr, r9, #32
 8009436:	468a      	mov	sl, r1
 8009438:	2200      	movs	r2, #0
 800943a:	6818      	ldr	r0, [r3, #0]
 800943c:	fa00 f009 	lsl.w	r0, r0, r9
 8009440:	4310      	orrs	r0, r2
 8009442:	f84a 0b04 	str.w	r0, [sl], #4
 8009446:	f853 2b04 	ldr.w	r2, [r3], #4
 800944a:	459c      	cmp	ip, r3
 800944c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009450:	d8f3      	bhi.n	800943a <__lshift+0x6e>
 8009452:	ebac 0304 	sub.w	r3, ip, r4
 8009456:	3b15      	subs	r3, #21
 8009458:	f023 0303 	bic.w	r3, r3, #3
 800945c:	3304      	adds	r3, #4
 800945e:	f104 0015 	add.w	r0, r4, #21
 8009462:	4584      	cmp	ip, r0
 8009464:	bf38      	it	cc
 8009466:	2304      	movcc	r3, #4
 8009468:	50ca      	str	r2, [r1, r3]
 800946a:	b10a      	cbz	r2, 8009470 <__lshift+0xa4>
 800946c:	f108 0602 	add.w	r6, r8, #2
 8009470:	3e01      	subs	r6, #1
 8009472:	4638      	mov	r0, r7
 8009474:	612e      	str	r6, [r5, #16]
 8009476:	4621      	mov	r1, r4
 8009478:	f7ff fdda 	bl	8009030 <_Bfree>
 800947c:	4628      	mov	r0, r5
 800947e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009482:	f842 0f04 	str.w	r0, [r2, #4]!
 8009486:	3301      	adds	r3, #1
 8009488:	e7c5      	b.n	8009416 <__lshift+0x4a>
 800948a:	3904      	subs	r1, #4
 800948c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009490:	f841 2f04 	str.w	r2, [r1, #4]!
 8009494:	459c      	cmp	ip, r3
 8009496:	d8f9      	bhi.n	800948c <__lshift+0xc0>
 8009498:	e7ea      	b.n	8009470 <__lshift+0xa4>
 800949a:	bf00      	nop
 800949c:	0800a2d8 	.word	0x0800a2d8
 80094a0:	0800a2e9 	.word	0x0800a2e9

080094a4 <__mcmp>:
 80094a4:	690a      	ldr	r2, [r1, #16]
 80094a6:	4603      	mov	r3, r0
 80094a8:	6900      	ldr	r0, [r0, #16]
 80094aa:	1a80      	subs	r0, r0, r2
 80094ac:	b530      	push	{r4, r5, lr}
 80094ae:	d10e      	bne.n	80094ce <__mcmp+0x2a>
 80094b0:	3314      	adds	r3, #20
 80094b2:	3114      	adds	r1, #20
 80094b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80094b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80094bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80094c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80094c4:	4295      	cmp	r5, r2
 80094c6:	d003      	beq.n	80094d0 <__mcmp+0x2c>
 80094c8:	d205      	bcs.n	80094d6 <__mcmp+0x32>
 80094ca:	f04f 30ff 	mov.w	r0, #4294967295
 80094ce:	bd30      	pop	{r4, r5, pc}
 80094d0:	42a3      	cmp	r3, r4
 80094d2:	d3f3      	bcc.n	80094bc <__mcmp+0x18>
 80094d4:	e7fb      	b.n	80094ce <__mcmp+0x2a>
 80094d6:	2001      	movs	r0, #1
 80094d8:	e7f9      	b.n	80094ce <__mcmp+0x2a>
	...

080094dc <__mdiff>:
 80094dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094e0:	4689      	mov	r9, r1
 80094e2:	4606      	mov	r6, r0
 80094e4:	4611      	mov	r1, r2
 80094e6:	4648      	mov	r0, r9
 80094e8:	4614      	mov	r4, r2
 80094ea:	f7ff ffdb 	bl	80094a4 <__mcmp>
 80094ee:	1e05      	subs	r5, r0, #0
 80094f0:	d112      	bne.n	8009518 <__mdiff+0x3c>
 80094f2:	4629      	mov	r1, r5
 80094f4:	4630      	mov	r0, r6
 80094f6:	f7ff fd5b 	bl	8008fb0 <_Balloc>
 80094fa:	4602      	mov	r2, r0
 80094fc:	b928      	cbnz	r0, 800950a <__mdiff+0x2e>
 80094fe:	4b3f      	ldr	r3, [pc, #252]	@ (80095fc <__mdiff+0x120>)
 8009500:	f240 2137 	movw	r1, #567	@ 0x237
 8009504:	483e      	ldr	r0, [pc, #248]	@ (8009600 <__mdiff+0x124>)
 8009506:	f000 fb11 	bl	8009b2c <__assert_func>
 800950a:	2301      	movs	r3, #1
 800950c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009510:	4610      	mov	r0, r2
 8009512:	b003      	add	sp, #12
 8009514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009518:	bfbc      	itt	lt
 800951a:	464b      	movlt	r3, r9
 800951c:	46a1      	movlt	r9, r4
 800951e:	4630      	mov	r0, r6
 8009520:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009524:	bfba      	itte	lt
 8009526:	461c      	movlt	r4, r3
 8009528:	2501      	movlt	r5, #1
 800952a:	2500      	movge	r5, #0
 800952c:	f7ff fd40 	bl	8008fb0 <_Balloc>
 8009530:	4602      	mov	r2, r0
 8009532:	b918      	cbnz	r0, 800953c <__mdiff+0x60>
 8009534:	4b31      	ldr	r3, [pc, #196]	@ (80095fc <__mdiff+0x120>)
 8009536:	f240 2145 	movw	r1, #581	@ 0x245
 800953a:	e7e3      	b.n	8009504 <__mdiff+0x28>
 800953c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009540:	6926      	ldr	r6, [r4, #16]
 8009542:	60c5      	str	r5, [r0, #12]
 8009544:	f109 0310 	add.w	r3, r9, #16
 8009548:	f109 0514 	add.w	r5, r9, #20
 800954c:	f104 0e14 	add.w	lr, r4, #20
 8009550:	f100 0b14 	add.w	fp, r0, #20
 8009554:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009558:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800955c:	9301      	str	r3, [sp, #4]
 800955e:	46d9      	mov	r9, fp
 8009560:	f04f 0c00 	mov.w	ip, #0
 8009564:	9b01      	ldr	r3, [sp, #4]
 8009566:	f85e 0b04 	ldr.w	r0, [lr], #4
 800956a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800956e:	9301      	str	r3, [sp, #4]
 8009570:	fa1f f38a 	uxth.w	r3, sl
 8009574:	4619      	mov	r1, r3
 8009576:	b283      	uxth	r3, r0
 8009578:	1acb      	subs	r3, r1, r3
 800957a:	0c00      	lsrs	r0, r0, #16
 800957c:	4463      	add	r3, ip
 800957e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009582:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009586:	b29b      	uxth	r3, r3
 8009588:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800958c:	4576      	cmp	r6, lr
 800958e:	f849 3b04 	str.w	r3, [r9], #4
 8009592:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009596:	d8e5      	bhi.n	8009564 <__mdiff+0x88>
 8009598:	1b33      	subs	r3, r6, r4
 800959a:	3b15      	subs	r3, #21
 800959c:	f023 0303 	bic.w	r3, r3, #3
 80095a0:	3415      	adds	r4, #21
 80095a2:	3304      	adds	r3, #4
 80095a4:	42a6      	cmp	r6, r4
 80095a6:	bf38      	it	cc
 80095a8:	2304      	movcc	r3, #4
 80095aa:	441d      	add	r5, r3
 80095ac:	445b      	add	r3, fp
 80095ae:	461e      	mov	r6, r3
 80095b0:	462c      	mov	r4, r5
 80095b2:	4544      	cmp	r4, r8
 80095b4:	d30e      	bcc.n	80095d4 <__mdiff+0xf8>
 80095b6:	f108 0103 	add.w	r1, r8, #3
 80095ba:	1b49      	subs	r1, r1, r5
 80095bc:	f021 0103 	bic.w	r1, r1, #3
 80095c0:	3d03      	subs	r5, #3
 80095c2:	45a8      	cmp	r8, r5
 80095c4:	bf38      	it	cc
 80095c6:	2100      	movcc	r1, #0
 80095c8:	440b      	add	r3, r1
 80095ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095ce:	b191      	cbz	r1, 80095f6 <__mdiff+0x11a>
 80095d0:	6117      	str	r7, [r2, #16]
 80095d2:	e79d      	b.n	8009510 <__mdiff+0x34>
 80095d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80095d8:	46e6      	mov	lr, ip
 80095da:	0c08      	lsrs	r0, r1, #16
 80095dc:	fa1c fc81 	uxtah	ip, ip, r1
 80095e0:	4471      	add	r1, lr
 80095e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095e6:	b289      	uxth	r1, r1
 80095e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80095ec:	f846 1b04 	str.w	r1, [r6], #4
 80095f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095f4:	e7dd      	b.n	80095b2 <__mdiff+0xd6>
 80095f6:	3f01      	subs	r7, #1
 80095f8:	e7e7      	b.n	80095ca <__mdiff+0xee>
 80095fa:	bf00      	nop
 80095fc:	0800a2d8 	.word	0x0800a2d8
 8009600:	0800a2e9 	.word	0x0800a2e9

08009604 <__d2b>:
 8009604:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009608:	460f      	mov	r7, r1
 800960a:	2101      	movs	r1, #1
 800960c:	ec59 8b10 	vmov	r8, r9, d0
 8009610:	4616      	mov	r6, r2
 8009612:	f7ff fccd 	bl	8008fb0 <_Balloc>
 8009616:	4604      	mov	r4, r0
 8009618:	b930      	cbnz	r0, 8009628 <__d2b+0x24>
 800961a:	4602      	mov	r2, r0
 800961c:	4b23      	ldr	r3, [pc, #140]	@ (80096ac <__d2b+0xa8>)
 800961e:	4824      	ldr	r0, [pc, #144]	@ (80096b0 <__d2b+0xac>)
 8009620:	f240 310f 	movw	r1, #783	@ 0x30f
 8009624:	f000 fa82 	bl	8009b2c <__assert_func>
 8009628:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800962c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009630:	b10d      	cbz	r5, 8009636 <__d2b+0x32>
 8009632:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009636:	9301      	str	r3, [sp, #4]
 8009638:	f1b8 0300 	subs.w	r3, r8, #0
 800963c:	d023      	beq.n	8009686 <__d2b+0x82>
 800963e:	4668      	mov	r0, sp
 8009640:	9300      	str	r3, [sp, #0]
 8009642:	f7ff fd7c 	bl	800913e <__lo0bits>
 8009646:	e9dd 1200 	ldrd	r1, r2, [sp]
 800964a:	b1d0      	cbz	r0, 8009682 <__d2b+0x7e>
 800964c:	f1c0 0320 	rsb	r3, r0, #32
 8009650:	fa02 f303 	lsl.w	r3, r2, r3
 8009654:	430b      	orrs	r3, r1
 8009656:	40c2      	lsrs	r2, r0
 8009658:	6163      	str	r3, [r4, #20]
 800965a:	9201      	str	r2, [sp, #4]
 800965c:	9b01      	ldr	r3, [sp, #4]
 800965e:	61a3      	str	r3, [r4, #24]
 8009660:	2b00      	cmp	r3, #0
 8009662:	bf0c      	ite	eq
 8009664:	2201      	moveq	r2, #1
 8009666:	2202      	movne	r2, #2
 8009668:	6122      	str	r2, [r4, #16]
 800966a:	b1a5      	cbz	r5, 8009696 <__d2b+0x92>
 800966c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009670:	4405      	add	r5, r0
 8009672:	603d      	str	r5, [r7, #0]
 8009674:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009678:	6030      	str	r0, [r6, #0]
 800967a:	4620      	mov	r0, r4
 800967c:	b003      	add	sp, #12
 800967e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009682:	6161      	str	r1, [r4, #20]
 8009684:	e7ea      	b.n	800965c <__d2b+0x58>
 8009686:	a801      	add	r0, sp, #4
 8009688:	f7ff fd59 	bl	800913e <__lo0bits>
 800968c:	9b01      	ldr	r3, [sp, #4]
 800968e:	6163      	str	r3, [r4, #20]
 8009690:	3020      	adds	r0, #32
 8009692:	2201      	movs	r2, #1
 8009694:	e7e8      	b.n	8009668 <__d2b+0x64>
 8009696:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800969a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800969e:	6038      	str	r0, [r7, #0]
 80096a0:	6918      	ldr	r0, [r3, #16]
 80096a2:	f7ff fd2d 	bl	8009100 <__hi0bits>
 80096a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80096aa:	e7e5      	b.n	8009678 <__d2b+0x74>
 80096ac:	0800a2d8 	.word	0x0800a2d8
 80096b0:	0800a2e9 	.word	0x0800a2e9

080096b4 <__ssputs_r>:
 80096b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096b8:	688e      	ldr	r6, [r1, #8]
 80096ba:	461f      	mov	r7, r3
 80096bc:	42be      	cmp	r6, r7
 80096be:	680b      	ldr	r3, [r1, #0]
 80096c0:	4682      	mov	sl, r0
 80096c2:	460c      	mov	r4, r1
 80096c4:	4690      	mov	r8, r2
 80096c6:	d82d      	bhi.n	8009724 <__ssputs_r+0x70>
 80096c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096d0:	d026      	beq.n	8009720 <__ssputs_r+0x6c>
 80096d2:	6965      	ldr	r5, [r4, #20]
 80096d4:	6909      	ldr	r1, [r1, #16]
 80096d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096da:	eba3 0901 	sub.w	r9, r3, r1
 80096de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096e2:	1c7b      	adds	r3, r7, #1
 80096e4:	444b      	add	r3, r9
 80096e6:	106d      	asrs	r5, r5, #1
 80096e8:	429d      	cmp	r5, r3
 80096ea:	bf38      	it	cc
 80096ec:	461d      	movcc	r5, r3
 80096ee:	0553      	lsls	r3, r2, #21
 80096f0:	d527      	bpl.n	8009742 <__ssputs_r+0x8e>
 80096f2:	4629      	mov	r1, r5
 80096f4:	f7ff fbd0 	bl	8008e98 <_malloc_r>
 80096f8:	4606      	mov	r6, r0
 80096fa:	b360      	cbz	r0, 8009756 <__ssputs_r+0xa2>
 80096fc:	6921      	ldr	r1, [r4, #16]
 80096fe:	464a      	mov	r2, r9
 8009700:	f000 fa06 	bl	8009b10 <memcpy>
 8009704:	89a3      	ldrh	r3, [r4, #12]
 8009706:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800970a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800970e:	81a3      	strh	r3, [r4, #12]
 8009710:	6126      	str	r6, [r4, #16]
 8009712:	6165      	str	r5, [r4, #20]
 8009714:	444e      	add	r6, r9
 8009716:	eba5 0509 	sub.w	r5, r5, r9
 800971a:	6026      	str	r6, [r4, #0]
 800971c:	60a5      	str	r5, [r4, #8]
 800971e:	463e      	mov	r6, r7
 8009720:	42be      	cmp	r6, r7
 8009722:	d900      	bls.n	8009726 <__ssputs_r+0x72>
 8009724:	463e      	mov	r6, r7
 8009726:	6820      	ldr	r0, [r4, #0]
 8009728:	4632      	mov	r2, r6
 800972a:	4641      	mov	r1, r8
 800972c:	f000 f9c6 	bl	8009abc <memmove>
 8009730:	68a3      	ldr	r3, [r4, #8]
 8009732:	1b9b      	subs	r3, r3, r6
 8009734:	60a3      	str	r3, [r4, #8]
 8009736:	6823      	ldr	r3, [r4, #0]
 8009738:	4433      	add	r3, r6
 800973a:	6023      	str	r3, [r4, #0]
 800973c:	2000      	movs	r0, #0
 800973e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009742:	462a      	mov	r2, r5
 8009744:	f000 fa36 	bl	8009bb4 <_realloc_r>
 8009748:	4606      	mov	r6, r0
 800974a:	2800      	cmp	r0, #0
 800974c:	d1e0      	bne.n	8009710 <__ssputs_r+0x5c>
 800974e:	6921      	ldr	r1, [r4, #16]
 8009750:	4650      	mov	r0, sl
 8009752:	f7ff fb2d 	bl	8008db0 <_free_r>
 8009756:	230c      	movs	r3, #12
 8009758:	f8ca 3000 	str.w	r3, [sl]
 800975c:	89a3      	ldrh	r3, [r4, #12]
 800975e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009762:	81a3      	strh	r3, [r4, #12]
 8009764:	f04f 30ff 	mov.w	r0, #4294967295
 8009768:	e7e9      	b.n	800973e <__ssputs_r+0x8a>
	...

0800976c <_svfiprintf_r>:
 800976c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009770:	4698      	mov	r8, r3
 8009772:	898b      	ldrh	r3, [r1, #12]
 8009774:	061b      	lsls	r3, r3, #24
 8009776:	b09d      	sub	sp, #116	@ 0x74
 8009778:	4607      	mov	r7, r0
 800977a:	460d      	mov	r5, r1
 800977c:	4614      	mov	r4, r2
 800977e:	d510      	bpl.n	80097a2 <_svfiprintf_r+0x36>
 8009780:	690b      	ldr	r3, [r1, #16]
 8009782:	b973      	cbnz	r3, 80097a2 <_svfiprintf_r+0x36>
 8009784:	2140      	movs	r1, #64	@ 0x40
 8009786:	f7ff fb87 	bl	8008e98 <_malloc_r>
 800978a:	6028      	str	r0, [r5, #0]
 800978c:	6128      	str	r0, [r5, #16]
 800978e:	b930      	cbnz	r0, 800979e <_svfiprintf_r+0x32>
 8009790:	230c      	movs	r3, #12
 8009792:	603b      	str	r3, [r7, #0]
 8009794:	f04f 30ff 	mov.w	r0, #4294967295
 8009798:	b01d      	add	sp, #116	@ 0x74
 800979a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800979e:	2340      	movs	r3, #64	@ 0x40
 80097a0:	616b      	str	r3, [r5, #20]
 80097a2:	2300      	movs	r3, #0
 80097a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80097a6:	2320      	movs	r3, #32
 80097a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80097b0:	2330      	movs	r3, #48	@ 0x30
 80097b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009950 <_svfiprintf_r+0x1e4>
 80097b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097ba:	f04f 0901 	mov.w	r9, #1
 80097be:	4623      	mov	r3, r4
 80097c0:	469a      	mov	sl, r3
 80097c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097c6:	b10a      	cbz	r2, 80097cc <_svfiprintf_r+0x60>
 80097c8:	2a25      	cmp	r2, #37	@ 0x25
 80097ca:	d1f9      	bne.n	80097c0 <_svfiprintf_r+0x54>
 80097cc:	ebba 0b04 	subs.w	fp, sl, r4
 80097d0:	d00b      	beq.n	80097ea <_svfiprintf_r+0x7e>
 80097d2:	465b      	mov	r3, fp
 80097d4:	4622      	mov	r2, r4
 80097d6:	4629      	mov	r1, r5
 80097d8:	4638      	mov	r0, r7
 80097da:	f7ff ff6b 	bl	80096b4 <__ssputs_r>
 80097de:	3001      	adds	r0, #1
 80097e0:	f000 80a7 	beq.w	8009932 <_svfiprintf_r+0x1c6>
 80097e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097e6:	445a      	add	r2, fp
 80097e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80097ea:	f89a 3000 	ldrb.w	r3, [sl]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	f000 809f 	beq.w	8009932 <_svfiprintf_r+0x1c6>
 80097f4:	2300      	movs	r3, #0
 80097f6:	f04f 32ff 	mov.w	r2, #4294967295
 80097fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097fe:	f10a 0a01 	add.w	sl, sl, #1
 8009802:	9304      	str	r3, [sp, #16]
 8009804:	9307      	str	r3, [sp, #28]
 8009806:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800980a:	931a      	str	r3, [sp, #104]	@ 0x68
 800980c:	4654      	mov	r4, sl
 800980e:	2205      	movs	r2, #5
 8009810:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009814:	484e      	ldr	r0, [pc, #312]	@ (8009950 <_svfiprintf_r+0x1e4>)
 8009816:	f7f6 fcdb 	bl	80001d0 <memchr>
 800981a:	9a04      	ldr	r2, [sp, #16]
 800981c:	b9d8      	cbnz	r0, 8009856 <_svfiprintf_r+0xea>
 800981e:	06d0      	lsls	r0, r2, #27
 8009820:	bf44      	itt	mi
 8009822:	2320      	movmi	r3, #32
 8009824:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009828:	0711      	lsls	r1, r2, #28
 800982a:	bf44      	itt	mi
 800982c:	232b      	movmi	r3, #43	@ 0x2b
 800982e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009832:	f89a 3000 	ldrb.w	r3, [sl]
 8009836:	2b2a      	cmp	r3, #42	@ 0x2a
 8009838:	d015      	beq.n	8009866 <_svfiprintf_r+0xfa>
 800983a:	9a07      	ldr	r2, [sp, #28]
 800983c:	4654      	mov	r4, sl
 800983e:	2000      	movs	r0, #0
 8009840:	f04f 0c0a 	mov.w	ip, #10
 8009844:	4621      	mov	r1, r4
 8009846:	f811 3b01 	ldrb.w	r3, [r1], #1
 800984a:	3b30      	subs	r3, #48	@ 0x30
 800984c:	2b09      	cmp	r3, #9
 800984e:	d94b      	bls.n	80098e8 <_svfiprintf_r+0x17c>
 8009850:	b1b0      	cbz	r0, 8009880 <_svfiprintf_r+0x114>
 8009852:	9207      	str	r2, [sp, #28]
 8009854:	e014      	b.n	8009880 <_svfiprintf_r+0x114>
 8009856:	eba0 0308 	sub.w	r3, r0, r8
 800985a:	fa09 f303 	lsl.w	r3, r9, r3
 800985e:	4313      	orrs	r3, r2
 8009860:	9304      	str	r3, [sp, #16]
 8009862:	46a2      	mov	sl, r4
 8009864:	e7d2      	b.n	800980c <_svfiprintf_r+0xa0>
 8009866:	9b03      	ldr	r3, [sp, #12]
 8009868:	1d19      	adds	r1, r3, #4
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	9103      	str	r1, [sp, #12]
 800986e:	2b00      	cmp	r3, #0
 8009870:	bfbb      	ittet	lt
 8009872:	425b      	neglt	r3, r3
 8009874:	f042 0202 	orrlt.w	r2, r2, #2
 8009878:	9307      	strge	r3, [sp, #28]
 800987a:	9307      	strlt	r3, [sp, #28]
 800987c:	bfb8      	it	lt
 800987e:	9204      	strlt	r2, [sp, #16]
 8009880:	7823      	ldrb	r3, [r4, #0]
 8009882:	2b2e      	cmp	r3, #46	@ 0x2e
 8009884:	d10a      	bne.n	800989c <_svfiprintf_r+0x130>
 8009886:	7863      	ldrb	r3, [r4, #1]
 8009888:	2b2a      	cmp	r3, #42	@ 0x2a
 800988a:	d132      	bne.n	80098f2 <_svfiprintf_r+0x186>
 800988c:	9b03      	ldr	r3, [sp, #12]
 800988e:	1d1a      	adds	r2, r3, #4
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	9203      	str	r2, [sp, #12]
 8009894:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009898:	3402      	adds	r4, #2
 800989a:	9305      	str	r3, [sp, #20]
 800989c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009960 <_svfiprintf_r+0x1f4>
 80098a0:	7821      	ldrb	r1, [r4, #0]
 80098a2:	2203      	movs	r2, #3
 80098a4:	4650      	mov	r0, sl
 80098a6:	f7f6 fc93 	bl	80001d0 <memchr>
 80098aa:	b138      	cbz	r0, 80098bc <_svfiprintf_r+0x150>
 80098ac:	9b04      	ldr	r3, [sp, #16]
 80098ae:	eba0 000a 	sub.w	r0, r0, sl
 80098b2:	2240      	movs	r2, #64	@ 0x40
 80098b4:	4082      	lsls	r2, r0
 80098b6:	4313      	orrs	r3, r2
 80098b8:	3401      	adds	r4, #1
 80098ba:	9304      	str	r3, [sp, #16]
 80098bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c0:	4824      	ldr	r0, [pc, #144]	@ (8009954 <_svfiprintf_r+0x1e8>)
 80098c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098c6:	2206      	movs	r2, #6
 80098c8:	f7f6 fc82 	bl	80001d0 <memchr>
 80098cc:	2800      	cmp	r0, #0
 80098ce:	d036      	beq.n	800993e <_svfiprintf_r+0x1d2>
 80098d0:	4b21      	ldr	r3, [pc, #132]	@ (8009958 <_svfiprintf_r+0x1ec>)
 80098d2:	bb1b      	cbnz	r3, 800991c <_svfiprintf_r+0x1b0>
 80098d4:	9b03      	ldr	r3, [sp, #12]
 80098d6:	3307      	adds	r3, #7
 80098d8:	f023 0307 	bic.w	r3, r3, #7
 80098dc:	3308      	adds	r3, #8
 80098de:	9303      	str	r3, [sp, #12]
 80098e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098e2:	4433      	add	r3, r6
 80098e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80098e6:	e76a      	b.n	80097be <_svfiprintf_r+0x52>
 80098e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80098ec:	460c      	mov	r4, r1
 80098ee:	2001      	movs	r0, #1
 80098f0:	e7a8      	b.n	8009844 <_svfiprintf_r+0xd8>
 80098f2:	2300      	movs	r3, #0
 80098f4:	3401      	adds	r4, #1
 80098f6:	9305      	str	r3, [sp, #20]
 80098f8:	4619      	mov	r1, r3
 80098fa:	f04f 0c0a 	mov.w	ip, #10
 80098fe:	4620      	mov	r0, r4
 8009900:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009904:	3a30      	subs	r2, #48	@ 0x30
 8009906:	2a09      	cmp	r2, #9
 8009908:	d903      	bls.n	8009912 <_svfiprintf_r+0x1a6>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d0c6      	beq.n	800989c <_svfiprintf_r+0x130>
 800990e:	9105      	str	r1, [sp, #20]
 8009910:	e7c4      	b.n	800989c <_svfiprintf_r+0x130>
 8009912:	fb0c 2101 	mla	r1, ip, r1, r2
 8009916:	4604      	mov	r4, r0
 8009918:	2301      	movs	r3, #1
 800991a:	e7f0      	b.n	80098fe <_svfiprintf_r+0x192>
 800991c:	ab03      	add	r3, sp, #12
 800991e:	9300      	str	r3, [sp, #0]
 8009920:	462a      	mov	r2, r5
 8009922:	4b0e      	ldr	r3, [pc, #56]	@ (800995c <_svfiprintf_r+0x1f0>)
 8009924:	a904      	add	r1, sp, #16
 8009926:	4638      	mov	r0, r7
 8009928:	f7fd fe62 	bl	80075f0 <_printf_float>
 800992c:	1c42      	adds	r2, r0, #1
 800992e:	4606      	mov	r6, r0
 8009930:	d1d6      	bne.n	80098e0 <_svfiprintf_r+0x174>
 8009932:	89ab      	ldrh	r3, [r5, #12]
 8009934:	065b      	lsls	r3, r3, #25
 8009936:	f53f af2d 	bmi.w	8009794 <_svfiprintf_r+0x28>
 800993a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800993c:	e72c      	b.n	8009798 <_svfiprintf_r+0x2c>
 800993e:	ab03      	add	r3, sp, #12
 8009940:	9300      	str	r3, [sp, #0]
 8009942:	462a      	mov	r2, r5
 8009944:	4b05      	ldr	r3, [pc, #20]	@ (800995c <_svfiprintf_r+0x1f0>)
 8009946:	a904      	add	r1, sp, #16
 8009948:	4638      	mov	r0, r7
 800994a:	f7fe f8e9 	bl	8007b20 <_printf_i>
 800994e:	e7ed      	b.n	800992c <_svfiprintf_r+0x1c0>
 8009950:	0800a440 	.word	0x0800a440
 8009954:	0800a44a 	.word	0x0800a44a
 8009958:	080075f1 	.word	0x080075f1
 800995c:	080096b5 	.word	0x080096b5
 8009960:	0800a446 	.word	0x0800a446

08009964 <__sflush_r>:
 8009964:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800996c:	0716      	lsls	r6, r2, #28
 800996e:	4605      	mov	r5, r0
 8009970:	460c      	mov	r4, r1
 8009972:	d454      	bmi.n	8009a1e <__sflush_r+0xba>
 8009974:	684b      	ldr	r3, [r1, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	dc02      	bgt.n	8009980 <__sflush_r+0x1c>
 800997a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800997c:	2b00      	cmp	r3, #0
 800997e:	dd48      	ble.n	8009a12 <__sflush_r+0xae>
 8009980:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009982:	2e00      	cmp	r6, #0
 8009984:	d045      	beq.n	8009a12 <__sflush_r+0xae>
 8009986:	2300      	movs	r3, #0
 8009988:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800998c:	682f      	ldr	r7, [r5, #0]
 800998e:	6a21      	ldr	r1, [r4, #32]
 8009990:	602b      	str	r3, [r5, #0]
 8009992:	d030      	beq.n	80099f6 <__sflush_r+0x92>
 8009994:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009996:	89a3      	ldrh	r3, [r4, #12]
 8009998:	0759      	lsls	r1, r3, #29
 800999a:	d505      	bpl.n	80099a8 <__sflush_r+0x44>
 800999c:	6863      	ldr	r3, [r4, #4]
 800999e:	1ad2      	subs	r2, r2, r3
 80099a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80099a2:	b10b      	cbz	r3, 80099a8 <__sflush_r+0x44>
 80099a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80099a6:	1ad2      	subs	r2, r2, r3
 80099a8:	2300      	movs	r3, #0
 80099aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80099ac:	6a21      	ldr	r1, [r4, #32]
 80099ae:	4628      	mov	r0, r5
 80099b0:	47b0      	blx	r6
 80099b2:	1c43      	adds	r3, r0, #1
 80099b4:	89a3      	ldrh	r3, [r4, #12]
 80099b6:	d106      	bne.n	80099c6 <__sflush_r+0x62>
 80099b8:	6829      	ldr	r1, [r5, #0]
 80099ba:	291d      	cmp	r1, #29
 80099bc:	d82b      	bhi.n	8009a16 <__sflush_r+0xb2>
 80099be:	4a2a      	ldr	r2, [pc, #168]	@ (8009a68 <__sflush_r+0x104>)
 80099c0:	410a      	asrs	r2, r1
 80099c2:	07d6      	lsls	r6, r2, #31
 80099c4:	d427      	bmi.n	8009a16 <__sflush_r+0xb2>
 80099c6:	2200      	movs	r2, #0
 80099c8:	6062      	str	r2, [r4, #4]
 80099ca:	04d9      	lsls	r1, r3, #19
 80099cc:	6922      	ldr	r2, [r4, #16]
 80099ce:	6022      	str	r2, [r4, #0]
 80099d0:	d504      	bpl.n	80099dc <__sflush_r+0x78>
 80099d2:	1c42      	adds	r2, r0, #1
 80099d4:	d101      	bne.n	80099da <__sflush_r+0x76>
 80099d6:	682b      	ldr	r3, [r5, #0]
 80099d8:	b903      	cbnz	r3, 80099dc <__sflush_r+0x78>
 80099da:	6560      	str	r0, [r4, #84]	@ 0x54
 80099dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099de:	602f      	str	r7, [r5, #0]
 80099e0:	b1b9      	cbz	r1, 8009a12 <__sflush_r+0xae>
 80099e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099e6:	4299      	cmp	r1, r3
 80099e8:	d002      	beq.n	80099f0 <__sflush_r+0x8c>
 80099ea:	4628      	mov	r0, r5
 80099ec:	f7ff f9e0 	bl	8008db0 <_free_r>
 80099f0:	2300      	movs	r3, #0
 80099f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80099f4:	e00d      	b.n	8009a12 <__sflush_r+0xae>
 80099f6:	2301      	movs	r3, #1
 80099f8:	4628      	mov	r0, r5
 80099fa:	47b0      	blx	r6
 80099fc:	4602      	mov	r2, r0
 80099fe:	1c50      	adds	r0, r2, #1
 8009a00:	d1c9      	bne.n	8009996 <__sflush_r+0x32>
 8009a02:	682b      	ldr	r3, [r5, #0]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d0c6      	beq.n	8009996 <__sflush_r+0x32>
 8009a08:	2b1d      	cmp	r3, #29
 8009a0a:	d001      	beq.n	8009a10 <__sflush_r+0xac>
 8009a0c:	2b16      	cmp	r3, #22
 8009a0e:	d11e      	bne.n	8009a4e <__sflush_r+0xea>
 8009a10:	602f      	str	r7, [r5, #0]
 8009a12:	2000      	movs	r0, #0
 8009a14:	e022      	b.n	8009a5c <__sflush_r+0xf8>
 8009a16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a1a:	b21b      	sxth	r3, r3
 8009a1c:	e01b      	b.n	8009a56 <__sflush_r+0xf2>
 8009a1e:	690f      	ldr	r7, [r1, #16]
 8009a20:	2f00      	cmp	r7, #0
 8009a22:	d0f6      	beq.n	8009a12 <__sflush_r+0xae>
 8009a24:	0793      	lsls	r3, r2, #30
 8009a26:	680e      	ldr	r6, [r1, #0]
 8009a28:	bf08      	it	eq
 8009a2a:	694b      	ldreq	r3, [r1, #20]
 8009a2c:	600f      	str	r7, [r1, #0]
 8009a2e:	bf18      	it	ne
 8009a30:	2300      	movne	r3, #0
 8009a32:	eba6 0807 	sub.w	r8, r6, r7
 8009a36:	608b      	str	r3, [r1, #8]
 8009a38:	f1b8 0f00 	cmp.w	r8, #0
 8009a3c:	dde9      	ble.n	8009a12 <__sflush_r+0xae>
 8009a3e:	6a21      	ldr	r1, [r4, #32]
 8009a40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a42:	4643      	mov	r3, r8
 8009a44:	463a      	mov	r2, r7
 8009a46:	4628      	mov	r0, r5
 8009a48:	47b0      	blx	r6
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	dc08      	bgt.n	8009a60 <__sflush_r+0xfc>
 8009a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a56:	81a3      	strh	r3, [r4, #12]
 8009a58:	f04f 30ff 	mov.w	r0, #4294967295
 8009a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a60:	4407      	add	r7, r0
 8009a62:	eba8 0800 	sub.w	r8, r8, r0
 8009a66:	e7e7      	b.n	8009a38 <__sflush_r+0xd4>
 8009a68:	dfbffffe 	.word	0xdfbffffe

08009a6c <_fflush_r>:
 8009a6c:	b538      	push	{r3, r4, r5, lr}
 8009a6e:	690b      	ldr	r3, [r1, #16]
 8009a70:	4605      	mov	r5, r0
 8009a72:	460c      	mov	r4, r1
 8009a74:	b913      	cbnz	r3, 8009a7c <_fflush_r+0x10>
 8009a76:	2500      	movs	r5, #0
 8009a78:	4628      	mov	r0, r5
 8009a7a:	bd38      	pop	{r3, r4, r5, pc}
 8009a7c:	b118      	cbz	r0, 8009a86 <_fflush_r+0x1a>
 8009a7e:	6a03      	ldr	r3, [r0, #32]
 8009a80:	b90b      	cbnz	r3, 8009a86 <_fflush_r+0x1a>
 8009a82:	f7fe f9f9 	bl	8007e78 <__sinit>
 8009a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d0f3      	beq.n	8009a76 <_fflush_r+0xa>
 8009a8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009a90:	07d0      	lsls	r0, r2, #31
 8009a92:	d404      	bmi.n	8009a9e <_fflush_r+0x32>
 8009a94:	0599      	lsls	r1, r3, #22
 8009a96:	d402      	bmi.n	8009a9e <_fflush_r+0x32>
 8009a98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a9a:	f7fe fb38 	bl	800810e <__retarget_lock_acquire_recursive>
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	4621      	mov	r1, r4
 8009aa2:	f7ff ff5f 	bl	8009964 <__sflush_r>
 8009aa6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009aa8:	07da      	lsls	r2, r3, #31
 8009aaa:	4605      	mov	r5, r0
 8009aac:	d4e4      	bmi.n	8009a78 <_fflush_r+0xc>
 8009aae:	89a3      	ldrh	r3, [r4, #12]
 8009ab0:	059b      	lsls	r3, r3, #22
 8009ab2:	d4e1      	bmi.n	8009a78 <_fflush_r+0xc>
 8009ab4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ab6:	f7fe fb2b 	bl	8008110 <__retarget_lock_release_recursive>
 8009aba:	e7dd      	b.n	8009a78 <_fflush_r+0xc>

08009abc <memmove>:
 8009abc:	4288      	cmp	r0, r1
 8009abe:	b510      	push	{r4, lr}
 8009ac0:	eb01 0402 	add.w	r4, r1, r2
 8009ac4:	d902      	bls.n	8009acc <memmove+0x10>
 8009ac6:	4284      	cmp	r4, r0
 8009ac8:	4623      	mov	r3, r4
 8009aca:	d807      	bhi.n	8009adc <memmove+0x20>
 8009acc:	1e43      	subs	r3, r0, #1
 8009ace:	42a1      	cmp	r1, r4
 8009ad0:	d008      	beq.n	8009ae4 <memmove+0x28>
 8009ad2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ad6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ada:	e7f8      	b.n	8009ace <memmove+0x12>
 8009adc:	4402      	add	r2, r0
 8009ade:	4601      	mov	r1, r0
 8009ae0:	428a      	cmp	r2, r1
 8009ae2:	d100      	bne.n	8009ae6 <memmove+0x2a>
 8009ae4:	bd10      	pop	{r4, pc}
 8009ae6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009aea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009aee:	e7f7      	b.n	8009ae0 <memmove+0x24>

08009af0 <_sbrk_r>:
 8009af0:	b538      	push	{r3, r4, r5, lr}
 8009af2:	4d06      	ldr	r5, [pc, #24]	@ (8009b0c <_sbrk_r+0x1c>)
 8009af4:	2300      	movs	r3, #0
 8009af6:	4604      	mov	r4, r0
 8009af8:	4608      	mov	r0, r1
 8009afa:	602b      	str	r3, [r5, #0]
 8009afc:	f7f9 f8d4 	bl	8002ca8 <_sbrk>
 8009b00:	1c43      	adds	r3, r0, #1
 8009b02:	d102      	bne.n	8009b0a <_sbrk_r+0x1a>
 8009b04:	682b      	ldr	r3, [r5, #0]
 8009b06:	b103      	cbz	r3, 8009b0a <_sbrk_r+0x1a>
 8009b08:	6023      	str	r3, [r4, #0]
 8009b0a:	bd38      	pop	{r3, r4, r5, pc}
 8009b0c:	20000578 	.word	0x20000578

08009b10 <memcpy>:
 8009b10:	440a      	add	r2, r1
 8009b12:	4291      	cmp	r1, r2
 8009b14:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b18:	d100      	bne.n	8009b1c <memcpy+0xc>
 8009b1a:	4770      	bx	lr
 8009b1c:	b510      	push	{r4, lr}
 8009b1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b26:	4291      	cmp	r1, r2
 8009b28:	d1f9      	bne.n	8009b1e <memcpy+0xe>
 8009b2a:	bd10      	pop	{r4, pc}

08009b2c <__assert_func>:
 8009b2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b2e:	4614      	mov	r4, r2
 8009b30:	461a      	mov	r2, r3
 8009b32:	4b09      	ldr	r3, [pc, #36]	@ (8009b58 <__assert_func+0x2c>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	4605      	mov	r5, r0
 8009b38:	68d8      	ldr	r0, [r3, #12]
 8009b3a:	b954      	cbnz	r4, 8009b52 <__assert_func+0x26>
 8009b3c:	4b07      	ldr	r3, [pc, #28]	@ (8009b5c <__assert_func+0x30>)
 8009b3e:	461c      	mov	r4, r3
 8009b40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b44:	9100      	str	r1, [sp, #0]
 8009b46:	462b      	mov	r3, r5
 8009b48:	4905      	ldr	r1, [pc, #20]	@ (8009b60 <__assert_func+0x34>)
 8009b4a:	f000 f86f 	bl	8009c2c <fiprintf>
 8009b4e:	f000 f87f 	bl	8009c50 <abort>
 8009b52:	4b04      	ldr	r3, [pc, #16]	@ (8009b64 <__assert_func+0x38>)
 8009b54:	e7f4      	b.n	8009b40 <__assert_func+0x14>
 8009b56:	bf00      	nop
 8009b58:	20000028 	.word	0x20000028
 8009b5c:	0800a496 	.word	0x0800a496
 8009b60:	0800a468 	.word	0x0800a468
 8009b64:	0800a45b 	.word	0x0800a45b

08009b68 <_calloc_r>:
 8009b68:	b570      	push	{r4, r5, r6, lr}
 8009b6a:	fba1 5402 	umull	r5, r4, r1, r2
 8009b6e:	b93c      	cbnz	r4, 8009b80 <_calloc_r+0x18>
 8009b70:	4629      	mov	r1, r5
 8009b72:	f7ff f991 	bl	8008e98 <_malloc_r>
 8009b76:	4606      	mov	r6, r0
 8009b78:	b928      	cbnz	r0, 8009b86 <_calloc_r+0x1e>
 8009b7a:	2600      	movs	r6, #0
 8009b7c:	4630      	mov	r0, r6
 8009b7e:	bd70      	pop	{r4, r5, r6, pc}
 8009b80:	220c      	movs	r2, #12
 8009b82:	6002      	str	r2, [r0, #0]
 8009b84:	e7f9      	b.n	8009b7a <_calloc_r+0x12>
 8009b86:	462a      	mov	r2, r5
 8009b88:	4621      	mov	r1, r4
 8009b8a:	f7fe fa42 	bl	8008012 <memset>
 8009b8e:	e7f5      	b.n	8009b7c <_calloc_r+0x14>

08009b90 <__ascii_mbtowc>:
 8009b90:	b082      	sub	sp, #8
 8009b92:	b901      	cbnz	r1, 8009b96 <__ascii_mbtowc+0x6>
 8009b94:	a901      	add	r1, sp, #4
 8009b96:	b142      	cbz	r2, 8009baa <__ascii_mbtowc+0x1a>
 8009b98:	b14b      	cbz	r3, 8009bae <__ascii_mbtowc+0x1e>
 8009b9a:	7813      	ldrb	r3, [r2, #0]
 8009b9c:	600b      	str	r3, [r1, #0]
 8009b9e:	7812      	ldrb	r2, [r2, #0]
 8009ba0:	1e10      	subs	r0, r2, #0
 8009ba2:	bf18      	it	ne
 8009ba4:	2001      	movne	r0, #1
 8009ba6:	b002      	add	sp, #8
 8009ba8:	4770      	bx	lr
 8009baa:	4610      	mov	r0, r2
 8009bac:	e7fb      	b.n	8009ba6 <__ascii_mbtowc+0x16>
 8009bae:	f06f 0001 	mvn.w	r0, #1
 8009bb2:	e7f8      	b.n	8009ba6 <__ascii_mbtowc+0x16>

08009bb4 <_realloc_r>:
 8009bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bb8:	4680      	mov	r8, r0
 8009bba:	4615      	mov	r5, r2
 8009bbc:	460c      	mov	r4, r1
 8009bbe:	b921      	cbnz	r1, 8009bca <_realloc_r+0x16>
 8009bc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bc4:	4611      	mov	r1, r2
 8009bc6:	f7ff b967 	b.w	8008e98 <_malloc_r>
 8009bca:	b92a      	cbnz	r2, 8009bd8 <_realloc_r+0x24>
 8009bcc:	f7ff f8f0 	bl	8008db0 <_free_r>
 8009bd0:	2400      	movs	r4, #0
 8009bd2:	4620      	mov	r0, r4
 8009bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bd8:	f000 f841 	bl	8009c5e <_malloc_usable_size_r>
 8009bdc:	4285      	cmp	r5, r0
 8009bde:	4606      	mov	r6, r0
 8009be0:	d802      	bhi.n	8009be8 <_realloc_r+0x34>
 8009be2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009be6:	d8f4      	bhi.n	8009bd2 <_realloc_r+0x1e>
 8009be8:	4629      	mov	r1, r5
 8009bea:	4640      	mov	r0, r8
 8009bec:	f7ff f954 	bl	8008e98 <_malloc_r>
 8009bf0:	4607      	mov	r7, r0
 8009bf2:	2800      	cmp	r0, #0
 8009bf4:	d0ec      	beq.n	8009bd0 <_realloc_r+0x1c>
 8009bf6:	42b5      	cmp	r5, r6
 8009bf8:	462a      	mov	r2, r5
 8009bfa:	4621      	mov	r1, r4
 8009bfc:	bf28      	it	cs
 8009bfe:	4632      	movcs	r2, r6
 8009c00:	f7ff ff86 	bl	8009b10 <memcpy>
 8009c04:	4621      	mov	r1, r4
 8009c06:	4640      	mov	r0, r8
 8009c08:	f7ff f8d2 	bl	8008db0 <_free_r>
 8009c0c:	463c      	mov	r4, r7
 8009c0e:	e7e0      	b.n	8009bd2 <_realloc_r+0x1e>

08009c10 <__ascii_wctomb>:
 8009c10:	4603      	mov	r3, r0
 8009c12:	4608      	mov	r0, r1
 8009c14:	b141      	cbz	r1, 8009c28 <__ascii_wctomb+0x18>
 8009c16:	2aff      	cmp	r2, #255	@ 0xff
 8009c18:	d904      	bls.n	8009c24 <__ascii_wctomb+0x14>
 8009c1a:	228a      	movs	r2, #138	@ 0x8a
 8009c1c:	601a      	str	r2, [r3, #0]
 8009c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c22:	4770      	bx	lr
 8009c24:	700a      	strb	r2, [r1, #0]
 8009c26:	2001      	movs	r0, #1
 8009c28:	4770      	bx	lr
	...

08009c2c <fiprintf>:
 8009c2c:	b40e      	push	{r1, r2, r3}
 8009c2e:	b503      	push	{r0, r1, lr}
 8009c30:	4601      	mov	r1, r0
 8009c32:	ab03      	add	r3, sp, #12
 8009c34:	4805      	ldr	r0, [pc, #20]	@ (8009c4c <fiprintf+0x20>)
 8009c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c3a:	6800      	ldr	r0, [r0, #0]
 8009c3c:	9301      	str	r3, [sp, #4]
 8009c3e:	f000 f83f 	bl	8009cc0 <_vfiprintf_r>
 8009c42:	b002      	add	sp, #8
 8009c44:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c48:	b003      	add	sp, #12
 8009c4a:	4770      	bx	lr
 8009c4c:	20000028 	.word	0x20000028

08009c50 <abort>:
 8009c50:	b508      	push	{r3, lr}
 8009c52:	2006      	movs	r0, #6
 8009c54:	f000 fa08 	bl	800a068 <raise>
 8009c58:	2001      	movs	r0, #1
 8009c5a:	f7f8 ffad 	bl	8002bb8 <_exit>

08009c5e <_malloc_usable_size_r>:
 8009c5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c62:	1f18      	subs	r0, r3, #4
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	bfbc      	itt	lt
 8009c68:	580b      	ldrlt	r3, [r1, r0]
 8009c6a:	18c0      	addlt	r0, r0, r3
 8009c6c:	4770      	bx	lr

08009c6e <__sfputc_r>:
 8009c6e:	6893      	ldr	r3, [r2, #8]
 8009c70:	3b01      	subs	r3, #1
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	b410      	push	{r4}
 8009c76:	6093      	str	r3, [r2, #8]
 8009c78:	da08      	bge.n	8009c8c <__sfputc_r+0x1e>
 8009c7a:	6994      	ldr	r4, [r2, #24]
 8009c7c:	42a3      	cmp	r3, r4
 8009c7e:	db01      	blt.n	8009c84 <__sfputc_r+0x16>
 8009c80:	290a      	cmp	r1, #10
 8009c82:	d103      	bne.n	8009c8c <__sfputc_r+0x1e>
 8009c84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c88:	f000 b932 	b.w	8009ef0 <__swbuf_r>
 8009c8c:	6813      	ldr	r3, [r2, #0]
 8009c8e:	1c58      	adds	r0, r3, #1
 8009c90:	6010      	str	r0, [r2, #0]
 8009c92:	7019      	strb	r1, [r3, #0]
 8009c94:	4608      	mov	r0, r1
 8009c96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c9a:	4770      	bx	lr

08009c9c <__sfputs_r>:
 8009c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c9e:	4606      	mov	r6, r0
 8009ca0:	460f      	mov	r7, r1
 8009ca2:	4614      	mov	r4, r2
 8009ca4:	18d5      	adds	r5, r2, r3
 8009ca6:	42ac      	cmp	r4, r5
 8009ca8:	d101      	bne.n	8009cae <__sfputs_r+0x12>
 8009caa:	2000      	movs	r0, #0
 8009cac:	e007      	b.n	8009cbe <__sfputs_r+0x22>
 8009cae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cb2:	463a      	mov	r2, r7
 8009cb4:	4630      	mov	r0, r6
 8009cb6:	f7ff ffda 	bl	8009c6e <__sfputc_r>
 8009cba:	1c43      	adds	r3, r0, #1
 8009cbc:	d1f3      	bne.n	8009ca6 <__sfputs_r+0xa>
 8009cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009cc0 <_vfiprintf_r>:
 8009cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc4:	460d      	mov	r5, r1
 8009cc6:	b09d      	sub	sp, #116	@ 0x74
 8009cc8:	4614      	mov	r4, r2
 8009cca:	4698      	mov	r8, r3
 8009ccc:	4606      	mov	r6, r0
 8009cce:	b118      	cbz	r0, 8009cd8 <_vfiprintf_r+0x18>
 8009cd0:	6a03      	ldr	r3, [r0, #32]
 8009cd2:	b90b      	cbnz	r3, 8009cd8 <_vfiprintf_r+0x18>
 8009cd4:	f7fe f8d0 	bl	8007e78 <__sinit>
 8009cd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cda:	07d9      	lsls	r1, r3, #31
 8009cdc:	d405      	bmi.n	8009cea <_vfiprintf_r+0x2a>
 8009cde:	89ab      	ldrh	r3, [r5, #12]
 8009ce0:	059a      	lsls	r2, r3, #22
 8009ce2:	d402      	bmi.n	8009cea <_vfiprintf_r+0x2a>
 8009ce4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ce6:	f7fe fa12 	bl	800810e <__retarget_lock_acquire_recursive>
 8009cea:	89ab      	ldrh	r3, [r5, #12]
 8009cec:	071b      	lsls	r3, r3, #28
 8009cee:	d501      	bpl.n	8009cf4 <_vfiprintf_r+0x34>
 8009cf0:	692b      	ldr	r3, [r5, #16]
 8009cf2:	b99b      	cbnz	r3, 8009d1c <_vfiprintf_r+0x5c>
 8009cf4:	4629      	mov	r1, r5
 8009cf6:	4630      	mov	r0, r6
 8009cf8:	f000 f938 	bl	8009f6c <__swsetup_r>
 8009cfc:	b170      	cbz	r0, 8009d1c <_vfiprintf_r+0x5c>
 8009cfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d00:	07dc      	lsls	r4, r3, #31
 8009d02:	d504      	bpl.n	8009d0e <_vfiprintf_r+0x4e>
 8009d04:	f04f 30ff 	mov.w	r0, #4294967295
 8009d08:	b01d      	add	sp, #116	@ 0x74
 8009d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d0e:	89ab      	ldrh	r3, [r5, #12]
 8009d10:	0598      	lsls	r0, r3, #22
 8009d12:	d4f7      	bmi.n	8009d04 <_vfiprintf_r+0x44>
 8009d14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d16:	f7fe f9fb 	bl	8008110 <__retarget_lock_release_recursive>
 8009d1a:	e7f3      	b.n	8009d04 <_vfiprintf_r+0x44>
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d20:	2320      	movs	r3, #32
 8009d22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d26:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d2a:	2330      	movs	r3, #48	@ 0x30
 8009d2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009edc <_vfiprintf_r+0x21c>
 8009d30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d34:	f04f 0901 	mov.w	r9, #1
 8009d38:	4623      	mov	r3, r4
 8009d3a:	469a      	mov	sl, r3
 8009d3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d40:	b10a      	cbz	r2, 8009d46 <_vfiprintf_r+0x86>
 8009d42:	2a25      	cmp	r2, #37	@ 0x25
 8009d44:	d1f9      	bne.n	8009d3a <_vfiprintf_r+0x7a>
 8009d46:	ebba 0b04 	subs.w	fp, sl, r4
 8009d4a:	d00b      	beq.n	8009d64 <_vfiprintf_r+0xa4>
 8009d4c:	465b      	mov	r3, fp
 8009d4e:	4622      	mov	r2, r4
 8009d50:	4629      	mov	r1, r5
 8009d52:	4630      	mov	r0, r6
 8009d54:	f7ff ffa2 	bl	8009c9c <__sfputs_r>
 8009d58:	3001      	adds	r0, #1
 8009d5a:	f000 80a7 	beq.w	8009eac <_vfiprintf_r+0x1ec>
 8009d5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d60:	445a      	add	r2, fp
 8009d62:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d64:	f89a 3000 	ldrb.w	r3, [sl]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	f000 809f 	beq.w	8009eac <_vfiprintf_r+0x1ec>
 8009d6e:	2300      	movs	r3, #0
 8009d70:	f04f 32ff 	mov.w	r2, #4294967295
 8009d74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d78:	f10a 0a01 	add.w	sl, sl, #1
 8009d7c:	9304      	str	r3, [sp, #16]
 8009d7e:	9307      	str	r3, [sp, #28]
 8009d80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d84:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d86:	4654      	mov	r4, sl
 8009d88:	2205      	movs	r2, #5
 8009d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d8e:	4853      	ldr	r0, [pc, #332]	@ (8009edc <_vfiprintf_r+0x21c>)
 8009d90:	f7f6 fa1e 	bl	80001d0 <memchr>
 8009d94:	9a04      	ldr	r2, [sp, #16]
 8009d96:	b9d8      	cbnz	r0, 8009dd0 <_vfiprintf_r+0x110>
 8009d98:	06d1      	lsls	r1, r2, #27
 8009d9a:	bf44      	itt	mi
 8009d9c:	2320      	movmi	r3, #32
 8009d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009da2:	0713      	lsls	r3, r2, #28
 8009da4:	bf44      	itt	mi
 8009da6:	232b      	movmi	r3, #43	@ 0x2b
 8009da8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dac:	f89a 3000 	ldrb.w	r3, [sl]
 8009db0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009db2:	d015      	beq.n	8009de0 <_vfiprintf_r+0x120>
 8009db4:	9a07      	ldr	r2, [sp, #28]
 8009db6:	4654      	mov	r4, sl
 8009db8:	2000      	movs	r0, #0
 8009dba:	f04f 0c0a 	mov.w	ip, #10
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dc4:	3b30      	subs	r3, #48	@ 0x30
 8009dc6:	2b09      	cmp	r3, #9
 8009dc8:	d94b      	bls.n	8009e62 <_vfiprintf_r+0x1a2>
 8009dca:	b1b0      	cbz	r0, 8009dfa <_vfiprintf_r+0x13a>
 8009dcc:	9207      	str	r2, [sp, #28]
 8009dce:	e014      	b.n	8009dfa <_vfiprintf_r+0x13a>
 8009dd0:	eba0 0308 	sub.w	r3, r0, r8
 8009dd4:	fa09 f303 	lsl.w	r3, r9, r3
 8009dd8:	4313      	orrs	r3, r2
 8009dda:	9304      	str	r3, [sp, #16]
 8009ddc:	46a2      	mov	sl, r4
 8009dde:	e7d2      	b.n	8009d86 <_vfiprintf_r+0xc6>
 8009de0:	9b03      	ldr	r3, [sp, #12]
 8009de2:	1d19      	adds	r1, r3, #4
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	9103      	str	r1, [sp, #12]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	bfbb      	ittet	lt
 8009dec:	425b      	neglt	r3, r3
 8009dee:	f042 0202 	orrlt.w	r2, r2, #2
 8009df2:	9307      	strge	r3, [sp, #28]
 8009df4:	9307      	strlt	r3, [sp, #28]
 8009df6:	bfb8      	it	lt
 8009df8:	9204      	strlt	r2, [sp, #16]
 8009dfa:	7823      	ldrb	r3, [r4, #0]
 8009dfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dfe:	d10a      	bne.n	8009e16 <_vfiprintf_r+0x156>
 8009e00:	7863      	ldrb	r3, [r4, #1]
 8009e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e04:	d132      	bne.n	8009e6c <_vfiprintf_r+0x1ac>
 8009e06:	9b03      	ldr	r3, [sp, #12]
 8009e08:	1d1a      	adds	r2, r3, #4
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	9203      	str	r2, [sp, #12]
 8009e0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e12:	3402      	adds	r4, #2
 8009e14:	9305      	str	r3, [sp, #20]
 8009e16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009eec <_vfiprintf_r+0x22c>
 8009e1a:	7821      	ldrb	r1, [r4, #0]
 8009e1c:	2203      	movs	r2, #3
 8009e1e:	4650      	mov	r0, sl
 8009e20:	f7f6 f9d6 	bl	80001d0 <memchr>
 8009e24:	b138      	cbz	r0, 8009e36 <_vfiprintf_r+0x176>
 8009e26:	9b04      	ldr	r3, [sp, #16]
 8009e28:	eba0 000a 	sub.w	r0, r0, sl
 8009e2c:	2240      	movs	r2, #64	@ 0x40
 8009e2e:	4082      	lsls	r2, r0
 8009e30:	4313      	orrs	r3, r2
 8009e32:	3401      	adds	r4, #1
 8009e34:	9304      	str	r3, [sp, #16]
 8009e36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e3a:	4829      	ldr	r0, [pc, #164]	@ (8009ee0 <_vfiprintf_r+0x220>)
 8009e3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e40:	2206      	movs	r2, #6
 8009e42:	f7f6 f9c5 	bl	80001d0 <memchr>
 8009e46:	2800      	cmp	r0, #0
 8009e48:	d03f      	beq.n	8009eca <_vfiprintf_r+0x20a>
 8009e4a:	4b26      	ldr	r3, [pc, #152]	@ (8009ee4 <_vfiprintf_r+0x224>)
 8009e4c:	bb1b      	cbnz	r3, 8009e96 <_vfiprintf_r+0x1d6>
 8009e4e:	9b03      	ldr	r3, [sp, #12]
 8009e50:	3307      	adds	r3, #7
 8009e52:	f023 0307 	bic.w	r3, r3, #7
 8009e56:	3308      	adds	r3, #8
 8009e58:	9303      	str	r3, [sp, #12]
 8009e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e5c:	443b      	add	r3, r7
 8009e5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e60:	e76a      	b.n	8009d38 <_vfiprintf_r+0x78>
 8009e62:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e66:	460c      	mov	r4, r1
 8009e68:	2001      	movs	r0, #1
 8009e6a:	e7a8      	b.n	8009dbe <_vfiprintf_r+0xfe>
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	3401      	adds	r4, #1
 8009e70:	9305      	str	r3, [sp, #20]
 8009e72:	4619      	mov	r1, r3
 8009e74:	f04f 0c0a 	mov.w	ip, #10
 8009e78:	4620      	mov	r0, r4
 8009e7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e7e:	3a30      	subs	r2, #48	@ 0x30
 8009e80:	2a09      	cmp	r2, #9
 8009e82:	d903      	bls.n	8009e8c <_vfiprintf_r+0x1cc>
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d0c6      	beq.n	8009e16 <_vfiprintf_r+0x156>
 8009e88:	9105      	str	r1, [sp, #20]
 8009e8a:	e7c4      	b.n	8009e16 <_vfiprintf_r+0x156>
 8009e8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e90:	4604      	mov	r4, r0
 8009e92:	2301      	movs	r3, #1
 8009e94:	e7f0      	b.n	8009e78 <_vfiprintf_r+0x1b8>
 8009e96:	ab03      	add	r3, sp, #12
 8009e98:	9300      	str	r3, [sp, #0]
 8009e9a:	462a      	mov	r2, r5
 8009e9c:	4b12      	ldr	r3, [pc, #72]	@ (8009ee8 <_vfiprintf_r+0x228>)
 8009e9e:	a904      	add	r1, sp, #16
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	f7fd fba5 	bl	80075f0 <_printf_float>
 8009ea6:	4607      	mov	r7, r0
 8009ea8:	1c78      	adds	r0, r7, #1
 8009eaa:	d1d6      	bne.n	8009e5a <_vfiprintf_r+0x19a>
 8009eac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009eae:	07d9      	lsls	r1, r3, #31
 8009eb0:	d405      	bmi.n	8009ebe <_vfiprintf_r+0x1fe>
 8009eb2:	89ab      	ldrh	r3, [r5, #12]
 8009eb4:	059a      	lsls	r2, r3, #22
 8009eb6:	d402      	bmi.n	8009ebe <_vfiprintf_r+0x1fe>
 8009eb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009eba:	f7fe f929 	bl	8008110 <__retarget_lock_release_recursive>
 8009ebe:	89ab      	ldrh	r3, [r5, #12]
 8009ec0:	065b      	lsls	r3, r3, #25
 8009ec2:	f53f af1f 	bmi.w	8009d04 <_vfiprintf_r+0x44>
 8009ec6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ec8:	e71e      	b.n	8009d08 <_vfiprintf_r+0x48>
 8009eca:	ab03      	add	r3, sp, #12
 8009ecc:	9300      	str	r3, [sp, #0]
 8009ece:	462a      	mov	r2, r5
 8009ed0:	4b05      	ldr	r3, [pc, #20]	@ (8009ee8 <_vfiprintf_r+0x228>)
 8009ed2:	a904      	add	r1, sp, #16
 8009ed4:	4630      	mov	r0, r6
 8009ed6:	f7fd fe23 	bl	8007b20 <_printf_i>
 8009eda:	e7e4      	b.n	8009ea6 <_vfiprintf_r+0x1e6>
 8009edc:	0800a440 	.word	0x0800a440
 8009ee0:	0800a44a 	.word	0x0800a44a
 8009ee4:	080075f1 	.word	0x080075f1
 8009ee8:	08009c9d 	.word	0x08009c9d
 8009eec:	0800a446 	.word	0x0800a446

08009ef0 <__swbuf_r>:
 8009ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ef2:	460e      	mov	r6, r1
 8009ef4:	4614      	mov	r4, r2
 8009ef6:	4605      	mov	r5, r0
 8009ef8:	b118      	cbz	r0, 8009f02 <__swbuf_r+0x12>
 8009efa:	6a03      	ldr	r3, [r0, #32]
 8009efc:	b90b      	cbnz	r3, 8009f02 <__swbuf_r+0x12>
 8009efe:	f7fd ffbb 	bl	8007e78 <__sinit>
 8009f02:	69a3      	ldr	r3, [r4, #24]
 8009f04:	60a3      	str	r3, [r4, #8]
 8009f06:	89a3      	ldrh	r3, [r4, #12]
 8009f08:	071a      	lsls	r2, r3, #28
 8009f0a:	d501      	bpl.n	8009f10 <__swbuf_r+0x20>
 8009f0c:	6923      	ldr	r3, [r4, #16]
 8009f0e:	b943      	cbnz	r3, 8009f22 <__swbuf_r+0x32>
 8009f10:	4621      	mov	r1, r4
 8009f12:	4628      	mov	r0, r5
 8009f14:	f000 f82a 	bl	8009f6c <__swsetup_r>
 8009f18:	b118      	cbz	r0, 8009f22 <__swbuf_r+0x32>
 8009f1a:	f04f 37ff 	mov.w	r7, #4294967295
 8009f1e:	4638      	mov	r0, r7
 8009f20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f22:	6823      	ldr	r3, [r4, #0]
 8009f24:	6922      	ldr	r2, [r4, #16]
 8009f26:	1a98      	subs	r0, r3, r2
 8009f28:	6963      	ldr	r3, [r4, #20]
 8009f2a:	b2f6      	uxtb	r6, r6
 8009f2c:	4283      	cmp	r3, r0
 8009f2e:	4637      	mov	r7, r6
 8009f30:	dc05      	bgt.n	8009f3e <__swbuf_r+0x4e>
 8009f32:	4621      	mov	r1, r4
 8009f34:	4628      	mov	r0, r5
 8009f36:	f7ff fd99 	bl	8009a6c <_fflush_r>
 8009f3a:	2800      	cmp	r0, #0
 8009f3c:	d1ed      	bne.n	8009f1a <__swbuf_r+0x2a>
 8009f3e:	68a3      	ldr	r3, [r4, #8]
 8009f40:	3b01      	subs	r3, #1
 8009f42:	60a3      	str	r3, [r4, #8]
 8009f44:	6823      	ldr	r3, [r4, #0]
 8009f46:	1c5a      	adds	r2, r3, #1
 8009f48:	6022      	str	r2, [r4, #0]
 8009f4a:	701e      	strb	r6, [r3, #0]
 8009f4c:	6962      	ldr	r2, [r4, #20]
 8009f4e:	1c43      	adds	r3, r0, #1
 8009f50:	429a      	cmp	r2, r3
 8009f52:	d004      	beq.n	8009f5e <__swbuf_r+0x6e>
 8009f54:	89a3      	ldrh	r3, [r4, #12]
 8009f56:	07db      	lsls	r3, r3, #31
 8009f58:	d5e1      	bpl.n	8009f1e <__swbuf_r+0x2e>
 8009f5a:	2e0a      	cmp	r6, #10
 8009f5c:	d1df      	bne.n	8009f1e <__swbuf_r+0x2e>
 8009f5e:	4621      	mov	r1, r4
 8009f60:	4628      	mov	r0, r5
 8009f62:	f7ff fd83 	bl	8009a6c <_fflush_r>
 8009f66:	2800      	cmp	r0, #0
 8009f68:	d0d9      	beq.n	8009f1e <__swbuf_r+0x2e>
 8009f6a:	e7d6      	b.n	8009f1a <__swbuf_r+0x2a>

08009f6c <__swsetup_r>:
 8009f6c:	b538      	push	{r3, r4, r5, lr}
 8009f6e:	4b29      	ldr	r3, [pc, #164]	@ (800a014 <__swsetup_r+0xa8>)
 8009f70:	4605      	mov	r5, r0
 8009f72:	6818      	ldr	r0, [r3, #0]
 8009f74:	460c      	mov	r4, r1
 8009f76:	b118      	cbz	r0, 8009f80 <__swsetup_r+0x14>
 8009f78:	6a03      	ldr	r3, [r0, #32]
 8009f7a:	b90b      	cbnz	r3, 8009f80 <__swsetup_r+0x14>
 8009f7c:	f7fd ff7c 	bl	8007e78 <__sinit>
 8009f80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f84:	0719      	lsls	r1, r3, #28
 8009f86:	d422      	bmi.n	8009fce <__swsetup_r+0x62>
 8009f88:	06da      	lsls	r2, r3, #27
 8009f8a:	d407      	bmi.n	8009f9c <__swsetup_r+0x30>
 8009f8c:	2209      	movs	r2, #9
 8009f8e:	602a      	str	r2, [r5, #0]
 8009f90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f94:	81a3      	strh	r3, [r4, #12]
 8009f96:	f04f 30ff 	mov.w	r0, #4294967295
 8009f9a:	e033      	b.n	800a004 <__swsetup_r+0x98>
 8009f9c:	0758      	lsls	r0, r3, #29
 8009f9e:	d512      	bpl.n	8009fc6 <__swsetup_r+0x5a>
 8009fa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fa2:	b141      	cbz	r1, 8009fb6 <__swsetup_r+0x4a>
 8009fa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fa8:	4299      	cmp	r1, r3
 8009faa:	d002      	beq.n	8009fb2 <__swsetup_r+0x46>
 8009fac:	4628      	mov	r0, r5
 8009fae:	f7fe feff 	bl	8008db0 <_free_r>
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fb6:	89a3      	ldrh	r3, [r4, #12]
 8009fb8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009fbc:	81a3      	strh	r3, [r4, #12]
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	6063      	str	r3, [r4, #4]
 8009fc2:	6923      	ldr	r3, [r4, #16]
 8009fc4:	6023      	str	r3, [r4, #0]
 8009fc6:	89a3      	ldrh	r3, [r4, #12]
 8009fc8:	f043 0308 	orr.w	r3, r3, #8
 8009fcc:	81a3      	strh	r3, [r4, #12]
 8009fce:	6923      	ldr	r3, [r4, #16]
 8009fd0:	b94b      	cbnz	r3, 8009fe6 <__swsetup_r+0x7a>
 8009fd2:	89a3      	ldrh	r3, [r4, #12]
 8009fd4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fdc:	d003      	beq.n	8009fe6 <__swsetup_r+0x7a>
 8009fde:	4621      	mov	r1, r4
 8009fe0:	4628      	mov	r0, r5
 8009fe2:	f000 f883 	bl	800a0ec <__smakebuf_r>
 8009fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fea:	f013 0201 	ands.w	r2, r3, #1
 8009fee:	d00a      	beq.n	800a006 <__swsetup_r+0x9a>
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	60a2      	str	r2, [r4, #8]
 8009ff4:	6962      	ldr	r2, [r4, #20]
 8009ff6:	4252      	negs	r2, r2
 8009ff8:	61a2      	str	r2, [r4, #24]
 8009ffa:	6922      	ldr	r2, [r4, #16]
 8009ffc:	b942      	cbnz	r2, 800a010 <__swsetup_r+0xa4>
 8009ffe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a002:	d1c5      	bne.n	8009f90 <__swsetup_r+0x24>
 800a004:	bd38      	pop	{r3, r4, r5, pc}
 800a006:	0799      	lsls	r1, r3, #30
 800a008:	bf58      	it	pl
 800a00a:	6962      	ldrpl	r2, [r4, #20]
 800a00c:	60a2      	str	r2, [r4, #8]
 800a00e:	e7f4      	b.n	8009ffa <__swsetup_r+0x8e>
 800a010:	2000      	movs	r0, #0
 800a012:	e7f7      	b.n	800a004 <__swsetup_r+0x98>
 800a014:	20000028 	.word	0x20000028

0800a018 <_raise_r>:
 800a018:	291f      	cmp	r1, #31
 800a01a:	b538      	push	{r3, r4, r5, lr}
 800a01c:	4605      	mov	r5, r0
 800a01e:	460c      	mov	r4, r1
 800a020:	d904      	bls.n	800a02c <_raise_r+0x14>
 800a022:	2316      	movs	r3, #22
 800a024:	6003      	str	r3, [r0, #0]
 800a026:	f04f 30ff 	mov.w	r0, #4294967295
 800a02a:	bd38      	pop	{r3, r4, r5, pc}
 800a02c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a02e:	b112      	cbz	r2, 800a036 <_raise_r+0x1e>
 800a030:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a034:	b94b      	cbnz	r3, 800a04a <_raise_r+0x32>
 800a036:	4628      	mov	r0, r5
 800a038:	f000 f830 	bl	800a09c <_getpid_r>
 800a03c:	4622      	mov	r2, r4
 800a03e:	4601      	mov	r1, r0
 800a040:	4628      	mov	r0, r5
 800a042:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a046:	f000 b817 	b.w	800a078 <_kill_r>
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	d00a      	beq.n	800a064 <_raise_r+0x4c>
 800a04e:	1c59      	adds	r1, r3, #1
 800a050:	d103      	bne.n	800a05a <_raise_r+0x42>
 800a052:	2316      	movs	r3, #22
 800a054:	6003      	str	r3, [r0, #0]
 800a056:	2001      	movs	r0, #1
 800a058:	e7e7      	b.n	800a02a <_raise_r+0x12>
 800a05a:	2100      	movs	r1, #0
 800a05c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a060:	4620      	mov	r0, r4
 800a062:	4798      	blx	r3
 800a064:	2000      	movs	r0, #0
 800a066:	e7e0      	b.n	800a02a <_raise_r+0x12>

0800a068 <raise>:
 800a068:	4b02      	ldr	r3, [pc, #8]	@ (800a074 <raise+0xc>)
 800a06a:	4601      	mov	r1, r0
 800a06c:	6818      	ldr	r0, [r3, #0]
 800a06e:	f7ff bfd3 	b.w	800a018 <_raise_r>
 800a072:	bf00      	nop
 800a074:	20000028 	.word	0x20000028

0800a078 <_kill_r>:
 800a078:	b538      	push	{r3, r4, r5, lr}
 800a07a:	4d07      	ldr	r5, [pc, #28]	@ (800a098 <_kill_r+0x20>)
 800a07c:	2300      	movs	r3, #0
 800a07e:	4604      	mov	r4, r0
 800a080:	4608      	mov	r0, r1
 800a082:	4611      	mov	r1, r2
 800a084:	602b      	str	r3, [r5, #0]
 800a086:	f7f8 fd87 	bl	8002b98 <_kill>
 800a08a:	1c43      	adds	r3, r0, #1
 800a08c:	d102      	bne.n	800a094 <_kill_r+0x1c>
 800a08e:	682b      	ldr	r3, [r5, #0]
 800a090:	b103      	cbz	r3, 800a094 <_kill_r+0x1c>
 800a092:	6023      	str	r3, [r4, #0]
 800a094:	bd38      	pop	{r3, r4, r5, pc}
 800a096:	bf00      	nop
 800a098:	20000578 	.word	0x20000578

0800a09c <_getpid_r>:
 800a09c:	f7f8 bd74 	b.w	8002b88 <_getpid>

0800a0a0 <__swhatbuf_r>:
 800a0a0:	b570      	push	{r4, r5, r6, lr}
 800a0a2:	460c      	mov	r4, r1
 800a0a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0a8:	2900      	cmp	r1, #0
 800a0aa:	b096      	sub	sp, #88	@ 0x58
 800a0ac:	4615      	mov	r5, r2
 800a0ae:	461e      	mov	r6, r3
 800a0b0:	da0d      	bge.n	800a0ce <__swhatbuf_r+0x2e>
 800a0b2:	89a3      	ldrh	r3, [r4, #12]
 800a0b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a0b8:	f04f 0100 	mov.w	r1, #0
 800a0bc:	bf14      	ite	ne
 800a0be:	2340      	movne	r3, #64	@ 0x40
 800a0c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a0c4:	2000      	movs	r0, #0
 800a0c6:	6031      	str	r1, [r6, #0]
 800a0c8:	602b      	str	r3, [r5, #0]
 800a0ca:	b016      	add	sp, #88	@ 0x58
 800a0cc:	bd70      	pop	{r4, r5, r6, pc}
 800a0ce:	466a      	mov	r2, sp
 800a0d0:	f000 f848 	bl	800a164 <_fstat_r>
 800a0d4:	2800      	cmp	r0, #0
 800a0d6:	dbec      	blt.n	800a0b2 <__swhatbuf_r+0x12>
 800a0d8:	9901      	ldr	r1, [sp, #4]
 800a0da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a0de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0e2:	4259      	negs	r1, r3
 800a0e4:	4159      	adcs	r1, r3
 800a0e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0ea:	e7eb      	b.n	800a0c4 <__swhatbuf_r+0x24>

0800a0ec <__smakebuf_r>:
 800a0ec:	898b      	ldrh	r3, [r1, #12]
 800a0ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0f0:	079d      	lsls	r5, r3, #30
 800a0f2:	4606      	mov	r6, r0
 800a0f4:	460c      	mov	r4, r1
 800a0f6:	d507      	bpl.n	800a108 <__smakebuf_r+0x1c>
 800a0f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0fc:	6023      	str	r3, [r4, #0]
 800a0fe:	6123      	str	r3, [r4, #16]
 800a100:	2301      	movs	r3, #1
 800a102:	6163      	str	r3, [r4, #20]
 800a104:	b003      	add	sp, #12
 800a106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a108:	ab01      	add	r3, sp, #4
 800a10a:	466a      	mov	r2, sp
 800a10c:	f7ff ffc8 	bl	800a0a0 <__swhatbuf_r>
 800a110:	9f00      	ldr	r7, [sp, #0]
 800a112:	4605      	mov	r5, r0
 800a114:	4639      	mov	r1, r7
 800a116:	4630      	mov	r0, r6
 800a118:	f7fe febe 	bl	8008e98 <_malloc_r>
 800a11c:	b948      	cbnz	r0, 800a132 <__smakebuf_r+0x46>
 800a11e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a122:	059a      	lsls	r2, r3, #22
 800a124:	d4ee      	bmi.n	800a104 <__smakebuf_r+0x18>
 800a126:	f023 0303 	bic.w	r3, r3, #3
 800a12a:	f043 0302 	orr.w	r3, r3, #2
 800a12e:	81a3      	strh	r3, [r4, #12]
 800a130:	e7e2      	b.n	800a0f8 <__smakebuf_r+0xc>
 800a132:	89a3      	ldrh	r3, [r4, #12]
 800a134:	6020      	str	r0, [r4, #0]
 800a136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a13a:	81a3      	strh	r3, [r4, #12]
 800a13c:	9b01      	ldr	r3, [sp, #4]
 800a13e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a142:	b15b      	cbz	r3, 800a15c <__smakebuf_r+0x70>
 800a144:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a148:	4630      	mov	r0, r6
 800a14a:	f000 f81d 	bl	800a188 <_isatty_r>
 800a14e:	b128      	cbz	r0, 800a15c <__smakebuf_r+0x70>
 800a150:	89a3      	ldrh	r3, [r4, #12]
 800a152:	f023 0303 	bic.w	r3, r3, #3
 800a156:	f043 0301 	orr.w	r3, r3, #1
 800a15a:	81a3      	strh	r3, [r4, #12]
 800a15c:	89a3      	ldrh	r3, [r4, #12]
 800a15e:	431d      	orrs	r5, r3
 800a160:	81a5      	strh	r5, [r4, #12]
 800a162:	e7cf      	b.n	800a104 <__smakebuf_r+0x18>

0800a164 <_fstat_r>:
 800a164:	b538      	push	{r3, r4, r5, lr}
 800a166:	4d07      	ldr	r5, [pc, #28]	@ (800a184 <_fstat_r+0x20>)
 800a168:	2300      	movs	r3, #0
 800a16a:	4604      	mov	r4, r0
 800a16c:	4608      	mov	r0, r1
 800a16e:	4611      	mov	r1, r2
 800a170:	602b      	str	r3, [r5, #0]
 800a172:	f7f8 fd71 	bl	8002c58 <_fstat>
 800a176:	1c43      	adds	r3, r0, #1
 800a178:	d102      	bne.n	800a180 <_fstat_r+0x1c>
 800a17a:	682b      	ldr	r3, [r5, #0]
 800a17c:	b103      	cbz	r3, 800a180 <_fstat_r+0x1c>
 800a17e:	6023      	str	r3, [r4, #0]
 800a180:	bd38      	pop	{r3, r4, r5, pc}
 800a182:	bf00      	nop
 800a184:	20000578 	.word	0x20000578

0800a188 <_isatty_r>:
 800a188:	b538      	push	{r3, r4, r5, lr}
 800a18a:	4d06      	ldr	r5, [pc, #24]	@ (800a1a4 <_isatty_r+0x1c>)
 800a18c:	2300      	movs	r3, #0
 800a18e:	4604      	mov	r4, r0
 800a190:	4608      	mov	r0, r1
 800a192:	602b      	str	r3, [r5, #0]
 800a194:	f7f8 fd70 	bl	8002c78 <_isatty>
 800a198:	1c43      	adds	r3, r0, #1
 800a19a:	d102      	bne.n	800a1a2 <_isatty_r+0x1a>
 800a19c:	682b      	ldr	r3, [r5, #0]
 800a19e:	b103      	cbz	r3, 800a1a2 <_isatty_r+0x1a>
 800a1a0:	6023      	str	r3, [r4, #0]
 800a1a2:	bd38      	pop	{r3, r4, r5, pc}
 800a1a4:	20000578 	.word	0x20000578

0800a1a8 <_init>:
 800a1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1aa:	bf00      	nop
 800a1ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1ae:	bc08      	pop	{r3}
 800a1b0:	469e      	mov	lr, r3
 800a1b2:	4770      	bx	lr

0800a1b4 <_fini>:
 800a1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1b6:	bf00      	nop
 800a1b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1ba:	bc08      	pop	{r3}
 800a1bc:	469e      	mov	lr, r3
 800a1be:	4770      	bx	lr
