import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    b0 = std_reg(32);
    before0 = std_reg(4);
    @external read_x0 = std_add(4);
    b1 = std_reg(32);
    before1 = std_reg(4);
    @external read_x1 = std_add(4);
  }
  wires {
    group wr_before0<"promotable"=1> {
      before0.in = 4'd1;
      before0.write_en = 1'd1;
      wr_before0[done] = before0.done;
    }
    group wr_x0<"promotable"=1> {
      before0.in = 4'd1;
      before0.write_en = 1'd1;
      wr_x0[done] = before0.done;
    }
    group wr_b0<"promotable"=1> {
      b0.in = 32'd1;
      b0.write_en = 1'd1;
      wr_b0[done] = b0.done;
    }
    group rd_x0 {
      read_x0.right = before0.out;
      read_x0.left = before0.out;
      rd_x0[done] = before0.done;
    }
    group wr_before1<"promotable"=1> {
      before1.in = 4'd1;
      before1.write_en = 1'd1;
      wr_before1[done] = before1.done;
    }
    group wr_x1<"promotable"=1> {
      before1.in = 4'd1;
      before1.write_en = 1'd1;
      wr_x1[done] = before1.done;
    }
    group wr_b1<"promotable"=1> {
      b1.in = 32'd1;
      b1.write_en = 1'd1;
      wr_b1[done] = b1.done;
    }
    group rd_x1 {
      read_x1.right = before1.out;
      read_x1.left = before1.out;
      rd_x1[done] = before1.done;
    }
  }
  control {
    par {
      seq {
        wr_before0;
        par {
          wr_x0;
          wr_b0;
        }
        rd_x0;
      }
      seq {
        wr_before1;
        par {
          wr_x1;
          wr_b1;
        }
        rd_x1;
      }
    }
  }
}
