// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "05/09/2023 12:48:00"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	data_8bit_in,
	sys_clk,
	rst_n,
	data_out_8bit,
	dac_clk,
	adc_clk);
input 	[7:0] data_8bit_in;
input 	sys_clk;
input 	rst_n;
output 	[7:0] data_out_8bit;
output 	dac_clk;
output 	adc_clk;

// Design Ports Information
// data_out_8bit[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_8bit[1]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_8bit[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_8bit[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_8bit[4]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_8bit[5]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_8bit[6]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_8bit[7]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_clk	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_clk	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_8bit_in[3]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_8bit_in[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_8bit_in[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_8bit_in[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_8bit_in[4]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_8bit_in[5]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_8bit_in[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_8bit_in[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \data_out_8bit[0]~output_o ;
wire \data_out_8bit[1]~output_o ;
wire \data_out_8bit[2]~output_o ;
wire \data_out_8bit[3]~output_o ;
wire \data_out_8bit[4]~output_o ;
wire \data_out_8bit[5]~output_o ;
wire \data_out_8bit[6]~output_o ;
wire \data_out_8bit[7]~output_o ;
wire \dac_clk~output_o ;
wire \adc_clk~output_o ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \clock_divider_1|Add0~0_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \clock_divider_1|Add0~1 ;
wire \clock_divider_1|Add0~2_combout ;
wire \clock_divider_1|Equal0~2_combout ;
wire \clock_divider_1|Add0~3 ;
wire \clock_divider_1|Add0~5 ;
wire \clock_divider_1|Add0~6_combout ;
wire \clock_divider_1|Add0~7 ;
wire \clock_divider_1|Add0~8_combout ;
wire \clock_divider_1|counter~4_combout ;
wire \clock_divider_1|Add0~9 ;
wire \clock_divider_1|Add0~10_combout ;
wire \clock_divider_1|counter~3_combout ;
wire \clock_divider_1|Add0~11 ;
wire \clock_divider_1|Add0~12_combout ;
wire \clock_divider_1|counter~2_combout ;
wire \clock_divider_1|Add0~13 ;
wire \clock_divider_1|Add0~14_combout ;
wire \clock_divider_1|counter~1_combout ;
wire \clock_divider_1|Add0~15 ;
wire \clock_divider_1|Add0~16_combout ;
wire \clock_divider_1|counter~0_combout ;
wire \clock_divider_1|Add0~17 ;
wire \clock_divider_1|Add0~18_combout ;
wire \clock_divider_1|Equal0~0_combout ;
wire \clock_divider_1|Add0~4_combout ;
wire \clock_divider_1|counter~5_combout ;
wire \clock_divider_1|Equal0~1_combout ;
wire \clock_divider_1|clk_50kHz~0_combout ;
wire \clock_divider_1|clk_50kHz~feeder_combout ;
wire \clock_divider_1|clk_50kHz~q ;
wire \clock_divider_1|clk_50kHz~clkctrl_outclk ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~feeder_combout ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~q ;
wire \data_8bit_in[0]~input_o ;
wire \IIR_inst0|sample_in[1][8]~feeder_combout ;
wire \IIR_inst0|sample_in[1][8]~q ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \data_8bit_in[1]~input_o ;
wire \IIR_inst0|sample_in[1][9]~feeder_combout ;
wire \IIR_inst0|sample_in[1][9]~q ;
wire \data_8bit_in[2]~input_o ;
wire \IIR_inst0|sample_in[1][10]~q ;
wire \data_8bit_in[3]~input_o ;
wire \IIR_inst0|sample_in[1][11]~feeder_combout ;
wire \IIR_inst0|sample_in[1][11]~q ;
wire \data_8bit_in[4]~input_o ;
wire \IIR_inst0|sample_in[1][12]~q ;
wire \data_8bit_in[5]~input_o ;
wire \IIR_inst0|sample_in[1][13]~q ;
wire \data_8bit_in[6]~input_o ;
wire \IIR_inst0|sample_in[1][14]~feeder_combout ;
wire \IIR_inst0|sample_in[1][14]~q ;
wire \data_8bit_in[7]~input_o ;
wire \IIR_inst0|sample_in[1][15]~0_combout ;
wire \IIR_inst0|sample_in[1][15]~q ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3 ;
wire \IIR_inst0|sample_in[6][11]~q ;
wire \IIR_inst0|sample_in[7][11]~feeder_combout ;
wire \IIR_inst0|sample_in[7][11]~q ;
wire \IIR_inst0|sample_in[8][11]~feeder_combout ;
wire \IIR_inst0|sample_in[8][11]~q ;
wire \IIR_inst0|sample_in[9][11]~feeder_combout ;
wire \IIR_inst0|sample_in[9][11]~q ;
wire \IIR_inst0|sample_in[10][11]~feeder_combout ;
wire \IIR_inst0|sample_in[10][11]~q ;
wire \IIR_inst0|sample_in[11][11]~feeder_combout ;
wire \IIR_inst0|sample_in[11][11]~q ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a2 ;
wire \IIR_inst0|sample_in[6][10]~q ;
wire \IIR_inst0|sample_in[7][10]~feeder_combout ;
wire \IIR_inst0|sample_in[7][10]~q ;
wire \IIR_inst0|sample_in[8][10]~q ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a1 ;
wire \IIR_inst0|sample_in[6][9]~q ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ;
wire \IIR_inst0|sample_in[6][8]~q ;
wire \IIR_inst0|Add0~1 ;
wire \IIR_inst0|Add0~3 ;
wire \IIR_inst0|Add0~5 ;
wire \IIR_inst0|Add0~6_combout ;
wire \IIR_inst0|sample_in[7][9]~feeder_combout ;
wire \IIR_inst0|sample_in[7][9]~q ;
wire \IIR_inst0|Add0~4_combout ;
wire \IIR_inst0|sample_in[7][8]~q ;
wire \IIR_inst0|Add0~2_combout ;
wire \IIR_inst0|Add1~1 ;
wire \IIR_inst0|Add1~3 ;
wire \IIR_inst0|Add1~4_combout ;
wire \IIR_inst0|sample_in[8][9]~feeder_combout ;
wire \IIR_inst0|sample_in[8][9]~q ;
wire \IIR_inst0|Add1~2_combout ;
wire \IIR_inst0|sample_in[8][8]~feeder_combout ;
wire \IIR_inst0|sample_in[8][8]~q ;
wire \IIR_inst0|Add1~0_combout ;
wire \IIR_inst0|Add2~1 ;
wire \IIR_inst0|Add2~3 ;
wire \IIR_inst0|Add2~4_combout ;
wire \IIR_inst0|sample_in[9][10]~feeder_combout ;
wire \IIR_inst0|sample_in[9][10]~q ;
wire \IIR_inst0|Add2~2_combout ;
wire \IIR_inst0|sample_in[9][9]~feeder_combout ;
wire \IIR_inst0|sample_in[9][9]~q ;
wire \IIR_inst0|Add2~0_combout ;
wire \IIR_inst0|sample_in[9][8]~feeder_combout ;
wire \IIR_inst0|sample_in[9][8]~q ;
wire \IIR_inst0|Add3~1 ;
wire \IIR_inst0|Add3~3 ;
wire \IIR_inst0|Add3~4_combout ;
wire \IIR_inst0|Add3~2_combout ;
wire \IIR_inst0|sample_in[10][10]~feeder_combout ;
wire \IIR_inst0|sample_in[10][10]~q ;
wire \IIR_inst0|Add3~0_combout ;
wire \IIR_inst0|sample_in[10][9]~q ;
wire \IIR_inst0|sample_in[10][8]~feeder_combout ;
wire \IIR_inst0|sample_in[10][8]~q ;
wire \IIR_inst0|Add0~0_combout ;
wire \IIR_inst0|Add4~1 ;
wire \IIR_inst0|Add4~3 ;
wire \IIR_inst0|Add4~5 ;
wire \IIR_inst0|Add4~6_combout ;
wire \IIR_inst0|Add4~4_combout ;
wire \IIR_inst0|sample_in[11][10]~q ;
wire \IIR_inst0|Add4~2_combout ;
wire \IIR_inst0|sample_in[11][9]~q ;
wire \IIR_inst0|Add4~0_combout ;
wire \IIR_inst0|sample_in[11][8]~q ;
wire \IIR_inst0|Add5~1_cout ;
wire \IIR_inst0|Add5~3_cout ;
wire \IIR_inst0|Add5~5_cout ;
wire \IIR_inst0|Add5~6_combout ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a4 ;
wire \IIR_inst0|sample_in[6][12]~q ;
wire \IIR_inst0|Add0~7 ;
wire \IIR_inst0|Add0~8_combout ;
wire \IIR_inst0|Add1~5 ;
wire \IIR_inst0|Add1~6_combout ;
wire \IIR_inst0|Add2~5 ;
wire \IIR_inst0|Add2~6_combout ;
wire \IIR_inst0|Add3~5 ;
wire \IIR_inst0|Add3~6_combout ;
wire \IIR_inst0|sample_in[7][12]~feeder_combout ;
wire \IIR_inst0|sample_in[7][12]~q ;
wire \IIR_inst0|sample_in[8][12]~feeder_combout ;
wire \IIR_inst0|sample_in[8][12]~q ;
wire \IIR_inst0|sample_in[9][12]~q ;
wire \IIR_inst0|sample_in[10][12]~feeder_combout ;
wire \IIR_inst0|sample_in[10][12]~q ;
wire \IIR_inst0|Add4~7 ;
wire \IIR_inst0|Add4~8_combout ;
wire \IIR_inst0|sample_in[11][12]~feeder_combout ;
wire \IIR_inst0|sample_in[11][12]~q ;
wire \IIR_inst0|Add5~7 ;
wire \IIR_inst0|Add5~8_combout ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5 ;
wire \IIR_inst0|sample_in[6][13]~q ;
wire \IIR_inst0|sample_in[7][13]~feeder_combout ;
wire \IIR_inst0|sample_in[7][13]~q ;
wire \IIR_inst0|sample_in[8][13]~feeder_combout ;
wire \IIR_inst0|sample_in[8][13]~q ;
wire \IIR_inst0|sample_in[9][13]~feeder_combout ;
wire \IIR_inst0|sample_in[9][13]~q ;
wire \IIR_inst0|sample_in[10][13]~q ;
wire \IIR_inst0|sample_in[11][13]~q ;
wire \IIR_inst0|Add0~9 ;
wire \IIR_inst0|Add0~10_combout ;
wire \IIR_inst0|Add1~7 ;
wire \IIR_inst0|Add1~8_combout ;
wire \IIR_inst0|Add2~7 ;
wire \IIR_inst0|Add2~8_combout ;
wire \IIR_inst0|Add3~7 ;
wire \IIR_inst0|Add3~8_combout ;
wire \IIR_inst0|Add4~9 ;
wire \IIR_inst0|Add4~10_combout ;
wire \IIR_inst0|Add5~9 ;
wire \IIR_inst0|Add5~10_combout ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a6 ;
wire \IIR_inst0|sample_in[6][14]~q ;
wire \IIR_inst0|sample_in[7][14]~feeder_combout ;
wire \IIR_inst0|sample_in[7][14]~q ;
wire \IIR_inst0|sample_in[8][14]~q ;
wire \IIR_inst0|sample_in[9][14]~q ;
wire \IIR_inst0|sample_in[10][14]~q ;
wire \IIR_inst0|sample_in[11][14]~q ;
wire \IIR_inst0|Add0~11 ;
wire \IIR_inst0|Add0~12_combout ;
wire \IIR_inst0|Add1~9 ;
wire \IIR_inst0|Add1~10_combout ;
wire \IIR_inst0|Add2~9 ;
wire \IIR_inst0|Add2~10_combout ;
wire \IIR_inst0|Add3~9 ;
wire \IIR_inst0|Add3~10_combout ;
wire \IIR_inst0|Add4~11 ;
wire \IIR_inst0|Add4~12_combout ;
wire \IIR_inst0|Add5~11 ;
wire \IIR_inst0|Add5~12_combout ;
wire \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a7 ;
wire \IIR_inst0|sample_in[6][15]~feeder_combout ;
wire \IIR_inst0|sample_in[6][15]~q ;
wire \IIR_inst0|sample_in[7][15]~q ;
wire \IIR_inst0|sample_in[8][15]~feeder_combout ;
wire \IIR_inst0|sample_in[8][15]~q ;
wire \IIR_inst0|sample_in[9][15]~feeder_combout ;
wire \IIR_inst0|sample_in[9][15]~q ;
wire \IIR_inst0|sample_in[10][15]~q ;
wire \IIR_inst0|Add0~13 ;
wire \IIR_inst0|Add0~14_combout ;
wire \IIR_inst0|Add1~11 ;
wire \IIR_inst0|Add1~12_combout ;
wire \IIR_inst0|Add2~11 ;
wire \IIR_inst0|Add2~12_combout ;
wire \IIR_inst0|Add3~11 ;
wire \IIR_inst0|Add3~12_combout ;
wire \IIR_inst0|Add4~13 ;
wire \IIR_inst0|Add4~14_combout ;
wire \IIR_inst0|sample_in[11][15]~feeder_combout ;
wire \IIR_inst0|sample_in[11][15]~q ;
wire \IIR_inst0|Add5~13 ;
wire \IIR_inst0|Add5~14_combout ;
wire \IIR_inst0|Add0~15 ;
wire \IIR_inst0|Add0~16_combout ;
wire \IIR_inst0|Add1~13 ;
wire \IIR_inst0|Add1~14_combout ;
wire \IIR_inst0|Add2~13 ;
wire \IIR_inst0|Add2~14_combout ;
wire \IIR_inst0|Add3~13 ;
wire \IIR_inst0|Add3~14_combout ;
wire \IIR_inst0|Add4~15 ;
wire \IIR_inst0|Add4~16_combout ;
wire \IIR_inst0|Add5~15 ;
wire \IIR_inst0|Add5~16_combout ;
wire \IIR_inst0|Add1~15 ;
wire \IIR_inst0|Add1~16_combout ;
wire \IIR_inst0|Add2~15 ;
wire \IIR_inst0|Add2~16_combout ;
wire \IIR_inst0|Add3~15 ;
wire \IIR_inst0|Add3~16_combout ;
wire \IIR_inst0|Add4~17 ;
wire \IIR_inst0|Add4~18_combout ;
wire \IIR_inst0|Add5~17 ;
wire \IIR_inst0|Add5~18_combout ;
wire \IIR_inst0|Add2~17 ;
wire \IIR_inst0|Add2~18_combout ;
wire \IIR_inst0|Add3~17 ;
wire \IIR_inst0|Add3~18_combout ;
wire \IIR_inst0|Add4~19 ;
wire \IIR_inst0|Add4~20_combout ;
wire \IIR_inst0|Add5~19 ;
wire \IIR_inst0|Add5~20_combout ;
wire \dac_clk_reg[0]~feeder_combout ;
wire \dac_clk_reg[1]~feeder_combout ;
wire [1:0] dac_clk_reg;
wire [0:0] \IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [9:0] \clock_divider_1|counter ;
wire [1:0] \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit ;

wire [35:0] \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ;

assign \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  = \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [0];
assign \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a1  = \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [1];
assign \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a2  = \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [2];
assign \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3  = \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [3];
assign \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a4  = \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [4];
assign \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5  = \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [5];
assign \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a6  = \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [6];
assign \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a7  = \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \data_out_8bit[0]~output (
	.i(\IIR_inst0|Add5~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_8bit[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_8bit[0]~output .bus_hold = "false";
defparam \data_out_8bit[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \data_out_8bit[1]~output (
	.i(\IIR_inst0|Add5~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_8bit[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_8bit[1]~output .bus_hold = "false";
defparam \data_out_8bit[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \data_out_8bit[2]~output (
	.i(\IIR_inst0|Add5~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_8bit[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_8bit[2]~output .bus_hold = "false";
defparam \data_out_8bit[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \data_out_8bit[3]~output (
	.i(\IIR_inst0|Add5~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_8bit[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_8bit[3]~output .bus_hold = "false";
defparam \data_out_8bit[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \data_out_8bit[4]~output (
	.i(\IIR_inst0|Add5~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_8bit[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_8bit[4]~output .bus_hold = "false";
defparam \data_out_8bit[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \data_out_8bit[5]~output (
	.i(\IIR_inst0|Add5~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_8bit[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_8bit[5]~output .bus_hold = "false";
defparam \data_out_8bit[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \data_out_8bit[6]~output (
	.i(\IIR_inst0|Add5~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_8bit[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_8bit[6]~output .bus_hold = "false";
defparam \data_out_8bit[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \data_out_8bit[7]~output (
	.i(\IIR_inst0|Add5~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_8bit[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_8bit[7]~output .bus_hold = "false";
defparam \data_out_8bit[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \dac_clk~output (
	.i(dac_clk_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_clk~output .bus_hold = "false";
defparam \dac_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \adc_clk~output (
	.i(\clock_divider_1|clk_50kHz~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adc_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \adc_clk~output .bus_hold = "false";
defparam \adc_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N12
cycloneive_lcell_comb \clock_divider_1|Add0~0 (
// Equation(s):
// \clock_divider_1|Add0~0_combout  = \clock_divider_1|counter [0] $ (VCC)
// \clock_divider_1|Add0~1  = CARRY(\clock_divider_1|counter [0])

	.dataa(\clock_divider_1|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divider_1|Add0~0_combout ),
	.cout(\clock_divider_1|Add0~1 ));
// synopsys translate_off
defparam \clock_divider_1|Add0~0 .lut_mask = 16'h55AA;
defparam \clock_divider_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X2_Y11_N13
dffeas \clock_divider_1|counter[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[0] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N14
cycloneive_lcell_comb \clock_divider_1|Add0~2 (
// Equation(s):
// \clock_divider_1|Add0~2_combout  = (\clock_divider_1|counter [1] & (!\clock_divider_1|Add0~1 )) # (!\clock_divider_1|counter [1] & ((\clock_divider_1|Add0~1 ) # (GND)))
// \clock_divider_1|Add0~3  = CARRY((!\clock_divider_1|Add0~1 ) # (!\clock_divider_1|counter [1]))

	.dataa(gnd),
	.datab(\clock_divider_1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_1|Add0~1 ),
	.combout(\clock_divider_1|Add0~2_combout ),
	.cout(\clock_divider_1|Add0~3 ));
// synopsys translate_off
defparam \clock_divider_1|Add0~2 .lut_mask = 16'h3C3F;
defparam \clock_divider_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N15
dffeas \clock_divider_1|counter[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[1] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneive_lcell_comb \clock_divider_1|Equal0~2 (
// Equation(s):
// \clock_divider_1|Equal0~2_combout  = (\clock_divider_1|counter [1] & \clock_divider_1|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_divider_1|counter [1]),
	.datad(\clock_divider_1|counter [0]),
	.cin(gnd),
	.combout(\clock_divider_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|Equal0~2 .lut_mask = 16'hF000;
defparam \clock_divider_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N16
cycloneive_lcell_comb \clock_divider_1|Add0~4 (
// Equation(s):
// \clock_divider_1|Add0~4_combout  = (\clock_divider_1|counter [2] & (\clock_divider_1|Add0~3  $ (GND))) # (!\clock_divider_1|counter [2] & (!\clock_divider_1|Add0~3  & VCC))
// \clock_divider_1|Add0~5  = CARRY((\clock_divider_1|counter [2] & !\clock_divider_1|Add0~3 ))

	.dataa(\clock_divider_1|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_1|Add0~3 ),
	.combout(\clock_divider_1|Add0~4_combout ),
	.cout(\clock_divider_1|Add0~5 ));
// synopsys translate_off
defparam \clock_divider_1|Add0~4 .lut_mask = 16'hA50A;
defparam \clock_divider_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N18
cycloneive_lcell_comb \clock_divider_1|Add0~6 (
// Equation(s):
// \clock_divider_1|Add0~6_combout  = (\clock_divider_1|counter [3] & (!\clock_divider_1|Add0~5 )) # (!\clock_divider_1|counter [3] & ((\clock_divider_1|Add0~5 ) # (GND)))
// \clock_divider_1|Add0~7  = CARRY((!\clock_divider_1|Add0~5 ) # (!\clock_divider_1|counter [3]))

	.dataa(gnd),
	.datab(\clock_divider_1|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_1|Add0~5 ),
	.combout(\clock_divider_1|Add0~6_combout ),
	.cout(\clock_divider_1|Add0~7 ));
// synopsys translate_off
defparam \clock_divider_1|Add0~6 .lut_mask = 16'h3C3F;
defparam \clock_divider_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N19
dffeas \clock_divider_1|counter[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[3] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N20
cycloneive_lcell_comb \clock_divider_1|Add0~8 (
// Equation(s):
// \clock_divider_1|Add0~8_combout  = (\clock_divider_1|counter [4] & (\clock_divider_1|Add0~7  $ (GND))) # (!\clock_divider_1|counter [4] & (!\clock_divider_1|Add0~7  & VCC))
// \clock_divider_1|Add0~9  = CARRY((\clock_divider_1|counter [4] & !\clock_divider_1|Add0~7 ))

	.dataa(gnd),
	.datab(\clock_divider_1|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_1|Add0~7 ),
	.combout(\clock_divider_1|Add0~8_combout ),
	.cout(\clock_divider_1|Add0~9 ));
// synopsys translate_off
defparam \clock_divider_1|Add0~8 .lut_mask = 16'hC30C;
defparam \clock_divider_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N0
cycloneive_lcell_comb \clock_divider_1|counter~4 (
// Equation(s):
// \clock_divider_1|counter~4_combout  = (\clock_divider_1|Add0~8_combout  & (((!\clock_divider_1|Equal0~0_combout ) # (!\clock_divider_1|Equal0~2_combout )) # (!\clock_divider_1|Equal0~1_combout )))

	.dataa(\clock_divider_1|Equal0~1_combout ),
	.datab(\clock_divider_1|Equal0~2_combout ),
	.datac(\clock_divider_1|Equal0~0_combout ),
	.datad(\clock_divider_1|Add0~8_combout ),
	.cin(gnd),
	.combout(\clock_divider_1|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|counter~4 .lut_mask = 16'h7F00;
defparam \clock_divider_1|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N1
dffeas \clock_divider_1|counter[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|counter~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[4] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N22
cycloneive_lcell_comb \clock_divider_1|Add0~10 (
// Equation(s):
// \clock_divider_1|Add0~10_combout  = (\clock_divider_1|counter [5] & (!\clock_divider_1|Add0~9 )) # (!\clock_divider_1|counter [5] & ((\clock_divider_1|Add0~9 ) # (GND)))
// \clock_divider_1|Add0~11  = CARRY((!\clock_divider_1|Add0~9 ) # (!\clock_divider_1|counter [5]))

	.dataa(\clock_divider_1|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_1|Add0~9 ),
	.combout(\clock_divider_1|Add0~10_combout ),
	.cout(\clock_divider_1|Add0~11 ));
// synopsys translate_off
defparam \clock_divider_1|Add0~10 .lut_mask = 16'h5A5F;
defparam \clock_divider_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N10
cycloneive_lcell_comb \clock_divider_1|counter~3 (
// Equation(s):
// \clock_divider_1|counter~3_combout  = (\clock_divider_1|Add0~10_combout  & (((!\clock_divider_1|Equal0~2_combout ) # (!\clock_divider_1|Equal0~0_combout )) # (!\clock_divider_1|Equal0~1_combout )))

	.dataa(\clock_divider_1|Equal0~1_combout ),
	.datab(\clock_divider_1|Equal0~0_combout ),
	.datac(\clock_divider_1|Add0~10_combout ),
	.datad(\clock_divider_1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_divider_1|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|counter~3 .lut_mask = 16'h70F0;
defparam \clock_divider_1|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N11
dffeas \clock_divider_1|counter[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[5] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N24
cycloneive_lcell_comb \clock_divider_1|Add0~12 (
// Equation(s):
// \clock_divider_1|Add0~12_combout  = (\clock_divider_1|counter [6] & (\clock_divider_1|Add0~11  $ (GND))) # (!\clock_divider_1|counter [6] & (!\clock_divider_1|Add0~11  & VCC))
// \clock_divider_1|Add0~13  = CARRY((\clock_divider_1|counter [6] & !\clock_divider_1|Add0~11 ))

	.dataa(gnd),
	.datab(\clock_divider_1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_1|Add0~11 ),
	.combout(\clock_divider_1|Add0~12_combout ),
	.cout(\clock_divider_1|Add0~13 ));
// synopsys translate_off
defparam \clock_divider_1|Add0~12 .lut_mask = 16'hC30C;
defparam \clock_divider_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N4
cycloneive_lcell_comb \clock_divider_1|counter~2 (
// Equation(s):
// \clock_divider_1|counter~2_combout  = (\clock_divider_1|Add0~12_combout  & (((!\clock_divider_1|Equal0~0_combout ) # (!\clock_divider_1|Equal0~2_combout )) # (!\clock_divider_1|Equal0~1_combout )))

	.dataa(\clock_divider_1|Equal0~1_combout ),
	.datab(\clock_divider_1|Equal0~2_combout ),
	.datac(\clock_divider_1|Equal0~0_combout ),
	.datad(\clock_divider_1|Add0~12_combout ),
	.cin(gnd),
	.combout(\clock_divider_1|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|counter~2 .lut_mask = 16'h7F00;
defparam \clock_divider_1|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N5
dffeas \clock_divider_1|counter[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[6] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N26
cycloneive_lcell_comb \clock_divider_1|Add0~14 (
// Equation(s):
// \clock_divider_1|Add0~14_combout  = (\clock_divider_1|counter [7] & (!\clock_divider_1|Add0~13 )) # (!\clock_divider_1|counter [7] & ((\clock_divider_1|Add0~13 ) # (GND)))
// \clock_divider_1|Add0~15  = CARRY((!\clock_divider_1|Add0~13 ) # (!\clock_divider_1|counter [7]))

	.dataa(gnd),
	.datab(\clock_divider_1|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_1|Add0~13 ),
	.combout(\clock_divider_1|Add0~14_combout ),
	.cout(\clock_divider_1|Add0~15 ));
// synopsys translate_off
defparam \clock_divider_1|Add0~14 .lut_mask = 16'h3C3F;
defparam \clock_divider_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N2
cycloneive_lcell_comb \clock_divider_1|counter~1 (
// Equation(s):
// \clock_divider_1|counter~1_combout  = (\clock_divider_1|Add0~14_combout  & (((!\clock_divider_1|Equal0~2_combout ) # (!\clock_divider_1|Equal0~0_combout )) # (!\clock_divider_1|Equal0~1_combout )))

	.dataa(\clock_divider_1|Equal0~1_combout ),
	.datab(\clock_divider_1|Equal0~0_combout ),
	.datac(\clock_divider_1|Add0~14_combout ),
	.datad(\clock_divider_1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_divider_1|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|counter~1 .lut_mask = 16'h70F0;
defparam \clock_divider_1|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N3
dffeas \clock_divider_1|counter[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|counter~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[7] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N28
cycloneive_lcell_comb \clock_divider_1|Add0~16 (
// Equation(s):
// \clock_divider_1|Add0~16_combout  = (\clock_divider_1|counter [8] & (\clock_divider_1|Add0~15  $ (GND))) # (!\clock_divider_1|counter [8] & (!\clock_divider_1|Add0~15  & VCC))
// \clock_divider_1|Add0~17  = CARRY((\clock_divider_1|counter [8] & !\clock_divider_1|Add0~15 ))

	.dataa(gnd),
	.datab(\clock_divider_1|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_1|Add0~15 ),
	.combout(\clock_divider_1|Add0~16_combout ),
	.cout(\clock_divider_1|Add0~17 ));
// synopsys translate_off
defparam \clock_divider_1|Add0~16 .lut_mask = 16'hC30C;
defparam \clock_divider_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N8
cycloneive_lcell_comb \clock_divider_1|counter~0 (
// Equation(s):
// \clock_divider_1|counter~0_combout  = (\clock_divider_1|Add0~16_combout  & (((!\clock_divider_1|Equal0~0_combout ) # (!\clock_divider_1|Equal0~2_combout )) # (!\clock_divider_1|Equal0~1_combout )))

	.dataa(\clock_divider_1|Equal0~1_combout ),
	.datab(\clock_divider_1|Equal0~2_combout ),
	.datac(\clock_divider_1|Equal0~0_combout ),
	.datad(\clock_divider_1|Add0~16_combout ),
	.cin(gnd),
	.combout(\clock_divider_1|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|counter~0 .lut_mask = 16'h7F00;
defparam \clock_divider_1|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N9
dffeas \clock_divider_1|counter[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|counter~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[8] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N30
cycloneive_lcell_comb \clock_divider_1|Add0~18 (
// Equation(s):
// \clock_divider_1|Add0~18_combout  = \clock_divider_1|counter [9] $ (\clock_divider_1|Add0~17 )

	.dataa(\clock_divider_1|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_divider_1|Add0~17 ),
	.combout(\clock_divider_1|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|Add0~18 .lut_mask = 16'h5A5A;
defparam \clock_divider_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N31
dffeas \clock_divider_1|counter[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[9] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneive_lcell_comb \clock_divider_1|Equal0~0 (
// Equation(s):
// \clock_divider_1|Equal0~0_combout  = (\clock_divider_1|counter [7] & (\clock_divider_1|counter [8] & (!\clock_divider_1|counter [9] & \clock_divider_1|counter [6])))

	.dataa(\clock_divider_1|counter [7]),
	.datab(\clock_divider_1|counter [8]),
	.datac(\clock_divider_1|counter [9]),
	.datad(\clock_divider_1|counter [6]),
	.cin(gnd),
	.combout(\clock_divider_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|Equal0~0 .lut_mask = 16'h0800;
defparam \clock_divider_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N6
cycloneive_lcell_comb \clock_divider_1|counter~5 (
// Equation(s):
// \clock_divider_1|counter~5_combout  = (\clock_divider_1|Add0~4_combout  & (((!\clock_divider_1|Equal0~0_combout ) # (!\clock_divider_1|Equal0~2_combout )) # (!\clock_divider_1|Equal0~1_combout )))

	.dataa(\clock_divider_1|Equal0~1_combout ),
	.datab(\clock_divider_1|Equal0~2_combout ),
	.datac(\clock_divider_1|Equal0~0_combout ),
	.datad(\clock_divider_1|Add0~4_combout ),
	.cin(gnd),
	.combout(\clock_divider_1|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|counter~5 .lut_mask = 16'h7F00;
defparam \clock_divider_1|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N7
dffeas \clock_divider_1|counter[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|counter~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|counter[2] .is_wysiwyg = "true";
defparam \clock_divider_1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N10
cycloneive_lcell_comb \clock_divider_1|Equal0~1 (
// Equation(s):
// \clock_divider_1|Equal0~1_combout  = (!\clock_divider_1|counter [2] & (\clock_divider_1|counter [4] & (\clock_divider_1|counter [5] & !\clock_divider_1|counter [3])))

	.dataa(\clock_divider_1|counter [2]),
	.datab(\clock_divider_1|counter [4]),
	.datac(\clock_divider_1|counter [5]),
	.datad(\clock_divider_1|counter [3]),
	.cin(gnd),
	.combout(\clock_divider_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|Equal0~1 .lut_mask = 16'h0040;
defparam \clock_divider_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneive_lcell_comb \clock_divider_1|clk_50kHz~0 (
// Equation(s):
// \clock_divider_1|clk_50kHz~0_combout  = \clock_divider_1|clk_50kHz~q  $ (((\clock_divider_1|Equal0~1_combout  & (\clock_divider_1|Equal0~0_combout  & \clock_divider_1|Equal0~2_combout ))))

	.dataa(\clock_divider_1|Equal0~1_combout ),
	.datab(\clock_divider_1|Equal0~0_combout ),
	.datac(\clock_divider_1|clk_50kHz~q ),
	.datad(\clock_divider_1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_divider_1|clk_50kHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|clk_50kHz~0 .lut_mask = 16'h78F0;
defparam \clock_divider_1|clk_50kHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneive_lcell_comb \clock_divider_1|clk_50kHz~feeder (
// Equation(s):
// \clock_divider_1|clk_50kHz~feeder_combout  = \clock_divider_1|clk_50kHz~0_combout 

	.dataa(\clock_divider_1|clk_50kHz~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_divider_1|clk_50kHz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1|clk_50kHz~feeder .lut_mask = 16'hAAAA;
defparam \clock_divider_1|clk_50kHz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N23
dffeas \clock_divider_1|clk_50kHz (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\clock_divider_1|clk_50kHz~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_1|clk_50kHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_1|clk_50kHz .is_wysiwyg = "true";
defparam \clock_divider_1|clk_50kHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clock_divider_1|clk_50kHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_divider_1|clk_50kHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_divider_1|clk_50kHz~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_divider_1|clk_50kHz~clkctrl .clock_type = "global clock";
defparam \clock_divider_1|clk_50kHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0 (
// Equation(s):
// \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout  = !\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit [0]
// \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT  = CARRY(!\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.cout(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit[0] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1 (
// Equation(s):
// \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout  = (\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & (!\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT )) # 
// (!\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & ((\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (GND)))
// \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  = CARRY((!\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.combout(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.cout(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit[1] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 (
// Equation(s):
// \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout  = !\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.combout(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 .lut_mask = 16'h0F0F;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~feeder (
// Equation(s):
// \IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~feeder_combout  = \IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \IIR_inst0|sample_in_rtl_0|auto_generated|dffe4 (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|dffe4 .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|dffe4 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N8
cycloneive_io_ibuf \data_8bit_in[0]~input (
	.i(data_8bit_in[0]),
	.ibar(gnd),
	.o(\data_8bit_in[0]~input_o ));
// synopsys translate_off
defparam \data_8bit_in[0]~input .bus_hold = "false";
defparam \data_8bit_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \IIR_inst0|sample_in[1][8]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[1][8]~feeder_combout  = \data_8bit_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_8bit_in[0]~input_o ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][8]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \IIR_inst0|sample_in[1][8] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][8] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = !\IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h00FF;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \data_8bit_in[1]~input (
	.i(data_8bit_in[1]),
	.ibar(gnd),
	.o(\data_8bit_in[1]~input_o ));
// synopsys translate_off
defparam \data_8bit_in[1]~input .bus_hold = "false";
defparam \data_8bit_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \IIR_inst0|sample_in[1][9]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[1][9]~feeder_combout  = \data_8bit_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_8bit_in[1]~input_o ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][9]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \IIR_inst0|sample_in[1][9] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][9] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[1][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \data_8bit_in[2]~input (
	.i(data_8bit_in[2]),
	.ibar(gnd),
	.o(\data_8bit_in[2]~input_o ));
// synopsys translate_off
defparam \data_8bit_in[2]~input .bus_hold = "false";
defparam \data_8bit_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \IIR_inst0|sample_in[1][10] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data_8bit_in[2]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][10] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[1][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \data_8bit_in[3]~input (
	.i(data_8bit_in[3]),
	.ibar(gnd),
	.o(\data_8bit_in[3]~input_o ));
// synopsys translate_off
defparam \data_8bit_in[3]~input .bus_hold = "false";
defparam \data_8bit_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \IIR_inst0|sample_in[1][11]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[1][11]~feeder_combout  = \data_8bit_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_8bit_in[3]~input_o ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][11]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \IIR_inst0|sample_in[1][11] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][11] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[1][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \data_8bit_in[4]~input (
	.i(data_8bit_in[4]),
	.ibar(gnd),
	.o(\data_8bit_in[4]~input_o ));
// synopsys translate_off
defparam \data_8bit_in[4]~input .bus_hold = "false";
defparam \data_8bit_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \IIR_inst0|sample_in[1][12] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data_8bit_in[4]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][12] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[1][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N8
cycloneive_io_ibuf \data_8bit_in[5]~input (
	.i(data_8bit_in[5]),
	.ibar(gnd),
	.o(\data_8bit_in[5]~input_o ));
// synopsys translate_off
defparam \data_8bit_in[5]~input .bus_hold = "false";
defparam \data_8bit_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \IIR_inst0|sample_in[1][13] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data_8bit_in[5]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][13] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[1][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cycloneive_io_ibuf \data_8bit_in[6]~input (
	.i(data_8bit_in[6]),
	.ibar(gnd),
	.o(\data_8bit_in[6]~input_o ));
// synopsys translate_off
defparam \data_8bit_in[6]~input .bus_hold = "false";
defparam \data_8bit_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \IIR_inst0|sample_in[1][14]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[1][14]~feeder_combout  = \data_8bit_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_8bit_in[6]~input_o ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][14]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \IIR_inst0|sample_in[1][14] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][14] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[1][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \data_8bit_in[7]~input (
	.i(data_8bit_in[7]),
	.ibar(gnd),
	.o(\data_8bit_in[7]~input_o ));
// synopsys translate_off
defparam \data_8bit_in[7]~input .bus_hold = "false";
defparam \data_8bit_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \IIR_inst0|sample_in[1][15]~0 (
// Equation(s):
// \IIR_inst0|sample_in[1][15]~0_combout  = !\data_8bit_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_8bit_in[7]~input_o ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[1][15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][15]~0 .lut_mask = 16'h00FF;
defparam \IIR_inst0|sample_in[1][15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \IIR_inst0|sample_in[1][15] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[1][15]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[1][15] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[1][15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\IIR_inst0|sample_in_rtl_0|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\IIR_inst0|sample_in[1][15]~q ,\IIR_inst0|sample_in[1][14]~q ,\IIR_inst0|sample_in[1][13]~q ,\IIR_inst0|sample_in[1][12]~q ,\IIR_inst0|sample_in[1][11]~q ,
\IIR_inst0|sample_in[1][10]~q ,\IIR_inst0|sample_in[1][9]~q ,\IIR_inst0|sample_in[1][8]~q }),
	.portaaddr({\IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\IIR_inst0|sample_in_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .logical_ram_name = "IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ALTSYNCRAM";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .mixed_port_feed_through_mode = "old";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .operation_mode = "dual_port";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_clear = "none";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_width = 1;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clear = "none";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clock = "none";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_width = 36;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_address = 0;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_bit_number = 0;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_last_address = 1;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_depth = 2;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_width = 8;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clear = "none";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clock = "clock0";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_width = 1;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clear = "clear0";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_width = 36;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_address = 0;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_bit_number = 0;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_last_address = 1;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_depth = 2;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_width = 8;
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \IIR_inst0|sample_in[6][11] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[6][11] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \IIR_inst0|sample_in[7][11]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[7][11]~feeder_combout  = \IIR_inst0|sample_in[6][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[6][11]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][11]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \IIR_inst0|sample_in[7][11] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][11] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \IIR_inst0|sample_in[8][11]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[8][11]~feeder_combout  = \IIR_inst0|sample_in[7][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[7][11]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[8][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][11]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[8][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \IIR_inst0|sample_in[8][11] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][11] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneive_lcell_comb \IIR_inst0|sample_in[9][11]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[9][11]~feeder_combout  = \IIR_inst0|sample_in[8][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[8][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][11]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N3
dffeas \IIR_inst0|sample_in[9][11] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][11] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneive_lcell_comb \IIR_inst0|sample_in[10][11]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[10][11]~feeder_combout  = \IIR_inst0|sample_in[9][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[9][11]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[10][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][11]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[10][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N31
dffeas \IIR_inst0|sample_in[10][11] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][11] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N30
cycloneive_lcell_comb \IIR_inst0|sample_in[11][11]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[11][11]~feeder_combout  = \IIR_inst0|sample_in[10][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[10][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][11]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N31
dffeas \IIR_inst0|sample_in[11][11] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][11] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \IIR_inst0|sample_in[6][10] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[6][10] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \IIR_inst0|sample_in[7][10]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[7][10]~feeder_combout  = \IIR_inst0|sample_in[6][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[6][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][10]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \IIR_inst0|sample_in[7][10] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][10] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N23
dffeas \IIR_inst0|sample_in[8][10] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[7][10]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][10] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \IIR_inst0|sample_in[6][9] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[6][9] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \IIR_inst0|sample_in[6][8] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[6][8] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \IIR_inst0|Add0~0 (
// Equation(s):
// \IIR_inst0|Add0~0_combout  = (\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  & (\IIR_inst0|sample_in[6][8]~q  $ (VCC))) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  & 
// (\IIR_inst0|sample_in[6][8]~q  & VCC))
// \IIR_inst0|Add0~1  = CARRY((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  & \IIR_inst0|sample_in[6][8]~q ))

	.dataa(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.datab(\IIR_inst0|sample_in[6][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IIR_inst0|Add0~0_combout ),
	.cout(\IIR_inst0|Add0~1 ));
// synopsys translate_off
defparam \IIR_inst0|Add0~0 .lut_mask = 16'h6688;
defparam \IIR_inst0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \IIR_inst0|Add0~2 (
// Equation(s):
// \IIR_inst0|Add0~2_combout  = (\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a1  & ((\IIR_inst0|sample_in[6][9]~q  & (\IIR_inst0|Add0~1  & VCC)) # (!\IIR_inst0|sample_in[6][9]~q  & (!\IIR_inst0|Add0~1 )))) # 
// (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a1  & ((\IIR_inst0|sample_in[6][9]~q  & (!\IIR_inst0|Add0~1 )) # (!\IIR_inst0|sample_in[6][9]~q  & ((\IIR_inst0|Add0~1 ) # (GND)))))
// \IIR_inst0|Add0~3  = CARRY((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a1  & (!\IIR_inst0|sample_in[6][9]~q  & !\IIR_inst0|Add0~1 )) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a1  & ((!\IIR_inst0|Add0~1 ) # 
// (!\IIR_inst0|sample_in[6][9]~q ))))

	.dataa(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.datab(\IIR_inst0|sample_in[6][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add0~1 ),
	.combout(\IIR_inst0|Add0~2_combout ),
	.cout(\IIR_inst0|Add0~3 ));
// synopsys translate_off
defparam \IIR_inst0|Add0~2 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \IIR_inst0|Add0~4 (
// Equation(s):
// \IIR_inst0|Add0~4_combout  = ((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a2  $ (\IIR_inst0|sample_in[6][10]~q  $ (!\IIR_inst0|Add0~3 )))) # (GND)
// \IIR_inst0|Add0~5  = CARRY((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a2  & ((\IIR_inst0|sample_in[6][10]~q ) # (!\IIR_inst0|Add0~3 ))) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a2  & 
// (\IIR_inst0|sample_in[6][10]~q  & !\IIR_inst0|Add0~3 )))

	.dataa(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.datab(\IIR_inst0|sample_in[6][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add0~3 ),
	.combout(\IIR_inst0|Add0~4_combout ),
	.cout(\IIR_inst0|Add0~5 ));
// synopsys translate_off
defparam \IIR_inst0|Add0~4 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \IIR_inst0|Add0~6 (
// Equation(s):
// \IIR_inst0|Add0~6_combout  = (\IIR_inst0|sample_in[6][11]~q  & ((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3  & (\IIR_inst0|Add0~5  & VCC)) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3  & 
// (!\IIR_inst0|Add0~5 )))) # (!\IIR_inst0|sample_in[6][11]~q  & ((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3  & (!\IIR_inst0|Add0~5 )) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3  & ((\IIR_inst0|Add0~5 ) # 
// (GND)))))
// \IIR_inst0|Add0~7  = CARRY((\IIR_inst0|sample_in[6][11]~q  & (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3  & !\IIR_inst0|Add0~5 )) # (!\IIR_inst0|sample_in[6][11]~q  & ((!\IIR_inst0|Add0~5 ) # 
// (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3 ))))

	.dataa(\IIR_inst0|sample_in[6][11]~q ),
	.datab(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add0~5 ),
	.combout(\IIR_inst0|Add0~6_combout ),
	.cout(\IIR_inst0|Add0~7 ));
// synopsys translate_off
defparam \IIR_inst0|Add0~6 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \IIR_inst0|sample_in[7][9]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[7][9]~feeder_combout  = \IIR_inst0|sample_in[6][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[6][9]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][9]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \IIR_inst0|sample_in[7][9] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][9] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \IIR_inst0|sample_in[7][8] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[6][8]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][8] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \IIR_inst0|Add1~0 (
// Equation(s):
// \IIR_inst0|Add1~0_combout  = (\IIR_inst0|sample_in[7][8]~q  & (\IIR_inst0|Add0~2_combout  $ (VCC))) # (!\IIR_inst0|sample_in[7][8]~q  & (\IIR_inst0|Add0~2_combout  & VCC))
// \IIR_inst0|Add1~1  = CARRY((\IIR_inst0|sample_in[7][8]~q  & \IIR_inst0|Add0~2_combout ))

	.dataa(\IIR_inst0|sample_in[7][8]~q ),
	.datab(\IIR_inst0|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IIR_inst0|Add1~0_combout ),
	.cout(\IIR_inst0|Add1~1 ));
// synopsys translate_off
defparam \IIR_inst0|Add1~0 .lut_mask = 16'h6688;
defparam \IIR_inst0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \IIR_inst0|Add1~2 (
// Equation(s):
// \IIR_inst0|Add1~2_combout  = (\IIR_inst0|sample_in[7][9]~q  & ((\IIR_inst0|Add0~4_combout  & (\IIR_inst0|Add1~1  & VCC)) # (!\IIR_inst0|Add0~4_combout  & (!\IIR_inst0|Add1~1 )))) # (!\IIR_inst0|sample_in[7][9]~q  & ((\IIR_inst0|Add0~4_combout  & 
// (!\IIR_inst0|Add1~1 )) # (!\IIR_inst0|Add0~4_combout  & ((\IIR_inst0|Add1~1 ) # (GND)))))
// \IIR_inst0|Add1~3  = CARRY((\IIR_inst0|sample_in[7][9]~q  & (!\IIR_inst0|Add0~4_combout  & !\IIR_inst0|Add1~1 )) # (!\IIR_inst0|sample_in[7][9]~q  & ((!\IIR_inst0|Add1~1 ) # (!\IIR_inst0|Add0~4_combout ))))

	.dataa(\IIR_inst0|sample_in[7][9]~q ),
	.datab(\IIR_inst0|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add1~1 ),
	.combout(\IIR_inst0|Add1~2_combout ),
	.cout(\IIR_inst0|Add1~3 ));
// synopsys translate_off
defparam \IIR_inst0|Add1~2 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \IIR_inst0|Add1~4 (
// Equation(s):
// \IIR_inst0|Add1~4_combout  = ((\IIR_inst0|Add0~6_combout  $ (\IIR_inst0|sample_in[7][10]~q  $ (!\IIR_inst0|Add1~3 )))) # (GND)
// \IIR_inst0|Add1~5  = CARRY((\IIR_inst0|Add0~6_combout  & ((\IIR_inst0|sample_in[7][10]~q ) # (!\IIR_inst0|Add1~3 ))) # (!\IIR_inst0|Add0~6_combout  & (\IIR_inst0|sample_in[7][10]~q  & !\IIR_inst0|Add1~3 )))

	.dataa(\IIR_inst0|Add0~6_combout ),
	.datab(\IIR_inst0|sample_in[7][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add1~3 ),
	.combout(\IIR_inst0|Add1~4_combout ),
	.cout(\IIR_inst0|Add1~5 ));
// synopsys translate_off
defparam \IIR_inst0|Add1~4 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \IIR_inst0|sample_in[8][9]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[8][9]~feeder_combout  = \IIR_inst0|sample_in[7][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[7][9]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[8][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][9]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[8][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N27
dffeas \IIR_inst0|sample_in[8][9] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][9] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \IIR_inst0|sample_in[8][8]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[8][8]~feeder_combout  = \IIR_inst0|sample_in[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[7][8]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][8]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \IIR_inst0|sample_in[8][8] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][8] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneive_lcell_comb \IIR_inst0|Add2~0 (
// Equation(s):
// \IIR_inst0|Add2~0_combout  = (\IIR_inst0|sample_in[8][8]~q  & (\IIR_inst0|Add1~0_combout  $ (VCC))) # (!\IIR_inst0|sample_in[8][8]~q  & (\IIR_inst0|Add1~0_combout  & VCC))
// \IIR_inst0|Add2~1  = CARRY((\IIR_inst0|sample_in[8][8]~q  & \IIR_inst0|Add1~0_combout ))

	.dataa(\IIR_inst0|sample_in[8][8]~q ),
	.datab(\IIR_inst0|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IIR_inst0|Add2~0_combout ),
	.cout(\IIR_inst0|Add2~1 ));
// synopsys translate_off
defparam \IIR_inst0|Add2~0 .lut_mask = 16'h6688;
defparam \IIR_inst0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneive_lcell_comb \IIR_inst0|Add2~2 (
// Equation(s):
// \IIR_inst0|Add2~2_combout  = (\IIR_inst0|sample_in[8][9]~q  & ((\IIR_inst0|Add1~2_combout  & (\IIR_inst0|Add2~1  & VCC)) # (!\IIR_inst0|Add1~2_combout  & (!\IIR_inst0|Add2~1 )))) # (!\IIR_inst0|sample_in[8][9]~q  & ((\IIR_inst0|Add1~2_combout  & 
// (!\IIR_inst0|Add2~1 )) # (!\IIR_inst0|Add1~2_combout  & ((\IIR_inst0|Add2~1 ) # (GND)))))
// \IIR_inst0|Add2~3  = CARRY((\IIR_inst0|sample_in[8][9]~q  & (!\IIR_inst0|Add1~2_combout  & !\IIR_inst0|Add2~1 )) # (!\IIR_inst0|sample_in[8][9]~q  & ((!\IIR_inst0|Add2~1 ) # (!\IIR_inst0|Add1~2_combout ))))

	.dataa(\IIR_inst0|sample_in[8][9]~q ),
	.datab(\IIR_inst0|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add2~1 ),
	.combout(\IIR_inst0|Add2~2_combout ),
	.cout(\IIR_inst0|Add2~3 ));
// synopsys translate_off
defparam \IIR_inst0|Add2~2 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \IIR_inst0|Add2~4 (
// Equation(s):
// \IIR_inst0|Add2~4_combout  = ((\IIR_inst0|sample_in[8][10]~q  $ (\IIR_inst0|Add1~4_combout  $ (!\IIR_inst0|Add2~3 )))) # (GND)
// \IIR_inst0|Add2~5  = CARRY((\IIR_inst0|sample_in[8][10]~q  & ((\IIR_inst0|Add1~4_combout ) # (!\IIR_inst0|Add2~3 ))) # (!\IIR_inst0|sample_in[8][10]~q  & (\IIR_inst0|Add1~4_combout  & !\IIR_inst0|Add2~3 )))

	.dataa(\IIR_inst0|sample_in[8][10]~q ),
	.datab(\IIR_inst0|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add2~3 ),
	.combout(\IIR_inst0|Add2~4_combout ),
	.cout(\IIR_inst0|Add2~5 ));
// synopsys translate_off
defparam \IIR_inst0|Add2~4 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneive_lcell_comb \IIR_inst0|sample_in[9][10]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[9][10]~feeder_combout  = \IIR_inst0|sample_in[8][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[8][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][10]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N29
dffeas \IIR_inst0|sample_in[9][10] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][10] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneive_lcell_comb \IIR_inst0|sample_in[9][9]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[9][9]~feeder_combout  = \IIR_inst0|sample_in[8][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[8][9]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][9]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N1
dffeas \IIR_inst0|sample_in[9][9] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][9] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneive_lcell_comb \IIR_inst0|sample_in[9][8]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[9][8]~feeder_combout  = \IIR_inst0|sample_in[8][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[8][8]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][8]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N29
dffeas \IIR_inst0|sample_in[9][8] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][8] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneive_lcell_comb \IIR_inst0|Add3~0 (
// Equation(s):
// \IIR_inst0|Add3~0_combout  = (\IIR_inst0|Add2~0_combout  & (\IIR_inst0|sample_in[9][8]~q  $ (VCC))) # (!\IIR_inst0|Add2~0_combout  & (\IIR_inst0|sample_in[9][8]~q  & VCC))
// \IIR_inst0|Add3~1  = CARRY((\IIR_inst0|Add2~0_combout  & \IIR_inst0|sample_in[9][8]~q ))

	.dataa(\IIR_inst0|Add2~0_combout ),
	.datab(\IIR_inst0|sample_in[9][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IIR_inst0|Add3~0_combout ),
	.cout(\IIR_inst0|Add3~1 ));
// synopsys translate_off
defparam \IIR_inst0|Add3~0 .lut_mask = 16'h6688;
defparam \IIR_inst0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneive_lcell_comb \IIR_inst0|Add3~2 (
// Equation(s):
// \IIR_inst0|Add3~2_combout  = (\IIR_inst0|Add2~2_combout  & ((\IIR_inst0|sample_in[9][9]~q  & (\IIR_inst0|Add3~1  & VCC)) # (!\IIR_inst0|sample_in[9][9]~q  & (!\IIR_inst0|Add3~1 )))) # (!\IIR_inst0|Add2~2_combout  & ((\IIR_inst0|sample_in[9][9]~q  & 
// (!\IIR_inst0|Add3~1 )) # (!\IIR_inst0|sample_in[9][9]~q  & ((\IIR_inst0|Add3~1 ) # (GND)))))
// \IIR_inst0|Add3~3  = CARRY((\IIR_inst0|Add2~2_combout  & (!\IIR_inst0|sample_in[9][9]~q  & !\IIR_inst0|Add3~1 )) # (!\IIR_inst0|Add2~2_combout  & ((!\IIR_inst0|Add3~1 ) # (!\IIR_inst0|sample_in[9][9]~q ))))

	.dataa(\IIR_inst0|Add2~2_combout ),
	.datab(\IIR_inst0|sample_in[9][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add3~1 ),
	.combout(\IIR_inst0|Add3~2_combout ),
	.cout(\IIR_inst0|Add3~3 ));
// synopsys translate_off
defparam \IIR_inst0|Add3~2 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \IIR_inst0|Add3~4 (
// Equation(s):
// \IIR_inst0|Add3~4_combout  = ((\IIR_inst0|Add2~4_combout  $ (\IIR_inst0|sample_in[9][10]~q  $ (!\IIR_inst0|Add3~3 )))) # (GND)
// \IIR_inst0|Add3~5  = CARRY((\IIR_inst0|Add2~4_combout  & ((\IIR_inst0|sample_in[9][10]~q ) # (!\IIR_inst0|Add3~3 ))) # (!\IIR_inst0|Add2~4_combout  & (\IIR_inst0|sample_in[9][10]~q  & !\IIR_inst0|Add3~3 )))

	.dataa(\IIR_inst0|Add2~4_combout ),
	.datab(\IIR_inst0|sample_in[9][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add3~3 ),
	.combout(\IIR_inst0|Add3~4_combout ),
	.cout(\IIR_inst0|Add3~5 ));
// synopsys translate_off
defparam \IIR_inst0|Add3~4 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N20
cycloneive_lcell_comb \IIR_inst0|sample_in[10][10]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[10][10]~feeder_combout  = \IIR_inst0|sample_in[9][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[9][10]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][10]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N21
dffeas \IIR_inst0|sample_in[10][10] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][10] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N1
dffeas \IIR_inst0|sample_in[10][9] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[9][9]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][9] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N0
cycloneive_lcell_comb \IIR_inst0|sample_in[10][8]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[10][8]~feeder_combout  = \IIR_inst0|sample_in[9][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[9][8]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][8]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N1
dffeas \IIR_inst0|sample_in[10][8] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][8] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneive_lcell_comb \IIR_inst0|Add4~0 (
// Equation(s):
// \IIR_inst0|Add4~0_combout  = (\IIR_inst0|sample_in[10][8]~q  & (\IIR_inst0|Add0~0_combout  $ (VCC))) # (!\IIR_inst0|sample_in[10][8]~q  & (\IIR_inst0|Add0~0_combout  & VCC))
// \IIR_inst0|Add4~1  = CARRY((\IIR_inst0|sample_in[10][8]~q  & \IIR_inst0|Add0~0_combout ))

	.dataa(\IIR_inst0|sample_in[10][8]~q ),
	.datab(\IIR_inst0|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IIR_inst0|Add4~0_combout ),
	.cout(\IIR_inst0|Add4~1 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~0 .lut_mask = 16'h6688;
defparam \IIR_inst0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N4
cycloneive_lcell_comb \IIR_inst0|Add4~2 (
// Equation(s):
// \IIR_inst0|Add4~2_combout  = (\IIR_inst0|Add3~0_combout  & ((\IIR_inst0|sample_in[10][9]~q  & (\IIR_inst0|Add4~1  & VCC)) # (!\IIR_inst0|sample_in[10][9]~q  & (!\IIR_inst0|Add4~1 )))) # (!\IIR_inst0|Add3~0_combout  & ((\IIR_inst0|sample_in[10][9]~q  & 
// (!\IIR_inst0|Add4~1 )) # (!\IIR_inst0|sample_in[10][9]~q  & ((\IIR_inst0|Add4~1 ) # (GND)))))
// \IIR_inst0|Add4~3  = CARRY((\IIR_inst0|Add3~0_combout  & (!\IIR_inst0|sample_in[10][9]~q  & !\IIR_inst0|Add4~1 )) # (!\IIR_inst0|Add3~0_combout  & ((!\IIR_inst0|Add4~1 ) # (!\IIR_inst0|sample_in[10][9]~q ))))

	.dataa(\IIR_inst0|Add3~0_combout ),
	.datab(\IIR_inst0|sample_in[10][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add4~1 ),
	.combout(\IIR_inst0|Add4~2_combout ),
	.cout(\IIR_inst0|Add4~3 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~2 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneive_lcell_comb \IIR_inst0|Add4~4 (
// Equation(s):
// \IIR_inst0|Add4~4_combout  = ((\IIR_inst0|Add3~2_combout  $ (\IIR_inst0|sample_in[10][10]~q  $ (!\IIR_inst0|Add4~3 )))) # (GND)
// \IIR_inst0|Add4~5  = CARRY((\IIR_inst0|Add3~2_combout  & ((\IIR_inst0|sample_in[10][10]~q ) # (!\IIR_inst0|Add4~3 ))) # (!\IIR_inst0|Add3~2_combout  & (\IIR_inst0|sample_in[10][10]~q  & !\IIR_inst0|Add4~3 )))

	.dataa(\IIR_inst0|Add3~2_combout ),
	.datab(\IIR_inst0|sample_in[10][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add4~3 ),
	.combout(\IIR_inst0|Add4~4_combout ),
	.cout(\IIR_inst0|Add4~5 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~4 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N8
cycloneive_lcell_comb \IIR_inst0|Add4~6 (
// Equation(s):
// \IIR_inst0|Add4~6_combout  = (\IIR_inst0|sample_in[10][11]~q  & ((\IIR_inst0|Add3~4_combout  & (\IIR_inst0|Add4~5  & VCC)) # (!\IIR_inst0|Add3~4_combout  & (!\IIR_inst0|Add4~5 )))) # (!\IIR_inst0|sample_in[10][11]~q  & ((\IIR_inst0|Add3~4_combout  & 
// (!\IIR_inst0|Add4~5 )) # (!\IIR_inst0|Add3~4_combout  & ((\IIR_inst0|Add4~5 ) # (GND)))))
// \IIR_inst0|Add4~7  = CARRY((\IIR_inst0|sample_in[10][11]~q  & (!\IIR_inst0|Add3~4_combout  & !\IIR_inst0|Add4~5 )) # (!\IIR_inst0|sample_in[10][11]~q  & ((!\IIR_inst0|Add4~5 ) # (!\IIR_inst0|Add3~4_combout ))))

	.dataa(\IIR_inst0|sample_in[10][11]~q ),
	.datab(\IIR_inst0|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add4~5 ),
	.combout(\IIR_inst0|Add4~6_combout ),
	.cout(\IIR_inst0|Add4~7 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~6 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N19
dffeas \IIR_inst0|sample_in[11][10] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[10][10]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][10] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N3
dffeas \IIR_inst0|sample_in[11][9] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[10][9]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][9] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N15
dffeas \IIR_inst0|sample_in[11][8] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[10][8]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][8] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N6
cycloneive_lcell_comb \IIR_inst0|Add5~1 (
// Equation(s):
// \IIR_inst0|Add5~1_cout  = CARRY((\IIR_inst0|Add4~0_combout  & \IIR_inst0|sample_in[11][8]~q ))

	.dataa(\IIR_inst0|Add4~0_combout ),
	.datab(\IIR_inst0|sample_in[11][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\IIR_inst0|Add5~1_cout ));
// synopsys translate_off
defparam \IIR_inst0|Add5~1 .lut_mask = 16'h0088;
defparam \IIR_inst0|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N8
cycloneive_lcell_comb \IIR_inst0|Add5~3 (
// Equation(s):
// \IIR_inst0|Add5~3_cout  = CARRY((\IIR_inst0|Add4~2_combout  & (!\IIR_inst0|sample_in[11][9]~q  & !\IIR_inst0|Add5~1_cout )) # (!\IIR_inst0|Add4~2_combout  & ((!\IIR_inst0|Add5~1_cout ) # (!\IIR_inst0|sample_in[11][9]~q ))))

	.dataa(\IIR_inst0|Add4~2_combout ),
	.datab(\IIR_inst0|sample_in[11][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add5~1_cout ),
	.combout(),
	.cout(\IIR_inst0|Add5~3_cout ));
// synopsys translate_off
defparam \IIR_inst0|Add5~3 .lut_mask = 16'h0017;
defparam \IIR_inst0|Add5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N10
cycloneive_lcell_comb \IIR_inst0|Add5~5 (
// Equation(s):
// \IIR_inst0|Add5~5_cout  = CARRY((\IIR_inst0|Add4~4_combout  & ((\IIR_inst0|sample_in[11][10]~q ) # (!\IIR_inst0|Add5~3_cout ))) # (!\IIR_inst0|Add4~4_combout  & (\IIR_inst0|sample_in[11][10]~q  & !\IIR_inst0|Add5~3_cout )))

	.dataa(\IIR_inst0|Add4~4_combout ),
	.datab(\IIR_inst0|sample_in[11][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add5~3_cout ),
	.combout(),
	.cout(\IIR_inst0|Add5~5_cout ));
// synopsys translate_off
defparam \IIR_inst0|Add5~5 .lut_mask = 16'h008E;
defparam \IIR_inst0|Add5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N12
cycloneive_lcell_comb \IIR_inst0|Add5~6 (
// Equation(s):
// \IIR_inst0|Add5~6_combout  = (\IIR_inst0|sample_in[11][11]~q  & ((\IIR_inst0|Add4~6_combout  & (\IIR_inst0|Add5~5_cout  & VCC)) # (!\IIR_inst0|Add4~6_combout  & (!\IIR_inst0|Add5~5_cout )))) # (!\IIR_inst0|sample_in[11][11]~q  & 
// ((\IIR_inst0|Add4~6_combout  & (!\IIR_inst0|Add5~5_cout )) # (!\IIR_inst0|Add4~6_combout  & ((\IIR_inst0|Add5~5_cout ) # (GND)))))
// \IIR_inst0|Add5~7  = CARRY((\IIR_inst0|sample_in[11][11]~q  & (!\IIR_inst0|Add4~6_combout  & !\IIR_inst0|Add5~5_cout )) # (!\IIR_inst0|sample_in[11][11]~q  & ((!\IIR_inst0|Add5~5_cout ) # (!\IIR_inst0|Add4~6_combout ))))

	.dataa(\IIR_inst0|sample_in[11][11]~q ),
	.datab(\IIR_inst0|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add5~5_cout ),
	.combout(\IIR_inst0|Add5~6_combout ),
	.cout(\IIR_inst0|Add5~7 ));
// synopsys translate_off
defparam \IIR_inst0|Add5~6 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \IIR_inst0|sample_in[6][12] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[6][12] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \IIR_inst0|Add0~8 (
// Equation(s):
// \IIR_inst0|Add0~8_combout  = ((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a4  $ (\IIR_inst0|sample_in[6][12]~q  $ (!\IIR_inst0|Add0~7 )))) # (GND)
// \IIR_inst0|Add0~9  = CARRY((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a4  & ((\IIR_inst0|sample_in[6][12]~q ) # (!\IIR_inst0|Add0~7 ))) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a4  & 
// (\IIR_inst0|sample_in[6][12]~q  & !\IIR_inst0|Add0~7 )))

	.dataa(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.datab(\IIR_inst0|sample_in[6][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add0~7 ),
	.combout(\IIR_inst0|Add0~8_combout ),
	.cout(\IIR_inst0|Add0~9 ));
// synopsys translate_off
defparam \IIR_inst0|Add0~8 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \IIR_inst0|Add1~6 (
// Equation(s):
// \IIR_inst0|Add1~6_combout  = (\IIR_inst0|sample_in[7][11]~q  & ((\IIR_inst0|Add0~8_combout  & (\IIR_inst0|Add1~5  & VCC)) # (!\IIR_inst0|Add0~8_combout  & (!\IIR_inst0|Add1~5 )))) # (!\IIR_inst0|sample_in[7][11]~q  & ((\IIR_inst0|Add0~8_combout  & 
// (!\IIR_inst0|Add1~5 )) # (!\IIR_inst0|Add0~8_combout  & ((\IIR_inst0|Add1~5 ) # (GND)))))
// \IIR_inst0|Add1~7  = CARRY((\IIR_inst0|sample_in[7][11]~q  & (!\IIR_inst0|Add0~8_combout  & !\IIR_inst0|Add1~5 )) # (!\IIR_inst0|sample_in[7][11]~q  & ((!\IIR_inst0|Add1~5 ) # (!\IIR_inst0|Add0~8_combout ))))

	.dataa(\IIR_inst0|sample_in[7][11]~q ),
	.datab(\IIR_inst0|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add1~5 ),
	.combout(\IIR_inst0|Add1~6_combout ),
	.cout(\IIR_inst0|Add1~7 ));
// synopsys translate_off
defparam \IIR_inst0|Add1~6 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneive_lcell_comb \IIR_inst0|Add2~6 (
// Equation(s):
// \IIR_inst0|Add2~6_combout  = (\IIR_inst0|Add1~6_combout  & ((\IIR_inst0|sample_in[8][11]~q  & (\IIR_inst0|Add2~5  & VCC)) # (!\IIR_inst0|sample_in[8][11]~q  & (!\IIR_inst0|Add2~5 )))) # (!\IIR_inst0|Add1~6_combout  & ((\IIR_inst0|sample_in[8][11]~q  & 
// (!\IIR_inst0|Add2~5 )) # (!\IIR_inst0|sample_in[8][11]~q  & ((\IIR_inst0|Add2~5 ) # (GND)))))
// \IIR_inst0|Add2~7  = CARRY((\IIR_inst0|Add1~6_combout  & (!\IIR_inst0|sample_in[8][11]~q  & !\IIR_inst0|Add2~5 )) # (!\IIR_inst0|Add1~6_combout  & ((!\IIR_inst0|Add2~5 ) # (!\IIR_inst0|sample_in[8][11]~q ))))

	.dataa(\IIR_inst0|Add1~6_combout ),
	.datab(\IIR_inst0|sample_in[8][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add2~5 ),
	.combout(\IIR_inst0|Add2~6_combout ),
	.cout(\IIR_inst0|Add2~7 ));
// synopsys translate_off
defparam \IIR_inst0|Add2~6 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N6
cycloneive_lcell_comb \IIR_inst0|Add3~6 (
// Equation(s):
// \IIR_inst0|Add3~6_combout  = (\IIR_inst0|sample_in[9][11]~q  & ((\IIR_inst0|Add2~6_combout  & (\IIR_inst0|Add3~5  & VCC)) # (!\IIR_inst0|Add2~6_combout  & (!\IIR_inst0|Add3~5 )))) # (!\IIR_inst0|sample_in[9][11]~q  & ((\IIR_inst0|Add2~6_combout  & 
// (!\IIR_inst0|Add3~5 )) # (!\IIR_inst0|Add2~6_combout  & ((\IIR_inst0|Add3~5 ) # (GND)))))
// \IIR_inst0|Add3~7  = CARRY((\IIR_inst0|sample_in[9][11]~q  & (!\IIR_inst0|Add2~6_combout  & !\IIR_inst0|Add3~5 )) # (!\IIR_inst0|sample_in[9][11]~q  & ((!\IIR_inst0|Add3~5 ) # (!\IIR_inst0|Add2~6_combout ))))

	.dataa(\IIR_inst0|sample_in[9][11]~q ),
	.datab(\IIR_inst0|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add3~5 ),
	.combout(\IIR_inst0|Add3~6_combout ),
	.cout(\IIR_inst0|Add3~7 ));
// synopsys translate_off
defparam \IIR_inst0|Add3~6 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \IIR_inst0|sample_in[7][12]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[7][12]~feeder_combout  = \IIR_inst0|sample_in[6][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[6][12]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][12]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \IIR_inst0|sample_in[7][12] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][12] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \IIR_inst0|sample_in[8][12]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[8][12]~feeder_combout  = \IIR_inst0|sample_in[7][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[7][12]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][12]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N5
dffeas \IIR_inst0|sample_in[8][12] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][12] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N13
dffeas \IIR_inst0|sample_in[9][12] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[8][12]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][12] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneive_lcell_comb \IIR_inst0|sample_in[10][12]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[10][12]~feeder_combout  = \IIR_inst0|sample_in[9][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[9][12]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][12]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N23
dffeas \IIR_inst0|sample_in[10][12] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][12] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \IIR_inst0|Add4~8 (
// Equation(s):
// \IIR_inst0|Add4~8_combout  = ((\IIR_inst0|Add3~6_combout  $ (\IIR_inst0|sample_in[10][12]~q  $ (!\IIR_inst0|Add4~7 )))) # (GND)
// \IIR_inst0|Add4~9  = CARRY((\IIR_inst0|Add3~6_combout  & ((\IIR_inst0|sample_in[10][12]~q ) # (!\IIR_inst0|Add4~7 ))) # (!\IIR_inst0|Add3~6_combout  & (\IIR_inst0|sample_in[10][12]~q  & !\IIR_inst0|Add4~7 )))

	.dataa(\IIR_inst0|Add3~6_combout ),
	.datab(\IIR_inst0|sample_in[10][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add4~7 ),
	.combout(\IIR_inst0|Add4~8_combout ),
	.cout(\IIR_inst0|Add4~9 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~8 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N28
cycloneive_lcell_comb \IIR_inst0|sample_in[11][12]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[11][12]~feeder_combout  = \IIR_inst0|sample_in[10][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[10][12]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][12]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N29
dffeas \IIR_inst0|sample_in[11][12] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][12] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N14
cycloneive_lcell_comb \IIR_inst0|Add5~8 (
// Equation(s):
// \IIR_inst0|Add5~8_combout  = ((\IIR_inst0|Add4~8_combout  $ (\IIR_inst0|sample_in[11][12]~q  $ (!\IIR_inst0|Add5~7 )))) # (GND)
// \IIR_inst0|Add5~9  = CARRY((\IIR_inst0|Add4~8_combout  & ((\IIR_inst0|sample_in[11][12]~q ) # (!\IIR_inst0|Add5~7 ))) # (!\IIR_inst0|Add4~8_combout  & (\IIR_inst0|sample_in[11][12]~q  & !\IIR_inst0|Add5~7 )))

	.dataa(\IIR_inst0|Add4~8_combout ),
	.datab(\IIR_inst0|sample_in[11][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add5~7 ),
	.combout(\IIR_inst0|Add5~8_combout ),
	.cout(\IIR_inst0|Add5~9 ));
// synopsys translate_off
defparam \IIR_inst0|Add5~8 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \IIR_inst0|sample_in[6][13] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[6][13] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \IIR_inst0|sample_in[7][13]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[7][13]~feeder_combout  = \IIR_inst0|sample_in[6][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[6][13]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][13]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \IIR_inst0|sample_in[7][13] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][13] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneive_lcell_comb \IIR_inst0|sample_in[8][13]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[8][13]~feeder_combout  = \IIR_inst0|sample_in[7][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[7][13]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[8][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][13]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[8][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N31
dffeas \IIR_inst0|sample_in[8][13] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][13] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneive_lcell_comb \IIR_inst0|sample_in[9][13]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[9][13]~feeder_combout  = \IIR_inst0|sample_in[8][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[8][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][13]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N27
dffeas \IIR_inst0|sample_in[9][13] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][13] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N17
dffeas \IIR_inst0|sample_in[10][13] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[9][13]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][13] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N3
dffeas \IIR_inst0|sample_in[11][13] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[10][13]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][13] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \IIR_inst0|Add0~10 (
// Equation(s):
// \IIR_inst0|Add0~10_combout  = (\IIR_inst0|sample_in[6][13]~q  & ((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5  & (\IIR_inst0|Add0~9  & VCC)) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5  & 
// (!\IIR_inst0|Add0~9 )))) # (!\IIR_inst0|sample_in[6][13]~q  & ((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5  & (!\IIR_inst0|Add0~9 )) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5  & ((\IIR_inst0|Add0~9 ) # 
// (GND)))))
// \IIR_inst0|Add0~11  = CARRY((\IIR_inst0|sample_in[6][13]~q  & (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5  & !\IIR_inst0|Add0~9 )) # (!\IIR_inst0|sample_in[6][13]~q  & ((!\IIR_inst0|Add0~9 ) # 
// (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5 ))))

	.dataa(\IIR_inst0|sample_in[6][13]~q ),
	.datab(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add0~9 ),
	.combout(\IIR_inst0|Add0~10_combout ),
	.cout(\IIR_inst0|Add0~11 ));
// synopsys translate_off
defparam \IIR_inst0|Add0~10 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \IIR_inst0|Add1~8 (
// Equation(s):
// \IIR_inst0|Add1~8_combout  = ((\IIR_inst0|Add0~10_combout  $ (\IIR_inst0|sample_in[7][12]~q  $ (!\IIR_inst0|Add1~7 )))) # (GND)
// \IIR_inst0|Add1~9  = CARRY((\IIR_inst0|Add0~10_combout  & ((\IIR_inst0|sample_in[7][12]~q ) # (!\IIR_inst0|Add1~7 ))) # (!\IIR_inst0|Add0~10_combout  & (\IIR_inst0|sample_in[7][12]~q  & !\IIR_inst0|Add1~7 )))

	.dataa(\IIR_inst0|Add0~10_combout ),
	.datab(\IIR_inst0|sample_in[7][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add1~7 ),
	.combout(\IIR_inst0|Add1~8_combout ),
	.cout(\IIR_inst0|Add1~9 ));
// synopsys translate_off
defparam \IIR_inst0|Add1~8 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneive_lcell_comb \IIR_inst0|Add2~8 (
// Equation(s):
// \IIR_inst0|Add2~8_combout  = ((\IIR_inst0|Add1~8_combout  $ (\IIR_inst0|sample_in[8][12]~q  $ (!\IIR_inst0|Add2~7 )))) # (GND)
// \IIR_inst0|Add2~9  = CARRY((\IIR_inst0|Add1~8_combout  & ((\IIR_inst0|sample_in[8][12]~q ) # (!\IIR_inst0|Add2~7 ))) # (!\IIR_inst0|Add1~8_combout  & (\IIR_inst0|sample_in[8][12]~q  & !\IIR_inst0|Add2~7 )))

	.dataa(\IIR_inst0|Add1~8_combout ),
	.datab(\IIR_inst0|sample_in[8][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add2~7 ),
	.combout(\IIR_inst0|Add2~8_combout ),
	.cout(\IIR_inst0|Add2~9 ));
// synopsys translate_off
defparam \IIR_inst0|Add2~8 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneive_lcell_comb \IIR_inst0|Add3~8 (
// Equation(s):
// \IIR_inst0|Add3~8_combout  = ((\IIR_inst0|sample_in[9][12]~q  $ (\IIR_inst0|Add2~8_combout  $ (!\IIR_inst0|Add3~7 )))) # (GND)
// \IIR_inst0|Add3~9  = CARRY((\IIR_inst0|sample_in[9][12]~q  & ((\IIR_inst0|Add2~8_combout ) # (!\IIR_inst0|Add3~7 ))) # (!\IIR_inst0|sample_in[9][12]~q  & (\IIR_inst0|Add2~8_combout  & !\IIR_inst0|Add3~7 )))

	.dataa(\IIR_inst0|sample_in[9][12]~q ),
	.datab(\IIR_inst0|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add3~7 ),
	.combout(\IIR_inst0|Add3~8_combout ),
	.cout(\IIR_inst0|Add3~9 ));
// synopsys translate_off
defparam \IIR_inst0|Add3~8 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \IIR_inst0|Add4~10 (
// Equation(s):
// \IIR_inst0|Add4~10_combout  = (\IIR_inst0|sample_in[10][13]~q  & ((\IIR_inst0|Add3~8_combout  & (\IIR_inst0|Add4~9  & VCC)) # (!\IIR_inst0|Add3~8_combout  & (!\IIR_inst0|Add4~9 )))) # (!\IIR_inst0|sample_in[10][13]~q  & ((\IIR_inst0|Add3~8_combout  & 
// (!\IIR_inst0|Add4~9 )) # (!\IIR_inst0|Add3~8_combout  & ((\IIR_inst0|Add4~9 ) # (GND)))))
// \IIR_inst0|Add4~11  = CARRY((\IIR_inst0|sample_in[10][13]~q  & (!\IIR_inst0|Add3~8_combout  & !\IIR_inst0|Add4~9 )) # (!\IIR_inst0|sample_in[10][13]~q  & ((!\IIR_inst0|Add4~9 ) # (!\IIR_inst0|Add3~8_combout ))))

	.dataa(\IIR_inst0|sample_in[10][13]~q ),
	.datab(\IIR_inst0|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add4~9 ),
	.combout(\IIR_inst0|Add4~10_combout ),
	.cout(\IIR_inst0|Add4~11 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~10 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N16
cycloneive_lcell_comb \IIR_inst0|Add5~10 (
// Equation(s):
// \IIR_inst0|Add5~10_combout  = (\IIR_inst0|sample_in[11][13]~q  & ((\IIR_inst0|Add4~10_combout  & (\IIR_inst0|Add5~9  & VCC)) # (!\IIR_inst0|Add4~10_combout  & (!\IIR_inst0|Add5~9 )))) # (!\IIR_inst0|sample_in[11][13]~q  & ((\IIR_inst0|Add4~10_combout  & 
// (!\IIR_inst0|Add5~9 )) # (!\IIR_inst0|Add4~10_combout  & ((\IIR_inst0|Add5~9 ) # (GND)))))
// \IIR_inst0|Add5~11  = CARRY((\IIR_inst0|sample_in[11][13]~q  & (!\IIR_inst0|Add4~10_combout  & !\IIR_inst0|Add5~9 )) # (!\IIR_inst0|sample_in[11][13]~q  & ((!\IIR_inst0|Add5~9 ) # (!\IIR_inst0|Add4~10_combout ))))

	.dataa(\IIR_inst0|sample_in[11][13]~q ),
	.datab(\IIR_inst0|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add5~9 ),
	.combout(\IIR_inst0|Add5~10_combout ),
	.cout(\IIR_inst0|Add5~11 ));
// synopsys translate_off
defparam \IIR_inst0|Add5~10 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \IIR_inst0|sample_in[6][14] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[6][14] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \IIR_inst0|sample_in[7][14]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[7][14]~feeder_combout  = \IIR_inst0|sample_in[6][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[6][14]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][14]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \IIR_inst0|sample_in[7][14] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][14] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N19
dffeas \IIR_inst0|sample_in[8][14] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[7][14]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][14] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N9
dffeas \IIR_inst0|sample_in[9][14] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[8][14]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][14] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N21
dffeas \IIR_inst0|sample_in[10][14] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[9][14]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][14] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \IIR_inst0|sample_in[11][14] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[10][14]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][14] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \IIR_inst0|Add0~12 (
// Equation(s):
// \IIR_inst0|Add0~12_combout  = ((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a6  $ (\IIR_inst0|sample_in[6][14]~q  $ (!\IIR_inst0|Add0~11 )))) # (GND)
// \IIR_inst0|Add0~13  = CARRY((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a6  & ((\IIR_inst0|sample_in[6][14]~q ) # (!\IIR_inst0|Add0~11 ))) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a6  & 
// (\IIR_inst0|sample_in[6][14]~q  & !\IIR_inst0|Add0~11 )))

	.dataa(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.datab(\IIR_inst0|sample_in[6][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add0~11 ),
	.combout(\IIR_inst0|Add0~12_combout ),
	.cout(\IIR_inst0|Add0~13 ));
// synopsys translate_off
defparam \IIR_inst0|Add0~12 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \IIR_inst0|Add1~10 (
// Equation(s):
// \IIR_inst0|Add1~10_combout  = (\IIR_inst0|sample_in[7][13]~q  & ((\IIR_inst0|Add0~12_combout  & (\IIR_inst0|Add1~9  & VCC)) # (!\IIR_inst0|Add0~12_combout  & (!\IIR_inst0|Add1~9 )))) # (!\IIR_inst0|sample_in[7][13]~q  & ((\IIR_inst0|Add0~12_combout  & 
// (!\IIR_inst0|Add1~9 )) # (!\IIR_inst0|Add0~12_combout  & ((\IIR_inst0|Add1~9 ) # (GND)))))
// \IIR_inst0|Add1~11  = CARRY((\IIR_inst0|sample_in[7][13]~q  & (!\IIR_inst0|Add0~12_combout  & !\IIR_inst0|Add1~9 )) # (!\IIR_inst0|sample_in[7][13]~q  & ((!\IIR_inst0|Add1~9 ) # (!\IIR_inst0|Add0~12_combout ))))

	.dataa(\IIR_inst0|sample_in[7][13]~q ),
	.datab(\IIR_inst0|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add1~9 ),
	.combout(\IIR_inst0|Add1~10_combout ),
	.cout(\IIR_inst0|Add1~11 ));
// synopsys translate_off
defparam \IIR_inst0|Add1~10 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneive_lcell_comb \IIR_inst0|Add2~10 (
// Equation(s):
// \IIR_inst0|Add2~10_combout  = (\IIR_inst0|sample_in[8][13]~q  & ((\IIR_inst0|Add1~10_combout  & (\IIR_inst0|Add2~9  & VCC)) # (!\IIR_inst0|Add1~10_combout  & (!\IIR_inst0|Add2~9 )))) # (!\IIR_inst0|sample_in[8][13]~q  & ((\IIR_inst0|Add1~10_combout  & 
// (!\IIR_inst0|Add2~9 )) # (!\IIR_inst0|Add1~10_combout  & ((\IIR_inst0|Add2~9 ) # (GND)))))
// \IIR_inst0|Add2~11  = CARRY((\IIR_inst0|sample_in[8][13]~q  & (!\IIR_inst0|Add1~10_combout  & !\IIR_inst0|Add2~9 )) # (!\IIR_inst0|sample_in[8][13]~q  & ((!\IIR_inst0|Add2~9 ) # (!\IIR_inst0|Add1~10_combout ))))

	.dataa(\IIR_inst0|sample_in[8][13]~q ),
	.datab(\IIR_inst0|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add2~9 ),
	.combout(\IIR_inst0|Add2~10_combout ),
	.cout(\IIR_inst0|Add2~11 ));
// synopsys translate_off
defparam \IIR_inst0|Add2~10 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneive_lcell_comb \IIR_inst0|Add3~10 (
// Equation(s):
// \IIR_inst0|Add3~10_combout  = (\IIR_inst0|sample_in[9][13]~q  & ((\IIR_inst0|Add2~10_combout  & (\IIR_inst0|Add3~9  & VCC)) # (!\IIR_inst0|Add2~10_combout  & (!\IIR_inst0|Add3~9 )))) # (!\IIR_inst0|sample_in[9][13]~q  & ((\IIR_inst0|Add2~10_combout  & 
// (!\IIR_inst0|Add3~9 )) # (!\IIR_inst0|Add2~10_combout  & ((\IIR_inst0|Add3~9 ) # (GND)))))
// \IIR_inst0|Add3~11  = CARRY((\IIR_inst0|sample_in[9][13]~q  & (!\IIR_inst0|Add2~10_combout  & !\IIR_inst0|Add3~9 )) # (!\IIR_inst0|sample_in[9][13]~q  & ((!\IIR_inst0|Add3~9 ) # (!\IIR_inst0|Add2~10_combout ))))

	.dataa(\IIR_inst0|sample_in[9][13]~q ),
	.datab(\IIR_inst0|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add3~9 ),
	.combout(\IIR_inst0|Add3~10_combout ),
	.cout(\IIR_inst0|Add3~11 ));
// synopsys translate_off
defparam \IIR_inst0|Add3~10 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N14
cycloneive_lcell_comb \IIR_inst0|Add4~12 (
// Equation(s):
// \IIR_inst0|Add4~12_combout  = ((\IIR_inst0|sample_in[10][14]~q  $ (\IIR_inst0|Add3~10_combout  $ (!\IIR_inst0|Add4~11 )))) # (GND)
// \IIR_inst0|Add4~13  = CARRY((\IIR_inst0|sample_in[10][14]~q  & ((\IIR_inst0|Add3~10_combout ) # (!\IIR_inst0|Add4~11 ))) # (!\IIR_inst0|sample_in[10][14]~q  & (\IIR_inst0|Add3~10_combout  & !\IIR_inst0|Add4~11 )))

	.dataa(\IIR_inst0|sample_in[10][14]~q ),
	.datab(\IIR_inst0|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add4~11 ),
	.combout(\IIR_inst0|Add4~12_combout ),
	.cout(\IIR_inst0|Add4~13 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~12 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N18
cycloneive_lcell_comb \IIR_inst0|Add5~12 (
// Equation(s):
// \IIR_inst0|Add5~12_combout  = ((\IIR_inst0|sample_in[11][14]~q  $ (\IIR_inst0|Add4~12_combout  $ (!\IIR_inst0|Add5~11 )))) # (GND)
// \IIR_inst0|Add5~13  = CARRY((\IIR_inst0|sample_in[11][14]~q  & ((\IIR_inst0|Add4~12_combout ) # (!\IIR_inst0|Add5~11 ))) # (!\IIR_inst0|sample_in[11][14]~q  & (\IIR_inst0|Add4~12_combout  & !\IIR_inst0|Add5~11 )))

	.dataa(\IIR_inst0|sample_in[11][14]~q ),
	.datab(\IIR_inst0|Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add5~11 ),
	.combout(\IIR_inst0|Add5~12_combout ),
	.cout(\IIR_inst0|Add5~13 ));
// synopsys translate_off
defparam \IIR_inst0|Add5~12 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \IIR_inst0|sample_in[6][15]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[6][15]~feeder_combout  = \IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a7 ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[6][15]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \IIR_inst0|sample_in[6][15] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[6][15] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N9
dffeas \IIR_inst0|sample_in[7][15] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[6][15]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[7][15] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \IIR_inst0|sample_in[8][15]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[8][15]~feeder_combout  = \IIR_inst0|sample_in[7][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[7][15]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][15]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N25
dffeas \IIR_inst0|sample_in[8][15] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[8][15] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N26
cycloneive_lcell_comb \IIR_inst0|sample_in[9][15]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[9][15]~feeder_combout  = \IIR_inst0|sample_in[8][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|sample_in[8][15]~q ),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][15]~feeder .lut_mask = 16'hFF00;
defparam \IIR_inst0|sample_in[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N27
dffeas \IIR_inst0|sample_in[9][15] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[9][15] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N23
dffeas \IIR_inst0|sample_in[10][15] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IIR_inst0|sample_in[9][15]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[10][15] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \IIR_inst0|Add0~14 (
// Equation(s):
// \IIR_inst0|Add0~14_combout  = (\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a7  & ((\IIR_inst0|sample_in[6][15]~q  & (\IIR_inst0|Add0~13  & VCC)) # (!\IIR_inst0|sample_in[6][15]~q  & (!\IIR_inst0|Add0~13 )))) # 
// (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a7  & ((\IIR_inst0|sample_in[6][15]~q  & (!\IIR_inst0|Add0~13 )) # (!\IIR_inst0|sample_in[6][15]~q  & ((\IIR_inst0|Add0~13 ) # (GND)))))
// \IIR_inst0|Add0~15  = CARRY((\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a7  & (!\IIR_inst0|sample_in[6][15]~q  & !\IIR_inst0|Add0~13 )) # (!\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a7  & ((!\IIR_inst0|Add0~13 ) 
// # (!\IIR_inst0|sample_in[6][15]~q ))))

	.dataa(\IIR_inst0|sample_in_rtl_0|auto_generated|altsyncram2|ram_block5a7 ),
	.datab(\IIR_inst0|sample_in[6][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add0~13 ),
	.combout(\IIR_inst0|Add0~14_combout ),
	.cout(\IIR_inst0|Add0~15 ));
// synopsys translate_off
defparam \IIR_inst0|Add0~14 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \IIR_inst0|Add1~12 (
// Equation(s):
// \IIR_inst0|Add1~12_combout  = ((\IIR_inst0|Add0~14_combout  $ (\IIR_inst0|sample_in[7][14]~q  $ (!\IIR_inst0|Add1~11 )))) # (GND)
// \IIR_inst0|Add1~13  = CARRY((\IIR_inst0|Add0~14_combout  & ((\IIR_inst0|sample_in[7][14]~q ) # (!\IIR_inst0|Add1~11 ))) # (!\IIR_inst0|Add0~14_combout  & (\IIR_inst0|sample_in[7][14]~q  & !\IIR_inst0|Add1~11 )))

	.dataa(\IIR_inst0|Add0~14_combout ),
	.datab(\IIR_inst0|sample_in[7][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add1~11 ),
	.combout(\IIR_inst0|Add1~12_combout ),
	.cout(\IIR_inst0|Add1~13 ));
// synopsys translate_off
defparam \IIR_inst0|Add1~12 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneive_lcell_comb \IIR_inst0|Add2~12 (
// Equation(s):
// \IIR_inst0|Add2~12_combout  = ((\IIR_inst0|sample_in[8][14]~q  $ (\IIR_inst0|Add1~12_combout  $ (!\IIR_inst0|Add2~11 )))) # (GND)
// \IIR_inst0|Add2~13  = CARRY((\IIR_inst0|sample_in[8][14]~q  & ((\IIR_inst0|Add1~12_combout ) # (!\IIR_inst0|Add2~11 ))) # (!\IIR_inst0|sample_in[8][14]~q  & (\IIR_inst0|Add1~12_combout  & !\IIR_inst0|Add2~11 )))

	.dataa(\IIR_inst0|sample_in[8][14]~q ),
	.datab(\IIR_inst0|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add2~11 ),
	.combout(\IIR_inst0|Add2~12_combout ),
	.cout(\IIR_inst0|Add2~13 ));
// synopsys translate_off
defparam \IIR_inst0|Add2~12 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneive_lcell_comb \IIR_inst0|Add3~12 (
// Equation(s):
// \IIR_inst0|Add3~12_combout  = ((\IIR_inst0|Add2~12_combout  $ (\IIR_inst0|sample_in[9][14]~q  $ (!\IIR_inst0|Add3~11 )))) # (GND)
// \IIR_inst0|Add3~13  = CARRY((\IIR_inst0|Add2~12_combout  & ((\IIR_inst0|sample_in[9][14]~q ) # (!\IIR_inst0|Add3~11 ))) # (!\IIR_inst0|Add2~12_combout  & (\IIR_inst0|sample_in[9][14]~q  & !\IIR_inst0|Add3~11 )))

	.dataa(\IIR_inst0|Add2~12_combout ),
	.datab(\IIR_inst0|sample_in[9][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add3~11 ),
	.combout(\IIR_inst0|Add3~12_combout ),
	.cout(\IIR_inst0|Add3~13 ));
// synopsys translate_off
defparam \IIR_inst0|Add3~12 .lut_mask = 16'h698E;
defparam \IIR_inst0|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N16
cycloneive_lcell_comb \IIR_inst0|Add4~14 (
// Equation(s):
// \IIR_inst0|Add4~14_combout  = (\IIR_inst0|sample_in[10][15]~q  & ((\IIR_inst0|Add3~12_combout  & (\IIR_inst0|Add4~13  & VCC)) # (!\IIR_inst0|Add3~12_combout  & (!\IIR_inst0|Add4~13 )))) # (!\IIR_inst0|sample_in[10][15]~q  & ((\IIR_inst0|Add3~12_combout  & 
// (!\IIR_inst0|Add4~13 )) # (!\IIR_inst0|Add3~12_combout  & ((\IIR_inst0|Add4~13 ) # (GND)))))
// \IIR_inst0|Add4~15  = CARRY((\IIR_inst0|sample_in[10][15]~q  & (!\IIR_inst0|Add3~12_combout  & !\IIR_inst0|Add4~13 )) # (!\IIR_inst0|sample_in[10][15]~q  & ((!\IIR_inst0|Add4~13 ) # (!\IIR_inst0|Add3~12_combout ))))

	.dataa(\IIR_inst0|sample_in[10][15]~q ),
	.datab(\IIR_inst0|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add4~13 ),
	.combout(\IIR_inst0|Add4~14_combout ),
	.cout(\IIR_inst0|Add4~15 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~14 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \IIR_inst0|sample_in[11][15]~feeder (
// Equation(s):
// \IIR_inst0|sample_in[11][15]~feeder_combout  = \IIR_inst0|sample_in[10][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IIR_inst0|sample_in[10][15]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IIR_inst0|sample_in[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][15]~feeder .lut_mask = 16'hF0F0;
defparam \IIR_inst0|sample_in[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N25
dffeas \IIR_inst0|sample_in[11][15] (
	.clk(\clock_divider_1|clk_50kHz~clkctrl_outclk ),
	.d(\IIR_inst0|sample_in[11][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IIR_inst0|sample_in[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IIR_inst0|sample_in[11][15] .is_wysiwyg = "true";
defparam \IIR_inst0|sample_in[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N20
cycloneive_lcell_comb \IIR_inst0|Add5~14 (
// Equation(s):
// \IIR_inst0|Add5~14_combout  = (\IIR_inst0|Add4~14_combout  & ((\IIR_inst0|sample_in[11][15]~q  & (\IIR_inst0|Add5~13  & VCC)) # (!\IIR_inst0|sample_in[11][15]~q  & (!\IIR_inst0|Add5~13 )))) # (!\IIR_inst0|Add4~14_combout  & 
// ((\IIR_inst0|sample_in[11][15]~q  & (!\IIR_inst0|Add5~13 )) # (!\IIR_inst0|sample_in[11][15]~q  & ((\IIR_inst0|Add5~13 ) # (GND)))))
// \IIR_inst0|Add5~15  = CARRY((\IIR_inst0|Add4~14_combout  & (!\IIR_inst0|sample_in[11][15]~q  & !\IIR_inst0|Add5~13 )) # (!\IIR_inst0|Add4~14_combout  & ((!\IIR_inst0|Add5~13 ) # (!\IIR_inst0|sample_in[11][15]~q ))))

	.dataa(\IIR_inst0|Add4~14_combout ),
	.datab(\IIR_inst0|sample_in[11][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add5~13 ),
	.combout(\IIR_inst0|Add5~14_combout ),
	.cout(\IIR_inst0|Add5~15 ));
// synopsys translate_off
defparam \IIR_inst0|Add5~14 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \IIR_inst0|Add0~16 (
// Equation(s):
// \IIR_inst0|Add0~16_combout  = !\IIR_inst0|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\IIR_inst0|Add0~15 ),
	.combout(\IIR_inst0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|Add0~16 .lut_mask = 16'h0F0F;
defparam \IIR_inst0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \IIR_inst0|Add1~14 (
// Equation(s):
// \IIR_inst0|Add1~14_combout  = (\IIR_inst0|sample_in[7][15]~q  & ((\IIR_inst0|Add0~16_combout  & (\IIR_inst0|Add1~13  & VCC)) # (!\IIR_inst0|Add0~16_combout  & (!\IIR_inst0|Add1~13 )))) # (!\IIR_inst0|sample_in[7][15]~q  & ((\IIR_inst0|Add0~16_combout  & 
// (!\IIR_inst0|Add1~13 )) # (!\IIR_inst0|Add0~16_combout  & ((\IIR_inst0|Add1~13 ) # (GND)))))
// \IIR_inst0|Add1~15  = CARRY((\IIR_inst0|sample_in[7][15]~q  & (!\IIR_inst0|Add0~16_combout  & !\IIR_inst0|Add1~13 )) # (!\IIR_inst0|sample_in[7][15]~q  & ((!\IIR_inst0|Add1~13 ) # (!\IIR_inst0|Add0~16_combout ))))

	.dataa(\IIR_inst0|sample_in[7][15]~q ),
	.datab(\IIR_inst0|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add1~13 ),
	.combout(\IIR_inst0|Add1~14_combout ),
	.cout(\IIR_inst0|Add1~15 ));
// synopsys translate_off
defparam \IIR_inst0|Add1~14 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneive_lcell_comb \IIR_inst0|Add2~14 (
// Equation(s):
// \IIR_inst0|Add2~14_combout  = (\IIR_inst0|Add1~14_combout  & ((\IIR_inst0|sample_in[8][15]~q  & (\IIR_inst0|Add2~13  & VCC)) # (!\IIR_inst0|sample_in[8][15]~q  & (!\IIR_inst0|Add2~13 )))) # (!\IIR_inst0|Add1~14_combout  & ((\IIR_inst0|sample_in[8][15]~q  
// & (!\IIR_inst0|Add2~13 )) # (!\IIR_inst0|sample_in[8][15]~q  & ((\IIR_inst0|Add2~13 ) # (GND)))))
// \IIR_inst0|Add2~15  = CARRY((\IIR_inst0|Add1~14_combout  & (!\IIR_inst0|sample_in[8][15]~q  & !\IIR_inst0|Add2~13 )) # (!\IIR_inst0|Add1~14_combout  & ((!\IIR_inst0|Add2~13 ) # (!\IIR_inst0|sample_in[8][15]~q ))))

	.dataa(\IIR_inst0|Add1~14_combout ),
	.datab(\IIR_inst0|sample_in[8][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add2~13 ),
	.combout(\IIR_inst0|Add2~14_combout ),
	.cout(\IIR_inst0|Add2~15 ));
// synopsys translate_off
defparam \IIR_inst0|Add2~14 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N14
cycloneive_lcell_comb \IIR_inst0|Add3~14 (
// Equation(s):
// \IIR_inst0|Add3~14_combout  = (\IIR_inst0|Add2~14_combout  & ((\IIR_inst0|sample_in[9][15]~q  & (\IIR_inst0|Add3~13  & VCC)) # (!\IIR_inst0|sample_in[9][15]~q  & (!\IIR_inst0|Add3~13 )))) # (!\IIR_inst0|Add2~14_combout  & ((\IIR_inst0|sample_in[9][15]~q  
// & (!\IIR_inst0|Add3~13 )) # (!\IIR_inst0|sample_in[9][15]~q  & ((\IIR_inst0|Add3~13 ) # (GND)))))
// \IIR_inst0|Add3~15  = CARRY((\IIR_inst0|Add2~14_combout  & (!\IIR_inst0|sample_in[9][15]~q  & !\IIR_inst0|Add3~13 )) # (!\IIR_inst0|Add2~14_combout  & ((!\IIR_inst0|Add3~13 ) # (!\IIR_inst0|sample_in[9][15]~q ))))

	.dataa(\IIR_inst0|Add2~14_combout ),
	.datab(\IIR_inst0|sample_in[9][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add3~13 ),
	.combout(\IIR_inst0|Add3~14_combout ),
	.cout(\IIR_inst0|Add3~15 ));
// synopsys translate_off
defparam \IIR_inst0|Add3~14 .lut_mask = 16'h9617;
defparam \IIR_inst0|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneive_lcell_comb \IIR_inst0|Add4~16 (
// Equation(s):
// \IIR_inst0|Add4~16_combout  = (\IIR_inst0|Add3~14_combout  & (\IIR_inst0|Add4~15  $ (GND))) # (!\IIR_inst0|Add3~14_combout  & (!\IIR_inst0|Add4~15  & VCC))
// \IIR_inst0|Add4~17  = CARRY((\IIR_inst0|Add3~14_combout  & !\IIR_inst0|Add4~15 ))

	.dataa(gnd),
	.datab(\IIR_inst0|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add4~15 ),
	.combout(\IIR_inst0|Add4~16_combout ),
	.cout(\IIR_inst0|Add4~17 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~16 .lut_mask = 16'hC30C;
defparam \IIR_inst0|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N22
cycloneive_lcell_comb \IIR_inst0|Add5~16 (
// Equation(s):
// \IIR_inst0|Add5~16_combout  = (\IIR_inst0|Add4~16_combout  & (\IIR_inst0|Add5~15  $ (GND))) # (!\IIR_inst0|Add4~16_combout  & (!\IIR_inst0|Add5~15  & VCC))
// \IIR_inst0|Add5~17  = CARRY((\IIR_inst0|Add4~16_combout  & !\IIR_inst0|Add5~15 ))

	.dataa(\IIR_inst0|Add4~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add5~15 ),
	.combout(\IIR_inst0|Add5~16_combout ),
	.cout(\IIR_inst0|Add5~17 ));
// synopsys translate_off
defparam \IIR_inst0|Add5~16 .lut_mask = 16'hA50A;
defparam \IIR_inst0|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \IIR_inst0|Add1~16 (
// Equation(s):
// \IIR_inst0|Add1~16_combout  = !\IIR_inst0|Add1~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\IIR_inst0|Add1~15 ),
	.combout(\IIR_inst0|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|Add1~16 .lut_mask = 16'h0F0F;
defparam \IIR_inst0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneive_lcell_comb \IIR_inst0|Add2~16 (
// Equation(s):
// \IIR_inst0|Add2~16_combout  = (\IIR_inst0|Add1~16_combout  & (\IIR_inst0|Add2~15  $ (GND))) # (!\IIR_inst0|Add1~16_combout  & (!\IIR_inst0|Add2~15  & VCC))
// \IIR_inst0|Add2~17  = CARRY((\IIR_inst0|Add1~16_combout  & !\IIR_inst0|Add2~15 ))

	.dataa(gnd),
	.datab(\IIR_inst0|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add2~15 ),
	.combout(\IIR_inst0|Add2~16_combout ),
	.cout(\IIR_inst0|Add2~17 ));
// synopsys translate_off
defparam \IIR_inst0|Add2~16 .lut_mask = 16'hC30C;
defparam \IIR_inst0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneive_lcell_comb \IIR_inst0|Add3~16 (
// Equation(s):
// \IIR_inst0|Add3~16_combout  = (\IIR_inst0|Add2~16_combout  & (\IIR_inst0|Add3~15  $ (GND))) # (!\IIR_inst0|Add2~16_combout  & (!\IIR_inst0|Add3~15  & VCC))
// \IIR_inst0|Add3~17  = CARRY((\IIR_inst0|Add2~16_combout  & !\IIR_inst0|Add3~15 ))

	.dataa(gnd),
	.datab(\IIR_inst0|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add3~15 ),
	.combout(\IIR_inst0|Add3~16_combout ),
	.cout(\IIR_inst0|Add3~17 ));
// synopsys translate_off
defparam \IIR_inst0|Add3~16 .lut_mask = 16'hC30C;
defparam \IIR_inst0|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N20
cycloneive_lcell_comb \IIR_inst0|Add4~18 (
// Equation(s):
// \IIR_inst0|Add4~18_combout  = (\IIR_inst0|Add3~16_combout  & (!\IIR_inst0|Add4~17 )) # (!\IIR_inst0|Add3~16_combout  & ((\IIR_inst0|Add4~17 ) # (GND)))
// \IIR_inst0|Add4~19  = CARRY((!\IIR_inst0|Add4~17 ) # (!\IIR_inst0|Add3~16_combout ))

	.dataa(gnd),
	.datab(\IIR_inst0|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add4~17 ),
	.combout(\IIR_inst0|Add4~18_combout ),
	.cout(\IIR_inst0|Add4~19 ));
// synopsys translate_off
defparam \IIR_inst0|Add4~18 .lut_mask = 16'h3C3F;
defparam \IIR_inst0|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N24
cycloneive_lcell_comb \IIR_inst0|Add5~18 (
// Equation(s):
// \IIR_inst0|Add5~18_combout  = (\IIR_inst0|Add4~18_combout  & (!\IIR_inst0|Add5~17 )) # (!\IIR_inst0|Add4~18_combout  & ((\IIR_inst0|Add5~17 ) # (GND)))
// \IIR_inst0|Add5~19  = CARRY((!\IIR_inst0|Add5~17 ) # (!\IIR_inst0|Add4~18_combout ))

	.dataa(\IIR_inst0|Add4~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IIR_inst0|Add5~17 ),
	.combout(\IIR_inst0|Add5~18_combout ),
	.cout(\IIR_inst0|Add5~19 ));
// synopsys translate_off
defparam \IIR_inst0|Add5~18 .lut_mask = 16'h5A5F;
defparam \IIR_inst0|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \IIR_inst0|Add2~18 (
// Equation(s):
// \IIR_inst0|Add2~18_combout  = \IIR_inst0|Add2~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\IIR_inst0|Add2~17 ),
	.combout(\IIR_inst0|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|Add2~18 .lut_mask = 16'hF0F0;
defparam \IIR_inst0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneive_lcell_comb \IIR_inst0|Add3~18 (
// Equation(s):
// \IIR_inst0|Add3~18_combout  = \IIR_inst0|Add3~17  $ (\IIR_inst0|Add2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|Add2~18_combout ),
	.cin(\IIR_inst0|Add3~17 ),
	.combout(\IIR_inst0|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|Add3~18 .lut_mask = 16'h0FF0;
defparam \IIR_inst0|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneive_lcell_comb \IIR_inst0|Add4~20 (
// Equation(s):
// \IIR_inst0|Add4~20_combout  = \IIR_inst0|Add4~19  $ (!\IIR_inst0|Add3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|Add3~18_combout ),
	.cin(\IIR_inst0|Add4~19 ),
	.combout(\IIR_inst0|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|Add4~20 .lut_mask = 16'hF00F;
defparam \IIR_inst0|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N26
cycloneive_lcell_comb \IIR_inst0|Add5~20 (
// Equation(s):
// \IIR_inst0|Add5~20_combout  = \IIR_inst0|Add5~19  $ (!\IIR_inst0|Add4~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IIR_inst0|Add4~20_combout ),
	.cin(\IIR_inst0|Add5~19 ),
	.combout(\IIR_inst0|Add5~20_combout ),
	.cout());
// synopsys translate_off
defparam \IIR_inst0|Add5~20 .lut_mask = 16'hF00F;
defparam \IIR_inst0|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneive_lcell_comb \dac_clk_reg[0]~feeder (
// Equation(s):
// \dac_clk_reg[0]~feeder_combout  = \clock_divider_1|clk_50kHz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_divider_1|clk_50kHz~q ),
	.cin(gnd),
	.combout(\dac_clk_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac_clk_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \dac_clk_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N13
dffeas \dac_clk_reg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dac_clk_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dac_clk_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_clk_reg[0] .is_wysiwyg = "true";
defparam \dac_clk_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneive_lcell_comb \dac_clk_reg[1]~feeder (
// Equation(s):
// \dac_clk_reg[1]~feeder_combout  = dac_clk_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dac_clk_reg[0]),
	.cin(gnd),
	.combout(\dac_clk_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac_clk_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \dac_clk_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N31
dffeas \dac_clk_reg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\dac_clk_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dac_clk_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac_clk_reg[1] .is_wysiwyg = "true";
defparam \dac_clk_reg[1] .power_up = "low";
// synopsys translate_on

assign data_out_8bit[0] = \data_out_8bit[0]~output_o ;

assign data_out_8bit[1] = \data_out_8bit[1]~output_o ;

assign data_out_8bit[2] = \data_out_8bit[2]~output_o ;

assign data_out_8bit[3] = \data_out_8bit[3]~output_o ;

assign data_out_8bit[4] = \data_out_8bit[4]~output_o ;

assign data_out_8bit[5] = \data_out_8bit[5]~output_o ;

assign data_out_8bit[6] = \data_out_8bit[6]~output_o ;

assign data_out_8bit[7] = \data_out_8bit[7]~output_o ;

assign dac_clk = \dac_clk~output_o ;

assign adc_clk = \adc_clk~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
