

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Wed Sep 03 13:02:31 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	idataBANK0,global,class=CODE,space=0,delta=1,noexec
     7                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     8                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,lowdata,noexec
    12                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,lowdata,noexec
    13                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    14                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    15                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    16                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    17                           	psect	text3,global,reloc=2,class=CODE,space=0,delta=1
    18                           	psect	text4,global,reloc=2,class=CODE,space=0,delta=1
    19                           	psect	text5,global,reloc=2,class=CODE,space=0,delta=1,inline
    20                           	psect	text6,global,reloc=2,class=CODE,space=0,delta=1,inline
    21                           	psect	text7,global,reloc=2,class=CODE,space=0,delta=1,inline
    22                           	psect	text8,global,reloc=2,class=CODE,space=0,delta=1,inline
    23                           	psect	text9,global,reloc=2,class=CODE,space=0,delta=1,inline
    24                           	psect	text10,global,reloc=2,class=CODE,space=0,delta=1
    25                           	psect	text11,global,reloc=2,class=CODE,space=0,delta=1
    26                           	psect	text12,global,reloc=2,class=CODE,space=0,delta=1
    27                           	psect	text13,global,reloc=2,class=CODE,space=0,delta=1
    28                           	psect	text14,global,reloc=2,class=CODE,space=0,delta=1
    29                           	psect	text15,global,reloc=2,class=CODE,space=0,delta=1
    30                           	psect	text16,global,reloc=2,class=CODE,space=0,delta=1
    31                           	psect	text17,global,reloc=2,class=CODE,space=0,delta=1
    32                           	psect	text18,global,reloc=2,class=CODE,space=0,delta=1
    33                           	psect	text19,global,reloc=2,class=CODE,space=0,delta=1
    34                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
    35                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    36                           	psect	text21,global,reloc=2,class=CODE,space=0,delta=1
    37                           	psect	text22,global,reloc=2,class=CODE,space=0,delta=1
    38                           	psect	text23,global,reloc=2,class=CODE,space=0,delta=1
    39                           	psect	text24,global,reloc=2,class=CODE,space=0,delta=1
    40                           	psect	text25,global,reloc=2,class=CODE,space=0,delta=1
    41                           	psect	text26,global,reloc=2,class=CODE,space=0,delta=1
    42                           	psect	text27,global,reloc=2,class=CODE,space=0,delta=1
    43                           	psect	text28,global,reloc=2,class=CODE,space=0,delta=1
    44                           	psect	text29,global,reloc=2,class=CODE,space=0,delta=1
    45                           	psect	text30,global,reloc=2,class=CODE,space=0,delta=1
    46                           	psect	text31,global,reloc=2,class=CODE,space=0,delta=1
    47                           	psect	text32,global,reloc=2,class=CODE,space=0,delta=1
    48                           	psect	text33,global,reloc=2,class=CODE,space=0,delta=1
    49                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    50                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    51                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    52                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    53                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    54   000000                     
    55                           ; Version 2.20
    56                           ; Generated 12/02/2020 GMT
    57                           ; 
    58                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    59                           ; All rights reserved.
    60                           ; 
    61                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    62                           ; 
    63                           ; Redistribution and use in source and binary forms, with or without modification, are
    64                           ; permitted provided that the following conditions are met:
    65                           ; 
    66                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    67                           ;        conditions and the following disclaimer.
    68                           ; 
    69                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    70                           ;        of conditions and the following disclaimer in the documentation and/or other
    71                           ;        materials provided with the distribution.
    72                           ; 
    73                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    74                           ;        software without specific prior written permission.
    75                           ; 
    76                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    77                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    78                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    79                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    80                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    81                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    82                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    83                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    84                           ; 
    85                           ; 
    86                           ; Code-generator required, PIC18F4620 Definitions
    87                           ; 
    88                           ; SFR Addresses
    89   000FE0                     bsr             equ	4064
    90   000FE9                     fsr0            equ	4073
    91   000FEA                     fsr0h           equ	4074
    92   000FE9                     fsr0l           equ	4073
    93   000FE1                     fsr1            equ	4065
    94   000FE2                     fsr1h           equ	4066
    95   000FE1                     fsr1l           equ	4065
    96   000FD9                     fsr2            equ	4057
    97   000FDA                     fsr2h           equ	4058
    98   000FD9                     fsr2l           equ	4057
    99   000FEF                     indf0           equ	4079
   100   000FE7                     indf1           equ	4071
   101   000FDF                     indf2           equ	4063
   102   000FF2                     intcon          equ	4082
   103   000000                     nvmcon          equ	0
   104   000FF9                     pcl             equ	4089
   105   000FFA                     pclath          equ	4090
   106   000FFB                     pclatu          equ	4091
   107   000FEB                     plusw0          equ	4075
   108   000FE3                     plusw1          equ	4067
   109   000FDB                     plusw2          equ	4059
   110   000FED                     postdec0        equ	4077
   111   000FE5                     postdec1        equ	4069
   112   000FDD                     postdec2        equ	4061
   113   000FEE                     postinc0        equ	4078
   114   000FE6                     postinc1        equ	4070
   115   000FDE                     postinc2        equ	4062
   116   000FEC                     preinc0         equ	4076
   117   000FE4                     preinc1         equ	4068
   118   000FDC                     preinc2         equ	4060
   119   000FF3                     prod            equ	4083
   120   000FF4                     prodh           equ	4084
   121   000FF3                     prodl           equ	4083
   122   000FD8                     status          equ	4056
   123   000FF5                     tablat          equ	4085
   124   000FF6                     tblptr          equ	4086
   125   000FF7                     tblptrh         equ	4087
   126   000FF6                     tblptrl         equ	4086
   127   000FF8                     tblptru         equ	4088
   128   000FFD                     tosl            equ	4093
   129   000FE8                     wreg            equ	4072
   130   000F80                     PORTA           equ	3968	;# 
   131   000F81                     PORTB           equ	3969	;# 
   132   000F82                     PORTC           equ	3970	;# 
   133   000F83                     PORTD           equ	3971	;# 
   134   000F84                     PORTE           equ	3972	;# 
   135   000F89                     LATA            equ	3977	;# 
   136   000F8A                     LATB            equ	3978	;# 
   137   000F8B                     LATC            equ	3979	;# 
   138   000F8C                     LATD            equ	3980	;# 
   139   000F8D                     LATE            equ	3981	;# 
   140   000F92                     TRISA           equ	3986	;# 
   141   000F92                     DDRA            equ	3986	;# 
   142   000F93                     TRISB           equ	3987	;# 
   143   000F93                     DDRB            equ	3987	;# 
   144   000F94                     TRISC           equ	3988	;# 
   145   000F94                     DDRC            equ	3988	;# 
   146   000F95                     TRISD           equ	3989	;# 
   147   000F95                     DDRD            equ	3989	;# 
   148   000F96                     TRISE           equ	3990	;# 
   149   000F96                     DDRE            equ	3990	;# 
   150   000F9B                     OSCTUNE         equ	3995	;# 
   151   000F9D                     PIE1            equ	3997	;# 
   152   000F9E                     PIR1            equ	3998	;# 
   153   000F9F                     IPR1            equ	3999	;# 
   154   000FA0                     PIE2            equ	4000	;# 
   155   000FA1                     PIR2            equ	4001	;# 
   156   000FA2                     IPR2            equ	4002	;# 
   157   000FA6                     EECON1          equ	4006	;# 
   158   000FA7                     EECON2          equ	4007	;# 
   159   000FA8                     EEDATA          equ	4008	;# 
   160   000FA9                     EEADR           equ	4009	;# 
   161   000FAA                     EEADRH          equ	4010	;# 
   162   000FAB                     RCSTA           equ	4011	;# 
   163   000FAB                     RCSTA1          equ	4011	;# 
   164   000FAC                     TXSTA           equ	4012	;# 
   165   000FAC                     TXSTA1          equ	4012	;# 
   166   000FAD                     TXREG           equ	4013	;# 
   167   000FAD                     TXREG1          equ	4013	;# 
   168   000FAE                     RCREG           equ	4014	;# 
   169   000FAE                     RCREG1          equ	4014	;# 
   170   000FAF                     SPBRG           equ	4015	;# 
   171   000FAF                     SPBRG1          equ	4015	;# 
   172   000FB0                     SPBRGH          equ	4016	;# 
   173   000FB1                     T3CON           equ	4017	;# 
   174   000FB2                     TMR3            equ	4018	;# 
   175   000FB2                     TMR3L           equ	4018	;# 
   176   000FB3                     TMR3H           equ	4019	;# 
   177   000FB4                     CMCON           equ	4020	;# 
   178   000FB5                     CVRCON          equ	4021	;# 
   179   000FB6                     ECCP1AS         equ	4022	;# 
   180   000FB7                     PWM1CON         equ	4023	;# 
   181   000FB8                     BAUDCON         equ	4024	;# 
   182   000FB8                     BAUDCTL         equ	4024	;# 
   183   000FBA                     CCP2CON         equ	4026	;# 
   184   000FBB                     CCPR2           equ	4027	;# 
   185   000FBB                     CCPR2L          equ	4027	;# 
   186   000FBC                     CCPR2H          equ	4028	;# 
   187   000FBD                     CCP1CON         equ	4029	;# 
   188   000FBE                     CCPR1           equ	4030	;# 
   189   000FBE                     CCPR1L          equ	4030	;# 
   190   000FBF                     CCPR1H          equ	4031	;# 
   191   000FC0                     ADCON2          equ	4032	;# 
   192   000FC1                     ADCON1          equ	4033	;# 
   193   000FC2                     ADCON0          equ	4034	;# 
   194   000FC3                     ADRES           equ	4035	;# 
   195   000FC3                     ADRESL          equ	4035	;# 
   196   000FC4                     ADRESH          equ	4036	;# 
   197   000FC5                     SSPCON2         equ	4037	;# 
   198   000FC6                     SSPCON1         equ	4038	;# 
   199   000FC7                     SSPSTAT         equ	4039	;# 
   200   000FC8                     SSPADD          equ	4040	;# 
   201   000FC9                     SSPBUF          equ	4041	;# 
   202   000FCA                     T2CON           equ	4042	;# 
   203   000FCB                     PR2             equ	4043	;# 
   204   000FCB                     MEMCON          equ	4043	;# 
   205   000FCC                     TMR2            equ	4044	;# 
   206   000FCD                     T1CON           equ	4045	;# 
   207   000FCE                     TMR1            equ	4046	;# 
   208   000FCE                     TMR1L           equ	4046	;# 
   209   000FCF                     TMR1H           equ	4047	;# 
   210   000FD0                     RCON            equ	4048	;# 
   211   000FD1                     WDTCON          equ	4049	;# 
   212   000FD2                     HLVDCON         equ	4050	;# 
   213   000FD2                     LVDCON          equ	4050	;# 
   214   000FD3                     OSCCON          equ	4051	;# 
   215   000FD5                     T0CON           equ	4053	;# 
   216   000FD6                     TMR0            equ	4054	;# 
   217   000FD6                     TMR0L           equ	4054	;# 
   218   000FD7                     TMR0H           equ	4055	;# 
   219   000FD8                     STATUS          equ	4056	;# 
   220   000FD9                     FSR2            equ	4057	;# 
   221   000FD9                     FSR2L           equ	4057	;# 
   222   000FDA                     FSR2H           equ	4058	;# 
   223   000FDB                     PLUSW2          equ	4059	;# 
   224   000FDC                     PREINC2         equ	4060	;# 
   225   000FDD                     POSTDEC2        equ	4061	;# 
   226   000FDE                     POSTINC2        equ	4062	;# 
   227   000FDF                     INDF2           equ	4063	;# 
   228   000FE0                     BSR             equ	4064	;# 
   229   000FE1                     FSR1            equ	4065	;# 
   230   000FE1                     FSR1L           equ	4065	;# 
   231   000FE2                     FSR1H           equ	4066	;# 
   232   000FE3                     PLUSW1          equ	4067	;# 
   233   000FE4                     PREINC1         equ	4068	;# 
   234   000FE5                     POSTDEC1        equ	4069	;# 
   235   000FE6                     POSTINC1        equ	4070	;# 
   236   000FE7                     INDF1           equ	4071	;# 
   237   000FE8                     WREG            equ	4072	;# 
   238   000FE9                     FSR0            equ	4073	;# 
   239   000FE9                     FSR0L           equ	4073	;# 
   240   000FEA                     FSR0H           equ	4074	;# 
   241   000FEB                     PLUSW0          equ	4075	;# 
   242   000FEC                     PREINC0         equ	4076	;# 
   243   000FED                     POSTDEC0        equ	4077	;# 
   244   000FEE                     POSTINC0        equ	4078	;# 
   245   000FEF                     INDF0           equ	4079	;# 
   246   000FF0                     INTCON3         equ	4080	;# 
   247   000FF1                     INTCON2         equ	4081	;# 
   248   000FF2                     INTCON          equ	4082	;# 
   249   000FF3                     PROD            equ	4083	;# 
   250   000FF3                     PRODL           equ	4083	;# 
   251   000FF4                     PRODH           equ	4084	;# 
   252   000FF5                     TABLAT          equ	4085	;# 
   253   000FF6                     TBLPTR          equ	4086	;# 
   254   000FF6                     TBLPTRL         equ	4086	;# 
   255   000FF7                     TBLPTRH         equ	4087	;# 
   256   000FF8                     TBLPTRU         equ	4088	;# 
   257   000FF9                     PCLAT           equ	4089	;# 
   258   000FF9                     PC              equ	4089	;# 
   259   000FF9                     PCL             equ	4089	;# 
   260   000FFA                     PCLATH          equ	4090	;# 
   261   000FFB                     PCLATU          equ	4091	;# 
   262   000FFC                     STKPTR          equ	4092	;# 
   263   000FFD                     TOS             equ	4093	;# 
   264   000FFD                     TOSL            equ	4093	;# 
   265   000FFE                     TOSH            equ	4094	;# 
   266   000FFF                     TOSU            equ	4095	;# 
   267   000F80                     PORTA           equ	3968	;# 
   268   000F81                     PORTB           equ	3969	;# 
   269   000F82                     PORTC           equ	3970	;# 
   270   000F83                     PORTD           equ	3971	;# 
   271   000F84                     PORTE           equ	3972	;# 
   272   000F89                     LATA            equ	3977	;# 
   273   000F8A                     LATB            equ	3978	;# 
   274   000F8B                     LATC            equ	3979	;# 
   275   000F8C                     LATD            equ	3980	;# 
   276   000F8D                     LATE            equ	3981	;# 
   277   000F92                     TRISA           equ	3986	;# 
   278   000F92                     DDRA            equ	3986	;# 
   279   000F93                     TRISB           equ	3987	;# 
   280   000F93                     DDRB            equ	3987	;# 
   281   000F94                     TRISC           equ	3988	;# 
   282   000F94                     DDRC            equ	3988	;# 
   283   000F95                     TRISD           equ	3989	;# 
   284   000F95                     DDRD            equ	3989	;# 
   285   000F96                     TRISE           equ	3990	;# 
   286   000F96                     DDRE            equ	3990	;# 
   287   000F9B                     OSCTUNE         equ	3995	;# 
   288   000F9D                     PIE1            equ	3997	;# 
   289   000F9E                     PIR1            equ	3998	;# 
   290   000F9F                     IPR1            equ	3999	;# 
   291   000FA0                     PIE2            equ	4000	;# 
   292   000FA1                     PIR2            equ	4001	;# 
   293   000FA2                     IPR2            equ	4002	;# 
   294   000FA6                     EECON1          equ	4006	;# 
   295   000FA7                     EECON2          equ	4007	;# 
   296   000FA8                     EEDATA          equ	4008	;# 
   297   000FA9                     EEADR           equ	4009	;# 
   298   000FAA                     EEADRH          equ	4010	;# 
   299   000FAB                     RCSTA           equ	4011	;# 
   300   000FAB                     RCSTA1          equ	4011	;# 
   301   000FAC                     TXSTA           equ	4012	;# 
   302   000FAC                     TXSTA1          equ	4012	;# 
   303   000FAD                     TXREG           equ	4013	;# 
   304   000FAD                     TXREG1          equ	4013	;# 
   305   000FAE                     RCREG           equ	4014	;# 
   306   000FAE                     RCREG1          equ	4014	;# 
   307   000FAF                     SPBRG           equ	4015	;# 
   308   000FAF                     SPBRG1          equ	4015	;# 
   309   000FB0                     SPBRGH          equ	4016	;# 
   310   000FB1                     T3CON           equ	4017	;# 
   311   000FB2                     TMR3            equ	4018	;# 
   312   000FB2                     TMR3L           equ	4018	;# 
   313   000FB3                     TMR3H           equ	4019	;# 
   314   000FB4                     CMCON           equ	4020	;# 
   315   000FB5                     CVRCON          equ	4021	;# 
   316   000FB6                     ECCP1AS         equ	4022	;# 
   317   000FB7                     PWM1CON         equ	4023	;# 
   318   000FB8                     BAUDCON         equ	4024	;# 
   319   000FB8                     BAUDCTL         equ	4024	;# 
   320   000FBA                     CCP2CON         equ	4026	;# 
   321   000FBB                     CCPR2           equ	4027	;# 
   322   000FBB                     CCPR2L          equ	4027	;# 
   323   000FBC                     CCPR2H          equ	4028	;# 
   324   000FBD                     CCP1CON         equ	4029	;# 
   325   000FBE                     CCPR1           equ	4030	;# 
   326   000FBE                     CCPR1L          equ	4030	;# 
   327   000FBF                     CCPR1H          equ	4031	;# 
   328   000FC0                     ADCON2          equ	4032	;# 
   329   000FC1                     ADCON1          equ	4033	;# 
   330   000FC2                     ADCON0          equ	4034	;# 
   331   000FC3                     ADRES           equ	4035	;# 
   332   000FC3                     ADRESL          equ	4035	;# 
   333   000FC4                     ADRESH          equ	4036	;# 
   334   000FC5                     SSPCON2         equ	4037	;# 
   335   000FC6                     SSPCON1         equ	4038	;# 
   336   000FC7                     SSPSTAT         equ	4039	;# 
   337   000FC8                     SSPADD          equ	4040	;# 
   338   000FC9                     SSPBUF          equ	4041	;# 
   339   000FCA                     T2CON           equ	4042	;# 
   340   000FCB                     PR2             equ	4043	;# 
   341   000FCB                     MEMCON          equ	4043	;# 
   342   000FCC                     TMR2            equ	4044	;# 
   343   000FCD                     T1CON           equ	4045	;# 
   344   000FCE                     TMR1            equ	4046	;# 
   345   000FCE                     TMR1L           equ	4046	;# 
   346   000FCF                     TMR1H           equ	4047	;# 
   347   000FD0                     RCON            equ	4048	;# 
   348   000FD1                     WDTCON          equ	4049	;# 
   349   000FD2                     HLVDCON         equ	4050	;# 
   350   000FD2                     LVDCON          equ	4050	;# 
   351   000FD3                     OSCCON          equ	4051	;# 
   352   000FD5                     T0CON           equ	4053	;# 
   353   000FD6                     TMR0            equ	4054	;# 
   354   000FD6                     TMR0L           equ	4054	;# 
   355   000FD7                     TMR0H           equ	4055	;# 
   356   000FD8                     STATUS          equ	4056	;# 
   357   000FD9                     FSR2            equ	4057	;# 
   358   000FD9                     FSR2L           equ	4057	;# 
   359   000FDA                     FSR2H           equ	4058	;# 
   360   000FDB                     PLUSW2          equ	4059	;# 
   361   000FDC                     PREINC2         equ	4060	;# 
   362   000FDD                     POSTDEC2        equ	4061	;# 
   363   000FDE                     POSTINC2        equ	4062	;# 
   364   000FDF                     INDF2           equ	4063	;# 
   365   000FE0                     BSR             equ	4064	;# 
   366   000FE1                     FSR1            equ	4065	;# 
   367   000FE1                     FSR1L           equ	4065	;# 
   368   000FE2                     FSR1H           equ	4066	;# 
   369   000FE3                     PLUSW1          equ	4067	;# 
   370   000FE4                     PREINC1         equ	4068	;# 
   371   000FE5                     POSTDEC1        equ	4069	;# 
   372   000FE6                     POSTINC1        equ	4070	;# 
   373   000FE7                     INDF1           equ	4071	;# 
   374   000FE8                     WREG            equ	4072	;# 
   375   000FE9                     FSR0            equ	4073	;# 
   376   000FE9                     FSR0L           equ	4073	;# 
   377   000FEA                     FSR0H           equ	4074	;# 
   378   000FEB                     PLUSW0          equ	4075	;# 
   379   000FEC                     PREINC0         equ	4076	;# 
   380   000FED                     POSTDEC0        equ	4077	;# 
   381   000FEE                     POSTINC0        equ	4078	;# 
   382   000FEF                     INDF0           equ	4079	;# 
   383   000FF0                     INTCON3         equ	4080	;# 
   384   000FF1                     INTCON2         equ	4081	;# 
   385   000FF2                     INTCON          equ	4082	;# 
   386   000FF3                     PROD            equ	4083	;# 
   387   000FF3                     PRODL           equ	4083	;# 
   388   000FF4                     PRODH           equ	4084	;# 
   389   000FF5                     TABLAT          equ	4085	;# 
   390   000FF6                     TBLPTR          equ	4086	;# 
   391   000FF6                     TBLPTRL         equ	4086	;# 
   392   000FF7                     TBLPTRH         equ	4087	;# 
   393   000FF8                     TBLPTRU         equ	4088	;# 
   394   000FF9                     PCLAT           equ	4089	;# 
   395   000FF9                     PC              equ	4089	;# 
   396   000FF9                     PCL             equ	4089	;# 
   397   000FFA                     PCLATH          equ	4090	;# 
   398   000FFB                     PCLATU          equ	4091	;# 
   399   000FFC                     STKPTR          equ	4092	;# 
   400   000FFD                     TOS             equ	4093	;# 
   401   000FFD                     TOSL            equ	4093	;# 
   402   000FFE                     TOSH            equ	4094	;# 
   403   000FFF                     TOSU            equ	4095	;# 
   404   000F80                     PORTA           equ	3968	;# 
   405   000F81                     PORTB           equ	3969	;# 
   406   000F82                     PORTC           equ	3970	;# 
   407   000F83                     PORTD           equ	3971	;# 
   408   000F84                     PORTE           equ	3972	;# 
   409   000F89                     LATA            equ	3977	;# 
   410   000F8A                     LATB            equ	3978	;# 
   411   000F8B                     LATC            equ	3979	;# 
   412   000F8C                     LATD            equ	3980	;# 
   413   000F8D                     LATE            equ	3981	;# 
   414   000F92                     TRISA           equ	3986	;# 
   415   000F92                     DDRA            equ	3986	;# 
   416   000F93                     TRISB           equ	3987	;# 
   417   000F93                     DDRB            equ	3987	;# 
   418   000F94                     TRISC           equ	3988	;# 
   419   000F94                     DDRC            equ	3988	;# 
   420   000F95                     TRISD           equ	3989	;# 
   421   000F95                     DDRD            equ	3989	;# 
   422   000F96                     TRISE           equ	3990	;# 
   423   000F96                     DDRE            equ	3990	;# 
   424   000F9B                     OSCTUNE         equ	3995	;# 
   425   000F9D                     PIE1            equ	3997	;# 
   426   000F9E                     PIR1            equ	3998	;# 
   427   000F9F                     IPR1            equ	3999	;# 
   428   000FA0                     PIE2            equ	4000	;# 
   429   000FA1                     PIR2            equ	4001	;# 
   430   000FA2                     IPR2            equ	4002	;# 
   431   000FA6                     EECON1          equ	4006	;# 
   432   000FA7                     EECON2          equ	4007	;# 
   433   000FA8                     EEDATA          equ	4008	;# 
   434   000FA9                     EEADR           equ	4009	;# 
   435   000FAA                     EEADRH          equ	4010	;# 
   436   000FAB                     RCSTA           equ	4011	;# 
   437   000FAB                     RCSTA1          equ	4011	;# 
   438   000FAC                     TXSTA           equ	4012	;# 
   439   000FAC                     TXSTA1          equ	4012	;# 
   440   000FAD                     TXREG           equ	4013	;# 
   441   000FAD                     TXREG1          equ	4013	;# 
   442   000FAE                     RCREG           equ	4014	;# 
   443   000FAE                     RCREG1          equ	4014	;# 
   444   000FAF                     SPBRG           equ	4015	;# 
   445   000FAF                     SPBRG1          equ	4015	;# 
   446   000FB0                     SPBRGH          equ	4016	;# 
   447   000FB1                     T3CON           equ	4017	;# 
   448   000FB2                     TMR3            equ	4018	;# 
   449   000FB2                     TMR3L           equ	4018	;# 
   450   000FB3                     TMR3H           equ	4019	;# 
   451   000FB4                     CMCON           equ	4020	;# 
   452   000FB5                     CVRCON          equ	4021	;# 
   453   000FB6                     ECCP1AS         equ	4022	;# 
   454   000FB7                     PWM1CON         equ	4023	;# 
   455   000FB8                     BAUDCON         equ	4024	;# 
   456   000FB8                     BAUDCTL         equ	4024	;# 
   457   000FBA                     CCP2CON         equ	4026	;# 
   458   000FBB                     CCPR2           equ	4027	;# 
   459   000FBB                     CCPR2L          equ	4027	;# 
   460   000FBC                     CCPR2H          equ	4028	;# 
   461   000FBD                     CCP1CON         equ	4029	;# 
   462   000FBE                     CCPR1           equ	4030	;# 
   463   000FBE                     CCPR1L          equ	4030	;# 
   464   000FBF                     CCPR1H          equ	4031	;# 
   465   000FC0                     ADCON2          equ	4032	;# 
   466   000FC1                     ADCON1          equ	4033	;# 
   467   000FC2                     ADCON0          equ	4034	;# 
   468   000FC3                     ADRES           equ	4035	;# 
   469   000FC3                     ADRESL          equ	4035	;# 
   470   000FC4                     ADRESH          equ	4036	;# 
   471   000FC5                     SSPCON2         equ	4037	;# 
   472   000FC6                     SSPCON1         equ	4038	;# 
   473   000FC7                     SSPSTAT         equ	4039	;# 
   474   000FC8                     SSPADD          equ	4040	;# 
   475   000FC9                     SSPBUF          equ	4041	;# 
   476   000FCA                     T2CON           equ	4042	;# 
   477   000FCB                     PR2             equ	4043	;# 
   478   000FCB                     MEMCON          equ	4043	;# 
   479   000FCC                     TMR2            equ	4044	;# 
   480   000FCD                     T1CON           equ	4045	;# 
   481   000FCE                     TMR1            equ	4046	;# 
   482   000FCE                     TMR1L           equ	4046	;# 
   483   000FCF                     TMR1H           equ	4047	;# 
   484   000FD0                     RCON            equ	4048	;# 
   485   000FD1                     WDTCON          equ	4049	;# 
   486   000FD2                     HLVDCON         equ	4050	;# 
   487   000FD2                     LVDCON          equ	4050	;# 
   488   000FD3                     OSCCON          equ	4051	;# 
   489   000FD5                     T0CON           equ	4053	;# 
   490   000FD6                     TMR0            equ	4054	;# 
   491   000FD6                     TMR0L           equ	4054	;# 
   492   000FD7                     TMR0H           equ	4055	;# 
   493   000FD8                     STATUS          equ	4056	;# 
   494   000FD9                     FSR2            equ	4057	;# 
   495   000FD9                     FSR2L           equ	4057	;# 
   496   000FDA                     FSR2H           equ	4058	;# 
   497   000FDB                     PLUSW2          equ	4059	;# 
   498   000FDC                     PREINC2         equ	4060	;# 
   499   000FDD                     POSTDEC2        equ	4061	;# 
   500   000FDE                     POSTINC2        equ	4062	;# 
   501   000FDF                     INDF2           equ	4063	;# 
   502   000FE0                     BSR             equ	4064	;# 
   503   000FE1                     FSR1            equ	4065	;# 
   504   000FE1                     FSR1L           equ	4065	;# 
   505   000FE2                     FSR1H           equ	4066	;# 
   506   000FE3                     PLUSW1          equ	4067	;# 
   507   000FE4                     PREINC1         equ	4068	;# 
   508   000FE5                     POSTDEC1        equ	4069	;# 
   509   000FE6                     POSTINC1        equ	4070	;# 
   510   000FE7                     INDF1           equ	4071	;# 
   511   000FE8                     WREG            equ	4072	;# 
   512   000FE9                     FSR0            equ	4073	;# 
   513   000FE9                     FSR0L           equ	4073	;# 
   514   000FEA                     FSR0H           equ	4074	;# 
   515   000FEB                     PLUSW0          equ	4075	;# 
   516   000FEC                     PREINC0         equ	4076	;# 
   517   000FED                     POSTDEC0        equ	4077	;# 
   518   000FEE                     POSTINC0        equ	4078	;# 
   519   000FEF                     INDF0           equ	4079	;# 
   520   000FF0                     INTCON3         equ	4080	;# 
   521   000FF1                     INTCON2         equ	4081	;# 
   522   000FF2                     INTCON          equ	4082	;# 
   523   000FF3                     PROD            equ	4083	;# 
   524   000FF3                     PRODL           equ	4083	;# 
   525   000FF4                     PRODH           equ	4084	;# 
   526   000FF5                     TABLAT          equ	4085	;# 
   527   000FF6                     TBLPTR          equ	4086	;# 
   528   000FF6                     TBLPTRL         equ	4086	;# 
   529   000FF7                     TBLPTRH         equ	4087	;# 
   530   000FF8                     TBLPTRU         equ	4088	;# 
   531   000FF9                     PCLAT           equ	4089	;# 
   532   000FF9                     PC              equ	4089	;# 
   533   000FF9                     PCL             equ	4089	;# 
   534   000FFA                     PCLATH          equ	4090	;# 
   535   000FFB                     PCLATU          equ	4091	;# 
   536   000FFC                     STKPTR          equ	4092	;# 
   537   000FFD                     TOS             equ	4093	;# 
   538   000FFD                     TOSL            equ	4093	;# 
   539   000FFE                     TOSH            equ	4094	;# 
   540   000FFF                     TOSU            equ	4095	;# 
   541   000F80                     PORTA           equ	3968	;# 
   542   000F81                     PORTB           equ	3969	;# 
   543   000F82                     PORTC           equ	3970	;# 
   544   000F83                     PORTD           equ	3971	;# 
   545   000F84                     PORTE           equ	3972	;# 
   546   000F89                     LATA            equ	3977	;# 
   547   000F8A                     LATB            equ	3978	;# 
   548   000F8B                     LATC            equ	3979	;# 
   549   000F8C                     LATD            equ	3980	;# 
   550   000F8D                     LATE            equ	3981	;# 
   551   000F92                     TRISA           equ	3986	;# 
   552   000F92                     DDRA            equ	3986	;# 
   553   000F93                     TRISB           equ	3987	;# 
   554   000F93                     DDRB            equ	3987	;# 
   555   000F94                     TRISC           equ	3988	;# 
   556   000F94                     DDRC            equ	3988	;# 
   557   000F95                     TRISD           equ	3989	;# 
   558   000F95                     DDRD            equ	3989	;# 
   559   000F96                     TRISE           equ	3990	;# 
   560   000F96                     DDRE            equ	3990	;# 
   561   000F9B                     OSCTUNE         equ	3995	;# 
   562   000F9D                     PIE1            equ	3997	;# 
   563   000F9E                     PIR1            equ	3998	;# 
   564   000F9F                     IPR1            equ	3999	;# 
   565   000FA0                     PIE2            equ	4000	;# 
   566   000FA1                     PIR2            equ	4001	;# 
   567   000FA2                     IPR2            equ	4002	;# 
   568   000FA6                     EECON1          equ	4006	;# 
   569   000FA7                     EECON2          equ	4007	;# 
   570   000FA8                     EEDATA          equ	4008	;# 
   571   000FA9                     EEADR           equ	4009	;# 
   572   000FAA                     EEADRH          equ	4010	;# 
   573   000FAB                     RCSTA           equ	4011	;# 
   574   000FAB                     RCSTA1          equ	4011	;# 
   575   000FAC                     TXSTA           equ	4012	;# 
   576   000FAC                     TXSTA1          equ	4012	;# 
   577   000FAD                     TXREG           equ	4013	;# 
   578   000FAD                     TXREG1          equ	4013	;# 
   579   000FAE                     RCREG           equ	4014	;# 
   580   000FAE                     RCREG1          equ	4014	;# 
   581   000FAF                     SPBRG           equ	4015	;# 
   582   000FAF                     SPBRG1          equ	4015	;# 
   583   000FB0                     SPBRGH          equ	4016	;# 
   584   000FB1                     T3CON           equ	4017	;# 
   585   000FB2                     TMR3            equ	4018	;# 
   586   000FB2                     TMR3L           equ	4018	;# 
   587   000FB3                     TMR3H           equ	4019	;# 
   588   000FB4                     CMCON           equ	4020	;# 
   589   000FB5                     CVRCON          equ	4021	;# 
   590   000FB6                     ECCP1AS         equ	4022	;# 
   591   000FB7                     PWM1CON         equ	4023	;# 
   592   000FB8                     BAUDCON         equ	4024	;# 
   593   000FB8                     BAUDCTL         equ	4024	;# 
   594   000FBA                     CCP2CON         equ	4026	;# 
   595   000FBB                     CCPR2           equ	4027	;# 
   596   000FBB                     CCPR2L          equ	4027	;# 
   597   000FBC                     CCPR2H          equ	4028	;# 
   598   000FBD                     CCP1CON         equ	4029	;# 
   599   000FBE                     CCPR1           equ	4030	;# 
   600   000FBE                     CCPR1L          equ	4030	;# 
   601   000FBF                     CCPR1H          equ	4031	;# 
   602   000FC0                     ADCON2          equ	4032	;# 
   603   000FC1                     ADCON1          equ	4033	;# 
   604   000FC2                     ADCON0          equ	4034	;# 
   605   000FC3                     ADRES           equ	4035	;# 
   606   000FC3                     ADRESL          equ	4035	;# 
   607   000FC4                     ADRESH          equ	4036	;# 
   608   000FC5                     SSPCON2         equ	4037	;# 
   609   000FC6                     SSPCON1         equ	4038	;# 
   610   000FC7                     SSPSTAT         equ	4039	;# 
   611   000FC8                     SSPADD          equ	4040	;# 
   612   000FC9                     SSPBUF          equ	4041	;# 
   613   000FCA                     T2CON           equ	4042	;# 
   614   000FCB                     PR2             equ	4043	;# 
   615   000FCB                     MEMCON          equ	4043	;# 
   616   000FCC                     TMR2            equ	4044	;# 
   617   000FCD                     T1CON           equ	4045	;# 
   618   000FCE                     TMR1            equ	4046	;# 
   619   000FCE                     TMR1L           equ	4046	;# 
   620   000FCF                     TMR1H           equ	4047	;# 
   621   000FD0                     RCON            equ	4048	;# 
   622   000FD1                     WDTCON          equ	4049	;# 
   623   000FD2                     HLVDCON         equ	4050	;# 
   624   000FD2                     LVDCON          equ	4050	;# 
   625   000FD3                     OSCCON          equ	4051	;# 
   626   000FD5                     T0CON           equ	4053	;# 
   627   000FD6                     TMR0            equ	4054	;# 
   628   000FD6                     TMR0L           equ	4054	;# 
   629   000FD7                     TMR0H           equ	4055	;# 
   630   000FD8                     STATUS          equ	4056	;# 
   631   000FD9                     FSR2            equ	4057	;# 
   632   000FD9                     FSR2L           equ	4057	;# 
   633   000FDA                     FSR2H           equ	4058	;# 
   634   000FDB                     PLUSW2          equ	4059	;# 
   635   000FDC                     PREINC2         equ	4060	;# 
   636   000FDD                     POSTDEC2        equ	4061	;# 
   637   000FDE                     POSTINC2        equ	4062	;# 
   638   000FDF                     INDF2           equ	4063	;# 
   639   000FE0                     BSR             equ	4064	;# 
   640   000FE1                     FSR1            equ	4065	;# 
   641   000FE1                     FSR1L           equ	4065	;# 
   642   000FE2                     FSR1H           equ	4066	;# 
   643   000FE3                     PLUSW1          equ	4067	;# 
   644   000FE4                     PREINC1         equ	4068	;# 
   645   000FE5                     POSTDEC1        equ	4069	;# 
   646   000FE6                     POSTINC1        equ	4070	;# 
   647   000FE7                     INDF1           equ	4071	;# 
   648   000FE8                     WREG            equ	4072	;# 
   649   000FE9                     FSR0            equ	4073	;# 
   650   000FE9                     FSR0L           equ	4073	;# 
   651   000FEA                     FSR0H           equ	4074	;# 
   652   000FEB                     PLUSW0          equ	4075	;# 
   653   000FEC                     PREINC0         equ	4076	;# 
   654   000FED                     POSTDEC0        equ	4077	;# 
   655   000FEE                     POSTINC0        equ	4078	;# 
   656   000FEF                     INDF0           equ	4079	;# 
   657   000FF0                     INTCON3         equ	4080	;# 
   658   000FF1                     INTCON2         equ	4081	;# 
   659   000FF2                     INTCON          equ	4082	;# 
   660   000FF3                     PROD            equ	4083	;# 
   661   000FF3                     PRODL           equ	4083	;# 
   662   000FF4                     PRODH           equ	4084	;# 
   663   000FF5                     TABLAT          equ	4085	;# 
   664   000FF6                     TBLPTR          equ	4086	;# 
   665   000FF6                     TBLPTRL         equ	4086	;# 
   666   000FF7                     TBLPTRH         equ	4087	;# 
   667   000FF8                     TBLPTRU         equ	4088	;# 
   668   000FF9                     PCLAT           equ	4089	;# 
   669   000FF9                     PC              equ	4089	;# 
   670   000FF9                     PCL             equ	4089	;# 
   671   000FFA                     PCLATH          equ	4090	;# 
   672   000FFB                     PCLATU          equ	4091	;# 
   673   000FFC                     STKPTR          equ	4092	;# 
   674   000FFD                     TOS             equ	4093	;# 
   675   000FFD                     TOSL            equ	4093	;# 
   676   000FFE                     TOSH            equ	4094	;# 
   677   000FFF                     TOSU            equ	4095	;# 
   678   000F80                     PORTA           equ	3968	;# 
   679   000F81                     PORTB           equ	3969	;# 
   680   000F82                     PORTC           equ	3970	;# 
   681   000F83                     PORTD           equ	3971	;# 
   682   000F84                     PORTE           equ	3972	;# 
   683   000F89                     LATA            equ	3977	;# 
   684   000F8A                     LATB            equ	3978	;# 
   685   000F8B                     LATC            equ	3979	;# 
   686   000F8C                     LATD            equ	3980	;# 
   687   000F8D                     LATE            equ	3981	;# 
   688   000F92                     TRISA           equ	3986	;# 
   689   000F92                     DDRA            equ	3986	;# 
   690   000F93                     TRISB           equ	3987	;# 
   691   000F93                     DDRB            equ	3987	;# 
   692   000F94                     TRISC           equ	3988	;# 
   693   000F94                     DDRC            equ	3988	;# 
   694   000F95                     TRISD           equ	3989	;# 
   695   000F95                     DDRD            equ	3989	;# 
   696   000F96                     TRISE           equ	3990	;# 
   697   000F96                     DDRE            equ	3990	;# 
   698   000F9B                     OSCTUNE         equ	3995	;# 
   699   000F9D                     PIE1            equ	3997	;# 
   700   000F9E                     PIR1            equ	3998	;# 
   701   000F9F                     IPR1            equ	3999	;# 
   702   000FA0                     PIE2            equ	4000	;# 
   703   000FA1                     PIR2            equ	4001	;# 
   704   000FA2                     IPR2            equ	4002	;# 
   705   000FA6                     EECON1          equ	4006	;# 
   706   000FA7                     EECON2          equ	4007	;# 
   707   000FA8                     EEDATA          equ	4008	;# 
   708   000FA9                     EEADR           equ	4009	;# 
   709   000FAA                     EEADRH          equ	4010	;# 
   710   000FAB                     RCSTA           equ	4011	;# 
   711   000FAB                     RCSTA1          equ	4011	;# 
   712   000FAC                     TXSTA           equ	4012	;# 
   713   000FAC                     TXSTA1          equ	4012	;# 
   714   000FAD                     TXREG           equ	4013	;# 
   715   000FAD                     TXREG1          equ	4013	;# 
   716   000FAE                     RCREG           equ	4014	;# 
   717   000FAE                     RCREG1          equ	4014	;# 
   718   000FAF                     SPBRG           equ	4015	;# 
   719   000FAF                     SPBRG1          equ	4015	;# 
   720   000FB0                     SPBRGH          equ	4016	;# 
   721   000FB1                     T3CON           equ	4017	;# 
   722   000FB2                     TMR3            equ	4018	;# 
   723   000FB2                     TMR3L           equ	4018	;# 
   724   000FB3                     TMR3H           equ	4019	;# 
   725   000FB4                     CMCON           equ	4020	;# 
   726   000FB5                     CVRCON          equ	4021	;# 
   727   000FB6                     ECCP1AS         equ	4022	;# 
   728   000FB7                     PWM1CON         equ	4023	;# 
   729   000FB8                     BAUDCON         equ	4024	;# 
   730   000FB8                     BAUDCTL         equ	4024	;# 
   731   000FBA                     CCP2CON         equ	4026	;# 
   732   000FBB                     CCPR2           equ	4027	;# 
   733   000FBB                     CCPR2L          equ	4027	;# 
   734   000FBC                     CCPR2H          equ	4028	;# 
   735   000FBD                     CCP1CON         equ	4029	;# 
   736   000FBE                     CCPR1           equ	4030	;# 
   737   000FBE                     CCPR1L          equ	4030	;# 
   738   000FBF                     CCPR1H          equ	4031	;# 
   739   000FC0                     ADCON2          equ	4032	;# 
   740   000FC1                     ADCON1          equ	4033	;# 
   741   000FC2                     ADCON0          equ	4034	;# 
   742   000FC3                     ADRES           equ	4035	;# 
   743   000FC3                     ADRESL          equ	4035	;# 
   744   000FC4                     ADRESH          equ	4036	;# 
   745   000FC5                     SSPCON2         equ	4037	;# 
   746   000FC6                     SSPCON1         equ	4038	;# 
   747   000FC7                     SSPSTAT         equ	4039	;# 
   748   000FC8                     SSPADD          equ	4040	;# 
   749   000FC9                     SSPBUF          equ	4041	;# 
   750   000FCA                     T2CON           equ	4042	;# 
   751   000FCB                     PR2             equ	4043	;# 
   752   000FCB                     MEMCON          equ	4043	;# 
   753   000FCC                     TMR2            equ	4044	;# 
   754   000FCD                     T1CON           equ	4045	;# 
   755   000FCE                     TMR1            equ	4046	;# 
   756   000FCE                     TMR1L           equ	4046	;# 
   757   000FCF                     TMR1H           equ	4047	;# 
   758   000FD0                     RCON            equ	4048	;# 
   759   000FD1                     WDTCON          equ	4049	;# 
   760   000FD2                     HLVDCON         equ	4050	;# 
   761   000FD2                     LVDCON          equ	4050	;# 
   762   000FD3                     OSCCON          equ	4051	;# 
   763   000FD5                     T0CON           equ	4053	;# 
   764   000FD6                     TMR0            equ	4054	;# 
   765   000FD6                     TMR0L           equ	4054	;# 
   766   000FD7                     TMR0H           equ	4055	;# 
   767   000FD8                     STATUS          equ	4056	;# 
   768   000FD9                     FSR2            equ	4057	;# 
   769   000FD9                     FSR2L           equ	4057	;# 
   770   000FDA                     FSR2H           equ	4058	;# 
   771   000FDB                     PLUSW2          equ	4059	;# 
   772   000FDC                     PREINC2         equ	4060	;# 
   773   000FDD                     POSTDEC2        equ	4061	;# 
   774   000FDE                     POSTINC2        equ	4062	;# 
   775   000FDF                     INDF2           equ	4063	;# 
   776   000FE0                     BSR             equ	4064	;# 
   777   000FE1                     FSR1            equ	4065	;# 
   778   000FE1                     FSR1L           equ	4065	;# 
   779   000FE2                     FSR1H           equ	4066	;# 
   780   000FE3                     PLUSW1          equ	4067	;# 
   781   000FE4                     PREINC1         equ	4068	;# 
   782   000FE5                     POSTDEC1        equ	4069	;# 
   783   000FE6                     POSTINC1        equ	4070	;# 
   784   000FE7                     INDF1           equ	4071	;# 
   785   000FE8                     WREG            equ	4072	;# 
   786   000FE9                     FSR0            equ	4073	;# 
   787   000FE9                     FSR0L           equ	4073	;# 
   788   000FEA                     FSR0H           equ	4074	;# 
   789   000FEB                     PLUSW0          equ	4075	;# 
   790   000FEC                     PREINC0         equ	4076	;# 
   791   000FED                     POSTDEC0        equ	4077	;# 
   792   000FEE                     POSTINC0        equ	4078	;# 
   793   000FEF                     INDF0           equ	4079	;# 
   794   000FF0                     INTCON3         equ	4080	;# 
   795   000FF1                     INTCON2         equ	4081	;# 
   796   000FF2                     INTCON          equ	4082	;# 
   797   000FF3                     PROD            equ	4083	;# 
   798   000FF3                     PRODL           equ	4083	;# 
   799   000FF4                     PRODH           equ	4084	;# 
   800   000FF5                     TABLAT          equ	4085	;# 
   801   000FF6                     TBLPTR          equ	4086	;# 
   802   000FF6                     TBLPTRL         equ	4086	;# 
   803   000FF7                     TBLPTRH         equ	4087	;# 
   804   000FF8                     TBLPTRU         equ	4088	;# 
   805   000FF9                     PCLAT           equ	4089	;# 
   806   000FF9                     PC              equ	4089	;# 
   807   000FF9                     PCL             equ	4089	;# 
   808   000FFA                     PCLATH          equ	4090	;# 
   809   000FFB                     PCLATU          equ	4091	;# 
   810   000FFC                     STKPTR          equ	4092	;# 
   811   000FFD                     TOS             equ	4093	;# 
   812   000FFD                     TOSL            equ	4093	;# 
   813   000FFE                     TOSH            equ	4094	;# 
   814   000FFF                     TOSU            equ	4095	;# 
   815   000F80                     PORTA           equ	3968	;# 
   816   000F81                     PORTB           equ	3969	;# 
   817   000F82                     PORTC           equ	3970	;# 
   818   000F83                     PORTD           equ	3971	;# 
   819   000F84                     PORTE           equ	3972	;# 
   820   000F89                     LATA            equ	3977	;# 
   821   000F8A                     LATB            equ	3978	;# 
   822   000F8B                     LATC            equ	3979	;# 
   823   000F8C                     LATD            equ	3980	;# 
   824   000F8D                     LATE            equ	3981	;# 
   825   000F92                     TRISA           equ	3986	;# 
   826   000F92                     DDRA            equ	3986	;# 
   827   000F93                     TRISB           equ	3987	;# 
   828   000F93                     DDRB            equ	3987	;# 
   829   000F94                     TRISC           equ	3988	;# 
   830   000F94                     DDRC            equ	3988	;# 
   831   000F95                     TRISD           equ	3989	;# 
   832   000F95                     DDRD            equ	3989	;# 
   833   000F96                     TRISE           equ	3990	;# 
   834   000F96                     DDRE            equ	3990	;# 
   835   000F9B                     OSCTUNE         equ	3995	;# 
   836   000F9D                     PIE1            equ	3997	;# 
   837   000F9E                     PIR1            equ	3998	;# 
   838   000F9F                     IPR1            equ	3999	;# 
   839   000FA0                     PIE2            equ	4000	;# 
   840   000FA1                     PIR2            equ	4001	;# 
   841   000FA2                     IPR2            equ	4002	;# 
   842   000FA6                     EECON1          equ	4006	;# 
   843   000FA7                     EECON2          equ	4007	;# 
   844   000FA8                     EEDATA          equ	4008	;# 
   845   000FA9                     EEADR           equ	4009	;# 
   846   000FAA                     EEADRH          equ	4010	;# 
   847   000FAB                     RCSTA           equ	4011	;# 
   848   000FAB                     RCSTA1          equ	4011	;# 
   849   000FAC                     TXSTA           equ	4012	;# 
   850   000FAC                     TXSTA1          equ	4012	;# 
   851   000FAD                     TXREG           equ	4013	;# 
   852   000FAD                     TXREG1          equ	4013	;# 
   853   000FAE                     RCREG           equ	4014	;# 
   854   000FAE                     RCREG1          equ	4014	;# 
   855   000FAF                     SPBRG           equ	4015	;# 
   856   000FAF                     SPBRG1          equ	4015	;# 
   857   000FB0                     SPBRGH          equ	4016	;# 
   858   000FB1                     T3CON           equ	4017	;# 
   859   000FB2                     TMR3            equ	4018	;# 
   860   000FB2                     TMR3L           equ	4018	;# 
   861   000FB3                     TMR3H           equ	4019	;# 
   862   000FB4                     CMCON           equ	4020	;# 
   863   000FB5                     CVRCON          equ	4021	;# 
   864   000FB6                     ECCP1AS         equ	4022	;# 
   865   000FB7                     PWM1CON         equ	4023	;# 
   866   000FB8                     BAUDCON         equ	4024	;# 
   867   000FB8                     BAUDCTL         equ	4024	;# 
   868   000FBA                     CCP2CON         equ	4026	;# 
   869   000FBB                     CCPR2           equ	4027	;# 
   870   000FBB                     CCPR2L          equ	4027	;# 
   871   000FBC                     CCPR2H          equ	4028	;# 
   872   000FBD                     CCP1CON         equ	4029	;# 
   873   000FBE                     CCPR1           equ	4030	;# 
   874   000FBE                     CCPR1L          equ	4030	;# 
   875   000FBF                     CCPR1H          equ	4031	;# 
   876   000FC0                     ADCON2          equ	4032	;# 
   877   000FC1                     ADCON1          equ	4033	;# 
   878   000FC2                     ADCON0          equ	4034	;# 
   879   000FC3                     ADRES           equ	4035	;# 
   880   000FC3                     ADRESL          equ	4035	;# 
   881   000FC4                     ADRESH          equ	4036	;# 
   882   000FC5                     SSPCON2         equ	4037	;# 
   883   000FC6                     SSPCON1         equ	4038	;# 
   884   000FC7                     SSPSTAT         equ	4039	;# 
   885   000FC8                     SSPADD          equ	4040	;# 
   886   000FC9                     SSPBUF          equ	4041	;# 
   887   000FCA                     T2CON           equ	4042	;# 
   888   000FCB                     PR2             equ	4043	;# 
   889   000FCB                     MEMCON          equ	4043	;# 
   890   000FCC                     TMR2            equ	4044	;# 
   891   000FCD                     T1CON           equ	4045	;# 
   892   000FCE                     TMR1            equ	4046	;# 
   893   000FCE                     TMR1L           equ	4046	;# 
   894   000FCF                     TMR1H           equ	4047	;# 
   895   000FD0                     RCON            equ	4048	;# 
   896   000FD1                     WDTCON          equ	4049	;# 
   897   000FD2                     HLVDCON         equ	4050	;# 
   898   000FD2                     LVDCON          equ	4050	;# 
   899   000FD3                     OSCCON          equ	4051	;# 
   900   000FD5                     T0CON           equ	4053	;# 
   901   000FD6                     TMR0            equ	4054	;# 
   902   000FD6                     TMR0L           equ	4054	;# 
   903   000FD7                     TMR0H           equ	4055	;# 
   904   000FD8                     STATUS          equ	4056	;# 
   905   000FD9                     FSR2            equ	4057	;# 
   906   000FD9                     FSR2L           equ	4057	;# 
   907   000FDA                     FSR2H           equ	4058	;# 
   908   000FDB                     PLUSW2          equ	4059	;# 
   909   000FDC                     PREINC2         equ	4060	;# 
   910   000FDD                     POSTDEC2        equ	4061	;# 
   911   000FDE                     POSTINC2        equ	4062	;# 
   912   000FDF                     INDF2           equ	4063	;# 
   913   000FE0                     BSR             equ	4064	;# 
   914   000FE1                     FSR1            equ	4065	;# 
   915   000FE1                     FSR1L           equ	4065	;# 
   916   000FE2                     FSR1H           equ	4066	;# 
   917   000FE3                     PLUSW1          equ	4067	;# 
   918   000FE4                     PREINC1         equ	4068	;# 
   919   000FE5                     POSTDEC1        equ	4069	;# 
   920   000FE6                     POSTINC1        equ	4070	;# 
   921   000FE7                     INDF1           equ	4071	;# 
   922   000FE8                     WREG            equ	4072	;# 
   923   000FE9                     FSR0            equ	4073	;# 
   924   000FE9                     FSR0L           equ	4073	;# 
   925   000FEA                     FSR0H           equ	4074	;# 
   926   000FEB                     PLUSW0          equ	4075	;# 
   927   000FEC                     PREINC0         equ	4076	;# 
   928   000FED                     POSTDEC0        equ	4077	;# 
   929   000FEE                     POSTINC0        equ	4078	;# 
   930   000FEF                     INDF0           equ	4079	;# 
   931   000FF0                     INTCON3         equ	4080	;# 
   932   000FF1                     INTCON2         equ	4081	;# 
   933   000FF2                     INTCON          equ	4082	;# 
   934   000FF3                     PROD            equ	4083	;# 
   935   000FF3                     PRODL           equ	4083	;# 
   936   000FF4                     PRODH           equ	4084	;# 
   937   000FF5                     TABLAT          equ	4085	;# 
   938   000FF6                     TBLPTR          equ	4086	;# 
   939   000FF6                     TBLPTRL         equ	4086	;# 
   940   000FF7                     TBLPTRH         equ	4087	;# 
   941   000FF8                     TBLPTRU         equ	4088	;# 
   942   000FF9                     PCLAT           equ	4089	;# 
   943   000FF9                     PC              equ	4089	;# 
   944   000FF9                     PCL             equ	4089	;# 
   945   000FFA                     PCLATH          equ	4090	;# 
   946   000FFB                     PCLATU          equ	4091	;# 
   947   000FFC                     STKPTR          equ	4092	;# 
   948   000FFD                     TOS             equ	4093	;# 
   949   000FFD                     TOSL            equ	4093	;# 
   950   000FFE                     TOSH            equ	4094	;# 
   951   000FFF                     TOSU            equ	4095	;# 
   952   000F80                     PORTA           equ	3968	;# 
   953   000F81                     PORTB           equ	3969	;# 
   954   000F82                     PORTC           equ	3970	;# 
   955   000F83                     PORTD           equ	3971	;# 
   956   000F84                     PORTE           equ	3972	;# 
   957   000F89                     LATA            equ	3977	;# 
   958   000F8A                     LATB            equ	3978	;# 
   959   000F8B                     LATC            equ	3979	;# 
   960   000F8C                     LATD            equ	3980	;# 
   961   000F8D                     LATE            equ	3981	;# 
   962   000F92                     TRISA           equ	3986	;# 
   963   000F92                     DDRA            equ	3986	;# 
   964   000F93                     TRISB           equ	3987	;# 
   965   000F93                     DDRB            equ	3987	;# 
   966   000F94                     TRISC           equ	3988	;# 
   967   000F94                     DDRC            equ	3988	;# 
   968   000F95                     TRISD           equ	3989	;# 
   969   000F95                     DDRD            equ	3989	;# 
   970   000F96                     TRISE           equ	3990	;# 
   971   000F96                     DDRE            equ	3990	;# 
   972   000F9B                     OSCTUNE         equ	3995	;# 
   973   000F9D                     PIE1            equ	3997	;# 
   974   000F9E                     PIR1            equ	3998	;# 
   975   000F9F                     IPR1            equ	3999	;# 
   976   000FA0                     PIE2            equ	4000	;# 
   977   000FA1                     PIR2            equ	4001	;# 
   978   000FA2                     IPR2            equ	4002	;# 
   979   000FA6                     EECON1          equ	4006	;# 
   980   000FA7                     EECON2          equ	4007	;# 
   981   000FA8                     EEDATA          equ	4008	;# 
   982   000FA9                     EEADR           equ	4009	;# 
   983   000FAA                     EEADRH          equ	4010	;# 
   984   000FAB                     RCSTA           equ	4011	;# 
   985   000FAB                     RCSTA1          equ	4011	;# 
   986   000FAC                     TXSTA           equ	4012	;# 
   987   000FAC                     TXSTA1          equ	4012	;# 
   988   000FAD                     TXREG           equ	4013	;# 
   989   000FAD                     TXREG1          equ	4013	;# 
   990   000FAE                     RCREG           equ	4014	;# 
   991   000FAE                     RCREG1          equ	4014	;# 
   992   000FAF                     SPBRG           equ	4015	;# 
   993   000FAF                     SPBRG1          equ	4015	;# 
   994   000FB0                     SPBRGH          equ	4016	;# 
   995   000FB1                     T3CON           equ	4017	;# 
   996   000FB2                     TMR3            equ	4018	;# 
   997   000FB2                     TMR3L           equ	4018	;# 
   998   000FB3                     TMR3H           equ	4019	;# 
   999   000FB4                     CMCON           equ	4020	;# 
  1000   000FB5                     CVRCON          equ	4021	;# 
  1001   000FB6                     ECCP1AS         equ	4022	;# 
  1002   000FB7                     PWM1CON         equ	4023	;# 
  1003   000FB8                     BAUDCON         equ	4024	;# 
  1004   000FB8                     BAUDCTL         equ	4024	;# 
  1005   000FBA                     CCP2CON         equ	4026	;# 
  1006   000FBB                     CCPR2           equ	4027	;# 
  1007   000FBB                     CCPR2L          equ	4027	;# 
  1008   000FBC                     CCPR2H          equ	4028	;# 
  1009   000FBD                     CCP1CON         equ	4029	;# 
  1010   000FBE                     CCPR1           equ	4030	;# 
  1011   000FBE                     CCPR1L          equ	4030	;# 
  1012   000FBF                     CCPR1H          equ	4031	;# 
  1013   000FC0                     ADCON2          equ	4032	;# 
  1014   000FC1                     ADCON1          equ	4033	;# 
  1015   000FC2                     ADCON0          equ	4034	;# 
  1016   000FC3                     ADRES           equ	4035	;# 
  1017   000FC3                     ADRESL          equ	4035	;# 
  1018   000FC4                     ADRESH          equ	4036	;# 
  1019   000FC5                     SSPCON2         equ	4037	;# 
  1020   000FC6                     SSPCON1         equ	4038	;# 
  1021   000FC7                     SSPSTAT         equ	4039	;# 
  1022   000FC8                     SSPADD          equ	4040	;# 
  1023   000FC9                     SSPBUF          equ	4041	;# 
  1024   000FCA                     T2CON           equ	4042	;# 
  1025   000FCB                     PR2             equ	4043	;# 
  1026   000FCB                     MEMCON          equ	4043	;# 
  1027   000FCC                     TMR2            equ	4044	;# 
  1028   000FCD                     T1CON           equ	4045	;# 
  1029   000FCE                     TMR1            equ	4046	;# 
  1030   000FCE                     TMR1L           equ	4046	;# 
  1031   000FCF                     TMR1H           equ	4047	;# 
  1032   000FD0                     RCON            equ	4048	;# 
  1033   000FD1                     WDTCON          equ	4049	;# 
  1034   000FD2                     HLVDCON         equ	4050	;# 
  1035   000FD2                     LVDCON          equ	4050	;# 
  1036   000FD3                     OSCCON          equ	4051	;# 
  1037   000FD5                     T0CON           equ	4053	;# 
  1038   000FD6                     TMR0            equ	4054	;# 
  1039   000FD6                     TMR0L           equ	4054	;# 
  1040   000FD7                     TMR0H           equ	4055	;# 
  1041   000FD8                     STATUS          equ	4056	;# 
  1042   000FD9                     FSR2            equ	4057	;# 
  1043   000FD9                     FSR2L           equ	4057	;# 
  1044   000FDA                     FSR2H           equ	4058	;# 
  1045   000FDB                     PLUSW2          equ	4059	;# 
  1046   000FDC                     PREINC2         equ	4060	;# 
  1047   000FDD                     POSTDEC2        equ	4061	;# 
  1048   000FDE                     POSTINC2        equ	4062	;# 
  1049   000FDF                     INDF2           equ	4063	;# 
  1050   000FE0                     BSR             equ	4064	;# 
  1051   000FE1                     FSR1            equ	4065	;# 
  1052   000FE1                     FSR1L           equ	4065	;# 
  1053   000FE2                     FSR1H           equ	4066	;# 
  1054   000FE3                     PLUSW1          equ	4067	;# 
  1055   000FE4                     PREINC1         equ	4068	;# 
  1056   000FE5                     POSTDEC1        equ	4069	;# 
  1057   000FE6                     POSTINC1        equ	4070	;# 
  1058   000FE7                     INDF1           equ	4071	;# 
  1059   000FE8                     WREG            equ	4072	;# 
  1060   000FE9                     FSR0            equ	4073	;# 
  1061   000FE9                     FSR0L           equ	4073	;# 
  1062   000FEA                     FSR0H           equ	4074	;# 
  1063   000FEB                     PLUSW0          equ	4075	;# 
  1064   000FEC                     PREINC0         equ	4076	;# 
  1065   000FED                     POSTDEC0        equ	4077	;# 
  1066   000FEE                     POSTINC0        equ	4078	;# 
  1067   000FEF                     INDF0           equ	4079	;# 
  1068   000FF0                     INTCON3         equ	4080	;# 
  1069   000FF1                     INTCON2         equ	4081	;# 
  1070   000FF2                     INTCON          equ	4082	;# 
  1071   000FF3                     PROD            equ	4083	;# 
  1072   000FF3                     PRODL           equ	4083	;# 
  1073   000FF4                     PRODH           equ	4084	;# 
  1074   000FF5                     TABLAT          equ	4085	;# 
  1075   000FF6                     TBLPTR          equ	4086	;# 
  1076   000FF6                     TBLPTRL         equ	4086	;# 
  1077   000FF7                     TBLPTRH         equ	4087	;# 
  1078   000FF8                     TBLPTRU         equ	4088	;# 
  1079   000FF9                     PCLAT           equ	4089	;# 
  1080   000FF9                     PC              equ	4089	;# 
  1081   000FF9                     PCL             equ	4089	;# 
  1082   000FFA                     PCLATH          equ	4090	;# 
  1083   000FFB                     PCLATU          equ	4091	;# 
  1084   000FFC                     STKPTR          equ	4092	;# 
  1085   000FFD                     TOS             equ	4093	;# 
  1086   000FFD                     TOSL            equ	4093	;# 
  1087   000FFE                     TOSH            equ	4094	;# 
  1088   000FFF                     TOSU            equ	4095	;# 
  1089   000F80                     PORTA           equ	3968	;# 
  1090   000F81                     PORTB           equ	3969	;# 
  1091   000F82                     PORTC           equ	3970	;# 
  1092   000F83                     PORTD           equ	3971	;# 
  1093   000F84                     PORTE           equ	3972	;# 
  1094   000F89                     LATA            equ	3977	;# 
  1095   000F8A                     LATB            equ	3978	;# 
  1096   000F8B                     LATC            equ	3979	;# 
  1097   000F8C                     LATD            equ	3980	;# 
  1098   000F8D                     LATE            equ	3981	;# 
  1099   000F92                     TRISA           equ	3986	;# 
  1100   000F92                     DDRA            equ	3986	;# 
  1101   000F93                     TRISB           equ	3987	;# 
  1102   000F93                     DDRB            equ	3987	;# 
  1103   000F94                     TRISC           equ	3988	;# 
  1104   000F94                     DDRC            equ	3988	;# 
  1105   000F95                     TRISD           equ	3989	;# 
  1106   000F95                     DDRD            equ	3989	;# 
  1107   000F96                     TRISE           equ	3990	;# 
  1108   000F96                     DDRE            equ	3990	;# 
  1109   000F9B                     OSCTUNE         equ	3995	;# 
  1110   000F9D                     PIE1            equ	3997	;# 
  1111   000F9E                     PIR1            equ	3998	;# 
  1112   000F9F                     IPR1            equ	3999	;# 
  1113   000FA0                     PIE2            equ	4000	;# 
  1114   000FA1                     PIR2            equ	4001	;# 
  1115   000FA2                     IPR2            equ	4002	;# 
  1116   000FA6                     EECON1          equ	4006	;# 
  1117   000FA7                     EECON2          equ	4007	;# 
  1118   000FA8                     EEDATA          equ	4008	;# 
  1119   000FA9                     EEADR           equ	4009	;# 
  1120   000FAA                     EEADRH          equ	4010	;# 
  1121   000FAB                     RCSTA           equ	4011	;# 
  1122   000FAB                     RCSTA1          equ	4011	;# 
  1123   000FAC                     TXSTA           equ	4012	;# 
  1124   000FAC                     TXSTA1          equ	4012	;# 
  1125   000FAD                     TXREG           equ	4013	;# 
  1126   000FAD                     TXREG1          equ	4013	;# 
  1127   000FAE                     RCREG           equ	4014	;# 
  1128   000FAE                     RCREG1          equ	4014	;# 
  1129   000FAF                     SPBRG           equ	4015	;# 
  1130   000FAF                     SPBRG1          equ	4015	;# 
  1131   000FB0                     SPBRGH          equ	4016	;# 
  1132   000FB1                     T3CON           equ	4017	;# 
  1133   000FB2                     TMR3            equ	4018	;# 
  1134   000FB2                     TMR3L           equ	4018	;# 
  1135   000FB3                     TMR3H           equ	4019	;# 
  1136   000FB4                     CMCON           equ	4020	;# 
  1137   000FB5                     CVRCON          equ	4021	;# 
  1138   000FB6                     ECCP1AS         equ	4022	;# 
  1139   000FB7                     PWM1CON         equ	4023	;# 
  1140   000FB8                     BAUDCON         equ	4024	;# 
  1141   000FB8                     BAUDCTL         equ	4024	;# 
  1142   000FBA                     CCP2CON         equ	4026	;# 
  1143   000FBB                     CCPR2           equ	4027	;# 
  1144   000FBB                     CCPR2L          equ	4027	;# 
  1145   000FBC                     CCPR2H          equ	4028	;# 
  1146   000FBD                     CCP1CON         equ	4029	;# 
  1147   000FBE                     CCPR1           equ	4030	;# 
  1148   000FBE                     CCPR1L          equ	4030	;# 
  1149   000FBF                     CCPR1H          equ	4031	;# 
  1150   000FC0                     ADCON2          equ	4032	;# 
  1151   000FC1                     ADCON1          equ	4033	;# 
  1152   000FC2                     ADCON0          equ	4034	;# 
  1153   000FC3                     ADRES           equ	4035	;# 
  1154   000FC3                     ADRESL          equ	4035	;# 
  1155   000FC4                     ADRESH          equ	4036	;# 
  1156   000FC5                     SSPCON2         equ	4037	;# 
  1157   000FC6                     SSPCON1         equ	4038	;# 
  1158   000FC7                     SSPSTAT         equ	4039	;# 
  1159   000FC8                     SSPADD          equ	4040	;# 
  1160   000FC9                     SSPBUF          equ	4041	;# 
  1161   000FCA                     T2CON           equ	4042	;# 
  1162   000FCB                     PR2             equ	4043	;# 
  1163   000FCB                     MEMCON          equ	4043	;# 
  1164   000FCC                     TMR2            equ	4044	;# 
  1165   000FCD                     T1CON           equ	4045	;# 
  1166   000FCE                     TMR1            equ	4046	;# 
  1167   000FCE                     TMR1L           equ	4046	;# 
  1168   000FCF                     TMR1H           equ	4047	;# 
  1169   000FD0                     RCON            equ	4048	;# 
  1170   000FD1                     WDTCON          equ	4049	;# 
  1171   000FD2                     HLVDCON         equ	4050	;# 
  1172   000FD2                     LVDCON          equ	4050	;# 
  1173   000FD3                     OSCCON          equ	4051	;# 
  1174   000FD5                     T0CON           equ	4053	;# 
  1175   000FD6                     TMR0            equ	4054	;# 
  1176   000FD6                     TMR0L           equ	4054	;# 
  1177   000FD7                     TMR0H           equ	4055	;# 
  1178   000FD8                     STATUS          equ	4056	;# 
  1179   000FD9                     FSR2            equ	4057	;# 
  1180   000FD9                     FSR2L           equ	4057	;# 
  1181   000FDA                     FSR2H           equ	4058	;# 
  1182   000FDB                     PLUSW2          equ	4059	;# 
  1183   000FDC                     PREINC2         equ	4060	;# 
  1184   000FDD                     POSTDEC2        equ	4061	;# 
  1185   000FDE                     POSTINC2        equ	4062	;# 
  1186   000FDF                     INDF2           equ	4063	;# 
  1187   000FE0                     BSR             equ	4064	;# 
  1188   000FE1                     FSR1            equ	4065	;# 
  1189   000FE1                     FSR1L           equ	4065	;# 
  1190   000FE2                     FSR1H           equ	4066	;# 
  1191   000FE3                     PLUSW1          equ	4067	;# 
  1192   000FE4                     PREINC1         equ	4068	;# 
  1193   000FE5                     POSTDEC1        equ	4069	;# 
  1194   000FE6                     POSTINC1        equ	4070	;# 
  1195   000FE7                     INDF1           equ	4071	;# 
  1196   000FE8                     WREG            equ	4072	;# 
  1197   000FE9                     FSR0            equ	4073	;# 
  1198   000FE9                     FSR0L           equ	4073	;# 
  1199   000FEA                     FSR0H           equ	4074	;# 
  1200   000FEB                     PLUSW0          equ	4075	;# 
  1201   000FEC                     PREINC0         equ	4076	;# 
  1202   000FED                     POSTDEC0        equ	4077	;# 
  1203   000FEE                     POSTINC0        equ	4078	;# 
  1204   000FEF                     INDF0           equ	4079	;# 
  1205   000FF0                     INTCON3         equ	4080	;# 
  1206   000FF1                     INTCON2         equ	4081	;# 
  1207   000FF2                     INTCON          equ	4082	;# 
  1208   000FF3                     PROD            equ	4083	;# 
  1209   000FF3                     PRODL           equ	4083	;# 
  1210   000FF4                     PRODH           equ	4084	;# 
  1211   000FF5                     TABLAT          equ	4085	;# 
  1212   000FF6                     TBLPTR          equ	4086	;# 
  1213   000FF6                     TBLPTRL         equ	4086	;# 
  1214   000FF7                     TBLPTRH         equ	4087	;# 
  1215   000FF8                     TBLPTRU         equ	4088	;# 
  1216   000FF9                     PCLAT           equ	4089	;# 
  1217   000FF9                     PC              equ	4089	;# 
  1218   000FF9                     PCL             equ	4089	;# 
  1219   000FFA                     PCLATH          equ	4090	;# 
  1220   000FFB                     PCLATU          equ	4091	;# 
  1221   000FFC                     STKPTR          equ	4092	;# 
  1222   000FFD                     TOS             equ	4093	;# 
  1223   000FFD                     TOSL            equ	4093	;# 
  1224   000FFE                     TOSH            equ	4094	;# 
  1225   000FFF                     TOSU            equ	4095	;# 
  1226   000F80                     PORTA           equ	3968	;# 
  1227   000F81                     PORTB           equ	3969	;# 
  1228   000F82                     PORTC           equ	3970	;# 
  1229   000F83                     PORTD           equ	3971	;# 
  1230   000F84                     PORTE           equ	3972	;# 
  1231   000F89                     LATA            equ	3977	;# 
  1232   000F8A                     LATB            equ	3978	;# 
  1233   000F8B                     LATC            equ	3979	;# 
  1234   000F8C                     LATD            equ	3980	;# 
  1235   000F8D                     LATE            equ	3981	;# 
  1236   000F92                     TRISA           equ	3986	;# 
  1237   000F92                     DDRA            equ	3986	;# 
  1238   000F93                     TRISB           equ	3987	;# 
  1239   000F93                     DDRB            equ	3987	;# 
  1240   000F94                     TRISC           equ	3988	;# 
  1241   000F94                     DDRC            equ	3988	;# 
  1242   000F95                     TRISD           equ	3989	;# 
  1243   000F95                     DDRD            equ	3989	;# 
  1244   000F96                     TRISE           equ	3990	;# 
  1245   000F96                     DDRE            equ	3990	;# 
  1246   000F9B                     OSCTUNE         equ	3995	;# 
  1247   000F9D                     PIE1            equ	3997	;# 
  1248   000F9E                     PIR1            equ	3998	;# 
  1249   000F9F                     IPR1            equ	3999	;# 
  1250   000FA0                     PIE2            equ	4000	;# 
  1251   000FA1                     PIR2            equ	4001	;# 
  1252   000FA2                     IPR2            equ	4002	;# 
  1253   000FA6                     EECON1          equ	4006	;# 
  1254   000FA7                     EECON2          equ	4007	;# 
  1255   000FA8                     EEDATA          equ	4008	;# 
  1256   000FA9                     EEADR           equ	4009	;# 
  1257   000FAA                     EEADRH          equ	4010	;# 
  1258   000FAB                     RCSTA           equ	4011	;# 
  1259   000FAB                     RCSTA1          equ	4011	;# 
  1260   000FAC                     TXSTA           equ	4012	;# 
  1261   000FAC                     TXSTA1          equ	4012	;# 
  1262   000FAD                     TXREG           equ	4013	;# 
  1263   000FAD                     TXREG1          equ	4013	;# 
  1264   000FAE                     RCREG           equ	4014	;# 
  1265   000FAE                     RCREG1          equ	4014	;# 
  1266   000FAF                     SPBRG           equ	4015	;# 
  1267   000FAF                     SPBRG1          equ	4015	;# 
  1268   000FB0                     SPBRGH          equ	4016	;# 
  1269   000FB1                     T3CON           equ	4017	;# 
  1270   000FB2                     TMR3            equ	4018	;# 
  1271   000FB2                     TMR3L           equ	4018	;# 
  1272   000FB3                     TMR3H           equ	4019	;# 
  1273   000FB4                     CMCON           equ	4020	;# 
  1274   000FB5                     CVRCON          equ	4021	;# 
  1275   000FB6                     ECCP1AS         equ	4022	;# 
  1276   000FB7                     PWM1CON         equ	4023	;# 
  1277   000FB8                     BAUDCON         equ	4024	;# 
  1278   000FB8                     BAUDCTL         equ	4024	;# 
  1279   000FBA                     CCP2CON         equ	4026	;# 
  1280   000FBB                     CCPR2           equ	4027	;# 
  1281   000FBB                     CCPR2L          equ	4027	;# 
  1282   000FBC                     CCPR2H          equ	4028	;# 
  1283   000FBD                     CCP1CON         equ	4029	;# 
  1284   000FBE                     CCPR1           equ	4030	;# 
  1285   000FBE                     CCPR1L          equ	4030	;# 
  1286   000FBF                     CCPR1H          equ	4031	;# 
  1287   000FC0                     ADCON2          equ	4032	;# 
  1288   000FC1                     ADCON1          equ	4033	;# 
  1289   000FC2                     ADCON0          equ	4034	;# 
  1290   000FC3                     ADRES           equ	4035	;# 
  1291   000FC3                     ADRESL          equ	4035	;# 
  1292   000FC4                     ADRESH          equ	4036	;# 
  1293   000FC5                     SSPCON2         equ	4037	;# 
  1294   000FC6                     SSPCON1         equ	4038	;# 
  1295   000FC7                     SSPSTAT         equ	4039	;# 
  1296   000FC8                     SSPADD          equ	4040	;# 
  1297   000FC9                     SSPBUF          equ	4041	;# 
  1298   000FCA                     T2CON           equ	4042	;# 
  1299   000FCB                     PR2             equ	4043	;# 
  1300   000FCB                     MEMCON          equ	4043	;# 
  1301   000FCC                     TMR2            equ	4044	;# 
  1302   000FCD                     T1CON           equ	4045	;# 
  1303   000FCE                     TMR1            equ	4046	;# 
  1304   000FCE                     TMR1L           equ	4046	;# 
  1305   000FCF                     TMR1H           equ	4047	;# 
  1306   000FD0                     RCON            equ	4048	;# 
  1307   000FD1                     WDTCON          equ	4049	;# 
  1308   000FD2                     HLVDCON         equ	4050	;# 
  1309   000FD2                     LVDCON          equ	4050	;# 
  1310   000FD3                     OSCCON          equ	4051	;# 
  1311   000FD5                     T0CON           equ	4053	;# 
  1312   000FD6                     TMR0            equ	4054	;# 
  1313   000FD6                     TMR0L           equ	4054	;# 
  1314   000FD7                     TMR0H           equ	4055	;# 
  1315   000FD8                     STATUS          equ	4056	;# 
  1316   000FD9                     FSR2            equ	4057	;# 
  1317   000FD9                     FSR2L           equ	4057	;# 
  1318   000FDA                     FSR2H           equ	4058	;# 
  1319   000FDB                     PLUSW2          equ	4059	;# 
  1320   000FDC                     PREINC2         equ	4060	;# 
  1321   000FDD                     POSTDEC2        equ	4061	;# 
  1322   000FDE                     POSTINC2        equ	4062	;# 
  1323   000FDF                     INDF2           equ	4063	;# 
  1324   000FE0                     BSR             equ	4064	;# 
  1325   000FE1                     FSR1            equ	4065	;# 
  1326   000FE1                     FSR1L           equ	4065	;# 
  1327   000FE2                     FSR1H           equ	4066	;# 
  1328   000FE3                     PLUSW1          equ	4067	;# 
  1329   000FE4                     PREINC1         equ	4068	;# 
  1330   000FE5                     POSTDEC1        equ	4069	;# 
  1331   000FE6                     POSTINC1        equ	4070	;# 
  1332   000FE7                     INDF1           equ	4071	;# 
  1333   000FE8                     WREG            equ	4072	;# 
  1334   000FE9                     FSR0            equ	4073	;# 
  1335   000FE9                     FSR0L           equ	4073	;# 
  1336   000FEA                     FSR0H           equ	4074	;# 
  1337   000FEB                     PLUSW0          equ	4075	;# 
  1338   000FEC                     PREINC0         equ	4076	;# 
  1339   000FED                     POSTDEC0        equ	4077	;# 
  1340   000FEE                     POSTINC0        equ	4078	;# 
  1341   000FEF                     INDF0           equ	4079	;# 
  1342   000FF0                     INTCON3         equ	4080	;# 
  1343   000FF1                     INTCON2         equ	4081	;# 
  1344   000FF2                     INTCON          equ	4082	;# 
  1345   000FF3                     PROD            equ	4083	;# 
  1346   000FF3                     PRODL           equ	4083	;# 
  1347   000FF4                     PRODH           equ	4084	;# 
  1348   000FF5                     TABLAT          equ	4085	;# 
  1349   000FF6                     TBLPTR          equ	4086	;# 
  1350   000FF6                     TBLPTRL         equ	4086	;# 
  1351   000FF7                     TBLPTRH         equ	4087	;# 
  1352   000FF8                     TBLPTRU         equ	4088	;# 
  1353   000FF9                     PCLAT           equ	4089	;# 
  1354   000FF9                     PC              equ	4089	;# 
  1355   000FF9                     PCL             equ	4089	;# 
  1356   000FFA                     PCLATH          equ	4090	;# 
  1357   000FFB                     PCLATU          equ	4091	;# 
  1358   000FFC                     STKPTR          equ	4092	;# 
  1359   000FFD                     TOS             equ	4093	;# 
  1360   000FFD                     TOSL            equ	4093	;# 
  1361   000FFE                     TOSH            equ	4094	;# 
  1362   000FFF                     TOSU            equ	4095	;# 
  1363   000F80                     PORTA           equ	3968	;# 
  1364   000F81                     PORTB           equ	3969	;# 
  1365   000F82                     PORTC           equ	3970	;# 
  1366   000F83                     PORTD           equ	3971	;# 
  1367   000F84                     PORTE           equ	3972	;# 
  1368   000F89                     LATA            equ	3977	;# 
  1369   000F8A                     LATB            equ	3978	;# 
  1370   000F8B                     LATC            equ	3979	;# 
  1371   000F8C                     LATD            equ	3980	;# 
  1372   000F8D                     LATE            equ	3981	;# 
  1373   000F92                     TRISA           equ	3986	;# 
  1374   000F92                     DDRA            equ	3986	;# 
  1375   000F93                     TRISB           equ	3987	;# 
  1376   000F93                     DDRB            equ	3987	;# 
  1377   000F94                     TRISC           equ	3988	;# 
  1378   000F94                     DDRC            equ	3988	;# 
  1379   000F95                     TRISD           equ	3989	;# 
  1380   000F95                     DDRD            equ	3989	;# 
  1381   000F96                     TRISE           equ	3990	;# 
  1382   000F96                     DDRE            equ	3990	;# 
  1383   000F9B                     OSCTUNE         equ	3995	;# 
  1384   000F9D                     PIE1            equ	3997	;# 
  1385   000F9E                     PIR1            equ	3998	;# 
  1386   000F9F                     IPR1            equ	3999	;# 
  1387   000FA0                     PIE2            equ	4000	;# 
  1388   000FA1                     PIR2            equ	4001	;# 
  1389   000FA2                     IPR2            equ	4002	;# 
  1390   000FA6                     EECON1          equ	4006	;# 
  1391   000FA7                     EECON2          equ	4007	;# 
  1392   000FA8                     EEDATA          equ	4008	;# 
  1393   000FA9                     EEADR           equ	4009	;# 
  1394   000FAA                     EEADRH          equ	4010	;# 
  1395   000FAB                     RCSTA           equ	4011	;# 
  1396   000FAB                     RCSTA1          equ	4011	;# 
  1397   000FAC                     TXSTA           equ	4012	;# 
  1398   000FAC                     TXSTA1          equ	4012	;# 
  1399   000FAD                     TXREG           equ	4013	;# 
  1400   000FAD                     TXREG1          equ	4013	;# 
  1401   000FAE                     RCREG           equ	4014	;# 
  1402   000FAE                     RCREG1          equ	4014	;# 
  1403   000FAF                     SPBRG           equ	4015	;# 
  1404   000FAF                     SPBRG1          equ	4015	;# 
  1405   000FB0                     SPBRGH          equ	4016	;# 
  1406   000FB1                     T3CON           equ	4017	;# 
  1407   000FB2                     TMR3            equ	4018	;# 
  1408   000FB2                     TMR3L           equ	4018	;# 
  1409   000FB3                     TMR3H           equ	4019	;# 
  1410   000FB4                     CMCON           equ	4020	;# 
  1411   000FB5                     CVRCON          equ	4021	;# 
  1412   000FB6                     ECCP1AS         equ	4022	;# 
  1413   000FB7                     PWM1CON         equ	4023	;# 
  1414   000FB8                     BAUDCON         equ	4024	;# 
  1415   000FB8                     BAUDCTL         equ	4024	;# 
  1416   000FBA                     CCP2CON         equ	4026	;# 
  1417   000FBB                     CCPR2           equ	4027	;# 
  1418   000FBB                     CCPR2L          equ	4027	;# 
  1419   000FBC                     CCPR2H          equ	4028	;# 
  1420   000FBD                     CCP1CON         equ	4029	;# 
  1421   000FBE                     CCPR1           equ	4030	;# 
  1422   000FBE                     CCPR1L          equ	4030	;# 
  1423   000FBF                     CCPR1H          equ	4031	;# 
  1424   000FC0                     ADCON2          equ	4032	;# 
  1425   000FC1                     ADCON1          equ	4033	;# 
  1426   000FC2                     ADCON0          equ	4034	;# 
  1427   000FC3                     ADRES           equ	4035	;# 
  1428   000FC3                     ADRESL          equ	4035	;# 
  1429   000FC4                     ADRESH          equ	4036	;# 
  1430   000FC5                     SSPCON2         equ	4037	;# 
  1431   000FC6                     SSPCON1         equ	4038	;# 
  1432   000FC7                     SSPSTAT         equ	4039	;# 
  1433   000FC8                     SSPADD          equ	4040	;# 
  1434   000FC9                     SSPBUF          equ	4041	;# 
  1435   000FCA                     T2CON           equ	4042	;# 
  1436   000FCB                     PR2             equ	4043	;# 
  1437   000FCB                     MEMCON          equ	4043	;# 
  1438   000FCC                     TMR2            equ	4044	;# 
  1439   000FCD                     T1CON           equ	4045	;# 
  1440   000FCE                     TMR1            equ	4046	;# 
  1441   000FCE                     TMR1L           equ	4046	;# 
  1442   000FCF                     TMR1H           equ	4047	;# 
  1443   000FD0                     RCON            equ	4048	;# 
  1444   000FD1                     WDTCON          equ	4049	;# 
  1445   000FD2                     HLVDCON         equ	4050	;# 
  1446   000FD2                     LVDCON          equ	4050	;# 
  1447   000FD3                     OSCCON          equ	4051	;# 
  1448   000FD5                     T0CON           equ	4053	;# 
  1449   000FD6                     TMR0            equ	4054	;# 
  1450   000FD6                     TMR0L           equ	4054	;# 
  1451   000FD7                     TMR0H           equ	4055	;# 
  1452   000FD8                     STATUS          equ	4056	;# 
  1453   000FD9                     FSR2            equ	4057	;# 
  1454   000FD9                     FSR2L           equ	4057	;# 
  1455   000FDA                     FSR2H           equ	4058	;# 
  1456   000FDB                     PLUSW2          equ	4059	;# 
  1457   000FDC                     PREINC2         equ	4060	;# 
  1458   000FDD                     POSTDEC2        equ	4061	;# 
  1459   000FDE                     POSTINC2        equ	4062	;# 
  1460   000FDF                     INDF2           equ	4063	;# 
  1461   000FE0                     BSR             equ	4064	;# 
  1462   000FE1                     FSR1            equ	4065	;# 
  1463   000FE1                     FSR1L           equ	4065	;# 
  1464   000FE2                     FSR1H           equ	4066	;# 
  1465   000FE3                     PLUSW1          equ	4067	;# 
  1466   000FE4                     PREINC1         equ	4068	;# 
  1467   000FE5                     POSTDEC1        equ	4069	;# 
  1468   000FE6                     POSTINC1        equ	4070	;# 
  1469   000FE7                     INDF1           equ	4071	;# 
  1470   000FE8                     WREG            equ	4072	;# 
  1471   000FE9                     FSR0            equ	4073	;# 
  1472   000FE9                     FSR0L           equ	4073	;# 
  1473   000FEA                     FSR0H           equ	4074	;# 
  1474   000FEB                     PLUSW0          equ	4075	;# 
  1475   000FEC                     PREINC0         equ	4076	;# 
  1476   000FED                     POSTDEC0        equ	4077	;# 
  1477   000FEE                     POSTINC0        equ	4078	;# 
  1478   000FEF                     INDF0           equ	4079	;# 
  1479   000FF0                     INTCON3         equ	4080	;# 
  1480   000FF1                     INTCON2         equ	4081	;# 
  1481   000FF2                     INTCON          equ	4082	;# 
  1482   000FF3                     PROD            equ	4083	;# 
  1483   000FF3                     PRODL           equ	4083	;# 
  1484   000FF4                     PRODH           equ	4084	;# 
  1485   000FF5                     TABLAT          equ	4085	;# 
  1486   000FF6                     TBLPTR          equ	4086	;# 
  1487   000FF6                     TBLPTRL         equ	4086	;# 
  1488   000FF7                     TBLPTRH         equ	4087	;# 
  1489   000FF8                     TBLPTRU         equ	4088	;# 
  1490   000FF9                     PCLAT           equ	4089	;# 
  1491   000FF9                     PC              equ	4089	;# 
  1492   000FF9                     PCL             equ	4089	;# 
  1493   000FFA                     PCLATH          equ	4090	;# 
  1494   000FFB                     PCLATU          equ	4091	;# 
  1495   000FFC                     STKPTR          equ	4092	;# 
  1496   000FFD                     TOS             equ	4093	;# 
  1497   000FFD                     TOSL            equ	4093	;# 
  1498   000FFE                     TOSH            equ	4094	;# 
  1499   000FFF                     TOSU            equ	4095	;# 
  1500   000F80                     PORTA           equ	3968	;# 
  1501   000F81                     PORTB           equ	3969	;# 
  1502   000F82                     PORTC           equ	3970	;# 
  1503   000F83                     PORTD           equ	3971	;# 
  1504   000F84                     PORTE           equ	3972	;# 
  1505   000F89                     LATA            equ	3977	;# 
  1506   000F8A                     LATB            equ	3978	;# 
  1507   000F8B                     LATC            equ	3979	;# 
  1508   000F8C                     LATD            equ	3980	;# 
  1509   000F8D                     LATE            equ	3981	;# 
  1510   000F92                     TRISA           equ	3986	;# 
  1511   000F92                     DDRA            equ	3986	;# 
  1512   000F93                     TRISB           equ	3987	;# 
  1513   000F93                     DDRB            equ	3987	;# 
  1514   000F94                     TRISC           equ	3988	;# 
  1515   000F94                     DDRC            equ	3988	;# 
  1516   000F95                     TRISD           equ	3989	;# 
  1517   000F95                     DDRD            equ	3989	;# 
  1518   000F96                     TRISE           equ	3990	;# 
  1519   000F96                     DDRE            equ	3990	;# 
  1520   000F9B                     OSCTUNE         equ	3995	;# 
  1521   000F9D                     PIE1            equ	3997	;# 
  1522   000F9E                     PIR1            equ	3998	;# 
  1523   000F9F                     IPR1            equ	3999	;# 
  1524   000FA0                     PIE2            equ	4000	;# 
  1525   000FA1                     PIR2            equ	4001	;# 
  1526   000FA2                     IPR2            equ	4002	;# 
  1527   000FA6                     EECON1          equ	4006	;# 
  1528   000FA7                     EECON2          equ	4007	;# 
  1529   000FA8                     EEDATA          equ	4008	;# 
  1530   000FA9                     EEADR           equ	4009	;# 
  1531   000FAA                     EEADRH          equ	4010	;# 
  1532   000FAB                     RCSTA           equ	4011	;# 
  1533   000FAB                     RCSTA1          equ	4011	;# 
  1534   000FAC                     TXSTA           equ	4012	;# 
  1535   000FAC                     TXSTA1          equ	4012	;# 
  1536   000FAD                     TXREG           equ	4013	;# 
  1537   000FAD                     TXREG1          equ	4013	;# 
  1538   000FAE                     RCREG           equ	4014	;# 
  1539   000FAE                     RCREG1          equ	4014	;# 
  1540   000FAF                     SPBRG           equ	4015	;# 
  1541   000FAF                     SPBRG1          equ	4015	;# 
  1542   000FB0                     SPBRGH          equ	4016	;# 
  1543   000FB1                     T3CON           equ	4017	;# 
  1544   000FB2                     TMR3            equ	4018	;# 
  1545   000FB2                     TMR3L           equ	4018	;# 
  1546   000FB3                     TMR3H           equ	4019	;# 
  1547   000FB4                     CMCON           equ	4020	;# 
  1548   000FB5                     CVRCON          equ	4021	;# 
  1549   000FB6                     ECCP1AS         equ	4022	;# 
  1550   000FB7                     PWM1CON         equ	4023	;# 
  1551   000FB8                     BAUDCON         equ	4024	;# 
  1552   000FB8                     BAUDCTL         equ	4024	;# 
  1553   000FBA                     CCP2CON         equ	4026	;# 
  1554   000FBB                     CCPR2           equ	4027	;# 
  1555   000FBB                     CCPR2L          equ	4027	;# 
  1556   000FBC                     CCPR2H          equ	4028	;# 
  1557   000FBD                     CCP1CON         equ	4029	;# 
  1558   000FBE                     CCPR1           equ	4030	;# 
  1559   000FBE                     CCPR1L          equ	4030	;# 
  1560   000FBF                     CCPR1H          equ	4031	;# 
  1561   000FC0                     ADCON2          equ	4032	;# 
  1562   000FC1                     ADCON1          equ	4033	;# 
  1563   000FC2                     ADCON0          equ	4034	;# 
  1564   000FC3                     ADRES           equ	4035	;# 
  1565   000FC3                     ADRESL          equ	4035	;# 
  1566   000FC4                     ADRESH          equ	4036	;# 
  1567   000FC5                     SSPCON2         equ	4037	;# 
  1568   000FC6                     SSPCON1         equ	4038	;# 
  1569   000FC7                     SSPSTAT         equ	4039	;# 
  1570   000FC8                     SSPADD          equ	4040	;# 
  1571   000FC9                     SSPBUF          equ	4041	;# 
  1572   000FCA                     T2CON           equ	4042	;# 
  1573   000FCB                     PR2             equ	4043	;# 
  1574   000FCB                     MEMCON          equ	4043	;# 
  1575   000FCC                     TMR2            equ	4044	;# 
  1576   000FCD                     T1CON           equ	4045	;# 
  1577   000FCE                     TMR1            equ	4046	;# 
  1578   000FCE                     TMR1L           equ	4046	;# 
  1579   000FCF                     TMR1H           equ	4047	;# 
  1580   000FD0                     RCON            equ	4048	;# 
  1581   000FD1                     WDTCON          equ	4049	;# 
  1582   000FD2                     HLVDCON         equ	4050	;# 
  1583   000FD2                     LVDCON          equ	4050	;# 
  1584   000FD3                     OSCCON          equ	4051	;# 
  1585   000FD5                     T0CON           equ	4053	;# 
  1586   000FD6                     TMR0            equ	4054	;# 
  1587   000FD6                     TMR0L           equ	4054	;# 
  1588   000FD7                     TMR0H           equ	4055	;# 
  1589   000FD8                     STATUS          equ	4056	;# 
  1590   000FD9                     FSR2            equ	4057	;# 
  1591   000FD9                     FSR2L           equ	4057	;# 
  1592   000FDA                     FSR2H           equ	4058	;# 
  1593   000FDB                     PLUSW2          equ	4059	;# 
  1594   000FDC                     PREINC2         equ	4060	;# 
  1595   000FDD                     POSTDEC2        equ	4061	;# 
  1596   000FDE                     POSTINC2        equ	4062	;# 
  1597   000FDF                     INDF2           equ	4063	;# 
  1598   000FE0                     BSR             equ	4064	;# 
  1599   000FE1                     FSR1            equ	4065	;# 
  1600   000FE1                     FSR1L           equ	4065	;# 
  1601   000FE2                     FSR1H           equ	4066	;# 
  1602   000FE3                     PLUSW1          equ	4067	;# 
  1603   000FE4                     PREINC1         equ	4068	;# 
  1604   000FE5                     POSTDEC1        equ	4069	;# 
  1605   000FE6                     POSTINC1        equ	4070	;# 
  1606   000FE7                     INDF1           equ	4071	;# 
  1607   000FE8                     WREG            equ	4072	;# 
  1608   000FE9                     FSR0            equ	4073	;# 
  1609   000FE9                     FSR0L           equ	4073	;# 
  1610   000FEA                     FSR0H           equ	4074	;# 
  1611   000FEB                     PLUSW0          equ	4075	;# 
  1612   000FEC                     PREINC0         equ	4076	;# 
  1613   000FED                     POSTDEC0        equ	4077	;# 
  1614   000FEE                     POSTINC0        equ	4078	;# 
  1615   000FEF                     INDF0           equ	4079	;# 
  1616   000FF0                     INTCON3         equ	4080	;# 
  1617   000FF1                     INTCON2         equ	4081	;# 
  1618   000FF2                     INTCON          equ	4082	;# 
  1619   000FF3                     PROD            equ	4083	;# 
  1620   000FF3                     PRODL           equ	4083	;# 
  1621   000FF4                     PRODH           equ	4084	;# 
  1622   000FF5                     TABLAT          equ	4085	;# 
  1623   000FF6                     TBLPTR          equ	4086	;# 
  1624   000FF6                     TBLPTRL         equ	4086	;# 
  1625   000FF7                     TBLPTRH         equ	4087	;# 
  1626   000FF8                     TBLPTRU         equ	4088	;# 
  1627   000FF9                     PCLAT           equ	4089	;# 
  1628   000FF9                     PC              equ	4089	;# 
  1629   000FF9                     PCL             equ	4089	;# 
  1630   000FFA                     PCLATH          equ	4090	;# 
  1631   000FFB                     PCLATU          equ	4091	;# 
  1632   000FFC                     STKPTR          equ	4092	;# 
  1633   000FFD                     TOS             equ	4093	;# 
  1634   000FFD                     TOSL            equ	4093	;# 
  1635   000FFE                     TOSH            equ	4094	;# 
  1636   000FFF                     TOSU            equ	4095	;# 
  1637   000F80                     PORTA           equ	3968	;# 
  1638   000F81                     PORTB           equ	3969	;# 
  1639   000F82                     PORTC           equ	3970	;# 
  1640   000F83                     PORTD           equ	3971	;# 
  1641   000F84                     PORTE           equ	3972	;# 
  1642   000F89                     LATA            equ	3977	;# 
  1643   000F8A                     LATB            equ	3978	;# 
  1644   000F8B                     LATC            equ	3979	;# 
  1645   000F8C                     LATD            equ	3980	;# 
  1646   000F8D                     LATE            equ	3981	;# 
  1647   000F92                     TRISA           equ	3986	;# 
  1648   000F92                     DDRA            equ	3986	;# 
  1649   000F93                     TRISB           equ	3987	;# 
  1650   000F93                     DDRB            equ	3987	;# 
  1651   000F94                     TRISC           equ	3988	;# 
  1652   000F94                     DDRC            equ	3988	;# 
  1653   000F95                     TRISD           equ	3989	;# 
  1654   000F95                     DDRD            equ	3989	;# 
  1655   000F96                     TRISE           equ	3990	;# 
  1656   000F96                     DDRE            equ	3990	;# 
  1657   000F9B                     OSCTUNE         equ	3995	;# 
  1658   000F9D                     PIE1            equ	3997	;# 
  1659   000F9E                     PIR1            equ	3998	;# 
  1660   000F9F                     IPR1            equ	3999	;# 
  1661   000FA0                     PIE2            equ	4000	;# 
  1662   000FA1                     PIR2            equ	4001	;# 
  1663   000FA2                     IPR2            equ	4002	;# 
  1664   000FA6                     EECON1          equ	4006	;# 
  1665   000FA7                     EECON2          equ	4007	;# 
  1666   000FA8                     EEDATA          equ	4008	;# 
  1667   000FA9                     EEADR           equ	4009	;# 
  1668   000FAA                     EEADRH          equ	4010	;# 
  1669   000FAB                     RCSTA           equ	4011	;# 
  1670   000FAB                     RCSTA1          equ	4011	;# 
  1671   000FAC                     TXSTA           equ	4012	;# 
  1672   000FAC                     TXSTA1          equ	4012	;# 
  1673   000FAD                     TXREG           equ	4013	;# 
  1674   000FAD                     TXREG1          equ	4013	;# 
  1675   000FAE                     RCREG           equ	4014	;# 
  1676   000FAE                     RCREG1          equ	4014	;# 
  1677   000FAF                     SPBRG           equ	4015	;# 
  1678   000FAF                     SPBRG1          equ	4015	;# 
  1679   000FB0                     SPBRGH          equ	4016	;# 
  1680   000FB1                     T3CON           equ	4017	;# 
  1681   000FB2                     TMR3            equ	4018	;# 
  1682   000FB2                     TMR3L           equ	4018	;# 
  1683   000FB3                     TMR3H           equ	4019	;# 
  1684   000FB4                     CMCON           equ	4020	;# 
  1685   000FB5                     CVRCON          equ	4021	;# 
  1686   000FB6                     ECCP1AS         equ	4022	;# 
  1687   000FB7                     PWM1CON         equ	4023	;# 
  1688   000FB8                     BAUDCON         equ	4024	;# 
  1689   000FB8                     BAUDCTL         equ	4024	;# 
  1690   000FBA                     CCP2CON         equ	4026	;# 
  1691   000FBB                     CCPR2           equ	4027	;# 
  1692   000FBB                     CCPR2L          equ	4027	;# 
  1693   000FBC                     CCPR2H          equ	4028	;# 
  1694   000FBD                     CCP1CON         equ	4029	;# 
  1695   000FBE                     CCPR1           equ	4030	;# 
  1696   000FBE                     CCPR1L          equ	4030	;# 
  1697   000FBF                     CCPR1H          equ	4031	;# 
  1698   000FC0                     ADCON2          equ	4032	;# 
  1699   000FC1                     ADCON1          equ	4033	;# 
  1700   000FC2                     ADCON0          equ	4034	;# 
  1701   000FC3                     ADRES           equ	4035	;# 
  1702   000FC3                     ADRESL          equ	4035	;# 
  1703   000FC4                     ADRESH          equ	4036	;# 
  1704   000FC5                     SSPCON2         equ	4037	;# 
  1705   000FC6                     SSPCON1         equ	4038	;# 
  1706   000FC7                     SSPSTAT         equ	4039	;# 
  1707   000FC8                     SSPADD          equ	4040	;# 
  1708   000FC9                     SSPBUF          equ	4041	;# 
  1709   000FCA                     T2CON           equ	4042	;# 
  1710   000FCB                     PR2             equ	4043	;# 
  1711   000FCB                     MEMCON          equ	4043	;# 
  1712   000FCC                     TMR2            equ	4044	;# 
  1713   000FCD                     T1CON           equ	4045	;# 
  1714   000FCE                     TMR1            equ	4046	;# 
  1715   000FCE                     TMR1L           equ	4046	;# 
  1716   000FCF                     TMR1H           equ	4047	;# 
  1717   000FD0                     RCON            equ	4048	;# 
  1718   000FD1                     WDTCON          equ	4049	;# 
  1719   000FD2                     HLVDCON         equ	4050	;# 
  1720   000FD2                     LVDCON          equ	4050	;# 
  1721   000FD3                     OSCCON          equ	4051	;# 
  1722   000FD5                     T0CON           equ	4053	;# 
  1723   000FD6                     TMR0            equ	4054	;# 
  1724   000FD6                     TMR0L           equ	4054	;# 
  1725   000FD7                     TMR0H           equ	4055	;# 
  1726   000FD8                     STATUS          equ	4056	;# 
  1727   000FD9                     FSR2            equ	4057	;# 
  1728   000FD9                     FSR2L           equ	4057	;# 
  1729   000FDA                     FSR2H           equ	4058	;# 
  1730   000FDB                     PLUSW2          equ	4059	;# 
  1731   000FDC                     PREINC2         equ	4060	;# 
  1732   000FDD                     POSTDEC2        equ	4061	;# 
  1733   000FDE                     POSTINC2        equ	4062	;# 
  1734   000FDF                     INDF2           equ	4063	;# 
  1735   000FE0                     BSR             equ	4064	;# 
  1736   000FE1                     FSR1            equ	4065	;# 
  1737   000FE1                     FSR1L           equ	4065	;# 
  1738   000FE2                     FSR1H           equ	4066	;# 
  1739   000FE3                     PLUSW1          equ	4067	;# 
  1740   000FE4                     PREINC1         equ	4068	;# 
  1741   000FE5                     POSTDEC1        equ	4069	;# 
  1742   000FE6                     POSTINC1        equ	4070	;# 
  1743   000FE7                     INDF1           equ	4071	;# 
  1744   000FE8                     WREG            equ	4072	;# 
  1745   000FE9                     FSR0            equ	4073	;# 
  1746   000FE9                     FSR0L           equ	4073	;# 
  1747   000FEA                     FSR0H           equ	4074	;# 
  1748   000FEB                     PLUSW0          equ	4075	;# 
  1749   000FEC                     PREINC0         equ	4076	;# 
  1750   000FED                     POSTDEC0        equ	4077	;# 
  1751   000FEE                     POSTINC0        equ	4078	;# 
  1752   000FEF                     INDF0           equ	4079	;# 
  1753   000FF0                     INTCON3         equ	4080	;# 
  1754   000FF1                     INTCON2         equ	4081	;# 
  1755   000FF2                     INTCON          equ	4082	;# 
  1756   000FF3                     PROD            equ	4083	;# 
  1757   000FF3                     PRODL           equ	4083	;# 
  1758   000FF4                     PRODH           equ	4084	;# 
  1759   000FF5                     TABLAT          equ	4085	;# 
  1760   000FF6                     TBLPTR          equ	4086	;# 
  1761   000FF6                     TBLPTRL         equ	4086	;# 
  1762   000FF7                     TBLPTRH         equ	4087	;# 
  1763   000FF8                     TBLPTRU         equ	4088	;# 
  1764   000FF9                     PCLAT           equ	4089	;# 
  1765   000FF9                     PC              equ	4089	;# 
  1766   000FF9                     PCL             equ	4089	;# 
  1767   000FFA                     PCLATH          equ	4090	;# 
  1768   000FFB                     PCLATU          equ	4091	;# 
  1769   000FFC                     STKPTR          equ	4092	;# 
  1770   000FFD                     TOS             equ	4093	;# 
  1771   000FFD                     TOSL            equ	4093	;# 
  1772   000FFE                     TOSH            equ	4094	;# 
  1773   000FFF                     TOSU            equ	4095	;# 
  1774   000F80                     PORTA           equ	3968	;# 
  1775   000F81                     PORTB           equ	3969	;# 
  1776   000F82                     PORTC           equ	3970	;# 
  1777   000F83                     PORTD           equ	3971	;# 
  1778   000F84                     PORTE           equ	3972	;# 
  1779   000F89                     LATA            equ	3977	;# 
  1780   000F8A                     LATB            equ	3978	;# 
  1781   000F8B                     LATC            equ	3979	;# 
  1782   000F8C                     LATD            equ	3980	;# 
  1783   000F8D                     LATE            equ	3981	;# 
  1784   000F92                     TRISA           equ	3986	;# 
  1785   000F92                     DDRA            equ	3986	;# 
  1786   000F93                     TRISB           equ	3987	;# 
  1787   000F93                     DDRB            equ	3987	;# 
  1788   000F94                     TRISC           equ	3988	;# 
  1789   000F94                     DDRC            equ	3988	;# 
  1790   000F95                     TRISD           equ	3989	;# 
  1791   000F95                     DDRD            equ	3989	;# 
  1792   000F96                     TRISE           equ	3990	;# 
  1793   000F96                     DDRE            equ	3990	;# 
  1794   000F9B                     OSCTUNE         equ	3995	;# 
  1795   000F9D                     PIE1            equ	3997	;# 
  1796   000F9E                     PIR1            equ	3998	;# 
  1797   000F9F                     IPR1            equ	3999	;# 
  1798   000FA0                     PIE2            equ	4000	;# 
  1799   000FA1                     PIR2            equ	4001	;# 
  1800   000FA2                     IPR2            equ	4002	;# 
  1801   000FA6                     EECON1          equ	4006	;# 
  1802   000FA7                     EECON2          equ	4007	;# 
  1803   000FA8                     EEDATA          equ	4008	;# 
  1804   000FA9                     EEADR           equ	4009	;# 
  1805   000FAA                     EEADRH          equ	4010	;# 
  1806   000FAB                     RCSTA           equ	4011	;# 
  1807   000FAB                     RCSTA1          equ	4011	;# 
  1808   000FAC                     TXSTA           equ	4012	;# 
  1809   000FAC                     TXSTA1          equ	4012	;# 
  1810   000FAD                     TXREG           equ	4013	;# 
  1811   000FAD                     TXREG1          equ	4013	;# 
  1812   000FAE                     RCREG           equ	4014	;# 
  1813   000FAE                     RCREG1          equ	4014	;# 
  1814   000FAF                     SPBRG           equ	4015	;# 
  1815   000FAF                     SPBRG1          equ	4015	;# 
  1816   000FB0                     SPBRGH          equ	4016	;# 
  1817   000FB1                     T3CON           equ	4017	;# 
  1818   000FB2                     TMR3            equ	4018	;# 
  1819   000FB2                     TMR3L           equ	4018	;# 
  1820   000FB3                     TMR3H           equ	4019	;# 
  1821   000FB4                     CMCON           equ	4020	;# 
  1822   000FB5                     CVRCON          equ	4021	;# 
  1823   000FB6                     ECCP1AS         equ	4022	;# 
  1824   000FB7                     PWM1CON         equ	4023	;# 
  1825   000FB8                     BAUDCON         equ	4024	;# 
  1826   000FB8                     BAUDCTL         equ	4024	;# 
  1827   000FBA                     CCP2CON         equ	4026	;# 
  1828   000FBB                     CCPR2           equ	4027	;# 
  1829   000FBB                     CCPR2L          equ	4027	;# 
  1830   000FBC                     CCPR2H          equ	4028	;# 
  1831   000FBD                     CCP1CON         equ	4029	;# 
  1832   000FBE                     CCPR1           equ	4030	;# 
  1833   000FBE                     CCPR1L          equ	4030	;# 
  1834   000FBF                     CCPR1H          equ	4031	;# 
  1835   000FC0                     ADCON2          equ	4032	;# 
  1836   000FC1                     ADCON1          equ	4033	;# 
  1837   000FC2                     ADCON0          equ	4034	;# 
  1838   000FC3                     ADRES           equ	4035	;# 
  1839   000FC3                     ADRESL          equ	4035	;# 
  1840   000FC4                     ADRESH          equ	4036	;# 
  1841   000FC5                     SSPCON2         equ	4037	;# 
  1842   000FC6                     SSPCON1         equ	4038	;# 
  1843   000FC7                     SSPSTAT         equ	4039	;# 
  1844   000FC8                     SSPADD          equ	4040	;# 
  1845   000FC9                     SSPBUF          equ	4041	;# 
  1846   000FCA                     T2CON           equ	4042	;# 
  1847   000FCB                     PR2             equ	4043	;# 
  1848   000FCB                     MEMCON          equ	4043	;# 
  1849   000FCC                     TMR2            equ	4044	;# 
  1850   000FCD                     T1CON           equ	4045	;# 
  1851   000FCE                     TMR1            equ	4046	;# 
  1852   000FCE                     TMR1L           equ	4046	;# 
  1853   000FCF                     TMR1H           equ	4047	;# 
  1854   000FD0                     RCON            equ	4048	;# 
  1855   000FD1                     WDTCON          equ	4049	;# 
  1856   000FD2                     HLVDCON         equ	4050	;# 
  1857   000FD2                     LVDCON          equ	4050	;# 
  1858   000FD3                     OSCCON          equ	4051	;# 
  1859   000FD5                     T0CON           equ	4053	;# 
  1860   000FD6                     TMR0            equ	4054	;# 
  1861   000FD6                     TMR0L           equ	4054	;# 
  1862   000FD7                     TMR0H           equ	4055	;# 
  1863   000FD8                     STATUS          equ	4056	;# 
  1864   000FD9                     FSR2            equ	4057	;# 
  1865   000FD9                     FSR2L           equ	4057	;# 
  1866   000FDA                     FSR2H           equ	4058	;# 
  1867   000FDB                     PLUSW2          equ	4059	;# 
  1868   000FDC                     PREINC2         equ	4060	;# 
  1869   000FDD                     POSTDEC2        equ	4061	;# 
  1870   000FDE                     POSTINC2        equ	4062	;# 
  1871   000FDF                     INDF2           equ	4063	;# 
  1872   000FE0                     BSR             equ	4064	;# 
  1873   000FE1                     FSR1            equ	4065	;# 
  1874   000FE1                     FSR1L           equ	4065	;# 
  1875   000FE2                     FSR1H           equ	4066	;# 
  1876   000FE3                     PLUSW1          equ	4067	;# 
  1877   000FE4                     PREINC1         equ	4068	;# 
  1878   000FE5                     POSTDEC1        equ	4069	;# 
  1879   000FE6                     POSTINC1        equ	4070	;# 
  1880   000FE7                     INDF1           equ	4071	;# 
  1881   000FE8                     WREG            equ	4072	;# 
  1882   000FE9                     FSR0            equ	4073	;# 
  1883   000FE9                     FSR0L           equ	4073	;# 
  1884   000FEA                     FSR0H           equ	4074	;# 
  1885   000FEB                     PLUSW0          equ	4075	;# 
  1886   000FEC                     PREINC0         equ	4076	;# 
  1887   000FED                     POSTDEC0        equ	4077	;# 
  1888   000FEE                     POSTINC0        equ	4078	;# 
  1889   000FEF                     INDF0           equ	4079	;# 
  1890   000FF0                     INTCON3         equ	4080	;# 
  1891   000FF1                     INTCON2         equ	4081	;# 
  1892   000FF2                     INTCON          equ	4082	;# 
  1893   000FF3                     PROD            equ	4083	;# 
  1894   000FF3                     PRODL           equ	4083	;# 
  1895   000FF4                     PRODH           equ	4084	;# 
  1896   000FF5                     TABLAT          equ	4085	;# 
  1897   000FF6                     TBLPTR          equ	4086	;# 
  1898   000FF6                     TBLPTRL         equ	4086	;# 
  1899   000FF7                     TBLPTRH         equ	4087	;# 
  1900   000FF8                     TBLPTRU         equ	4088	;# 
  1901   000FF9                     PCLAT           equ	4089	;# 
  1902   000FF9                     PC              equ	4089	;# 
  1903   000FF9                     PCL             equ	4089	;# 
  1904   000FFA                     PCLATH          equ	4090	;# 
  1905   000FFB                     PCLATU          equ	4091	;# 
  1906   000FFC                     STKPTR          equ	4092	;# 
  1907   000FFD                     TOS             equ	4093	;# 
  1908   000FFD                     TOSL            equ	4093	;# 
  1909   000FFE                     TOSH            equ	4094	;# 
  1910   000FFF                     TOSU            equ	4095	;# 
  1911   000F80                     PORTA           equ	3968	;# 
  1912   000F81                     PORTB           equ	3969	;# 
  1913   000F82                     PORTC           equ	3970	;# 
  1914   000F83                     PORTD           equ	3971	;# 
  1915   000F84                     PORTE           equ	3972	;# 
  1916   000F89                     LATA            equ	3977	;# 
  1917   000F8A                     LATB            equ	3978	;# 
  1918   000F8B                     LATC            equ	3979	;# 
  1919   000F8C                     LATD            equ	3980	;# 
  1920   000F8D                     LATE            equ	3981	;# 
  1921   000F92                     TRISA           equ	3986	;# 
  1922   000F92                     DDRA            equ	3986	;# 
  1923   000F93                     TRISB           equ	3987	;# 
  1924   000F93                     DDRB            equ	3987	;# 
  1925   000F94                     TRISC           equ	3988	;# 
  1926   000F94                     DDRC            equ	3988	;# 
  1927   000F95                     TRISD           equ	3989	;# 
  1928   000F95                     DDRD            equ	3989	;# 
  1929   000F96                     TRISE           equ	3990	;# 
  1930   000F96                     DDRE            equ	3990	;# 
  1931   000F9B                     OSCTUNE         equ	3995	;# 
  1932   000F9D                     PIE1            equ	3997	;# 
  1933   000F9E                     PIR1            equ	3998	;# 
  1934   000F9F                     IPR1            equ	3999	;# 
  1935   000FA0                     PIE2            equ	4000	;# 
  1936   000FA1                     PIR2            equ	4001	;# 
  1937   000FA2                     IPR2            equ	4002	;# 
  1938   000FA6                     EECON1          equ	4006	;# 
  1939   000FA7                     EECON2          equ	4007	;# 
  1940   000FA8                     EEDATA          equ	4008	;# 
  1941   000FA9                     EEADR           equ	4009	;# 
  1942   000FAA                     EEADRH          equ	4010	;# 
  1943   000FAB                     RCSTA           equ	4011	;# 
  1944   000FAB                     RCSTA1          equ	4011	;# 
  1945   000FAC                     TXSTA           equ	4012	;# 
  1946   000FAC                     TXSTA1          equ	4012	;# 
  1947   000FAD                     TXREG           equ	4013	;# 
  1948   000FAD                     TXREG1          equ	4013	;# 
  1949   000FAE                     RCREG           equ	4014	;# 
  1950   000FAE                     RCREG1          equ	4014	;# 
  1951   000FAF                     SPBRG           equ	4015	;# 
  1952   000FAF                     SPBRG1          equ	4015	;# 
  1953   000FB0                     SPBRGH          equ	4016	;# 
  1954   000FB1                     T3CON           equ	4017	;# 
  1955   000FB2                     TMR3            equ	4018	;# 
  1956   000FB2                     TMR3L           equ	4018	;# 
  1957   000FB3                     TMR3H           equ	4019	;# 
  1958   000FB4                     CMCON           equ	4020	;# 
  1959   000FB5                     CVRCON          equ	4021	;# 
  1960   000FB6                     ECCP1AS         equ	4022	;# 
  1961   000FB7                     PWM1CON         equ	4023	;# 
  1962   000FB8                     BAUDCON         equ	4024	;# 
  1963   000FB8                     BAUDCTL         equ	4024	;# 
  1964   000FBA                     CCP2CON         equ	4026	;# 
  1965   000FBB                     CCPR2           equ	4027	;# 
  1966   000FBB                     CCPR2L          equ	4027	;# 
  1967   000FBC                     CCPR2H          equ	4028	;# 
  1968   000FBD                     CCP1CON         equ	4029	;# 
  1969   000FBE                     CCPR1           equ	4030	;# 
  1970   000FBE                     CCPR1L          equ	4030	;# 
  1971   000FBF                     CCPR1H          equ	4031	;# 
  1972   000FC0                     ADCON2          equ	4032	;# 
  1973   000FC1                     ADCON1          equ	4033	;# 
  1974   000FC2                     ADCON0          equ	4034	;# 
  1975   000FC3                     ADRES           equ	4035	;# 
  1976   000FC3                     ADRESL          equ	4035	;# 
  1977   000FC4                     ADRESH          equ	4036	;# 
  1978   000FC5                     SSPCON2         equ	4037	;# 
  1979   000FC6                     SSPCON1         equ	4038	;# 
  1980   000FC7                     SSPSTAT         equ	4039	;# 
  1981   000FC8                     SSPADD          equ	4040	;# 
  1982   000FC9                     SSPBUF          equ	4041	;# 
  1983   000FCA                     T2CON           equ	4042	;# 
  1984   000FCB                     PR2             equ	4043	;# 
  1985   000FCB                     MEMCON          equ	4043	;# 
  1986   000FCC                     TMR2            equ	4044	;# 
  1987   000FCD                     T1CON           equ	4045	;# 
  1988   000FCE                     TMR1            equ	4046	;# 
  1989   000FCE                     TMR1L           equ	4046	;# 
  1990   000FCF                     TMR1H           equ	4047	;# 
  1991   000FD0                     RCON            equ	4048	;# 
  1992   000FD1                     WDTCON          equ	4049	;# 
  1993   000FD2                     HLVDCON         equ	4050	;# 
  1994   000FD2                     LVDCON          equ	4050	;# 
  1995   000FD3                     OSCCON          equ	4051	;# 
  1996   000FD5                     T0CON           equ	4053	;# 
  1997   000FD6                     TMR0            equ	4054	;# 
  1998   000FD6                     TMR0L           equ	4054	;# 
  1999   000FD7                     TMR0H           equ	4055	;# 
  2000   000FD8                     STATUS          equ	4056	;# 
  2001   000FD9                     FSR2            equ	4057	;# 
  2002   000FD9                     FSR2L           equ	4057	;# 
  2003   000FDA                     FSR2H           equ	4058	;# 
  2004   000FDB                     PLUSW2          equ	4059	;# 
  2005   000FDC                     PREINC2         equ	4060	;# 
  2006   000FDD                     POSTDEC2        equ	4061	;# 
  2007   000FDE                     POSTINC2        equ	4062	;# 
  2008   000FDF                     INDF2           equ	4063	;# 
  2009   000FE0                     BSR             equ	4064	;# 
  2010   000FE1                     FSR1            equ	4065	;# 
  2011   000FE1                     FSR1L           equ	4065	;# 
  2012   000FE2                     FSR1H           equ	4066	;# 
  2013   000FE3                     PLUSW1          equ	4067	;# 
  2014   000FE4                     PREINC1         equ	4068	;# 
  2015   000FE5                     POSTDEC1        equ	4069	;# 
  2016   000FE6                     POSTINC1        equ	4070	;# 
  2017   000FE7                     INDF1           equ	4071	;# 
  2018   000FE8                     WREG            equ	4072	;# 
  2019   000FE9                     FSR0            equ	4073	;# 
  2020   000FE9                     FSR0L           equ	4073	;# 
  2021   000FEA                     FSR0H           equ	4074	;# 
  2022   000FEB                     PLUSW0          equ	4075	;# 
  2023   000FEC                     PREINC0         equ	4076	;# 
  2024   000FED                     POSTDEC0        equ	4077	;# 
  2025   000FEE                     POSTINC0        equ	4078	;# 
  2026   000FEF                     INDF0           equ	4079	;# 
  2027   000FF0                     INTCON3         equ	4080	;# 
  2028   000FF1                     INTCON2         equ	4081	;# 
  2029   000FF2                     INTCON          equ	4082	;# 
  2030   000FF3                     PROD            equ	4083	;# 
  2031   000FF3                     PRODL           equ	4083	;# 
  2032   000FF4                     PRODH           equ	4084	;# 
  2033   000FF5                     TABLAT          equ	4085	;# 
  2034   000FF6                     TBLPTR          equ	4086	;# 
  2035   000FF6                     TBLPTRL         equ	4086	;# 
  2036   000FF7                     TBLPTRH         equ	4087	;# 
  2037   000FF8                     TBLPTRU         equ	4088	;# 
  2038   000FF9                     PCLAT           equ	4089	;# 
  2039   000FF9                     PC              equ	4089	;# 
  2040   000FF9                     PCL             equ	4089	;# 
  2041   000FFA                     PCLATH          equ	4090	;# 
  2042   000FFB                     PCLATU          equ	4091	;# 
  2043   000FFC                     STKPTR          equ	4092	;# 
  2044   000FFD                     TOS             equ	4093	;# 
  2045   000FFD                     TOSL            equ	4093	;# 
  2046   000FFE                     TOSH            equ	4094	;# 
  2047   000FFF                     TOSU            equ	4095	;# 
  2048   000F80                     PORTA           equ	3968	;# 
  2049   000F81                     PORTB           equ	3969	;# 
  2050   000F82                     PORTC           equ	3970	;# 
  2051   000F83                     PORTD           equ	3971	;# 
  2052   000F84                     PORTE           equ	3972	;# 
  2053   000F89                     LATA            equ	3977	;# 
  2054   000F8A                     LATB            equ	3978	;# 
  2055   000F8B                     LATC            equ	3979	;# 
  2056   000F8C                     LATD            equ	3980	;# 
  2057   000F8D                     LATE            equ	3981	;# 
  2058   000F92                     TRISA           equ	3986	;# 
  2059   000F92                     DDRA            equ	3986	;# 
  2060   000F93                     TRISB           equ	3987	;# 
  2061   000F93                     DDRB            equ	3987	;# 
  2062   000F94                     TRISC           equ	3988	;# 
  2063   000F94                     DDRC            equ	3988	;# 
  2064   000F95                     TRISD           equ	3989	;# 
  2065   000F95                     DDRD            equ	3989	;# 
  2066   000F96                     TRISE           equ	3990	;# 
  2067   000F96                     DDRE            equ	3990	;# 
  2068   000F9B                     OSCTUNE         equ	3995	;# 
  2069   000F9D                     PIE1            equ	3997	;# 
  2070   000F9E                     PIR1            equ	3998	;# 
  2071   000F9F                     IPR1            equ	3999	;# 
  2072   000FA0                     PIE2            equ	4000	;# 
  2073   000FA1                     PIR2            equ	4001	;# 
  2074   000FA2                     IPR2            equ	4002	;# 
  2075   000FA6                     EECON1          equ	4006	;# 
  2076   000FA7                     EECON2          equ	4007	;# 
  2077   000FA8                     EEDATA          equ	4008	;# 
  2078   000FA9                     EEADR           equ	4009	;# 
  2079   000FAA                     EEADRH          equ	4010	;# 
  2080   000FAB                     RCSTA           equ	4011	;# 
  2081   000FAB                     RCSTA1          equ	4011	;# 
  2082   000FAC                     TXSTA           equ	4012	;# 
  2083   000FAC                     TXSTA1          equ	4012	;# 
  2084   000FAD                     TXREG           equ	4013	;# 
  2085   000FAD                     TXREG1          equ	4013	;# 
  2086   000FAE                     RCREG           equ	4014	;# 
  2087   000FAE                     RCREG1          equ	4014	;# 
  2088   000FAF                     SPBRG           equ	4015	;# 
  2089   000FAF                     SPBRG1          equ	4015	;# 
  2090   000FB0                     SPBRGH          equ	4016	;# 
  2091   000FB1                     T3CON           equ	4017	;# 
  2092   000FB2                     TMR3            equ	4018	;# 
  2093   000FB2                     TMR3L           equ	4018	;# 
  2094   000FB3                     TMR3H           equ	4019	;# 
  2095   000FB4                     CMCON           equ	4020	;# 
  2096   000FB5                     CVRCON          equ	4021	;# 
  2097   000FB6                     ECCP1AS         equ	4022	;# 
  2098   000FB7                     PWM1CON         equ	4023	;# 
  2099   000FB8                     BAUDCON         equ	4024	;# 
  2100   000FB8                     BAUDCTL         equ	4024	;# 
  2101   000FBA                     CCP2CON         equ	4026	;# 
  2102   000FBB                     CCPR2           equ	4027	;# 
  2103   000FBB                     CCPR2L          equ	4027	;# 
  2104   000FBC                     CCPR2H          equ	4028	;# 
  2105   000FBD                     CCP1CON         equ	4029	;# 
  2106   000FBE                     CCPR1           equ	4030	;# 
  2107   000FBE                     CCPR1L          equ	4030	;# 
  2108   000FBF                     CCPR1H          equ	4031	;# 
  2109   000FC0                     ADCON2          equ	4032	;# 
  2110   000FC1                     ADCON1          equ	4033	;# 
  2111   000FC2                     ADCON0          equ	4034	;# 
  2112   000FC3                     ADRES           equ	4035	;# 
  2113   000FC3                     ADRESL          equ	4035	;# 
  2114   000FC4                     ADRESH          equ	4036	;# 
  2115   000FC5                     SSPCON2         equ	4037	;# 
  2116   000FC6                     SSPCON1         equ	4038	;# 
  2117   000FC7                     SSPSTAT         equ	4039	;# 
  2118   000FC8                     SSPADD          equ	4040	;# 
  2119   000FC9                     SSPBUF          equ	4041	;# 
  2120   000FCA                     T2CON           equ	4042	;# 
  2121   000FCB                     PR2             equ	4043	;# 
  2122   000FCB                     MEMCON          equ	4043	;# 
  2123   000FCC                     TMR2            equ	4044	;# 
  2124   000FCD                     T1CON           equ	4045	;# 
  2125   000FCE                     TMR1            equ	4046	;# 
  2126   000FCE                     TMR1L           equ	4046	;# 
  2127   000FCF                     TMR1H           equ	4047	;# 
  2128   000FD0                     RCON            equ	4048	;# 
  2129   000FD1                     WDTCON          equ	4049	;# 
  2130   000FD2                     HLVDCON         equ	4050	;# 
  2131   000FD2                     LVDCON          equ	4050	;# 
  2132   000FD3                     OSCCON          equ	4051	;# 
  2133   000FD5                     T0CON           equ	4053	;# 
  2134   000FD6                     TMR0            equ	4054	;# 
  2135   000FD6                     TMR0L           equ	4054	;# 
  2136   000FD7                     TMR0H           equ	4055	;# 
  2137   000FD8                     STATUS          equ	4056	;# 
  2138   000FD9                     FSR2            equ	4057	;# 
  2139   000FD9                     FSR2L           equ	4057	;# 
  2140   000FDA                     FSR2H           equ	4058	;# 
  2141   000FDB                     PLUSW2          equ	4059	;# 
  2142   000FDC                     PREINC2         equ	4060	;# 
  2143   000FDD                     POSTDEC2        equ	4061	;# 
  2144   000FDE                     POSTINC2        equ	4062	;# 
  2145   000FDF                     INDF2           equ	4063	;# 
  2146   000FE0                     BSR             equ	4064	;# 
  2147   000FE1                     FSR1            equ	4065	;# 
  2148   000FE1                     FSR1L           equ	4065	;# 
  2149   000FE2                     FSR1H           equ	4066	;# 
  2150   000FE3                     PLUSW1          equ	4067	;# 
  2151   000FE4                     PREINC1         equ	4068	;# 
  2152   000FE5                     POSTDEC1        equ	4069	;# 
  2153   000FE6                     POSTINC1        equ	4070	;# 
  2154   000FE7                     INDF1           equ	4071	;# 
  2155   000FE8                     WREG            equ	4072	;# 
  2156   000FE9                     FSR0            equ	4073	;# 
  2157   000FE9                     FSR0L           equ	4073	;# 
  2158   000FEA                     FSR0H           equ	4074	;# 
  2159   000FEB                     PLUSW0          equ	4075	;# 
  2160   000FEC                     PREINC0         equ	4076	;# 
  2161   000FED                     POSTDEC0        equ	4077	;# 
  2162   000FEE                     POSTINC0        equ	4078	;# 
  2163   000FEF                     INDF0           equ	4079	;# 
  2164   000FF0                     INTCON3         equ	4080	;# 
  2165   000FF1                     INTCON2         equ	4081	;# 
  2166   000FF2                     INTCON          equ	4082	;# 
  2167   000FF3                     PROD            equ	4083	;# 
  2168   000FF3                     PRODL           equ	4083	;# 
  2169   000FF4                     PRODH           equ	4084	;# 
  2170   000FF5                     TABLAT          equ	4085	;# 
  2171   000FF6                     TBLPTR          equ	4086	;# 
  2172   000FF6                     TBLPTRL         equ	4086	;# 
  2173   000FF7                     TBLPTRH         equ	4087	;# 
  2174   000FF8                     TBLPTRU         equ	4088	;# 
  2175   000FF9                     PCLAT           equ	4089	;# 
  2176   000FF9                     PC              equ	4089	;# 
  2177   000FF9                     PCL             equ	4089	;# 
  2178   000FFA                     PCLATH          equ	4090	;# 
  2179   000FFB                     PCLATU          equ	4091	;# 
  2180   000FFC                     STKPTR          equ	4092	;# 
  2181   000FFD                     TOS             equ	4093	;# 
  2182   000FFD                     TOSL            equ	4093	;# 
  2183   000FFE                     TOSH            equ	4094	;# 
  2184   000FFF                     TOSU            equ	4095	;# 
  2185   000F80                     PORTA           equ	3968	;# 
  2186   000F81                     PORTB           equ	3969	;# 
  2187   000F82                     PORTC           equ	3970	;# 
  2188   000F83                     PORTD           equ	3971	;# 
  2189   000F84                     PORTE           equ	3972	;# 
  2190   000F89                     LATA            equ	3977	;# 
  2191   000F8A                     LATB            equ	3978	;# 
  2192   000F8B                     LATC            equ	3979	;# 
  2193   000F8C                     LATD            equ	3980	;# 
  2194   000F8D                     LATE            equ	3981	;# 
  2195   000F92                     TRISA           equ	3986	;# 
  2196   000F92                     DDRA            equ	3986	;# 
  2197   000F93                     TRISB           equ	3987	;# 
  2198   000F93                     DDRB            equ	3987	;# 
  2199   000F94                     TRISC           equ	3988	;# 
  2200   000F94                     DDRC            equ	3988	;# 
  2201   000F95                     TRISD           equ	3989	;# 
  2202   000F95                     DDRD            equ	3989	;# 
  2203   000F96                     TRISE           equ	3990	;# 
  2204   000F96                     DDRE            equ	3990	;# 
  2205   000F9B                     OSCTUNE         equ	3995	;# 
  2206   000F9D                     PIE1            equ	3997	;# 
  2207   000F9E                     PIR1            equ	3998	;# 
  2208   000F9F                     IPR1            equ	3999	;# 
  2209   000FA0                     PIE2            equ	4000	;# 
  2210   000FA1                     PIR2            equ	4001	;# 
  2211   000FA2                     IPR2            equ	4002	;# 
  2212   000FA6                     EECON1          equ	4006	;# 
  2213   000FA7                     EECON2          equ	4007	;# 
  2214   000FA8                     EEDATA          equ	4008	;# 
  2215   000FA9                     EEADR           equ	4009	;# 
  2216   000FAA                     EEADRH          equ	4010	;# 
  2217   000FAB                     RCSTA           equ	4011	;# 
  2218   000FAB                     RCSTA1          equ	4011	;# 
  2219   000FAC                     TXSTA           equ	4012	;# 
  2220   000FAC                     TXSTA1          equ	4012	;# 
  2221   000FAD                     TXREG           equ	4013	;# 
  2222   000FAD                     TXREG1          equ	4013	;# 
  2223   000FAE                     RCREG           equ	4014	;# 
  2224   000FAE                     RCREG1          equ	4014	;# 
  2225   000FAF                     SPBRG           equ	4015	;# 
  2226   000FAF                     SPBRG1          equ	4015	;# 
  2227   000FB0                     SPBRGH          equ	4016	;# 
  2228   000FB1                     T3CON           equ	4017	;# 
  2229   000FB2                     TMR3            equ	4018	;# 
  2230   000FB2                     TMR3L           equ	4018	;# 
  2231   000FB3                     TMR3H           equ	4019	;# 
  2232   000FB4                     CMCON           equ	4020	;# 
  2233   000FB5                     CVRCON          equ	4021	;# 
  2234   000FB6                     ECCP1AS         equ	4022	;# 
  2235   000FB7                     PWM1CON         equ	4023	;# 
  2236   000FB8                     BAUDCON         equ	4024	;# 
  2237   000FB8                     BAUDCTL         equ	4024	;# 
  2238   000FBA                     CCP2CON         equ	4026	;# 
  2239   000FBB                     CCPR2           equ	4027	;# 
  2240   000FBB                     CCPR2L          equ	4027	;# 
  2241   000FBC                     CCPR2H          equ	4028	;# 
  2242   000FBD                     CCP1CON         equ	4029	;# 
  2243   000FBE                     CCPR1           equ	4030	;# 
  2244   000FBE                     CCPR1L          equ	4030	;# 
  2245   000FBF                     CCPR1H          equ	4031	;# 
  2246   000FC0                     ADCON2          equ	4032	;# 
  2247   000FC1                     ADCON1          equ	4033	;# 
  2248   000FC2                     ADCON0          equ	4034	;# 
  2249   000FC3                     ADRES           equ	4035	;# 
  2250   000FC3                     ADRESL          equ	4035	;# 
  2251   000FC4                     ADRESH          equ	4036	;# 
  2252   000FC5                     SSPCON2         equ	4037	;# 
  2253   000FC6                     SSPCON1         equ	4038	;# 
  2254   000FC7                     SSPSTAT         equ	4039	;# 
  2255   000FC8                     SSPADD          equ	4040	;# 
  2256   000FC9                     SSPBUF          equ	4041	;# 
  2257   000FCA                     T2CON           equ	4042	;# 
  2258   000FCB                     PR2             equ	4043	;# 
  2259   000FCB                     MEMCON          equ	4043	;# 
  2260   000FCC                     TMR2            equ	4044	;# 
  2261   000FCD                     T1CON           equ	4045	;# 
  2262   000FCE                     TMR1            equ	4046	;# 
  2263   000FCE                     TMR1L           equ	4046	;# 
  2264   000FCF                     TMR1H           equ	4047	;# 
  2265   000FD0                     RCON            equ	4048	;# 
  2266   000FD1                     WDTCON          equ	4049	;# 
  2267   000FD2                     HLVDCON         equ	4050	;# 
  2268   000FD2                     LVDCON          equ	4050	;# 
  2269   000FD3                     OSCCON          equ	4051	;# 
  2270   000FD5                     T0CON           equ	4053	;# 
  2271   000FD6                     TMR0            equ	4054	;# 
  2272   000FD6                     TMR0L           equ	4054	;# 
  2273   000FD7                     TMR0H           equ	4055	;# 
  2274   000FD8                     STATUS          equ	4056	;# 
  2275   000FD9                     FSR2            equ	4057	;# 
  2276   000FD9                     FSR2L           equ	4057	;# 
  2277   000FDA                     FSR2H           equ	4058	;# 
  2278   000FDB                     PLUSW2          equ	4059	;# 
  2279   000FDC                     PREINC2         equ	4060	;# 
  2280   000FDD                     POSTDEC2        equ	4061	;# 
  2281   000FDE                     POSTINC2        equ	4062	;# 
  2282   000FDF                     INDF2           equ	4063	;# 
  2283   000FE0                     BSR             equ	4064	;# 
  2284   000FE1                     FSR1            equ	4065	;# 
  2285   000FE1                     FSR1L           equ	4065	;# 
  2286   000FE2                     FSR1H           equ	4066	;# 
  2287   000FE3                     PLUSW1          equ	4067	;# 
  2288   000FE4                     PREINC1         equ	4068	;# 
  2289   000FE5                     POSTDEC1        equ	4069	;# 
  2290   000FE6                     POSTINC1        equ	4070	;# 
  2291   000FE7                     INDF1           equ	4071	;# 
  2292   000FE8                     WREG            equ	4072	;# 
  2293   000FE9                     FSR0            equ	4073	;# 
  2294   000FE9                     FSR0L           equ	4073	;# 
  2295   000FEA                     FSR0H           equ	4074	;# 
  2296   000FEB                     PLUSW0          equ	4075	;# 
  2297   000FEC                     PREINC0         equ	4076	;# 
  2298   000FED                     POSTDEC0        equ	4077	;# 
  2299   000FEE                     POSTINC0        equ	4078	;# 
  2300   000FEF                     INDF0           equ	4079	;# 
  2301   000FF0                     INTCON3         equ	4080	;# 
  2302   000FF1                     INTCON2         equ	4081	;# 
  2303   000FF2                     INTCON          equ	4082	;# 
  2304   000FF3                     PROD            equ	4083	;# 
  2305   000FF3                     PRODL           equ	4083	;# 
  2306   000FF4                     PRODH           equ	4084	;# 
  2307   000FF5                     TABLAT          equ	4085	;# 
  2308   000FF6                     TBLPTR          equ	4086	;# 
  2309   000FF6                     TBLPTRL         equ	4086	;# 
  2310   000FF7                     TBLPTRH         equ	4087	;# 
  2311   000FF8                     TBLPTRU         equ	4088	;# 
  2312   000FF9                     PCLAT           equ	4089	;# 
  2313   000FF9                     PC              equ	4089	;# 
  2314   000FF9                     PCL             equ	4089	;# 
  2315   000FFA                     PCLATH          equ	4090	;# 
  2316   000FFB                     PCLATU          equ	4091	;# 
  2317   000FFC                     STKPTR          equ	4092	;# 
  2318   000FFD                     TOS             equ	4093	;# 
  2319   000FFD                     TOSL            equ	4093	;# 
  2320   000FFE                     TOSH            equ	4094	;# 
  2321   000FFF                     TOSU            equ	4095	;# 
  2322   000F80                     PORTA           equ	3968	;# 
  2323   000F81                     PORTB           equ	3969	;# 
  2324   000F82                     PORTC           equ	3970	;# 
  2325   000F83                     PORTD           equ	3971	;# 
  2326   000F84                     PORTE           equ	3972	;# 
  2327   000F89                     LATA            equ	3977	;# 
  2328   000F8A                     LATB            equ	3978	;# 
  2329   000F8B                     LATC            equ	3979	;# 
  2330   000F8C                     LATD            equ	3980	;# 
  2331   000F8D                     LATE            equ	3981	;# 
  2332   000F92                     TRISA           equ	3986	;# 
  2333   000F92                     DDRA            equ	3986	;# 
  2334   000F93                     TRISB           equ	3987	;# 
  2335   000F93                     DDRB            equ	3987	;# 
  2336   000F94                     TRISC           equ	3988	;# 
  2337   000F94                     DDRC            equ	3988	;# 
  2338   000F95                     TRISD           equ	3989	;# 
  2339   000F95                     DDRD            equ	3989	;# 
  2340   000F96                     TRISE           equ	3990	;# 
  2341   000F96                     DDRE            equ	3990	;# 
  2342   000F9B                     OSCTUNE         equ	3995	;# 
  2343   000F9D                     PIE1            equ	3997	;# 
  2344   000F9E                     PIR1            equ	3998	;# 
  2345   000F9F                     IPR1            equ	3999	;# 
  2346   000FA0                     PIE2            equ	4000	;# 
  2347   000FA1                     PIR2            equ	4001	;# 
  2348   000FA2                     IPR2            equ	4002	;# 
  2349   000FA6                     EECON1          equ	4006	;# 
  2350   000FA7                     EECON2          equ	4007	;# 
  2351   000FA8                     EEDATA          equ	4008	;# 
  2352   000FA9                     EEADR           equ	4009	;# 
  2353   000FAA                     EEADRH          equ	4010	;# 
  2354   000FAB                     RCSTA           equ	4011	;# 
  2355   000FAB                     RCSTA1          equ	4011	;# 
  2356   000FAC                     TXSTA           equ	4012	;# 
  2357   000FAC                     TXSTA1          equ	4012	;# 
  2358   000FAD                     TXREG           equ	4013	;# 
  2359   000FAD                     TXREG1          equ	4013	;# 
  2360   000FAE                     RCREG           equ	4014	;# 
  2361   000FAE                     RCREG1          equ	4014	;# 
  2362   000FAF                     SPBRG           equ	4015	;# 
  2363   000FAF                     SPBRG1          equ	4015	;# 
  2364   000FB0                     SPBRGH          equ	4016	;# 
  2365   000FB1                     T3CON           equ	4017	;# 
  2366   000FB2                     TMR3            equ	4018	;# 
  2367   000FB2                     TMR3L           equ	4018	;# 
  2368   000FB3                     TMR3H           equ	4019	;# 
  2369   000FB4                     CMCON           equ	4020	;# 
  2370   000FB5                     CVRCON          equ	4021	;# 
  2371   000FB6                     ECCP1AS         equ	4022	;# 
  2372   000FB7                     PWM1CON         equ	4023	;# 
  2373   000FB8                     BAUDCON         equ	4024	;# 
  2374   000FB8                     BAUDCTL         equ	4024	;# 
  2375   000FBA                     CCP2CON         equ	4026	;# 
  2376   000FBB                     CCPR2           equ	4027	;# 
  2377   000FBB                     CCPR2L          equ	4027	;# 
  2378   000FBC                     CCPR2H          equ	4028	;# 
  2379   000FBD                     CCP1CON         equ	4029	;# 
  2380   000FBE                     CCPR1           equ	4030	;# 
  2381   000FBE                     CCPR1L          equ	4030	;# 
  2382   000FBF                     CCPR1H          equ	4031	;# 
  2383   000FC0                     ADCON2          equ	4032	;# 
  2384   000FC1                     ADCON1          equ	4033	;# 
  2385   000FC2                     ADCON0          equ	4034	;# 
  2386   000FC3                     ADRES           equ	4035	;# 
  2387   000FC3                     ADRESL          equ	4035	;# 
  2388   000FC4                     ADRESH          equ	4036	;# 
  2389   000FC5                     SSPCON2         equ	4037	;# 
  2390   000FC6                     SSPCON1         equ	4038	;# 
  2391   000FC7                     SSPSTAT         equ	4039	;# 
  2392   000FC8                     SSPADD          equ	4040	;# 
  2393   000FC9                     SSPBUF          equ	4041	;# 
  2394   000FCA                     T2CON           equ	4042	;# 
  2395   000FCB                     PR2             equ	4043	;# 
  2396   000FCB                     MEMCON          equ	4043	;# 
  2397   000FCC                     TMR2            equ	4044	;# 
  2398   000FCD                     T1CON           equ	4045	;# 
  2399   000FCE                     TMR1            equ	4046	;# 
  2400   000FCE                     TMR1L           equ	4046	;# 
  2401   000FCF                     TMR1H           equ	4047	;# 
  2402   000FD0                     RCON            equ	4048	;# 
  2403   000FD1                     WDTCON          equ	4049	;# 
  2404   000FD2                     HLVDCON         equ	4050	;# 
  2405   000FD2                     LVDCON          equ	4050	;# 
  2406   000FD3                     OSCCON          equ	4051	;# 
  2407   000FD5                     T0CON           equ	4053	;# 
  2408   000FD6                     TMR0            equ	4054	;# 
  2409   000FD6                     TMR0L           equ	4054	;# 
  2410   000FD7                     TMR0H           equ	4055	;# 
  2411   000FD8                     STATUS          equ	4056	;# 
  2412   000FD9                     FSR2            equ	4057	;# 
  2413   000FD9                     FSR2L           equ	4057	;# 
  2414   000FDA                     FSR2H           equ	4058	;# 
  2415   000FDB                     PLUSW2          equ	4059	;# 
  2416   000FDC                     PREINC2         equ	4060	;# 
  2417   000FDD                     POSTDEC2        equ	4061	;# 
  2418   000FDE                     POSTINC2        equ	4062	;# 
  2419   000FDF                     INDF2           equ	4063	;# 
  2420   000FE0                     BSR             equ	4064	;# 
  2421   000FE1                     FSR1            equ	4065	;# 
  2422   000FE1                     FSR1L           equ	4065	;# 
  2423   000FE2                     FSR1H           equ	4066	;# 
  2424   000FE3                     PLUSW1          equ	4067	;# 
  2425   000FE4                     PREINC1         equ	4068	;# 
  2426   000FE5                     POSTDEC1        equ	4069	;# 
  2427   000FE6                     POSTINC1        equ	4070	;# 
  2428   000FE7                     INDF1           equ	4071	;# 
  2429   000FE8                     WREG            equ	4072	;# 
  2430   000FE9                     FSR0            equ	4073	;# 
  2431   000FE9                     FSR0L           equ	4073	;# 
  2432   000FEA                     FSR0H           equ	4074	;# 
  2433   000FEB                     PLUSW0          equ	4075	;# 
  2434   000FEC                     PREINC0         equ	4076	;# 
  2435   000FED                     POSTDEC0        equ	4077	;# 
  2436   000FEE                     POSTINC0        equ	4078	;# 
  2437   000FEF                     INDF0           equ	4079	;# 
  2438   000FF0                     INTCON3         equ	4080	;# 
  2439   000FF1                     INTCON2         equ	4081	;# 
  2440   000FF2                     INTCON          equ	4082	;# 
  2441   000FF3                     PROD            equ	4083	;# 
  2442   000FF3                     PRODL           equ	4083	;# 
  2443   000FF4                     PRODH           equ	4084	;# 
  2444   000FF5                     TABLAT          equ	4085	;# 
  2445   000FF6                     TBLPTR          equ	4086	;# 
  2446   000FF6                     TBLPTRL         equ	4086	;# 
  2447   000FF7                     TBLPTRH         equ	4087	;# 
  2448   000FF8                     TBLPTRU         equ	4088	;# 
  2449   000FF9                     PCLAT           equ	4089	;# 
  2450   000FF9                     PC              equ	4089	;# 
  2451   000FF9                     PCL             equ	4089	;# 
  2452   000FFA                     PCLATH          equ	4090	;# 
  2453   000FFB                     PCLATU          equ	4091	;# 
  2454   000FFC                     STKPTR          equ	4092	;# 
  2455   000FFD                     TOS             equ	4093	;# 
  2456   000FFD                     TOSL            equ	4093	;# 
  2457   000FFE                     TOSH            equ	4094	;# 
  2458   000FFF                     TOSU            equ	4095	;# 
  2459   000F80                     PORTA           equ	3968	;# 
  2460   000F81                     PORTB           equ	3969	;# 
  2461   000F82                     PORTC           equ	3970	;# 
  2462   000F83                     PORTD           equ	3971	;# 
  2463   000F84                     PORTE           equ	3972	;# 
  2464   000F89                     LATA            equ	3977	;# 
  2465   000F8A                     LATB            equ	3978	;# 
  2466   000F8B                     LATC            equ	3979	;# 
  2467   000F8C                     LATD            equ	3980	;# 
  2468   000F8D                     LATE            equ	3981	;# 
  2469   000F92                     TRISA           equ	3986	;# 
  2470   000F92                     DDRA            equ	3986	;# 
  2471   000F93                     TRISB           equ	3987	;# 
  2472   000F93                     DDRB            equ	3987	;# 
  2473   000F94                     TRISC           equ	3988	;# 
  2474   000F94                     DDRC            equ	3988	;# 
  2475   000F95                     TRISD           equ	3989	;# 
  2476   000F95                     DDRD            equ	3989	;# 
  2477   000F96                     TRISE           equ	3990	;# 
  2478   000F96                     DDRE            equ	3990	;# 
  2479   000F9B                     OSCTUNE         equ	3995	;# 
  2480   000F9D                     PIE1            equ	3997	;# 
  2481   000F9E                     PIR1            equ	3998	;# 
  2482   000F9F                     IPR1            equ	3999	;# 
  2483   000FA0                     PIE2            equ	4000	;# 
  2484   000FA1                     PIR2            equ	4001	;# 
  2485   000FA2                     IPR2            equ	4002	;# 
  2486   000FA6                     EECON1          equ	4006	;# 
  2487   000FA7                     EECON2          equ	4007	;# 
  2488   000FA8                     EEDATA          equ	4008	;# 
  2489   000FA9                     EEADR           equ	4009	;# 
  2490   000FAA                     EEADRH          equ	4010	;# 
  2491   000FAB                     RCSTA           equ	4011	;# 
  2492   000FAB                     RCSTA1          equ	4011	;# 
  2493   000FAC                     TXSTA           equ	4012	;# 
  2494   000FAC                     TXSTA1          equ	4012	;# 
  2495   000FAD                     TXREG           equ	4013	;# 
  2496   000FAD                     TXREG1          equ	4013	;# 
  2497   000FAE                     RCREG           equ	4014	;# 
  2498   000FAE                     RCREG1          equ	4014	;# 
  2499   000FAF                     SPBRG           equ	4015	;# 
  2500   000FAF                     SPBRG1          equ	4015	;# 
  2501   000FB0                     SPBRGH          equ	4016	;# 
  2502   000FB1                     T3CON           equ	4017	;# 
  2503   000FB2                     TMR3            equ	4018	;# 
  2504   000FB2                     TMR3L           equ	4018	;# 
  2505   000FB3                     TMR3H           equ	4019	;# 
  2506   000FB4                     CMCON           equ	4020	;# 
  2507   000FB5                     CVRCON          equ	4021	;# 
  2508   000FB6                     ECCP1AS         equ	4022	;# 
  2509   000FB7                     PWM1CON         equ	4023	;# 
  2510   000FB8                     BAUDCON         equ	4024	;# 
  2511   000FB8                     BAUDCTL         equ	4024	;# 
  2512   000FBA                     CCP2CON         equ	4026	;# 
  2513   000FBB                     CCPR2           equ	4027	;# 
  2514   000FBB                     CCPR2L          equ	4027	;# 
  2515   000FBC                     CCPR2H          equ	4028	;# 
  2516   000FBD                     CCP1CON         equ	4029	;# 
  2517   000FBE                     CCPR1           equ	4030	;# 
  2518   000FBE                     CCPR1L          equ	4030	;# 
  2519   000FBF                     CCPR1H          equ	4031	;# 
  2520   000FC0                     ADCON2          equ	4032	;# 
  2521   000FC1                     ADCON1          equ	4033	;# 
  2522   000FC2                     ADCON0          equ	4034	;# 
  2523   000FC3                     ADRES           equ	4035	;# 
  2524   000FC3                     ADRESL          equ	4035	;# 
  2525   000FC4                     ADRESH          equ	4036	;# 
  2526   000FC5                     SSPCON2         equ	4037	;# 
  2527   000FC6                     SSPCON1         equ	4038	;# 
  2528   000FC7                     SSPSTAT         equ	4039	;# 
  2529   000FC8                     SSPADD          equ	4040	;# 
  2530   000FC9                     SSPBUF          equ	4041	;# 
  2531   000FCA                     T2CON           equ	4042	;# 
  2532   000FCB                     PR2             equ	4043	;# 
  2533   000FCB                     MEMCON          equ	4043	;# 
  2534   000FCC                     TMR2            equ	4044	;# 
  2535   000FCD                     T1CON           equ	4045	;# 
  2536   000FCE                     TMR1            equ	4046	;# 
  2537   000FCE                     TMR1L           equ	4046	;# 
  2538   000FCF                     TMR1H           equ	4047	;# 
  2539   000FD0                     RCON            equ	4048	;# 
  2540   000FD1                     WDTCON          equ	4049	;# 
  2541   000FD2                     HLVDCON         equ	4050	;# 
  2542   000FD2                     LVDCON          equ	4050	;# 
  2543   000FD3                     OSCCON          equ	4051	;# 
  2544   000FD5                     T0CON           equ	4053	;# 
  2545   000FD6                     TMR0            equ	4054	;# 
  2546   000FD6                     TMR0L           equ	4054	;# 
  2547   000FD7                     TMR0H           equ	4055	;# 
  2548   000FD8                     STATUS          equ	4056	;# 
  2549   000FD9                     FSR2            equ	4057	;# 
  2550   000FD9                     FSR2L           equ	4057	;# 
  2551   000FDA                     FSR2H           equ	4058	;# 
  2552   000FDB                     PLUSW2          equ	4059	;# 
  2553   000FDC                     PREINC2         equ	4060	;# 
  2554   000FDD                     POSTDEC2        equ	4061	;# 
  2555   000FDE                     POSTINC2        equ	4062	;# 
  2556   000FDF                     INDF2           equ	4063	;# 
  2557   000FE0                     BSR             equ	4064	;# 
  2558   000FE1                     FSR1            equ	4065	;# 
  2559   000FE1                     FSR1L           equ	4065	;# 
  2560   000FE2                     FSR1H           equ	4066	;# 
  2561   000FE3                     PLUSW1          equ	4067	;# 
  2562   000FE4                     PREINC1         equ	4068	;# 
  2563   000FE5                     POSTDEC1        equ	4069	;# 
  2564   000FE6                     POSTINC1        equ	4070	;# 
  2565   000FE7                     INDF1           equ	4071	;# 
  2566   000FE8                     WREG            equ	4072	;# 
  2567   000FE9                     FSR0            equ	4073	;# 
  2568   000FE9                     FSR0L           equ	4073	;# 
  2569   000FEA                     FSR0H           equ	4074	;# 
  2570   000FEB                     PLUSW0          equ	4075	;# 
  2571   000FEC                     PREINC0         equ	4076	;# 
  2572   000FED                     POSTDEC0        equ	4077	;# 
  2573   000FEE                     POSTINC0        equ	4078	;# 
  2574   000FEF                     INDF0           equ	4079	;# 
  2575   000FF0                     INTCON3         equ	4080	;# 
  2576   000FF1                     INTCON2         equ	4081	;# 
  2577   000FF2                     INTCON          equ	4082	;# 
  2578   000FF3                     PROD            equ	4083	;# 
  2579   000FF3                     PRODL           equ	4083	;# 
  2580   000FF4                     PRODH           equ	4084	;# 
  2581   000FF5                     TABLAT          equ	4085	;# 
  2582   000FF6                     TBLPTR          equ	4086	;# 
  2583   000FF6                     TBLPTRL         equ	4086	;# 
  2584   000FF7                     TBLPTRH         equ	4087	;# 
  2585   000FF8                     TBLPTRU         equ	4088	;# 
  2586   000FF9                     PCLAT           equ	4089	;# 
  2587   000FF9                     PC              equ	4089	;# 
  2588   000FF9                     PCL             equ	4089	;# 
  2589   000FFA                     PCLATH          equ	4090	;# 
  2590   000FFB                     PCLATU          equ	4091	;# 
  2591   000FFC                     STKPTR          equ	4092	;# 
  2592   000FFD                     TOS             equ	4093	;# 
  2593   000FFD                     TOSL            equ	4093	;# 
  2594   000FFE                     TOSH            equ	4094	;# 
  2595   000FFF                     TOSU            equ	4095	;# 
  2596                           
  2597                           	psect	idataCOMRAM
  2598   0018B4                     __pidataCOMRAM:
  2599                           	callstack 0
  2600                           
  2601                           ;initializer for _lat_register
  2602   0018B4  89                 	db	137
  2603   0018B5  0F                 	db	15
  2604   0018B6  8A                 	db	138
  2605   0018B7  0F                 	db	15
  2606   0018B8  8B                 	db	139
  2607   0018B9  0F                 	db	15
  2608   0018BA  8C                 	db	140
  2609   0018BB  0F                 	db	15
  2610   0018BC  8D                 	db	141
  2611   0018BD  0F                 	db	15
  2612                           
  2613                           ;initializer for _tris_register
  2614   0018BE  92                 	db	146
  2615   0018BF  0F                 	db	15
  2616   0018C0  93                 	db	147
  2617   0018C1  0F                 	db	15
  2618   0018C2  94                 	db	148
  2619   0018C3  0F                 	db	15
  2620   0018C4  95                 	db	149
  2621   0018C5  0F                 	db	15
  2622   0018C6  96                 	db	150
  2623   0018C7  0F                 	db	15
  2624                           
  2625                           ;initializer for _F_Reg
  2626   0018C8  A1                 	db	161
  2627   0018C9  0F                 	db	15
  2628   0018CA  9E                 	db	158
  2629   0018CB  0F                 	db	15
  2630   0018CC  F2                 	db	242
  2631   0018CD  0F                 	db	15
  2632                           
  2633                           ;initializer for _E_Reg
  2634   0018CE  A0                 	db	160
  2635   0018CF  0F                 	db	15
  2636   0018D0  9D                 	db	157
  2637   0018D1  0F                 	db	15
  2638   0018D2  F2                 	db	242
  2639   0018D3  0F                 	db	15
  2640                           
  2641                           ;initializer for _RBflags
  2642   0018D4  01                 	db	1
  2643   0018D5  01                 	db	1
  2644   0018D6  01                 	db	1
  2645   0018D7  01                 	db	1
  2646                           
  2647                           ;initializer for _P_Reg
  2648   0018D8  A2                 	db	162
  2649   0018D9  0F                 	db	15
  2650   0018DA  9F                 	db	159
  2651   0018DB  0F                 	db	15
  2652                           
  2653                           ;initializer for _ret
  2654   0018DC  01                 	db	1
  2655                           
  2656                           ;initializer for _seg_on_logic
  2657   0018DD  01                 	db	1
  2658                           
  2659                           ;initializer for _my_t
  2660   0018DE  2A                 	db	low _my_tt
  2661   0018DF  1A                 	db	high _my_tt
  2662   0018E0  05                 	db	5
  2663   0018E1  08                 	db	8
  2664   0018E2  0000               	dw	0
  2665                           
  2666                           ;initializer for _led1
  2667   0018E4  02                 	db	2
  2668                           
  2669                           	psect	idataBANK0
  2670   001988                     __pidataBANK0:
  2671                           	callstack 0
  2672                           
  2673                           ;initializer for _keypad_values
  2674   001988  37                 	db	55
  2675   001989  38                 	db	56
  2676   00198A  39                 	db	57
  2677   00198B  2F                 	db	47
  2678   00198C  34                 	db	52
  2679   00198D  35                 	db	53
  2680   00198E  36                 	db	54
  2681   00198F  2A                 	db	42
  2682   001990  31                 	db	49
  2683   001991  32                 	db	50
  2684   001992  33                 	db	51
  2685   001993  2D                 	db	45
  2686   001994  43                 	db	67
  2687   001995  30                 	db	48
  2688   001996  3D                 	db	61
  2689   001997  2B                 	db	43
  2690                           
  2691                           ;initializer for _port_register
  2692   001998  80                 	db	128
  2693   001999  0F                 	db	15
  2694   00199A  81                 	db	129
  2695   00199B  0F                 	db	15
  2696   00199C  82                 	db	130
  2697   00199D  0F                 	db	15
  2698   00199E  83                 	db	131
  2699   00199F  0F                 	db	15
  2700   0019A0  84                 	db	132
  2701   0019A1  0F                 	db	15
  2702   000FD7                     _TMR0H          set	4055
  2703   000FD6                     _TMR0L          set	4054
  2704   000FD5                     _T0CONbits      set	4053
  2705   000FA7                     _EECON2         set	4007
  2706   000FA8                     _EEDATA         set	4008
  2707   000FA6                     _EECON1bits     set	4006
  2708   000FA9                     _EEADR          set	4009
  2709   000FAA                     _EEADRH         set	4010
  2710   000F9D                     _PIE1bits       set	3997
  2711   000F9E                     _PIR1bits       set	3998
  2712   000FA0                     _PIE2bits       set	4000
  2713   000FA1                     _PIR2bits       set	4001
  2714   000F81                     _PORTBbits      set	3969
  2715   000FF1                     _INTCON2bits    set	4081
  2716   000FF2                     _INTCONbits     set	4082
  2717   000FC3                     _ADRESL         set	4035
  2718   000FC4                     _ADRESH         set	4036
  2719   000FC0                     _ADCON2bits     set	4032
  2720   000FC2                     _ADCON0bits     set	4034
  2721   000FC1                     _ADCON1bits     set	4033
  2722   000F9F                     _IPR1           set	3999
  2723   000FA2                     _IPR2           set	4002
  2724   000F9E                     _PIR1           set	3998
  2725   000FA1                     _PIR2           set	4001
  2726   000FF2                     _INTCON         set	4082
  2727   000F9D                     _PIE1           set	3997
  2728   000FA0                     _PIE2           set	4000
  2729   000F84                     _PORTE          set	3972
  2730   000F83                     _PORTD          set	3971
  2731   000F82                     _PORTC          set	3970
  2732   000F81                     _PORTB          set	3969
  2733   000F80                     _PORTA          set	3968
  2734   000F8D                     _LATE           set	3981
  2735   000F8C                     _LATD           set	3980
  2736   000F8B                     _LATC           set	3979
  2737   000F8A                     _LATB           set	3978
  2738   000F89                     _LATA           set	3977
  2739   000F95                     _TRISD          set	3989
  2740   000F94                     _TRISC          set	3988
  2741   000F93                     _TRISB          set	3987
  2742   000F96                     _TRISE          set	3990
  2743   000F92                     _TRISA          set	3986
  2744                           
  2745                           	psect	smallconst
  2746   001000                     __psmallconst:
  2747                           	callstack 0
  2748   001000  00                 	db	0
  2749   001001                     STR_1:
  2750   001001  25                 	db	37
  2751   001002  75                 	db	117	;'u'
  2752   001003  00                 	db	0
  2753   001001                     STR_2           equ	STR_1
  2754   001001                     STR_3           equ	STR_1
  2755   001004  00                 	db	0	; dummy byte at the end
  2756   001000                     __smallconst    set	__psmallconst
  2757   001000                     __mediumconst   set	__psmallconst
  2758   000003                     __activetblptr  equ	3
  2759                           
  2760                           ; #config settings
  2761                           
  2762                           	psect	cinit
  2763   00165C                     __pcinit:
  2764                           	callstack 0
  2765   00165C                     start_initialization:
  2766                           	callstack 0
  2767   00165C                     __initialization:
  2768                           	callstack 0
  2769                           
  2770                           ; Initialize objects allocated to BANK0 (26 bytes)
  2771                           ; load TBLPTR registers with __pidataBANK0
  2772   00165C  0E88               	movlw	low __pidataBANK0
  2773   00165E  6EF6               	movwf	tblptrl,c
  2774   001660  0E19               	movlw	high __pidataBANK0
  2775   001662  6EF7               	movwf	tblptrh,c
  2776   001664  0E00               	movlw	low (__pidataBANK0 shr (0+16))
  2777   001666  6EF8               	movwf	tblptru,c
  2778   001668  EE00  F080         	lfsr	0,__pdataBANK0
  2779   00166C  EE10 F01A          	lfsr	1,26
  2780   001670                     copy_data0:
  2781   001670  0009               	tblrd		*+
  2782   001672  CFF5 FFEE          	movff	tablat,postinc0
  2783   001676  50E5               	movf	postdec1,w,c
  2784   001678  50E1               	movf	fsr1l,w,c
  2785   00167A  E1FA               	bnz	copy_data0
  2786                           
  2787                           ; Initialize objects allocated to COMRAM (49 bytes)
  2788                           ; load TBLPTR registers with __pidataCOMRAM
  2789   00167C  0EB4               	movlw	low __pidataCOMRAM
  2790   00167E  6EF6               	movwf	tblptrl,c
  2791   001680  0E18               	movlw	high __pidataCOMRAM
  2792   001682  6EF7               	movwf	tblptrh,c
  2793   001684  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
  2794   001686  6EF8               	movwf	tblptru,c
  2795   001688  EE00  F001         	lfsr	0,__pdataCOMRAM
  2796   00168C  EE10 F031          	lfsr	1,49
  2797   001690                     copy_data1:
  2798   001690  0009               	tblrd		*+
  2799   001692  CFF5 FFEE          	movff	tablat,postinc0
  2800   001696  50E5               	movf	postdec1,w,c
  2801   001698  50E1               	movf	fsr1l,w,c
  2802   00169A  E1FA               	bnz	copy_data1
  2803                           
  2804                           ; Clear objects allocated to COMRAM (42 bytes)
  2805   00169C  EE00  F032         	lfsr	0,__pbssCOMRAM
  2806   0016A0  0E2A               	movlw	42
  2807   0016A2                     clear_0:
  2808   0016A2  6AEE               	clrf	postinc0,c
  2809   0016A4  06E8               	decf	wreg,f,c
  2810   0016A6  E1FD               	bnz	clear_0
  2811   0016A8                     end_of_initialization:
  2812                           	callstack 0
  2813   0016A8                     __end_of__initialization:
  2814                           	callstack 0
  2815   0016A8  9072               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
  2816   0016AA  9272               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
  2817   0016AC  0100               	movlb	0
  2818   0016AE  EF3C  F00C         	goto	_main	;jump to C main() function
  2819                           
  2820                           	psect	bssCOMRAM
  2821   000032                     __pbssCOMRAM:
  2822                           	callstack 0
  2823   000032                     _voltage:
  2824                           	callstack 0
  2825   000032                     	ds	4
  2826   000036                     _errno:
  2827                           	callstack 0
  2828   000036                     	ds	2
  2829   000038                     _PreLoaded_Value:
  2830                           	callstack 0
  2831   000038                     	ds	2
  2832   00003A                     _timer0_interupt_handler:
  2833                           	callstack 0
  2834   00003A                     	ds	2
  2835   00003C                     _Value:
  2836                           	callstack 0
  2837   00003C                     	ds	2
  2838   00003E                     _EEPROM_InterruptHandler:
  2839                           	callstack 0
  2840   00003E                     	ds	2
  2841   000040                     _RB6_InterruotHandlerFalling:
  2842                           	callstack 0
  2843   000040                     	ds	2
  2844   000042                     _RB6_InterruotHandlerRissing:
  2845                           	callstack 0
  2846   000042                     	ds	2
  2847   000044                     _RB5_InterruotHandlerFalling:
  2848                           	callstack 0
  2849   000044                     	ds	2
  2850   000046                     _RB5_InterruotHandlerRissing:
  2851                           	callstack 0
  2852   000046                     	ds	2
  2853   000048                     _RB4_InterruotHandlerFalling:
  2854                           	callstack 0
  2855   000048                     	ds	2
  2856   00004A                     _RB4_InterruotHandlerRissing:
  2857                           	callstack 0
  2858   00004A                     	ds	2
  2859   00004C                     _IN0_InterruotHandler:
  2860                           	callstack 0
  2861   00004C                     	ds	2
  2862   00004E                     _ADC_InterruptHandler:
  2863                           	callstack 0
  2864   00004E                     	ds	2
  2865   000050                     _voltage_b:
  2866                           	callstack 0
  2867   000050                     	ds	1
  2868   000051                     _voltage_a:
  2869                           	callstack 0
  2870   000051                     	ds	1
  2871   000052                     relay_turn_off@F3087:
  2872                           	callstack 0
  2873   000052                     	ds	1
  2874   000053                     relay_turn_on@F3082:
  2875                           	callstack 0
  2876   000053                     	ds	1
  2877   000054                     relay_intialize@F3077:
  2878                           	callstack 0
  2879   000054                     	ds	1
  2880   000055                     led_turn_toggle@F3095:
  2881                           	callstack 0
  2882   000055                     	ds	1
  2883   000056                     led_turn_off@F3090:
  2884                           	callstack 0
  2885   000056                     	ds	1
  2886   000057                     led_turn_on@F3085:
  2887                           	callstack 0
  2888   000057                     	ds	1
  2889   000058                     led_initialize@F3079:
  2890                           	callstack 0
  2891   000058                     	ds	1
  2892   000059                     _seg_off_logic:
  2893                           	callstack 0
  2894   000059                     	ds	1
  2895   00005A                     _pb:
  2896                           	callstack 0
  2897   00005A                     	ds	0
  2898   00005A                     _pa:
  2899                           	callstack 0
  2900   00005A                     	ds	0
  2901   00005A                     _adc_value:
  2902                           	callstack 0
  2903   00005A                     	ds	0
  2904   00005A                     _cnt:
  2905                           	callstack 0
  2906   00005A                     	ds	2
  2907                           
  2908                           	psect	dataCOMRAM
  2909   000001                     __pdataCOMRAM:
  2910                           	callstack 0
  2911   000001                     _lat_register:
  2912                           	callstack 0
  2913   000001                     	ds	10
  2914   00000B                     _tris_register:
  2915                           	callstack 0
  2916   00000B                     	ds	10
  2917   000015                     _F_Reg:
  2918                           	callstack 0
  2919   000015                     	ds	6
  2920   00001B                     _E_Reg:
  2921                           	callstack 0
  2922   00001B                     	ds	6
  2923   000021                     _RBflags:
  2924                           	callstack 0
  2925   000021                     	ds	4
  2926   000025                     _P_Reg:
  2927                           	callstack 0
  2928   000025                     	ds	4
  2929   000029                     _ret:
  2930                           	callstack 0
  2931   000029                     	ds	1
  2932   00002A                     _seg_on_logic:
  2933                           	callstack 0
  2934   00002A                     	ds	1
  2935   00002B                     _my_t:
  2936                           	callstack 0
  2937   00002B                     	ds	6
  2938   000031                     _led1:
  2939                           	callstack 0
  2940   000031                     	ds	1
  2941                           
  2942                           	psect	dataBANK0
  2943   000080                     __pdataBANK0:
  2944                           	callstack 0
  2945   000080                     _keypad_values:
  2946                           	callstack 0
  2947   000080                     	ds	16
  2948   000090                     _port_register:
  2949                           	callstack 0
  2950   000090                     	ds	10
  2951                           
  2952                           	psect	cstackBANK0
  2953   00009A                     __pcstackBANK0:
  2954                           	callstack 0
  2955   00009A                     ??_led_initialize:
  2956                           
  2957                           ; 1 bytes @ 0x0
  2958   00009A                     	ds	1
  2959   00009B                     led_initialize@logic_state:
  2960                           	callstack 0
  2961                           
  2962                           ; 1 bytes @ 0x1
  2963   00009B                     	ds	1
  2964   00009C                     led_initialize@ret:
  2965                           	callstack 0
  2966                           
  2967                           ; 1 bytes @ 0x2
  2968   00009C                     	ds	1
  2969   00009D                     led_initialize@led:
  2970                           	callstack 0
  2971                           
  2972                           ; 1 bytes @ 0x3
  2973   00009D                     	ds	1
  2974   00009E                     ecu_layer_initialize@ret:
  2975                           	callstack 0
  2976                           
  2977                           ; 1 bytes @ 0x4
  2978   00009E                     	ds	1
  2979   00009F                     ??_main:
  2980                           
  2981                           ; 1 bytes @ 0x5
  2982   00009F                     	ds	2
  2983                           
  2984                           	psect	cstackCOMRAM
  2985   00005C                     __pcstackCOMRAM:
  2986                           	callstack 0
  2987   00005C                     i2Module_INTERRUPT_ClEAR_FLAG@bit_pos:
  2988                           	callstack 0
  2989   00005C                     i2hal_timer0_write_value@Value:
  2990                           	callstack 0
  2991   00005C                     
  2992                           ; 1 bytes @ 0x0
  2993   00005C                     	ds	1
  2994   00005D                     ??i2_Module_INTERRUPT_ClEAR_FLAG:
  2995                           
  2996                           ; 1 bytes @ 0x1
  2997   00005D                     	ds	1
  2998   00005E                     
  2999                           ; 1 bytes @ 0x2
  3000   00005E                     	ds	4
  3001   000062                     i2Module_INTERRUPT_ClEAR_FLAG@Reg:
  3002                           	callstack 0
  3003                           
  3004                           ; 1 bytes @ 0x6
  3005   000062                     	ds	1
  3006   000063                     ??_InterruptManaerHigh:
  3007                           
  3008                           ; 1 bytes @ 0x7
  3009   000063                     	ds	6
  3010   000069                     gpio_pin_direction_intialize@_pin_config:
  3011                           	callstack 0
  3012   000069                     gpio_pin_write_logic@_pin_config:
  3013                           	callstack 0
  3014   000069                     Module_INTERRUPT_ENABLE@bit_pos:
  3015                           	callstack 0
  3016   000069                     Module_INTERRUPT_ClEAR_FLAG@bit_pos:
  3017                           	callstack 0
  3018   000069                     timer0_register_size@timer0:
  3019                           	callstack 0
  3020   000069                     timer0_operation_mode@timer0:
  3021                           	callstack 0
  3022   000069                     timer0_edge_trigger@timer0:
  3023                           	callstack 0
  3024   000069                     timer0_prescaler@timer0:
  3025                           	callstack 0
  3026   000069                     timer0_interupt_handler_set@timer0:
  3027                           	callstack 0
  3028   000069                     hal_timer0_read_value@Value:
  3029                           	callstack 0
  3030   000069                     hal_timer0_write_value@Value:
  3031                           	callstack 0
  3032   000069                     
  3033                           ; 1 bytes @ 0xD
  3034   000069                     	ds	1
  3035   00006A                     gpio_pin_write_logic@logic_status:
  3036                           	callstack 0
  3037   00006A                     ??_Module_INTERRUPT_ClEAR_FLAG:
  3038   00006A                     ??_gpio_pin_direction_intialize:
  3039   00006A                     ??_hal_timer0_read_value:
  3040   00006A                     ??_Module_INTERRUPT_ENABLE:
  3041   00006A                     ??_timer0_prescaler:
  3042   00006A                     
  3043                           ; 1 bytes @ 0xE
  3044   00006A                     	ds	1
  3045   00006B                     ??_gpio_pin_write_logic:
  3046   00006B                     
  3047                           ; 1 bytes @ 0xF
  3048   00006B                     	ds	3
  3049   00006E                     Module_INTERRUPT_ENABLE@Reg:
  3050                           	callstack 0
  3051                           
  3052                           ; 1 bytes @ 0x12
  3053   00006E                     	ds	1
  3054   00006F                     gpio_pin_direction_intialize@ret:
  3055                           	callstack 0
  3056   00006F                     Module_INTERRUPT_ClEAR_FLAG@Reg:
  3057                           	callstack 0
  3058                           
  3059                           ; 1 bytes @ 0x13
  3060   00006F                     	ds	1
  3061   000070                     gpio_pin_write_logic@ret:
  3062                           	callstack 0
  3063   000070                     hal_timer0_init@timer0:
  3064                           	callstack 0
  3065   000070                     
  3066                           ; 1 bytes @ 0x14
  3067   000070                     	ds	1
  3068   000071                     led_initialize@led_config:
  3069                           	callstack 0
  3070   000071                     hal_timer0_init@ret:
  3071                           	callstack 0
  3072   000071                     
  3073                           ; 1 bytes @ 0x15
  3074   000071                     	ds	1
  3075   000072                     
  3076                           ; 1 bytes @ 0x16
  3077 ;;
  3078 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
  3079 ;;
  3080 ;; *************** function _main *****************
  3081 ;; Defined at:
  3082 ;;		line 31 in file "app.c"
  3083 ;; Parameters:    Size  Location     Type
  3084 ;;		None
  3085 ;; Auto vars:     Size  Location     Type
  3086 ;;		None
  3087 ;; Return value:  Size  Location     Type
  3088 ;;                  2  930[None  ] int 
  3089 ;; Registers used:
  3090 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  3091 ;; Tracked objects:
  3092 ;;		On entry : 0/0
  3093 ;;		On exit  : 0/0
  3094 ;;		Unchanged: 0/0
  3095 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3096 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3097 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3098 ;;      Temps:          0       2       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3099 ;;      Totals:         0       2       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3100 ;;Total ram usage:        2 bytes
  3101 ;; Hardware stack levels required when called: 8
  3102 ;; This function calls:
  3103 ;;		_application_instiallize
  3104 ;;		_hal_timer0_read_value
  3105 ;;		_hal_timer0_write_value
  3106 ;; This function is called by:
  3107 ;;		Startup code after reset
  3108 ;; This function uses a non-reentrant model
  3109 ;;
  3110                           
  3111                           	psect	text0
  3112   001878                     __ptext0:
  3113                           	callstack 0
  3114   001878                     _main:
  3115                           	callstack 23
  3116   001878                     
  3117                           ;app.c: 32:     ret = application_instiallize();
  3118   001878  ECDC  F00C         	call	_application_instiallize	;wreg free
  3119   00187C  6E29               	movwf	_ret^0,c
  3120   00187E                     l4958:
  3121                           
  3122                           ;app.c: 34:     hal_timer0_write_value(0);
  3123   00187E  0E00               	movlw	0
  3124   001880  6E6A               	movwf	(hal_timer0_write_value@Value+1)^0,c
  3125   001882  0E00               	movlw	0
  3126   001884  6E69               	movwf	hal_timer0_write_value@Value^0,c
  3127   001886  ECEA  F00C         	call	_hal_timer0_write_value	;wreg free
  3128   00188A                     
  3129                           ;app.c: 35:     _delay((unsigned long)((1000)*(8000000UL/4000.0)));
  3130   00188A  0E0B               	movlw	11
  3131   00188C  0100               	movlb	0	; () banked
  3132   00188E  6FA0               	movwf	(??_main+1)& (0+255),b
  3133   001890  0E26               	movlw	38
  3134   001892  6F9F               	movwf	??_main& (0+255),b
  3135   001894  0E5D               	movlw	93
  3136   001896                     u3847:
  3137   001896  2EE8               	decfsz	wreg,f,c
  3138   001898  D7FE               	bra	u3847
  3139   00189A  2F9F               	decfsz	??_main& (0+255),f,b
  3140   00189C  D7FC               	bra	u3847
  3141   00189E  2FA0               	decfsz	(??_main+1)& (0+255),f,b
  3142   0018A0  D7FA               	bra	u3847
  3143   0018A2  D000               	nop2	
  3144   0018A4                     
  3145                           ;app.c: 36:     hal_timer0_read_value(&(cnt));
  3146   0018A4  0E5A               	movlw	low _cnt
  3147   0018A6  6E69               	movwf	hal_timer0_read_value@Value^0,c
  3148   0018A8  EC8B  F00C         	call	_hal_timer0_read_value	;wreg free
  3149   0018AC  EF3F  F00C         	goto	l4958
  3150   0018B0  EF07  F000         	goto	start
  3151   0018B4                     __end_of_main:
  3152                           	callstack 0
  3153                           
  3154 ;; *************** function _hal_timer0_read_value *****************
  3155 ;; Defined at:
  3156 ;;		line 130 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  3157 ;; Parameters:    Size  Location     Type
  3158 ;;  Value           1   13[COMRAM] PTR unsigned short 
  3159 ;;		 -> cnt(2), 
  3160 ;; Auto vars:     Size  Location     Type
  3161 ;;		None
  3162 ;; Return value:  Size  Location     Type
  3163 ;;                  1    wreg      unsigned char 
  3164 ;; Registers used:
  3165 ;;		wreg, fsr2l, fsr2h, status,2
  3166 ;; Tracked objects:
  3167 ;;		On entry : 0/0
  3168 ;;		On exit  : 0/0
  3169 ;;		Unchanged: 0/0
  3170 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3171 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3172 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3173 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3174 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3175 ;;Total ram usage:        3 bytes
  3176 ;; Hardware stack levels used: 1
  3177 ;; Hardware stack levels required when called: 3
  3178 ;; This function calls:
  3179 ;;		Nothing
  3180 ;; This function is called by:
  3181 ;;		_main
  3182 ;; This function uses a non-reentrant model
  3183 ;;
  3184                           
  3185                           	psect	text1
  3186   001916                     __ptext1:
  3187                           	callstack 0
  3188   001916                     _hal_timer0_read_value:
  3189                           	callstack 27
  3190   001916                     
  3191                           ;MCAL_Layer/TIMER0/hal_timer0.c: 131:     if(Value == ((void*)0)){
  3192   001916  5069               	movf	hal_timer0_read_value@Value^0,w,c
  3193   001918  A4D8               	btfss	status,2,c
  3194   00191A  EF91  F00C         	goto	u2261
  3195   00191E  EF93  F00C         	goto	u2260
  3196   001922                     u2261:
  3197   001922  EF95  F00C         	goto	l3768
  3198   001926                     u2260:
  3199   001926  EFA0  F00C         	goto	l1022
  3200   00192A                     l3768:
  3201                           
  3202                           ;MCAL_Layer/TIMER0/hal_timer0.c: 134:      *Value = ((uint16)((TMR0L))+((uint16)(TMR0H)<
      +                          <8));
  3203   00192A  50D7               	movf	215,w,c	;volatile
  3204   00192C  6E6B               	movwf	(??_hal_timer0_read_value+1)^0,c
  3205   00192E  50D6               	movf	214,w,c	;volatile
  3206   001930  6E6A               	movwf	??_hal_timer0_read_value^0,c
  3207   001932  5069               	movf	hal_timer0_read_value@Value^0,w,c
  3208   001934  6ED9               	movwf	fsr2l,c
  3209   001936  6ADA               	clrf	fsr2h,c
  3210   001938  C06A  FFDE         	movff	??_hal_timer0_read_value,postinc2
  3211   00193C  C06B  FFDD         	movff	??_hal_timer0_read_value+1,postdec2
  3212   001940                     l1022:
  3213   001940  0012               	return		;funcret
  3214   001942                     __end_of_hal_timer0_read_value:
  3215                           	callstack 0
  3216                           
  3217 ;; *************** function _application_instiallize *****************
  3218 ;; Defined at:
  3219 ;;		line 43 in file "app.c"
  3220 ;; Parameters:    Size  Location     Type
  3221 ;;		None
  3222 ;; Auto vars:     Size  Location     Type
  3223 ;;		None
  3224 ;; Return value:  Size  Location     Type
  3225 ;;                  1    wreg      unsigned char 
  3226 ;; Registers used:
  3227 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  3228 ;; Tracked objects:
  3229 ;;		On entry : 0/0
  3230 ;;		On exit  : 0/0
  3231 ;;		Unchanged: 0/0
  3232 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3233 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3234 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3235 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3236 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3237 ;;Total ram usage:        0 bytes
  3238 ;; Hardware stack levels used: 1
  3239 ;; Hardware stack levels required when called: 7
  3240 ;; This function calls:
  3241 ;;		_ecu_layer_initialize
  3242 ;;		_mcal_layer_initialize
  3243 ;; This function is called by:
  3244 ;;		_main
  3245 ;; This function uses a non-reentrant model
  3246 ;;
  3247                           
  3248                           	psect	text2
  3249   0019B8                     __ptext2:
  3250                           	callstack 0
  3251   0019B8                     _application_instiallize:
  3252                           	callstack 23
  3253   0019B8                     
  3254                           ;app.c: 44:    ret &= ecu_layer_initialize();
  3255   0019B8  ECD1  F00C         	call	_ecu_layer_initialize	;wreg free
  3256   0019BC  1629               	andwf	_ret^0,f,c
  3257                           
  3258                           ;app.c: 45:    ret &= mcal_layer_initialize();
  3259   0019BE  ECE4  F00C         	call	_mcal_layer_initialize	;wreg free
  3260   0019C2  1629               	andwf	_ret^0,f,c
  3261   0019C4                     
  3262                           ;app.c: 46:    return ret;
  3263   0019C4  5029               	movf	_ret^0,w,c
  3264   0019C6  0012               	return		;funcret
  3265   0019C8                     __end_of_application_instiallize:
  3266                           	callstack 0
  3267                           
  3268 ;; *************** function _mcal_layer_initialize *****************
  3269 ;; Defined at:
  3270 ;;		line 16 in file "MCAL_Layer/mcal_layer_init.c"
  3271 ;; Parameters:    Size  Location     Type
  3272 ;;		None
  3273 ;; Auto vars:     Size  Location     Type
  3274 ;;  ret             1    0        unsigned char 
  3275 ;; Return value:  Size  Location     Type
  3276 ;;                  1    wreg      unsigned char 
  3277 ;; Registers used:
  3278 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  3279 ;; Tracked objects:
  3280 ;;		On entry : 0/0
  3281 ;;		On exit  : 0/0
  3282 ;;		Unchanged: 0/0
  3283 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3284 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3285 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3286 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3287 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3288 ;;Total ram usage:        0 bytes
  3289 ;; Hardware stack levels used: 1
  3290 ;; Hardware stack levels required when called: 6
  3291 ;; This function calls:
  3292 ;;		_hal_timer0_init
  3293 ;; This function is called by:
  3294 ;;		_application_instiallize
  3295 ;; This function uses a non-reentrant model
  3296 ;;
  3297                           
  3298                           	psect	text3
  3299   0019C8                     __ptext3:
  3300                           	callstack 0
  3301   0019C8                     _mcal_layer_initialize:
  3302                           	callstack 23
  3303   0019C8                     
  3304                           ;MCAL_Layer/mcal_layer_init.c: 18:     hal_timer0_init(&(my_t));
  3305   0019C8  0E2B               	movlw	low _my_t
  3306   0019CA  6E70               	movwf	hal_timer0_init@timer0^0,c
  3307   0019CC  ECF3  F00A         	call	_hal_timer0_init	;wreg free
  3308   0019D0                     
  3309                           ;MCAL_Layer/mcal_layer_init.c: 19:     return ret;
  3310   0019D0  0E01               	movlw	1
  3311   0019D2  0012               	return		;funcret
  3312   0019D4                     __end_of_mcal_layer_initialize:
  3313                           	callstack 0
  3314                           
  3315 ;; *************** function _hal_timer0_init *****************
  3316 ;; Defined at:
  3317 ;;		line 100 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  3318 ;; Parameters:    Size  Location     Type
  3319 ;;  timer0          1   20[COMRAM] PTR const struct .
  3320 ;;		 -> my_t(6), 
  3321 ;; Auto vars:     Size  Location     Type
  3322 ;;  ret             1   21[COMRAM] unsigned char 
  3323 ;; Return value:  Size  Location     Type
  3324 ;;                  1    wreg      unsigned char 
  3325 ;; Registers used:
  3326 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  3327 ;; Tracked objects:
  3328 ;;		On entry : 0/0
  3329 ;;		On exit  : 0/0
  3330 ;;		Unchanged: 0/0
  3331 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3332 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3333 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3334 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3335 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3336 ;;Total ram usage:        2 bytes
  3337 ;; Hardware stack levels used: 1
  3338 ;; Hardware stack levels required when called: 5
  3339 ;; This function calls:
  3340 ;;		_GLOBAL_INTERUPT_DISABLE
  3341 ;;		_TIMER0_IN_INT
  3342 ;;		_hal_timer0_write_value
  3343 ;;		_timer0_edge_trigger
  3344 ;;		_timer0_interupt_handler_set
  3345 ;;		_timer0_operation_mode
  3346 ;;		_timer0_prescaler
  3347 ;;		_timer0_register_size
  3348 ;; This function is called by:
  3349 ;;		_mcal_layer_initialize
  3350 ;; This function uses a non-reentrant model
  3351 ;;
  3352                           
  3353                           	psect	text4
  3354   0015E6                     __ptext4:
  3355                           	callstack 0
  3356   0015E6                     _hal_timer0_init:
  3357                           	callstack 23
  3358   0015E6                     
  3359                           ;MCAL_Layer/TIMER0/hal_timer0.c: 101:     Std_RetuenType ret = (Std_RetuenType)0x01;
  3360   0015E6  0E01               	movlw	1
  3361   0015E8  6E71               	movwf	hal_timer0_init@ret^0,c
  3362                           
  3363                           ;MCAL_Layer/TIMER0/hal_timer0.c: 102:   if(timer0 == ((void*)0)){
  3364   0015EA  5070               	movf	hal_timer0_init@timer0^0,w,c
  3365   0015EC  A4D8               	btfss	status,2,c
  3366   0015EE  EFFB  F00A         	goto	u2041
  3367   0015F2  EFFD  F00A         	goto	u2040
  3368   0015F6                     u2041:
  3369   0015F6  EFFF  F00A         	goto	l3546
  3370   0015FA                     u2040:
  3371   0015FA  EF2D  F00B         	goto	l1012
  3372   0015FE                     l3546:
  3373                           
  3374                           ;MCAL_Layer/TIMER0/hal_timer0.c: 106:     GLOBAL_INTERUPT_DISABLE();
  3375   0015FE  EC04  F00D         	call	_GLOBAL_INTERUPT_DISABLE	;wreg free
  3376   001602                     
  3377                           ;MCAL_Layer/TIMER0/hal_timer0.c: 107:     (T0CONbits.TMR0ON = 1);
  3378   001602  8ED5               	bsf	213,7,c	;volatile
  3379   001604                     
  3380                           ;MCAL_Layer/TIMER0/hal_timer0.c: 108:     ret &= timer0_operation_mode(timer0);
  3381   001604  C070  F069         	movff	hal_timer0_init@timer0,timer0_operation_mode@timer0
  3382   001608  EC84  F00B         	call	_timer0_operation_mode	;wreg free
  3383   00160C  1671               	andwf	hal_timer0_init@ret^0,f,c
  3384   00160E                     
  3385                           ;MCAL_Layer/TIMER0/hal_timer0.c: 109:     ret &= timer0_register_size(timer0);
  3386   00160E  C070  F069         	movff	hal_timer0_init@timer0,timer0_register_size@timer0
  3387   001612  EC59  F00B         	call	_timer0_register_size	;wreg free
  3388   001616  1671               	andwf	hal_timer0_init@ret^0,f,c
  3389   001618                     
  3390                           ;MCAL_Layer/TIMER0/hal_timer0.c: 110:     ret &= timer0_prescaler(timer0);
  3391   001618  C070  F069         	movff	hal_timer0_init@timer0,timer0_prescaler@timer0
  3392   00161C  ECB7  F009         	call	_timer0_prescaler	;wreg free
  3393   001620  1671               	andwf	hal_timer0_init@ret^0,f,c
  3394   001622                     
  3395                           ;MCAL_Layer/TIMER0/hal_timer0.c: 111:     ret &= timer0_edge_trigger(timer0);
  3396   001622  C070  F069         	movff	hal_timer0_init@timer0,timer0_edge_trigger@timer0
  3397   001626  ECAF  F00B         	call	_timer0_edge_trigger	;wreg free
  3398   00162A  1671               	andwf	hal_timer0_init@ret^0,f,c
  3399   00162C                     
  3400                           ;MCAL_Layer/TIMER0/hal_timer0.c: 112:     PreLoaded_Value = timer0->timer0_PreLoaded_Val
      +                          ue;
  3401   00162C  5070               	movf	hal_timer0_init@timer0^0,w,c
  3402   00162E  6ED9               	movwf	fsr2l,c
  3403   001630  6ADA               	clrf	fsr2h,c
  3404   001632  0E04               	movlw	4
  3405   001634  26D9               	addwf	fsr2l,f,c
  3406   001636  CFDE F038          	movff	postinc2,_PreLoaded_Value	;volatile
  3407   00163A  CFDD F039          	movff	postdec2,_PreLoaded_Value+1	;volatile
  3408   00163E                     
  3409                           ;MCAL_Layer/TIMER0/hal_timer0.c: 113:     ret &= hal_timer0_write_value(PreLoaded_Value)
      +                          ;
  3410   00163E  C038  F069         	movff	_PreLoaded_Value,hal_timer0_write_value@Value	;volatile
  3411   001642  C039  F06A         	movff	_PreLoaded_Value+1,hal_timer0_write_value@Value+1	;volatile
  3412   001646  ECEA  F00C         	call	_hal_timer0_write_value	;wreg free
  3413   00164A  1671               	andwf	hal_timer0_init@ret^0,f,c
  3414   00164C                     
  3415                           ;MCAL_Layer/TIMER0/hal_timer0.c: 115:     ret &= timer0_interupt_handler_set(timer0);
  3416   00164C  C070  F069         	movff	hal_timer0_init@timer0,timer0_interupt_handler_set@timer0
  3417   001650  ECA1  F00C         	call	_timer0_interupt_handler_set	;wreg free
  3418   001654  1671               	andwf	hal_timer0_init@ret^0,f,c
  3419   001656                     
  3420                           ;MCAL_Layer/TIMER0/hal_timer0.c: 116:     TIMER0_IN_INT();
  3421   001656  ECB5  F00C         	call	_TIMER0_IN_INT	;wreg free
  3422   00165A                     l1012:
  3423   00165A  0012               	return		;funcret
  3424   00165C                     __end_of_hal_timer0_init:
  3425                           	callstack 0
  3426                           
  3427 ;; *************** function _timer0_register_size *****************
  3428 ;; Defined at:
  3429 ;;		line 28 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  3430 ;; Parameters:    Size  Location     Type
  3431 ;;  timer0          1   13[COMRAM] PTR const struct .
  3432 ;;		 -> my_t(6), 
  3433 ;; Auto vars:     Size  Location     Type
  3434 ;;		None
  3435 ;; Return value:  Size  Location     Type
  3436 ;;                  1    wreg      unsigned char 
  3437 ;; Registers used:
  3438 ;;		wreg, fsr2l, fsr2h, status,2, status,0
  3439 ;; Tracked objects:
  3440 ;;		On entry : 0/0
  3441 ;;		On exit  : 0/0
  3442 ;;		Unchanged: 0/0
  3443 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3444 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3445 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3446 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3447 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3448 ;;Total ram usage:        1 bytes
  3449 ;; Hardware stack levels used: 1
  3450 ;; Hardware stack levels required when called: 3
  3451 ;; This function calls:
  3452 ;;		Nothing
  3453 ;; This function is called by:
  3454 ;;		_hal_timer0_init
  3455 ;; This function uses a non-reentrant model
  3456 ;;
  3457                           
  3458                           	psect	text5
  3459   0016B2                     __ptext5:
  3460                           	callstack 0
  3461   0016B2                     _timer0_register_size:
  3462                           	callstack 24
  3463   0016B2                     
  3464                           ;MCAL_Layer/TIMER0/hal_timer0.c: 29: if(timer0 == ((void*)0)){
  3465   0016B2  5069               	movf	timer0_register_size@timer0^0,w,c
  3466   0016B4  A4D8               	btfss	status,2,c
  3467   0016B6  EF5F  F00B         	goto	u1951
  3468   0016BA  EF61  F00B         	goto	u1950
  3469   0016BE                     u1951:
  3470   0016BE  EF6A  F00B         	goto	l3436
  3471   0016C2                     u1950:
  3472   0016C2                     l3424:
  3473                           
  3474                           ;MCAL_Layer/TIMER0/hal_timer0.c: 30:     return (Std_RetuenType)0x00;
  3475   0016C2  0E00               	movlw	0
  3476   0016C4  EF83  F00B         	goto	l959
  3477   0016C8                     l962:
  3478   0016C8  8CD5               	bsf	213,6,c	;volatile
  3479   0016CA  EF82  F00B         	goto	l3438
  3480   0016CE                     l964:
  3481   0016CE  9CD5               	bcf	213,6,c	;volatile
  3482   0016D0  EF82  F00B         	goto	l3438
  3483   0016D4                     l3436:
  3484   0016D4  5069               	movf	timer0_register_size@timer0^0,w,c
  3485   0016D6  6ED9               	movwf	fsr2l,c
  3486   0016D8  6ADA               	clrf	fsr2h,c
  3487   0016DA  0E02               	movlw	2
  3488   0016DC  26D9               	addwf	fsr2l,f,c
  3489   0016DE  B0DF               	btfsc	indf2,0,c
  3490   0016E0  EF74  F00B         	goto	u1961
  3491   0016E4  EF77  F00B         	goto	u1960
  3492   0016E8                     u1961:
  3493   0016E8  0E01               	movlw	1
  3494   0016EA  EF78  F00B         	goto	u1966
  3495   0016EE                     u1960:
  3496   0016EE  0E00               	movlw	0
  3497   0016F0                     u1966:
  3498                           
  3499                           ; Switch size 1, requested type "simple"
  3500                           ; Number of cases is 2, Range of values is 0 to 1
  3501                           ; switch strategies available:
  3502                           ; Name         Instructions Cycles
  3503                           ; simple_byte            7     4 (average)
  3504                           ;	Chosen strategy is simple_byte
  3505   0016F0  0A00               	xorlw	0	; case 0
  3506   0016F2  B4D8               	btfsc	status,2,c
  3507   0016F4  EF67  F00B         	goto	l964
  3508   0016F8  0A01               	xorlw	1	; case 1
  3509   0016FA  B4D8               	btfsc	status,2,c
  3510   0016FC  EF64  F00B         	goto	l962
  3511   001700  EF61  F00B         	goto	l3424
  3512   001704                     l3438:
  3513                           
  3514                           ;MCAL_Layer/TIMER0/hal_timer0.c: 38: return (Std_RetuenType)0x01;
  3515   001704  0E01               	movlw	1
  3516   001706                     l959:
  3517   001706  0012               	return		;funcret
  3518   001708                     __end_of_timer0_register_size:
  3519                           	callstack 0
  3520                           
  3521 ;; *************** function _timer0_prescaler *****************
  3522 ;; Defined at:
  3523 ;;		line 64 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  3524 ;; Parameters:    Size  Location     Type
  3525 ;;  timer0          1   13[COMRAM] PTR const struct .
  3526 ;;		 -> my_t(6), 
  3527 ;; Auto vars:     Size  Location     Type
  3528 ;;		None
  3529 ;; Return value:  Size  Location     Type
  3530 ;;                  1    wreg      unsigned char 
  3531 ;; Registers used:
  3532 ;;		wreg, fsr2l, fsr2h, status,2, status,0
  3533 ;; Tracked objects:
  3534 ;;		On entry : 0/0
  3535 ;;		On exit  : 0/0
  3536 ;;		Unchanged: 0/0
  3537 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3538 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3539 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3540 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3541 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3542 ;;Total ram usage:        3 bytes
  3543 ;; Hardware stack levels used: 1
  3544 ;; Hardware stack levels required when called: 3
  3545 ;; This function calls:
  3546 ;;		Nothing
  3547 ;; This function is called by:
  3548 ;;		_hal_timer0_init
  3549 ;; This function uses a non-reentrant model
  3550 ;;
  3551                           
  3552                           	psect	text6
  3553   00136E                     __ptext6:
  3554                           	callstack 0
  3555   00136E                     _timer0_prescaler:
  3556                           	callstack 24
  3557   00136E                     
  3558                           ;MCAL_Layer/TIMER0/hal_timer0.c: 65: if(timer0 == ((void*)0)){
  3559   00136E  5069               	movf	timer0_prescaler@timer0^0,w,c
  3560   001370  A4D8               	btfss	status,2,c
  3561   001372  EFBD  F009         	goto	u2011
  3562   001376  EFBF  F009         	goto	u2010
  3563   00137A                     u2011:
  3564   00137A  EFC2  F009         	goto	l3490
  3565   00137E                     u2010:
  3566   00137E                     l3484:
  3567                           
  3568                           ;MCAL_Layer/TIMER0/hal_timer0.c: 66:     return (Std_RetuenType)0x00;
  3569   00137E  0E00               	movlw	0
  3570   001380  EF35  F00A         	goto	l989
  3571   001384                     l3490:
  3572                           
  3573                           ;MCAL_Layer/TIMER0/hal_timer0.c: 68:     if(timer0->timer0_prescaler == TIMER0_PRESCALER
      +                          _OFF ){
  3574   001384  5069               	movf	timer0_prescaler@timer0^0,w,c
  3575   001386  6ED9               	movwf	fsr2l,c
  3576   001388  6ADA               	clrf	fsr2h,c
  3577   00138A  0E03               	movlw	3
  3578   00138C  26D9               	addwf	fsr2l,f,c
  3579   00138E  0E08               	movlw	8
  3580   001390  18DE               	xorwf	postinc2,w,c
  3581   001392  A4D8               	btfss	status,2,c
  3582   001394  EFCE  F009         	goto	u2021
  3583   001398  EFD0  F009         	goto	u2020
  3584   00139C                     u2021:
  3585   00139C  EFD3  F009         	goto	l991
  3586   0013A0                     u2020:
  3587   0013A0                     
  3588                           ;MCAL_Layer/TIMER0/hal_timer0.c: 69:       (T0CONbits.PSA = 1);
  3589   0013A0  86D5               	bsf	213,3,c	;volatile
  3590                           
  3591                           ;MCAL_Layer/TIMER0/hal_timer0.c: 70:     }
  3592   0013A2  EF34  F00A         	goto	l3518
  3593   0013A6                     l991:
  3594                           
  3595                           ;MCAL_Layer/TIMER0/hal_timer0.c: 72:    (T0CONbits.PSA = 0);
  3596   0013A6  96D5               	bcf	213,3,c	;volatile
  3597                           
  3598                           ;MCAL_Layer/TIMER0/hal_timer0.c: 73:    switch (timer0->timer0_prescaler) {
  3599   0013A8  EF02  F00A         	goto	l3516
  3600   0013AC                     l3494:
  3601   0013AC  0EF8               	movlw	-8
  3602   0013AE  16D5               	andwf	213,f,c	;volatile
  3603   0013B0  EF34  F00A         	goto	l3518
  3604   0013B4                     l3496:
  3605   0013B4  50D5               	movf	213,w,c	;volatile
  3606   0013B6  0BF8               	andlw	-8
  3607   0013B8  0901               	iorlw	1
  3608   0013BA  6ED5               	movwf	213,c	;volatile
  3609   0013BC  EF34  F00A         	goto	l3518
  3610   0013C0                     l3498:
  3611   0013C0  50D5               	movf	213,w,c	;volatile
  3612   0013C2  0BF8               	andlw	-8
  3613   0013C4  0902               	iorlw	2
  3614   0013C6  6ED5               	movwf	213,c	;volatile
  3615   0013C8  EF34  F00A         	goto	l3518
  3616   0013CC                     l3500:
  3617   0013CC  50D5               	movf	213,w,c	;volatile
  3618   0013CE  0BF8               	andlw	-8
  3619   0013D0  0903               	iorlw	3
  3620   0013D2  6ED5               	movwf	213,c	;volatile
  3621   0013D4  EF34  F00A         	goto	l3518
  3622   0013D8                     l3502:
  3623   0013D8  50D5               	movf	213,w,c	;volatile
  3624   0013DA  0BF8               	andlw	-8
  3625   0013DC  0904               	iorlw	4
  3626   0013DE  6ED5               	movwf	213,c	;volatile
  3627   0013E0  EF34  F00A         	goto	l3518
  3628   0013E4                     l3504:
  3629   0013E4  50D5               	movf	213,w,c	;volatile
  3630   0013E6  0BF8               	andlw	-8
  3631   0013E8  0905               	iorlw	5
  3632   0013EA  6ED5               	movwf	213,c	;volatile
  3633   0013EC  EF34  F00A         	goto	l3518
  3634   0013F0                     l3506:
  3635   0013F0  50D5               	movf	213,w,c	;volatile
  3636   0013F2  0BF8               	andlw	-8
  3637   0013F4  0906               	iorlw	6
  3638   0013F6  6ED5               	movwf	213,c	;volatile
  3639   0013F8  EF34  F00A         	goto	l3518
  3640   0013FC                     l3508:
  3641   0013FC  0E07               	movlw	7
  3642   0013FE  12D5               	iorwf	213,f,c	;volatile
  3643   001400  EF34  F00A         	goto	l3518
  3644   001404                     l3516:
  3645   001404  5069               	movf	timer0_prescaler@timer0^0,w,c
  3646   001406  6ED9               	movwf	fsr2l,c
  3647   001408  6ADA               	clrf	fsr2h,c
  3648   00140A  0E03               	movlw	3
  3649   00140C  26D9               	addwf	fsr2l,f,c
  3650   00140E  50DF               	movf	indf2,w,c
  3651   001410  6E6A               	movwf	??_timer0_prescaler^0,c
  3652   001412  6A6B               	clrf	(??_timer0_prescaler+1)^0,c
  3653                           
  3654                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  3655                           ; Switch size 1, requested type "simple"
  3656                           ; Number of cases is 1, Range of values is 0 to 0
  3657                           ; switch strategies available:
  3658                           ; Name         Instructions Cycles
  3659                           ; simple_byte            4     3 (average)
  3660                           ;	Chosen strategy is simple_byte
  3661   001414  506B               	movf	(??_timer0_prescaler+1)^0,w,c
  3662   001416  0A00               	xorlw	0	; case 0
  3663   001418  B4D8               	btfsc	status,2,c
  3664   00141A  EF11  F00A         	goto	l5004
  3665   00141E  EFBF  F009         	goto	l3484
  3666   001422                     l5004:
  3667                           
  3668                           ; Switch size 1, requested type "simple"
  3669                           ; Number of cases is 8, Range of values is 0 to 7
  3670                           ; switch strategies available:
  3671                           ; Name         Instructions Cycles
  3672                           ; simple_byte           25    13 (average)
  3673                           ;	Chosen strategy is simple_byte
  3674   001422  506A               	movf	??_timer0_prescaler^0,w,c
  3675   001424  0A00               	xorlw	0	; case 0
  3676   001426  B4D8               	btfsc	status,2,c
  3677   001428  EFD6  F009         	goto	l3494
  3678   00142C  0A01               	xorlw	1	; case 1
  3679   00142E  B4D8               	btfsc	status,2,c
  3680   001430  EFDA  F009         	goto	l3496
  3681   001434  0A03               	xorlw	3	; case 2
  3682   001436  B4D8               	btfsc	status,2,c
  3683   001438  EFE0  F009         	goto	l3498
  3684   00143C  0A01               	xorlw	1	; case 3
  3685   00143E  B4D8               	btfsc	status,2,c
  3686   001440  EFE6  F009         	goto	l3500
  3687   001444  0A07               	xorlw	7	; case 4
  3688   001446  B4D8               	btfsc	status,2,c
  3689   001448  EFEC  F009         	goto	l3502
  3690   00144C  0A01               	xorlw	1	; case 5
  3691   00144E  B4D8               	btfsc	status,2,c
  3692   001450  EFF2  F009         	goto	l3504
  3693   001454  0A03               	xorlw	3	; case 6
  3694   001456  B4D8               	btfsc	status,2,c
  3695   001458  EFF8  F009         	goto	l3506
  3696   00145C  0A01               	xorlw	1	; case 7
  3697   00145E  B4D8               	btfsc	status,2,c
  3698   001460  EFFE  F009         	goto	l3508
  3699   001464  EFBF  F009         	goto	l3484
  3700   001468                     l3518:
  3701                           
  3702                           ;MCAL_Layer/TIMER0/hal_timer0.c: 86: return (Std_RetuenType)0x01;
  3703   001468  0E01               	movlw	1
  3704   00146A                     l989:
  3705   00146A  0012               	return		;funcret
  3706   00146C                     __end_of_timer0_prescaler:
  3707                           	callstack 0
  3708                           
  3709 ;; *************** function _timer0_operation_mode *****************
  3710 ;; Defined at:
  3711 ;;		line 40 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  3712 ;; Parameters:    Size  Location     Type
  3713 ;;  timer0          1   13[COMRAM] PTR const struct .
  3714 ;;		 -> my_t(6), 
  3715 ;; Auto vars:     Size  Location     Type
  3716 ;;		None
  3717 ;; Return value:  Size  Location     Type
  3718 ;;                  1    wreg      unsigned char 
  3719 ;; Registers used:
  3720 ;;		wreg, fsr2l, fsr2h, status,2, status,0
  3721 ;; Tracked objects:
  3722 ;;		On entry : 0/0
  3723 ;;		On exit  : 0/0
  3724 ;;		Unchanged: 0/0
  3725 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3726 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3727 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3728 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3729 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3730 ;;Total ram usage:        1 bytes
  3731 ;; Hardware stack levels used: 1
  3732 ;; Hardware stack levels required when called: 3
  3733 ;; This function calls:
  3734 ;;		Nothing
  3735 ;; This function is called by:
  3736 ;;		_hal_timer0_init
  3737 ;; This function uses a non-reentrant model
  3738 ;;
  3739                           
  3740                           	psect	text7
  3741   001708                     __ptext7:
  3742                           	callstack 0
  3743   001708                     _timer0_operation_mode:
  3744                           	callstack 24
  3745   001708                     
  3746                           ;MCAL_Layer/TIMER0/hal_timer0.c: 41: if(timer0 == ((void*)0)){
  3747   001708  5069               	movf	timer0_operation_mode@timer0^0,w,c
  3748   00170A  A4D8               	btfss	status,2,c
  3749   00170C  EF8A  F00B         	goto	u1971
  3750   001710  EF8C  F00B         	goto	u1970
  3751   001714                     u1971:
  3752   001714  EF95  F00B         	goto	l3456
  3753   001718                     u1970:
  3754   001718                     l3444:
  3755                           
  3756                           ;MCAL_Layer/TIMER0/hal_timer0.c: 42:     return (Std_RetuenType)0x00;
  3757   001718  0E00               	movlw	0
  3758   00171A  EFAE  F00B         	goto	l969
  3759   00171E                     l972:
  3760   00171E  8AD5               	bsf	213,5,c	;volatile
  3761   001720  EFAD  F00B         	goto	l3458
  3762   001724                     l974:
  3763   001724  9AD5               	bcf	213,5,c	;volatile
  3764   001726  EFAD  F00B         	goto	l3458
  3765   00172A                     l3456:
  3766   00172A  5069               	movf	timer0_operation_mode@timer0^0,w,c
  3767   00172C  6ED9               	movwf	fsr2l,c
  3768   00172E  6ADA               	clrf	fsr2h,c
  3769   001730  0E02               	movlw	2
  3770   001732  26D9               	addwf	fsr2l,f,c
  3771   001734  B0DF               	btfsc	indf2,0,c
  3772   001736  EF9F  F00B         	goto	u1981
  3773   00173A  EFA2  F00B         	goto	u1980
  3774   00173E                     u1981:
  3775   00173E  0E01               	movlw	1
  3776   001740  EFA3  F00B         	goto	u1986
  3777   001744                     u1980:
  3778   001744  0E00               	movlw	0
  3779   001746                     u1986:
  3780                           
  3781                           ; Switch size 1, requested type "simple"
  3782                           ; Number of cases is 2, Range of values is 0 to 1
  3783                           ; switch strategies available:
  3784                           ; Name         Instructions Cycles
  3785                           ; simple_byte            7     4 (average)
  3786                           ;	Chosen strategy is simple_byte
  3787   001746  0A00               	xorlw	0	; case 0
  3788   001748  B4D8               	btfsc	status,2,c
  3789   00174A  EF92  F00B         	goto	l974
  3790   00174E  0A01               	xorlw	1	; case 1
  3791   001750  B4D8               	btfsc	status,2,c
  3792   001752  EF8F  F00B         	goto	l972
  3793   001756  EF8C  F00B         	goto	l3444
  3794   00175A                     l3458:
  3795                           
  3796                           ;MCAL_Layer/TIMER0/hal_timer0.c: 50: return (Std_RetuenType)0x01;
  3797   00175A  0E01               	movlw	1
  3798   00175C                     l969:
  3799   00175C  0012               	return		;funcret
  3800   00175E                     __end_of_timer0_operation_mode:
  3801                           	callstack 0
  3802                           
  3803 ;; *************** function _timer0_interupt_handler_set *****************
  3804 ;; Defined at:
  3805 ;;		line 89 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  3806 ;; Parameters:    Size  Location     Type
  3807 ;;  timer0          1   13[COMRAM] PTR const struct .
  3808 ;;		 -> my_t(6), 
  3809 ;; Auto vars:     Size  Location     Type
  3810 ;;		None
  3811 ;; Return value:  Size  Location     Type
  3812 ;;                  1    wreg      unsigned char 
  3813 ;; Registers used:
  3814 ;;		wreg, fsr2l, fsr2h, status,2
  3815 ;; Tracked objects:
  3816 ;;		On entry : 0/0
  3817 ;;		On exit  : 0/0
  3818 ;;		Unchanged: 0/0
  3819 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3820 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3821 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3822 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3823 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3824 ;;Total ram usage:        1 bytes
  3825 ;; Hardware stack levels used: 1
  3826 ;; Hardware stack levels required when called: 3
  3827 ;; This function calls:
  3828 ;;		Nothing
  3829 ;; This function is called by:
  3830 ;;		_hal_timer0_init
  3831 ;; This function uses a non-reentrant model
  3832 ;;
  3833                           
  3834                           	psect	text8
  3835   001942                     __ptext8:
  3836                           	callstack 0
  3837   001942                     _timer0_interupt_handler_set:
  3838                           	callstack 24
  3839   001942                     
  3840                           ;MCAL_Layer/TIMER0/hal_timer0.c: 90: if(timer0 == ((void*)0)){
  3841   001942  5069               	movf	timer0_interupt_handler_set@timer0^0,w,c
  3842   001944  A4D8               	btfss	status,2,c
  3843   001946  EFA7  F00C         	goto	u2031
  3844   00194A  EFA9  F00C         	goto	u2030
  3845   00194E                     u2031:
  3846   00194E  EFAC  F00C         	goto	l3534
  3847   001952                     u2030:
  3848   001952                     
  3849                           ;MCAL_Layer/TIMER0/hal_timer0.c: 91:     return (Std_RetuenType)0x00;
  3850   001952  0E00               	movlw	0
  3851   001954  EFB4  F00C         	goto	l1007
  3852   001958                     l3534:
  3853                           
  3854                           ;MCAL_Layer/TIMER0/hal_timer0.c: 93:  timer0_interupt_handler = timer0->timer0_interupt_
      +                          handler;
  3855   001958  5069               	movf	timer0_interupt_handler_set@timer0^0,w,c
  3856   00195A  6ED9               	movwf	fsr2l,c
  3857   00195C  6ADA               	clrf	fsr2h,c
  3858   00195E  CFDE F03A          	movff	postinc2,_timer0_interupt_handler
  3859   001962  CFDD F03B          	movff	postdec2,_timer0_interupt_handler+1
  3860   001966                     
  3861                           ;MCAL_Layer/TIMER0/hal_timer0.c: 95: return (Std_RetuenType)0x01;
  3862   001966  0E01               	movlw	1
  3863   001968                     l1007:
  3864   001968  0012               	return		;funcret
  3865   00196A                     __end_of_timer0_interupt_handler_set:
  3866                           	callstack 0
  3867                           
  3868 ;; *************** function _timer0_edge_trigger *****************
  3869 ;; Defined at:
  3870 ;;		line 52 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  3871 ;; Parameters:    Size  Location     Type
  3872 ;;  timer0          1   13[COMRAM] PTR const struct .
  3873 ;;		 -> my_t(6), 
  3874 ;; Auto vars:     Size  Location     Type
  3875 ;;		None
  3876 ;; Return value:  Size  Location     Type
  3877 ;;                  1    wreg      unsigned char 
  3878 ;; Registers used:
  3879 ;;		wreg, fsr2l, fsr2h, status,2, status,0
  3880 ;; Tracked objects:
  3881 ;;		On entry : 0/0
  3882 ;;		On exit  : 0/0
  3883 ;;		Unchanged: 0/0
  3884 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3885 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3886 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3887 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3888 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3889 ;;Total ram usage:        1 bytes
  3890 ;; Hardware stack levels used: 1
  3891 ;; Hardware stack levels required when called: 3
  3892 ;; This function calls:
  3893 ;;		Nothing
  3894 ;; This function is called by:
  3895 ;;		_hal_timer0_init
  3896 ;; This function uses a non-reentrant model
  3897 ;;
  3898                           
  3899                           	psect	text9
  3900   00175E                     __ptext9:
  3901                           	callstack 0
  3902   00175E                     _timer0_edge_trigger:
  3903                           	callstack 24
  3904   00175E                     
  3905                           ;MCAL_Layer/TIMER0/hal_timer0.c: 53: if(timer0 == ((void*)0)){
  3906   00175E  5069               	movf	timer0_edge_trigger@timer0^0,w,c
  3907   001760  A4D8               	btfss	status,2,c
  3908   001762  EFB5  F00B         	goto	u1991
  3909   001766  EFB7  F00B         	goto	u1990
  3910   00176A                     u1991:
  3911   00176A  EFC0  F00B         	goto	l3476
  3912   00176E                     u1990:
  3913   00176E                     l3464:
  3914                           
  3915                           ;MCAL_Layer/TIMER0/hal_timer0.c: 54:     return (Std_RetuenType)0x00;
  3916   00176E  0E00               	movlw	0
  3917   001770  EFD9  F00B         	goto	l979
  3918   001774                     l982:
  3919   001774  88D5               	bsf	213,4,c	;volatile
  3920   001776  EFD8  F00B         	goto	l3478
  3921   00177A                     l984:
  3922   00177A  98D5               	bcf	213,4,c	;volatile
  3923   00177C  EFD8  F00B         	goto	l3478
  3924   001780                     l3476:
  3925   001780  5069               	movf	timer0_edge_trigger@timer0^0,w,c
  3926   001782  6ED9               	movwf	fsr2l,c
  3927   001784  6ADA               	clrf	fsr2h,c
  3928   001786  0E02               	movlw	2
  3929   001788  26D9               	addwf	fsr2l,f,c
  3930   00178A  B0DF               	btfsc	indf2,0,c
  3931   00178C  EFCA  F00B         	goto	u2001
  3932   001790  EFCD  F00B         	goto	u2000
  3933   001794                     u2001:
  3934   001794  0E01               	movlw	1
  3935   001796  EFCE  F00B         	goto	u2006
  3936   00179A                     u2000:
  3937   00179A  0E00               	movlw	0
  3938   00179C                     u2006:
  3939                           
  3940                           ; Switch size 1, requested type "simple"
  3941                           ; Number of cases is 2, Range of values is 0 to 1
  3942                           ; switch strategies available:
  3943                           ; Name         Instructions Cycles
  3944                           ; simple_byte            7     4 (average)
  3945                           ;	Chosen strategy is simple_byte
  3946   00179C  0A00               	xorlw	0	; case 0
  3947   00179E  B4D8               	btfsc	status,2,c
  3948   0017A0  EFBD  F00B         	goto	l984
  3949   0017A4  0A01               	xorlw	1	; case 1
  3950   0017A6  B4D8               	btfsc	status,2,c
  3951   0017A8  EFBA  F00B         	goto	l982
  3952   0017AC  EFB7  F00B         	goto	l3464
  3953   0017B0                     l3478:
  3954                           
  3955                           ;MCAL_Layer/TIMER0/hal_timer0.c: 62: return (Std_RetuenType)0x01;
  3956   0017B0  0E01               	movlw	1
  3957   0017B2                     l979:
  3958   0017B2  0012               	return		;funcret
  3959   0017B4                     __end_of_timer0_edge_trigger:
  3960                           	callstack 0
  3961                           
  3962 ;; *************** function _hal_timer0_write_value *****************
  3963 ;; Defined at:
  3964 ;;		line 139 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  3965 ;; Parameters:    Size  Location     Type
  3966 ;;  Value           2   13[COMRAM] unsigned short 
  3967 ;; Auto vars:     Size  Location     Type
  3968 ;;		None
  3969 ;; Return value:  Size  Location     Type
  3970 ;;                  1    wreg      unsigned char 
  3971 ;; Registers used:
  3972 ;;		wreg, status,2
  3973 ;; Tracked objects:
  3974 ;;		On entry : 0/0
  3975 ;;		On exit  : 0/0
  3976 ;;		Unchanged: 0/0
  3977 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  3978 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3979 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3980 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3981 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  3982 ;;Total ram usage:        2 bytes
  3983 ;; Hardware stack levels used: 1
  3984 ;; Hardware stack levels required when called: 3
  3985 ;; This function calls:
  3986 ;;		Nothing
  3987 ;; This function is called by:
  3988 ;;		_main
  3989 ;;		_hal_timer0_init
  3990 ;; This function uses a non-reentrant model
  3991 ;;
  3992                           
  3993                           	psect	text10
  3994   0019D4                     __ptext10:
  3995                           	callstack 0
  3996   0019D4                     _hal_timer0_write_value:
  3997                           	callstack 27
  3998   0019D4                     
  3999                           ;MCAL_Layer/TIMER0/hal_timer0.c: 143:      (TMR0H) = (uint8)(Value>>8);
  4000   0019D4  506A               	movf	(hal_timer0_write_value@Value+1)^0,w,c
  4001   0019D6  6ED7               	movwf	215,c	;volatile
  4002   0019D8                     
  4003                           ;MCAL_Layer/TIMER0/hal_timer0.c: 144:      (TMR0L) = (uint8)Value;
  4004   0019D8  C069  FFD6         	movff	hal_timer0_write_value@Value,4054	;volatile
  4005   0019DC                     
  4006                           ;MCAL_Layer/TIMER0/hal_timer0.c: 146:     return (Std_RetuenType)0x01;
  4007   0019DC  0E01               	movlw	1
  4008   0019DE  0012               	return		;funcret
  4009   0019E0                     __end_of_hal_timer0_write_value:
  4010                           	callstack 0
  4011                           
  4012 ;; *************** function _TIMER0_IN_INT *****************
  4013 ;; Defined at:
  4014 ;;		line 136 in file "MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c"
  4015 ;; Parameters:    Size  Location     Type
  4016 ;;		None
  4017 ;; Auto vars:     Size  Location     Type
  4018 ;;		None
  4019 ;; Return value:  Size  Location     Type
  4020 ;;                  1    wreg      void 
  4021 ;; Registers used:
  4022 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  4023 ;; Tracked objects:
  4024 ;;		On entry : 0/0
  4025 ;;		On exit  : 0/0
  4026 ;;		Unchanged: 0/0
  4027 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4028 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4029 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4030 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4031 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4032 ;;Total ram usage:        0 bytes
  4033 ;; Hardware stack levels used: 1
  4034 ;; Hardware stack levels required when called: 4
  4035 ;; This function calls:
  4036 ;;		_GLOBAL_INTERUPT_DISABLE
  4037 ;;		_GLOBAL_INTERUPT_ENABLE
  4038 ;;		_Module_INTERRUPT_ClEAR_FLAG
  4039 ;;		_Module_INTERRUPT_ENABLE
  4040 ;; This function is called by:
  4041 ;;		_hal_timer0_init
  4042 ;; This function uses a non-reentrant model
  4043 ;;
  4044                           
  4045                           	psect	text11
  4046   00196A                     __ptext11:
  4047                           	callstack 0
  4048   00196A                     _TIMER0_IN_INT:
  4049                           	callstack 23
  4050   00196A                     
  4051                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 137:  GLOBAL_INTERUPT_DISABLE();
  4052   00196A  EC04  F00D         	call	_GLOBAL_INTERUPT_DISABLE	;wreg free
  4053   00196E                     
  4054                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 138:  Module_INTERRUPT_ClEAR_FLAG(0x02,
      +                          0X02);
  4055   00196E  0E02               	movlw	2
  4056   001970  6E69               	movwf	Module_INTERRUPT_ClEAR_FLAG@bit_pos^0,c
  4057   001972  0E02               	movlw	2
  4058   001974  ECDA  F00B         	call	_Module_INTERRUPT_ClEAR_FLAG
  4059   001978                     
  4060                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 139:  Module_INTERRUPT_ENABLE(0x02,0X05
      +                          );
  4061   001978  0E05               	movlw	5
  4062   00197A  6E69               	movwf	Module_INTERRUPT_ENABLE@bit_pos^0,c
  4063   00197C  0E02               	movlw	2
  4064   00197E  EC1D  F00C         	call	_Module_INTERRUPT_ENABLE
  4065                           
  4066                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 143:  GLOBAL_INTERUPT_ENABLE();
  4067   001982  EC01  F00D         	call	_GLOBAL_INTERUPT_ENABLE	;wreg free
  4068   001986  0012               	return		;funcret
  4069   001988                     __end_of_TIMER0_IN_INT:
  4070                           	callstack 0
  4071                           
  4072 ;; *************** function _Module_INTERRUPT_ENABLE *****************
  4073 ;; Defined at:
  4074 ;;		line 31 in file "MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c"
  4075 ;; Parameters:    Size  Location     Type
  4076 ;;  Reg             1    wreg     unsigned char 
  4077 ;;  bit_pos         1   13[COMRAM] unsigned char 
  4078 ;; Auto vars:     Size  Location     Type
  4079 ;;  Reg             1   18[COMRAM] unsigned char 
  4080 ;;  ret             1    0        unsigned char 
  4081 ;; Return value:  Size  Location     Type
  4082 ;;                  1    wreg      unsigned char 
  4083 ;; Registers used:
  4084 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  4085 ;; Tracked objects:
  4086 ;;		On entry : 0/0
  4087 ;;		On exit  : 0/0
  4088 ;;		Unchanged: 0/0
  4089 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4090 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4091 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4092 ;;      Temps:          4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4093 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4094 ;;Total ram usage:        6 bytes
  4095 ;; Hardware stack levels used: 1
  4096 ;; Hardware stack levels required when called: 3
  4097 ;; This function calls:
  4098 ;;		Nothing
  4099 ;; This function is called by:
  4100 ;;		_TIMER0_IN_INT
  4101 ;;		_EEPROM_INTERRUPT_INIT
  4102 ;;		_ADC_INTERRUPT_INIT
  4103 ;; This function uses a non-reentrant model
  4104 ;;
  4105                           
  4106                           	psect	text12
  4107   00183A                     __ptext12:
  4108                           	callstack 0
  4109   00183A                     _Module_INTERRUPT_ENABLE:
  4110                           	callstack 23
  4111                           
  4112                           ;incstack = 0
  4113                           ;Module_INTERRUPT_ENABLE@Reg stored from wreg
  4114   00183A  6E6E               	movwf	Module_INTERRUPT_ENABLE@Reg^0,c
  4115   00183C                     
  4116                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 36:    ((*(E_Reg[Reg])) |= ((uint8)0x01
      +                           << (bit_pos)));
  4117   00183C  C069  F06A         	movff	Module_INTERRUPT_ENABLE@bit_pos,??_Module_INTERRUPT_ENABLE
  4118   001840  0E01               	movlw	1
  4119   001842  6E6B               	movwf	(??_Module_INTERRUPT_ENABLE+1)^0,c
  4120   001844  2A6A               	incf	??_Module_INTERRUPT_ENABLE^0,f,c
  4121   001846  EF27  F00C         	goto	u1854
  4122   00184A                     u1855:
  4123   00184A  90D8               	bcf	status,0,c
  4124   00184C  366B               	rlcf	(??_Module_INTERRUPT_ENABLE+1)^0,f,c
  4125   00184E                     u1854:
  4126   00184E  2E6A               	decfsz	??_Module_INTERRUPT_ENABLE^0,f,c
  4127   001850  EF25  F00C         	goto	u1855
  4128   001854  506E               	movf	Module_INTERRUPT_ENABLE@Reg^0,w,c
  4129   001856  0D02               	mullw	2
  4130   001858  50F3               	movf	243,w,c
  4131   00185A  0F1B               	addlw	low _E_Reg
  4132   00185C  6ED9               	movwf	fsr2l,c
  4133   00185E  6ADA               	clrf	fsr2h,c
  4134   001860  CFDE F06C          	movff	postinc2,??_Module_INTERRUPT_ENABLE+2
  4135   001864  CFDD F06D          	movff	postdec2,??_Module_INTERRUPT_ENABLE+3
  4136   001868  C06C  FFD9         	movff	??_Module_INTERRUPT_ENABLE+2,fsr2l
  4137   00186C  C06D  FFDA         	movff	??_Module_INTERRUPT_ENABLE+3,fsr2h
  4138   001870  506B               	movf	(??_Module_INTERRUPT_ENABLE+1)^0,w,c
  4139   001872  12DF               	iorwf	indf2,f,c
  4140   001874                     
  4141                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 38:   return ret;
  4142   001874  0E01               	movlw	1
  4143   001876  0012               	return		;funcret
  4144   001878                     __end_of_Module_INTERRUPT_ENABLE:
  4145                           	callstack 0
  4146                           
  4147 ;; *************** function _Module_INTERRUPT_ClEAR_FLAG *****************
  4148 ;; Defined at:
  4149 ;;		line 67 in file "MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c"
  4150 ;; Parameters:    Size  Location     Type
  4151 ;;  Reg             1    wreg     unsigned char 
  4152 ;;  bit_pos         1   13[COMRAM] unsigned char 
  4153 ;; Auto vars:     Size  Location     Type
  4154 ;;  Reg             1   19[COMRAM] unsigned char 
  4155 ;;  ret             1    0        unsigned char 
  4156 ;; Return value:  Size  Location     Type
  4157 ;;                  1    wreg      unsigned char 
  4158 ;; Registers used:
  4159 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  4160 ;; Tracked objects:
  4161 ;;		On entry : 0/0
  4162 ;;		On exit  : 0/0
  4163 ;;		Unchanged: 0/0
  4164 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4165 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4166 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4167 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4168 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4169 ;;Total ram usage:        7 bytes
  4170 ;; Hardware stack levels used: 1
  4171 ;; Hardware stack levels required when called: 3
  4172 ;; This function calls:
  4173 ;;		Nothing
  4174 ;; This function is called by:
  4175 ;;		_TIMER0_IN_INT
  4176 ;;		_EEPROM_INTERRUPT_INIT
  4177 ;;		_ADC_INTERRUPT_INIT
  4178 ;; This function uses a non-reentrant model
  4179 ;;
  4180                           
  4181                           	psect	text13
  4182   0017B4                     __ptext13:
  4183                           	callstack 0
  4184   0017B4                     _Module_INTERRUPT_ClEAR_FLAG:
  4185                           	callstack 23
  4186                           
  4187                           ;incstack = 0
  4188                           ;Module_INTERRUPT_ClEAR_FLAG@Reg stored from wreg
  4189   0017B4  6E6F               	movwf	Module_INTERRUPT_ClEAR_FLAG@Reg^0,c
  4190   0017B6                     
  4191                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 72:    ((*(F_Reg[Reg])) &= ~((uint8)0x0
      +                          1 << (bit_pos)));
  4192   0017B6  C069  F06A         	movff	Module_INTERRUPT_ClEAR_FLAG@bit_pos,??_Module_INTERRUPT_ClEAR_FLAG
  4193   0017BA  0E01               	movlw	1
  4194   0017BC  6E6B               	movwf	(??_Module_INTERRUPT_ClEAR_FLAG+1)^0,c
  4195   0017BE  2A6A               	incf	??_Module_INTERRUPT_ClEAR_FLAG^0,f,c
  4196   0017C0  EFE4  F00B         	goto	u1844
  4197   0017C4                     u1845:
  4198   0017C4  90D8               	bcf	status,0,c
  4199   0017C6  366B               	rlcf	(??_Module_INTERRUPT_ClEAR_FLAG+1)^0,f,c
  4200   0017C8                     u1844:
  4201   0017C8  2E6A               	decfsz	??_Module_INTERRUPT_ClEAR_FLAG^0,f,c
  4202   0017CA  EFE2  F00B         	goto	u1845
  4203   0017CE  506B               	movf	(??_Module_INTERRUPT_ClEAR_FLAG+1)^0,w,c
  4204   0017D0  0AFF               	xorlw	255
  4205   0017D2  6E6C               	movwf	(??_Module_INTERRUPT_ClEAR_FLAG+2)^0,c
  4206   0017D4  506F               	movf	Module_INTERRUPT_ClEAR_FLAG@Reg^0,w,c
  4207   0017D6  0D02               	mullw	2
  4208   0017D8  50F3               	movf	243,w,c
  4209   0017DA  0F15               	addlw	low _F_Reg
  4210   0017DC  6ED9               	movwf	fsr2l,c
  4211   0017DE  6ADA               	clrf	fsr2h,c
  4212   0017E0  CFDE F06D          	movff	postinc2,??_Module_INTERRUPT_ClEAR_FLAG+3
  4213   0017E4  CFDD F06E          	movff	postdec2,??_Module_INTERRUPT_ClEAR_FLAG+4
  4214   0017E8  C06D  FFD9         	movff	??_Module_INTERRUPT_ClEAR_FLAG+3,fsr2l
  4215   0017EC  C06E  FFDA         	movff	??_Module_INTERRUPT_ClEAR_FLAG+4,fsr2h
  4216   0017F0  506C               	movf	(??_Module_INTERRUPT_ClEAR_FLAG+2)^0,w,c
  4217   0017F2  16DF               	andwf	indf2,f,c
  4218   0017F4                     
  4219                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 74:   return ret;
  4220   0017F4  0E01               	movlw	1
  4221   0017F6  0012               	return		;funcret
  4222   0017F8                     __end_of_Module_INTERRUPT_ClEAR_FLAG:
  4223                           	callstack 0
  4224                           
  4225 ;; *************** function _GLOBAL_INTERUPT_ENABLE *****************
  4226 ;; Defined at:
  4227 ;;		line 16 in file "MCAL_Layer/INTERRUPT/mcal_interrupt_config.c"
  4228 ;; Parameters:    Size  Location     Type
  4229 ;;		None
  4230 ;; Auto vars:     Size  Location     Type
  4231 ;;		None
  4232 ;; Return value:  Size  Location     Type
  4233 ;;                  1    wreg      void 
  4234 ;; Registers used:
  4235 ;;		None
  4236 ;; Tracked objects:
  4237 ;;		On entry : 0/0
  4238 ;;		On exit  : 0/0
  4239 ;;		Unchanged: 0/0
  4240 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4241 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4242 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4243 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4244 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4245 ;;Total ram usage:        0 bytes
  4246 ;; Hardware stack levels used: 1
  4247 ;; Hardware stack levels required when called: 3
  4248 ;; This function calls:
  4249 ;;		Nothing
  4250 ;; This function is called by:
  4251 ;;		_TIMER0_IN_INT
  4252 ;;		_GLOBAL_INTERRUPT_RETURN_STATE
  4253 ;;		_EEPROM_INTERRUPT_INIT
  4254 ;;		_ADC_INTERRUPT_INIT
  4255 ;; This function uses a non-reentrant model
  4256 ;;
  4257                           
  4258                           	psect	text14
  4259   001A02                     __ptext14:
  4260                           	callstack 0
  4261   001A02                     _GLOBAL_INTERUPT_ENABLE:
  4262                           	callstack 23
  4263   001A02                     
  4264                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_config.c: 21:     (INTCONbits.GIE = 1);
  4265   001A02  8EF2               	bsf	242,7,c	;volatile
  4266                           
  4267                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_config.c: 22:     (INTCONbits.PEIE = 1);
  4268   001A04  8CF2               	bsf	242,6,c	;volatile
  4269   001A06  0012               	return		;funcret
  4270   001A08                     __end_of_GLOBAL_INTERUPT_ENABLE:
  4271                           	callstack 0
  4272                           
  4273 ;; *************** function _GLOBAL_INTERUPT_DISABLE *****************
  4274 ;; Defined at:
  4275 ;;		line 26 in file "MCAL_Layer/INTERRUPT/mcal_interrupt_config.c"
  4276 ;; Parameters:    Size  Location     Type
  4277 ;;		None
  4278 ;; Auto vars:     Size  Location     Type
  4279 ;;		None
  4280 ;; Return value:  Size  Location     Type
  4281 ;;                  1    wreg      void 
  4282 ;; Registers used:
  4283 ;;		None
  4284 ;; Tracked objects:
  4285 ;;		On entry : 0/0
  4286 ;;		On exit  : 0/0
  4287 ;;		Unchanged: 0/0
  4288 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4289 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4290 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4291 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4292 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4293 ;;Total ram usage:        0 bytes
  4294 ;; Hardware stack levels used: 1
  4295 ;; Hardware stack levels required when called: 3
  4296 ;; This function calls:
  4297 ;;		Nothing
  4298 ;; This function is called by:
  4299 ;;		_TIMER0_IN_INT
  4300 ;;		_hal_timer0_init
  4301 ;;		_hal_adc_init
  4302 ;;		_GLOBAL_INTERRUPT_RETURN_STATE
  4303 ;;		_EEPROM_INTERRUPT_INIT
  4304 ;;		_ADC_INTERRUPT_INIT
  4305 ;;		_EEPROM_WRITE_BYTE
  4306 ;; This function uses a non-reentrant model
  4307 ;;
  4308                           
  4309                           	psect	text15
  4310   001A08                     __ptext15:
  4311                           	callstack 0
  4312   001A08                     _GLOBAL_INTERUPT_DISABLE:
  4313                           	callstack 23
  4314   001A08                     
  4315                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_config.c: 31:     (INTCONbits.GIE = 0);
  4316   001A08  9EF2               	bcf	242,7,c	;volatile
  4317                           
  4318                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_config.c: 32:     (INTCONbits.PEIE = 0);
  4319   001A0A  9CF2               	bcf	242,6,c	;volatile
  4320   001A0C  0012               	return		;funcret
  4321   001A0E                     __end_of_GLOBAL_INTERUPT_DISABLE:
  4322                           	callstack 0
  4323                           
  4324 ;; *************** function _ecu_layer_initialize *****************
  4325 ;; Defined at:
  4326 ;;		line 16 in file "ECU_Layer/ecu_layer_init.c"
  4327 ;; Parameters:    Size  Location     Type
  4328 ;;		None
  4329 ;; Auto vars:     Size  Location     Type
  4330 ;;  ret             1    4[BANK0 ] unsigned char 
  4331 ;; Return value:  Size  Location     Type
  4332 ;;                  1    wreg      unsigned char 
  4333 ;; Registers used:
  4334 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  4335 ;; Tracked objects:
  4336 ;;		On entry : 0/0
  4337 ;;		On exit  : 0/0
  4338 ;;		Unchanged: 0/0
  4339 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4340 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4341 ;;      Locals:         0       1       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4342 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4343 ;;      Totals:         0       1       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4344 ;;Total ram usage:        1 bytes
  4345 ;; Hardware stack levels used: 1
  4346 ;; Hardware stack levels required when called: 5
  4347 ;; This function calls:
  4348 ;;		_led_initialize
  4349 ;; This function is called by:
  4350 ;;		_application_instiallize
  4351 ;; This function uses a non-reentrant model
  4352 ;;
  4353                           
  4354                           	psect	text16
  4355   0019A2                     __ptext16:
  4356                           	callstack 0
  4357   0019A2                     _ecu_layer_initialize:
  4358                           	callstack 24
  4359   0019A2                     
  4360                           ;ECU_Layer/ecu_layer_init.c: 17:      Std_RetuenType ret = (Std_RetuenType)0x01;
  4361   0019A2  0E01               	movlw	1
  4362   0019A4  0100               	movlb	0	; () banked
  4363   0019A6  6F9E               	movwf	ecu_layer_initialize@ret& (0+255),b
  4364   0019A8                     
  4365                           ; BSR set to: 0
  4366                           ;ECU_Layer/ecu_layer_init.c: 18:      ret &= led_initialize(&led1);
  4367   0019A8  0E31               	movlw	low _led1
  4368   0019AA  6E71               	movwf	led_initialize@led_config^0,c
  4369   0019AC  ECAD  F00A         	call	_led_initialize	;wreg free
  4370   0019B0  0100               	movlb	0	; () banked
  4371   0019B2  179E               	andwf	ecu_layer_initialize@ret& (0+255),f,b
  4372   0019B4                     
  4373                           ; BSR set to: 0
  4374                           ;ECU_Layer/ecu_layer_init.c: 19:      return ret;
  4375   0019B4  519E               	movf	ecu_layer_initialize@ret& (0+255),w,b
  4376   0019B6                     
  4377                           ; BSR set to: 0
  4378   0019B6  0012               	return		;funcret
  4379   0019B8                     __end_of_ecu_layer_initialize:
  4380                           	callstack 0
  4381                           
  4382 ;; *************** function _led_initialize *****************
  4383 ;; Defined at:
  4384 ;;		line 18 in file "ECU_Layer/led/led.c"
  4385 ;; Parameters:    Size  Location     Type
  4386 ;;  led_config      1   21[COMRAM] PTR const struct .
  4387 ;;		 -> led1(1), 
  4388 ;; Auto vars:     Size  Location     Type
  4389 ;;  led             1    3[BANK0 ] struct .
  4390 ;;  ret             1    2[BANK0 ] unsigned char 
  4391 ;;  logic_state     1    1[BANK0 ] enum E2997
  4392 ;; Return value:  Size  Location     Type
  4393 ;;                  1    wreg      unsigned char 
  4394 ;; Registers used:
  4395 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  4396 ;; Tracked objects:
  4397 ;;		On entry : 0/0
  4398 ;;		On exit  : 0/0
  4399 ;;		Unchanged: 0/0
  4400 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4401 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4402 ;;      Locals:         0       3       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4403 ;;      Temps:          0       1       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4404 ;;      Totals:         1       4       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4405 ;;Total ram usage:        5 bytes
  4406 ;; Hardware stack levels used: 1
  4407 ;; Hardware stack levels required when called: 4
  4408 ;; This function calls:
  4409 ;;		_gpio_pin_direction_intialize
  4410 ;;		_gpio_pin_write_logic
  4411 ;; This function is called by:
  4412 ;;		_ecu_layer_initialize
  4413 ;; This function uses a non-reentrant model
  4414 ;;
  4415                           
  4416                           	psect	text17
  4417   00155A                     __ptext17:
  4418                           	callstack 0
  4419   00155A                     _led_initialize:
  4420                           	callstack 24
  4421   00155A                     
  4422                           ;ECU_Layer/led/led.c: 18: led_initialize(const led_t *led_config);ECU_Layer/led/led.c: 1
      +                          9: {;ECU_Layer/led/led.c: 20:   Std_RetuenType ret = (Std_RetuenType)0x01;
  4423   00155A  0E01               	movlw	1
  4424   00155C  0100               	movlb	0	; () banked
  4425   00155E  6F9C               	movwf	led_initialize@ret& (0+255),b
  4426   001560                     
  4427                           ; BSR set to: 0
  4428                           ;ECU_Layer/led/led.c: 21:   pin_config_t led = {.port = led_config->port,
  4429   001560  C058  F09D         	movff	led_initialize@F3079,led_initialize@led
  4430   001564                     
  4431                           ; BSR set to: 0
  4432   001564  5071               	movf	led_initialize@led_config^0,w,c
  4433   001566  6ED9               	movwf	fsr2l,c
  4434   001568  6ADA               	clrf	fsr2h,c
  4435   00156A  50DF               	movf	223,w,c
  4436   00156C  0B07               	andlw	7
  4437   00156E  6F9A               	movwf	??_led_initialize& (0+255),b
  4438   001570  519D               	movf	led_initialize@led& (0+255),w,b
  4439   001572  199A               	xorwf	??_led_initialize& (0+255),w,b
  4440   001574  0BF8               	andlw	-8
  4441   001576  199A               	xorwf	??_led_initialize& (0+255),w,b
  4442   001578  6F9D               	movwf	led_initialize@led& (0+255),b
  4443   00157A                     
  4444                           ; BSR set to: 0
  4445   00157A  5071               	movf	led_initialize@led_config^0,w,c
  4446   00157C  6ED9               	movwf	fsr2l,c
  4447   00157E  6ADA               	clrf	fsr2h,c
  4448   001580  30DF               	rrcf	223,w,c
  4449   001582  32E8               	rrcf	wreg,f,c
  4450   001584  32E8               	rrcf	wreg,f,c
  4451   001586  0B07               	andlw	7
  4452   001588  6F9A               	movwf	??_led_initialize& (0+255),b
  4453   00158A  479A               	rlncf	??_led_initialize& (0+255),f,b
  4454   00158C  479A               	rlncf	??_led_initialize& (0+255),f,b
  4455   00158E  479A               	rlncf	??_led_initialize& (0+255),f,b
  4456   001590  519D               	movf	led_initialize@led& (0+255),w,b
  4457   001592  199A               	xorwf	??_led_initialize& (0+255),w,b
  4458   001594  0BC7               	andlw	-57
  4459   001596  199A               	xorwf	??_led_initialize& (0+255),w,b
  4460   001598  6F9D               	movwf	led_initialize@led& (0+255),b
  4461   00159A                     
  4462                           ; BSR set to: 0
  4463   00159A  9D9D               	bcf	led_initialize@led& (0+255),6,b
  4464   00159C                     
  4465                           ; BSR set to: 0
  4466   00159C  5071               	movf	led_initialize@led_config^0,w,c
  4467   00159E  6ED9               	movwf	fsr2l,c
  4468   0015A0  6ADA               	clrf	fsr2h,c
  4469   0015A2  ACDF               	btfss	indf2,6,c
  4470   0015A4  D002               	bra	u3245
  4471   0015A6  8F9D               	bsf	led_initialize@led& (0+255),7,b
  4472   0015A8  D002               	bra	u3247
  4473   0015AA                     u3245:
  4474   0015AA  0100               	movlb	0	; () banked
  4475   0015AC  9F9D               	bcf	led_initialize@led& (0+255),7,b
  4476   0015AE                     u3247:
  4477   0015AE                     
  4478                           ; BSR set to: 0
  4479                           ;ECU_Layer/led/led.c: 26:   logic_t logic_state = led.logic;
  4480   0015AE  0E00               	movlw	0
  4481   0015B0  BF9D               	btfsc	led_initialize@led& (0+255),7,b
  4482   0015B2  0E01               	movlw	1
  4483   0015B4  6F9B               	movwf	led_initialize@logic_state& (0+255),b
  4484   0015B6                     
  4485                           ; BSR set to: 0
  4486                           ;ECU_Layer/led/led.c: 27:   if (led_config == ((void*)0)) {
  4487   0015B6  5071               	movf	led_initialize@led_config^0,w,c
  4488   0015B8  A4D8               	btfss	status,2,c
  4489   0015BA  EFE1  F00A         	goto	u3251
  4490   0015BE  EFE3  F00A         	goto	u3250
  4491   0015C2                     u3251:
  4492   0015C2  EFE6  F00A         	goto	l4444
  4493   0015C6                     u3250:
  4494   0015C6                     
  4495                           ; BSR set to: 0
  4496                           ;ECU_Layer/led/led.c: 28:     ret = (Std_RetuenType)0x00;
  4497   0015C6  6B9C               	clrf	led_initialize@ret& (0+255),b
  4498                           
  4499                           ;ECU_Layer/led/led.c: 29:   } else {
  4500   0015C8  EFF0  F00A         	goto	l4446
  4501   0015CC                     l4444:
  4502                           
  4503                           ; BSR set to: 0
  4504                           ;ECU_Layer/led/led.c: 31:     gpio_pin_direction_intialize(&led);
  4505   0015CC  0E9D               	movlw	low led_initialize@led
  4506   0015CE  6E69               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
  4507   0015D0  EC21  F009         	call	_gpio_pin_direction_intialize	;wreg free
  4508                           
  4509                           ;ECU_Layer/led/led.c: 32:     gpio_pin_write_logic(&led, logic_state);
  4510   0015D4  0E9D               	movlw	low led_initialize@led
  4511   0015D6  6E69               	movwf	gpio_pin_write_logic@_pin_config^0,c
  4512   0015D8  C09B  F06A         	movff	led_initialize@logic_state,gpio_pin_write_logic@logic_status
  4513   0015DC  EC36  F00A         	call	_gpio_pin_write_logic	;wreg free
  4514   0015E0                     l4446:
  4515                           
  4516                           ;ECU_Layer/led/led.c: 34:   return ret;
  4517   0015E0  0100               	movlb	0	; () banked
  4518   0015E2  519C               	movf	led_initialize@ret& (0+255),w,b
  4519   0015E4                     
  4520                           ; BSR set to: 0
  4521   0015E4  0012               	return		;funcret
  4522   0015E6                     __end_of_led_initialize:
  4523                           	callstack 0
  4524                           
  4525 ;; *************** function _gpio_pin_write_logic *****************
  4526 ;; Defined at:
  4527 ;;		line 112 in file "MCAL_Layer/GPIO/hal_gpio.c"
  4528 ;; Parameters:    Size  Location     Type
  4529 ;;  _pin_config     1   13[COMRAM] PTR const struct .
  4530 ;;		 -> relay_turn_off@pin_config(1), relay_turn_on@pin_config(1), led_turn_off@led(1), led_turn_on@led(1), 
  4531 ;;		 -> led_initialize@led(1), 
  4532 ;;  logic_status    1   14[COMRAM] enum E2997
  4533 ;; Auto vars:     Size  Location     Type
  4534 ;;  ret             1   20[COMRAM] unsigned char 
  4535 ;; Return value:  Size  Location     Type
  4536 ;;                  1    wreg      unsigned char 
  4537 ;; Registers used:
  4538 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  4539 ;; Tracked objects:
  4540 ;;		On entry : 0/0
  4541 ;;		On exit  : 0/0
  4542 ;;		Unchanged: 0/0
  4543 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4544 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4545 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4546 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4547 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4548 ;;Total ram usage:        8 bytes
  4549 ;; Hardware stack levels used: 1
  4550 ;; Hardware stack levels required when called: 3
  4551 ;; This function calls:
  4552 ;;		Nothing
  4553 ;; This function is called by:
  4554 ;;		_led_initialize
  4555 ;;		_sev_seg_intialize
  4556 ;;		_sev_seg_write_num
  4557 ;;		_motor_no_move
  4558 ;;		_motor_move_forward
  4559 ;;		_motor_move_backward
  4560 ;;		_keypad_initialize
  4561 ;;		_keypad_get_coordinates
  4562 ;;		_lcd_inintialize
  4563 ;;		_lcd_send_command
  4564 ;;		_lcd_print_chr
  4565 ;;		_send_nipple
  4566 ;;		_send_byte
  4567 ;;		_send_enable_signal
  4568 ;;		_led_turn_on
  4569 ;;		_led_turn_off
  4570 ;;		_relay_turn_on
  4571 ;;		_relay_turn_off
  4572 ;; This function uses a non-reentrant model
  4573 ;;
  4574                           
  4575                           	psect	text18
  4576   00146C                     __ptext18:
  4577                           	callstack 0
  4578   00146C                     _gpio_pin_write_logic:
  4579                           	callstack 24
  4580   00146C                     
  4581                           ;MCAL_Layer/GPIO/hal_gpio.c: 112: Std_RetuenType gpio_pin_write_logic(const pin_config_t
      +                           *_pin_config,;MCAL_Layer/GPIO/hal_gpio.c: 113:         logic_t logic_status) {;MCAL_Lay
      +                          er/GPIO/hal_gpio.c: 114:     Std_RetuenType ret = (Std_RetuenType)0x01;
  4582   00146C  0E01               	movlw	1
  4583   00146E  6E70               	movwf	gpio_pin_write_logic@ret^0,c
  4584                           
  4585                           ;MCAL_Layer/GPIO/hal_gpio.c: 115:     if (_pin_config == ((void*)0)) {
  4586   001470  5069               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  4587   001472  A4D8               	btfss	status,2,c
  4588   001474  EF3E  F00A         	goto	u3151
  4589   001478  EF40  F00A         	goto	u3150
  4590   00147C                     u3151:
  4591   00147C  EF96  F00A         	goto	l4400
  4592   001480                     u3150:
  4593   001480                     l4394:
  4594                           
  4595                           ;MCAL_Layer/GPIO/hal_gpio.c: 116:         ret = (Std_RetuenType)0x00;
  4596   001480  6A70               	clrf	gpio_pin_write_logic@ret^0,c
  4597                           
  4598                           ;MCAL_Layer/GPIO/hal_gpio.c: 117:     } else {
  4599   001482  EFAB  F00A         	goto	l4402
  4600   001486                     l4396:
  4601                           
  4602                           ;MCAL_Layer/GPIO/hal_gpio.c: 120:                 ((*lat_register[_pin_config->port]) &=
      +                           ~((uint8)0x01 << (_pin_config->pin)));
  4603   001486  5069               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  4604   001488  6ED9               	movwf	fsr2l,c
  4605   00148A  6ADA               	clrf	fsr2h,c
  4606   00148C  30DF               	rrcf	223,w,c
  4607   00148E  32E8               	rrcf	wreg,f,c
  4608   001490  32E8               	rrcf	wreg,f,c
  4609   001492  0B07               	andlw	7
  4610   001494  6E6B               	movwf	??_gpio_pin_write_logic^0,c
  4611   001496  0E01               	movlw	1
  4612   001498  6E6C               	movwf	(??_gpio_pin_write_logic+1)^0,c
  4613   00149A  2A6B               	incf	??_gpio_pin_write_logic^0,f,c
  4614   00149C  EF52  F00A         	goto	u3164
  4615   0014A0                     u3165:
  4616   0014A0  90D8               	bcf	status,0,c
  4617   0014A2  366C               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
  4618   0014A4                     u3164:
  4619   0014A4  2E6B               	decfsz	??_gpio_pin_write_logic^0,f,c
  4620   0014A6  EF50  F00A         	goto	u3165
  4621   0014AA  506C               	movf	(??_gpio_pin_write_logic+1)^0,w,c
  4622   0014AC  0AFF               	xorlw	255
  4623   0014AE  6E6D               	movwf	(??_gpio_pin_write_logic+2)^0,c
  4624   0014B0  5069               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  4625   0014B2  6ED9               	movwf	fsr2l,c
  4626   0014B4  6ADA               	clrf	fsr2h,c
  4627   0014B6  50DF               	movf	223,w,c
  4628   0014B8  0B07               	andlw	7
  4629   0014BA  0D02               	mullw	2
  4630   0014BC  50F3               	movf	243,w,c
  4631   0014BE  0F01               	addlw	low _lat_register
  4632   0014C0  6ED9               	movwf	fsr2l,c
  4633   0014C2  6ADA               	clrf	fsr2h,c
  4634   0014C4  CFDE F06E          	movff	postinc2,??_gpio_pin_write_logic+3
  4635   0014C8  CFDD F06F          	movff	postdec2,??_gpio_pin_write_logic+4
  4636   0014CC  C06E  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
  4637   0014D0  C06F  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
  4638   0014D4  506D               	movf	(??_gpio_pin_write_logic+2)^0,w,c
  4639   0014D6  16DF               	andwf	indf2,f,c
  4640                           
  4641                           ;MCAL_Layer/GPIO/hal_gpio.c: 121:                 break;
  4642   0014D8  EFAB  F00A         	goto	l4402
  4643   0014DC                     l4398:
  4644                           
  4645                           ;MCAL_Layer/GPIO/hal_gpio.c: 124:                 ((*lat_register[_pin_config->port]) |=
      +                           ((uint8)0x01 << (_pin_config->pin)));
  4646   0014DC  5069               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  4647   0014DE  6ED9               	movwf	fsr2l,c
  4648   0014E0  6ADA               	clrf	fsr2h,c
  4649   0014E2  30DF               	rrcf	223,w,c
  4650   0014E4  32E8               	rrcf	wreg,f,c
  4651   0014E6  32E8               	rrcf	wreg,f,c
  4652   0014E8  0B07               	andlw	7
  4653   0014EA  6E6B               	movwf	??_gpio_pin_write_logic^0,c
  4654   0014EC  0E01               	movlw	1
  4655   0014EE  6E6C               	movwf	(??_gpio_pin_write_logic+1)^0,c
  4656   0014F0  2A6B               	incf	??_gpio_pin_write_logic^0,f,c
  4657   0014F2  EF7D  F00A         	goto	u3174
  4658   0014F6                     u3175:
  4659   0014F6  90D8               	bcf	status,0,c
  4660   0014F8  366C               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
  4661   0014FA                     u3174:
  4662   0014FA  2E6B               	decfsz	??_gpio_pin_write_logic^0,f,c
  4663   0014FC  EF7B  F00A         	goto	u3175
  4664   001500  5069               	movf	gpio_pin_write_logic@_pin_config^0,w,c
  4665   001502  6ED9               	movwf	fsr2l,c
  4666   001504  6ADA               	clrf	fsr2h,c
  4667   001506  50DF               	movf	223,w,c
  4668   001508  0B07               	andlw	7
  4669   00150A  0D02               	mullw	2
  4670   00150C  50F3               	movf	243,w,c
  4671   00150E  0F01               	addlw	low _lat_register
  4672   001510  6ED9               	movwf	fsr2l,c
  4673   001512  6ADA               	clrf	fsr2h,c
  4674   001514  CFDE F06D          	movff	postinc2,??_gpio_pin_write_logic+2
  4675   001518  CFDD F06E          	movff	postdec2,??_gpio_pin_write_logic+3
  4676   00151C  C06D  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
  4677   001520  C06E  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
  4678   001524  506C               	movf	(??_gpio_pin_write_logic+1)^0,w,c
  4679   001526  12DF               	iorwf	indf2,f,c
  4680                           
  4681                           ;MCAL_Layer/GPIO/hal_gpio.c: 125:                 break;
  4682   001528  EFAB  F00A         	goto	l4402
  4683   00152C                     l4400:
  4684   00152C  506A               	movf	gpio_pin_write_logic@logic_status^0,w,c
  4685   00152E  6E6B               	movwf	??_gpio_pin_write_logic^0,c
  4686   001530  6A6C               	clrf	(??_gpio_pin_write_logic+1)^0,c
  4687                           
  4688                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  4689                           ; Switch size 1, requested type "simple"
  4690                           ; Number of cases is 1, Range of values is 0 to 0
  4691                           ; switch strategies available:
  4692                           ; Name         Instructions Cycles
  4693                           ; simple_byte            4     3 (average)
  4694                           ;	Chosen strategy is simple_byte
  4695   001532  506C               	movf	(??_gpio_pin_write_logic+1)^0,w,c
  4696   001534  0A00               	xorlw	0	; case 0
  4697   001536  B4D8               	btfsc	status,2,c
  4698   001538  EFA0  F00A         	goto	l5006
  4699   00153C  EF40  F00A         	goto	l4394
  4700   001540                     l5006:
  4701                           
  4702                           ; Switch size 1, requested type "simple"
  4703                           ; Number of cases is 2, Range of values is 0 to 1
  4704                           ; switch strategies available:
  4705                           ; Name         Instructions Cycles
  4706                           ; simple_byte            7     4 (average)
  4707                           ;	Chosen strategy is simple_byte
  4708   001540  506B               	movf	??_gpio_pin_write_logic^0,w,c
  4709   001542  0A00               	xorlw	0	; case 0
  4710   001544  B4D8               	btfsc	status,2,c
  4711   001546  EF43  F00A         	goto	l4396
  4712   00154A  0A01               	xorlw	1	; case 1
  4713   00154C  B4D8               	btfsc	status,2,c
  4714   00154E  EF6E  F00A         	goto	l4398
  4715   001552  EF40  F00A         	goto	l4394
  4716   001556                     l4402:
  4717                           
  4718                           ;MCAL_Layer/GPIO/hal_gpio.c: 132:     return ret;
  4719   001556  5070               	movf	gpio_pin_write_logic@ret^0,w,c
  4720   001558  0012               	return		;funcret
  4721   00155A                     __end_of_gpio_pin_write_logic:
  4722                           	callstack 0
  4723                           
  4724 ;; *************** function _gpio_pin_direction_intialize *****************
  4725 ;; Defined at:
  4726 ;;		line 21 in file "MCAL_Layer/GPIO/hal_gpio.c"
  4727 ;; Parameters:    Size  Location     Type
  4728 ;;  _pin_config     1   13[COMRAM] PTR const struct .
  4729 ;;		 -> relay_intialize@pin_config(1), led_initialize@led(1), 
  4730 ;; Auto vars:     Size  Location     Type
  4731 ;;  ret             1   19[COMRAM] unsigned char 
  4732 ;; Return value:  Size  Location     Type
  4733 ;;                  1    wreg      unsigned char 
  4734 ;; Registers used:
  4735 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  4736 ;; Tracked objects:
  4737 ;;		On entry : 0/0
  4738 ;;		On exit  : 0/0
  4739 ;;		Unchanged: 0/0
  4740 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4741 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4742 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4743 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4744 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4745 ;;Total ram usage:        7 bytes
  4746 ;; Hardware stack levels used: 1
  4747 ;; Hardware stack levels required when called: 3
  4748 ;; This function calls:
  4749 ;;		Nothing
  4750 ;; This function is called by:
  4751 ;;		_led_initialize
  4752 ;;		_motor_pin_intialize
  4753 ;;		_button_intialize
  4754 ;;		_relay_intialize
  4755 ;; This function uses a non-reentrant model
  4756 ;;
  4757                           
  4758                           	psect	text19
  4759   001242                     __ptext19:
  4760                           	callstack 0
  4761   001242                     _gpio_pin_direction_intialize:
  4762                           	callstack 24
  4763   001242                     
  4764                           ;MCAL_Layer/GPIO/hal_gpio.c: 22:     Std_RetuenType ret = (Std_RetuenType)0x01;
  4765   001242  0E01               	movlw	1
  4766   001244  6E6F               	movwf	gpio_pin_direction_intialize@ret^0,c
  4767                           
  4768                           ;MCAL_Layer/GPIO/hal_gpio.c: 23:     if (_pin_config == ((void*)0) || _pin_config->pin >
      +                           8 - 1 ||
  4769   001246  5069               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  4770   001248  B4D8               	btfsc	status,2,c
  4771   00124A  EF29  F009         	goto	u3181
  4772   00124E  EF2B  F009         	goto	u3180
  4773   001252                     u3181:
  4774   001252  EF49  F009         	goto	l503
  4775   001256                     u3180:
  4776   001256  5069               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  4777   001258  6ED9               	movwf	fsr2l,c
  4778   00125A  6ADA               	clrf	fsr2h,c
  4779   00125C  30DF               	rrcf	223,w,c
  4780   00125E  32E8               	rrcf	wreg,f,c
  4781   001260  32E8               	rrcf	wreg,f,c
  4782   001262  0B07               	andlw	7
  4783   001264  6E6A               	movwf	??_gpio_pin_direction_intialize^0,c
  4784   001266  0E08               	movlw	8
  4785   001268  606A               	cpfslt	??_gpio_pin_direction_intialize^0,c
  4786   00126A  EF39  F009         	goto	u3191
  4787   00126E  EF3B  F009         	goto	u3190
  4788   001272                     u3191:
  4789   001272  EF49  F009         	goto	l503
  4790   001276                     u3190:
  4791   001276  5069               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  4792   001278  6ED9               	movwf	fsr2l,c
  4793   00127A  6ADA               	clrf	fsr2h,c
  4794   00127C  50DF               	movf	223,w,c
  4795   00127E  0B07               	andlw	7
  4796   001280  6E6A               	movwf	??_gpio_pin_direction_intialize^0,c
  4797   001282  0E04               	movlw	4
  4798   001284  646A               	cpfsgt	??_gpio_pin_direction_intialize^0,c
  4799   001286  EF47  F009         	goto	u3201
  4800   00128A  EF49  F009         	goto	u3200
  4801   00128E                     u3201:
  4802   00128E  EF9F  F009         	goto	l4420
  4803   001292                     u3200:
  4804   001292                     l503:
  4805                           
  4806                           ;MCAL_Layer/GPIO/hal_gpio.c: 24:             _pin_config->port > 5 - 1) {;MCAL_Layer/GPI
      +                          O/hal_gpio.c: 25:         ret = (Std_RetuenType)0x00;
  4807   001292  6A6F               	clrf	gpio_pin_direction_intialize@ret^0,c
  4808                           
  4809                           ;MCAL_Layer/GPIO/hal_gpio.c: 26:     } else {
  4810   001294  EFB5  F009         	goto	l4422
  4811   001298                     l4416:
  4812                           
  4813                           ;MCAL_Layer/GPIO/hal_gpio.c: 30:                 ((*tris_register[_pin_config->port]) &=
      +                           ~((uint8)0x01 << (_pin_config->pin)));
  4814   001298  5069               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  4815   00129A  6ED9               	movwf	fsr2l,c
  4816   00129C  6ADA               	clrf	fsr2h,c
  4817   00129E  30DF               	rrcf	223,w,c
  4818   0012A0  32E8               	rrcf	wreg,f,c
  4819   0012A2  32E8               	rrcf	wreg,f,c
  4820   0012A4  0B07               	andlw	7
  4821   0012A6  6E6A               	movwf	??_gpio_pin_direction_intialize^0,c
  4822   0012A8  0E01               	movlw	1
  4823   0012AA  6E6B               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
  4824   0012AC  2A6A               	incf	??_gpio_pin_direction_intialize^0,f,c
  4825   0012AE  EF5B  F009         	goto	u3214
  4826   0012B2                     u3215:
  4827   0012B2  90D8               	bcf	status,0,c
  4828   0012B4  366B               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
  4829   0012B6                     u3214:
  4830   0012B6  2E6A               	decfsz	??_gpio_pin_direction_intialize^0,f,c
  4831   0012B8  EF59  F009         	goto	u3215
  4832   0012BC  506B               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
  4833   0012BE  0AFF               	xorlw	255
  4834   0012C0  6E6C               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
  4835   0012C2  5069               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  4836   0012C4  6ED9               	movwf	fsr2l,c
  4837   0012C6  6ADA               	clrf	fsr2h,c
  4838   0012C8  50DF               	movf	223,w,c
  4839   0012CA  0B07               	andlw	7
  4840   0012CC  0D02               	mullw	2
  4841   0012CE  50F3               	movf	243,w,c
  4842   0012D0  0F0B               	addlw	low _tris_register
  4843   0012D2  6ED9               	movwf	fsr2l,c
  4844   0012D4  6ADA               	clrf	fsr2h,c
  4845   0012D6  CFDE F06D          	movff	postinc2,??_gpio_pin_direction_intialize+3
  4846   0012DA  CFDD F06E          	movff	postdec2,??_gpio_pin_direction_intialize+4
  4847   0012DE  C06D  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
  4848   0012E2  C06E  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
  4849   0012E6  506C               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
  4850   0012E8  16DF               	andwf	indf2,f,c
  4851                           
  4852                           ;MCAL_Layer/GPIO/hal_gpio.c: 31:                 break;
  4853   0012EA  EFB5  F009         	goto	l4422
  4854   0012EE                     l4418:
  4855                           
  4856                           ;MCAL_Layer/GPIO/hal_gpio.c: 34:                 ((*tris_register[_pin_config->port]) |=
      +                           ((uint8)0x01 << (_pin_config->pin)));
  4857   0012EE  5069               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  4858   0012F0  6ED9               	movwf	fsr2l,c
  4859   0012F2  6ADA               	clrf	fsr2h,c
  4860   0012F4  30DF               	rrcf	223,w,c
  4861   0012F6  32E8               	rrcf	wreg,f,c
  4862   0012F8  32E8               	rrcf	wreg,f,c
  4863   0012FA  0B07               	andlw	7
  4864   0012FC  6E6A               	movwf	??_gpio_pin_direction_intialize^0,c
  4865   0012FE  0E01               	movlw	1
  4866   001300  6E6B               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
  4867   001302  2A6A               	incf	??_gpio_pin_direction_intialize^0,f,c
  4868   001304  EF86  F009         	goto	u3224
  4869   001308                     u3225:
  4870   001308  90D8               	bcf	status,0,c
  4871   00130A  366B               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
  4872   00130C                     u3224:
  4873   00130C  2E6A               	decfsz	??_gpio_pin_direction_intialize^0,f,c
  4874   00130E  EF84  F009         	goto	u3225
  4875   001312  5069               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  4876   001314  6ED9               	movwf	fsr2l,c
  4877   001316  6ADA               	clrf	fsr2h,c
  4878   001318  50DF               	movf	223,w,c
  4879   00131A  0B07               	andlw	7
  4880   00131C  0D02               	mullw	2
  4881   00131E  50F3               	movf	243,w,c
  4882   001320  0F0B               	addlw	low _tris_register
  4883   001322  6ED9               	movwf	fsr2l,c
  4884   001324  6ADA               	clrf	fsr2h,c
  4885   001326  CFDE F06C          	movff	postinc2,??_gpio_pin_direction_intialize+2
  4886   00132A  CFDD F06D          	movff	postdec2,??_gpio_pin_direction_intialize+3
  4887   00132E  C06C  FFD9         	movff	??_gpio_pin_direction_intialize+2,fsr2l
  4888   001332  C06D  FFDA         	movff	??_gpio_pin_direction_intialize+3,fsr2h
  4889   001336  506B               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
  4890   001338  12DF               	iorwf	indf2,f,c
  4891                           
  4892                           ;MCAL_Layer/GPIO/hal_gpio.c: 35:                 break;
  4893   00133A  EFB5  F009         	goto	l4422
  4894   00133E                     l4420:
  4895   00133E  5069               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
  4896   001340  6ED9               	movwf	fsr2l,c
  4897   001342  6ADA               	clrf	fsr2h,c
  4898   001344  BCDF               	btfsc	indf2,6,c
  4899   001346  EFA7  F009         	goto	u3231
  4900   00134A  EFAA  F009         	goto	u3230
  4901   00134E                     u3231:
  4902   00134E  0E01               	movlw	1
  4903   001350  EFAB  F009         	goto	u3236
  4904   001354                     u3230:
  4905   001354  0E00               	movlw	0
  4906   001356                     u3236:
  4907                           
  4908                           ; Switch size 1, requested type "simple"
  4909                           ; Number of cases is 2, Range of values is 0 to 1
  4910                           ; switch strategies available:
  4911                           ; Name         Instructions Cycles
  4912                           ; simple_byte            7     4 (average)
  4913                           ;	Chosen strategy is simple_byte
  4914   001356  0A00               	xorlw	0	; case 0
  4915   001358  B4D8               	btfsc	status,2,c
  4916   00135A  EF4C  F009         	goto	l4416
  4917   00135E  0A01               	xorlw	1	; case 1
  4918   001360  B4D8               	btfsc	status,2,c
  4919   001362  EF77  F009         	goto	l4418
  4920   001366  EF49  F009         	goto	l503
  4921   00136A                     l4422:
  4922                           
  4923                           ;MCAL_Layer/GPIO/hal_gpio.c: 42:     return ret;
  4924   00136A  506F               	movf	gpio_pin_direction_intialize@ret^0,w,c
  4925   00136C  0012               	return		;funcret
  4926   00136E                     __end_of_gpio_pin_direction_intialize:
  4927                           	callstack 0
  4928                           
  4929 ;; *************** function _InterruptManaerHigh *****************
  4930 ;; Defined at:
  4931 ;;		line 50 in file "MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c"
  4932 ;; Parameters:    Size  Location     Type
  4933 ;;		None
  4934 ;; Auto vars:     Size  Location     Type
  4935 ;;		None
  4936 ;; Return value:  Size  Location     Type
  4937 ;;                  1    wreg      void 
  4938 ;; Registers used:
  4939 ;;		wreg, fsr2l, fsr2h, status,2, status,0, pcl, pclath, pclatu, tosl, prodl, prodh, cstack
  4940 ;; Tracked objects:
  4941 ;;		On entry : 0/0
  4942 ;;		On exit  : 0/0
  4943 ;;		Unchanged: 0/0
  4944 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  4945 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4946 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4947 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4948 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  4949 ;;Total ram usage:        6 bytes
  4950 ;; Hardware stack levels used: 1
  4951 ;; Hardware stack levels required when called: 2
  4952 ;; This function calls:
  4953 ;;		_ADC_ISR
  4954 ;;		_EEPROM_ISR
  4955 ;;		_IN0_ISR
  4956 ;;		_RB4_F_ISR
  4957 ;;		_RB4_R_ISR
  4958 ;;		_RB5_F_ISR
  4959 ;;		_RB5_R_ISR
  4960 ;;		_RB6_F_ISR
  4961 ;;		_RB6_R_ISR
  4962 ;;		_TIMER0_ISR
  4963 ;; This function is called by:
  4964 ;;		Interrupt level 2
  4965 ;; This function uses a non-reentrant model
  4966 ;;
  4967                           
  4968                           	psect	intcode
  4969   000008                     __pintcode:
  4970                           	callstack 0
  4971   000008                     _InterruptManaerHigh:
  4972                           	callstack 23
  4973                           
  4974                           ;incstack = 0
  4975   000008  8272               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
  4976   00000A  ED03  F008         	call	int_func,f	;refresh shadow registers
  4977                           
  4978                           	psect	intcode_body
  4979   001006                     __pintcode_body:
  4980                           	callstack 23
  4981   001006                     int_func:
  4982                           	callstack 23
  4983   001006  0006               	pop		; remove dummy address from shadow register refresh
  4984   001008  CFFA F063          	movff	pclath,??_InterruptManaerHigh
  4985   00100C  CFFB F064          	movff	pclatu,??_InterruptManaerHigh+1
  4986   001010  CFD9 F065          	movff	fsr2l,??_InterruptManaerHigh+2
  4987   001014  CFDA F066          	movff	fsr2h,??_InterruptManaerHigh+3
  4988   001018  CFF3 F067          	movff	prodl,??_InterruptManaerHigh+4
  4989   00101C  CFF4 F068          	movff	prodh,??_InterruptManaerHigh+5
  4990   001020                     
  4991                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 55: if((INTCONbits.INT0E == 0x01) && (IN
      +                          TCONbits.INT0F == 0x01) ){
  4992   001020  A8F2               	btfss	242,4,c	;volatile
  4993   001022  EF15  F008         	goto	i2u283_41
  4994   001026  EF17  F008         	goto	i2u283_40
  4995   00102A                     i2u283_41:
  4996   00102A  EF20  F008         	goto	i2l4286
  4997   00102E                     i2u283_40:
  4998   00102E  A2F2               	btfss	242,1,c	;volatile
  4999   001030  EF1C  F008         	goto	i2u284_41
  5000   001034  EF1E  F008         	goto	i2u284_40
  5001   001038                     i2u284_41:
  5002   001038  EF20  F008         	goto	i2l4286
  5003   00103C                     i2u284_40:
  5004   00103C                     
  5005                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 56:  IN0_ISR();
  5006   00103C  EC13  F00D         	call	_IN0_ISR	;wreg free
  5007   001040                     i2l4286:
  5008                           
  5009                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 73: if((INTCONbits.RBIE == 0x01) && (INT
      +                          CONbits.RBIF == 0x01) && (PORTBbits.RB4 == RISSING_EDGE) && (RBflags[(4 -4)] == FLAG_HIG
      +                          H)){
  5010   001040  A6F2               	btfss	242,3,c	;volatile
  5011   001042  EF25  F008         	goto	i2u285_41
  5012   001046  EF27  F008         	goto	i2u285_40
  5013   00104A                     i2u285_41:
  5014   00104A  EF40  F008         	goto	i2l4298
  5015   00104E                     i2u285_40:
  5016   00104E  A0F2               	btfss	242,0,c	;volatile
  5017   001050  EF2C  F008         	goto	i2u286_41
  5018   001054  EF2E  F008         	goto	i2u286_40
  5019   001058                     i2u286_41:
  5020   001058  EF40  F008         	goto	i2l4298
  5021   00105C                     i2u286_40:
  5022   00105C  A881               	btfss	129,4,c	;volatile
  5023   00105E  EF33  F008         	goto	i2u287_41
  5024   001062  EF35  F008         	goto	i2u287_40
  5025   001066                     i2u287_41:
  5026   001066  EF40  F008         	goto	i2l4298
  5027   00106A                     i2u287_40:
  5028   00106A  0421               	decf	_RBflags^0,w,c	;volatile
  5029   00106C  A4D8               	btfss	status,2,c
  5030   00106E  EF3B  F008         	goto	i2u288_41
  5031   001072  EF3D  F008         	goto	i2u288_40
  5032   001076                     i2u288_41:
  5033   001076  EF40  F008         	goto	i2l4298
  5034   00107A                     i2u288_40:
  5035   00107A                     
  5036                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 74: RBflags[(4 -4)] = FLAG_LOW;
  5037   00107A  6A21               	clrf	_RBflags^0,c	;volatile
  5038   00107C                     
  5039                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 75: RB4_R_ISR();
  5040   00107C  EC0F  F00D         	call	_RB4_R_ISR	;wreg free
  5041   001080                     i2l4298:
  5042                           
  5043                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 78: if((INTCONbits.RBIE == 0x01) && (INT
      +                          CONbits.RBIF == 0x01) && (PORTBbits.RB4 == FALLING_EDGE) && (RBflags[(4 -4)] == FLAG_LOW
      +                          ) ){
  5044   001080  A6F2               	btfss	242,3,c	;volatile
  5045   001082  EF45  F008         	goto	i2u289_41
  5046   001086  EF47  F008         	goto	i2u289_40
  5047   00108A                     i2u289_41:
  5048   00108A  EF61  F008         	goto	i2l4310
  5049   00108E                     i2u289_40:
  5050   00108E  A0F2               	btfss	242,0,c	;volatile
  5051   001090  EF4C  F008         	goto	i2u290_41
  5052   001094  EF4E  F008         	goto	i2u290_40
  5053   001098                     i2u290_41:
  5054   001098  EF61  F008         	goto	i2l4310
  5055   00109C                     i2u290_40:
  5056   00109C  B881               	btfsc	129,4,c	;volatile
  5057   00109E  EF53  F008         	goto	i2u291_41
  5058   0010A2  EF55  F008         	goto	i2u291_40
  5059   0010A6                     i2u291_41:
  5060   0010A6  EF61  F008         	goto	i2l4310
  5061   0010AA                     i2u291_40:
  5062   0010AA  5021               	movf	_RBflags^0,w,c	;volatile
  5063   0010AC  A4D8               	btfss	status,2,c
  5064   0010AE  EF5B  F008         	goto	i2u292_41
  5065   0010B2  EF5D  F008         	goto	i2u292_40
  5066   0010B6                     i2u292_41:
  5067   0010B6  EF61  F008         	goto	i2l4310
  5068   0010BA                     i2u292_40:
  5069   0010BA                     
  5070                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 79: RBflags[(4 -4)] = FLAG_HIGH;
  5071   0010BA  0E01               	movlw	1
  5072   0010BC  6E21               	movwf	_RBflags^0,c	;volatile
  5073   0010BE                     
  5074                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 80: RB4_F_ISR();
  5075   0010BE  EC11  F00D         	call	_RB4_F_ISR	;wreg free
  5076   0010C2                     i2l4310:
  5077                           
  5078                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 85: if((INTCONbits.RBIE == 0x01) && (INT
      +                          CONbits.RBIF == 0x01) && (PORTBbits.RB5 == RISSING_EDGE) && (RBflags[(5 -4)] == FLAG_HIG
      +                          H)){
  5079   0010C2  A6F2               	btfss	242,3,c	;volatile
  5080   0010C4  EF66  F008         	goto	i2u293_41
  5081   0010C8  EF68  F008         	goto	i2u293_40
  5082   0010CC                     i2u293_41:
  5083   0010CC  EF81  F008         	goto	i2l4322
  5084   0010D0                     i2u293_40:
  5085   0010D0  A0F2               	btfss	242,0,c	;volatile
  5086   0010D2  EF6D  F008         	goto	i2u294_41
  5087   0010D6  EF6F  F008         	goto	i2u294_40
  5088   0010DA                     i2u294_41:
  5089   0010DA  EF81  F008         	goto	i2l4322
  5090   0010DE                     i2u294_40:
  5091   0010DE  AA81               	btfss	129,5,c	;volatile
  5092   0010E0  EF74  F008         	goto	i2u295_41
  5093   0010E4  EF76  F008         	goto	i2u295_40
  5094   0010E8                     i2u295_41:
  5095   0010E8  EF81  F008         	goto	i2l4322
  5096   0010EC                     i2u295_40:
  5097   0010EC  0422               	decf	(_RBflags+1)^0,w,c	;volatile
  5098   0010EE  A4D8               	btfss	status,2,c
  5099   0010F0  EF7C  F008         	goto	i2u296_41
  5100   0010F4  EF7E  F008         	goto	i2u296_40
  5101   0010F8                     i2u296_41:
  5102   0010F8  EF81  F008         	goto	i2l4322
  5103   0010FC                     i2u296_40:
  5104   0010FC                     
  5105                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 86: RBflags[(5 -4)] = FLAG_LOW;
  5106   0010FC  6A22               	clrf	(_RBflags+1)^0,c	;volatile
  5107   0010FE                     
  5108                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 87: RB5_R_ISR();
  5109   0010FE  EC0B  F00D         	call	_RB5_R_ISR	;wreg free
  5110   001102                     i2l4322:
  5111                           
  5112                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 90: if((INTCONbits.RBIE == 0x01) && (INT
      +                          CONbits.RBIF == 0x01) && (PORTBbits.RB5 == FALLING_EDGE)&& (RBflags[(5 -4)] == FLAG_LOW)
      +                          ){
  5113   001102  A6F2               	btfss	242,3,c	;volatile
  5114   001104  EF86  F008         	goto	i2u297_41
  5115   001108  EF88  F008         	goto	i2u297_40
  5116   00110C                     i2u297_41:
  5117   00110C  EFA2  F008         	goto	i2l4334
  5118   001110                     i2u297_40:
  5119   001110  A0F2               	btfss	242,0,c	;volatile
  5120   001112  EF8D  F008         	goto	i2u298_41
  5121   001116  EF8F  F008         	goto	i2u298_40
  5122   00111A                     i2u298_41:
  5123   00111A  EFA2  F008         	goto	i2l4334
  5124   00111E                     i2u298_40:
  5125   00111E  BA81               	btfsc	129,5,c	;volatile
  5126   001120  EF94  F008         	goto	i2u299_41
  5127   001124  EF96  F008         	goto	i2u299_40
  5128   001128                     i2u299_41:
  5129   001128  EFA2  F008         	goto	i2l4334
  5130   00112C                     i2u299_40:
  5131   00112C  5022               	movf	(_RBflags+1)^0,w,c	;volatile
  5132   00112E  A4D8               	btfss	status,2,c
  5133   001130  EF9C  F008         	goto	i2u300_41
  5134   001134  EF9E  F008         	goto	i2u300_40
  5135   001138                     i2u300_41:
  5136   001138  EFA2  F008         	goto	i2l4334
  5137   00113C                     i2u300_40:
  5138   00113C                     
  5139                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 91: RBflags[(5 -4)] = FLAG_HIGH;
  5140   00113C  0E01               	movlw	1
  5141   00113E  6E22               	movwf	(_RBflags+1)^0,c	;volatile
  5142   001140                     
  5143                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 92: RB5_F_ISR();
  5144   001140  EC0D  F00D         	call	_RB5_F_ISR	;wreg free
  5145   001144                     i2l4334:
  5146                           
  5147                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 97: if((INTCONbits.RBIE == 0x01) && (INT
      +                          CONbits.RBIF == 0x01) && (PORTBbits.RB6 == RISSING_EDGE) && (RBflags[(6 -4)] == FLAG_HIG
      +                          H)){
  5148   001144  A6F2               	btfss	242,3,c	;volatile
  5149   001146  EFA7  F008         	goto	i2u301_41
  5150   00114A  EFA9  F008         	goto	i2u301_40
  5151   00114E                     i2u301_41:
  5152   00114E  EFC2  F008         	goto	i2l4346
  5153   001152                     i2u301_40:
  5154   001152  A0F2               	btfss	242,0,c	;volatile
  5155   001154  EFAE  F008         	goto	i2u302_41
  5156   001158  EFB0  F008         	goto	i2u302_40
  5157   00115C                     i2u302_41:
  5158   00115C  EFC2  F008         	goto	i2l4346
  5159   001160                     i2u302_40:
  5160   001160  AC81               	btfss	129,6,c	;volatile
  5161   001162  EFB5  F008         	goto	i2u303_41
  5162   001166  EFB7  F008         	goto	i2u303_40
  5163   00116A                     i2u303_41:
  5164   00116A  EFC2  F008         	goto	i2l4346
  5165   00116E                     i2u303_40:
  5166   00116E  0423               	decf	(_RBflags+2)^0,w,c	;volatile
  5167   001170  A4D8               	btfss	status,2,c
  5168   001172  EFBD  F008         	goto	i2u304_41
  5169   001176  EFBF  F008         	goto	i2u304_40
  5170   00117A                     i2u304_41:
  5171   00117A  EFC2  F008         	goto	i2l4346
  5172   00117E                     i2u304_40:
  5173   00117E                     
  5174                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 98: RBflags[(6 -4)] = FLAG_LOW;
  5175   00117E  6A23               	clrf	(_RBflags+2)^0,c	;volatile
  5176   001180                     
  5177                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 99: RB6_R_ISR();
  5178   001180  EC07  F00D         	call	_RB6_R_ISR	;wreg free
  5179   001184                     i2l4346:
  5180                           
  5181                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 102: if((INTCONbits.RBIE == 0x01) && (IN
      +                          TCONbits.RBIF == 0x01) && (PORTBbits.RB6 == FALLING_EDGE) && (RBflags[(6 -4)] == FLAG_LO
      +                          W) ){
  5182   001184  A6F2               	btfss	242,3,c	;volatile
  5183   001186  EFC7  F008         	goto	i2u305_41
  5184   00118A  EFC9  F008         	goto	i2u305_40
  5185   00118E                     i2u305_41:
  5186   00118E  EFE3  F008         	goto	i2l4358
  5187   001192                     i2u305_40:
  5188   001192  A0F2               	btfss	242,0,c	;volatile
  5189   001194  EFCE  F008         	goto	i2u306_41
  5190   001198  EFD0  F008         	goto	i2u306_40
  5191   00119C                     i2u306_41:
  5192   00119C  EFE3  F008         	goto	i2l4358
  5193   0011A0                     i2u306_40:
  5194   0011A0  BC81               	btfsc	129,6,c	;volatile
  5195   0011A2  EFD5  F008         	goto	i2u307_41
  5196   0011A6  EFD7  F008         	goto	i2u307_40
  5197   0011AA                     i2u307_41:
  5198   0011AA  EFE3  F008         	goto	i2l4358
  5199   0011AE                     i2u307_40:
  5200   0011AE  5023               	movf	(_RBflags+2)^0,w,c	;volatile
  5201   0011B0  A4D8               	btfss	status,2,c
  5202   0011B2  EFDD  F008         	goto	i2u308_41
  5203   0011B6  EFDF  F008         	goto	i2u308_40
  5204   0011BA                     i2u308_41:
  5205   0011BA  EFE3  F008         	goto	i2l4358
  5206   0011BE                     i2u308_40:
  5207   0011BE                     
  5208                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 103: RBflags[(6 -4)] = FLAG_HIGH;
  5209   0011BE  0E01               	movlw	1
  5210   0011C0  6E23               	movwf	(_RBflags+2)^0,c	;volatile
  5211   0011C2                     
  5212                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 104: RB6_F_ISR();
  5213   0011C2  EC09  F00D         	call	_RB6_F_ISR	;wreg free
  5214   0011C6                     i2l4358:
  5215                           
  5216                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 122:  if(((PIR2bits.EEIF) == 0x01) && ((
      +                          PIE2bits.EEIE) == 0x01)){
  5217   0011C6  A8A1               	btfss	161,4,c	;volatile
  5218   0011C8  EFE8  F008         	goto	i2u309_41
  5219   0011CC  EFEA  F008         	goto	i2u309_40
  5220   0011D0                     i2u309_41:
  5221   0011D0  EFF3  F008         	goto	i2l4364
  5222   0011D4                     i2u309_40:
  5223   0011D4  A8A0               	btfss	160,4,c	;volatile
  5224   0011D6  EFEF  F008         	goto	i2u310_41
  5225   0011DA  EFF1  F008         	goto	i2u310_40
  5226   0011DE                     i2u310_41:
  5227   0011DE  EFF3  F008         	goto	i2l4364
  5228   0011E2                     i2u310_40:
  5229   0011E2                     
  5230                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 123:     EEPROM_ISR();
  5231   0011E2  ECF0  F00C         	call	_EEPROM_ISR	;wreg free
  5232   0011E6                     i2l4364:
  5233                           
  5234                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 128:  if(((PIR1bits.ADIF) == 0x01) && ((
      +                          PIE1bits.ADIE) == 0x01)){
  5235   0011E6  AC9E               	btfss	158,6,c	;volatile
  5236   0011E8  EFF8  F008         	goto	i2u311_41
  5237   0011EC  EFFA  F008         	goto	i2u311_40
  5238   0011F0                     i2u311_41:
  5239   0011F0  EF03  F009         	goto	i2l4370
  5240   0011F4                     i2u311_40:
  5241   0011F4  AC9D               	btfss	157,6,c	;volatile
  5242   0011F6  EFFF  F008         	goto	i2u312_41
  5243   0011FA  EF01  F009         	goto	i2u312_40
  5244   0011FE                     i2u312_41:
  5245   0011FE  EF03  F009         	goto	i2l4370
  5246   001202                     i2u312_40:
  5247   001202                     
  5248                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 129:     ADC_ISR();
  5249   001202  ECF6  F00C         	call	_ADC_ISR	;wreg free
  5250   001206                     i2l4370:
  5251                           
  5252                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 134:  if(((INTCONbits.TMR0IF) == 0x01) &
      +                          & ((INTCONbits.TMR0IE) == 0x01)){
  5253   001206  A4F2               	btfss	242,2,c	;volatile
  5254   001208  EF08  F009         	goto	i2u313_41
  5255   00120C  EF0A  F009         	goto	i2u313_40
  5256   001210                     i2u313_41:
  5257   001210  EF13  F009         	goto	i2l845
  5258   001214                     i2u313_40:
  5259   001214  AAF2               	btfss	242,5,c	;volatile
  5260   001216  EF0F  F009         	goto	i2u314_41
  5261   00121A  EF11  F009         	goto	i2u314_40
  5262   00121E                     i2u314_41:
  5263   00121E  EF13  F009         	goto	i2l845
  5264   001222                     i2u314_40:
  5265   001222                     
  5266                           ;MCAL_Layer/INTERRUPT/mcal_interrupt_manager.c: 135:    TIMER0_ISR();
  5267   001222  EC73  F00C         	call	_TIMER0_ISR	;wreg free
  5268   001226                     i2l845:
  5269   001226  C068  FFF4         	movff	??_InterruptManaerHigh+5,prodh
  5270   00122A  C067  FFF3         	movff	??_InterruptManaerHigh+4,prodl
  5271   00122E  C066  FFDA         	movff	??_InterruptManaerHigh+3,fsr2h
  5272   001232  C065  FFD9         	movff	??_InterruptManaerHigh+2,fsr2l
  5273   001236  C064  FFFB         	movff	??_InterruptManaerHigh+1,pclatu
  5274   00123A  C063  FFFA         	movff	??_InterruptManaerHigh,pclath
  5275   00123E  9272               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
  5276   001240  0011               	retfie		f
  5277   001242                     __end_of_InterruptManaerHigh:
  5278                           	callstack 0
  5279                           
  5280 ;; *************** function _TIMER0_ISR *****************
  5281 ;; Defined at:
  5282 ;;		line 151 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  5283 ;; Parameters:    Size  Location     Type
  5284 ;;		None
  5285 ;; Auto vars:     Size  Location     Type
  5286 ;;		None
  5287 ;; Return value:  Size  Location     Type
  5288 ;;                  1    wreg      void 
  5289 ;; Registers used:
  5290 ;;		wreg, fsr2l, fsr2h, status,2, status,0, pcl, pclath, pclatu, tosl, prodl, prodh, cstack
  5291 ;; Tracked objects:
  5292 ;;		On entry : 0/0
  5293 ;;		On exit  : 0/0
  5294 ;;		Unchanged: 0/0
  5295 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5296 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5297 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5298 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5299 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5300 ;;Total ram usage:        0 bytes
  5301 ;; Hardware stack levels used: 1
  5302 ;; Hardware stack levels required when called: 1
  5303 ;; This function calls:
  5304 ;;		NULL
  5305 ;;		_my_tt
  5306 ;;		i2_Module_INTERRUPT_ClEAR_FLAG
  5307 ;;		i2_hal_timer0_write_value
  5308 ;; This function is called by:
  5309 ;;		_InterruptManaerHigh
  5310 ;; This function uses a non-reentrant model
  5311 ;;
  5312                           
  5313                           	psect	text21
  5314   0018E6                     __ptext21:
  5315                           	callstack 0
  5316   0018E6                     _TIMER0_ISR:
  5317                           	callstack 23
  5318   0018E6                     
  5319                           ;MCAL_Layer/TIMER0/hal_timer0.c: 152:     Module_INTERRUPT_ClEAR_FLAG(0x02,0X02);
  5320   0018E6  0E02               	movlw	2
  5321   0018E8  6E5C               	movwf	i2Module_INTERRUPT_ClEAR_FLAG@bit_pos^0,c
  5322   0018EA  0E02               	movlw	2
  5323   0018EC  ECFC  F00B         	call	i2_Module_INTERRUPT_ClEAR_FLAG
  5324   0018F0                     
  5325                           ;MCAL_Layer/TIMER0/hal_timer0.c: 153:     hal_timer0_write_value(PreLoaded_Value);
  5326   0018F0  C038  F05C         	movff	_PreLoaded_Value,i2hal_timer0_write_value@Value	;volatile
  5327   0018F4  C039  F05D         	movff	_PreLoaded_Value+1,i2hal_timer0_write_value@Value+1	;volatile
  5328   0018F8  ECFC  F00C         	call	i2_hal_timer0_write_value	;wreg free
  5329   0018FC                     
  5330                           ;MCAL_Layer/TIMER0/hal_timer0.c: 154:     timer0_interupt_handler();
  5331   0018FC  D802               	call	i2u225_48
  5332   0018FE  EF8A  F00C         	goto	i2u225_49
  5333   001902                     i2u225_48:
  5334   001902  0005               	push	
  5335   001904  6EFA               	movwf	pclath,c
  5336   001906  503A               	movf	_timer0_interupt_handler^0,w,c
  5337   001908  6EFD               	movwf	tosl,c
  5338   00190A  503B               	movf	(_timer0_interupt_handler+1)^0,w,c
  5339   00190C  6EFE               	movwf	tosh,c
  5340   00190E  6AFF               	clrf	tosu,c
  5341   001910  50FA               	movf	pclath,w,c
  5342   001912  0012               	return		;indir
  5343   001914                     i2u225_49:
  5344   001914  0012               	return		;funcret
  5345   001916                     __end_of_TIMER0_ISR:
  5346                           	callstack 0
  5347                           
  5348 ;; *************** function i2_hal_timer0_write_value *****************
  5349 ;; Defined at:
  5350 ;;		line 139 in file "MCAL_Layer/TIMER0/hal_timer0.c"
  5351 ;; Parameters:    Size  Location     Type
  5352 ;;  Value           2    0[COMRAM] unsigned short 
  5353 ;; Auto vars:     Size  Location     Type
  5354 ;;		None
  5355 ;; Return value:  Size  Location     Type
  5356 ;;                  1    wreg      unsigned char 
  5357 ;; Registers used:
  5358 ;;		wreg, status,2
  5359 ;; Tracked objects:
  5360 ;;		On entry : 0/0
  5361 ;;		On exit  : 0/0
  5362 ;;		Unchanged: 0/0
  5363 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5364 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5365 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5366 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5367 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5368 ;;Total ram usage:        2 bytes
  5369 ;; Hardware stack levels used: 1
  5370 ;; This function calls:
  5371 ;;		Nothing
  5372 ;; This function is called by:
  5373 ;;		_TIMER0_ISR
  5374 ;; This function uses a non-reentrant model
  5375 ;;
  5376                           
  5377                           	psect	text22
  5378   0019F8                     __ptext22:
  5379                           	callstack 0
  5380   0019F8                     i2_hal_timer0_write_value:
  5381                           	callstack 23
  5382   0019F8                     
  5383                           ;MCAL_Layer/TIMER0/hal_timer0.c: 143:      (TMR0H) = (uint8)(Value>>8);
  5384   0019F8  505D               	movf	(i2hal_timer0_write_value@Value+1)^0,w,c
  5385   0019FA  6ED7               	movwf	215,c	;volatile
  5386   0019FC                     
  5387                           ;MCAL_Layer/TIMER0/hal_timer0.c: 144:      (TMR0L) = (uint8)Value;
  5388   0019FC  C05C  FFD6         	movff	i2hal_timer0_write_value@Value,4054	;volatile
  5389   001A00  0012               	return		;funcret
  5390   001A02                     __end_ofi2_hal_timer0_write_value:
  5391                           	callstack 0
  5392                           
  5393 ;; *************** function _my_tt *****************
  5394 ;; Defined at:
  5395 ;;		line 25 in file "app.c"
  5396 ;; Parameters:    Size  Location     Type
  5397 ;;		None
  5398 ;; Auto vars:     Size  Location     Type
  5399 ;;		None
  5400 ;; Return value:  Size  Location     Type
  5401 ;;                  1    wreg      void 
  5402 ;; Registers used:
  5403 ;;		None
  5404 ;; Tracked objects:
  5405 ;;		On entry : 0/0
  5406 ;;		On exit  : 0/0
  5407 ;;		Unchanged: 0/0
  5408 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5409 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5410 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5411 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5412 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5413 ;;Total ram usage:        0 bytes
  5414 ;; Hardware stack levels used: 1
  5415 ;; This function calls:
  5416 ;;		Nothing
  5417 ;; This function is called by:
  5418 ;;		_TIMER0_ISR
  5419 ;; This function uses a non-reentrant model
  5420 ;;
  5421                           
  5422                           	psect	text23
  5423   001A2A                     __ptext23:
  5424                           	callstack 0
  5425   001A2A                     _my_tt:
  5426                           	callstack 23
  5427   001A2A  0012               	return		;funcret
  5428   001A2C                     __end_of_my_tt:
  5429                           	callstack 0
  5430                           
  5431 ;; *************** function _RB6_R_ISR *****************
  5432 ;; Defined at:
  5433 ;;		line 422 in file "MCAL_Layer/INTERRUPT/mcal_external_interrupt.c"
  5434 ;; Parameters:    Size  Location     Type
  5435 ;;		None
  5436 ;; Auto vars:     Size  Location     Type
  5437 ;;		None
  5438 ;; Return value:  Size  Location     Type
  5439 ;;                  1    wreg      void 
  5440 ;; Registers used:
  5441 ;;		None
  5442 ;; Tracked objects:
  5443 ;;		On entry : 0/0
  5444 ;;		On exit  : 0/0
  5445 ;;		Unchanged: 0/0
  5446 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5447 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5448 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5449 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5450 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5451 ;;Total ram usage:        0 bytes
  5452 ;; Hardware stack levels used: 1
  5453 ;; This function calls:
  5454 ;;		Nothing
  5455 ;; This function is called by:
  5456 ;;		_InterruptManaerHigh
  5457 ;; This function uses a non-reentrant model
  5458 ;;
  5459                           
  5460                           	psect	text24
  5461   001A0E                     __ptext24:
  5462                           	callstack 0
  5463   001A0E                     _RB6_R_ISR:
  5464                           	callstack 24
  5465   001A0E                     
  5466                           ;MCAL_Layer/INTERRUPT/mcal_external_interrupt.c: 423:     (INTCONbits.RBIF = 0);
  5467   001A0E  90F2               	bcf	242,0,c	;volatile
  5468   001A10  0012               	return		;funcret
  5469   001A12                     __end_of_RB6_R_ISR:
  5470                           	callstack 0
  5471                           
  5472 ;; *************** function _RB6_F_ISR *****************
  5473 ;; Defined at:
  5474 ;;		line 429 in file "MCAL_Layer/INTERRUPT/mcal_external_interrupt.c"
  5475 ;; Parameters:    Size  Location     Type
  5476 ;;		None
  5477 ;; Auto vars:     Size  Location     Type
  5478 ;;		None
  5479 ;; Return value:  Size  Location     Type
  5480 ;;                  1    wreg      void 
  5481 ;; Registers used:
  5482 ;;		None
  5483 ;; Tracked objects:
  5484 ;;		On entry : 0/0
  5485 ;;		On exit  : 0/0
  5486 ;;		Unchanged: 0/0
  5487 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5488 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5489 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5490 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5491 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5492 ;;Total ram usage:        0 bytes
  5493 ;; Hardware stack levels used: 1
  5494 ;; This function calls:
  5495 ;;		Nothing
  5496 ;; This function is called by:
  5497 ;;		_InterruptManaerHigh
  5498 ;; This function uses a non-reentrant model
  5499 ;;
  5500                           
  5501                           	psect	text25
  5502   001A12                     __ptext25:
  5503                           	callstack 0
  5504   001A12                     _RB6_F_ISR:
  5505                           	callstack 24
  5506   001A12                     
  5507                           ;MCAL_Layer/INTERRUPT/mcal_external_interrupt.c: 430:     (INTCONbits.RBIF = 0);
  5508   001A12  90F2               	bcf	242,0,c	;volatile
  5509   001A14  0012               	return		;funcret
  5510   001A16                     __end_of_RB6_F_ISR:
  5511                           	callstack 0
  5512                           
  5513 ;; *************** function _RB5_R_ISR *****************
  5514 ;; Defined at:
  5515 ;;		line 404 in file "MCAL_Layer/INTERRUPT/mcal_external_interrupt.c"
  5516 ;; Parameters:    Size  Location     Type
  5517 ;;		None
  5518 ;; Auto vars:     Size  Location     Type
  5519 ;;		None
  5520 ;; Return value:  Size  Location     Type
  5521 ;;                  1    wreg      void 
  5522 ;; Registers used:
  5523 ;;		None
  5524 ;; Tracked objects:
  5525 ;;		On entry : 0/0
  5526 ;;		On exit  : 0/0
  5527 ;;		Unchanged: 0/0
  5528 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5529 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5530 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5531 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5532 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5533 ;;Total ram usage:        0 bytes
  5534 ;; Hardware stack levels used: 1
  5535 ;; This function calls:
  5536 ;;		Nothing
  5537 ;; This function is called by:
  5538 ;;		_InterruptManaerHigh
  5539 ;; This function uses a non-reentrant model
  5540 ;;
  5541                           
  5542                           	psect	text26
  5543   001A16                     __ptext26:
  5544                           	callstack 0
  5545   001A16                     _RB5_R_ISR:
  5546                           	callstack 24
  5547   001A16                     
  5548                           ;MCAL_Layer/INTERRUPT/mcal_external_interrupt.c: 405:     (INTCONbits.RBIF = 0);
  5549   001A16  90F2               	bcf	242,0,c	;volatile
  5550   001A18  0012               	return		;funcret
  5551   001A1A                     __end_of_RB5_R_ISR:
  5552                           	callstack 0
  5553                           
  5554 ;; *************** function _RB5_F_ISR *****************
  5555 ;; Defined at:
  5556 ;;		line 411 in file "MCAL_Layer/INTERRUPT/mcal_external_interrupt.c"
  5557 ;; Parameters:    Size  Location     Type
  5558 ;;		None
  5559 ;; Auto vars:     Size  Location     Type
  5560 ;;		None
  5561 ;; Return value:  Size  Location     Type
  5562 ;;                  1    wreg      void 
  5563 ;; Registers used:
  5564 ;;		None
  5565 ;; Tracked objects:
  5566 ;;		On entry : 0/0
  5567 ;;		On exit  : 0/0
  5568 ;;		Unchanged: 0/0
  5569 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5570 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5571 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5572 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5573 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5574 ;;Total ram usage:        0 bytes
  5575 ;; Hardware stack levels used: 1
  5576 ;; This function calls:
  5577 ;;		Nothing
  5578 ;; This function is called by:
  5579 ;;		_InterruptManaerHigh
  5580 ;; This function uses a non-reentrant model
  5581 ;;
  5582                           
  5583                           	psect	text27
  5584   001A1A                     __ptext27:
  5585                           	callstack 0
  5586   001A1A                     _RB5_F_ISR:
  5587                           	callstack 24
  5588   001A1A                     
  5589                           ;MCAL_Layer/INTERRUPT/mcal_external_interrupt.c: 412:     (INTCONbits.RBIF = 0);
  5590   001A1A  90F2               	bcf	242,0,c	;volatile
  5591   001A1C  0012               	return		;funcret
  5592   001A1E                     __end_of_RB5_F_ISR:
  5593                           	callstack 0
  5594                           
  5595 ;; *************** function _RB4_R_ISR *****************
  5596 ;; Defined at:
  5597 ;;		line 387 in file "MCAL_Layer/INTERRUPT/mcal_external_interrupt.c"
  5598 ;; Parameters:    Size  Location     Type
  5599 ;;		None
  5600 ;; Auto vars:     Size  Location     Type
  5601 ;;		None
  5602 ;; Return value:  Size  Location     Type
  5603 ;;                  1    wreg      void 
  5604 ;; Registers used:
  5605 ;;		None
  5606 ;; Tracked objects:
  5607 ;;		On entry : 0/0
  5608 ;;		On exit  : 0/0
  5609 ;;		Unchanged: 0/0
  5610 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5611 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5612 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5613 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5614 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5615 ;;Total ram usage:        0 bytes
  5616 ;; Hardware stack levels used: 1
  5617 ;; This function calls:
  5618 ;;		Nothing
  5619 ;; This function is called by:
  5620 ;;		_InterruptManaerHigh
  5621 ;; This function uses a non-reentrant model
  5622 ;;
  5623                           
  5624                           	psect	text28
  5625   001A1E                     __ptext28:
  5626                           	callstack 0
  5627   001A1E                     _RB4_R_ISR:
  5628                           	callstack 24
  5629   001A1E                     
  5630                           ;MCAL_Layer/INTERRUPT/mcal_external_interrupt.c: 388:     (INTCONbits.RBIF = 0);
  5631   001A1E  90F2               	bcf	242,0,c	;volatile
  5632   001A20  0012               	return		;funcret
  5633   001A22                     __end_of_RB4_R_ISR:
  5634                           	callstack 0
  5635                           
  5636 ;; *************** function _RB4_F_ISR *****************
  5637 ;; Defined at:
  5638 ;;		line 394 in file "MCAL_Layer/INTERRUPT/mcal_external_interrupt.c"
  5639 ;; Parameters:    Size  Location     Type
  5640 ;;		None
  5641 ;; Auto vars:     Size  Location     Type
  5642 ;;		None
  5643 ;; Return value:  Size  Location     Type
  5644 ;;                  1    wreg      void 
  5645 ;; Registers used:
  5646 ;;		None
  5647 ;; Tracked objects:
  5648 ;;		On entry : 0/0
  5649 ;;		On exit  : 0/0
  5650 ;;		Unchanged: 0/0
  5651 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5652 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5653 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5654 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5655 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5656 ;;Total ram usage:        0 bytes
  5657 ;; Hardware stack levels used: 1
  5658 ;; This function calls:
  5659 ;;		Nothing
  5660 ;; This function is called by:
  5661 ;;		_InterruptManaerHigh
  5662 ;; This function uses a non-reentrant model
  5663 ;;
  5664                           
  5665                           	psect	text29
  5666   001A22                     __ptext29:
  5667                           	callstack 0
  5668   001A22                     _RB4_F_ISR:
  5669                           	callstack 24
  5670   001A22                     
  5671                           ;MCAL_Layer/INTERRUPT/mcal_external_interrupt.c: 395:     (INTCONbits.RBIF = 0);
  5672   001A22  90F2               	bcf	242,0,c	;volatile
  5673   001A24  0012               	return		;funcret
  5674   001A26                     __end_of_RB4_F_ISR:
  5675                           	callstack 0
  5676                           
  5677 ;; *************** function _IN0_ISR *****************
  5678 ;; Defined at:
  5679 ;;		line 355 in file "MCAL_Layer/INTERRUPT/mcal_external_interrupt.c"
  5680 ;; Parameters:    Size  Location     Type
  5681 ;;		None
  5682 ;; Auto vars:     Size  Location     Type
  5683 ;;		None
  5684 ;; Return value:  Size  Location     Type
  5685 ;;                  1    wreg      void 
  5686 ;; Registers used:
  5687 ;;		None
  5688 ;; Tracked objects:
  5689 ;;		On entry : 0/0
  5690 ;;		On exit  : 0/0
  5691 ;;		Unchanged: 0/0
  5692 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5693 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5694 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5695 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5696 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5697 ;;Total ram usage:        0 bytes
  5698 ;; Hardware stack levels used: 1
  5699 ;; This function calls:
  5700 ;;		Nothing
  5701 ;; This function is called by:
  5702 ;;		_InterruptManaerHigh
  5703 ;; This function uses a non-reentrant model
  5704 ;;
  5705                           
  5706                           	psect	text30
  5707   001A26                     __ptext30:
  5708                           	callstack 0
  5709   001A26                     _IN0_ISR:
  5710                           	callstack 24
  5711   001A26                     
  5712                           ;MCAL_Layer/INTERRUPT/mcal_external_interrupt.c: 356:     (INTCONbits.INT0F = 0);
  5713   001A26  92F2               	bcf	242,1,c	;volatile
  5714   001A28  0012               	return		;funcret
  5715   001A2A                     __end_of_IN0_ISR:
  5716                           	callstack 0
  5717                           
  5718 ;; *************** function _EEPROM_ISR *****************
  5719 ;; Defined at:
  5720 ;;		line 152 in file "MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c"
  5721 ;; Parameters:    Size  Location     Type
  5722 ;;		None
  5723 ;; Auto vars:     Size  Location     Type
  5724 ;;		None
  5725 ;; Return value:  Size  Location     Type
  5726 ;;                  1    wreg      void 
  5727 ;; Registers used:
  5728 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  5729 ;; Tracked objects:
  5730 ;;		On entry : 0/0
  5731 ;;		On exit  : 0/0
  5732 ;;		Unchanged: 0/0
  5733 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5734 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5735 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5736 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5737 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5738 ;;Total ram usage:        0 bytes
  5739 ;; Hardware stack levels used: 1
  5740 ;; Hardware stack levels required when called: 1
  5741 ;; This function calls:
  5742 ;;		i2_Module_INTERRUPT_ClEAR_FLAG
  5743 ;; This function is called by:
  5744 ;;		_InterruptManaerHigh
  5745 ;; This function uses a non-reentrant model
  5746 ;;
  5747                           
  5748                           	psect	text31
  5749   0019E0                     __ptext31:
  5750                           	callstack 0
  5751   0019E0                     _EEPROM_ISR:
  5752                           	callstack 23
  5753   0019E0                     
  5754                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 154:    EEPROM_InterruptHandler();
  5755   0019E0  0E04               	movlw	4
  5756   0019E2  6E5C               	movwf	i2Module_INTERRUPT_ClEAR_FLAG@bit_pos^0,c
  5757   0019E4  0E00               	movlw	0
  5758   0019E6  ECFC  F00B         	call	i2_Module_INTERRUPT_ClEAR_FLAG
  5759   0019EA  0012               	return		;funcret
  5760   0019EC                     __end_of_EEPROM_ISR:
  5761                           	callstack 0
  5762                           
  5763 ;; *************** function _ADC_ISR *****************
  5764 ;; Defined at:
  5765 ;;		line 187 in file "MCAL_Layer/ADC/hal_adc.c"
  5766 ;; Parameters:    Size  Location     Type
  5767 ;;		None
  5768 ;; Auto vars:     Size  Location     Type
  5769 ;;		None
  5770 ;; Return value:  Size  Location     Type
  5771 ;;                  1    wreg      void 
  5772 ;; Registers used:
  5773 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  5774 ;; Tracked objects:
  5775 ;;		On entry : 0/0
  5776 ;;		On exit  : 0/0
  5777 ;;		Unchanged: 0/0
  5778 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5779 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5780 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5781 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5782 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5783 ;;Total ram usage:        0 bytes
  5784 ;; Hardware stack levels used: 1
  5785 ;; Hardware stack levels required when called: 1
  5786 ;; This function calls:
  5787 ;;		i2_Module_INTERRUPT_ClEAR_FLAG
  5788 ;; This function is called by:
  5789 ;;		_InterruptManaerHigh
  5790 ;; This function uses a non-reentrant model
  5791 ;;
  5792                           
  5793                           	psect	text32
  5794   0019EC                     __ptext32:
  5795                           	callstack 0
  5796   0019EC                     _ADC_ISR:
  5797                           	callstack 23
  5798   0019EC                     
  5799                           ;MCAL_Layer/ADC/hal_adc.c: 189:    ADC_InterruptHandler();
  5800   0019EC  0E06               	movlw	6
  5801   0019EE  6E5C               	movwf	i2Module_INTERRUPT_ClEAR_FLAG@bit_pos^0,c
  5802   0019F0  0E01               	movlw	1
  5803   0019F2  ECFC  F00B         	call	i2_Module_INTERRUPT_ClEAR_FLAG
  5804   0019F6  0012               	return		;funcret
  5805   0019F8                     __end_of_ADC_ISR:
  5806                           	callstack 0
  5807                           
  5808 ;; *************** function i2_Module_INTERRUPT_ClEAR_FLAG *****************
  5809 ;; Defined at:
  5810 ;;		line 67 in file "MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c"
  5811 ;; Parameters:    Size  Location     Type
  5812 ;;  Reg             1    wreg     unsigned char 
  5813 ;;  bit_pos         1    0[COMRAM] unsigned char 
  5814 ;; Auto vars:     Size  Location     Type
  5815 ;;  Reg             1    6[COMRAM] unsigned char 
  5816 ;;  ret             1    0        unsigned char 
  5817 ;; Return value:  Size  Location     Type
  5818 ;;                  1    wreg      unsigned char 
  5819 ;; Registers used:
  5820 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  5821 ;; Tracked objects:
  5822 ;;		On entry : 0/0
  5823 ;;		On exit  : 0/0
  5824 ;;		Unchanged: 0/0
  5825 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  5826 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5827 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5828 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5829 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  5830 ;;Total ram usage:        7 bytes
  5831 ;; Hardware stack levels used: 1
  5832 ;; This function calls:
  5833 ;;		Nothing
  5834 ;; This function is called by:
  5835 ;;		_ADC_ISR
  5836 ;;		_EEPROM_ISR
  5837 ;;		_TIMER0_ISR
  5838 ;; This function uses a non-reentrant model
  5839 ;;
  5840                           
  5841                           	psect	text33
  5842   0017F8                     __ptext33:
  5843                           	callstack 0
  5844   0017F8                     i2_Module_INTERRUPT_ClEAR_FLAG:
  5845                           	callstack 23
  5846                           
  5847                           ;incstack = 0
  5848                           ;i2Module_INTERRUPT_ClEAR_FLAG@Reg stored from wreg
  5849   0017F8  6E62               	movwf	i2Module_INTERRUPT_ClEAR_FLAG@Reg^0,c
  5850   0017FA                     
  5851                           ;MCAL_Layer/INTERRUPT/mcal_internal_interrupt.c: 72:    ((*(F_Reg[Reg])) &= ~((uint8)0x0
      +                          1 << (bit_pos)));
  5852   0017FA  C05C  F05D         	movff	i2Module_INTERRUPT_ClEAR_FLAG@bit_pos,??i2_Module_INTERRUPT_ClEAR_FLAG
  5853   0017FE  0E01               	movlw	1
  5854   001800  6E5E               	movwf	(??i2_Module_INTERRUPT_ClEAR_FLAG+1)^0,c
  5855   001802  2A5D               	incf	??i2_Module_INTERRUPT_ClEAR_FLAG^0,f,c
  5856   001804  EF06  F00C         	goto	i2u212_44
  5857   001808                     i2u212_45:
  5858   001808  90D8               	bcf	status,0,c
  5859   00180A  365E               	rlcf	(??i2_Module_INTERRUPT_ClEAR_FLAG+1)^0,f,c
  5860   00180C                     i2u212_44:
  5861   00180C  2E5D               	decfsz	??i2_Module_INTERRUPT_ClEAR_FLAG^0,f,c
  5862   00180E  EF04  F00C         	goto	i2u212_45
  5863   001812  505E               	movf	(??i2_Module_INTERRUPT_ClEAR_FLAG+1)^0,w,c
  5864   001814  0AFF               	xorlw	255
  5865   001816  6E5F               	movwf	(??i2_Module_INTERRUPT_ClEAR_FLAG+2)^0,c
  5866   001818  5062               	movf	i2Module_INTERRUPT_ClEAR_FLAG@Reg^0,w,c
  5867   00181A  0D02               	mullw	2
  5868   00181C  50F3               	movf	243,w,c
  5869   00181E  0F15               	addlw	low _F_Reg
  5870   001820  6ED9               	movwf	fsr2l,c
  5871   001822  6ADA               	clrf	fsr2h,c
  5872   001824  CFDE F060          	movff	postinc2,??i2_Module_INTERRUPT_ClEAR_FLAG+3
  5873   001828  CFDD F061          	movff	postdec2,??i2_Module_INTERRUPT_ClEAR_FLAG+4
  5874   00182C  C060  FFD9         	movff	??i2_Module_INTERRUPT_ClEAR_FLAG+3,fsr2l
  5875   001830  C061  FFDA         	movff	??i2_Module_INTERRUPT_ClEAR_FLAG+4,fsr2h
  5876   001834  505F               	movf	(??i2_Module_INTERRUPT_ClEAR_FLAG+2)^0,w,c
  5877   001836  16DF               	andwf	indf2,f,c
  5878   001838  0012               	return		;funcret
  5879   00183A                     __end_ofi2_Module_INTERRUPT_ClEAR_FLAG:
  5880                           	callstack 0
  5881                           
  5882                           	psect	rparam
  5883   000001                     ___rparam_used  equ	1
  5884   000000                     ___param_bank   equ	0
  5885   000000                     __Lparam        equ	__Lrparam
  5886   000000                     __Hparam        equ	__Hrparam
  5887                           
  5888                           	psect	temp
  5889   000072                     btemp:
  5890                           	callstack 0
  5891   000072                     	ds	1
  5892   000072                     int$flags       set	btemp
  5893   000073                     wtemp8          set	btemp+1
  5894   000073                     ttemp5          set	btemp+1
  5895   000076                     ttemp6          set	btemp+4
  5896   00007A                     ttemp7          set	btemp+8
  5897                           
  5898                           	psect	idloc
  5899                           
  5900                           ;Config register IDLOC0 @ 0x200000
  5901                           ;	unspecified, using default values
  5902   200000                     	org	2097152
  5903   200000  FF                 	db	255
  5904                           
  5905                           ;Config register IDLOC1 @ 0x200001
  5906                           ;	unspecified, using default values
  5907   200001                     	org	2097153
  5908   200001  FF                 	db	255
  5909                           
  5910                           ;Config register IDLOC2 @ 0x200002
  5911                           ;	unspecified, using default values
  5912   200002                     	org	2097154
  5913   200002  FF                 	db	255
  5914                           
  5915                           ;Config register IDLOC3 @ 0x200003
  5916                           ;	unspecified, using default values
  5917   200003                     	org	2097155
  5918   200003  FF                 	db	255
  5919                           
  5920                           ;Config register IDLOC4 @ 0x200004
  5921                           ;	unspecified, using default values
  5922   200004                     	org	2097156
  5923   200004  FF                 	db	255
  5924                           
  5925                           ;Config register IDLOC5 @ 0x200005
  5926                           ;	unspecified, using default values
  5927   200005                     	org	2097157
  5928   200005  FF                 	db	255
  5929                           
  5930                           ;Config register IDLOC6 @ 0x200006
  5931                           ;	unspecified, using default values
  5932   200006                     	org	2097158
  5933   200006  FF                 	db	255
  5934                           
  5935                           ;Config register IDLOC7 @ 0x200007
  5936                           ;	unspecified, using default values
  5937   200007                     	org	2097159
  5938   200007  FF                 	db	255
  5939                           
  5940                           	psect	config
  5941                           
  5942                           ; Padding undefined space
  5943   300000                     	org	3145728
  5944   300000  FF                 	db	255
  5945                           
  5946                           ;Config register CONFIG1H @ 0x300001
  5947                           ;	Oscillator Selection bits
  5948                           ;	OSC = HS, HS oscillator
  5949                           ;	Fail-Safe Clock Monitor Enable bit
  5950                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  5951                           ;	Internal/External Oscillator Switchover bit
  5952                           ;	IESO = OFF, Oscillator Switchover mode disabled
  5953   300001                     	org	3145729
  5954   300001  02                 	db	2
  5955                           
  5956                           ;Config register CONFIG2L @ 0x300002
  5957                           ;	Power-up Timer Enable bit
  5958                           ;	PWRT = OFF, PWRT disabled
  5959                           ;	Brown-out Reset Enable bits
  5960                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  5961                           ;	Brown Out Reset Voltage bits
  5962                           ;	BORV = 1, 
  5963   300002                     	org	3145730
  5964   300002  09                 	db	9
  5965                           
  5966                           ;Config register CONFIG2H @ 0x300003
  5967                           ;	Watchdog Timer Enable bit
  5968                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  5969                           ;	Watchdog Timer Postscale Select bits
  5970                           ;	WDTPS = 32768, 1:32768
  5971   300003                     	org	3145731
  5972   300003  1E                 	db	30
  5973                           
  5974                           ; Padding undefined space
  5975   300004                     	org	3145732
  5976   300004  FF                 	db	255
  5977                           
  5978                           ;Config register CONFIG3H @ 0x300005
  5979                           ;	CCP2 MUX bit
  5980                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  5981                           ;	PORTB A/D Enable bit
  5982                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
  5983                           ;	Low-Power Timer1 Oscillator Enable bit
  5984                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  5985                           ;	MCLR Pin Enable bit
  5986                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  5987   300005                     	org	3145733
  5988   300005  81                 	db	129
  5989                           
  5990                           ;Config register CONFIG4L @ 0x300006
  5991                           ;	Stack Full/Underflow Reset Enable bit
  5992                           ;	STVREN = ON, Stack full/underflow will cause Reset
  5993                           ;	Single-Supply ICSP Enable bit
  5994                           ;	LVP = OFF, Single-Supply ICSP disabled
  5995                           ;	Extended Instruction Set Enable bit
  5996                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  5997                           ;	Background Debugger Enable bit
  5998                           ;	DEBUG = 0x1, unprogrammed default
  5999   300006                     	org	3145734
  6000   300006  81                 	db	129
  6001                           
  6002                           ; Padding undefined space
  6003   300007                     	org	3145735
  6004   300007  FF                 	db	255
  6005                           
  6006                           ;Config register CONFIG5L @ 0x300008
  6007                           ;	Code Protection bit
  6008                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  6009                           ;	Code Protection bit
  6010                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  6011                           ;	Code Protection bit
  6012                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  6013                           ;	Code Protection bit
  6014                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  6015   300008                     	org	3145736
  6016   300008  0F                 	db	15
  6017                           
  6018                           ;Config register CONFIG5H @ 0x300009
  6019                           ;	Boot Block Code Protection bit
  6020                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  6021                           ;	Data EEPROM Code Protection bit
  6022                           ;	CPD = OFF, Data EEPROM not code-protected
  6023   300009                     	org	3145737
  6024   300009  C0                 	db	192
  6025                           
  6026                           ;Config register CONFIG6L @ 0x30000A
  6027                           ;	Write Protection bit
  6028                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  6029                           ;	Write Protection bit
  6030                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  6031                           ;	Write Protection bit
  6032                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  6033                           ;	Write Protection bit
  6034                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  6035   30000A                     	org	3145738
  6036   30000A  0F                 	db	15
  6037                           
  6038                           ;Config register CONFIG6H @ 0x30000B
  6039                           ;	Configuration Register Write Protection bit
  6040                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  6041                           ;	Boot Block Write Protection bit
  6042                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  6043                           ;	Data EEPROM Write Protection bit
  6044                           ;	WRTD = OFF, Data EEPROM not write-protected
  6045   30000B                     	org	3145739
  6046   30000B  E0                 	db	224
  6047                           
  6048                           ;Config register CONFIG7L @ 0x30000C
  6049                           ;	Table Read Protection bit
  6050                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  6051                           ;	Table Read Protection bit
  6052                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  6053                           ;	Table Read Protection bit
  6054                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  6055                           ;	Table Read Protection bit
  6056                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  6057   30000C                     	org	3145740
  6058   30000C  0F                 	db	15
  6059                           
  6060                           ;Config register CONFIG7H @ 0x30000D
  6061                           ;	Boot Block Table Read Protection bit
  6062                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  6063   30000D                     	org	3145741
  6064   30000D  40                 	db	64
  6065                           tosu	equ	0xFFF
  6066                           tosh	equ	0xFFE
  6067                           tosl	equ	0xFFD
  6068                           stkptr	equ	0xFFC
  6069                           pclatu	equ	0xFFB
  6070                           pclath	equ	0xFFA
  6071                           pcl	equ	0xFF9
  6072                           tblptru	equ	0xFF8
  6073                           tblptrh	equ	0xFF7
  6074                           tblptrl	equ	0xFF6
  6075                           tablat	equ	0xFF5
  6076                           prodh	equ	0xFF4
  6077                           prodl	equ	0xFF3
  6078                           indf0	equ	0xFEF
  6079                           postinc0	equ	0xFEE
  6080                           postdec0	equ	0xFED
  6081                           preinc0	equ	0xFEC
  6082                           plusw0	equ	0xFEB
  6083                           fsr0h	equ	0xFEA
  6084                           fsr0l	equ	0xFE9
  6085                           wreg	equ	0xFE8
  6086                           indf1	equ	0xFE7
  6087                           postinc1	equ	0xFE6
  6088                           postdec1	equ	0xFE5
  6089                           preinc1	equ	0xFE4
  6090                           plusw1	equ	0xFE3
  6091                           fsr1h	equ	0xFE2
  6092                           fsr1l	equ	0xFE1
  6093                           bsr	equ	0xFE0
  6094                           indf2	equ	0xFDF
  6095                           postinc2	equ	0xFDE
  6096                           postdec2	equ	0xFDD
  6097                           preinc2	equ	0xFDC
  6098                           plusw2	equ	0xFDB
  6099                           fsr2h	equ	0xFDA
  6100                           fsr2l	equ	0xFD9
  6101                           status	equ	0xFD8

Data Sizes:
    Strings     3
    Constant    0
    Data        75
    BSS         42
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126     22     113
    BANK0           128      7      33
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    ADC_choose_IN_Hdnler@ADC$ADC_IN_Handler	PTR FTN()void  size(2) Largest target is 0

    ADC_choose_port_cfg@ADC$ADC_IN_Handler	PTR FTN()void  size(2) Largest target is 0

    ADC_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    ADC_select_acquisition_time@ADC$ADC_IN_Handler	PTR FTN()void  size(2) Largest target is 0

    ADC_select_Chx@ADC$ADC_IN_Handler	PTR FTN()void  size(2) Largest target is 0

    ADC_select_Clk_Conversion@ADC$ADC_IN_Handler	PTR FTN()void  size(2) Largest target is 0

    ADC_Voltage_source@ADC$ADC_IN_Handler	PTR FTN()void  size(2) Largest target is 0

    E_Reg	PTR volatile unsigned char [3] size(2) Largest target is 1
		 -> INTCON(BIGSFR[1]), PIE1(BIGSFR[1]), PIE2(BIGSFR[1]), 

    EEPROM_INTERRUPT_INIT@EEPROM$EEPROM_InterruptHandler	PTR FTN()void  size(2) Largest target is 0

    EEPROM_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    f$.$buffer	PTR unsigned char  size(2) Largest target is 0

    f$.$source	PTR const unsigned char  size(2) Largest target is 0

    F_Reg	PTR volatile unsigned char [3] size(2) Largest target is 1
		 -> INTCON(BIGSFR[1]), PIR1(BIGSFR[1]), PIR2(BIGSFR[1]), 

    gpio_pin_direction_intialize@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led_initialize@led(BANK0[1]), relay_intialize@pin_config(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led_initialize@led(BANK0[1]), led_turn_off@led(COMRAM[1]), led_turn_on@led(COMRAM[1]), relay_turn_off@pin_config(COMRAM[1]), 
		 -> relay_turn_on@pin_config(COMRAM[1]), 

    hal_timer0_init@timer0	PTR const struct . size(1) Largest target is 6
		 -> my_t(COMRAM[6]), 

    hal_timer0_init@timer0$timer0_interupt_handler	PTR FTN()void  size(2) Largest target is 1
		 -> my_tt(), 

    hal_timer0_read_value@Value	PTR unsigned short  size(1) Largest target is 2
		 -> cnt(COMRAM[2]), 

    IN0_InterruotHandler	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    interrupt_INx_CallBack@INx$EXT_InterruptHandler	PTR FTN()void  size(2) Largest target is 0

    interrupt_INx_clear_bit@INx$EXT_InterruptHandler	PTR FTN()void  size(2) Largest target is 0

    interrupt_INx_disable@INx$EXT_InterruptHandler	PTR FTN()void  size(2) Largest target is 0

    interrupt_INx_EdgeTrigger_init@INx$EXT_InterruptHandler	PTR FTN()void  size(2) Largest target is 0

    interrupt_INx_enable@INx$EXT_InterruptHandler	PTR FTN()void  size(2) Largest target is 0

    interrupt_RBx_CallBack@RBx$EXT_InterruptHandler_FallingEdge	PTR FTN()void  size(2) Largest target is 0

    interrupt_RBx_CallBack@RBx$EXT_InterruptHandler_RissingEdge	PTR FTN()void  size(2) Largest target is 0

    lat_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BIGSFR[1]), LATB(BIGSFR[1]), LATC(BIGSFR[1]), LATD(BIGSFR[1]), 
		 -> LATE(BIGSFR[1]), 

    led_initialize@led_config	PTR const struct . size(1) Largest target is 1
		 -> led1(COMRAM[1]), 

    my_t$timer0_interupt_handler	PTR FTN()void  size(2) Largest target is 1
		 -> my_tt(), 

    P_Reg	PTR volatile unsigned char [2] size(2) Largest target is 1
		 -> IPR1(BIGSFR[1]), IPR2(BIGSFR[1]), 

    port_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BIGSFR[1]), PORTB(BIGSFR[1]), PORTC(BIGSFR[1]), PORTD(BIGSFR[1]), 
		 -> PORTE(BIGSFR[1]), 

    RB4_InterruotHandlerFalling	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    RB4_InterruotHandlerRissing	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    RB5_InterruotHandlerFalling	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    RB5_InterruotHandlerRissing	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    RB6_InterruotHandlerFalling	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    RB6_InterruotHandlerRissing	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    S1139$EXT_InterruptHandler	PTR FTN()void  size(2) Largest target is 0

    S1212$EXT_InterruptHandler_FallingEdge	PTR FTN()void  size(2) Largest target is 0

    S1212$EXT_InterruptHandler_RissingEdge	PTR FTN()void  size(2) Largest target is 0

    S1341$EEPROM_InterruptHandler	PTR FTN()void  size(2) Largest target is 0

    S2410$buffer	PTR unsigned char  size(2) Largest target is 0

    S2410$source	PTR const unsigned char  size(2) Largest target is 0

    S431$timer0_interupt_handler	PTR FTN()void  size(2) Largest target is 1
		 -> my_tt(), 

    S97$ADC_IN_Handler	PTR FTN()void  size(2) Largest target is 0

    timer0_edge_trigger@timer0	PTR const struct . size(1) Largest target is 6
		 -> my_t(COMRAM[6]), 

    timer0_edge_trigger@timer0$timer0_interupt_handler	PTR FTN()void  size(2) Largest target is 1
		 -> my_tt(), 

    timer0_interupt_handler	PTR FTN()void  size(2) Largest target is 1
		 -> my_tt(), NULL(), 

    timer0_interupt_handler_set@timer0	PTR const struct . size(1) Largest target is 6
		 -> my_t(COMRAM[6]), 

    timer0_interupt_handler_set@timer0$timer0_interupt_handler	PTR FTN()void  size(2) Largest target is 1
		 -> my_tt(), 

    timer0_operation_mode@timer0	PTR const struct . size(1) Largest target is 6
		 -> my_t(COMRAM[6]), 

    timer0_operation_mode@timer0$timer0_interupt_handler	PTR FTN()void  size(2) Largest target is 1
		 -> my_tt(), 

    timer0_prescaler@timer0	PTR const struct . size(1) Largest target is 6
		 -> my_t(COMRAM[6]), 

    timer0_prescaler@timer0$timer0_interupt_handler	PTR FTN()void  size(2) Largest target is 1
		 -> my_tt(), 

    timer0_register_size@timer0	PTR const struct . size(1) Largest target is 6
		 -> my_t(COMRAM[6]), 

    timer0_register_size@timer0$timer0_interupt_handler	PTR FTN()void  size(2) Largest target is 1
		 -> my_tt(), 

    tris_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BIGSFR[1]), TRISB(BIGSFR[1]), TRISC(BIGSFR[1]), TRISD(BIGSFR[1]), 
		 -> TRISE(BIGSFR[1]), 

    vfprintf$0	PTR struct _IO_FILE size(1) Largest target is 11
		 -> snprintf@f(COMRAM[11]), 

    vfprintf$1	PTR const unsigned char  size(1) Largest target is 3
		 -> STR_1(CODE[3]), STR_2(CODE[3]), STR_3(CODE[3]), 

    vfprintf$2	PTR PTR void  size(1) Largest target is 1
		 -> snprintf@ap(COMRAM[1]), 


Critical Paths under _main in COMRAM

    _mcal_layer_initialize->_hal_timer0_init
    _TIMER0_IN_INT->_Module_INTERRUPT_ClEAR_FLAG
    _ecu_layer_initialize->_led_initialize
    _led_initialize->_gpio_pin_write_logic

Critical Paths under _InterruptManaerHigh in COMRAM

    _TIMER0_ISR->i2_Module_INTERRUPT_ClEAR_FLAG
    _EEPROM_ISR->i2_Module_INTERRUPT_ClEAR_FLAG
    _ADC_ISR->i2_Module_INTERRUPT_ClEAR_FLAG

Critical Paths under _main in BANK0

    _application_instiallize->_ecu_layer_initialize
    _ecu_layer_initialize->_led_initialize

Critical Paths under _InterruptManaerHigh in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _InterruptManaerHigh in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _InterruptManaerHigh in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _InterruptManaerHigh in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _InterruptManaerHigh in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _InterruptManaerHigh in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _InterruptManaerHigh in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _InterruptManaerHigh in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _InterruptManaerHigh in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _InterruptManaerHigh in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _InterruptManaerHigh in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _InterruptManaerHigh in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _InterruptManaerHigh in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _InterruptManaerHigh in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _InterruptManaerHigh in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _InterruptManaerHigh in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    1792
                                              5 BANK0      2     2      0
            _application_instiallize
              _hal_timer0_read_value
             _hal_timer0_write_value
 ---------------------------------------------------------------------------------
 (1) _hal_timer0_read_value                                3     2      1      45
                                             13 COMRAM     3     2      1
 ---------------------------------------------------------------------------------
 (1) _application_instiallize                              0     0      0    1701
               _ecu_layer_initialize
              _mcal_layer_initialize
 ---------------------------------------------------------------------------------
 (2) _mcal_layer_initialize                                1     1      0     640
                    _hal_timer0_init
 ---------------------------------------------------------------------------------
 (3) _hal_timer0_init                                      2     1      1     617
                                             20 COMRAM     2     1      1
            _GLOBAL_INTERUPT_DISABLE
                      _TIMER0_IN_INT
             _hal_timer0_write_value
                _timer0_edge_trigger
        _timer0_interupt_handler_set
              _timer0_operation_mode
                   _timer0_prescaler
               _timer0_register_size
 ---------------------------------------------------------------------------------
 (4) _timer0_register_size                                 1     0      1      45
                                             13 COMRAM     1     0      1
 ---------------------------------------------------------------------------------
 (4) _timer0_prescaler                                     3     2      1      67
                                             13 COMRAM     3     2      1
 ---------------------------------------------------------------------------------
 (4) _timer0_operation_mode                                1     0      1      45
                                             13 COMRAM     1     0      1
 ---------------------------------------------------------------------------------
 (4) _timer0_interupt_handler_set                          1     0      1      45
                                             13 COMRAM     1     0      1
 ---------------------------------------------------------------------------------
 (4) _timer0_edge_trigger                                  1     0      1      45
                                             13 COMRAM     1     0      1
 ---------------------------------------------------------------------------------
 (1) _hal_timer0_write_value                               2     0      2      46
                                             13 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (4) _TIMER0_IN_INT                                        0     0      0     156
            _GLOBAL_INTERUPT_DISABLE
             _GLOBAL_INTERUPT_ENABLE
        _Module_INTERRUPT_ClEAR_FLAG
            _Module_INTERRUPT_ENABLE
 ---------------------------------------------------------------------------------
 (5) _Module_INTERRUPT_ENABLE                              7     6      1      78
                                             13 COMRAM     6     5      1
 ---------------------------------------------------------------------------------
 (5) _Module_INTERRUPT_ClEAR_FLAG                          8     7      1      78
                                             13 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 (5) _GLOBAL_INTERUPT_ENABLE                               0     0      0       0
 ---------------------------------------------------------------------------------
 (5) _GLOBAL_INTERUPT_DISABLE                              0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _ecu_layer_initialize                                 1     1      0    1061
                                              4 BANK0      1     1      0
                     _led_initialize
 ---------------------------------------------------------------------------------
 (3) _led_initialize                                       5     4      1    1024
                                             21 COMRAM     1     0      1
                                              0 BANK0      4     4      0
       _gpio_pin_direction_intialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (4) _gpio_pin_write_logic                                 8     6      2     382
                                             13 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (4) _gpio_pin_direction_intialize                         7     6      1     303
                                             13 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 5
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (6) _InterruptManaerHigh                                  6     6      0     231
                                              7 COMRAM     6     6      0
                            _ADC_ISR
                         _EEPROM_ISR
                            _IN0_ISR
                          _RB4_F_ISR
                          _RB4_R_ISR
                          _RB5_F_ISR
                          _RB5_R_ISR
                          _RB6_F_ISR
                          _RB6_R_ISR
                         _TIMER0_ISR
 ---------------------------------------------------------------------------------
 (7) _TIMER0_ISR                                           0     0      0     107
                                NULL *
                              _my_tt *
      i2_Module_INTERRUPT_ClEAR_FLAG
           i2_hal_timer0_write_value
 ---------------------------------------------------------------------------------
 (8) i2_hal_timer0_write_value                             2     0      2      45
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (8) _my_tt                                                0     0      0       0
 ---------------------------------------------------------------------------------
 (8) NULL(Fake)                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (7) _RB6_R_ISR                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (7) _RB6_F_ISR                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (7) _RB5_R_ISR                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (7) _RB5_F_ISR                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (7) _RB4_R_ISR                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (7) _RB4_F_ISR                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (7) _IN0_ISR                                              0     0      0       0
 ---------------------------------------------------------------------------------
 (7) _EEPROM_ISR                                           0     0      0      62
      i2_Module_INTERRUPT_ClEAR_FLAG
 ---------------------------------------------------------------------------------
 (7) _ADC_ISR                                              0     0      0      62
      i2_Module_INTERRUPT_ClEAR_FLAG
 ---------------------------------------------------------------------------------
 (8) i2_Module_INTERRUPT_ClEAR_FLAG                        8     7      1      62
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 8
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _application_instiallize
     _ecu_layer_initialize
       _led_initialize
         _gpio_pin_direction_intialize
         _gpio_pin_write_logic
     _mcal_layer_initialize
       _hal_timer0_init
         _GLOBAL_INTERUPT_DISABLE
         _TIMER0_IN_INT
           _GLOBAL_INTERUPT_DISABLE
           _GLOBAL_INTERUPT_ENABLE
           _Module_INTERRUPT_ClEAR_FLAG
           _Module_INTERRUPT_ENABLE
         _hal_timer0_write_value
         _timer0_edge_trigger
         _timer0_interupt_handler_set
         _timer0_operation_mode
         _timer0_prescaler
         _timer0_register_size
   _hal_timer0_read_value
   _hal_timer0_write_value

 _InterruptManaerHigh (ROOT)
   _ADC_ISR
     i2_Module_INTERRUPT_ClEAR_FLAG
   _EEPROM_ISR
     i2_Module_INTERRUPT_ClEAR_FLAG
   _IN0_ISR
   _RB4_F_ISR
   _RB4_R_ISR
   _RB5_F_ISR
   _RB5_R_ISR
   _RB6_F_ISR
   _RB6_R_ISR
   _TIMER0_ISR
     NULL(Fake) *
     _my_tt *
     i2_Module_INTERRUPT_ClEAR_FLAG *
     i2_hal_timer0_write_value *

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            3967      0       0      0.0%
BITBANK14          256      0       0      0.0%
BANK14             256      0       0      0.0%
BITBANK13          256      0       0      0.0%
BANK13             256      0       0      0.0%
BITBANK12          256      0       0      0.0%
BANK12             256      0       0      0.0%
BITBANK11          256      0       0      0.0%
BANK11             256      0       0      0.0%
BITBANK10          256      0       0      0.0%
BANK10             256      0       0      0.0%
BITBANK9           256      0       0      0.0%
BANK9              256      0       0      0.0%
BITBANK8           256      0       0      0.0%
BANK8              256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK15          128      0       0      0.0%
BANK15             128      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      7      33     25.8%
BITCOMRAM          126      0       0      0.0%
COMRAM             126     22     113     89.7%
BITBIGSFRlh         64      0       0      0.0%
BITBIGSFRh          61      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0     146      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Wed Sep 03 13:02:31 2025

                  ??_InterruptManaerHigh 0063                                       _pa 005A  
                                     _pb 005A                          _hal_timer0_init 15E6  
                                    l142 1A06                                      l145 1A0C  
                                    l161 19D2                                      l510 136C  
                                    l503 1292                                      l462 19B6  
                                    l359 15E4                                      l537 1558  
                                    l753 1876                                      l773 17F6  
                                    l790 1986                                      l937 19C6  
                                    l962 16C8                                      l972 171E  
                                    l964 16CE                                      l982 1774  
                                    l974 1724                                      l991 13A6  
                                    l959 1706                                      l984 177A  
                                    l969 175C                                      l979 17B2  
                                    l989 146A                     _timer0_register_size 16B2  
                                    _cnt 005A                          __end_of_ADC_ISR 19F8  
                                    _ret 0029                      led_initialize@F3079 0058  
                                    tosl 0FFD                                      wreg 0FE8  
                   ?_timer0_edge_trigger 0069                          __end_of_IN0_ISR 1A2A  
                                   l1012 165A                                     l1022 1940  
                                   l1007 1968                                     l1027 19DE  
                                   l3400 196A                                     l3402 196E  
                                   l3404 1978                                     l5004 1422  
                                   l3500 13CC                                     l5006 1540  
                                   l1726 1A08                                     l3350 17B6  
                                   l3414 19D4                                     l3406 19D4  
                                   l3502 13D8                                     l3422 16B2  
                                   l4400 152C                                     l3352 17F4  
                                   l3360 183C                                     l3416 19D8  
                                   l3504 13E4                                     l3424 16C2  
                                   l4410 1242                                     l4402 1556  
                                   l1738 1A02                                     l3346 17B6  
                                   l3362 1874                                     l3418 19DC  
                                   l3442 1708                                     l3506 13F0  
                                   l4420 133E                                     l4412 1256  
                                   l4500 19A8                                     l3356 183C  
                                   l3444 1718                                     l3508 13FC  
                                   l3516 1404                                     l3436 16D4  
                                   l3540 15E6                                     l4422 136A  
                                   l4414 1276                                     l4430 1564  
                                   l4502 19B4                                     l3462 175E  
                                   l3534 1958                                     l3526 1942  
                                   l3518 1468                                     l3438 1704  
                                   l3550 1604                                     l4416 1298  
                                   l4440 15B6                                     l4432 157A  
                                   l3464 176E                                     l3536 1966  
                                   l3528 1952                                     l3456 172A  
                                   l3560 163E                                     l3552 160E  
                                   l4418 12EE                                     l4442 15C6  
                                   l4434 159A                                     l4426 155A  
                                   l3458 175A                                     l3490 1384  
                                   l3482 136E                                     l3562 164C  
                                   l3554 1618                                     l3546 15FE  
                                   l4444 15CC                                     l4436 159C  
                                   l4428 1560                                     l3476 1780  
                                   l3492 13A0                                     l3484 137E  
                                   l3564 1656                                     l3556 1622  
                                   l3548 1602                                     l4446 15E0  
                                   l4438 15AE                                     l3478 17B0  
                                   l3494 13AC                                     l3558 162C  
                                   l4550 19C4                                     l4392 146C  
                                   l3496 13B4                                     l3592 19C8  
                                   l4394 1480                                     l3498 13C0  
                                   l3594 19C8                                     l3762 1916  
                                   l4396 1486                                     l3596 19D0  
                                   l4548 19B8                                     l4398 14DC  
                                   l3768 192A                                     l4498 19A2  
                                   l4960 188A                                     l4962 18A4  
                                   l4956 1878                                     l4958 187E  
                                   STR_1 1001                                     u2000 179A  
                                   u2001 1794                                     u2010 137E  
                                   u2011 137A                                     u2020 13A0  
                                   u2021 139C                                     u2006 179C  
                                   u2030 1952                                     u2031 194E  
                                   u2040 15FA                                     u2041 15F6  
                                   _LATA 0F89                                     _LATB 0F8A  
                                   _LATC 0F8B                                     u3200 1292  
                                   _LATD 0F8C                                     u3201 128E  
                                   _LATE 0F8D                                     u2260 1926  
                                   u2261 1922                                     u3230 1354  
                                   u3214 12B6                                     u3150 1480  
                                   u3231 134E                                     u3215 12B2  
                                   u3151 147C                                     u3224 130C  
                                   u3225 1308                                     u3250 15C6  
                                   u3251 15C2                                     u3236 1356  
                                   u3180 1256                                     u3164 14A4  
                                   u3181 1252                                     u3165 14A0  
                                   u3245 15AA                                     _IPR1 0F9F  
                                   u3190 1276                                     u3174 14FA  
                                   _IPR2 0FA2                                     u3191 1272  
                                   u3175 14F6                                     u3247 15AE  
                                   _PIE1 0F9D                                     _PIE2 0FA0  
                                   u1844 17C8                                     u1845 17C4  
                                   u1854 184E                                     u1950 16C2  
                                   u1855 184A                                     u1951 16BE  
                                   u1960 16EE                                     u1961 16E8  
                                   u1970 1718                                     u1971 1714  
                                   u1980 1744                                     u1981 173E  
                                   u1990 176E                                     u1966 16F0  
                                   u1991 176A                                     u1986 1746  
                                   u3847 1896                                     _PIR1 0F9E  
                                   _PIR2 0FA1            __end_of_mcal_layer_initialize 19D4  
                                   _led1 0031                                     _main 1878  
                                   _my_t 002B                                     fsr2h 0FDA  
                                   indf2 0FDF                                     fsr1l 0FE1  
                                   fsr2l 0FD9                                     btemp 0072  
                 __end_of_led_initialize 15E6                 i2_hal_timer0_write_value 19F8  
                                   prodh 0FF4                                     prodl 0FF3  
                                   start 000E                             ___param_bank 0000  
                  __end_of_TIMER0_IN_INT 1988                     _gpio_pin_write_logic 146C  
                            ?_TIMER0_ISR 005C                                    ?_main 005C  
                                  _EEADR 0FA9                    ?_timer0_register_size 0069  
                                  i2l137 19F6                                    i2l702 1A20  
                                  i2l710 1A18                                    i2l706 1A24  
                                  i2l714 1A1C                                    i2l722 1A14  
                                  i2l718 1A10                                    i2l773 1838  
                                  i2l845 1226                                    i2l926 1A2A  
                                  i2l698 1A28                                    i2l796 19EA  
                    relay_turn_off@F3087 0052                                    _TMR0H 0FD7  
                                  _TMR0L 0FD6                                    _PORTA 0F80  
                                  _PORTB 0F81                                    _PORTC 0F82  
                                  _PORTD 0F83                                    _PORTE 0F84  
                                  _E_Reg 001B                                    _F_Reg 0015  
                                  _TRISA 0F92                                    _TRISB 0F93  
                                  _TRISC 0F94                                    _TRISD 0F95  
                                  _TRISE 0F96                                    _P_Reg 0025  
                  ??_timer0_edge_trigger 006A                                    _Value 003C  
                                  _errno 0036                                    _my_tt 1A2A  
                                  pclath 0FFA                                    pclatu 0FFB  
                                  tablat 0FF5                                    ttemp5 0073  
                                  ttemp6 0076                                    ttemp7 007A  
          i2hal_timer0_write_value@Value 005C                                    status 0FD8  
                                  wtemp8 0073                   _GLOBAL_INTERUPT_ENABLE 1A02  
                        ?_led_initialize 0071                  _Module_INTERRUPT_ENABLE 183A  
                        __initialization 165C                  __end_of_hal_timer0_init 165C  
                           __end_of_main 18B4                    ?_gpio_pin_write_logic 0069  
                              ??_ADC_ISR 0063                                   ??_main 009F  
                              ??_IN0_ISR 005C                            __activetblptr 0003  
                      __end_of_RB4_F_ISR 1A26                         led_turn_on@F3085 0057  
            _RB5_InterruotHandlerFalling 0044                        __end_of_RB5_F_ISR 1A1E  
                      __end_of_RB6_F_ISR 1A16                        __end_of_RB4_R_ISR 1A22  
                      __end_of_RB5_R_ISR 1A1A                        __end_of_RB6_R_ISR 1A12  
                ecu_layer_initialize@ret 009E                                   _ADRESH 0FC4  
                                 _EEADRH 0FAA                                   _ADRESL 0FC3  
                                 _EEDATA 0FA8                                   _EECON2 0FA7  
                                 ?_my_tt 005C              _RB5_InterruotHandlerRissing 0046  
                                 i2l1031 1914                                   i2l1027 1A00  
                                 i2l2364 1A26                                   i2l2372 1A22  
                                 i2l2380 1A1A                                   i2l4300 108E  
                                 i2l4302 109C                                   i2l4310 10C2  
                                 i2l2368 1A1E                                   i2l2376 1A16  
                                 i2l2384 1A0E                                   i2l4320 10FE  
                                 i2l4312 10D0                                   i2l4304 10AA  
                                 i2l4330 113C                                   i2l4314 10DE  
                                 i2l4322 1102                                   i2l4306 10BA  
                                 i2l2388 1A12                                   i2l4340 116E  
                                 i2l4332 1140                                   i2l4324 1110  
                                 i2l4316 10EC                                   i2l4308 10BE  
                                 i2l4350 11A0                                   i2l4342 117E  
                                 i2l4326 111E                                   i2l4334 1144  
                                 i2l4318 10FC                                   i2l4360 11D4  
                                 i2l4352 11AE                                   i2l4344 1180  
                                 i2l4336 1152                                   i2l4328 112C  
                                 i2l4280 1020                                   i2l4370 1206  
                                 i2l4362 11E2                                   i2l4354 11BE  
                                 i2l4338 1160                                   i2l4346 1184  
                                 i2l4290 105C                                   i2l4282 102E  
                                 i2l3660 17FA                                   i2l4372 1214  
                                 i2l4364 11E6                                   i2l4356 11C2  
                                 i2l4348 1192                                   i2l4292 106A  
                                 i2l4284 103C                                   i2l3670 19F8  
                                 i2l3750 18E6                                   i2l4374 1222  
                                 i2l4366 11F4                                   i2l4358 11C6  
                                 i2l4294 107A                                   i2l4286 1040  
                                 i2l3656 17FA                                   i2l3672 19FC  
                                 i2l3664 19F8                                   i2l3752 18F0  
                                 i2l4368 1202                                   i2l4296 107C  
                                 i2l4288 104E                                   i2l3754 18FC  
                                 i2l4298 1080                                   i2l3676 19EC  
                                 i2l3748 19E0                                   _INTCON 0FF2  
    __end_of_Module_INTERRUPT_ClEAR_FLAG 17F8           ?i2_Module_INTERRUPT_ClEAR_FLAG 005C  
            _Module_INTERRUPT_ClEAR_FLAG 17B4                            _tris_register 000B  
               ?_application_instiallize 005C                    _hal_timer0_read_value 1916  
                       _timer0_prescaler 136E                                   clear_0 16A2  
                                 isa$std 0001                   ??_timer0_register_size 006A  
gpio_pin_direction_intialize@_pin_config 0069                             ??_EEPROM_ISR 0063  
                           __pdataCOMRAM 0001                             __mediumconst 1000  
                                 tblptrh 0FF7                                   tblptrl 0FF6  
                                 tblptru 0FF8                  _GLOBAL_INTERUPT_DISABLE 1A08  
                             __accesstop 0080                  __end_of__initialization 16A8  
              ??_Module_INTERRUPT_ENABLE 006A                            ___rparam_used 0001  
                      led_initialize@led 009D                        led_initialize@ret 009C  
                     __end_of_EEPROM_ISR 19EC              hal_timer0_write_value@Value 0069  
                 ??_gpio_pin_write_logic 006B                           __pcstackCOMRAM 005C  
                       ?_hal_timer0_init 0070                             __pidataBANK0 1988  
                          __end_of_my_tt 1A2C               hal_timer0_read_value@Value 0069  
           ?_timer0_interupt_handler_set 0069               ??i2_hal_timer0_write_value 005E  
                                ??_my_tt 005C                  _timer0_interupt_handler 003A  
                   relay_intialize@F3077 0054         gpio_pin_write_logic@logic_status 006A  
                  _timer0_operation_mode 1708              __end_of_InterruptManaerHigh 1242  
                 ?_hal_timer0_read_value 0069                        led_turn_off@F3090 0056  
                           ??_TIMER0_ISR 0063                                  _ADC_ISR 19EC  
                                _IN0_ISR 1A26                            _keypad_values 0080  
                   led_turn_toggle@F3095 0055                ??_GLOBAL_INTERUPT_DISABLE 0069  
          ??_timer0_interupt_handler_set 006A                         ??_led_initialize 009A  
                                _RBflags 0021                  ?_GLOBAL_INTERUPT_ENABLE 005C  
                     __end_of_TIMER0_ISR 1916                    _mcal_layer_initialize 19C8  
                   _ADC_InterruptHandler 004E                                  __Hparam 0000  
                                __Lparam 0000                             __psmallconst 1000  
                                __pcinit 165C              __end_of_timer0_edge_trigger 17B4  
                                __ramtop 1000                                  __ptext0 1878  
                                __ptext1 1916                                  __ptext2 19B8  
                                __ptext3 19C8                                  __ptext4 15E6  
                                __ptext5 16B2                                  __ptext6 136E  
                                __ptext7 1708                                  __ptext8 1942  
                                __ptext9 175E                                _T0CONbits 0FD5  
               ??_hal_timer0_write_value 006B                                _RB4_F_ISR 1A22  
         __end_of_GLOBAL_INTERUPT_ENABLE 1A08                                _RB5_F_ISR 1A1A  
               __end_of_timer0_prescaler 146C                                _RB6_F_ISR 1A12  
                              _RB4_R_ISR 1A1E                                  _voltage 0032  
                              _RB5_R_ISR 1A16                           __pintcode_body 1006  
                              _RB6_R_ISR 1A0E                     end_of_initialization 16A8  
                                int_func 1006                   ?_timer0_operation_mode 0069  
                 timer0_prescaler@timer0 0069                                  postdec1 0FE5  
                                postdec2 0FDD                                  postinc0 0FEE  
                                postinc2 0FDE          ??i2_Module_INTERRUPT_ClEAR_FLAG 005D  
                              _PORTBbits 0F81     __end_of_gpio_pin_direction_intialize 136E  
           _gpio_pin_direction_intialize 1242              _RB6_InterruotHandlerFalling 0040  
                             ?_RB4_F_ISR 005C                               ?_RB5_F_ISR 005C  
                             ?_RB6_F_ISR 005C                    hal_timer0_init@timer0 0070  
                             ?_RB4_R_ISR 005C                               ?_RB5_R_ISR 005C  
                             ?_RB6_R_ISR 005C                   ?_mcal_layer_initialize 005C  
                          _seg_off_logic 0059                          _PreLoaded_Value 0038  
            _RB6_InterruotHandlerRissing 0042                       relay_turn_on@F3082 0053  
                          _TIMER0_IN_INT 196A                            __pidataCOMRAM 18B4  
      timer0_interupt_handler_set@timer0 0069                      start_initialization 165C  
             timer0_register_size@timer0 0069            ?_gpio_pin_direction_intialize 0069  
                           _lat_register 0001                  ??_hal_timer0_read_value 006A  
                         ?_TIMER0_IN_INT 005C                              __pdataBANK0 0080  
                               ?_ADC_ISR 005C             __end_of_ecu_layer_initialize 19B8  
                               ?_IN0_ISR 005C                              __pbssCOMRAM 0032  
  __end_ofi2_Module_INTERRUPT_ClEAR_FLAG 183A            i2_Module_INTERRUPT_ClEAR_FLAG 17F8  
                          __pcstackBANK0 009A                              ??_RB4_F_ISR 005C  
                            ??_RB5_F_ISR 005C                              ??_RB6_F_ISR 005C  
                              _adc_value 005A                              ??_RB4_R_ISR 005C  
                            ??_RB5_R_ISR 005C                              ??_RB6_R_ISR 005C  
               ?_Module_INTERRUPT_ENABLE 0069                 led_initialize@led_config 0071  
        gpio_pin_direction_intialize@ret 006F                ?i2_hal_timer0_write_value 005C  
                 _hal_timer0_write_value 19D4                                __pintcode 0008  
        gpio_pin_write_logic@_pin_config 0069                  _application_instiallize 19B8  
                            __smallconst 1000                        ?_timer0_prescaler 0069  
                ??_timer0_operation_mode 006A                       ??_timer0_prescaler 006A  
         ??_gpio_pin_direction_intialize 006A                                 _PIE1bits 0F9D  
           ?_Module_INTERRUPT_ClEAR_FLAG 0069                                 _PIE2bits 0FA0  
                               i2u300_40 113C                                 i2u300_41 1138  
                               i2u212_44 180C                                 i2u212_45 1808  
                               i2u301_40 1152                                 i2u301_41 114E  
                               i2u310_40 11E2                                 i2u302_40 1160  
                               i2u310_41 11DE                                 i2u302_41 115C  
                               i2u311_40 11F4                                 i2u303_40 116E  
                               i2u311_41 11F0                                 i2u303_41 116A  
                               i2u312_40 1202                                 i2u304_40 117E  
                               i2u312_41 11FE                                 i2u304_41 117A  
                               i2u313_40 1214                                 i2u305_40 1192  
                               i2u313_41 1210                                 i2u305_41 118E  
                               i2u225_48 1902                                 i2u314_40 1222  
                               i2u306_40 11A0                                 i2u225_49 1914  
                               i2u314_41 121E                                 i2u306_41 119C  
                               i2u307_40 11AE                                 i2u307_41 11AA  
                               i2u308_40 11BE                                 i2u308_41 11BA  
                               i2u309_40 11D4                                 i2u309_41 11D0  
                        ??_TIMER0_IN_INT 0070                                 _PIR1bits 0F9E  
                               i2u290_40 109C                                 i2u290_41 1098  
                               i2u291_40 10AA                                 i2u283_40 102E  
                               i2u291_41 10A6                                 i2u283_41 102A  
                               _PIR2bits 0FA1                                 i2u292_40 10BA  
                               i2u284_40 103C                                 i2u292_41 10B6  
                               i2u284_41 1038                                 i2u293_40 10D0  
                               i2u285_40 104E                                 i2u293_41 10CC  
                               i2u285_41 104A                                 i2u294_40 10DE  
                               i2u286_40 105C                                 i2u294_41 10DA  
                               i2u286_41 1058                                 i2u295_40 10EC  
                               i2u287_40 106A                                 i2u295_41 10E8  
                               i2u287_41 1066                                 i2u296_40 10FC  
                               i2u288_40 107A                                 i2u296_41 10F8  
                               i2u288_41 1076                                 i2u297_40 1110  
                               i2u289_40 108E                                 i2u297_41 110C  
                               i2u289_41 108A                                 i2u298_40 111E  
                               i2u298_41 111A                                 i2u299_40 112C  
                               i2u299_41 1128                               _ADCON0bits 0FC2  
                             _ADCON1bits 0FC1                               _ADCON2bits 0FC0  
               ?_GLOBAL_INTERUPT_DISABLE 005C      __end_of_timer0_interupt_handler_set 196A  
            _timer0_interupt_handler_set 1942          __end_of_Module_INTERRUPT_ENABLE 1878  
                              _voltage_a 0051                                _voltage_b 0050  
                           _seg_on_logic 002A                  ??_mcal_layer_initialize 0072  
                gpio_pin_write_logic@ret 0070                        ??_hal_timer0_init 0071  
                            _INTCON2bits 0FF1                                copy_data0 1670  
                              copy_data1 1690                     _ecu_layer_initialize 19A2  
                             _EECON1bits 0FA6               Module_INTERRUPT_ENABLE@Reg 006E  
                               __Hrparam 0000            ??_Module_INTERRUPT_ClEAR_FLAG 006A  
                               __Lrparam 0000                ??_application_instiallize 0072  
            _RB4_InterruotHandlerFalling 0048              timer0_operation_mode@timer0 0069  
                             _EEPROM_ISR 19E0              _RB4_InterruotHandlerRissing 004A  
                               __ptext10 19D4                                 __ptext11 196A  
                               __ptext12 183A                                 __ptext21 18E6  
                               __ptext13 17B4                                 __ptext30 1A26  
                               __ptext22 19F8                                 __ptext14 1A02  
                               __ptext31 19E0                                 __ptext23 1A2A  
                               __ptext15 1A08                                 __ptext32 19EC  
                               __ptext24 1A0E                                 __ptext16 19A2  
                               __ptext33 17F8                                 __ptext25 1A12  
                               __ptext17 155A                                 __ptext26 1A16  
                               __ptext18 146C                                 __ptext27 1A1A  
                               __ptext19 1242                                 __ptext28 1A1E  
                               __ptext29 1A22                    ?_ecu_layer_initialize 005C  
           __end_of_timer0_register_size 1708            __end_of_hal_timer0_read_value 1942  
                               isa$xinst 0000                                 int$flags 0072  
        __end_of_GLOBAL_INTERUPT_DISABLE 1A0E                 ??_GLOBAL_INTERUPT_ENABLE 0069  
     Module_INTERRUPT_ClEAR_FLAG@bit_pos 0069     i2Module_INTERRUPT_ClEAR_FLAG@bit_pos 005C  
                   _IN0_InterruotHandler 004C                               _INTCONbits 0FF2  
        __end_of_application_instiallize 19C8             __end_of_gpio_pin_write_logic 155A  
       __end_ofi2_hal_timer0_write_value 1A02                                 intlevel2 0000  
                    _InterruptManaerHigh 0008                  ?_hal_timer0_write_value 0069  
                     hal_timer0_init@ret 0071                               _TIMER0_ISR 18E6  
                   ?_InterruptManaerHigh 005C                              ?_EEPROM_ISR 005C  
              timer0_edge_trigger@timer0 0069                   ??_ecu_layer_initialize 0072  
                          _port_register 0090           Module_INTERRUPT_ClEAR_FLAG@Reg 006F  
       i2Module_INTERRUPT_ClEAR_FLAG@Reg 0062           __end_of_hal_timer0_write_value 19E0  
          __end_of_timer0_operation_mode 175E                  _EEPROM_InterruptHandler 003E  
         Module_INTERRUPT_ENABLE@bit_pos 0069                led_initialize@logic_state 009B  
                         _led_initialize 155A                      _timer0_edge_trigger 175E  
