#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000acadf0 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000cb3920_0 .net "A_O", 31 0, L_0000000000cb90a0;  1 drivers
v0000000000cb2980_0 .var "Address", 31 0;
v0000000000cb2a20_0 .net "C_U_out", 8 0, L_0000000000cb9460;  1 drivers
v0000000000cb34c0_0 .net "Carry", 0 0, v0000000000cb3d80_0;  1 drivers
v0000000000cb3c40_0 .net "DO", 31 0, v0000000000ca6bc0_0;  1 drivers
v0000000000cb3ce0_0 .net "DO_CU", 31 0, v0000000000c9f4d0_0;  1 drivers
v0000000000cb3a60_0 .net "Data_RAM_Out", 31 0, v0000000000ca3e20_0;  1 drivers
v0000000000cb2f20_0 .net "EX_ALU_OP", 3 0, v0000000000c0fa10_0;  1 drivers
v0000000000cb3560_0 .net "EX_Bit11_0", 31 0, v0000000000c0f510_0;  1 drivers
v0000000000cb3880_0 .net "EX_Bit15_12", 3 0, v0000000000c0f150_0;  1 drivers
v0000000000cb39c0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000c10810;  1 drivers
v0000000000cb20c0_0 .net "EX_RF_Enable", 0 0, v0000000000c0f1f0_0;  1 drivers
v0000000000cb14e0_0 .net "EX_Shift_imm", 0 0, v0000000000c0e110_0;  1 drivers
v0000000000cb1ee0_0 .net "EX_addresing_modes", 7 0, v0000000000c0e250_0;  1 drivers
v0000000000cb23e0_0 .net "EX_load_instr", 0 0, v0000000000c0f650_0;  1 drivers
v0000000000cb2020_0 .net "EX_mem_read_write", 0 0, v0000000000c0e2f0_0;  1 drivers
v0000000000cb1da0_0 .net "EX_mem_size", 0 0, v0000000000c0fab0_0;  1 drivers
v0000000000cb0b80_0 .net "ID_B_instr", 0 0, L_0000000000c118b0;  1 drivers
v0000000000cb0c20_0 .net "ID_Bit15_12", 3 0, v0000000000c9e8f0_0;  1 drivers
v0000000000cb0ea0_0 .net "ID_Bit19_16", 3 0, v0000000000c9e990_0;  1 drivers
v0000000000cb2200_0 .net "ID_Bit23_0", 23 0, v0000000000c9ec10_0;  1 drivers
v0000000000cb2160_0 .net "ID_Bit31_28", 3 0, v0000000000c9e0d0_0;  1 drivers
v0000000000cb05e0_0 .net "ID_Bit3_0", 3 0, v0000000000c9f570_0;  1 drivers
v0000000000cb2520_0 .net "ID_CU", 9 0, v0000000000ca4d20_0;  1 drivers
o0000000000c52a58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000cb1f80_0 .net "ID_addresing_modes", 7 0, o0000000000c52a58;  0 drivers
v0000000000cb0cc0_0 .net "IF_ID_Load", 0 0, v0000000000ca3b00_0;  1 drivers
v0000000000cb2480_0 .net "MEM_A_O", 31 0, v0000000000c162e0_0;  1 drivers
v0000000000cb16c0_0 .net "MEM_Bit15_12", 3 0, v0000000000c16420_0;  1 drivers
v0000000000cb0d60_0 .net "MEM_MUX3", 31 0, v0000000000c0e4d0_0;  1 drivers
v0000000000cb22a0_0 .net "MEM_RF_Enable", 0 0, v0000000000c0e6b0_0;  1 drivers
v0000000000cb0680_0 .net "MEM_load_instr", 0 0, v0000000000c0e070_0;  1 drivers
v0000000000cb0720_0 .net "MEM_mem_read_write", 0 0, v0000000000c0f970_0;  1 drivers
v0000000000cb1300_0 .net "MEM_mem_size", 0 0, v0000000000c0fdd0_0;  1 drivers
v0000000000cb0900_0 .net "MUX1_signal", 1 0, v0000000000ca4500_0;  1 drivers
v0000000000cb02c0_0 .net "MUX2_signal", 1 0, v0000000000ca46e0_0;  1 drivers
v0000000000cb04a0_0 .net "MUX3_signal", 1 0, v0000000000ca3f60_0;  1 drivers
v0000000000cb2340_0 .net "MUXControlUnit_signal", 0 0, v0000000000ca41e0_0;  1 drivers
v0000000000cb0220_0 .net "M_O", 31 0, L_0000000000c106c0;  1 drivers
v0000000000cb2660_0 .net "Next_PC", 31 0, v0000000000c9e170_0;  1 drivers
v0000000000cb0ae0_0 .net "PA", 31 0, v0000000000cac210_0;  1 drivers
v0000000000cb0e00_0 .net "PB", 31 0, v0000000000cac850_0;  1 drivers
v0000000000cb1760_0 .net "PC4", 31 0, L_0000000000cb9f00;  1 drivers
v0000000000cb1580_0 .net "PCIN", 31 0, L_0000000000c109d0;  1 drivers
v0000000000cb18a0_0 .net "PCO", 31 0, L_0000000000c107a0;  1 drivers
v0000000000cb0f40_0 .net "PC_RF_ld", 0 0, v0000000000ca3d80_0;  1 drivers
v0000000000cb0fe0_0 .net "PD", 31 0, v0000000000caeb50_0;  1 drivers
v0000000000cb1620_0 .net "PW", 31 0, L_0000000000c10f10;  1 drivers
v0000000000cb1260_0 .var "Reset", 0 0;
v0000000000cb1940_0 .net "S", 0 0, L_0000000000c11060;  1 drivers
v0000000000cb25c0_0 .net "SEx4_out", 31 0, v0000000000cb3ec0_0;  1 drivers
v0000000000cb0400_0 .net "SSE_out", 31 0, v0000000000cb3600_0;  1 drivers
v0000000000cb1080_0 .net "TA", 31 0, L_0000000000cba720;  1 drivers
v0000000000cb1120_0 .net "WB_A_O", 31 0, v0000000000c9fbb0_0;  1 drivers
v0000000000cb2700_0 .net "WB_Bit15_12", 3 0, v0000000000c9edf0_0;  1 drivers
v0000000000cb19e0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c9ead0_0;  1 drivers
v0000000000cb11c0_0 .net "WB_RF_Enable", 0 0, v0000000000c9ea30_0;  1 drivers
v0000000000cb1c60_0 .net "WB_load_instr", 0 0, v0000000000c9e530_0;  1 drivers
v0000000000cb13a0_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000cb00e0_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000cb1440_0 .net "asserted", 0 0, L_0000000000c10ea0;  1 drivers
v0000000000cb0180_0 .net "bl", 0 0, L_0000000000c10340;  1 drivers
v0000000000cb1800_0 .net "cc_alu_1", 3 0, L_0000000000cba220;  1 drivers
v0000000000cb0860_0 .net "cc_alu_2", 3 0, L_0000000000cba040;  1 drivers
v0000000000cb1a80_0 .net "cc_main_alu_out", 3 0, L_0000000000cb8240;  1 drivers
v0000000000cb1b20_0 .net "cc_out", 3 0, v0000000000c9ee90_0;  1 drivers
v0000000000cb27a0_0 .net "choose_ta_r_nop", 0 0, v0000000000c17b40_0;  1 drivers
v0000000000cb09a0_0 .var "clk", 0 0;
v0000000000cb1bc0_0 .var/i "code", 31 0;
v0000000000cb1d00_0 .var "data", 31 0;
v0000000000cb1e40_0 .net "ex_bl", 0 0, v0000000000c0dfd0_0;  1 drivers
v0000000000cb0040_0 .var/i "file", 31 0;
v0000000000cb0540_0 .net "mem_bl", 0 0, v0000000000c161a0_0;  1 drivers
v0000000000cb07c0_0 .net "mux_out_1", 31 0, L_0000000000c11140;  1 drivers
v0000000000cb0360_0 .net "mux_out_1_A", 31 0, v0000000000c9f750_0;  1 drivers
v0000000000cb0a40_0 .net "mux_out_2", 31 0, L_0000000000c10650;  1 drivers
v0000000000cb8060_0 .net "mux_out_2_B", 31 0, v0000000000c9e7b0_0;  1 drivers
v0000000000cb8d80_0 .net "mux_out_3", 31 0, L_0000000000c10d50;  1 drivers
v0000000000cba680_0 .net "mux_out_3_C", 31 0, v0000000000c9fd90_0;  1 drivers
v0000000000cb9140_0 .net "wb_bl", 0 0, v0000000000c9f1b0_0;  1 drivers
L_0000000000cb96e0 .part v0000000000ca4d20_0, 6, 1;
S_0000000000acaf80 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 203, 3 221 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000c10ea0 .functor BUFZ 1, v0000000000c17a00_0, C4<0>, C4<0>, C4<0>;
v0000000000c17140_0 .net "asserted", 0 0, L_0000000000c10ea0;  alias, 1 drivers
v0000000000c17a00_0 .var "assrt", 0 0;
v0000000000c17280_0 .var/i "c", 31 0;
v0000000000c169c0_0 .net "cc_in", 3 0, v0000000000c9ee90_0;  alias, 1 drivers
v0000000000c16380_0 .net "instr_condition", 3 0, v0000000000c9e0d0_0;  alias, 1 drivers
v0000000000c16c40_0 .var/i "n", 31 0;
v0000000000c173c0_0 .var/i "v", 31 0;
v0000000000c17640_0 .var/i "z", 31 0;
E_0000000000bf6560/0 .event edge, v0000000000c169c0_0, v0000000000c16380_0, v0000000000c17640_0, v0000000000c17280_0;
E_0000000000bf6560/1 .event edge, v0000000000c16c40_0, v0000000000c173c0_0;
E_0000000000bf6560 .event/or E_0000000000bf6560/0, E_0000000000bf6560/1;
S_0000000000acb110 .scope module, "Condition_Handler" "Condition_Handler" 2 206, 3 378 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000c17500_0 .net "asserted", 0 0, L_0000000000c10ea0;  alias, 1 drivers
v0000000000c17aa0_0 .net "b_instr", 0 0, L_0000000000c118b0;  alias, 1 drivers
v0000000000c17b40_0 .var "choose_ta_r_nop", 0 0;
E_0000000000bf8720 .event edge, v0000000000c17140_0, v0000000000c17aa0_0;
S_0000000000a97390 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 210, 3 515 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000c175a0_0 .net "A_O", 31 0, L_0000000000cb90a0;  alias, 1 drivers
v0000000000c17f00_0 .net "EXBL", 0 0, v0000000000c0dfd0_0;  alias, 1 drivers
v0000000000c176e0_0 .net "EX_Bit15_12", 3 0, v0000000000c0f150_0;  alias, 1 drivers
v0000000000c17dc0_0 .net "EX_RF_instr", 0 0, v0000000000c0f1f0_0;  alias, 1 drivers
v0000000000c18040_0 .net "EX_load_instr", 0 0, v0000000000c0f650_0;  alias, 1 drivers
v0000000000c164c0_0 .net "EX_mem_read_write", 0 0, v0000000000c0e2f0_0;  alias, 1 drivers
v0000000000c16600_0 .net "EX_mem_size", 0 0, v0000000000c0fab0_0;  alias, 1 drivers
v0000000000c161a0_0 .var "MEMBL", 0 0;
v0000000000c162e0_0 .var "MEM_A_O", 31 0;
v0000000000c16420_0 .var "MEM_Bit15_12", 3 0;
v0000000000c0e4d0_0 .var "MEM_MUX3", 31 0;
v0000000000c0e6b0_0 .var "MEM_RF_Enable", 0 0;
v0000000000c0e070_0 .var "MEM_load_instr", 0 0;
v0000000000c0f970_0 .var "MEM_mem_read_write", 0 0;
v0000000000c0fdd0_0 .var "MEM_mem_size", 0 0;
v0000000000c0e750_0 .net "Reset", 0 0, v0000000000cb1260_0;  1 drivers
v0000000000c0fb50_0 .net "cc_main_alu_out", 3 0, L_0000000000cb8240;  alias, 1 drivers
v0000000000c0ebb0_0 .net "clk", 0 0, v0000000000cb09a0_0;  1 drivers
v0000000000c0f010_0 .net "mux_out_3_C", 31 0, v0000000000c9fd90_0;  alias, 1 drivers
E_0000000000bf81e0 .event posedge, v0000000000c0e750_0, v0000000000c0ebb0_0;
S_0000000000a97520 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 185, 3 449 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /OUTPUT 1 "EXBL";
    .port_info 13 /INPUT 32 "mux_out_1";
    .port_info 14 /INPUT 32 "mux_out_2";
    .port_info 15 /INPUT 32 "mux_out_3";
    .port_info 16 /INPUT 4 "ID_Bit15_12";
    .port_info 17 /INPUT 10 "ID_CU";
    .port_info 18 /INPUT 32 "ID_Bit11_0";
    .port_info 19 /INPUT 8 "ID_addresing_modes";
    .port_info 20 /INPUT 1 "clk";
    .port_info 21 /INPUT 1 "Reset";
v0000000000c0dfd0_0 .var "EXBL", 0 0;
v0000000000c0fa10_0 .var "EX_ALU_OP", 3 0;
v0000000000c0f510_0 .var "EX_Bit11_0", 31 0;
v0000000000c0f150_0 .var "EX_Bit15_12", 3 0;
v0000000000c0f1f0_0 .var "EX_RF_instr", 0 0;
v0000000000c0e110_0 .var "EX_Shift_imm", 0 0;
v0000000000c0e250_0 .var "EX_addresing_modes", 7 0;
v0000000000c0f650_0 .var "EX_load_instr", 0 0;
v0000000000c0e2f0_0 .var "EX_mem_read_write", 0 0;
v0000000000c0fab0_0 .var "EX_mem_size", 0 0;
v0000000000c0e390_0 .net "ID_Bit11_0", 31 0, v0000000000c9f4d0_0;  alias, 1 drivers
v0000000000c0e430_0 .net "ID_Bit15_12", 3 0, v0000000000c9e8f0_0;  alias, 1 drivers
v0000000000adc8f0_0 .net "ID_CU", 9 0, v0000000000ca4d20_0;  alias, 1 drivers
v0000000000adcdf0_0 .net "ID_addresing_modes", 7 0, o0000000000c52a58;  alias, 0 drivers
v0000000000add250_0 .net "Reset", 0 0, v0000000000cb1260_0;  alias, 1 drivers
v0000000000c166a0_0 .net "clk", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000bf3e90_0 .net "mux_out_1", 31 0, L_0000000000c11140;  alias, 1 drivers
v0000000000c9f750_0 .var "mux_out_1_A", 31 0;
v0000000000c9e210_0 .net "mux_out_2", 31 0, L_0000000000c10650;  alias, 1 drivers
v0000000000c9e7b0_0 .var "mux_out_2_B", 31 0;
v0000000000c9eb70_0 .net "mux_out_3", 31 0, L_0000000000c10d50;  alias, 1 drivers
v0000000000c9fd90_0 .var "mux_out_3_C", 31 0;
S_0000000000a97f50 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 125, 3 391 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c9df90_0 .net "DataOut", 31 0, v0000000000ca6bc0_0;  alias, 1 drivers
v0000000000c9e350_0 .net "Hazard_Unit_Ld", 0 0, v0000000000ca3b00_0;  alias, 1 drivers
v0000000000c9e8f0_0 .var "ID_Bit15_12", 3 0;
v0000000000c9e990_0 .var "ID_Bit19_16", 3 0;
v0000000000c9ec10_0 .var "ID_Bit23_0", 23 0;
v0000000000c9f4d0_0 .var "ID_Bit31_0", 31 0;
v0000000000c9e0d0_0 .var "ID_Bit31_28", 3 0;
v0000000000c9f570_0 .var "ID_Bit3_0", 3 0;
v0000000000c9e170_0 .var "ID_Next_PC", 31 0;
v0000000000c9e2b0_0 .net "PC4", 31 0, L_0000000000cb9f00;  alias, 1 drivers
v0000000000c9f390_0 .net "Reset", 0 0, v0000000000cb1260_0;  alias, 1 drivers
v0000000000c9f890_0 .net "asserted", 0 0, L_0000000000c10ea0;  alias, 1 drivers
v0000000000c9f7f0_0 .net "choose_ta_r_nop", 0 0, v0000000000c17b40_0;  alias, 1 drivers
v0000000000c9f250_0 .net "clk", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
S_0000000000a981d0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 222, 3 552 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000c9e3f0_0 .net "MEMBL", 0 0, v0000000000c161a0_0;  alias, 1 drivers
v0000000000c9fe30_0 .net "MEM_RF_Enable", 0 0, v0000000000c0e6b0_0;  alias, 1 drivers
v0000000000c9e850_0 .net "MEM_load_instr", 0 0, v0000000000c0e070_0;  alias, 1 drivers
v0000000000c9e490_0 .net "Reset", 0 0, v0000000000cb1260_0;  alias, 1 drivers
v0000000000c9f1b0_0 .var "WBBL", 0 0;
v0000000000c9ea30_0 .var "WB_RF_Enable", 0 0;
v0000000000c9e530_0 .var "WB_load_instr", 0 0;
v0000000000c9e5d0_0 .net "alu_out", 31 0, v0000000000c162e0_0;  alias, 1 drivers
v0000000000c9f930_0 .net "bit15_12", 3 0, v0000000000c16420_0;  alias, 1 drivers
v0000000000c9f9d0_0 .net "clk", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000c9fa70_0 .net "data_r_out", 31 0, v0000000000ca3e20_0;  alias, 1 drivers
v0000000000c9fbb0_0 .var "wb_alu_out", 31 0;
v0000000000c9edf0_0 .var "wb_bit15_12", 3 0;
v0000000000c9ead0_0 .var "wb_data_r_out", 31 0;
S_0000000000a97a60 .scope module, "Status_register" "Status_register" 2 138, 3 203 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000c9f070_0 .net "Reset", 0 0, v0000000000cb1260_0;  alias, 1 drivers
v0000000000c9ecb0_0 .net "S", 0 0, L_0000000000c11060;  alias, 1 drivers
v0000000000c9e670_0 .net "cc_in", 3 0, L_0000000000cb8240;  alias, 1 drivers
v0000000000c9ee90_0 .var "cc_out", 3 0;
v0000000000c9f2f0_0 .net "clk", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
E_0000000000bf8320 .event posedge, v0000000000c0ebb0_0;
S_0000000000a97bf0 .scope module, "alu_1" "alu" 2 115, 3 1278 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c9f430_0 .net "A", 31 0, L_0000000000c107a0;  alias, 1 drivers
v0000000000c9f610_0 .net "Alu_Out", 3 0, L_0000000000cba220;  alias, 1 drivers
L_0000000000cbc018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c9e030_0 .net "B", 31 0, L_0000000000cbc018;  1 drivers
L_0000000000cbc0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c9fb10_0 .net "Cin", 0 0, L_0000000000cbc0a8;  1 drivers
L_0000000000cbc060 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c9e710_0 .net "OPS", 3 0, L_0000000000cbc060;  1 drivers
v0000000000c9ed50_0 .var "OPS_result", 32 0;
v0000000000c9ef30_0 .net/s "S", 31 0, L_0000000000cb9f00;  alias, 1 drivers
v0000000000c9fc50_0 .net *"_ivl_11", 0 0, L_0000000000cb8e20;  1 drivers
v0000000000c9f6b0_0 .net *"_ivl_16", 0 0, L_0000000000cba360;  1 drivers
v0000000000c9efd0_0 .net *"_ivl_3", 0 0, L_0000000000cb84c0;  1 drivers
v0000000000c9f110_0 .net *"_ivl_7", 0 0, L_0000000000cb8b00;  1 drivers
v0000000000c9fcf0_0 .var/i "ol", 31 0;
v0000000000ca1f50_0 .var/i "tc", 31 0;
v0000000000ca15f0_0 .var/i "tn", 31 0;
v0000000000ca21d0_0 .var/i "tv", 31 0;
v0000000000ca2a90_0 .var/i "tz", 31 0;
E_0000000000bf83a0/0 .event edge, v0000000000c9e710_0, v0000000000c9f430_0, v0000000000c9e030_0, v0000000000c9fb10_0;
E_0000000000bf83a0/1 .event edge, v0000000000c9ed50_0, v0000000000c9fcf0_0;
E_0000000000bf83a0 .event/or E_0000000000bf83a0/0, E_0000000000bf83a0/1;
L_0000000000cb84c0 .part v0000000000ca15f0_0, 0, 1;
L_0000000000cb8b00 .part v0000000000ca2a90_0, 0, 1;
L_0000000000cb8e20 .part v0000000000ca1f50_0, 0, 1;
L_0000000000cba220 .concat8 [ 1 1 1 1], L_0000000000cba360, L_0000000000cb8e20, L_0000000000cb8b00, L_0000000000cb84c0;
L_0000000000cba360 .part v0000000000ca21d0_0, 0, 1;
L_0000000000cb9f00 .part v0000000000c9ed50_0, 0, 32;
S_0000000000a8b4a0 .scope module, "alu_2" "alu" 2 146, 3 1278 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000ca1370_0 .net "A", 31 0, v0000000000cb3ec0_0;  alias, 1 drivers
v0000000000ca1410_0 .net "Alu_Out", 3 0, L_0000000000cba040;  alias, 1 drivers
v0000000000ca24f0_0 .net "B", 31 0, v0000000000c9e170_0;  alias, 1 drivers
L_0000000000cbc138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ca1870_0 .net "Cin", 0 0, L_0000000000cbc138;  1 drivers
L_0000000000cbc0f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000ca2950_0 .net "OPS", 3 0, L_0000000000cbc0f0;  1 drivers
v0000000000ca2130_0 .var "OPS_result", 32 0;
v0000000000ca12d0_0 .net/s "S", 31 0, L_0000000000cba720;  alias, 1 drivers
v0000000000ca17d0_0 .net *"_ivl_11", 0 0, L_0000000000cb9fa0;  1 drivers
v0000000000ca1ff0_0 .net *"_ivl_16", 0 0, L_0000000000cb8600;  1 drivers
v0000000000ca29f0_0 .net *"_ivl_3", 0 0, L_0000000000cb95a0;  1 drivers
v0000000000ca14b0_0 .net *"_ivl_7", 0 0, L_0000000000cb8f60;  1 drivers
v0000000000ca1690_0 .var/i "ol", 31 0;
v0000000000ca2b30_0 .var/i "tc", 31 0;
v0000000000ca2d10_0 .var/i "tn", 31 0;
v0000000000ca1b90_0 .var/i "tv", 31 0;
v0000000000ca1050_0 .var/i "tz", 31 0;
E_0000000000bf7f60/0 .event edge, v0000000000ca2950_0, v0000000000ca1370_0, v0000000000c9e170_0, v0000000000ca1870_0;
E_0000000000bf7f60/1 .event edge, v0000000000ca2130_0, v0000000000ca1690_0;
E_0000000000bf7f60 .event/or E_0000000000bf7f60/0, E_0000000000bf7f60/1;
L_0000000000cb95a0 .part v0000000000ca2d10_0, 0, 1;
L_0000000000cb8f60 .part v0000000000ca1050_0, 0, 1;
L_0000000000cb9fa0 .part v0000000000ca2b30_0, 0, 1;
L_0000000000cba040 .concat8 [ 1 1 1 1], L_0000000000cb8600, L_0000000000cb9fa0, L_0000000000cb8f60, L_0000000000cb95a0;
L_0000000000cb8600 .part v0000000000ca1b90_0, 0, 1;
L_0000000000cba720 .part v0000000000ca2130_0, 0, 32;
S_0000000000a8b630 .scope module, "alu_main" "alu" 2 194, 3 1278 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000ca2db0_0 .net "A", 31 0, v0000000000c9f750_0;  alias, 1 drivers
v0000000000ca1550_0 .net "Alu_Out", 3 0, L_0000000000cb8240;  alias, 1 drivers
v0000000000ca2090_0 .net "B", 31 0, L_0000000000c10810;  alias, 1 drivers
v0000000000ca2bd0_0 .net "Cin", 0 0, v0000000000cb3d80_0;  alias, 1 drivers
v0000000000ca1730_0 .net "OPS", 3 0, v0000000000c0fa10_0;  alias, 1 drivers
v0000000000ca1910_0 .var "OPS_result", 32 0;
v0000000000ca2c70_0 .net/s "S", 31 0, L_0000000000cb90a0;  alias, 1 drivers
v0000000000ca2e50_0 .net *"_ivl_11", 0 0, L_0000000000cb9a00;  1 drivers
v0000000000ca1c30_0 .net *"_ivl_16", 0 0, L_0000000000cb9780;  1 drivers
v0000000000ca2630_0 .net *"_ivl_3", 0 0, L_0000000000cb9aa0;  1 drivers
v0000000000ca19b0_0 .net *"_ivl_7", 0 0, L_0000000000cb8100;  1 drivers
v0000000000ca1190_0 .var/i "ol", 31 0;
v0000000000ca2590_0 .var/i "tc", 31 0;
v0000000000ca2450_0 .var/i "tn", 31 0;
v0000000000ca10f0_0 .var/i "tv", 31 0;
v0000000000ca26d0_0 .var/i "tz", 31 0;
E_0000000000bf8820/0 .event edge, v0000000000c0fa10_0, v0000000000c9f750_0, v0000000000ca2090_0, v0000000000ca2bd0_0;
E_0000000000bf8820/1 .event edge, v0000000000ca1910_0, v0000000000ca1190_0;
E_0000000000bf8820 .event/or E_0000000000bf8820/0, E_0000000000bf8820/1;
L_0000000000cb9aa0 .part v0000000000ca2450_0, 0, 1;
L_0000000000cb8100 .part v0000000000ca26d0_0, 0, 1;
L_0000000000cb9a00 .part v0000000000ca2590_0, 0, 1;
L_0000000000cb8240 .concat8 [ 1 1 1 1], L_0000000000cb9780, L_0000000000cb9a00, L_0000000000cb8100, L_0000000000cb9aa0;
L_0000000000cb9780 .part v0000000000ca10f0_0, 0, 1;
L_0000000000cb90a0 .part v0000000000ca1910_0, 0, 32;
S_0000000000a8b7c0 .scope module, "control_unit1" "control_unit" 2 133, 3 7 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000c118b0 .functor BUFZ 1, v0000000000ca4780_0, C4<0>, C4<0>, C4<0>;
L_0000000000c10340 .functor BUFZ 1, v0000000000ca4320_0, C4<0>, C4<0>, C4<0>;
L_0000000000c11060 .functor BUFZ 1, v0000000000ca37e0_0, C4<0>, C4<0>, C4<0>;
v0000000000ca2270_0 .net "A", 31 0, v0000000000c9f4d0_0;  alias, 1 drivers
v0000000000ca1a50_0 .net "BL", 0 0, L_0000000000c10340;  alias, 1 drivers
v0000000000ca1af0_0 .net "C_U_out", 8 0, L_0000000000cb9460;  alias, 1 drivers
v0000000000ca1230_0 .net "ID_B_instr", 0 0, L_0000000000c118b0;  alias, 1 drivers
v0000000000ca1cd0_0 .net "Reset", 0 0, v0000000000cb1260_0;  alias, 1 drivers
v0000000000ca1eb0_0 .net "S", 0 0, L_0000000000c11060;  alias, 1 drivers
v0000000000ca2810_0 .net *"_ivl_11", 0 0, v0000000000ca3ba0_0;  1 drivers
v0000000000ca23b0_0 .net *"_ivl_17", 3 0, v0000000000ca2770_0;  1 drivers
v0000000000ca2310_0 .net *"_ivl_21", 0 0, v0000000000ca4aa0_0;  1 drivers
v0000000000ca1d70_0 .net *"_ivl_26", 0 0, v0000000000ca43c0_0;  1 drivers
v0000000000ca0fb0_0 .net *"_ivl_3", 0 0, v0000000000ca3920_0;  1 drivers
v0000000000ca1e10_0 .net *"_ivl_7", 0 0, v0000000000ca3c40_0;  1 drivers
v0000000000ca2770_0 .var "alu_op", 3 0;
v0000000000ca28b0_0 .net "asserted", 0 0, L_0000000000c10ea0;  alias, 1 drivers
v0000000000ca4320_0 .var "b_bl", 0 0;
v0000000000ca4780_0 .var "b_instr", 0 0;
v0000000000ca37e0_0 .var "change", 0 0;
v0000000000ca3a60_0 .net "clk", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000ca3880_0 .var "instr", 2 0;
v0000000000ca3ba0_0 .var "l_instr", 0 0;
v0000000000ca4aa0_0 .var "m_rw", 0 0;
v0000000000ca43c0_0 .var "m_size", 0 0;
v0000000000ca4dc0_0 .var "r_sr_off", 0 0;
v0000000000ca3c40_0 .var "rf_instr", 0 0;
v0000000000ca3920_0 .var "s_imm", 0 0;
E_0000000000bf8420/0 .event edge, v0000000000c0e750_0, v0000000000c0e390_0, v0000000000c17140_0, v0000000000ca3880_0;
E_0000000000bf8420/1 .event edge, v0000000000ca3ba0_0, v0000000000ca4320_0;
E_0000000000bf8420 .event/or E_0000000000bf8420/0, E_0000000000bf8420/1;
LS_0000000000cb9460_0_0 .concat8 [ 1 1 4 1], v0000000000ca3c40_0, v0000000000ca3ba0_0, v0000000000ca2770_0, v0000000000ca3920_0;
LS_0000000000cb9460_0_4 .concat8 [ 1 1 0 0], v0000000000ca4aa0_0, v0000000000ca43c0_0;
L_0000000000cb9460 .concat8 [ 7 2 0 0], LS_0000000000cb9460_0_0, LS_0000000000cb9460_0_4;
S_0000000000aa52d0 .scope module, "data_ram" "data_ram256x8" 2 214, 3 614 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000ca32e0_0 .net "Address", 31 0, v0000000000c162e0_0;  alias, 1 drivers
v0000000000ca3380_0 .net "DataIn", 31 0, v0000000000c0e4d0_0;  alias, 1 drivers
v0000000000ca3e20_0 .var "DataOut", 31 0;
v0000000000ca3ec0 .array "Mem", 255 0, 7 0;
v0000000000ca4280_0 .net "ReadWrite", 0 0, v0000000000c0f970_0;  alias, 1 drivers
v0000000000ca3060_0 .net "Size", 0 0, v0000000000c0fdd0_0;  alias, 1 drivers
E_0000000000bf88a0/0 .event edge, v0000000000c0fdd0_0, v0000000000c0e4d0_0, v0000000000c162e0_0, v0000000000c0f970_0;
E_0000000000bf88a0/1 .event edge, v0000000000c9fa70_0;
E_0000000000bf88a0 .event/or E_0000000000bf88a0/0, E_0000000000bf88a0/1;
S_0000000000aa5460 .scope module, "h_u" "hazard_unit" 2 236, 3 770 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000ca45a0_0 .net "EX_Bit15_12", 3 0, v0000000000c0f150_0;  alias, 1 drivers
v0000000000ca2fc0_0 .net "EX_RF_Enable", 0 0, v0000000000c0f1f0_0;  alias, 1 drivers
v0000000000ca4460_0 .net "EX_load_instr", 0 0, v0000000000c0f650_0;  alias, 1 drivers
v0000000000ca3100_0 .net "ID_Bit19_16", 3 0, v0000000000c9e990_0;  alias, 1 drivers
v0000000000ca4640_0 .net "ID_Bit3_0", 3 0, v0000000000c9f570_0;  alias, 1 drivers
v0000000000ca4140_0 .net "ID_shift_imm", 0 0, L_0000000000cb96e0;  1 drivers
v0000000000ca3b00_0 .var "IF_ID_load", 0 0;
v0000000000ca3740_0 .net "MEM_Bit15_12", 3 0, v0000000000c16420_0;  alias, 1 drivers
v0000000000ca3420_0 .net "MEM_RF_Enable", 0 0, v0000000000c0e6b0_0;  alias, 1 drivers
v0000000000ca4500_0 .var "MUX1_signal", 1 0;
v0000000000ca46e0_0 .var "MUX2_signal", 1 0;
v0000000000ca3f60_0 .var "MUX3_signal", 1 0;
v0000000000ca41e0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000ca3d80_0 .var "PC_RF_load", 0 0;
v0000000000ca4820_0 .net "WB_Bit15_12", 3 0, v0000000000c9edf0_0;  alias, 1 drivers
v0000000000ca48c0_0 .net "WB_RF_Enable", 0 0, v0000000000c9ea30_0;  alias, 1 drivers
v0000000000ca4c80_0 .net "clk", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
E_0000000000bf87a0/0 .event edge, v0000000000c18040_0, v0000000000c9f570_0, v0000000000c176e0_0, v0000000000ca4140_0;
E_0000000000bf87a0/1 .event edge, v0000000000c9e990_0, v0000000000c9ea30_0, v0000000000c9edf0_0, v0000000000c0e6b0_0;
E_0000000000bf87a0/2 .event edge, v0000000000c16420_0, v0000000000c17dc0_0;
E_0000000000bf87a0 .event/or E_0000000000bf87a0/0, E_0000000000bf87a0/1, E_0000000000bf87a0/2;
S_0000000000aa55f0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 136, 3 687 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 10 "MUX_Out";
v0000000000ca4960_0 .net "BL", 0 0, L_0000000000c10340;  alias, 1 drivers
v0000000000ca4b40_0 .net "C_U", 8 0, L_0000000000cb9460;  alias, 1 drivers
v0000000000ca4a00_0 .net "HF_U", 0 0, v0000000000ca41e0_0;  alias, 1 drivers
v0000000000ca4be0_0 .net "MUX_Out", 9 0, v0000000000ca4d20_0;  alias, 1 drivers
v0000000000ca4d20_0 .var "salida", 9 0;
E_0000000000bf96a0 .event edge, v0000000000ca41e0_0, v0000000000ca1a50_0, v0000000000ca1af0_0;
S_0000000000a94a20 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 117, 3 710 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c109d0 .functor BUFZ 32, v0000000000ca4000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ca31a0_0 .net "A", 31 0, L_0000000000cb9f00;  alias, 1 drivers
v0000000000ca4e60_0 .net "B", 31 0, L_0000000000cba720;  alias, 1 drivers
v0000000000ca3240_0 .net "MUX_Out", 31 0, L_0000000000c109d0;  alias, 1 drivers
v0000000000ca4000_0 .var "salida", 31 0;
v0000000000ca34c0_0 .net "sig", 0 0, v0000000000c17b40_0;  alias, 1 drivers
E_0000000000bf8b60 .event edge, v0000000000c17b40_0, v0000000000c9e2b0_0, v0000000000ca12d0_0;
S_0000000000a94bb0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 200, 3 710 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c10810 .functor BUFZ 32, v0000000000ca39c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ca3600_0 .net "A", 31 0, v0000000000c9e7b0_0;  alias, 1 drivers
v0000000000ca3560_0 .net "B", 31 0, v0000000000cb3600_0;  alias, 1 drivers
v0000000000ca36a0_0 .net "MUX_Out", 31 0, L_0000000000c10810;  alias, 1 drivers
v0000000000ca39c0_0 .var "salida", 31 0;
v0000000000ca3ce0_0 .net "sig", 0 0, v0000000000c0e110_0;  alias, 1 drivers
E_0000000000bf8ce0 .event edge, v0000000000c0e110_0, v0000000000c9e7b0_0, v0000000000ca3560_0;
S_0000000000ca5c50 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 218, 3 710 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c106c0 .functor BUFZ 32, v0000000000ca6940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ca40a0_0 .net "A", 31 0, v0000000000c162e0_0;  alias, 1 drivers
v0000000000ca7520_0 .net "B", 31 0, v0000000000ca3e20_0;  alias, 1 drivers
v0000000000ca7de0_0 .net "MUX_Out", 31 0, L_0000000000c106c0;  alias, 1 drivers
v0000000000ca6940_0 .var "salida", 31 0;
v0000000000ca7a20_0 .net "sig", 0 0, v0000000000c0e070_0;  alias, 1 drivers
E_0000000000bfd1a0 .event edge, v0000000000c0e070_0, v0000000000c162e0_0, v0000000000c9fa70_0;
S_0000000000ca5de0 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 226, 3 710 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c10f10 .functor BUFZ 32, v0000000000ca7160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ca7840_0 .net "A", 31 0, v0000000000c9fbb0_0;  alias, 1 drivers
v0000000000ca7020_0 .net "B", 31 0, v0000000000c9ead0_0;  alias, 1 drivers
v0000000000ca6800_0 .net "MUX_Out", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000ca7160_0 .var "salida", 31 0;
v0000000000ca6760_0 .net "sig", 0 0, v0000000000c9e530_0;  alias, 1 drivers
E_0000000000bfd260 .event edge, v0000000000c9e530_0, v0000000000c9fbb0_0, v0000000000c9ead0_0;
S_0000000000ca5610 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 162, 3 662 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c11140 .functor BUFZ 32, v0000000000ca6b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ca7b60_0 .net "A_O", 31 0, L_0000000000cb90a0;  alias, 1 drivers
v0000000000ca6440_0 .net "HF_U", 1 0, v0000000000ca4500_0;  alias, 1 drivers
v0000000000ca7e80_0 .net "MUX_Out", 31 0, L_0000000000c11140;  alias, 1 drivers
v0000000000ca68a0_0 .net "M_O", 31 0, L_0000000000c106c0;  alias, 1 drivers
v0000000000ca69e0_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000ca6f80_0 .net "X", 31 0, v0000000000cac210_0;  alias, 1 drivers
v0000000000ca6b20_0 .var "salida", 31 0;
E_0000000000c00820/0 .event edge, v0000000000ca4500_0, v0000000000ca6f80_0, v0000000000c175a0_0, v0000000000ca7de0_0;
E_0000000000c00820/1 .event edge, v0000000000ca6800_0;
E_0000000000c00820 .event/or E_0000000000c00820/0, E_0000000000c00820/1;
S_0000000000ca5160 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 165, 3 662 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c10650 .functor BUFZ 32, v0000000000ca7d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ca7ca0_0 .net "A_O", 31 0, L_0000000000cb90a0;  alias, 1 drivers
v0000000000ca6300_0 .net "HF_U", 1 0, v0000000000ca46e0_0;  alias, 1 drivers
v0000000000ca72a0_0 .net "MUX_Out", 31 0, L_0000000000c10650;  alias, 1 drivers
v0000000000ca6da0_0 .net "M_O", 31 0, L_0000000000c106c0;  alias, 1 drivers
v0000000000ca6c60_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000ca6a80_0 .net "X", 31 0, v0000000000cac850_0;  alias, 1 drivers
v0000000000ca7d40_0 .var "salida", 31 0;
E_0000000000c00ae0/0 .event edge, v0000000000ca46e0_0, v0000000000ca6a80_0, v0000000000c175a0_0, v0000000000ca7de0_0;
E_0000000000c00ae0/1 .event edge, v0000000000ca6800_0;
E_0000000000c00ae0 .event/or E_0000000000c00ae0/0, E_0000000000c00ae0/1;
S_0000000000ca57a0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 168, 3 662 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c10d50 .functor BUFZ 32, v0000000000ca6080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ca7700_0 .net "A_O", 31 0, L_0000000000cb90a0;  alias, 1 drivers
v0000000000ca73e0_0 .net "HF_U", 1 0, v0000000000ca3f60_0;  alias, 1 drivers
v0000000000ca6260_0 .net "MUX_Out", 31 0, L_0000000000c10d50;  alias, 1 drivers
v0000000000ca6ee0_0 .net "M_O", 31 0, L_0000000000c106c0;  alias, 1 drivers
v0000000000ca6580_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000ca63a0_0 .net "X", 31 0, v0000000000caeb50_0;  alias, 1 drivers
v0000000000ca6080_0 .var "salida", 31 0;
E_0000000000c009a0/0 .event edge, v0000000000ca3f60_0, v0000000000ca63a0_0, v0000000000c175a0_0, v0000000000ca7de0_0;
E_0000000000c009a0/1 .event edge, v0000000000ca6800_0;
E_0000000000c009a0 .event/or E_0000000000c009a0/0, E_0000000000c009a0/1;
S_0000000000ca52f0 .scope module, "ram1" "inst_ram256x8" 2 80, 3 582 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000ca70c0_0 .net "Address", 31 0, L_0000000000c107a0;  alias, 1 drivers
v0000000000ca6bc0_0 .var "DataOut", 31 0;
v0000000000ca7200 .array "Mem", 255 0, 7 0;
E_0000000000bff520 .event edge, v0000000000c9f430_0, v0000000000c9df90_0;
S_0000000000ca5480 .scope module, "register_file_1" "register_file" 2 158, 3 1098 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
    .port_info 13 /INPUT 1 "BL";
L_0000000000c107a0 .functor BUFZ 32, v0000000000cab720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000caf230_0 .net "BL", 0 0, v0000000000c9f1b0_0;  alias, 1 drivers
v0000000000cafeb0_0 .net "C", 3 0, v0000000000c9edf0_0;  alias, 1 drivers
v0000000000cafd70_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000cae830_0 .net "E", 15 0, v0000000000cac670_0;  1 drivers
v0000000000cafa50_0 .net "HZPCld", 0 0, v0000000000ca3d80_0;  alias, 1 drivers
v0000000000cafaf0_0 .net "MO", 31 0, v0000000000cadc50_0;  1 drivers
v0000000000caf050_0 .net "PA", 31 0, v0000000000cac210_0;  alias, 1 drivers
v0000000000cae970_0 .net "PB", 31 0, v0000000000cac850_0;  alias, 1 drivers
v0000000000caebf0_0 .net "PCin", 31 0, L_0000000000c109d0;  alias, 1 drivers
v0000000000caec90_0 .net "PCout", 31 0, L_0000000000c107a0;  alias, 1 drivers
v0000000000caf0f0_0 .net "PD", 31 0, v0000000000caeb50_0;  alias, 1 drivers
v0000000000caf190_0 .net/s "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000caf870_0 .net/s "Q0", 31 0, v0000000000ca6e40_0;  1 drivers
v0000000000caed30_0 .net/s "Q1", 31 0, v0000000000ca75c0_0;  1 drivers
v0000000000caedd0_0 .net/s "Q10", 31 0, v0000000000ca7980_0;  1 drivers
v0000000000caee70_0 .net/s "Q11", 31 0, v0000000000caa000_0;  1 drivers
v0000000000caf5f0_0 .net/s "Q12", 31 0, v0000000000caa6e0_0;  1 drivers
v0000000000caef10_0 .net/s "Q13", 31 0, v0000000000caa460_0;  1 drivers
v0000000000caf550_0 .net/s "Q14", 31 0, v0000000000caa640_0;  1 drivers
v0000000000caf410_0 .net/s "Q15", 31 0, v0000000000cab720_0;  1 drivers
v0000000000caefb0_0 .net/s "Q2", 31 0, v0000000000caa780_0;  1 drivers
v0000000000caf4b0_0 .net/s "Q3", 31 0, v0000000000caa0a0_0;  1 drivers
v0000000000caf690_0 .net/s "Q4", 31 0, v0000000000cab540_0;  1 drivers
v0000000000caf730_0 .net/s "Q5", 31 0, v0000000000cabae0_0;  1 drivers
v0000000000cb2fc0_0 .net/s "Q6", 31 0, v0000000000caa8c0_0;  1 drivers
v0000000000cb2c00_0 .net/s "Q7", 31 0, v0000000000cae650_0;  1 drivers
v0000000000cb3060_0 .net/s "Q8", 31 0, v0000000000cacfd0_0;  1 drivers
v0000000000cb3b00_0 .net/s "Q9", 31 0, v0000000000cae1f0_0;  1 drivers
o0000000000c57948 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000cb3e20_0 .net "R15MO", 1 0, o0000000000c57948;  0 drivers
v0000000000cb2ac0_0 .net "RFLd", 0 0, v0000000000c9ea30_0;  alias, 1 drivers
v0000000000cb3100_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
v0000000000cb2ca0_0 .net "SA", 3 0, v0000000000c9e990_0;  alias, 1 drivers
v0000000000cb2b60_0 .net "SB", 3 0, v0000000000c9f570_0;  alias, 1 drivers
L_0000000000cb9b40 .part v0000000000cac670_0, 15, 1;
L_0000000000cb8560 .part v0000000000cac670_0, 0, 1;
L_0000000000cb8c40 .part v0000000000cac670_0, 1, 1;
L_0000000000cba0e0 .part v0000000000cac670_0, 2, 1;
L_0000000000cba7c0 .part v0000000000cac670_0, 3, 1;
L_0000000000cb86a0 .part v0000000000cac670_0, 4, 1;
L_0000000000cb9640 .part v0000000000cac670_0, 5, 1;
L_0000000000cba540 .part v0000000000cac670_0, 6, 1;
L_0000000000cb8740 .part v0000000000cac670_0, 7, 1;
L_0000000000cb8ba0 .part v0000000000cac670_0, 8, 1;
L_0000000000cb87e0 .part v0000000000cac670_0, 9, 1;
L_0000000000cb9be0 .part v0000000000cac670_0, 10, 1;
L_0000000000cb8ce0 .part v0000000000cac670_0, 11, 1;
L_0000000000cb8a60 .part v0000000000cac670_0, 12, 1;
L_0000000000cb8880 .part v0000000000cac670_0, 13, 1;
L_0000000000cb9000 .part v0000000000cac670_0, 14, 1;
S_0000000000ca5930 .scope module, "R0" "register" 3 1130, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ca77a0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000ca6d00_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000ca6e40_0 .var "Q", 31 0;
v0000000000ca7340_0 .net "RFLd", 0 0, L_0000000000cb8560;  1 drivers
v0000000000ca5fe0_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca4fd0 .scope module, "R1" "register" 3 1131, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ca7480_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000ca6120_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000ca75c0_0 .var "Q", 31 0;
v0000000000ca66c0_0 .net "RFLd", 0 0, L_0000000000cb8c40;  1 drivers
v0000000000ca7660_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca5ac0 .scope module, "R10" "register" 3 1140, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ca78e0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000ca64e0_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000ca7980_0 .var "Q", 31 0;
v0000000000ca7ac0_0 .net "RFLd", 0 0, L_0000000000cb9be0;  1 drivers
v0000000000ca7c00_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca8180 .scope module, "R11" "register" 3 1141, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ca61c0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000ca6620_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000caa000_0 .var "Q", 31 0;
v0000000000cabea0_0 .net "RFLd", 0 0, L_0000000000cb8ce0;  1 drivers
v0000000000caa500_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca84a0 .scope module, "R12" "register" 3 1142, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000caadc0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000cab400_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000caa6e0_0 .var "Q", 31 0;
v0000000000cab220_0 .net "RFLd", 0 0, L_0000000000cb8a60;  1 drivers
v0000000000cabb80_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca8310 .scope module, "R13" "register" 3 1143, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cab4a0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000caab40_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000caa460_0 .var "Q", 31 0;
v0000000000caa5a0_0 .net "RFLd", 0 0, L_0000000000cb8880;  1 drivers
v0000000000caaaa0_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca98f0 .scope module, "R14" "register" 3 1144, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cab2c0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000caa3c0_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000caa640_0 .var "Q", 31 0;
v0000000000cab040_0 .net "RFLd", 0 0, L_0000000000cb9000;  1 drivers
v0000000000cab360_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca8630 .scope module, "R15" "PCregister" 3 1145, 3 1257 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000caba40_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000cabe00_0 .net "HZPCld", 0 0, v0000000000ca3d80_0;  alias, 1 drivers
v0000000000caac80_0 .net "MOin", 31 0, v0000000000cadc50_0;  alias, 1 drivers
v0000000000cab720_0 .var "Q", 31 0;
v0000000000caa960_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca9a80 .scope module, "R2" "register" 3 1132, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cab7c0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000cab860_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000caa780_0 .var "Q", 31 0;
v0000000000cab5e0_0 .net "RFLd", 0 0, L_0000000000cba0e0;  1 drivers
v0000000000cabd60_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca87c0 .scope module, "R3" "register" 3 1133, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cab0e0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000caabe0_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000caa0a0_0 .var "Q", 31 0;
v0000000000cab680_0 .net "RFLd", 0 0, L_0000000000cba7c0;  1 drivers
v0000000000caae60_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca7ff0 .scope module, "R4" "register" 3 1134, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000caafa0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000caa320_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000cab540_0 .var "Q", 31 0;
v0000000000caa280_0 .net "RFLd", 0 0, L_0000000000cb86a0;  1 drivers
v0000000000caaf00_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca8e00 .scope module, "R5" "register" 3 1135, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cab900_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000cab9a0_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000cabae0_0 .var "Q", 31 0;
v0000000000caa1e0_0 .net "RFLd", 0 0, L_0000000000cb9640;  1 drivers
v0000000000cab180_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca9c10 .scope module, "R6" "register" 3 1136, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000caa820_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000caad20_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000caa8c0_0 .var "Q", 31 0;
v0000000000cabc20_0 .net "RFLd", 0 0, L_0000000000cba540;  1 drivers
v0000000000cabcc0_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca92b0 .scope module, "R7" "register" 3 1137, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000caa140_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000caaa00_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000cae650_0 .var "Q", 31 0;
v0000000000cac990_0 .net "RFLd", 0 0, L_0000000000cb8740;  1 drivers
v0000000000cad570_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca9da0 .scope module, "R8" "register" 3 1138, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cac8f0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000caded0_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000cacfd0_0 .var "Q", 31 0;
v0000000000cad4d0_0 .net "RFLd", 0 0, L_0000000000cb8ba0;  1 drivers
v0000000000cadf70_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca8950 .scope module, "R9" "register" 3 1139, 3 1243 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cac2b0_0 .net "CLK", 0 0, v0000000000cb09a0_0;  alias, 1 drivers
v0000000000cace90_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000cae1f0_0 .var "Q", 31 0;
v0000000000cadcf0_0 .net "RFLd", 0 0, L_0000000000cb87e0;  1 drivers
v0000000000cac5d0_0 .net "RST", 0 0, v0000000000cb1260_0;  alias, 1 drivers
S_0000000000ca8ae0 .scope module, "bc" "binary_decoder" 3 1113, 3 1150 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000cacc10_0 .net "C", 3 0, v0000000000c9edf0_0;  alias, 1 drivers
v0000000000cac670_0 .var "E", 15 0;
v0000000000cacdf0_0 .net "Ld", 0 0, v0000000000c9ea30_0;  alias, 1 drivers
E_0000000000c015e0 .event edge, v0000000000c9ea30_0, v0000000000c9edf0_0;
S_0000000000ca8f90 .scope module, "muxA" "multiplexer" 3 1116, 3 1182 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000cad9d0_0 .net "I0", 31 0, v0000000000ca6e40_0;  alias, 1 drivers
v0000000000cae6f0_0 .net "I1", 31 0, v0000000000ca75c0_0;  alias, 1 drivers
v0000000000cac170_0 .net "I10", 31 0, v0000000000ca7980_0;  alias, 1 drivers
v0000000000caca30_0 .net "I11", 31 0, v0000000000caa000_0;  alias, 1 drivers
v0000000000cacf30_0 .net "I12", 31 0, v0000000000caa6e0_0;  alias, 1 drivers
v0000000000cae010_0 .net "I13", 31 0, v0000000000caa460_0;  alias, 1 drivers
v0000000000cad610_0 .net "I14", 31 0, v0000000000caa640_0;  alias, 1 drivers
v0000000000cacad0_0 .net "I15", 31 0, v0000000000cab720_0;  alias, 1 drivers
v0000000000cad070_0 .net "I2", 31 0, v0000000000caa780_0;  alias, 1 drivers
v0000000000cad110_0 .net "I3", 31 0, v0000000000caa0a0_0;  alias, 1 drivers
v0000000000cae790_0 .net "I4", 31 0, v0000000000cab540_0;  alias, 1 drivers
v0000000000cac030_0 .net "I5", 31 0, v0000000000cabae0_0;  alias, 1 drivers
v0000000000cad430_0 .net "I6", 31 0, v0000000000caa8c0_0;  alias, 1 drivers
v0000000000cad6b0_0 .net "I7", 31 0, v0000000000cae650_0;  alias, 1 drivers
v0000000000cac0d0_0 .net "I8", 31 0, v0000000000cacfd0_0;  alias, 1 drivers
v0000000000cacb70_0 .net "I9", 31 0, v0000000000cae1f0_0;  alias, 1 drivers
v0000000000cac210_0 .var "P", 31 0;
v0000000000cad750_0 .net "S", 3 0, v0000000000c9e990_0;  alias, 1 drivers
E_0000000000c01620/0 .event edge, v0000000000c9e990_0, v0000000000cab720_0, v0000000000caa640_0, v0000000000caa460_0;
E_0000000000c01620/1 .event edge, v0000000000caa6e0_0, v0000000000caa000_0, v0000000000ca7980_0, v0000000000cae1f0_0;
E_0000000000c01620/2 .event edge, v0000000000cacfd0_0, v0000000000cae650_0, v0000000000caa8c0_0, v0000000000cabae0_0;
E_0000000000c01620/3 .event edge, v0000000000cab540_0, v0000000000caa0a0_0, v0000000000caa780_0, v0000000000ca75c0_0;
E_0000000000c01620/4 .event edge, v0000000000ca6e40_0;
E_0000000000c01620 .event/or E_0000000000c01620/0, E_0000000000c01620/1, E_0000000000c01620/2, E_0000000000c01620/3, E_0000000000c01620/4;
S_0000000000ca9760 .scope module, "muxB" "multiplexer" 3 1117, 3 1182 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000cae290_0 .net "I0", 31 0, v0000000000ca6e40_0;  alias, 1 drivers
v0000000000cac350_0 .net "I1", 31 0, v0000000000ca75c0_0;  alias, 1 drivers
v0000000000caccb0_0 .net "I10", 31 0, v0000000000ca7980_0;  alias, 1 drivers
v0000000000cad7f0_0 .net "I11", 31 0, v0000000000caa000_0;  alias, 1 drivers
v0000000000cad2f0_0 .net "I12", 31 0, v0000000000caa6e0_0;  alias, 1 drivers
v0000000000cac3f0_0 .net "I13", 31 0, v0000000000caa460_0;  alias, 1 drivers
v0000000000cac490_0 .net "I14", 31 0, v0000000000caa640_0;  alias, 1 drivers
v0000000000cac530_0 .net "I15", 31 0, v0000000000cab720_0;  alias, 1 drivers
v0000000000cad890_0 .net "I2", 31 0, v0000000000caa780_0;  alias, 1 drivers
v0000000000cae510_0 .net "I3", 31 0, v0000000000caa0a0_0;  alias, 1 drivers
v0000000000cac710_0 .net "I4", 31 0, v0000000000cab540_0;  alias, 1 drivers
v0000000000cacd50_0 .net "I5", 31 0, v0000000000cabae0_0;  alias, 1 drivers
v0000000000cac7b0_0 .net "I6", 31 0, v0000000000caa8c0_0;  alias, 1 drivers
v0000000000cadbb0_0 .net "I7", 31 0, v0000000000cae650_0;  alias, 1 drivers
v0000000000cad390_0 .net "I8", 31 0, v0000000000cacfd0_0;  alias, 1 drivers
v0000000000cad930_0 .net "I9", 31 0, v0000000000cae1f0_0;  alias, 1 drivers
v0000000000cac850_0 .var "P", 31 0;
v0000000000cada70_0 .net "S", 3 0, v0000000000c9f570_0;  alias, 1 drivers
E_0000000000c00b20/0 .event edge, v0000000000c9f570_0, v0000000000cab720_0, v0000000000caa640_0, v0000000000caa460_0;
E_0000000000c00b20/1 .event edge, v0000000000caa6e0_0, v0000000000caa000_0, v0000000000ca7980_0, v0000000000cae1f0_0;
E_0000000000c00b20/2 .event edge, v0000000000cacfd0_0, v0000000000cae650_0, v0000000000caa8c0_0, v0000000000cabae0_0;
E_0000000000c00b20/3 .event edge, v0000000000cab540_0, v0000000000caa0a0_0, v0000000000caa780_0, v0000000000ca75c0_0;
E_0000000000c00b20/4 .event edge, v0000000000ca6e40_0;
E_0000000000c00b20 .event/or E_0000000000c00b20/0, E_0000000000c00b20/1, E_0000000000c00b20/2, E_0000000000c00b20/3, E_0000000000c00b20/4;
S_0000000000ca8c70 .scope module, "muxD" "multiplexer" 3 1118, 3 1182 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000cad250_0 .net "I0", 31 0, v0000000000ca6e40_0;  alias, 1 drivers
v0000000000cadd90_0 .net "I1", 31 0, v0000000000ca75c0_0;  alias, 1 drivers
v0000000000cade30_0 .net "I10", 31 0, v0000000000ca7980_0;  alias, 1 drivers
v0000000000cae0b0_0 .net "I11", 31 0, v0000000000caa000_0;  alias, 1 drivers
v0000000000cae150_0 .net "I12", 31 0, v0000000000caa6e0_0;  alias, 1 drivers
v0000000000cae330_0 .net "I13", 31 0, v0000000000caa460_0;  alias, 1 drivers
v0000000000cae3d0_0 .net "I14", 31 0, v0000000000caa640_0;  alias, 1 drivers
v0000000000cae470_0 .net "I15", 31 0, v0000000000cab720_0;  alias, 1 drivers
v0000000000cae5b0_0 .net "I2", 31 0, v0000000000caa780_0;  alias, 1 drivers
v0000000000caf2d0_0 .net "I3", 31 0, v0000000000caa0a0_0;  alias, 1 drivers
v0000000000caf910_0 .net "I4", 31 0, v0000000000cab540_0;  alias, 1 drivers
v0000000000cae8d0_0 .net "I5", 31 0, v0000000000cabae0_0;  alias, 1 drivers
v0000000000cafb90_0 .net "I6", 31 0, v0000000000caa8c0_0;  alias, 1 drivers
v0000000000caea10_0 .net "I7", 31 0, v0000000000cae650_0;  alias, 1 drivers
v0000000000caeab0_0 .net "I8", 31 0, v0000000000cacfd0_0;  alias, 1 drivers
v0000000000caf370_0 .net "I9", 31 0, v0000000000cae1f0_0;  alias, 1 drivers
v0000000000caeb50_0 .var "P", 31 0;
v0000000000caf7d0_0 .net "S", 3 0, v0000000000c9edf0_0;  alias, 1 drivers
E_0000000000c010a0/0 .event edge, v0000000000c9edf0_0, v0000000000cab720_0, v0000000000caa640_0, v0000000000caa460_0;
E_0000000000c010a0/1 .event edge, v0000000000caa6e0_0, v0000000000caa000_0, v0000000000ca7980_0, v0000000000cae1f0_0;
E_0000000000c010a0/2 .event edge, v0000000000cacfd0_0, v0000000000cae650_0, v0000000000caa8c0_0, v0000000000cabae0_0;
E_0000000000c010a0/3 .event edge, v0000000000cab540_0, v0000000000caa0a0_0, v0000000000caa780_0, v0000000000ca75c0_0;
E_0000000000c010a0/4 .event edge, v0000000000ca6e40_0;
E_0000000000c010a0 .event/or E_0000000000c010a0/0, E_0000000000c010a0/1, E_0000000000c010a0/2, E_0000000000c010a0/3, E_0000000000c010a0/4;
S_0000000000ca9120 .scope module, "r15mux" "twoToOneMultiplexer" 3 1126, 3 1213 0, S_0000000000ca5480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000cadc50_0 .var "MO", 31 0;
v0000000000cafc30_0 .net "PC", 31 0, L_0000000000c109d0;  alias, 1 drivers
v0000000000caf9b0_0 .net "PW", 31 0, L_0000000000c10f10;  alias, 1 drivers
v0000000000cafcd0_0 .net "PWLd", 0 0, L_0000000000cb9b40;  1 drivers
E_0000000000c00c60 .event edge, v0000000000cafcd0_0, v0000000000ca3240_0, v0000000000ca6800_0;
S_0000000000ca9440 .scope module, "se" "SExtender" 2 142, 3 730 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000cb2d40_0 .var/i "i", 31 0;
v0000000000cb2de0_0 .net "in", 23 0, v0000000000c9ec10_0;  alias, 1 drivers
v0000000000cb2840_0 .var "in1", 31 0;
v0000000000cb3ec0_0 .var/s "out1", 31 0;
v0000000000cb36a0_0 .var/s "temp_reg", 31 0;
v0000000000cb3380_0 .var/s "twoscomp", 31 0;
E_0000000000c00d20 .event edge, v0000000000c9ec10_0, v0000000000cb2840_0, v0000000000cb36a0_0;
S_0000000000ca95d0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 197, 3 865 0, S_0000000000acadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000cb28e0_0 .net "A", 31 0, v0000000000c9e7b0_0;  alias, 1 drivers
v0000000000cb32e0_0 .net "B", 31 0, v0000000000c0f510_0;  alias, 1 drivers
v0000000000cb3d80_0 .var "C", 0 0;
v0000000000cb37e0_0 .var "by_imm_shift", 1 0;
v0000000000cb3740_0 .var/i "i", 31 0;
v0000000000cb3ba0_0 .var/i "num_of_rot", 31 0;
v0000000000cb3240_0 .var "relleno", 0 0;
v0000000000cb3420_0 .var "shift", 1 0;
v0000000000cb3600_0 .var "shift_result", 31 0;
v0000000000cb31a0_0 .var "shifter_op", 2 0;
v0000000000cb2e80_0 .var "temp_reg", 31 0;
E_0000000000c010e0/0 .event edge, v0000000000c0f510_0, v0000000000c9e7b0_0, v0000000000cb31a0_0, v0000000000cb37e0_0;
E_0000000000c010e0/1 .event edge, v0000000000cb3ba0_0, v0000000000cb2e80_0, v0000000000cb3240_0, v0000000000cb3420_0;
E_0000000000c010e0 .event/or E_0000000000c010e0/0, E_0000000000c010e0/1;
    .scope S_0000000000ca52f0;
T_0 ;
    %wait E_0000000000bff520;
    %load/vec4 v0000000000ca70c0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000ca70c0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ca7200, 4;
    %load/vec4 v0000000000ca70c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ca7200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ca70c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ca7200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ca70c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ca7200, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ca6bc0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000ca70c0_0;
    %load/vec4a v0000000000ca7200, 4;
    %pad/u 32;
    %store/vec4 v0000000000ca6bc0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a97bf0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca15f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca2a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c9fcf0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000a97bf0;
T_2 ;
    %wait E_0000000000bf83a0;
    %load/vec4 v0000000000c9e710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c9fcf0_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c9fcf0_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c9fcf0_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c9fb10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c9fb10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c9fcf0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c9fb10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c9fcf0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c9f430_0;
    %pad/u 33;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c9e030_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c9ed50_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c9ed50_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000ca2a90_0, 0, 32;
    %load/vec4 v0000000000c9ed50_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000ca15f0_0, 0, 32;
    %load/vec4 v0000000000c9ed50_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ca1f50_0, 0, 32;
    %load/vec4 v0000000000c9fcf0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000c9f430_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c9e030_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000c9ed50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c9e030_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000c9fcf0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000c9e030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c9f430_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000c9ed50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c9f430_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000c9fcf0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c9f430_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c9e030_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000c9f430_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c9ed50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca21d0_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a94a20;
T_3 ;
    %wait E_0000000000bf8b60;
    %load/vec4 v0000000000ca34c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000ca31a0_0;
    %store/vec4 v0000000000ca4000_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000ca4e60_0;
    %store/vec4 v0000000000ca4000_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000a97f50;
T_4 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000c9f390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c9f4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c9e170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9f570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9e0d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9e990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9e8f0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c9ec10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c9df90_0;
    %parti/s 4, 24, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c9f890_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 3785416719, 0, 32;
    %assign/vec4 v0000000000c9f4d0_0, 0;
    %load/vec4 v0000000000c9e2b0_0;
    %assign/vec4 v0000000000c9e170_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000c9f570_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000000c9e0d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9e990_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000000c9e8f0_0, 0;
    %pushi/vec4 10543119, 0, 24;
    %assign/vec4 v0000000000c9ec10_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000c9e350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c9f890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c9f7f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000000000c9df90_0;
    %assign/vec4 v0000000000c9f4d0_0, 0;
    %load/vec4 v0000000000c9e2b0_0;
    %assign/vec4 v0000000000c9e170_0, 0;
    %load/vec4 v0000000000c9df90_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c9f570_0, 0;
    %load/vec4 v0000000000c9df90_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c9e0d0_0, 0;
    %load/vec4 v0000000000c9df90_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c9e990_0, 0;
    %load/vec4 v0000000000c9df90_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c9e8f0_0, 0;
    %load/vec4 v0000000000c9df90_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c9ec10_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c9f4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c9e170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9f570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9e0d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9e990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9e8f0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c9ec10_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000a8b7c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca43c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4320_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000a8b7c0;
T_6 ;
    %wait E_0000000000bf8420;
    %load/vec4 v0000000000ca1cd0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ca2270_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ca28b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca43c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000ca2770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4320_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000ca3880_0, 0, 3;
    %load/vec4 v0000000000ca3880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ca37e0_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4780_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ca2770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
T_6.8 ;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4780_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ca2770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
T_6.10 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ca37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4780_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ca2770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3920_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ca3ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4780_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000ca43c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4320_0, 0, 1;
    %load/vec4 v0000000000ca3ba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
T_6.13 ;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ca2770_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ca2770_0, 0, 4;
T_6.15 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca37e0_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ca3ba0_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000ca43c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4320_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ca2770_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ca2770_0, 0, 4;
T_6.19 ;
    %load/vec4 v0000000000ca3ba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
T_6.21 ;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4dc0_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca4dc0_0, 0, 1;
T_6.23 ;
T_6.16 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca4780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca37e0_0, 0, 1;
    %load/vec4 v0000000000ca2270_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000ca4320_0, 0, 1;
    %load/vec4 v0000000000ca4320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3ba0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ca2770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca43c0_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3ba0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ca2770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca43c0_0, 0, 1;
T_6.25 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000aa55f0;
T_7 ;
    %wait E_0000000000bf96a0;
    %load/vec4 v0000000000ca4a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000ca4d20_0, 0, 10;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000ca4960_0;
    %load/vec4 v0000000000ca4b40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ca4d20_0, 0, 10;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000a97a60;
T_8 ;
    %wait E_0000000000bf8320;
    %load/vec4 v0000000000c9f070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9ee90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000c9ecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000c9e670_0;
    %assign/vec4 v0000000000c9ee90_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000ca9440;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb2d40_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000ca9440;
T_10 ;
    %wait E_0000000000c00d20;
    %load/vec4 v0000000000cb2de0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000cb2de0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2840_0, 0, 32;
    %load/vec4 v0000000000cb2840_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3380_0, 0, 32;
    %load/vec4 v0000000000cb2840_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000cb36a0_0, 0, 32;
    %load/vec4 v0000000000cb36a0_0;
    %store/vec4 v0000000000cb3ec0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000cb2de0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2840_0, 0, 32;
    %load/vec4 v0000000000cb2840_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000cb3ec0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000a8b4a0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca2d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca2b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1690_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0000000000a8b4a0;
T_12 ;
    %wait E_0000000000bf7f60;
    %load/vec4 v0000000000ca2950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca1690_0, 0, 32;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ca1690_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ca1690_0, 0, 32;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ca1870_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ca1870_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca1690_0, 0, 32;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ca1870_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ca1690_0, 0, 32;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000ca1370_0;
    %pad/u 33;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000ca24f0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ca2130_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ca2130_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000ca1050_0, 0, 32;
    %load/vec4 v0000000000ca2130_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000ca2d10_0, 0, 32;
    %load/vec4 v0000000000ca2130_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ca2b30_0, 0, 32;
    %load/vec4 v0000000000ca1690_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000ca1370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca24f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000ca2130_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca24f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000ca1690_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0000000000ca24f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca1370_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000ca2130_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca1370_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
T_12.30 ;
T_12.27 ;
    %load/vec4 v0000000000ca1690_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000ca1370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca24f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0000000000ca1370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca2130_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
T_12.38 ;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1b90_0, 0, 32;
T_12.36 ;
T_12.33 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000ca8ae0;
T_13 ;
    %wait E_0000000000c015e0;
    %load/vec4 v0000000000cacdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000cacc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000cac670_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000ca8f90;
T_14 ;
    %wait E_0000000000c01620;
    %load/vec4 v0000000000cad750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000cad9d0_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000cae6f0_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000cad070_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000cad110_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000cae790_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000cac030_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000cad430_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000cad6b0_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000cac0d0_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000cacb70_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000cac170_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000caca30_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000cacf30_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000cae010_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000cad610_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000cacad0_0;
    %assign/vec4 v0000000000cac210_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000ca9760;
T_15 ;
    %wait E_0000000000c00b20;
    %load/vec4 v0000000000cada70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000cae290_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000cac350_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000cad890_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000cae510_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000cac710_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000cacd50_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000cac7b0_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000cadbb0_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000cad390_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000cad930_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000caccb0_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000cad7f0_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000cad2f0_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000cac3f0_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000cac490_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000cac530_0;
    %assign/vec4 v0000000000cac850_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000ca8c70;
T_16 ;
    %wait E_0000000000c010a0;
    %load/vec4 v0000000000caf7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000cad250_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000cadd90_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000cae5b0_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000caf2d0_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000caf910_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000cae8d0_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000cafb90_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000caea10_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000caeab0_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000caf370_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000cade30_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000cae0b0_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000cae150_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000cae330_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000cae3d0_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000cae470_0;
    %assign/vec4 v0000000000caeb50_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000ca9120;
T_17 ;
    %wait E_0000000000c00c60;
    %load/vec4 v0000000000cafcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000caf9b0_0;
    %assign/vec4 v0000000000cadc50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000cafc30_0;
    %assign/vec4 v0000000000cadc50_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000ca5930;
T_18 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000ca5fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ca6e40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000ca7340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000ca6d00_0;
    %assign/vec4 v0000000000ca6e40_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000ca4fd0;
T_19 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000ca7660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ca75c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000ca66c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000ca6120_0;
    %assign/vec4 v0000000000ca75c0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000ca9a80;
T_20 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000cabd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000caa780_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000cab5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000cab860_0;
    %assign/vec4 v0000000000caa780_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000ca87c0;
T_21 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000caae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000caa0a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000cab680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000caabe0_0;
    %assign/vec4 v0000000000caa0a0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000ca7ff0;
T_22 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000caaf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cab540_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000caa280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000caa320_0;
    %assign/vec4 v0000000000cab540_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000ca8e00;
T_23 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000cab180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cabae0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000caa1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000cab9a0_0;
    %assign/vec4 v0000000000cabae0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000ca9c10;
T_24 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000cabcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000caa8c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000cabc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000caad20_0;
    %assign/vec4 v0000000000caa8c0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000ca92b0;
T_25 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000cad570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cae650_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000cac990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000caaa00_0;
    %assign/vec4 v0000000000cae650_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000ca9da0;
T_26 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000cadf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cacfd0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000cad4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000caded0_0;
    %assign/vec4 v0000000000cacfd0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000ca8950;
T_27 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000cac5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cae1f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000cadcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000cace90_0;
    %assign/vec4 v0000000000cae1f0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000ca5ac0;
T_28 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000ca7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ca7980_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000ca7ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000ca64e0_0;
    %assign/vec4 v0000000000ca7980_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000ca8180;
T_29 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000caa500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000caa000_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000cabea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000ca6620_0;
    %assign/vec4 v0000000000caa000_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000ca84a0;
T_30 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000cabb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000caa6e0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000cab220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000cab400_0;
    %assign/vec4 v0000000000caa6e0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000ca8310;
T_31 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000caaaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000caa460_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000caa5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000caab40_0;
    %assign/vec4 v0000000000caa460_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000ca98f0;
T_32 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000cab360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000caa640_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000cab040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000caa3c0_0;
    %assign/vec4 v0000000000caa640_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000ca8630;
T_33 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000caa960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cab720_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000cabe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000caac80_0;
    %assign/vec4 v0000000000cab720_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000ca5610;
T_34 ;
    %wait E_0000000000c00820;
    %load/vec4 v0000000000ca6440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000ca6f80_0;
    %store/vec4 v0000000000ca6b20_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000ca7b60_0;
    %store/vec4 v0000000000ca6b20_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000ca68a0_0;
    %store/vec4 v0000000000ca6b20_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000ca69e0_0;
    %store/vec4 v0000000000ca6b20_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000ca5160;
T_35 ;
    %wait E_0000000000c00ae0;
    %load/vec4 v0000000000ca6300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000ca6a80_0;
    %store/vec4 v0000000000ca7d40_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000ca7ca0_0;
    %store/vec4 v0000000000ca7d40_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000ca6da0_0;
    %store/vec4 v0000000000ca7d40_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000ca6c60_0;
    %store/vec4 v0000000000ca7d40_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000ca57a0;
T_36 ;
    %wait E_0000000000c009a0;
    %load/vec4 v0000000000ca73e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000ca63a0_0;
    %store/vec4 v0000000000ca6080_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000ca7700_0;
    %store/vec4 v0000000000ca6080_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000ca6ee0_0;
    %store/vec4 v0000000000ca6080_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000ca6580_0;
    %store/vec4 v0000000000ca6080_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000a97520;
T_37 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000add250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0e110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c0fa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0f650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0f1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0e2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c9f750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c9e7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c9fd90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c0f150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c0f510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000c0e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0dfd0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000adc8f0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000c0e110_0, 0;
    %load/vec4 v0000000000adc8f0_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000c0fa10_0, 0;
    %load/vec4 v0000000000adc8f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000c0f650_0, 0;
    %load/vec4 v0000000000adc8f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000c0f1f0_0, 0;
    %load/vec4 v0000000000adc8f0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000c0fab0_0, 0;
    %load/vec4 v0000000000adc8f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000c0e2f0_0, 0;
    %load/vec4 v0000000000bf3e90_0;
    %assign/vec4 v0000000000c9f750_0, 0;
    %load/vec4 v0000000000c9e210_0;
    %assign/vec4 v0000000000c9e7b0_0, 0;
    %load/vec4 v0000000000c9eb70_0;
    %assign/vec4 v0000000000c9fd90_0, 0;
    %load/vec4 v0000000000c0e430_0;
    %assign/vec4 v0000000000c0f150_0, 0;
    %load/vec4 v0000000000c0e390_0;
    %assign/vec4 v0000000000c0f510_0, 0;
    %load/vec4 v0000000000adcdf0_0;
    %assign/vec4 v0000000000c0e250_0, 0;
    %load/vec4 v0000000000adc8f0_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000c0dfd0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000a8b630;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca2450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca26d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca2590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca1190_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0000000000a8b630;
T_39 ;
    %wait E_0000000000bf8820;
    %load/vec4 v0000000000ca1730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca1190_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ca1190_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ca1190_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ca2bd0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ca2bd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca1190_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ca2bd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ca1190_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000ca2db0_0;
    %pad/u 33;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000ca2090_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ca1910_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ca1910_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000ca26d0_0, 0, 32;
    %load/vec4 v0000000000ca1910_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000ca2450_0, 0, 32;
    %load/vec4 v0000000000ca1910_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ca2590_0, 0, 32;
    %load/vec4 v0000000000ca1190_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000ca2db0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca2090_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000ca1910_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca2090_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000ca1190_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.27, 4;
    %load/vec4 v0000000000ca2090_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca2db0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000ca1910_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca2db0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
T_39.30 ;
T_39.27 ;
    %load/vec4 v0000000000ca1190_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000ca2db0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca2090_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %load/vec4 v0000000000ca2db0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ca1910_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
    %jmp T_39.38;
T_39.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
T_39.38 ;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ca10f0_0, 0, 32;
T_39.36 ;
T_39.33 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000ca95d0;
T_40 ;
    %wait E_0000000000c010e0;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000cb31a0_0, 0, 3;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cb37e0_0, 0, 2;
    %load/vec4 v0000000000cb28e0_0;
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb31a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000cb3ba0_0, 0, 32;
    %load/vec4 v0000000000cb37e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000cb3ba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000cb3740_0;
    %load/vec4 v0000000000cb3ba0_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %load/vec4 v0000000000cb28e0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000cb3ba0_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000cb3d80_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000cb3ba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %load/vec4 v0000000000cb28e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cb3d80_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000cb3740_0;
    %load/vec4 v0000000000cb3ba0_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %load/vec4 v0000000000cb28e0_0;
    %load/vec4 v0000000000cb3ba0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cb3d80_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000cb3ba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %load/vec4 v0000000000cb28e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cb3d80_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %load/vec4 v0000000000cb28e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cb3d80_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000cb28e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cb3240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000cb3740_0;
    %load/vec4 v0000000000cb3ba0_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000cb3240_0;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %load/vec4 v0000000000cb28e0_0;
    %load/vec4 v0000000000cb3ba0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cb3d80_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000cb3ba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %load/vec4 v0000000000cb28e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cb3d80_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000cb3740_0;
    %load/vec4 v0000000000cb3ba0_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %load/vec4 v0000000000cb28e0_0;
    %load/vec4 v0000000000cb3ba0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cb3d80_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000cb3ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000cb3740_0;
    %load/vec4 v0000000000cb3ba0_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000cb28e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cb3d80_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000cb32e0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cb3420_0, 0, 2;
    %load/vec4 v0000000000cb3420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000cb3740_0;
    %load/vec4 v0000000000cb3ba0_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000cb3ba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000cb3740_0;
    %load/vec4 v0000000000cb3ba0_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000cb3ba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000cb28e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb2e80_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000cb28e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cb3240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000cb3740_0;
    %load/vec4 v0000000000cb3ba0_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000cb3240_0;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000cb3ba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cb28e0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000cb3740_0;
    %load/vec4 v0000000000cb3ba0_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cb2e80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cb2e80_0, 0, 32;
    %load/vec4 v0000000000cb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb3740_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000cb2e80_0;
    %store/vec4 v0000000000cb3600_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000a94bb0;
T_41 ;
    %wait E_0000000000bf8ce0;
    %load/vec4 v0000000000ca3ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000ca3600_0;
    %store/vec4 v0000000000ca39c0_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000ca3560_0;
    %store/vec4 v0000000000ca39c0_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000acaf80;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c16c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c173c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000000000acaf80;
T_43 ;
    %wait E_0000000000bf6560;
    %load/vec4 v0000000000c169c0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000c16c40_0, 0, 32;
    %load/vec4 v0000000000c169c0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000c17640_0, 0, 32;
    %load/vec4 v0000000000c169c0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000c17280_0, 0, 32;
    %load/vec4 v0000000000c169c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000c173c0_0, 0, 32;
    %load/vec4 v0000000000c16380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000c17640_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000c17640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000c17280_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000c17280_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000c16c40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000c16c40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000c173c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000c173c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000c17280_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c17640_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000c17280_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c17640_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000c173c0_0;
    %load/vec4 v0000000000c16c40_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000c173c0_0;
    %load/vec4 v0000000000c16c40_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000c17640_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c16c40_0;
    %load/vec4 v0000000000c173c0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000c17640_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c16c40_0;
    %load/vec4 v0000000000c173c0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17a00_0, 0, 1;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000acb110;
T_44 ;
    %wait E_0000000000bf8720;
    %load/vec4 v0000000000c17500_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c17aa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c17b40_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17b40_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000a97390;
T_45 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000c0e750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c162e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c0e4d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c16420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0e6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0f970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c0fdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c161a0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000c175a0_0;
    %assign/vec4 v0000000000c162e0_0, 0;
    %load/vec4 v0000000000c0f010_0;
    %assign/vec4 v0000000000c0e4d0_0, 0;
    %load/vec4 v0000000000c176e0_0;
    %assign/vec4 v0000000000c16420_0, 0;
    %load/vec4 v0000000000c18040_0;
    %assign/vec4 v0000000000c0e070_0, 0;
    %load/vec4 v0000000000c17dc0_0;
    %assign/vec4 v0000000000c0e6b0_0, 0;
    %load/vec4 v0000000000c164c0_0;
    %assign/vec4 v0000000000c0f970_0, 0;
    %load/vec4 v0000000000c16600_0;
    %assign/vec4 v0000000000c0fdd0_0, 0;
    %load/vec4 v0000000000c17f00_0;
    %assign/vec4 v0000000000c161a0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000aa52d0;
T_46 ;
    %wait E_0000000000bf88a0;
    %load/vec4 v0000000000ca3060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.1, 4;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0000000000ca4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0000000000ca3380_0;
    %pad/u 8;
    %ix/getv 4, v0000000000ca32e0_0;
    %store/vec4a v0000000000ca3ec0, 4, 0;
    %jmp T_46.4;
T_46.3 ;
    %ix/getv 4, v0000000000ca32e0_0;
    %load/vec4a v0000000000ca3ec0, 4;
    %pad/u 32;
    %store/vec4 v0000000000ca3e20_0, 0, 32;
T_46.4 ;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0000000000ca4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000ca3380_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000ca32e0_0;
    %store/vec4a v0000000000ca3ec0, 4, 0;
    %load/vec4 v0000000000ca3380_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000ca32e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ca3ec0, 4, 0;
    %load/vec4 v0000000000ca3380_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000ca32e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ca3ec0, 4, 0;
    %load/vec4 v0000000000ca3380_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000ca32e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ca3ec0, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0000000000ca32e0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ca3ec0, 4;
    %load/vec4 v0000000000ca32e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ca3ec0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ca32e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ca3ec0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ca32e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ca3ec0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ca3e20_0, 0, 32;
T_46.6 ;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000ca5c50;
T_47 ;
    %wait E_0000000000bfd1a0;
    %load/vec4 v0000000000ca7a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000ca40a0_0;
    %store/vec4 v0000000000ca6940_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000ca7520_0;
    %store/vec4 v0000000000ca6940_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000a981d0;
T_48 ;
    %wait E_0000000000bf81e0;
    %load/vec4 v0000000000c9e490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c9fbb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c9ead0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c9edf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c9e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c9ea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c9f1b0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000c9e5d0_0;
    %assign/vec4 v0000000000c9fbb0_0, 0;
    %load/vec4 v0000000000c9fa70_0;
    %assign/vec4 v0000000000c9ead0_0, 0;
    %load/vec4 v0000000000c9f930_0;
    %assign/vec4 v0000000000c9edf0_0, 0;
    %load/vec4 v0000000000c9e850_0;
    %assign/vec4 v0000000000c9e530_0, 0;
    %load/vec4 v0000000000c9fe30_0;
    %assign/vec4 v0000000000c9ea30_0, 0;
    %load/vec4 v0000000000c9e3f0_0;
    %assign/vec4 v0000000000c9f1b0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000ca5de0;
T_49 ;
    %wait E_0000000000bfd260;
    %load/vec4 v0000000000ca6760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000ca7840_0;
    %store/vec4 v0000000000ca7160_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000ca7020_0;
    %store/vec4 v0000000000ca7160_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000aa5460;
T_50 ;
    %wait E_0000000000bf87a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca3d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ca41e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ca4500_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ca46e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000ca3f60_0, 0, 2;
    %load/vec4 v0000000000ca4460_0;
    %load/vec4 v0000000000ca4640_0;
    %load/vec4 v0000000000ca45a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ca4140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca41e0_0, 0, 1;
T_50.0 ;
    %load/vec4 v0000000000ca4460_0;
    %load/vec4 v0000000000ca3100_0;
    %load/vec4 v0000000000ca45a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ca4140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca3d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ca41e0_0, 0, 1;
T_50.2 ;
    %load/vec4 v0000000000ca48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0000000000ca3100_0;
    %load/vec4 v0000000000ca4820_0;
    %cmp/e;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000ca4500_0, 0, 2;
T_50.6 ;
    %load/vec4 v0000000000ca4640_0;
    %load/vec4 v0000000000ca4820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ca4140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000ca46e0_0, 0, 2;
T_50.8 ;
T_50.4 ;
    %load/vec4 v0000000000ca3420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %load/vec4 v0000000000ca3100_0;
    %load/vec4 v0000000000ca3740_0;
    %cmp/e;
    %jmp/0xz  T_50.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000ca4500_0, 0, 2;
T_50.12 ;
    %load/vec4 v0000000000ca4640_0;
    %load/vec4 v0000000000ca3740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ca4140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000ca46e0_0, 0, 2;
T_50.14 ;
T_50.10 ;
    %load/vec4 v0000000000ca2fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %load/vec4 v0000000000ca3100_0;
    %load/vec4 v0000000000ca45a0_0;
    %cmp/e;
    %jmp/0xz  T_50.18, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000ca4500_0, 0, 2;
T_50.18 ;
    %load/vec4 v0000000000ca4640_0;
    %load/vec4 v0000000000ca45a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ca4140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.20, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000ca46e0_0, 0, 2;
T_50.20 ;
T_50.16 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000acadf0;
T_51 ;
    %vpi_func 2 84 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000cb0040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb2980_0, 0, 32;
T_51.0 ;
    %vpi_func 2 86 "$feof" 32, v0000000000cb0040_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_51.1, 8;
    %vpi_func 2 87 "$fscanf" 32, v0000000000cb0040_0, "%b", v0000000000cb1d00_0 {0 0 0};
    %store/vec4 v0000000000cb1bc0_0, 0, 32;
    %load/vec4 v0000000000cb1d00_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cb2980_0;
    %store/vec4a v0000000000ca7200, 4, 0;
    %load/vec4 v0000000000cb2980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb2980_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %vpi_call 2 92 "$fclose", v0000000000cb0040_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb13a0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000cb13a0_0;
    %store/vec4 v0000000000cb2980_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000acadf0;
T_52 ;
    %vpi_func 2 100 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000cb0040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb2980_0, 0, 32;
T_52.0 ;
    %vpi_func 2 102 "$feof" 32, v0000000000cb0040_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 103 "$fscanf" 32, v0000000000cb0040_0, "%b", v0000000000cb1d00_0 {0 0 0};
    %store/vec4 v0000000000cb1bc0_0, 0, 32;
    %load/vec4 v0000000000cb1d00_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cb2980_0;
    %store/vec4a v0000000000ca3ec0, 4, 0;
    %load/vec4 v0000000000cb2980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cb2980_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 108 "$fclose", v0000000000cb0040_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cb00e0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000cb00e0_0;
    %store/vec4 v0000000000cb2980_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000acadf0;
T_53 ;
    %delay 350, 0;
    %vpi_call 2 247 "$finish" {0 0 0};
    %end;
    .thread T_53;
    .scope S_0000000000acadf0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb09a0_0, 0, 1;
T_54.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000cb09a0_0;
    %inv;
    %store/vec4 v0000000000cb09a0_0, 0, 1;
    %jmp T_54.0;
    %end;
    .thread T_54;
    .scope S_0000000000acadf0;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cb1260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cb1260_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0000000000acadf0;
T_56 ;
    %vpi_call 2 349 "$monitor", "PC: %d | Instr: %b | CC_IN: %b | cc_out: %b | S: %b | ID_Bit31_28:%b | asserted: %b", v0000000000cb18a0_0, v0000000000cb3ce0_0, v0000000000cb1a80_0, v0000000000cb1b20_0, v0000000000cb1940_0, v0000000000cb2160_0, v0000000000cb1440_0 {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
