/* Generated by Yosys 0.55 (git sha1 60f126cd0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

/* top =  1  */
/* src = "src/ibex_wrap.sv:4.8" */
module ibex_wrap(clk, rst_n, scan_rst_n, test_en, debug_req, fetch_enable_0, instr_req, instr_gnt, instr_rvalid, instr_err, core_sleep, alert_minor, instr_addr_0, instr_addr_1, instr_addr_2, instr_addr_3, instr_addr_4, instr_addr_5, instr_rdata_0, instr_rdata_1, instr_rdata_2
, instr_rdata_3, instr_rdata_4, instr_rdata_5, data_req, data_gnt, data_rvalid, data_we, data_err, data_addr_0, data_addr_1, data_addr_2, data_addr_3, data_addr_4, data_addr_5, data_addr_6, data_rdata_0, data_rdata_1, data_rdata_2, data_rdata_3, data_wdata_0, data_wdata_1
, data_wdata_2, data_wdata_3, irq_software, irq_timer, irq_external, irq_nm);
  wire \$100y ;
  wire \$101y ;
  wire \$105y ;
  wire \$107y ;
  wire \$10y ;
  wire \$110y ;
  wire \$112y ;
  wire \$115y ;
  wire \$1173y ;
  wire \$1174y ;
  wire \$1175y ;
  wire \$1176y ;
  wire \$1177y ;
  wire \$1178y ;
  wire [1:0] \$1183y ;
  wire \$119y ;
  wire \$1204y ;
  wire [1:0] \$1205y ;
  wire \$1207y ;
  wire \$1208y ;
  wire \$1219y ;
  wire \$1252y ;
  wire \$1256y ;
  wire \$1257y ;
  wire \$1263y ;
  wire \$1265y ;
  wire \$1273y ;
  wire \$1274y ;
  wire \$1299y ;
  wire [31:0] \$1318y ;
  wire [31:0] \$1319y ;
  wire \$1343y ;
  wire [5:0] \$1357y ;
  wire \$141y ;
  wire \$142y ;
  wire \$143y ;
  wire \$146y ;
  wire \$148y ;
  wire \$150y ;
  wire \$151y ;
  /* unused_bits = "1" */
  wire [31:0] \$159y ;
  wire [31:0] \$165y ;
  wire \$167y ;
  wire \$1701y ;
  wire \$1703y ;
  wire \$1705y ;
  wire \$1707y ;
  wire \$1709y ;
  wire \$170y ;
  wire \$1711y ;
  wire \$1713y ;
  wire \$1715y ;
  wire \$1717y ;
  wire \$1719y ;
  wire \$171y ;
  wire \$1721y ;
  wire \$1723y ;
  wire \$1725y ;
  wire \$1727y ;
  wire \$1729y ;
  wire \$172y ;
  wire \$175y ;
  wire \$179y ;
  wire \$180y ;
  wire \$181y ;
  wire \$185y ;
  wire [5:0] \$1888y ;
  wire \$203y ;
  wire \$23y ;
  wire \$24y ;
  wire \$252y ;
  wire \$253y ;
  wire \$254y ;
  wire \$280y ;
  wire \$281y ;
  wire [2:0] \$298y ;
  wire \$32y ;
  wire \$371y ;
  wire \$3y ;
  wire \$41y ;
  wire [1:0] \$43y ;
  wire \$44y ;
  wire \$51y ;
  wire \$521y ;
  wire \$526y ;
  wire \$52y ;
  wire \$53y ;
  wire \$565y ;
  wire \$56y ;
  wire \$57y ;
  wire \$581y ;
  wire \$582y ;
  wire \$58y ;
  wire \$612y ;
  wire \$613y ;
  wire \$630y ;
  wire \$631y ;
  wire \$632y ;
  wire \$634y ;
  wire \$635y ;
  wire \$636y ;
  wire \$637y ;
  wire \$638y ;
  wire \$645y ;
  wire \$646y ;
  wire [6:0] \$647y ;
  wire \$669y ;
  wire \$66y ;
  wire \$670y ;
  wire \$71y ;
  wire \$749y ;
  wire \$750y ;
  wire \$751y ;
  wire \$752y ;
  wire \$754y ;
  wire \$755y ;
  wire \$763y ;
  wire \$789y ;
  wire \$799y ;
  wire \$805y ;
  wire \$83y ;
  wire \$874y ;
  wire \$877y ;
  wire \$878y ;
  wire \$879y ;
  wire \$89y ;
  wire \$90y ;
  wire \$93y ;
  wire \$952y ;
  wire \$981y ;
  wire \$98y ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5595 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5597 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5599 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5606 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5615 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5621 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5623 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5628 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5636 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5688 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5690 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5692 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5694 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5703 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5710 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5712 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5612 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5625 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5638 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5654 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5696 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5707 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5714 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5405 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5425 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5427 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5435 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5441 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5443 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5453 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5465 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5469 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5471 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5475 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5477 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5479 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5481 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5503 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5838 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5901 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5905 ;
  wire \$auto$opt_share.cc:222:merge_operators$5853 ;
  wire \$auto$rtlil.cc:3094:Pmux$5855 ;
  wire [6:0] \$auto$wreduce.cc:514:run$5512 ;
  wire [6:0] \$auto$wreduce.cc:514:run$5513 ;
  wire [6:0] \$auto$wreduce.cc:514:run$5519 ;
  wire [5:0] \$auto$wreduce.cc:514:run$5527 ;
  wire [2:0] \$auto$wreduce.cc:514:run$5535 ;
  wire \$procmux$1006_CMP ;
  wire \$procmux$116_CMP ;
  wire [1:0] \$procmux$1173_Y ;
  wire \$procmux$117_CMP ;
  wire \$procmux$1203_CMP ;
  wire \$procmux$1235_CMP ;
  wire [6:0] \$procmux$1276_Y ;
  wire \$procmux$1312_Y ;
  wire [6:0] \$procmux$1350_Y ;
  wire [3:0] \$procmux$1377_Y ;
  wire \$procmux$1391_Y ;
  wire \$procmux$13_CMP ;
  wire [3:0] \$procmux$1407_Y ;
  wire \$procmux$1420_Y ;
  wire [3:0] \$procmux$1433_Y ;
  wire \$procmux$1444_Y ;
  wire [3:0] \$procmux$1505_Y ;
  wire [3:0] \$procmux$1526_Y ;
  wire \$procmux$1529_CMP ;
  wire \$procmux$1537_Y ;
  wire \$procmux$1612_CMP ;
  wire \$procmux$1613_CMP ;
  wire \$procmux$1614_CMP ;
  wire \$procmux$1766_Y ;
  wire \$procmux$1855_Y ;
  wire \$procmux$1963_Y ;
  wire \$procmux$1970_Y ;
  wire \$procmux$19_CMP ;
  wire \$procmux$2059_CMP ;
  wire [1:0] \$procmux$2091_Y ;
  wire \$procmux$2124_CMP ;
  wire \$procmux$2205_CMP ;
  wire \$procmux$2267_CMP ;
  wire \$procmux$22_CMP ;
  wire \$procmux$2572_CMP ;
  wire \$procmux$2591_CMP ;
  wire \$procmux$2877_Y ;
  wire [1:0] \$procmux$3152_Y ;
  wire \$procmux$3322_Y ;
  wire \$procmux$3427_Y ;
  wire \$procmux$3479_Y ;
  wire \$procmux$3512_CMP ;
  wire \$procmux$3513_CMP ;
  wire \$procmux$3514_CMP ;
  wire \$procmux$3515_CMP ;
  wire \$procmux$3516_CMP ;
  wire \$procmux$3517_CMP ;
  wire \$procmux$3519_CMP ;
  wire \$procmux$3520_CMP ;
  wire \$procmux$3521_CMP ;
  wire \$procmux$357_CTRL ;
  wire [4:0] \$procmux$358_CMP ;
  wire [31:0] \$procmux$3748_Y ;
  wire \$procmux$3877_Y ;
  wire [31:0] \$procmux$3917_Y ;
  wire [31:0] \$procmux$3935_Y ;
  wire \$procmux$4623_CMP ;
  wire \$procmux$4758_CMP ;
  wire \$procmux$476_Y ;
  wire \$procmux$484_Y ;
  wire \$procmux$4867_CMP ;
  wire \$procmux$4958_CMP ;
  wire \$procmux$4973_Y ;
  wire [2:0] \$procmux$5002_Y ;
  wire \$procmux$5011_Y ;
  wire \$procmux$5059_Y ;
  wire \$procmux$5214_Y ;
  wire \$procmux$527_Y ;
  wire \$procmux$5337_Y ;
  wire [1:0] \$procmux$5342_CMP ;
  wire \$procmux$5342_CTRL ;
  wire \$procmux$5343_CMP ;
  wire \$procmux$5349_CMP ;
  wire \$procmux$5350_CMP ;
  wire \$procmux$5351_CMP ;
  wire \$procmux$5353_CMP ;
  wire \$procmux$5354_CMP ;
  wire \$procmux$5355_CMP ;
  wire \$procmux$673_Y ;
  wire \$procmux$703_Y ;
  wire [3:0] \$procmux$765_Y ;
  /* src = "src/ibex_wrap.sv:17.15" */
  output alert_minor;
  wire alert_minor;
  /* src = "src/ibex_wrap.sv:94.7" */
  wire alert_minor_o;
  /* src = "src/ibex_wrap.sv:379.16" */
  wire [31:0] boot_addr_tied;
  /* src = "src/ibex_wrap.sv:6.15" */
  input clk;
  wire clk;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:65.27" */
  wire clk_i;
  /* src = "src/ibex_wrap.sv:16.15" */
  output core_sleep;
  wire core_sleep;
  /* src = "src/ibex_wrap.sv:93.7" */
  wire core_sleep_o;
  /* src = "src/ibex_wrap.sv:39.15" */
  output data_addr_0;
  wire data_addr_0;
  /* src = "src/ibex_wrap.sv:40.15" */
  output data_addr_1;
  wire data_addr_1;
  /* src = "src/ibex_wrap.sv:41.15" */
  output data_addr_2;
  wire data_addr_2;
  /* src = "src/ibex_wrap.sv:42.15" */
  output data_addr_3;
  wire data_addr_3;
  /* src = "src/ibex_wrap.sv:43.15" */
  output data_addr_4;
  wire data_addr_4;
  /* src = "src/ibex_wrap.sv:44.15" */
  output data_addr_5;
  wire data_addr_5;
  /* src = "src/ibex_wrap.sv:45.15" */
  output data_addr_6;
  wire data_addr_6;
  /* src = "src/ibex_wrap.sv:382.16" */
  wire [31:0] data_addr_full;
  /* src = "src/ibex_wrap.sv:84.13" */
  wire [6:0] data_addr_o_low;
  /* src = "src/ibex_wrap.sv:38.15" */
  input data_err;
  wire data_err;
  /* src = "src/ibex_wrap.sv:83.7" */
  wire data_err_i;
  /* src = "src/ibex_wrap.sv:35.15" */
  input data_gnt;
  wire data_gnt;
  /* src = "src/ibex_wrap.sv:80.7" */
  wire data_gnt_i;
  /* src = "src/ibex_wrap.sv:48.15" */
  input data_rdata_0;
  wire data_rdata_0;
  /* src = "src/ibex_wrap.sv:49.15" */
  input data_rdata_1;
  wire data_rdata_1;
  /* src = "src/ibex_wrap.sv:50.15" */
  input data_rdata_2;
  wire data_rdata_2;
  /* src = "src/ibex_wrap.sv:51.15" */
  input data_rdata_3;
  wire data_rdata_3;
  /* src = "src/ibex_wrap.sv:383.16" */
  wire [31:0] data_rdata_full;
  /* src = "src/ibex_wrap.sv:85.13" */
  wire [3:0] data_rdata_i_low;
  /* src = "src/ibex_wrap.sv:34.15" */
  output data_req;
  wire data_req;
  /* src = "src/ibex_wrap.sv:79.7" */
  wire data_req_o;
  /* src = "src/ibex_wrap.sv:36.15" */
  input data_rvalid;
  wire data_rvalid;
  /* src = "src/ibex_wrap.sv:81.7" */
  wire data_rvalid_i;
  /* src = "src/ibex_wrap.sv:52.15" */
  output data_wdata_0;
  wire data_wdata_0;
  /* src = "src/ibex_wrap.sv:53.15" */
  output data_wdata_1;
  wire data_wdata_1;
  /* src = "src/ibex_wrap.sv:54.15" */
  output data_wdata_2;
  wire data_wdata_2;
  /* src = "src/ibex_wrap.sv:55.15" */
  output data_wdata_3;
  wire data_wdata_3;
  /* src = "src/ibex_wrap.sv:384.16" */
  wire [31:0] data_wdata_full;
  /* src = "src/ibex_wrap.sv:86.13" */
  wire [3:0] data_wdata_o_low;
  /* src = "src/ibex_wrap.sv:37.15" */
  output data_we;
  wire data_we;
  /* src = "src/ibex_wrap.sv:82.7" */
  wire data_we_o;
  /* src = "src/ibex_wrap.sv:10.15" */
  input debug_req;
  wire debug_req;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:69.27" */
  wire debug_req_i;
  /* src = "src/ibex_wrap.sv:11.15" */
  input fetch_enable_0;
  wire fetch_enable_0;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:70.27" */
  wire fetch_enable_i_0;
  /* src = "src/ibex_wrap.sv:378.16" */
  wire [31:0] hart_id_tied;
  /* src = "src/ibex_wrap.sv:20.15" */
  output instr_addr_0;
  wire instr_addr_0;
  /* src = "src/ibex_wrap.sv:21.15" */
  output instr_addr_1;
  wire instr_addr_1;
  /* src = "src/ibex_wrap.sv:22.15" */
  output instr_addr_2;
  wire instr_addr_2;
  /* src = "src/ibex_wrap.sv:23.15" */
  output instr_addr_3;
  wire instr_addr_3;
  /* src = "src/ibex_wrap.sv:24.15" */
  output instr_addr_4;
  wire instr_addr_4;
  /* src = "src/ibex_wrap.sv:25.15" */
  output instr_addr_5;
  wire instr_addr_5;
  /* src = "src/ibex_wrap.sv:380.16" */
  wire [31:0] instr_addr_full;
  /* src = "src/ibex_wrap.sv:76.13" */
  wire [5:0] instr_addr_o_low;
  /* src = "src/ibex_wrap.sv:15.15" */
  input instr_err;
  wire instr_err;
  /* src = "src/ibex_wrap.sv:75.7" */
  wire instr_err_i;
  /* src = "src/ibex_wrap.sv:13.15" */
  input instr_gnt;
  wire instr_gnt;
  /* src = "src/ibex_wrap.sv:73.7" */
  wire instr_gnt_i;
  /* src = "src/ibex_wrap.sv:26.15" */
  input instr_rdata_0;
  wire instr_rdata_0;
  /* src = "src/ibex_wrap.sv:27.15" */
  input instr_rdata_1;
  wire instr_rdata_1;
  /* src = "src/ibex_wrap.sv:28.15" */
  input instr_rdata_2;
  wire instr_rdata_2;
  /* src = "src/ibex_wrap.sv:29.15" */
  input instr_rdata_3;
  wire instr_rdata_3;
  /* src = "src/ibex_wrap.sv:30.15" */
  input instr_rdata_4;
  wire instr_rdata_4;
  /* src = "src/ibex_wrap.sv:31.15" */
  input instr_rdata_5;
  wire instr_rdata_5;
  /* src = "src/ibex_wrap.sv:381.16" */
  wire [31:0] instr_rdata_full;
  /* src = "src/ibex_wrap.sv:77.13" */
  wire [5:0] instr_rdata_i_low;
  /* src = "src/ibex_wrap.sv:12.15" */
  output instr_req;
  wire instr_req;
  /* src = "src/ibex_wrap.sv:72.7" */
  wire instr_req_o;
  /* src = "src/ibex_wrap.sv:14.15" */
  input instr_rvalid;
  wire instr_rvalid;
  /* src = "src/ibex_wrap.sv:74.7" */
  wire instr_rvalid_i;
  /* src = "src/ibex_wrap.sv:58.15" */
  input irq_external;
  wire irq_external;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:90.27" */
  /* unused_bits = "0" */
  wire irq_external_i;
  /* src = "src/ibex_wrap.sv:59.15" */
  input irq_nm;
  wire irq_nm;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:91.27" */
  wire irq_nm_i;
  /* src = "src/ibex_wrap.sv:56.15" */
  input irq_software;
  wire irq_software;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:88.27" */
  /* unused_bits = "0" */
  wire irq_software_i;
  /* src = "src/ibex_wrap.sv:57.15" */
  input irq_timer;
  wire irq_timer;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:89.27" */
  /* unused_bits = "0" */
  wire irq_timer_i;
  /* src = "src/ibex_wrap.sv:7.15" */
  input rst_n;
  wire rst_n;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:66.27" */
  wire rst_ni;
  /* src = "src/ibex_wrap.sv:8.15" */
  input scan_rst_n;
  wire scan_rst_n;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:67.27" */
  /* unused_bits = "0" */
  wire scan_rst_ni;
  /* src = "src/ibex_wrap.sv:9.15" */
  input test_en;
  wire test_en;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:68.27" */
  wire test_en_i;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:152.40" */
  wire \u_ibex_top.alert_major_bus_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:151.40" */
  wire \u_ibex_top.alert_major_internal_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:150.40" */
  wire \u_ibex_top.alert_minor_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:65.40" */
  wire [31:0] \u_ibex_top.boot_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:176.32" */
  wire \u_ibex_top.clk ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:58.40" */
  wire \u_ibex_top.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:178.32" */
  wire \u_ibex_top.clock_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:209.59" */
  wire \u_ibex_top.core_alert_major_bus ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:209.32" */
  wire \u_ibex_top.core_alert_major_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:209.81" */
  wire \u_ibex_top.core_alert_minor ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:177.32" */
  wire [3:0] \u_ibex_top.core_busy_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:177.45" */
  /* unused_bits = "1 2 3" */
  wire [3:0] \u_ibex_top.core_busy_q ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:25.16" */
  wire \u_ibex_top.core_clock_gate_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:28.16" */
  wire \u_ibex_top.core_clock_gate_i.clk_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:26.16" */
  wire \u_ibex_top.core_clock_gate_i.en_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:14.16" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:17.16" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:15.16" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:20.9" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:16.16" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.test_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:27.16" */
  wire \u_ibex_top.core_clock_gate_i.test_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:153.40" */
  wire \u_ibex_top.core_sleep_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:104.40" */
  wire [159:0] \u_ibex_top.crash_dump_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:82.40" */
  wire [31:0] \u_ibex_top.data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:87.40" */
  wire \u_ibex_top.data_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:78.40" */
  wire \u_ibex_top.data_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:193.32" */
  wire [31:0] \u_ibex_top.data_rdata_core ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:85.40" */
  wire [31:0] \u_ibex_top.data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:86.40" */
  wire [6:0] \u_ibex_top.data_rdata_intg_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:77.40" */
  wire \u_ibex_top.data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:79.40" */
  wire \u_ibex_top.data_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:192.32" */
  wire [31:0] \u_ibex_top.data_wdata_core ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:84.40" */
  wire [6:0] \u_ibex_top.data_wdata_intg_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:83.40" */
  wire [31:0] \u_ibex_top.data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:80.40" */
  wire \u_ibex_top.data_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:103.40" */
  wire \u_ibex_top.debug_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:181.32" */
  wire \u_ibex_top.dummy_instr_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:182.32" */
  wire \u_ibex_top.dummy_instr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:218.32" */
  wire [3:0] \u_ibex_top.fetch_enable_buf ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:149.40" */
  wire [3:0] \u_ibex_top.fetch_enable_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1126.11" */
  /* unused_bits = "0" */
  wire \u_ibex_top.gen_no_lockstep.unused_scan ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:291.11" */
  wire \u_ibex_top.gen_non_mem_rdata_ecc.unused_intg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:738.35" */
  wire [9:0] \u_ibex_top.gen_norams.unused_ram_cfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:739.11" */
  wire \u_ibex_top.gen_norams.unused_ram_inputs ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:22.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:26.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.dummy_instr_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:27.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.dummy_instr_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:44.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:129.11" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.g_normal_r0.unused_dummy_instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:53.9" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.oh_raddr_a_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:53.25" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.oh_raddr_b_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:53.41" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.oh_we_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:30.32" */
  wire [4:0] \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:34.32" */
  wire [4:0] \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:31.32" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.rdata_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:35.32" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.rdata_b_o ;
  wire [991:0] \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:23.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:25.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.test_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:238.9" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.unused_test_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:39.32" */
  wire [4:0] \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:40.32" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:51.25" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:41.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:64.40" */
  wire [31:0] \u_ibex_top.hart_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:204.32" */
  wire [7:0] \u_ibex_top.ic_data_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:206.32" */
  wire [127:0] \u_ibex_top.ic_data_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:202.32" */
  wire [1:0] \u_ibex_top.ic_data_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:205.32" */
  wire [63:0] \u_ibex_top.ic_data_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:203.32" */
  wire \u_ibex_top.ic_data_write ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:207.32" */
  wire \u_ibex_top.ic_scr_key_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:199.32" */
  wire [7:0] \u_ibex_top.ic_tag_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:201.32" */
  wire [43:0] \u_ibex_top.ic_tag_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:197.32" */
  wire [1:0] \u_ibex_top.ic_tag_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:200.32" */
  wire [21:0] \u_ibex_top.ic_tag_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:198.32" */
  wire \u_ibex_top.ic_tag_write ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1132.9" */
  wire \u_ibex_top.icache_alert_major_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:579.27" */
  wire [1:0] \u_ibex_top.icache_data_alert ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:578.27" */
  wire [1:0] \u_ibex_top.icache_tag_alert ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:71.40" */
  wire [31:0] \u_ibex_top.instr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:74.40" */
  wire \u_ibex_top.instr_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:69.40" */
  wire \u_ibex_top.instr_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:194.32" */
  wire [31:0] \u_ibex_top.instr_rdata_core ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:72.40" */
  wire [31:0] \u_ibex_top.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:73.40" */
  wire [6:0] \u_ibex_top.instr_rdata_intg_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:68.40" */
  wire \u_ibex_top.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:70.40" */
  wire \u_ibex_top.instr_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:92.40" */
  /* unused_bits = "0" */
  wire \u_ibex_top.irq_external_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:93.40" */
  wire [14:0] \u_ibex_top.irq_fast_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:94.40" */
  wire \u_ibex_top.irq_nm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:179.32" */
  wire \u_ibex_top.irq_pending ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:90.40" */
  /* unused_bits = "0" */
  wire \u_ibex_top.irq_software_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:91.40" */
  /* unused_bits = "0" */
  wire \u_ibex_top.irq_timer_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:210.63" */
  wire \u_ibex_top.lockstep_alert_major_bus ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:210.32" */
  wire \u_ibex_top.lockstep_alert_major_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:211.32" */
  wire \u_ibex_top.lockstep_alert_minor ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:62.40" */
  wire [9:0] \u_ibex_top.ram_cfg_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:440.9" */
  wire \u_ibex_top.rf_alert_major_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:183.32" */
  wire [4:0] \u_ibex_top.rf_raddr_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:184.32" */
  wire [4:0] \u_ibex_top.rf_raddr_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:188.32" */
  wire [31:0] \u_ibex_top.rf_rdata_a_ecc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:188.48" */
  wire [31:0] \u_ibex_top.rf_rdata_a_ecc_buf ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:189.32" */
  wire [31:0] \u_ibex_top.rf_rdata_b_ecc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:189.48" */
  wire [31:0] \u_ibex_top.rf_rdata_b_ecc_buf ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:185.32" */
  wire [4:0] \u_ibex_top.rf_waddr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:187.32" */
  wire [31:0] \u_ibex_top.rf_wdata_wb_ecc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:186.32" */
  wire \u_ibex_top.rf_we_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:59.40" */
  wire \u_ibex_top.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:156.40" */
  /* unused_bits = "0" */
  wire \u_ibex_top.scan_rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:98.40" */
  wire [127:0] \u_ibex_top.scramble_key_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:213.32" */
  wire [127:0] \u_ibex_top.scramble_key_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:215.32" */
  wire \u_ibex_top.scramble_key_valid_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:97.40" */
  wire \u_ibex_top.scramble_key_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:215.54" */
  wire \u_ibex_top.scramble_key_valid_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:99.40" */
  wire [63:0] \u_ibex_top.scramble_nonce_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:214.32" */
  wire [63:0] \u_ibex_top.scramble_nonce_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:216.32" */
  wire \u_ibex_top.scramble_req_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:100.40" */
  wire \u_ibex_top.scramble_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:216.48" */
  wire \u_ibex_top.scramble_req_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:61.40" */
  wire \u_ibex_top.test_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:10.28" */
  wire [3:0] \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:11.28" */
  wire [3:0] \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:24.28" */
  wire [3:0] \u_ibex_top.u_fetch_enable_buf.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:25.28" */
  wire [3:0] \u_ibex_top.u_fetch_enable_buf.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:168.40" */
  wire \u_ibex_top.u_ibex_core.alert_major_bus_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:167.40" */
  wire \u_ibex_top.u_ibex_core.alert_major_internal_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:166.40" */
  wire \u_ibex_top.u_ibex_core.alert_minor_o ;
  wire [6:0] \u_ibex_top.u_ibex_core.alu_adder_result_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:266.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.alu_operand_a_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:267.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.alu_operand_b_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:265.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.alu_operator_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:61.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.boot_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:234.16" */
  wire \u_ibex_top.u_ibex_core.branch_decision ;
  wire [6:0] \u_ibex_top.u_ibex_core.branch_target_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:269.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.bt_a_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:270.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.bt_b_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:57.40" */
  wire \u_ibex_top.u_ibex_core.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:169.40" */
  wire [3:0] \u_ibex_top.u_ibex_core.core_busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:949.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.crash_dump_mtval ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:117.40" */
  wire [159:0] \u_ibex_top.u_ibex_core.crash_dump_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:50.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.boot_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:36.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:288.9" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_ic_scr_key_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:287.9" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_ic_scr_key_valid_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:282.42" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:285.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:282.23" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:283.50" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:283.23" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:53.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_access_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:312.32" */
  wire [11:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:54.32" */
  wire [11:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:82.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_depc_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:109.32" */
  /* unused_bits = "5" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:69.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mepc_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:45.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_tw_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:70.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtval_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:49.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:48.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:57.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_op_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:56.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:74.34" */
  wire [135:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:73.34" */
  wire [23:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_cfg_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:75.34" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_mseccfg_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:292.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:58.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:107.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_dret_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:106.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_mret_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:108.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:103.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:105.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:99.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_shadow_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:55.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:291.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:294.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_wr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:93.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.data_ind_timing_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:297.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dbg_csr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:234.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:234.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:80.32" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.debug_cause_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:81.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:84.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreakm_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:85.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreaku_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:78.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:83.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_single_step_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:236.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.depc_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:236.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.depc_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:240.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:238.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:240.30" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:239.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:94.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:95.32" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_mask_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:96.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:97.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1418.35" */
  wire [28:0] \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounter_incr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1416.35" */
  wire [28:0] \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounter_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1417.35" */
  wire [28:0] \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounterh_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1409.15" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_cntrs[7].gen_unimp.gen_no_compressed_instr_cnt.unused_instr_ret_compressed_spec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1585.11" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dit.unused_dit ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1606.17" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dummy.unused_dummy_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1607.17" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dummy.unused_dummy_mask ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1646.11" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_icache.unused_ic_scr_key_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1639.11" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_icache.unused_icen ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:40.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.hart_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:100.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.ic_scr_key_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:298.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:300.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_dbg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:111.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:301.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_write ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:117.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:119.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_spec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:118.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_spec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:63.32" */
  /* unused_bits = "0" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.irq_external_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:64.32" */
  wire [14:0] \u_ibex_top.u_ibex_core.cs_registers_i.irq_fast_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:66.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.irq_pending_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:61.32" */
  /* unused_bits = "0" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.irq_software_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:62.32" */
  /* unused_bits = "0" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.irq_timer_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:67.32" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.irqs_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:120.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.iside_wait_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:121.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.jump_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:227.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcause_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:256.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:258.49" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:259.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:12.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:25.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_load ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:18.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:20.23" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_upd_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:17.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:16.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counterh_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:13.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:26.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:124.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mem_load_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:125.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mem_store_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:224.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:225.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:224.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mepc_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:264.16" */
  wire [2047:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:269.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx ;
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_incr ;
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we ;
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:268.16" */
  wire [1023:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:220.23" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.mie_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:221.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mie_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:220.16" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.mie_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:12.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:23.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:25.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_load ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:62.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:18.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:19.23" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:17.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:16.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counterh_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:13.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:26.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:274.31" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:233.16" */
  /* unused_bits = "15 16 17" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.mip ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:223.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:222.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mscratch_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:246.30" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstack_epc_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:217.27" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:219.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:218.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:217.16" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:229.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mtval_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:228.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mtval_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:230.25" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:232.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:231.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:230.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:127.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mul_wait_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:65.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:89.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.pc_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:88.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.pc_if_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:90.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.pc_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:250.32" */
  wire [511:0] \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:251.32" */
  wire [127:0] \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:252.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.pmp_csr_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:253.32" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.pmp_mseccfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:216.28" */
  wire [1:0] \u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:216.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:43.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:37.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:278.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.tmatch_control_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:279.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.tmatch_value_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:86.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.trigger_match_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:277.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.tselect_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:303.16" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.unused_boot_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:304.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.unused_csr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:272.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_incr_1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:270.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_we_1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:271.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounterh_we_1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:287.16" */
  wire \u_ibex_top.u_ibex_core.csr_access ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:290.16" */
  wire [11:0] \u_ibex_top.u_ibex_core.csr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:331.26" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_depc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:331.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_mepc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:349.16" */
  wire \u_ibex_top.u_ibex_core.csr_mstatus_tw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:347.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_mtvec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:346.16" */
  wire \u_ibex_top.u_ibex_core.csr_mtvec_init ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:288.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.csr_op ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:289.16" */
  wire \u_ibex_top.u_ibex_core.csr_op_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:334.27" */
  wire [135:0] \u_ibex_top.u_ibex_core.csr_pmp_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:335.27" */
  wire [23:0] \u_ibex_top.u_ibex_core.csr_pmp_cfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:336.27" */
  wire [2:0] \u_ibex_top.u_ibex_core.csr_pmp_mseccfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:291.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:344.16" */
  wire \u_ibex_top.u_ibex_core.csr_restore_dret_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:343.16" */
  wire \u_ibex_top.u_ibex_core.csr_restore_mret_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:345.16" */
  wire \u_ibex_top.u_ibex_core.csr_save_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:340.16" */
  wire \u_ibex_top.u_ibex_core.csr_save_if ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:342.16" */
  wire \u_ibex_top.u_ibex_core.csr_save_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:208.16" */
  wire \u_ibex_top.u_ibex_core.csr_shadow_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:292.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:237.16" */
  wire \u_ibex_top.u_ibex_core.ctrl_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:77.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:80.40" */
  wire \u_ibex_top.u_ibex_core.data_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:73.40" */
  wire \u_ibex_top.u_ibex_core.data_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:199.16" */
  wire \u_ibex_top.u_ibex_core.data_ind_timing ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:79.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:72.40" */
  wire \u_ibex_top.u_ibex_core.data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:338.27" */
  wire \u_ibex_top.u_ibex_core.data_req_out ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:74.40" */
  wire \u_ibex_top.u_ibex_core.data_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:78.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:75.40" */
  wire \u_ibex_top.u_ibex_core.data_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:356.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.debug_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:357.16" */
  wire \u_ibex_top.u_ibex_core.debug_csr_save ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:359.16" */
  wire \u_ibex_top.u_ibex_core.debug_ebreakm ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:360.16" */
  wire \u_ibex_top.u_ibex_core.debug_ebreaku ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:354.16" */
  wire \u_ibex_top.u_ibex_core.debug_mode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:116.40" */
  wire \u_ibex_top.u_ibex_core.debug_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:358.16" */
  wire \u_ibex_top.u_ibex_core.debug_single_step ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:277.16" */
  wire \u_ibex_top.u_ibex_core.div_en_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:279.16" */
  wire \u_ibex_top.u_ibex_core.div_sel_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:200.16" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:179.16" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:83.40" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:201.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.dummy_instr_mask ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:203.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.dummy_instr_seed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:202.16" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_seed_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:325.19" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:84.40" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_wb_o ;
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:61.16" */
  /* unused_bits = "0 33" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:62.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_cmp_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:52.16" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:52.28" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:48.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:49.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:50.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift3 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:51.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate ;
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:28.29" */
  /* unused_bits = "0 33" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_ext_o ;
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_o ;
  wire [3:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_len ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:261.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:262.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:260.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_off ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:258.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_op ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:263.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:399.16" */
  wire [5:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bitcnt_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:407.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.butterfly_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:362.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_and ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:369.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_op_b_negate ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:363.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:361.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_or ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:367.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:366.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_xor_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:409.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.clmul_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:157.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:117.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_signed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:31.29" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.comparison_result_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1293.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_butterfly_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1291.18" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_imd_val_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1295.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_invbutterfly_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:24.29" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_d_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:23.29" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_q_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:25.29" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:16.29" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:408.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.invbutterfly_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:116.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:400.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.minmax_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:18.29" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:19.29" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:21.29" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:410.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multicycle_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:13.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:36.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:14.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:37.16" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:12.29" */
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:401.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.pack_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:30.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:404.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.rev_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:402.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.sext_result ;
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt ;
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:244.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:245.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_funnel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:242.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:243.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_ones ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:250.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:254.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result ;
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:251.23" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext_signed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:255.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_rev ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:246.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_sbmode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:405.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shuffle_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:403.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.singlebit_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:253.23" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.unused_shift_result_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:406.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.xperm_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:66.16" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:65.16" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:67.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:23.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_instr_first_cycle_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:21.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:22.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:20.33" */
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_operator_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:58.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:51.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.branch_decision_o ;
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.branch_target_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:27.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.bt_a_operand_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:28.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.bt_b_operand_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:16.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:40.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.data_ind_timing_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:33.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.div_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:35.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.div_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:53.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.ex_valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:104.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.g_no_branch_target_alu.unused_bt_a_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:104.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.g_no_branch_target_alu.unused_bt_b_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:53.23" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.accum ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:30.28" */
  /* unused_bits = "0 33" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_ext_i ;
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:35.28" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:36.28" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:33.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.data_ind_timing_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:82.31" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:66.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_change_sign ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:78.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:85.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:81.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_hold ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:25.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:64.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:64.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:150.25" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:150.37" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:148.25" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_res_uns ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:153.25" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:153.39" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:151.25" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:151.37" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:154.25" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:154.39" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:152.25" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:155.25" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:155.39" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:145.30" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:145.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:149.25" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.unused_mult1_res_uns ;
  wire [48:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_d_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:38.28" */
  wire [67:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:40.28" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:59.16" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:52.23" */
  wire [34:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:51.23" */
  wire [34:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_signed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:93.12" */
  wire [2:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:22.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:84.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:80.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:24.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:55.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:79.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:42.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_ready_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:44.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_result_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:75.16" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:28.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:29.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:71.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:68.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:69.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:70.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:26.28" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.operator_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:66.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rem_change_sign ;
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.res_adder_h ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:21.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:54.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:54.24" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:27.28" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:56.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mult ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:386.15" */
  /* unused_bits = "0 1" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_alu_adder_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:130.15" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_imd_val ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:132.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_mac_res_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:95.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_mult_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:44.33" */
  wire [67:0] \u_ibex_top.u_ibex_core.ex_block_i.imd_val_d_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:45.33" */
  wire [67:0] \u_ibex_top.u_ibex_core.ex_block_i.imd_val_q_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:43.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.imd_val_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:32.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.mult_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:34.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.mult_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:60.39" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:60.16" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_b ;
  wire [48:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:69.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:37.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:38.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:31.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operator_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:39.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.multdiv_ready_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:58.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:64.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:36.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_signed_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:49.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.result_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:17.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:308.16" */
  wire \u_ibex_top.u_ibex_core.ex_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:217.16" */
  /* unused_bits = "5" */
  wire [6:0] \u_ibex_top.u_ibex_core.exc_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:216.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.exc_pc_mux_id ;
  wire \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_a_id ;
  wire \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_b_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:165.40" */
  wire [3:0] \u_ibex_top.u_ibex_core.fetch_enable_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1026.9" */
  wire \u_ibex_top.u_ibex_core.fetch_enable_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1203.28" */
  wire [135:0] \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1204.28" */
  wire [23:0] \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_cfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1205.28" */
  wire [2:0] \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_mseccfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:933.11" */
  wire \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_rd_a_wb_match ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:933.36" */
  wire \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_rd_b_wb_match ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:60.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.hart_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:101.40" */
  wire [7:0] \u_ibex_top.u_ibex_core.ic_data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:103.40" */
  wire [127:0] \u_ibex_top.u_ibex_core.ic_data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:99.40" */
  wire [1:0] \u_ibex_top.u_ibex_core.ic_data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:102.40" */
  wire [63:0] \u_ibex_top.u_ibex_core.ic_data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:100.40" */
  wire \u_ibex_top.u_ibex_core.ic_data_write_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:105.40" */
  wire \u_ibex_top.u_ibex_core.ic_scr_key_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:104.40" */
  wire \u_ibex_top.u_ibex_core.ic_scr_key_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:96.40" */
  wire [7:0] \u_ibex_top.u_ibex_core.ic_tag_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:98.40" */
  wire [43:0] \u_ibex_top.u_ibex_core.ic_tag_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:94.40" */
  wire [1:0] \u_ibex_top.u_ibex_core.ic_tag_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:97.40" */
  wire [21:0] \u_ibex_top.u_ibex_core.ic_tag_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:95.40" */
  wire \u_ibex_top.u_ibex_core.ic_tag_write_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:206.16" */
  wire \u_ibex_top.u_ibex_core.icache_ecc_error ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:307.16" */
  wire \u_ibex_top.u_ibex_core.id_in_ready ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:268.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.alu_multicycle_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:266.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:266.34" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:267.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:267.34" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:297.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:72.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:298.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:73.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:265.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operator ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:71.37" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operator_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:51.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_decision_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:210.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_in_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:212.40" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:212.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:213.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_not_set ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:211.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_set ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:211.28" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:211.44" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:214.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_taken ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:273.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.bt_a_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:81.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.bt_a_operand_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:274.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.bt_b_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:82.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.bt_b_operand_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:30.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:71.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.branch_not_set_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:69.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.branch_set_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:18.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:45.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:167.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:30.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:97.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:96.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:98.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:93.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:95.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:21.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:116.14" */
  wire [3:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:116.27" */
  wire [3:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:84.33" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:120.30" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:85.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:89.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreakm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:90.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreaku_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:119.23" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:86.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:119.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:83.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:88.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_single_step_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:143.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:144.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:164.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:27.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:148.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebreak_into_debug ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:166.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:29.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:131.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:162.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:25.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:130.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:147.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:145.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:146.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:58.33" */
  /* unused_bits = "5" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:57.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:123.20" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:139.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:123.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:138.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:105.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:359.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.g_no_intg_irq_int.unused_mem_resp_intg_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:136.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:150.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:66.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_exception_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:44.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_in_ready_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:151.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:124.25" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:24.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:129.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:124.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:37.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_bp_taken_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:35.33" */
  wire [15:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_compressed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:47.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_exec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:168.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:38.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:128.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:34.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:36.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_is_compressed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:51.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:43.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_clear_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:33.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:153.29" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:79.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_ext_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:154.29" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:156.29" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:155.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int_mtval ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:76.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_pending_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:77.33" */
  wire [17:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:72.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:121.21" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:62.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:133.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:121.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:61.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.lsu_addr_last_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:64.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mem_resp_intg_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:159.15" */
  wire [3:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:163.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:26.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:118.21" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:80.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:118.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:55.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nt_branch_mispredict_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:40.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:53.33" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:52.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:109.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:100.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.priv_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:106.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ready_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:137.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:19.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:140.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:142.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_flush_only ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:141.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_pc_change ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:135.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:103.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:104.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:122.22" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:63.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:132.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:122.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:91.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.trigger_match_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:160.15" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_irq_timer ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:65.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wb_exception_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:165.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:28.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:223.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_run ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:96.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_access_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:98.37" */
  wire [11:0] \u_ibex_top.u_ibex_core.id_stage_i.csr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:108.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_mstatus_tw_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:99.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_op_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:97.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.csr_op_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:295.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_pipe_flush ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:155.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.csr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:104.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_dret_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:103.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_mret_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:105.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_save_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:100.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_save_if_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:102.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_save_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:33.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ctrl_busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:110.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.data_ind_timing_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:291.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.data_req_allowed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:145.37" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.debug_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:146.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_csr_save_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:149.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreakm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:150.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreaku_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:143.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:147.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:148.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_single_step_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:72.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_multicycle_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:68.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:70.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:67.32" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:98.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:34.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_taken_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:48.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_a_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:49.33" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_b_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:22.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:84.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:86.32" */
  wire [11:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:120.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:85.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:89.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:91.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:90.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:76.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:78.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:30.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:27.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:31.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:157.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.gen_no_rs3_flop.unused_clk ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:158.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.gen_no_rs3_flop.unused_rst_n ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:43.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:103.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:26.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:104.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_reg_rv32e ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:46.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:47.33" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:52.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:50.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_i_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:54.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_j_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:51.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_s_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:53.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_u_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:108.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:109.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:38.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:115.15" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rd ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:40.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_alu_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:39.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:112.15" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:113.15" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:114.15" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs3 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:97.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:33.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:28.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:75.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:77.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:80.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:81.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:122.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.opcode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:123.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.opcode_alu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:60.32" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:61.32" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:62.32" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_waddr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:58.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:106.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:59.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:23.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:110.16" */
  wire [9:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.unused_instr_alu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:117.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.use_rs3_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:118.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.use_rs3_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:32.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:55.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.zimm_rs1_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:281.27" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.div_en_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:86.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.div_en_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:281.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.div_en_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:88.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.div_sel_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:203.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.dret_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:201.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ebrk_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:204.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ecall_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:68.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ex_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:59.37" */
  /* unused_bits = "5" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.exc_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:58.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.exc_pc_mux_o ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.fcov_rf_rd_wb_hz ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:231.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.flush_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:681.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.g_branch_set_flop.branch_set_raw_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:366.17" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.g_nobtalu.unused_a_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:367.17" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.g_nobtalu.unused_b_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1059.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_id_exception ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1055.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_outstanding_load_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1056.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_outstanding_store_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1053.17" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_waddr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1058.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_wdata_fwd_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1054.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_write_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1057.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_wb_exception ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:208.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.id_exception ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:766.22" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:766.12" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:46.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.id_in_ready_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:61.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_c_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:109.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_csr_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:199.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_dret_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:198.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:34.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:200.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_umode_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:77.37" */
  wire [67:0] \u_ibex_top.u_ibex_core.id_stage_i.imd_val_d_ex_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:271.16" */
  wire [67:0] \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:78.37" */
  wire [67:0] \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:76.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.imd_val_we_ex_i ;
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:276.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.imm_a_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:245.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:277.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:277.31" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:239.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:237.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_i_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:241.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_j_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:238.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_s_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:240.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_u_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:42.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_bp_taken_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:47.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_exec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:221.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_executing ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:220.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:62.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:219.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:44.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:41.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_is_compressed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:39.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_alu_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:40.37" */
  wire [15:0] \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_c_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:38.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:43.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:178.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.instr_type_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:45.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_clear_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:37.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:131.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.irq_nm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:129.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.irq_pending_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:130.37" */
  wire [17:0] \u_ibex_top.u_ibex_core.id_stage_i.irqs_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:215.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.jump_in_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:217.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.jump_set ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:216.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.jump_set_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:217.26" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:124.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:125.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_last_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:134.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_load_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:135.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_load_resp_intg_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:290.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:290.25" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:113.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:69.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:136.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_store_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:137.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_store_resp_intg_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:288.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.lsu_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:115.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.lsu_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:117.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.lsu_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:287.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:114.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:234.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mem_resp_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:202.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mret_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:280.28" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mult_en_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:85.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mult_en_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:280.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mult_en_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:87.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mult_sel_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:282.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.multdiv_en_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:91.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_a_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:92.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_b_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:283.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:89.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:93.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.multdiv_ready_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:284.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:90.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:232.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.multicycle_done ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:132.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.nmi_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:294.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.no_flush_csr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:57.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:56.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_mispredict_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:181.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.outstanding_load_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:182.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.outstanding_store_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:65.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.pc_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:55.37" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.pc_mux_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:54.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.pc_set_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:185.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.perf_jump_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:190.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.perf_mul_wait_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:107.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.priv_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:180.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ready_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:154.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.result_ex_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:158.37" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:160.37" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:169.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_a_wb_match_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:170.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_b_wb_match_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:261.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_fwd ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:159.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:262.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_fwd ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:161.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:166.37" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:173.37" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:174.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_fwd_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:167.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:249.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:250.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_we_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:168.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:250.27" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:175.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_write_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:31.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:269.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_alu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:227.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_branch ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:229.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:228.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_jump ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:224.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_ld_hz ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:225.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_mem ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:226.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:230.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:151.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.trigger_match_i ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.unused_fcov_rf_rd_wb_hz ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:207.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.wb_exception ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:205.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.wfi_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:242.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.zimm_rs1_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:238.16" */
  wire \u_ibex_top.u_ibex_core.if_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:36.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.boot_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:129.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.branch_req ;
  wire [6:0] \u_ibex_top.u_ibex_core.if_stage_i.branch_target_ex_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:33.40" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:17.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:20.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:21.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:22.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:18.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:109.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.csr_depc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:107.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.csr_mepc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:111.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:112.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_init_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:95.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:79.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:96.39" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_mask_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:97.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:98.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:93.39" */
  /* unused_bits = "5" */
  wire [6:0] \u_ibex_top.u_ibex_core.if_stage_i.exc_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:156.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.exc_pc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:92.39" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ;
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.fcov_dummy_instr_type ;
  wire \u_ibex_top.u_ibex_core.if_stage_i.fcov_insert_dummy_instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:140.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:130.22" */
  /* unused_bits = "0" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:141.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:139.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.fetch_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:138.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_ready ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:137.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:136.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:457.18" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:458.18" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_mask ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:460.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_seed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:459.18" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_seed_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:21.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:26.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:48.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:48.60" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:48.42" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_s ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:20.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:39.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:15.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:46.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:46.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:27.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:53.24" */
  /* unused_bits = "1" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:54.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:53.38" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:58.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:61.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:60.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_clear ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:58.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:56.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:24.31" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:23.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clear_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:19.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:49.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:53.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:45.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:45.40" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:53.36" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_unaligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:28.31" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:30.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:29.31" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:27.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:60.29" */
  wire [30:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:61.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:59.29" */
  wire [30:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_next ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:60.43" */
  wire [30:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:47.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:35.31" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:37.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:36.31" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:34.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_ready_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:33.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:51.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:52.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata ;
  wire [69:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:44.40" */
  wire [95:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:52.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:20.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:56.52" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:62.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unused_addr_in ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:54.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:46.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:48.43" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:48.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:46.40" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:54.36" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_unaligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:59.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_ready ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:57.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_valid ;
  /* unused_bits = "1" */
  wire [5:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:33.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:55.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_w_aligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:35.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:32.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:34.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:31.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:36.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:25.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:47.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:47.66" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:49.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_rev ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:47.45" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:23.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.ready_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:18.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:16.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:51.24" */
  /* unused_bits = "1" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:52.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:51.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:44.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:24.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:44.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:45.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:45.37" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:345.29" */
  wire [127:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_data_ram_input ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:343.56" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_scr_key_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:344.29" */
  wire [43:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_tag_ram_input ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:56.39" */
  wire [7:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:58.39" */
  wire [127:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:54.39" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:57.39" */
  wire [63:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:55.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.ic_data_write_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:60.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:59.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:51.39" */
  wire [7:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:53.39" */
  wire [43:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:49.39" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:52.39" */
  wire [21:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:50.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_write_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:101.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.icache_ecc_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:115.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:119.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:158.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:150.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.if_instr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:151.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_instr_bus_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:153.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_instr_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:152.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_instr_pmp_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:149.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.if_instr_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:148.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:77.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:41.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:73.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_bp_taken_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:45.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_bus_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:144.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_decompressed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:125.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:165.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_err_out ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:75.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:42.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:125.33" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:46.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_intg_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:146.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:71.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:163.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_out ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:123.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:162.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_out ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:66.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:68.39" */
  wire [15:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:44.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:65.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:40.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:43.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:86.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_clear_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:122.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:63.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:122.40" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:170.22" */
  wire [4:0] \u_ibex_top.u_ibex_core.if_stage_i.irq_vec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:91.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.nt_branch_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:89.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.nt_branch_mispredict_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:81.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:80.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.pc_if_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:118.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.pc_mismatch_alert_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:88.39" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:172.22" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:87.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.pc_set_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:82.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.pmp_err_if_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:83.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.pmp_err_if_plus2_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:168.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.predict_branch_pc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:167.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.predict_branch_taken ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:134.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.prefetch_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:133.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.prefetch_branch ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:128.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.prefetch_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:37.40" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:34.40" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:161.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.stall_dummy_instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:174.22" */
  wire [7:0] \u_ibex_top.u_ibex_core.if_stage_i.unused_boot_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:175.22" */
  wire [7:0] \u_ibex_top.u_ibex_core.if_stage_i.unused_csr_mtvec ;
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.unused_fcov_dummy_instr_type ;
  wire \u_ibex_top.u_ibex_core.if_stage_i.unused_fcov_insert_dummy_instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:131.22" */
  /* unused_bits = "0" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.unused_fetch_addr_n0 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:191.16" */
  wire \u_ibex_top.u_ibex_core.illegal_c_insn_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:293.16" */
  wire \u_ibex_top.u_ibex_core.illegal_csr_insn_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:383.16" */
  wire \u_ibex_top.u_ibex_core.illegal_insn_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:195.16" */
  wire [67:0] \u_ibex_top.u_ibex_core.imd_val_d_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:196.16" */
  wire [67:0] \u_ibex_top.u_ibex_core.imd_val_q_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:197.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.imd_val_we_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:67.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.instr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:188.16" */
  wire \u_ibex_top.u_ibex_core.instr_bp_taken_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:366.16" */
  wire \u_ibex_top.u_ibex_core.instr_done_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:69.40" */
  wire \u_ibex_top.u_ibex_core.instr_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:316.16" */
  wire \u_ibex_top.u_ibex_core.instr_exec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:189.16" */
  wire \u_ibex_top.u_ibex_core.instr_fetch_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:210.16" */
  wire \u_ibex_top.u_ibex_core.instr_first_cycle_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:65.40" */
  wire \u_ibex_top.u_ibex_core.instr_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:219.16" */
  wire \u_ibex_top.u_ibex_core.instr_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:186.16" */
  wire \u_ibex_top.u_ibex_core.instr_is_compressed_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:183.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.instr_rdata_alu_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:185.16" */
  wire [15:0] \u_ibex_top.u_ibex_core.instr_rdata_c_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:68.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:182.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.instr_rdata_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:315.16" */
  wire \u_ibex_top.u_ibex_core.instr_req_gated ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:314.16" */
  wire \u_ibex_top.u_ibex_core.instr_req_int ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:64.40" */
  wire \u_ibex_top.u_ibex_core.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:66.40" */
  wire \u_ibex_top.u_ibex_core.instr_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:320.19" */
  wire [1:0] \u_ibex_top.u_ibex_core.instr_type_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:211.16" */
  wire \u_ibex_top.u_ibex_core.instr_valid_clear ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:180.16" */
  wire \u_ibex_top.u_ibex_core.instr_valid_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:110.40" */
  /* unused_bits = "0" */
  wire \u_ibex_top.u_ibex_core.irq_external_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:111.40" */
  wire [14:0] \u_ibex_top.u_ibex_core.irq_fast_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:112.40" */
  wire \u_ibex_top.u_ibex_core.irq_nm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:113.40" */
  wire \u_ibex_top.u_ibex_core.irq_pending_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:108.40" */
  /* unused_bits = "0" */
  wire \u_ibex_top.u_ibex_core.irq_software_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:109.40" */
  /* unused_bits = "0" */
  wire \u_ibex_top.u_ibex_core.irq_timer_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:329.16" */
  wire [17:0] \u_ibex_top.u_ibex_core.irqs ;
  wire [6:0] \u_ibex_top.u_ibex_core.load_store_unit_i.adder_result_ex_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:49.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o ;
  wire [6:0] \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:51.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:75.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:77.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.addr_update ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:67.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:21.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:78.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ;
  wire [6:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:31.35" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:74.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_w_aligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:28.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_bus_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:26.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:102.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:86.17" */
  wire [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:102.32" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:29.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_pmp_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:91.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:35.35" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:25.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:27.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:82.17" */
  wire [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:89.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:34.35" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:32.35" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:84.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_mis_pmp_err_2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:98.38" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:98.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:62.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.load_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:63.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.load_resp_intg_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:109.12" */
  wire [2:0] \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:109.23" */
  wire [2:0] \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:101.28" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:101.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:43.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:44.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:45.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:59.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_resp_valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:39.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:40.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_wdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:38.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:69.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:70.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:100.28" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:100.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:95.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:94.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:81.17" */
  wire [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:80.17" */
  wire [23:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:93.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:22.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:97.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:64.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.store_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:65.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.store_resp_intg_err_o ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_mis_pmp_err_2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:229.16" */
  wire \u_ibex_top.u_ibex_core.lsu_addr_incr_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:230.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.lsu_addr_last ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:239.16" */
  wire \u_ibex_top.u_ibex_core.lsu_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:220.16" */
  wire \u_ibex_top.u_ibex_core.lsu_load_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:220.30" */
  wire \u_ibex_top.u_ibex_core.lsu_load_err_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:222.16" */
  wire \u_ibex_top.u_ibex_core.lsu_load_resp_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:302.16" */
  wire \u_ibex_top.u_ibex_core.lsu_rdata_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:301.16" */
  wire \u_ibex_top.u_ibex_core.lsu_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:311.16" */
  wire \u_ibex_top.u_ibex_core.lsu_resp_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:310.16" */
  wire \u_ibex_top.u_ibex_core.lsu_resp_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:221.16" */
  wire \u_ibex_top.u_ibex_core.lsu_store_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:221.31" */
  wire \u_ibex_top.u_ibex_core.lsu_store_err_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:223.16" */
  wire \u_ibex_top.u_ibex_core.lsu_store_resp_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:299.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.lsu_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:303.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.lsu_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:298.16" */
  wire \u_ibex_top.u_ibex_core.lsu_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:276.16" */
  wire \u_ibex_top.u_ibex_core.mult_en_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:278.16" */
  wire \u_ibex_top.u_ibex_core.mult_sel_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:282.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.multdiv_operand_a_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:283.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.multdiv_operand_b_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:280.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.multdiv_operator_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:284.16" */
  wire \u_ibex_top.u_ibex_core.multdiv_ready_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:281.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.multdiv_signed_mode_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:328.16" */
  wire \u_ibex_top.u_ibex_core.nmi_mode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:214.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.nt_branch_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:213.16" */
  wire \u_ibex_top.u_ibex_core.nt_branch_mispredict ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:323.19" */
  wire \u_ibex_top.u_ibex_core.outstanding_load_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:324.19" */
  wire \u_ibex_top.u_ibex_core.outstanding_store_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:193.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.pc_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:192.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.pc_if ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:207.16" */
  wire \u_ibex_top.u_ibex_core.pc_mismatch_alert ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:215.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.pc_mux_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:212.16" */
  wire \u_ibex_top.u_ibex_core.pc_set ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:194.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.pc_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:369.16" */
  wire \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:371.16" */
  wire \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb_spec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:370.16" */
  wire \u_ibex_top.u_ibex_core.perf_instr_ret_wb_spec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:372.16" */
  wire \u_ibex_top.u_ibex_core.perf_iside_wait ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:376.16" */
  wire \u_ibex_top.u_ibex_core.perf_jump ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:379.16" */
  wire \u_ibex_top.u_ibex_core.perf_load ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:374.16" */
  wire \u_ibex_top.u_ibex_core.perf_mul_wait ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:380.16" */
  wire \u_ibex_top.u_ibex_core.perf_store ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:337.27" */
  wire [2:0] \u_ibex_top.u_ibex_core.pmp_req_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:350.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.priv_mode_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:321.19" */
  wire \u_ibex_top.u_ibex_core.ready_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:273.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.result_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:256.16" */
  wire \u_ibex_top.u_ibex_core.rf_ecc_err_comb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:242.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_raddr_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:85.40" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_raddr_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:244.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_raddr_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:86.40" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_raddr_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:261.16" */
  wire \u_ibex_top.u_ibex_core.rf_rd_a_wb_match ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:262.16" */
  wire \u_ibex_top.u_ibex_core.rf_rd_b_wb_match ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:243.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_rdata_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:90.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_rdata_a_ecc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:245.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_rdata_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:91.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_rdata_b_ecc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:258.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_waddr_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:248.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_waddr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:87.40" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_waddr_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:252.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_fwd_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:259.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:253.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_lsu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:249.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:89.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_wb_ecc_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:260.16" */
  wire \u_ibex_top.u_ibex_core.rf_we_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:255.16" */
  wire \u_ibex_top.u_ibex_core.rf_we_lsu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:254.16" */
  wire \u_ibex_top.u_ibex_core.rf_we_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:88.40" */
  wire \u_ibex_top.u_ibex_core.rf_we_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:322.19" */
  wire \u_ibex_top.u_ibex_core.rf_write_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:58.40" */
  wire \u_ibex_top.u_ibex_core.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:361.16" */
  wire \u_ibex_top.u_ibex_core.trigger_match ;
  wire \u_ibex_top.u_ibex_core.unused_fcov_rf_ecc_err_a_id ;
  wire \u_ibex_top.u_ibex_core.unused_fcov_rf_ecc_err_b_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:383.33" */
  wire \u_ibex_top.u_ibex_core.unused_illegal_insn_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1894.52" */
  wire \u_ibex_top.u_ibex_core.unused_instr_done_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:22.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:45.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:56.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_wb_o ;
  wire \u_ibex_top.u_ibex_core.wb_stage_i.fcov_wb_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:221.21" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_clk ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:225.21" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_dummy_instr_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:223.21" */
  wire [1:0] \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_instr_type_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:224.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_pc_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:222.21" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_rst ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:61.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.instr_done_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:28.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.instr_is_compressed_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:26.36" */
  wire [1:0] \u_ibex_top.u_ibex_core.wb_stage_i.instr_type_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:59.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:58.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:33.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_load_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:34.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_store_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:27.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.pc_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:35.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.pc_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:37.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:39.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_spec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:38.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_wb_spec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:31.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.ready_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:41.36" */
  wire [4:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:52.36" */
  wire [4:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:50.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_fwd_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:42.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:47.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_lsu_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:68.16" */
  wire [63:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:69.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:53.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:43.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:48.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_lsu_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:54.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:32.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rf_write_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:23.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rst_ni ;
  wire \u_ibex_top.u_ibex_core.wb_stage_i.unused_fcov_wb_valid ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:10.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:14.21" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.inv ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:11.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:24.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:25.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:10.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:14.21" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.inv ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:11.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:24.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:25.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:23.18-23.34" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$10  (
    .A(\u_ibex_top.clock_en ),
    .B(test_en_i),
    .Y(\$10y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.63-209.72" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$100  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$100y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.27-209.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$101  (
    .A(\$93y ),
    .B(\$100y ),
    .Y(\$101y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.26-209.73" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$102  (
    .A(\$98y ),
    .B(\$101y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:212.26-212.66" */
  \$mux  #(
    .WIDTH(32'd6)
  ) \$103  (
    .A(instr_rdata_i_low),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [37:32]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [5:0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:213.26-213.64" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$104  (
    .A(instr_err_i),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:195.37-195.48" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$105  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$105y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:195.37-195.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$106  (
    .A(\$105y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.31-199.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$107  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [1]),
    .Y(\$107y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.30-200.40" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$108  (
    .A(\$107y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:202.30-202.76" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$109  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.43-204.51" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$110  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .Y(\$110y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.25-204.51" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$111  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [1]),
    .B(\$110y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.27-207.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$112  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$112y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:762.25-762.53" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1120  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:217.24-217.73" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$1144  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1]),
    .B(2'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d [1:0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.27-209.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$115  (
    .A(\$107y ),
    .B(\$100y ),
    .Y(\$115y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.26-209.73" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$116  (
    .A(\$112y ),
    .B(\$115y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:212.26-212.66" */
  \$mux  #(
    .WIDTH(32'd6)
  ) \$117  (
    .A(instr_rdata_i_low),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [69:64]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [37:32])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.9-363.28" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1173  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .Y(\$1173y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.34-363.54" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1174  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1]),
    .Y(\$1174y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.8-363.55" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1175  (
    .A(\$1173y ),
    .B(\$1174y ),
    .Y(\$1175y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:364.9-364.28" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1176  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .B(1'h1),
    .Y(\$1176y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:364.34-364.54" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1177  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1]),
    .B(2'h3),
    .Y(\$1177y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:364.8-364.55" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1178  (
    .A(\$1176y ),
    .B(\$1177y ),
    .Y(\$1178y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.7-364.56" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1179  (
    .A(\$1175y ),
    .B(\$1178y ),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:213.26-213.64" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$118  (
    .A(instr_err_i),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:400.35-400.87" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1183  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access ),
    .Y(\$1183y [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:216.39-216.56" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$119  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2]),
    .Y(\$119y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:216.39-216.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$120  (
    .A(\$119y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:432.26-432.36" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1204  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ),
    .Y(\$1204y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:434.23-434.51" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1205  (
    .A(data_gnt_i),
    .Y(\$1205y [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:436.38-436.67" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1207  (
    .A(data_err_i),
    .Y(\$1207y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:436.25-436.67" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1208  (
    .A(data_gnt_i),
    .B(\$1207y ),
    .Y(\$1208y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:217.59-217.98" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$121  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [2]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:456.33-456.43" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1219  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ),
    .Y(\$1219y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:217.39-217.99" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$122  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:218.39-218.78" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$123  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2]),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:487.41-487.58" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1242  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\u_ibex_top.u_ibex_core.lsu_busy )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:508.31-508.57" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1249  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ),
    .B(data_err_i),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:219.39-219.71" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$125  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [2]),
    .B(\$110y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d [2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:509.62-509.79" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1252  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$1252y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:509.31-509.80" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1253  (
    .A(data_rvalid_i),
    .B(\$1252y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.43-511.59" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1256  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ),
    .Y(\$1256y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.5-511.59" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1257  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ),
    .B(\$1256y ),
    .Y(\$1257y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.5-511.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1259  (
    .A(\$1257y ),
    .B(\$1204y ),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:542.28-542.56" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1263  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ),
    .B(\$1204y ),
    .Y(\$1263y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:542.28-542.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1264  (
    .A(\$1263y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:543.28-543.56" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1265  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ),
    .Y(\$1265y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:543.28-543.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1266  (
    .A(\$1265y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:571.30-571.91" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1273  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(2'h2),
    .Y(\$1273y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:571.30-571.91" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1274  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$1274y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1299  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(1'h1),
    .Y(\$1299y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:245.27-245.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1318  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o  }),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_result ),
    .Y({ \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [31:28], \$1318y [27:24], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [23:20], \$1318y [19:16], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [15:12], \$1318y [11:8], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [7:4], \$1318y [3:0] })
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:247.26-247.45" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1321  (
    .A({ \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o  }),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:317.41-317.54" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1343  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$1343y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:21.3" */
  \$dlatch  #(
    .EN_POLARITY(32'd0),
    .WIDTH(32'd1)
  ) \$14  (
    .D(\$10y ),
    .EN(clk_i),
    .Q(\u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:585.20-586.73" */
  \$mux  #(
    .WIDTH(32'd24)
  ) \$1401  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [31:8]),
    .B(24'h000000),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ),
    .Y(\u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d [31:8])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:116.35-116.56" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$141  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_ready ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .Y(\$141y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:116.26-116.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$142  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i ),
    .B(\$141y ),
    .Y(\$142y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:117.26-117.58" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$143  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1]),
    .Y(\$143y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:116.26-117.58" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$144  (
    .A(\$142y ),
    .B(\$143y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:119.22-119.49" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$145  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ),
    .Y(instr_req_o)
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:122.36-122.48" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$146  (
    .A(instr_gnt_i),
    .Y(\$146y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:122.24-122.48" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$147  (
    .A(instr_req_o),
    .B(\$146y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:125.41-125.65" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$148  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q ),
    .Y(\$148y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:125.26-125.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$149  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .B(\$148y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:26.18-26.34" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$15  (
    .A(\u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch ),
    .B(clk_i),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.43-144.55" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$150  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .Y(\$150y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.27-144.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$151  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ),
    .B(\$150y ),
    .Y(\$151y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.27-144.70" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$153  (
    .A(\$151y ),
    .B(\$146y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:168.26-168.67" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$158  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .B(\$151y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:170.26-170.73" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$159  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2], 1'h0 }),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .Y({ \$159y [31:2], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1] })
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:170.25-172.74" */
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd30),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd30)
  ) \$162  (
    .A(\$159y [31:2]),
    .B(\$151y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [31:2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:192.23-193.49" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$165  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .Y(\$165y [31:1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:191.23-193.49" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$166  (
    .A(\$165y [31:1]),
    .B({ 26'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [5:1] }),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .Y({ 26'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:1] })
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:206.40-206.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$167  (
    .A(instr_req_o),
    .B(instr_gnt_i),
    .Y(\$167y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:206.39-207.61" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$168  (
    .A(\$167y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.40-210.79" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$170  (
    .A(\$167y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ),
    .Y(\$170y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1701  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'h1),
    .Y(\$1701y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1702  (
    .A(\$1701y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1703  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'h2),
    .Y(\$1703y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1704  (
    .A(\$1703y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1705  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'h3),
    .Y(\$1705y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1706  (
    .A(\$1705y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [3])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1707  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'h4),
    .Y(\$1707y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1708  (
    .A(\$1707y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [4])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1709  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'h5),
    .Y(\$1709y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:211.40-211.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$171  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0]),
    .Y(\$171y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1710  (
    .A(\$1709y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [5])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1711  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'h6),
    .Y(\$1711y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1712  (
    .A(\$1711y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [6])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1713  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'h7),
    .Y(\$1713y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1714  (
    .A(\$1713y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [7])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1715  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'h8),
    .Y(\$1715y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1716  (
    .A(\$1715y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [8])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1717  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'h9),
    .Y(\$1717y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1718  (
    .A(\$1717y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [9])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1719  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'ha),
    .Y(\$1719y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.39-211.74" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$172  (
    .A(\$170y ),
    .B(\$171y ),
    .Y(\$172y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1720  (
    .A(\$1719y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [10])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1721  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'hb),
    .Y(\$1721y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1722  (
    .A(\$1721y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [11])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1723  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'hc),
    .Y(\$1723y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1724  (
    .A(\$1723y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [12])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1725  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'hd),
    .Y(\$1725y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1726  (
    .A(\$1725y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [13])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1727  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'he),
    .Y(\$1727y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1728  (
    .A(\$1727y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [14])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1729  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7]),
    .B(4'hf),
    .Y(\$1729y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.39-212.58" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$173  (
    .A(\$172y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1730  (
    .A(\$1729y ),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .Y(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [15])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:218.40-219.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$175  (
    .A(\$167y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0]),
    .Y(\$175y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:218.39-220.61" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$176  (
    .A(\$175y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.40-222.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$179  (
    .A(\$170y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0]),
    .Y(\$179y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:15.16-15.21" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$18  (
    .A(\u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.in_i ),
    .Y(\u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.inv )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:223.40-223.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$180  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1]),
    .Y(\$180y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.39-223.74" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$181  (
    .A(\$179y ),
    .B(\$180y ),
    .Y(\$181y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.39-224.58" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$182  (
    .A(\$181y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q [1]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:229.32-230.68" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$183  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n ),
    .B({ 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n [1] }),
    .S(instr_rvalid_i),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:231.32-232.65" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$184  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n ),
    .B({ 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n [1] }),
    .S(instr_rvalid_i),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_s )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:235.40-235.60" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$185  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q [0]),
    .Y(\$185y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:235.23-235.60" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$186  (
    .A(instr_rvalid_i),
    .B(\$185y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" */
  \$bmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$1890  (
    .A({ 32'h00000000, \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q , 256'h0000000000000000000000000000000000000000000000000000000000000000 }),
    .S(\$1888y [4:1]),
    .Y(\u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.in_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" */
  \$bmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$1895  (
    .A({ 32'h00000000, \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q  }),
    .S(\$1357y [3:0]),
    .Y(\u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.in_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:16.18-16.22" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$19  (
    .A(\u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.inv ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:15.16-15.21" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$20  (
    .A(\u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.in_i ),
    .Y(\u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.inv )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:50.17-50.38" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$203  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5]),
    .Y(\$203y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:16.18-16.22" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$21  (
    .A(\u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.inv ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:414.27-414.47" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$23  (
    .A(\u_ibex_top.u_ibex_core.ctrl_busy ),
    .B(\u_ibex_top.u_ibex_core.if_busy ),
    .Y(\$23y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:414.27-414.59" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$24  (
    .A(\$23y ),
    .B(\u_ibex_top.u_ibex_core.lsu_busy ),
    .Y(\$24y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:279.29-279.50" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$240  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h3),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:414.26-414.87" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$25  (
    .A(2'h2),
    .B(2'h1),
    .S(\$24y ),
    .Y(\u_ibex_top.core_busy_d [3:2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.30-477.60" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$250  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.30-477.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$252  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ),
    .B(\$110y ),
    .Y(\$252y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:478.49-478.69" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$253  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_clear_i ),
    .Y(\$253y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:478.30-478.69" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$254  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .B(\$253y ),
    .Y(\$254y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.29-478.70" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$255  (
    .A(\$252y ),
    .B(\$254y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:537.30-537.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$279  (
    .A(\u_ibex_top.u_ibex_core.instr_req_int ),
    .B(fetch_enable_i_0),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:255.37-255.55" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$280  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o ),
    .Y(\$280y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:255.21-255.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$281  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .B(\$280y ),
    .Y(\$281y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:305.29-305.89" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$290  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec ),
    .B(2'h1),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:306.29-306.89" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$291  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:307.29-307.86" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$292  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel_dec ),
    .B(3'h6),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:382.34-382.71" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$298  (
    .A(2'h2),
    .B(2'h1),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o ),
    .Y(\$298y [2:1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:246.23-246.51" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$3  (
    .A(\u_ibex_top.core_busy_q [0]),
    .B(debug_req_i),
    .Y(\$3y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:398.26-398.81" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$302  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ),
    .B({ 8'h00, \u_ibex_top.u_ibex_core.id_stage_i.imm_b [23:16], 3'h0, \u_ibex_top.u_ibex_core.id_stage_i.imm_b [12:11], 7'h00, \u_ibex_top.u_ibex_core.id_stage_i.imm_b [3:0] }),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:421.23-421.50" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$311  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rf_we_dec ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:222.30-222.49" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$32  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [1:0]),
    .Y(\$32y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:222.29-222.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$33  (
    .A(\$32y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .Y(\u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.13-594.35" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$371  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12]),
    .Y(\$371y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:67.20-67.40" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$41  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q ),
    .Y(\$41y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:67.19-67.55" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$42  (
    .A(\$41y ),
    .B(instr_req_o),
    .Y(\u_ibex_top.u_ibex_core.if_busy )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:86.26-86.59" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd2)
  ) \$43  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2:1]),
    .B({ \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1] }),
    .Y(\$43y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:86.23-86.60" */
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$44  (
    .A(\$43y ),
    .Y(\$44y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:86.23-86.60" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$45  (
    .A(\$44y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_ready )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:68.18-68.54" */
  \$mux  #(
    .WIDTH(32'd6)
  ) \$46  (
    .A(instr_rdata_i_low),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [5:0]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [5:0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:69.18-69.52" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$47  (
    .A(instr_err_i),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:70.18-70.41" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$48  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:246.23-246.76" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$5  (
    .A(\$3y ),
    .B(irq_nm_i),
    .Y(\u_ibex_top.clock_en )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.43-92.78" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$51  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ),
    .Y(\$51y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:541.27-542.87" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$512  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.42-92.90" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$52  (
    .A(\$51y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]),
    .Y(\$52y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:198.28-198.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$520  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:205.45-205.65" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$521  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(3'h6),
    .Y(\$521y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:205.27-205.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$522  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i ),
    .B(\$521y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:214.23-214.80" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$526  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ),
    .Y(\$526y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:214.22-215.44" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$528  (
    .A(\$526y ),
    .B(\$521y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:93.43-93.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$53  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]),
    .Y(\$53y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:231.34-231.81" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$535  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.55-94.66" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$54  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.55-94.93" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$56  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [0]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ),
    .Y(\$56y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:381.29-381.99" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$564  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_q ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:392.37-392.67" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$565  (
    .A(debug_req_i),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d ),
    .Y(\$565y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:392.36-392.84" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$567  (
    .A(\$565y ),
    .B(\$1343y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.43-94.94" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$57  (
    .A(instr_err_i),
    .B(\$56y ),
    .Y(\$57y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:93.42-94.95" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$58  (
    .A(\$53y ),
    .B(\$57y ),
    .Y(\$58y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.62-413.73" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$581  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .Y(\$581y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.23-413.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$582  (
    .A(\$1343y ),
    .B(\$581y ),
    .Y(\$582y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.23-414.47" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$585  (
    .A(\$582y ),
    .B(irq_nm_i),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.28-94.96" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$59  (
    .A(\$58y ),
    .B(\$52y ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_unaligned )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.13-528.51" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$612  (
    .A(irq_nm_i),
    .B(debug_req_i),
    .Y(\$612y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.13-528.67" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$613  (
    .A(\$612y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$613y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.14-612.44" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$630  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ),
    .Y(\$630y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.50-612.72" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$631  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .Y(\$631y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.13-612.73" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$632  (
    .A(\$630y ),
    .B(\$631y ),
    .Y(\$632y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.13-616.19" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$634  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ),
    .Y(\$634y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.23-616.35" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$635  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ),
    .Y(\$635y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.13-616.35" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$636  (
    .A(\$634y ),
    .B(\$635y ),
    .Y(\$636y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.39-616.53" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$637  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .Y(\$637y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.13-616.53" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$638  (
    .A(\$636y ),
    .B(\$637y ),
    .Y(\$638y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.25-648.36" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$645  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .Y(\$645y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.15-648.36" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$646  (
    .A(irq_nm_i),
    .B(\$645y ),
    .Y(\$646y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:650.15-651.92" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$647  (
    .A(2'h2),
    .B(2'h1),
    .S(irq_nm_i),
    .Y(\$647y [6:5])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:103.42-103.65" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$66  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .Y(\$66y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.13-739.37" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$669  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ),
    .Y(\$669y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:102.28-103.66" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$67  (
    .A(\$66y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_unaligned )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.13-739.51" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$670  (
    .A(\$669y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q ),
    .Y(\$670y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:106.62-106.66" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$69  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:252.25-252.34" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$7  (
    .A(\u_ibex_top.clock_en ),
    .Y(core_sleep_o)
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:107.37-107.58" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$71  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [1:0]),
    .B(2'h3),
    .Y(\$71y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:107.36-107.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$73  (
    .A(\$71y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.26-864.32" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$749  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ),
    .Y(\$749y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.35-864.43" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$750  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if ),
    .Y(\$750y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.26-864.43" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$751  (
    .A(\$749y ),
    .B(\$750y ),
    .Y(\$751y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.46-864.56" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$752  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id ),
    .Y(\$752y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.26-864.56" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$753  (
    .A(\$751y ),
    .B(\$752y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:871.34-871.51" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$754  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id ),
    .Y(\$754y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:871.32-871.52" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$755  (
    .A(\$754y ),
    .Y(\$755y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:871.32-871.63" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$756  (
    .A(\$755y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_clear_i )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$763  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(2'h3),
    .Y(\$763y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:642.46-642.76" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$789  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .Y(\$789y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:642.28-642.84" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$790  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .B(\$789y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:700.36-700.90" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$799  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ),
    .Y(\$799y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:700.35-701.25" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$801  (
    .A(\$799y ),
    .B(\$253y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:718.50-718.73" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$805  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ),
    .Y(\$805y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:718.28-718.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$806  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw ),
    .B(\$805y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:139.26-139.63" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$81  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:142.26-143.65" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$82  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:147.36-147.50" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$83  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two ),
    .Y(\$83y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:145.29-147.65" */
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd31),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd31)
  ) \$84  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q ),
    .B({ \$83y , \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two  }),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_next )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:149.25-150.50" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$85  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_next ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:880.21-880.73" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$866  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.stall_mem ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.stall_jump ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:893.52-893.75" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$874  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$874y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:893.35-893.76" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$875  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .B(\$874y ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1016.30-1016.73" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$876  (
    .A(1'h1),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.multicycle_done )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.56-1022.73" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$877  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ),
    .Y(\$877y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.56-1022.93" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$878  (
    .A(\$877y ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ),
    .Y(\$878y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.41-1022.94" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$879  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .B(\$878y ),
    .Y(\$879y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.24-1022.95" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$880  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .B(\$879y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.stall_mem )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1028.35-1028.86" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$883  (
    .A(\$281y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_run ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.50-188.72" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$89  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed ),
    .Y(\$89y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.50-188.88" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$90  (
    .A(\$89y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0]),
    .Y(\$90y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.21-188.89" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$91  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ),
    .B(\$90y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.31-199.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$93  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [0]),
    .Y(\$93y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.30-200.40" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$94  (
    .A(\$93y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:105.31-105.76" */
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd34),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd34),
    .Y_WIDTH(32'd34)
  ) \$947  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i , 1'h1 }),
    .B({ 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b  }),
    .Y({ \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [33], 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:0] })
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:202.30-202.76" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$95  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [0]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:137.10-137.43" */
  \$xor  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$952  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [31]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b [31]),
    .Y(\$952y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.40-167.57" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$959  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal ),
    .Y(\u_ibex_top.u_ibex_core.branch_decision )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:280.28-280.49" */
  \$sub  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd5)
  ) \$964  (
    .A(1'h0),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b [4:0]),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.25-204.51" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$97  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [0]),
    .B(\$110y ),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:286.24-288.85" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$970  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b [4:0]),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:322.26-322.47" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$975  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1] }),
    .B(3'h2),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:333.23-333.63" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$977  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ),
    .B({ \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [0], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [1], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [2], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [3], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [4], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [5], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [6], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [7], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [8], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [9], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [10], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [11], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [12], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [13], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [14], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [15], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [16], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [17], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [18], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [19], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [20], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [21], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [22], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [23], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [24], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [25], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [26], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [27], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [28], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [29], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [30], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [31] }),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.27-207.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$98  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$98y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:343.32-343.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$981  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand [31]),
    .Y(\$981y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:343.9-343.100" */
  \$sshr  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd33),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd32)
  ) \$983  (
    .A({ \$981y , \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand  }),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:353.20-353.64" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$984  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext ),
    .B({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [0], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [1], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [2], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [4], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [6], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [7], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [8], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [9], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [10], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [11], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [12], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [13], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [14], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [15], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [16], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [17], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [18], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [19], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [20], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [21], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [22], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [23], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [24], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [25], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [26], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [27], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [28], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [29], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [30], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [31] }),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:386.31-386.62" */
  \$xor  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$990  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(2'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$auto$ff.cc:266:slice$5593  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1]),
    .EN(\u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5603  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d ),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$5612 ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(3'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$auto$ff.cc:266:slice$5614  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns ),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$5625 ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5627  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d ),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$5638 ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5640  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(data_we_o),
    .EN(\u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(2'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$auto$ff.cc:266:slice$5641  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .EN(\u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5647  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o ),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5649  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.fetch_err ),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:159.5" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5658  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$165y [1]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$5654 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd6)
  ) \$auto$ff.cc:266:slice$5662  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [37:32]),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [1]),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [37:32])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd6)
  ) \$auto$ff.cc:266:slice$5665  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [5:0]),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [0]),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [5:0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:161.5" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd31)
  ) \$auto$ff.cc:266:slice$5666  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d ),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5667  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(instr_err_i),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2]),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5668  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1]),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [1]),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5669  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0]),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [0]),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:768.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5686  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d ),
    .EN(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5687  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d ),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$5696 ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5698  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d ),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$5707 ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(4'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$auto$ff.cc:266:slice$5709  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$5714 ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5793  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [9]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5794  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [8]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5795  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [7]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5796  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [6]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5797  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [5]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5798  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [4]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5799  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [3]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5802  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [2]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5813  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [1]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5818  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [15]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5819  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [14]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5820  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [13]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5821  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [12]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5822  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [11]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$5823  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ),
    .EN(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [10]),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd6)
  ) \$auto$ff.cc:266:slice$5826  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(instr_rdata_i_low),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2]),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [69:64])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:159.5" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$auto$ff.cc:266:slice$5827  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:2]),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [5:2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd31)
  ) \$auto$ff.cc:266:slice$5828  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q ),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:219.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(7'h00),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd7)
  ) \$auto$ff.cc:266:slice$5829  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D({ \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3], \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d [1:0] }),
    .EN(\u_ibex_top.u_ibex_core.load_store_unit_i.addr_update ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q [6:0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:183.5" */
  \$sdffce  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .SRST_POLARITY(32'd0),
    .SRST_VALUE(1'h0),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5839  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [1]),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [1]),
    .SRST(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:183.5" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd30)
  ) \$auto$ff.cc:266:slice$5841  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [31:2]),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(24'h000000),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd24)
  ) \$auto$ff.cc:266:slice$5842  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d [31:8]),
    .EN(\u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$sdffce  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .SRST_POLARITY(32'd0),
    .SRST_VALUE(1'h0),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$5858  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$203y ),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o ),
    .SRST(\$procmux$4867_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dffe  #(
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd19)
  ) \$auto$ff.cc:266:slice$5893  (
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [23:16], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [10:7], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [5:0] }),
    .EN(\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ),
    .Q({ \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] })
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(31'h00000000),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd31)
  ) \$auto$ff.cc:266:slice$5906  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.cs_registers_i.mepc_d [31:1]),
    .EN(\u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1])
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5596  (
    .A({ \$1274y , data_rvalid_i }),
    .B(2'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5595 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5598  (
    .A({ \$1273y , data_rvalid_i }),
    .B(2'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5597 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5600  (
    .A({ \$1274y , \$1273y , \$1252y  }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5599 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5607  (
    .A({ \$1252y , \u_ibex_top.u_ibex_core.id_stage_i.lsu_req  }),
    .B(2'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5606 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5616  (
    .A({ \$1273y , data_rvalid_i, data_gnt_i }),
    .B(3'h4),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5615 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5622  (
    .A({ \$1299y , data_gnt_i }),
    .B(2'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5621 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5624  (
    .A({ \$procmux$4958_CMP , data_gnt_i }),
    .B(2'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5623 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5629  (
    .A({ \$1252y , \u_ibex_top.u_ibex_core.id_stage_i.lsu_req , data_gnt_i }),
    .B(3'h6),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5628 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5637  (
    .A({ \$procmux$4958_CMP , \$1299y , \$1273y , \$1252y  }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5636 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5689  (
    .A({ \$procmux$1235_CMP , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq  }),
    .B(2'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5688 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5691  (
    .A({ \$procmux$1006_CMP , \$670y  }),
    .B(2'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5690 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5693  (
    .A({ \$procmux$1006_CMP , \$670y  }),
    .B(2'h3),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5692 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5695  (
    .A({ \$procmux$1235_CMP , \$procmux$1006_CMP  }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5694 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5704  (
    .A({ \$procmux$1006_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5427  }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5703 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5711  (
    .A({ \$procmux$1529_CMP , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode , \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i  }),
    .B(4'h8),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5710 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$5713  (
    .A({ \$763y , \$613y  }),
    .B(2'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$5712 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$5613  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$5597 , \$auto$opt_dff.cc:194:make_patterns_logic$5606 , \$auto$opt_dff.cc:194:make_patterns_logic$5595 , \$auto$opt_dff.cc:194:make_patterns_logic$5599  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$5612 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$5626  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$5623 , \$auto$opt_dff.cc:194:make_patterns_logic$5615 , \$auto$opt_dff.cc:194:make_patterns_logic$5606 , \$auto$opt_dff.cc:194:make_patterns_logic$5595 , \$auto$opt_dff.cc:194:make_patterns_logic$5621  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$5625 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$5639  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$5623 , \$auto$opt_dff.cc:194:make_patterns_logic$5628 , \$auto$opt_dff.cc:194:make_patterns_logic$5636 , \$auto$opt_dff.cc:194:make_patterns_logic$5615 , \$auto$opt_dff.cc:194:make_patterns_logic$5606  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$5638 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$5655  (
    .A({ \$150y , \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$5654 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$5697  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$5694 , \$auto$opt_dff.cc:194:make_patterns_logic$5688 , \$auto$opt_dff.cc:194:make_patterns_logic$5690 , \$auto$opt_dff.cc:194:make_patterns_logic$5692  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$5696 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$5708  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$5690 , \$auto$opt_dff.cc:194:make_patterns_logic$5703 , \$auto$opt_dff.cc:194:make_patterns_logic$5692  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$5707 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$5715  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$5712 , \$auto$opt_dff.cc:194:make_patterns_logic$5710  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$5714 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$auto$opt_expr.cc:276:group_cell_inputs$5575  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg [32:1])
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd16),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd16),
    .Y_WIDTH(32'd16)
  ) \$auto$opt_expr.cc:276:group_cell_inputs$5844  (
    .A({ \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o  }),
    .B({ \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [27:24], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [19:16], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [3:0] }),
    .Y({ \$1319y [27:24], \$1319y [19:16], \$1319y [11:8], \$1319y [3:0] })
  );
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd16),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd16),
    .Y_WIDTH(32'd16)
  ) \$auto$opt_expr.cc:276:group_cell_inputs$5848  (
    .A({ \$1318y [27:24], \$1318y [19:16], \$1318y [11:8], \$1318y [3:0] }),
    .B({ \$1319y [27:24], \$1319y [19:16], \$1319y [11:8], \$1319y [3:0] }),
    .Y({ \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [27:24], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [19:16], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [11:8], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [3:0] })
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd4)
  ) \$auto$opt_expr.cc:276:group_cell_inputs$5862  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20]),
    .Y(\$1357y [3:0])
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd4)
  ) \$auto$opt_expr.cc:276:group_cell_inputs$5895  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16]),
    .Y(\$1888y [4:1])
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5404  (
    .A({ \$procmux$1614_CMP , \$procmux$1613_CMP , \$procmux$1203_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5405 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5408  (
    .A({ \$procmux$1613_CMP , \$procmux$1529_CMP , \$procmux$1235_CMP , \$procmux$1203_CMP , \$procmux$1006_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i , \u_ibex_top.u_ibex_core.id_stage_i.controller_run  }),
    .Y(\u_ibex_top.u_ibex_core.instr_req_int )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5424  (
    .A({ \$procmux$1612_CMP , \$procmux$1006_CMP , \$763y  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5425 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5440  (
    .A({ \$procmux$2591_CMP , \$procmux$2205_CMP , \$procmux$2124_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5481  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5441 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5442  (
    .A({ \$procmux$2591_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5481  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5443 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5452  (
    .A({ \$procmux$19_CMP , \$procmux$13_CMP  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5453 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5464  (
    .A({ \$procmux$1235_CMP , \$procmux$1203_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5465 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5470  (
    .A({ \$procmux$4958_CMP , \$1299y , \$1273y  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5471 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5474  (
    .A({ \$procmux$22_CMP , \$procmux$19_CMP , \$procmux$13_CMP  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5475 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5476  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o , \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5477 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5478  (
    .A({ \$procmux$2572_CMP , \$procmux$2267_CMP , \$procmux$2205_CMP , \$procmux$2124_CMP  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5479 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5490  (
    .A({ \$procmux$1203_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5427 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5496  (
    .A({ \$procmux$2572_CMP , \$procmux$2267_CMP  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5435 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5502  (
    .A({ \$procmux$4958_CMP , \$1299y  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5503 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5837  (
    .A({ \$procmux$1613_CMP , \$763y  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5838 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5856  (
    .A({ \$1274y , \$1273y  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5469 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5898  (
    .A({ \$procmux$1612_CMP , \$procmux$1203_CMP , \$procmux$1006_CMP , \$763y , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  }),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5900  (
    .A({ \$procmux$2591_CMP , \$procmux$2572_CMP , \$procmux$2267_CMP , \$procmux$2059_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5481  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5901 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$5904  (
    .A({ \$procmux$2591_CMP , \$procmux$2572_CMP , \$procmux$2267_CMP , \$procmux$2205_CMP , \$procmux$2124_CMP , \$procmux$2059_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5481  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5905 )
  );
  \$mux  #(
    .WIDTH(32'd1)
  ) \$auto$opt_share.cc:246:merge_operators$5854  (
    .A(\$1208y ),
    .B(\$1207y ),
    .S(\$1274y ),
    .Y(\$auto$rtlil.cc:3094:Pmux$5855 )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:239.5" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(4'ha),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$u_ibex_top.core_busy_q  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D({ \u_ibex_top.core_busy_d [3:2], \u_ibex_top.core_busy_d [3:2] }),
    .Q(\u_ibex_top.core_busy_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:703.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(2'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_s ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:228.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(3'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(2'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_d ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:481.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q  (
    .ARST(rst_ni),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_d ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$1006_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(3'h6),
    .Y(\$procmux$1006_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:790.28-793.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd3)
  ) \$procmux$1074  (
    .A(3'h0),
    .B(12'h2bd),
    .S({ \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio  }),
    .Y(\$auto$wreduce.cc:514:run$5512 [2:0])
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$1166  (
    .A(3'h0),
    .B(\$auto$wreduce.cc:514:run$5512 [2:0]),
    .S(\$670y ),
    .Y(\$auto$wreduce.cc:514:run$5513 [2:0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:125.22-125.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$116_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1]),
    .B(2'h2),
    .Y(\$procmux$116_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1173  (
    .A(2'h1),
    .B({ \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q  }),
    .S(\$670y ),
    .Y(\$procmux$1173_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:124.22-124.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$117_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1]),
    .B(1'h1),
    .Y(\$procmux$117_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1203_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1203_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$1235_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(3'h7),
    .Y(\$procmux$1235_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$1276  (
    .A(3'h1),
    .B({ \$647y [6:5], \$647y [5] }),
    .S(\$646y ),
    .Y({ \$procmux$1276_Y [6], \$procmux$1276_Y [4], \$procmux$1276_Y [5] })
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1312  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .B(\$646y ),
    .Y(\$procmux$1312_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$1350  (
    .A(3'h0),
    .B({ \$procmux$1276_Y [6], \$procmux$1276_Y [4], \$procmux$1276_Y [5] }),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ),
    .Y({ \$procmux$1350_Y [6], \$procmux$1350_Y [4], \$procmux$1350_Y [5] })
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.36-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.20-632.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1377  (
    .A(\$procmux$1505_Y ),
    .B(4'h7),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ),
    .Y(\$procmux$1377_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$1385_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(3'h5),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_run )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.36-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.20-632.14" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1391  (
    .A(\$632y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ),
    .Y(\$procmux$1391_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:262.9-266.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$13_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h2),
    .Y(\$procmux$13_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.33-623.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1407  (
    .A(\$procmux$1377_Y ),
    .B(4'h8),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ),
    .Y(\$procmux$1407_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.33-623.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1420  (
    .A(\$procmux$1391_Y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ),
    .Y(\$procmux$1420_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1433  (
    .A(\$procmux$1505_Y ),
    .B(\$procmux$1407_Y ),
    .S(\$638y ),
    .Y(\$procmux$1433_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1444  (
    .A(\$632y ),
    .B(\$procmux$1420_Y ),
    .S(\$638y ),
    .Y(\$procmux$1444_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.26-592.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.9-592.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1505  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ),
    .Y(\$procmux$1505_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.31-558.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.9-558.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$1526  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , 1'h1 }),
    .B(3'h4),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ),
    .Y({ \$procmux$1526_Y [3], \$procmux$1526_Y [1], \$procmux$1526_Y [2] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$1529_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$1529_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.31-558.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.9-558.12" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1537  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ),
    .Y(\$procmux$1537_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd4)
  ) \$procmux$1599  (
    .A(4'h0),
    .B({ 12'h134, \$procmux$1526_Y [3:1], \$procmux$1526_Y [2], \$procmux$1433_Y , 4'h5, \$procmux$765_Y [3:2], 1'h0, \$procmux$765_Y [2] }),
    .S({ \$procmux$1614_CMP , \$procmux$1612_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5838 , \$procmux$1529_CMP , \u_ibex_top.u_ibex_core.id_stage_i.controller_run , \$auto$opt_reduce.cc:137:opt_pmux$5465 , \$procmux$1006_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1603_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:511.19-517.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1612_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(2'h2),
    .Y(\$procmux$1612_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:502.17-509.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1613_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(1'h1),
    .Y(\$procmux$1613_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:495.14-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1614_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .Y(\$procmux$1614_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$1639  (
    .A(1'h0),
    .B({ \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , 1'h1, \$670y  }),
    .S({ \$procmux$1235_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i , \$procmux$1006_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1663  (
    .A(1'h0),
    .B({ \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , 1'h1 }),
    .S({ \$procmux$1235_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  }),
    .Y(\u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd6)
  ) \$procmux$1681  (
    .A(6'h00),
    .B({ \$procmux$1350_Y [6:4], \$procmux$1350_Y [5], \$procmux$1350_Y [5], \$procmux$1350_Y [5], 3'h0, \$auto$wreduce.cc:514:run$5513 [2:0] }),
    .S({ \$procmux$1235_CMP , \$procmux$1006_CMP  }),
    .Y({ \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [6:5], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3:0] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd2)
  ) \$procmux$1687  (
    .A(2'h1),
    .B({ 2'h2, \$procmux$1173_Y  }),
    .S({ \$auto$opt_reduce.cc:137:opt_pmux$5427 , \$procmux$1006_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1695  (
    .A(2'h0),
    .B({ 4'h6, \$670y , 1'h0 }),
    .S({ \u_ibex_top.u_ibex_core.id_stage_i.controller_run , \$auto$opt_reduce.cc:137:opt_pmux$5465 , \$procmux$1006_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [1:0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$1706  (
    .A(1'h0),
    .B({ \u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , 1'h1, \$670y  }),
    .S({ \u_ibex_top.u_ibex_core.id_stage_i.controller_run , \$procmux$1235_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5405 , \$procmux$1006_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1743  (
    .A(1'h1),
    .B({ 1'h0, \$613y  }),
    .S({ \$procmux$1612_CMP , \$763y  }),
    .Y(\u_ibex_top.u_ibex_core.ctrl_busy )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1762  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_run ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$1766  (
    .A(1'h0),
    .B({ \$procmux$1537_Y , \$procmux$1444_Y , 1'h1 }),
    .S({ \$procmux$1529_CMP , \u_ibex_top.u_ibex_core.id_stage_i.controller_run , \$auto$opt_reduce.cc:137:opt_pmux$5425  }),
    .Y(\$procmux$1766_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1777  (
    .A(\$procmux$1006_CMP ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1784  (
    .A(\$procmux$1312_Y ),
    .B(1'h0),
    .S(\$procmux$1006_CMP ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:287.9-287.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:286.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1855  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ),
    .Y(\$procmux$1855_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1963  (
    .A(\$procmux$1855_Y ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ),
    .Y(\$procmux$1963_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1970  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ),
    .Y(\$procmux$1970_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1997  (
    .A(\$procmux$1963_Y ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:254.9-258.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$19_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(1'h1),
    .Y(\$procmux$19_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2001  (
    .A(\$procmux$1970_Y ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2013  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$2059_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0]),
    .B(6'h0f),
    .Y(\$procmux$2059_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd2)
  ) \$procmux$2091  (
    .A(2'h3),
    .B(4'h2),
    .S({ \$371y , \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12] }),
    .Y(\$procmux$2091_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.9-274.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd8)
  ) \$procmux$21  (
    .A({ 4'h0, data_rdata_i_low }),
    .B({ 8'h00, data_rdata_i_low, 4'h0 }),
    .S({ \$auto$opt_reduce.cc:137:opt_pmux$5453 , \$procmux$22_CMP  }),
    .Y({ \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [3:0] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$2124_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0]),
    .B(6'h33),
    .Y(\$procmux$2124_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1128.36-1131.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd3)
  ) \$procmux$2147  (
    .A(3'h6),
    .B(6'h28),
    .S({ \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], \$371y  }),
    .Y({ \$auto$wreduce.cc:514:run$5519 [3], \$auto$wreduce.cc:514:run$5519 [5], \$auto$wreduce.cc:514:run$5519 [1] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$2205_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0]),
    .B(6'h13),
    .Y(\$procmux$2205_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$2267_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0]),
    .B(6'h23),
    .Y(\$procmux$2267_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.9-274.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$22_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h3),
    .Y(\$procmux$22_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2546  (
    .A(\$procmux$2124_CMP ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$2563  (
    .A(2'h3),
    .B({ 4'h8, \$procmux$2091_Y  }),
    .S({ \$auto$opt_reduce.cc:137:opt_pmux$5481 , \$auto$opt_reduce.cc:137:opt_pmux$5479 , \$procmux$2059_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:813.21-818.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$2571_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0]),
    .B(6'h17),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$5481 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:792.20-799.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$2572_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0]),
    .B(6'h03),
    .Y(\$procmux$2572_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd3)
  ) \$procmux$2584  (
    .A(3'h6),
    .B({ \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], \$auto$wreduce.cc:514:run$5519 [3], \$auto$wreduce.cc:514:run$5519 [5], \$auto$wreduce.cc:514:run$5519 [1], 3'h0 }),
    .S({ \$procmux$2205_CMP , \$procmux$2124_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5901  }),
    .Y({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:805.19-811.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$2591_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0]),
    .B(6'h37),
    .Y(\$procmux$2591_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd3)
  ) \$procmux$2604  (
    .A(3'h0),
    .B({ 6'h0b, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12] }),
    .S({ \$procmux$2267_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5443 , \$procmux$2059_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel_dec )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2625  (
    .A(\$procmux$3322_Y ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2628  (
    .A(\$procmux$2267_CMP ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ),
    .Y(data_we_o)
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2631  (
    .A(\$auto$opt_reduce.cc:137:opt_pmux$5435 ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2637  (
    .A(\$procmux$3427_Y ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2640  (
    .A(\$auto$opt_reduce.cc:137:opt_pmux$5441 ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.rf_we_dec )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:650.7-650.27|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:649.5-651.8" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2643  (
    .A(\$procmux$3479_Y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2877  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ),
    .Y(\$procmux$2877_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:328.18-328.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd2)
  ) \$procmux$3152  (
    .A(2'h0),
    .B(4'h9),
    .S({ \$371y , \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12] }),
    .Y(\$procmux$3152_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$3322  (
    .A(\$procmux$2059_CMP ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12]),
    .Y(\$procmux$3322_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3346  (
    .A(2'h0),
    .B(\$procmux$3152_Y ),
    .S(\$auto$opt_reduce.cc:137:opt_pmux$5435 ),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$3427  (
    .A(\$procmux$2059_CMP ),
    .B(\$procmux$2877_Y ),
    .Y(\$procmux$3427_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$3479  (
    .A(\$auto$opt_reduce.cc:137:opt_pmux$5905 ),
    .Y(\$procmux$3479_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:382.26-382.72|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd14)
  ) \$procmux$3511  (
    .A(14'h0004),
    .B({ 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20], 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 9'h000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [7], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:8], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 9'h000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [20], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:21], 12'h000, \$298y [2:1], 1'h0 }),
    .S({ \$procmux$3517_CMP , \$procmux$3516_CMP , \$procmux$3515_CMP , \$procmux$3514_CMP , \$procmux$3513_CMP , \$procmux$3512_CMP  }),
    .Y({ \u_ibex_top.u_ibex_core.id_stage_i.imm_b [23:16], \u_ibex_top.u_ibex_core.id_stage_i.imm_b [12:11], \u_ibex_top.u_ibex_core.id_stage_i.imm_b [3:0] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:382.26-382.72|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3512_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(3'h5),
    .Y(\$procmux$3512_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:381.26-381.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3513_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(3'h4),
    .Y(\$procmux$3513_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:380.26-380.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3514_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(2'h3),
    .Y(\$procmux$3514_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:379.26-379.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3515_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(2'h2),
    .Y(\$procmux$3515_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:378.26-378.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$3516_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(1'h1),
    .Y(\$procmux$3516_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:377.26-377.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3517_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .Y(\$procmux$3517_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:322.20-322.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd32)
  ) \$procmux$3518  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ),
    .B({ 25'h0000000, \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q [6:0], \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1], 33'h000000000 }),
    .S({ \$procmux$3521_CMP , \$procmux$3520_CMP , \$procmux$3519_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:322.20-322.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3519_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ),
    .B(2'h3),
    .Y(\$procmux$3519_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:321.20-321.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3520_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ),
    .B(2'h2),
    .Y(\$procmux$3520_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:320.20-320.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$3521_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ),
    .B(1'h1),
    .Y(\$procmux$3521_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$355  (
    .A(32'd0),
    .B({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result , 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result , 31'h00000000, \u_ibex_top.u_ibex_core.branch_decision  }),
    .S({ \$auto$wreduce.cc:514:run$5527 [0], \$procmux$358_CMP [0], \$procmux$357_CTRL , \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate  }),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_result )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_CMP7  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1] }),
    .B(3'h6),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$357_ANY  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith , \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left  }),
    .Y(\$procmux$357_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$357_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1] }),
    .B(3'h3),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1332.19-1332.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$358_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1] }),
    .Y(\$procmux$358_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1326.27-1326.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$359_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1] }),
    .B(3'h1),
    .Y(\$auto$wreduce.cc:514:run$5527 [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:233.16-233.67|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229.5-235.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd16)
  ) \$procmux$36  (
    .A({ 12'h000, data_rdata_i_low }),
    .B({ data_rdata_i_low, 16'h0000, data_rdata_i_low, 16'h0000, data_rdata_i_low, 4'h0 }),
    .S({ \$procmux$19_CMP , \$procmux$13_CMP , \$procmux$22_CMP  }),
    .Y({ \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [27:24], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [19:16], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [3:0] })
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$procmux$3748  (
    .A(\$procmux$3935_Y [31:1]),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [31:1]),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3748_Y [31:1])
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3877  (
    .A(\$1343y ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ),
    .Y(\$procmux$3877_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:138.7-138.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:137.5-141.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$388  (
    .A(1'h1),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [31]),
    .S(\$952y ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$procmux$3917  (
    .A(\$procmux$3748_Y [31:1]),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [31:1]),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ),
    .Y(\$procmux$3917_Y [31:1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:727.13-727.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:719.9-730.16" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$procmux$3935  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q ),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i ),
    .Y(\$procmux$3935_Y [31:1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:99.26-99.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:97.5-101.12" */
  \$mux  #(
    .WIDTH(32'd33)
  ) \$procmux$394  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b , 1'h0 }),
    .B({ \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg [32:1], 1'h1 }),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate ),
    .Y(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4037  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i ),
    .B(\$procmux$3877_Y ),
    .Y(\u_ibex_top.u_ibex_core.cs_registers_i.mepc_en )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$procmux$4063  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [31:1]),
    .B(\$procmux$3917_Y [31:1]),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i ),
    .Y(\u_ibex_top.u_ibex_core.cs_registers_i.mepc_d [31:1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4623_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4623_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4758_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(1'h1),
    .Y(\$procmux$4758_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:857.13-857.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$476  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.multicycle_done ),
    .Y(\$procmux$476_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:857.13-857.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$484  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.multicycle_done ),
    .Y(\$procmux$484_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4867_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .Y(\$procmux$4867_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd19)
  ) \$procmux$4898  (
    .A({ 2'h0, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [21:16], 5'h00, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:0] }),
    .B({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5], 9'h005, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2], 6'h13, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:2], 15'h0013, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:2], 15'h0413 }),
    .S({ \$procmux$4867_CMP , \$procmux$4758_CMP , \$procmux$4623_CMP  }),
    .Y({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [23:16], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [10:7], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [5:0] })
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.28-478.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4949  (
    .A(data_rvalid_i),
    .B(\$auto$rtlil.cc:3094:Pmux$5855 ),
    .Y(\$auto$opt_share.cc:222:merge_operators$5853 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4958_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(2'h3),
    .Y(\$procmux$4958_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.38-459.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4973  (
    .A(data_gnt_i),
    .B(\$1219y ),
    .Y(\$procmux$4973_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$5002  (
    .A(2'h2),
    .B({ 1'h0, \$1205y [1] }),
    .S(data_rvalid_i),
    .Y(\$procmux$5002_Y [2:1])
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$5011  (
    .A(data_rvalid_i),
    .B(\$1205y [1]),
    .Y(\$procmux$5011_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.38-416.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$5059  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .B(data_gnt_i),
    .Y(\$procmux$5059_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd3)
  ) \$procmux$5081  (
    .A(3'h0),
    .B({ 1'h0, \$auto$wreduce.cc:514:run$5535 [1:0], 3'h2, \$procmux$5002_Y [2:1], \$procmux$5002_Y [1] }),
    .S({ \$1252y , \$1299y , \$1273y  }),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.27-399.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$5097  (
    .A({ \$1183y [1], 1'h1 }),
    .B({ \u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access , 1'h0 }),
    .S(data_gnt_i),
    .Y(\$auto$wreduce.cc:514:run$5535 [1:0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$513  (
    .A(\$auto$opt_reduce.cc:137:opt_pmux$5477 ),
    .B(\$procmux$476_Y ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$5214  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req ),
    .B(data_gnt_i),
    .Y(\$procmux$5214_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$5246  (
    .A(1'h0),
    .B({ \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q , 1'h1 }),
    .S({ \$procmux$4958_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5469  }),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$5255  (
    .A(1'h0),
    .B({ \u_ibex_top.u_ibex_core.id_stage_i.lsu_req , 1'h1 }),
    .S({ \$1252y , \$auto$opt_reduce.cc:137:opt_pmux$5471  }),
    .Y(data_req_o)
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$5265  (
    .A(\$auto$opt_reduce.cc:137:opt_pmux$5469 ),
    .B(data_err_i),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$527  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ),
    .B(\$procmux$484_Y ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$527_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$5282  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access ),
    .B({ \$procmux$5059_Y , \$procmux$5011_Y , 1'h0 }),
    .S({ \$1299y , \$1273y , \$procmux$4958_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$5299  (
    .A(1'h0),
    .B({ \$procmux$5214_Y , data_gnt_i }),
    .S({ \$1252y , \$auto$opt_reduce.cc:137:opt_pmux$5503  }),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:180.16-180.69|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176.5-182.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd4)
  ) \$procmux$53  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [3:0]),
    .B({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [27:24], \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [19:16], \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [11:8] }),
    .S({ \$procmux$117_CMP , \$procmux$116_CMP , \$1177y  }),
    .Y(data_wdata_o_low)
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$5307  (
    .A(1'h0),
    .B({ \$procmux$5214_Y , data_gnt_i, \$procmux$4973_Y , \$auto$opt_share.cc:222:merge_operators$5853  }),
    .S({ \$1252y , \$1299y , \$procmux$4958_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5469  }),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.addr_update )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5325  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_unaligned ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.fetch_err )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  \$mux  #(
    .WIDTH(32'd12)
  ) \$procmux$5329  (
    .A({ 6'h00, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [5:0] }),
    .B({ \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [5:0], 6'h00 }),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0]),
    .Y({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [21:16], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:0] })
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5333  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid ),
    .B(\$procmux$5337_Y ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:121.9-121.29|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:120.7-124.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5337  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_unaligned ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ),
    .Y(\$procmux$5337_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd16)
  ) \$procmux$5341  (
    .A({ \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [27:24], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [19:16], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [3:0] }),
    .B({ 8'h00, \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [3:0], 12'h000, \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext [3:0] }),
    .S({ \$procmux$5343_CMP , \$procmux$5342_CTRL  }),
    .Y({ \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [27:24], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [19:16], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [3:0] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5342_ANY  (
    .A(\$procmux$5342_CMP ),
    .Y(\$procmux$5342_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5342_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ),
    .B(2'h2),
    .Y(\$procmux$5342_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5342_CMP1  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ),
    .B(2'h3),
    .Y(\$procmux$5342_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:324.20-324.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$5343_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ),
    .B(1'h1),
    .Y(\$procmux$5343_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:213.16-213.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd32)
  ) \$procmux$5347  (
    .A(32'd128),
    .B({ 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [31:8], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [6], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [6], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [4:2], 2'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 1'h0 }),
    .S({ \$procmux$5351_CMP , \$procmux$5350_CMP , \$procmux$5349_CMP  }),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:212.16-212.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5349_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [1:0]),
    .B(2'h3),
    .Y(\$procmux$5349_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:211.16-211.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5350_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$5350_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:210.16-210.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5351_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$5351_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:196.23-196.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd28)
  ) \$procmux$5352  (
    .A({ \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8], 4'h0 }),
    .B({ \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8], \u_ibex_top.u_ibex_core.if_stage_i.irq_vec [3:0], 56'h1a110801a11082 }),
    .S({ \$procmux$5355_CMP , \$procmux$5354_CMP , \$procmux$5353_CMP  }),
    .Y({ \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [31:8], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [6], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [4:2] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:196.23-196.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5353_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ),
    .B(2'h3),
    .Y(\$procmux$5353_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:195.23-195.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5354_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ),
    .B(2'h2),
    .Y(\$procmux$5354_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:194.23-194.76|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$5355_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ),
    .B(1'h1),
    .Y(\$procmux$5355_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:189.7-189.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:187.5-190.8" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$5357  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3:0]),
    .B(4'hf),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [6]),
    .Y(\u_ibex_top.u_ibex_core.if_stage_i.irq_vec [3:0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:309.9-313.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$5381  (
    .A(data_rdata_i_low),
    .B(4'h0),
    .S(\$auto$opt_reduce.cc:137:opt_pmux$5475 ),
    .Y(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext [3:0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:833.26-839.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$673  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o ),
    .Y(\$procmux$673_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$703  (
    .A(\$procmux$673_Y ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$703_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$726  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .B(\$procmux$527_Y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.stall_jump )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$735  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .B(\$procmux$703_Y ),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:842.7-842.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:840.5-843.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$761  (
    .A(1'h1),
    .B(\$procmux$1766_Y ),
    .S(fetch_enable_i_0),
    .Y(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:830.11-830.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:829.9-831.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$765  (
    .A(2'h1),
    .B(2'h2),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q ),
    .Y(\$procmux$765_Y [3:2])
  );
  /* src = "src/ibex_wrap.sv:155.22" */
  sg13g2_IOPadOut4mA pad_alert_minor_o_inst (
    .c2p(1'h0),
    .pad(alert_minor)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:100.18" */
  sg13g2_IOPadIn pad_clk_inst (
    .p2c(clk_i),
    .pad(clk)
  );
  /* src = "src/ibex_wrap.sv:150.22" */
  sg13g2_IOPadOut4mA pad_core_sleep_o_inst (
    .c2p(core_sleep_o),
    .pad(core_sleep)
  );
  /* src = "src/ibex_wrap.sv:253.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_0_inst (
    .c2p(1'h0),
    .pad(data_addr_0)
  );
  /* src = "src/ibex_wrap.sv:258.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_1_inst (
    .c2p(1'h0),
    .pad(data_addr_1)
  );
  /* src = "src/ibex_wrap.sv:263.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_2_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [3]),
    .pad(data_addr_2)
  );
  /* src = "src/ibex_wrap.sv:268.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_3_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [4]),
    .pad(data_addr_3)
  );
  /* src = "src/ibex_wrap.sv:273.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_4_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [5]),
    .pad(data_addr_4)
  );
  /* src = "src/ibex_wrap.sv:278.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_5_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [6]),
    .pad(data_addr_5)
  );
  /* src = "src/ibex_wrap.sv:283.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_6_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7]),
    .pad(data_addr_6)
  );
  /* src = "src/ibex_wrap.sv:248.18" */
  sg13g2_IOPadIn pad_data_err_i_inst (
    .p2c(data_err_i),
    .pad(data_err)
  );
  /* src = "src/ibex_wrap.sv:233.18" */
  sg13g2_IOPadIn pad_data_gnt_i_inst (
    .p2c(data_gnt_i),
    .pad(data_gnt)
  );
  /* src = "src/ibex_wrap.sv:292.18" */
  sg13g2_IOPadIn pad_data_rdata_i_0_inst (
    .p2c(data_rdata_i_low[0]),
    .pad(data_rdata_0)
  );
  /* src = "src/ibex_wrap.sv:297.18" */
  sg13g2_IOPadIn pad_data_rdata_i_1_inst (
    .p2c(data_rdata_i_low[1]),
    .pad(data_rdata_1)
  );
  /* src = "src/ibex_wrap.sv:302.18" */
  sg13g2_IOPadIn pad_data_rdata_i_2_inst (
    .p2c(data_rdata_i_low[2]),
    .pad(data_rdata_2)
  );
  /* src = "src/ibex_wrap.sv:307.18" */
  sg13g2_IOPadIn pad_data_rdata_i_3_inst (
    .p2c(data_rdata_i_low[3]),
    .pad(data_rdata_3)
  );
  /* src = "src/ibex_wrap.sv:228.22" */
  sg13g2_IOPadOut4mA pad_data_req_o_inst (
    .c2p(data_req_o),
    .pad(data_req)
  );
  /* src = "src/ibex_wrap.sv:238.18" */
  sg13g2_IOPadIn pad_data_rvalid_i_inst (
    .p2c(data_rvalid_i),
    .pad(data_rvalid)
  );
  /* src = "src/ibex_wrap.sv:312.22" */
  sg13g2_IOPadOut4mA pad_data_wdata_o_0_inst (
    .c2p(data_wdata_o_low[0]),
    .pad(data_wdata_0)
  );
  /* src = "src/ibex_wrap.sv:317.22" */
  sg13g2_IOPadOut4mA pad_data_wdata_o_1_inst (
    .c2p(data_wdata_o_low[1]),
    .pad(data_wdata_1)
  );
  /* src = "src/ibex_wrap.sv:322.22" */
  sg13g2_IOPadOut4mA pad_data_wdata_o_2_inst (
    .c2p(data_wdata_o_low[2]),
    .pad(data_wdata_2)
  );
  /* src = "src/ibex_wrap.sv:327.22" */
  sg13g2_IOPadOut4mA pad_data_wdata_o_3_inst (
    .c2p(data_wdata_o_low[3]),
    .pad(data_wdata_3)
  );
  /* src = "src/ibex_wrap.sv:243.22" */
  sg13g2_IOPadOut4mA pad_data_we_o_inst (
    .c2p(data_we_o),
    .pad(data_we)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:120.18" */
  sg13g2_IOPadIn pad_debug_req_i_inst (
    .p2c(debug_req_i),
    .pad(debug_req)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:125.18" */
  sg13g2_IOPadIn pad_fetch_enable_i_0_inst (
    .p2c(fetch_enable_i_0),
    .pad(fetch_enable_0)
  );
  /* src = "src/ibex_wrap.sv:164.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_0_inst (
    .c2p(1'h0),
    .pad(instr_addr_0)
  );
  /* src = "src/ibex_wrap.sv:169.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_1_inst (
    .c2p(1'h0),
    .pad(instr_addr_1)
  );
  /* src = "src/ibex_wrap.sv:174.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_2_inst (
    .c2p(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [2]),
    .pad(instr_addr_2)
  );
  /* src = "src/ibex_wrap.sv:179.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_3_inst (
    .c2p(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [3]),
    .pad(instr_addr_3)
  );
  /* src = "src/ibex_wrap.sv:184.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_4_inst (
    .c2p(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [4]),
    .pad(instr_addr_4)
  );
  /* src = "src/ibex_wrap.sv:189.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_5_inst (
    .c2p(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5]),
    .pad(instr_addr_5)
  );
  /* src = "src/ibex_wrap.sv:145.18" */
  sg13g2_IOPadIn pad_instr_err_i_inst (
    .p2c(instr_err_i),
    .pad(instr_err)
  );
  /* src = "src/ibex_wrap.sv:135.18" */
  sg13g2_IOPadIn pad_instr_gnt_i_inst (
    .p2c(instr_gnt_i),
    .pad(instr_gnt)
  );
  /* src = "src/ibex_wrap.sv:194.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_0_inst (
    .p2c(instr_rdata_i_low[0]),
    .pad(instr_rdata_0)
  );
  /* src = "src/ibex_wrap.sv:199.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_1_inst (
    .p2c(instr_rdata_i_low[1]),
    .pad(instr_rdata_1)
  );
  /* src = "src/ibex_wrap.sv:204.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_2_inst (
    .p2c(instr_rdata_i_low[2]),
    .pad(instr_rdata_2)
  );
  /* src = "src/ibex_wrap.sv:209.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_3_inst (
    .p2c(instr_rdata_i_low[3]),
    .pad(instr_rdata_3)
  );
  /* src = "src/ibex_wrap.sv:214.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_4_inst (
    .p2c(instr_rdata_i_low[4]),
    .pad(instr_rdata_4)
  );
  /* src = "src/ibex_wrap.sv:219.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_5_inst (
    .p2c(instr_rdata_i_low[5]),
    .pad(instr_rdata_5)
  );
  /* src = "src/ibex_wrap.sv:130.22" */
  sg13g2_IOPadOut4mA pad_instr_req_o_inst (
    .c2p(instr_req_o),
    .pad(instr_req)
  );
  /* src = "src/ibex_wrap.sv:140.18" */
  sg13g2_IOPadIn pad_instr_rvalid_i_inst (
    .p2c(instr_rvalid_i),
    .pad(instr_rvalid)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:342.18" */
  sg13g2_IOPadIn pad_irq_external_i_inst (
    .p2c(irq_external_i),
    .pad(irq_external)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:347.18" */
  sg13g2_IOPadIn pad_irq_nm_i_inst (
    .p2c(irq_nm_i),
    .pad(irq_nm)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:332.18" */
  sg13g2_IOPadIn pad_irq_software_i_inst (
    .p2c(irq_software_i),
    .pad(irq_software)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:337.18" */
  sg13g2_IOPadIn pad_irq_timer_i_inst (
    .p2c(irq_timer_i),
    .pad(irq_timer)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:105.18" */
  sg13g2_IOPadIn pad_rst_ni_inst (
    .p2c(rst_ni),
    .pad(rst_n)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:110.18" */
  sg13g2_IOPadIn pad_scan_rst_ni_inst (
    .p2c(scan_rst_ni),
    .pad(scan_rst_n)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:115.18" */
  sg13g2_IOPadIn pad_test_en_i_inst (
    .p2c(test_en_i),
    .pad(test_en)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:356.39" */
  sg13g2_IOPadVdd pad_vdd0 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:357.39" */
  sg13g2_IOPadVdd pad_vdd1 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:358.39" */
  sg13g2_IOPadVdd pad_vdd2 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:359.39" */
  sg13g2_IOPadVdd pad_vdd3 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:364.41" */
  sg13g2_IOPadIOVdd pad_vddio0 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:365.41" */
  sg13g2_IOPadIOVdd pad_vddio1 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:366.41" */
  sg13g2_IOPadIOVdd pad_vddio2 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:367.41" */
  sg13g2_IOPadIOVdd pad_vddio3 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:360.39" */
  sg13g2_IOPadVss pad_vss0 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:361.39" */
  sg13g2_IOPadVss pad_vss1 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:362.39" */
  sg13g2_IOPadVss pad_vss2 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:363.39" */
  sg13g2_IOPadVss pad_vss3 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:368.41" */
  sg13g2_IOPadIOVss pad_vssio0 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:369.41" */
  sg13g2_IOPadIOVss pad_vssio1 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:370.41" */
  sg13g2_IOPadIOVss pad_vssio2 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:371.41" */
  sg13g2_IOPadIOVss pad_vssio3 (
  );
  assign \$1183y [0] = 1'h1;
  assign \$1205y [0] = \$1205y [1];
  assign { \$1318y [31:28], \$1318y [23:20], \$1318y [15:12], \$1318y [7:4] } = { \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [31:28], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [23:20], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [15:12], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [7:4] };
  assign { \$1319y [31:28], \$1319y [23:20], \$1319y [15:12], \$1319y [7:4] } = 16'h0000;
  assign \$1357y [5:4] = 2'h3;
  assign \$159y [1:0] = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1], 1'h0 };
  assign \$165y [0] = 1'h0;
  assign { \$1888y [5], \$1888y [0] } = 2'h3;
  assign \$298y [0] = 1'h0;
  assign \$647y [4:0] = { \$647y [5], \$647y [5], \$647y [5], \$647y [5], \$647y [5] };
  assign \$auto$wreduce.cc:514:run$5512 [6:3] = 4'h0;
  assign \$auto$wreduce.cc:514:run$5513 [6:3] = 4'h0;
  assign { \$auto$wreduce.cc:514:run$5519 [6], \$auto$wreduce.cc:514:run$5519 [4], \$auto$wreduce.cc:514:run$5519 [2], \$auto$wreduce.cc:514:run$5519 [0] } = { 2'h0, \$auto$wreduce.cc:514:run$5519 [5], 1'h0 };
  assign \$auto$wreduce.cc:514:run$5527 [5:1] = 5'h00;
  assign \$auto$wreduce.cc:514:run$5535 [2] = 1'h0;
  assign \$procmux$1276_Y [3:0] = { \$procmux$1276_Y [4], \$procmux$1276_Y [5], \$procmux$1276_Y [5], \$procmux$1276_Y [5] };
  assign \$procmux$1350_Y [3:0] = { \$procmux$1350_Y [4], \$procmux$1350_Y [5], \$procmux$1350_Y [5], \$procmux$1350_Y [5] };
  assign \$procmux$1526_Y [0] = \$procmux$1526_Y [2];
  assign \$procmux$358_CMP [4:1] = 4'h0;
  assign \$procmux$3748_Y [0] = 1'h0;
  assign \$procmux$3917_Y [0] = 1'h0;
  assign \$procmux$3935_Y [0] = 1'h0;
  assign \$procmux$5002_Y [0] = \$procmux$5002_Y [1];
  assign \$procmux$765_Y [1:0] = { 1'h0, \$procmux$765_Y [2] };
  assign alert_minor_o = 1'h0;
  assign boot_addr_tied = 32'd0;
  assign data_addr_full = { 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3], 2'h0 };
  assign data_addr_o_low = { \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3], 2'h0 };
  assign data_rdata_full = { 28'h0000000, data_rdata_i_low };
  assign data_wdata_full = { 28'hxxxxxxx, data_wdata_o_low };
  assign hart_id_tied = 32'd0;
  assign instr_addr_full = { 26'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:2], 2'h0 };
  assign instr_addr_o_low = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:2], 2'h0 };
  assign instr_rdata_full = { 26'h0000000, instr_rdata_i_low };
  assign \u_ibex_top.alert_major_bus_o  = 1'h0;
  assign \u_ibex_top.alert_major_internal_o  = 1'h0;
  assign \u_ibex_top.alert_minor_o  = 1'h0;
  assign \u_ibex_top.boot_addr_i  = 32'd0;
  assign \u_ibex_top.clk  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.clk_i  = clk_i;
  assign \u_ibex_top.core_alert_major_bus  = 1'h0;
  assign \u_ibex_top.core_alert_major_internal  = 1'h0;
  assign \u_ibex_top.core_alert_minor  = 1'h0;
  assign \u_ibex_top.core_busy_d [1:0] = \u_ibex_top.core_busy_d [3:2];
  assign \u_ibex_top.core_clock_gate_i.clk_i  = clk_i;
  assign \u_ibex_top.core_clock_gate_i.clk_o  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.core_clock_gate_i.en_i  = \u_ibex_top.clock_en ;
  assign \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_i  = clk_i;
  assign \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_o  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_i  = \u_ibex_top.clock_en ;
  assign \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.test_en_i  = test_en_i;
  assign \u_ibex_top.core_clock_gate_i.test_en_i  = test_en_i;
  assign \u_ibex_top.core_sleep_o  = core_sleep_o;
  assign \u_ibex_top.crash_dump_o  = { \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 26'h0000000, \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q [6:0], \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 33'h0xxxxxxxx };
  assign \u_ibex_top.data_addr_o  = { 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3], 2'h0 };
  assign \u_ibex_top.data_err_i  = data_err_i;
  assign \u_ibex_top.data_gnt_i  = data_gnt_i;
  assign \u_ibex_top.data_rdata_core  = { 28'h0000000, data_rdata_i_low };
  assign \u_ibex_top.data_rdata_i  = { 28'h0000000, data_rdata_i_low };
  assign \u_ibex_top.data_rdata_intg_i  = 7'h00;
  assign \u_ibex_top.data_req_o  = data_req_o;
  assign \u_ibex_top.data_rvalid_i  = data_rvalid_i;
  assign \u_ibex_top.data_wdata_core  = { 28'hxxxxxxx, data_wdata_o_low };
  assign \u_ibex_top.data_wdata_intg_o  = 7'h00;
  assign \u_ibex_top.data_wdata_o  = { 28'hxxxxxxx, data_wdata_o_low };
  assign \u_ibex_top.data_we_o  = data_we_o;
  assign \u_ibex_top.debug_req_i  = debug_req_i;
  assign \u_ibex_top.dummy_instr_id  = 1'h0;
  assign \u_ibex_top.dummy_instr_wb  = 1'h0;
  assign \u_ibex_top.fetch_enable_buf  = { 3'hx, fetch_enable_i_0 };
  assign \u_ibex_top.fetch_enable_i  = { 3'h0, fetch_enable_i_0 };
  assign \u_ibex_top.gen_no_lockstep.unused_scan  = scan_rst_ni;
  assign \u_ibex_top.gen_non_mem_rdata_ecc.unused_intg  = 1'h0;
  assign \u_ibex_top.gen_norams.unused_ram_cfg  = 10'h000;
  assign \u_ibex_top.gen_norams.unused_ram_inputs  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.dummy_instr_id_i  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.dummy_instr_wb_i  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.err_o  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_normal_r0.unused_dummy_instr  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q  = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.oh_raddr_a_err  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.oh_raddr_b_err  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.oh_we_err  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i  = { \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 1'h0 };
  assign \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rdata_a_o  = \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.in_i ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rdata_b_o  = \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.in_i ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg  = { \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q , \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q , 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rst_ni  = rst_ni;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.test_en_i  = test_en_i;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.unused_test_en  = test_en_i;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign { \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [31:16], \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [0] } = 17'b0000000000000000x;
  assign \u_ibex_top.hart_id_i  = 32'd0;
  assign \u_ibex_top.ic_data_addr  = 8'h00;
  assign \u_ibex_top.ic_data_rdata  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.ic_data_req  = 2'h0;
  assign \u_ibex_top.ic_data_wdata  = 64'h0000000000000000;
  assign \u_ibex_top.ic_data_write  = 1'h0;
  assign \u_ibex_top.ic_scr_key_req  = 1'h0;
  assign \u_ibex_top.ic_tag_addr  = 8'h00;
  assign \u_ibex_top.ic_tag_rdata  = 44'h00000000000;
  assign \u_ibex_top.ic_tag_req  = 2'h0;
  assign \u_ibex_top.ic_tag_wdata  = 22'h000000;
  assign \u_ibex_top.ic_tag_write  = 1'h0;
  assign \u_ibex_top.icache_alert_major_internal  = 1'h0;
  assign \u_ibex_top.icache_data_alert  = 2'h0;
  assign \u_ibex_top.icache_tag_alert  = 2'h0;
  assign \u_ibex_top.instr_addr_o  = { 26'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:2], 2'h0 };
  assign \u_ibex_top.instr_err_i  = instr_err_i;
  assign \u_ibex_top.instr_gnt_i  = instr_gnt_i;
  assign \u_ibex_top.instr_rdata_core  = { 26'h0000000, instr_rdata_i_low };
  assign \u_ibex_top.instr_rdata_i  = { 26'h0000000, instr_rdata_i_low };
  assign \u_ibex_top.instr_rdata_intg_i  = 7'h00;
  assign \u_ibex_top.instr_req_o  = instr_req_o;
  assign \u_ibex_top.instr_rvalid_i  = instr_rvalid_i;
  assign \u_ibex_top.irq_external_i  = irq_external_i;
  assign \u_ibex_top.irq_fast_i  = 15'h0000;
  assign \u_ibex_top.irq_nm_i  = irq_nm_i;
  assign \u_ibex_top.irq_pending  = 1'h0;
  assign \u_ibex_top.irq_software_i  = irq_software_i;
  assign \u_ibex_top.irq_timer_i  = irq_timer_i;
  assign \u_ibex_top.lockstep_alert_major_bus  = 1'h0;
  assign \u_ibex_top.lockstep_alert_major_internal  = 1'h0;
  assign \u_ibex_top.lockstep_alert_minor  = 1'h0;
  assign \u_ibex_top.ram_cfg_i  = 10'h000;
  assign \u_ibex_top.rf_alert_major_internal  = 1'h0;
  assign \u_ibex_top.rf_raddr_a  = { \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 1'h0 };
  assign \u_ibex_top.rf_raddr_b  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.rf_rdata_a_ecc  = \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.in_i ;
  assign \u_ibex_top.rf_rdata_a_ecc_buf  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.rf_rdata_b_ecc  = \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.in_i ;
  assign \u_ibex_top.rf_rdata_b_ecc_buf  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.rf_waddr_wb  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.rf_wdata_wb_ecc  = \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  assign \u_ibex_top.rf_we_wb  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \u_ibex_top.rst_ni  = rst_ni;
  assign \u_ibex_top.scan_rst_ni  = scan_rst_ni;
  assign \u_ibex_top.scramble_key_i  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.scramble_key_q  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.scramble_key_valid_d  = 1'h1;
  assign \u_ibex_top.scramble_key_valid_i  = 1'h0;
  assign \u_ibex_top.scramble_key_valid_q  = 1'h1;
  assign \u_ibex_top.scramble_nonce_i  = 64'h0000000000000000;
  assign \u_ibex_top.scramble_nonce_q  = 64'h0000000000000000;
  assign \u_ibex_top.scramble_req_d  = 1'h0;
  assign \u_ibex_top.scramble_req_o  = 1'h0;
  assign \u_ibex_top.scramble_req_q  = 1'h0;
  assign \u_ibex_top.test_en_i  = test_en_i;
  assign \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.in_i  = { 3'h0, fetch_enable_i_0 };
  assign \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.out_o  = { 3'hx, fetch_enable_i_0 };
  assign \u_ibex_top.u_fetch_enable_buf.in_i  = { 3'h0, fetch_enable_i_0 };
  assign \u_ibex_top.u_fetch_enable_buf.out_o  = { 3'hx, fetch_enable_i_0 };
  assign \u_ibex_top.u_ibex_core.alert_major_bus_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.alert_major_internal_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.alert_minor_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.alu_adder_result_ex  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.alu_operand_a_ex  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.alu_operand_b_ex  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ;
  assign \u_ibex_top.u_ibex_core.alu_operator_ex  = { 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.boot_addr_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.branch_target_ex  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.bt_a_operand  = 32'd0;
  assign \u_ibex_top.u_ibex_core.bt_b_operand  = 32'd0;
  assign \u_ibex_top.u_ibex_core.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.core_busy_o  = { \u_ibex_top.core_busy_d [3:2], \u_ibex_top.core_busy_d [3:2] };
  assign \u_ibex_top.u_ibex_core.crash_dump_mtval  = 32'hxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.crash_dump_o  = { \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 26'h0000000, \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q [6:0], \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 33'h0xxxxxxxx };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.boot_addr_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_ic_scr_key_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_ic_scr_key_valid_q  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d  = 8'bxx000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q  = 8'bxx000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata  = { \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [7:6], 6'h00 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [7:0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_access_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_depc_o  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [4] = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mepc_o  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_tw_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtval_o  = 32'hxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8], 8'h01 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_op_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i  = 2'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_addr_o  = 136'h0000000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_cfg_o  = 24'h000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_mseccfg_o  = 3'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_dret_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_mret_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_wb_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_shadow_err_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_wr  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.data_ind_timing_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dbg_csr  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d  = 32'b01000000000000000000000xxx0000xx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_q  = 32'b01000000000000000000000xxx0000xx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_cause_i  = 3'hx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreakm_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreaku_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_single_step_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.depc_d  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.depc_q  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_q  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_q  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_en_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_mask_o  = 3'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_en_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounter_incr  = 29'b0000000000000000000xxxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounter_we  = 29'hxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounterh_we  = 29'hxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_cntrs[7].gen_unimp.gen_no_compressed_instr_cnt.unused_instr_ret_compressed_spec_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dit.unused_dit  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [1];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dummy.unused_dummy_en  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [2];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dummy.unused_dummy_mask  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [5:3];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_icache.unused_ic_scr_key_valid  = 1'h1;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_icache.unused_icen  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.hart_id_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.ic_scr_key_valid_i  = 1'h1;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr  = 1'h1;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_dbg  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_insn_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_write  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_i  = 1'hx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_spec_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_spec_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_external_i  = irq_external_i;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_fast_i  = 15'h0000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_pending_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_software_i  = irq_software_i;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_timer_i  = irq_timer_i;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irqs_o  = 18'h00000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.iside_wait_i  = 1'hx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.jump_i  = 1'hx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcause_en  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q  = 3'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_load  = { 32'hxxxxxxxx, \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i  };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_upd_o  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_we_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counterh_we_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.we  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mem_load_i  = 1'hx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mem_store_i  = 1'hx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d [0] = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mepc_q  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter  = 2048'hxxxxxxxxxxxxxxxx0000000000000000xxxxxxxxxxxxxxxx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_incr  = 3'bx01;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we  = 3'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we  = 3'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent  = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mie_d  = { \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [3], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [7], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [11], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [30:16] };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mie_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mie_q  = 18'h00000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter  = 64'hxxxxxxxxxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_load  = { 32'hxxxxxxxx, \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i  };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_q  = 64'hxxxxxxxxxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_o  = 64'hxxxxxxxxxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_we_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counterh_we_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.we  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_raw  = 64'hxxxxxxxxxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mip  = { irq_software_i, irq_timer_i, irq_external_i, 15'h0000 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mscratch_q  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstack_epc_d  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d  = 6'b0x11x0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q  = 6'bxxxxx0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtval_en  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtval_q  = 32'hxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d [7:0] = 8'h01;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_q  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8], 8'h01 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mul_wait_i  = 1'hx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pc_id_i  = { \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pc_if_i  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pc_wb_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata  = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_csr_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_mseccfg  = 3'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_d  = 2'h3;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q  = 2'h3;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_id_o  = 2'h3;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.tmatch_control_rdata  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.tmatch_value_rdata  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.trigger_match_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.tselect_rdata  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_data_o  = 8'bxx000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q  = 8'bxx000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i  = 8'bxx000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rd_data_o  = 32'b01000000000000000000000xxx0000xx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q  = 32'b01000000000000000000000xxx0000xx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i  = 32'b01000000000000000000000xxx0000xx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rd_data_o  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_data_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.wr_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_data_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.wr_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rd_data_o  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [0] = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.wr_data_i  = { \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rd_data_o  = 18'h00000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q  = 18'h00000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.wr_data_i  = { \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [3], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [7], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [11], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [30:16] };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.wr_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rd_data_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.wr_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.wr_data_i  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_data_o  = 6'bxxxxx0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q  = 6'bxxxxx0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.wr_data_i  = 6'b0x11x0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rd_data_o  = 32'hxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q  = 32'hxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_data_o  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8], 8'h01 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [7:0] = 8'h01;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i  = { \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d [31:8], 8'h01 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_boot_addr  = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_csr_addr  = 3'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_incr_1  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_we_1  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounterh_we_1  = 1'h0;
  assign \u_ibex_top.u_ibex_core.csr_access  = 1'h0;
  assign \u_ibex_top.u_ibex_core.csr_addr  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.csr_depc  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0;
  assign \u_ibex_top.u_ibex_core.csr_mepc  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.csr_mstatus_tw  = 1'h0;
  assign \u_ibex_top.u_ibex_core.csr_mtvec  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8], 8'h01 };
  assign \u_ibex_top.u_ibex_core.csr_mtvec_init  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ;
  assign \u_ibex_top.u_ibex_core.csr_op  = 2'h0;
  assign \u_ibex_top.u_ibex_core.csr_op_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.csr_pmp_addr  = 136'h0000000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.csr_pmp_cfg  = 24'h000000;
  assign \u_ibex_top.u_ibex_core.csr_pmp_mseccfg  = 3'h0;
  assign \u_ibex_top.u_ibex_core.csr_rdata  = 32'd0;
  assign \u_ibex_top.u_ibex_core.csr_restore_dret_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.csr_restore_mret_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.csr_save_cause  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i ;
  assign \u_ibex_top.u_ibex_core.csr_save_if  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i ;
  assign \u_ibex_top.u_ibex_core.csr_save_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.csr_shadow_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.csr_wdata  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.data_addr_o  = { 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3], 2'h0 };
  assign \u_ibex_top.u_ibex_core.data_err_i  = data_err_i;
  assign \u_ibex_top.u_ibex_core.data_gnt_i  = data_gnt_i;
  assign \u_ibex_top.u_ibex_core.data_ind_timing  = 1'h0;
  assign \u_ibex_top.u_ibex_core.data_rdata_i  = { 28'h0000000, data_rdata_i_low };
  assign \u_ibex_top.u_ibex_core.data_req_o  = data_req_o;
  assign \u_ibex_top.u_ibex_core.data_req_out  = data_req_o;
  assign \u_ibex_top.u_ibex_core.data_rvalid_i  = data_rvalid_i;
  assign \u_ibex_top.u_ibex_core.data_wdata_o  = { 28'hxxxxxxx, data_wdata_o_low };
  assign \u_ibex_top.u_ibex_core.data_we_o  = data_we_o;
  assign \u_ibex_top.u_ibex_core.debug_cause  = 3'hx;
  assign \u_ibex_top.u_ibex_core.debug_csr_save  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \u_ibex_top.u_ibex_core.debug_ebreakm  = 1'h0;
  assign \u_ibex_top.u_ibex_core.debug_ebreaku  = 1'h0;
  assign \u_ibex_top.u_ibex_core.debug_mode  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ;
  assign \u_ibex_top.u_ibex_core.debug_req_i  = debug_req_i;
  assign \u_ibex_top.u_ibex_core.debug_single_step  = 1'h0;
  assign \u_ibex_top.u_ibex_core.div_en_ex  = 1'h0;
  assign \u_ibex_top.u_ibex_core.div_sel_ex  = 1'h0;
  assign \u_ibex_top.u_ibex_core.dummy_instr_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.dummy_instr_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.dummy_instr_id_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.dummy_instr_mask  = 3'h0;
  assign \u_ibex_top.u_ibex_core.dummy_instr_seed  = 32'd0;
  assign \u_ibex_top.u_ibex_core.dummy_instr_seed_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.dummy_instr_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.dummy_instr_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ex_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [32:8] = 25'h0000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_cmp_result  = \u_ibex_top.u_ibex_core.branch_decision ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_a  = { \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i , 1'h1 };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift1  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift2  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift3  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_ext_o  = { \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [33], 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:0] };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_len  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b [27:24];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_off  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b [20:16];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_op  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bitcnt_result  = 6'h00;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.butterfly_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_and  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_op_b_negate  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_or  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_xor_result  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.clmul_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_result  = \u_ibex_top.u_ibex_core.branch_decision ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_signed  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.comparison_result_o  = \u_ibex_top.u_ibex_core.branch_decision ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_butterfly_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_imd_val_q  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_invbutterfly_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_d_o  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_q_i  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_we_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.invbutterfly_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.minmax_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i  = 33'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i  = 33'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_sel_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multicycle_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev  = { \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [0], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [1], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [2], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [3], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [4], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [5], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [6], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [7], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [8], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [9], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [10], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [11], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [12], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [13], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [14], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [15], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [16], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [17], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [18], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [19], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [20], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [21], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [22], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [23], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [24], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [25], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [26], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [27], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [28], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [29], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [30], \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i [31] };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg [0] = 1'h1;
  assign { \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [6], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [4], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [2], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [0] } = { 2'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], 1'h0 };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.pack_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_result ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.rev_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.sext_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_funnel  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_ones  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext_signed  = { 1'hx, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext  };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_rev  = { \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [0], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [1], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [2], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [4], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [6], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [7], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [8], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [9], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [10], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [11], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [12], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [13], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [14], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [15], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [16], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [17], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [18], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [19], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [20], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [21], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [22], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [23], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [24], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [25], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [26], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [27], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [28], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [29], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [30], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [31] };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_sbmode  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shuffle_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.singlebit_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.unused_shift_result_ext  = 1'hx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.xperm_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_d  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_q  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_we  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_instr_first_cycle_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_a_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_b_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_operator_i  = { 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.ex_block_i.branch_decision_o  = \u_ibex_top.u_ibex_core.branch_decision ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.branch_target_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.bt_a_operand_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.bt_b_operand_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.data_ind_timing_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.div_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.div_sel_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.ex_valid_o  = 1'h1;
  assign \u_ibex_top.u_ibex_core.ex_block_i.g_no_branch_target_alu.unused_bt_a_operand  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.g_no_branch_target_alu.unused_bt_b_operand  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.accum  = 34'h000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_ext_i  = { \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [33], 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:0] };
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_a_o  = 33'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_b_o  = 33'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.data_ind_timing_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_change_sign  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q  = 5'h00;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_hold  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sel_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_a  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_b  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_a  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i [15:0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_b  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [15:0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_res_uns  = 34'hxxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_a  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i [15:0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_b  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [31:16];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_a  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i [31:16];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.unused_mult1_res_uns  = 2'hx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_d_o  = { 17'bxxxxxxxxxxxxxxx00, \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i  };
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i  = 68'h00000000000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_we_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d  = 34'hxxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_ext  = 35'hxxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_signed  = 35'hxxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q  = 3'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_sel_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_ready_id_i  = 1'h1;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_result_o  = 32'hxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient  = 33'h0xxxxxxxx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_d  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_q  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.operator_i  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rem_change_sign  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.res_adder_h  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_a  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_b  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mode_i  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mult  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_alu_adder_ext  = { \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [33], \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [0] };
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_imd_val  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_mac_res_ext  = 1'hx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_mult_sel_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.imd_val_d_o  = 68'h00000000000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.imd_val_q_i  = 68'h00000000000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.imd_val_we_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.mult_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.mult_sel_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_a  = 33'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_b  = 33'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_d  = { 17'bxxxxxxxxxxxxxxx00, \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i  };
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_we  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_a_i  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_b_i  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operator_i  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_ready_id_i  = 1'h1;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_result  = 32'hxxxxxxxx;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_signed_mode_i  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.result_ex_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_result ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.ex_valid  = 1'h1;
  assign \u_ibex_top.u_ibex_core.exc_cause  = { \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [6:5], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3:0] };
  assign \u_ibex_top.u_ibex_core.exc_pc_mux_id  = \u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ;
  assign \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_a_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_b_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.fetch_enable_i  = { 3'hx, fetch_enable_i_0 };
  assign \u_ibex_top.u_ibex_core.fetch_enable_raw  = fetch_enable_i_0;
  assign \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_addr  = 136'h0000000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_cfg  = 24'h000000;
  assign \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_mseccfg  = 3'h0;
  assign \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_rd_a_wb_match  = 1'h0;
  assign \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_rd_b_wb_match  = 1'h0;
  assign \u_ibex_top.u_ibex_core.hart_id_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ic_data_addr_o  = 8'h00;
  assign \u_ibex_top.u_ibex_core.ic_data_rdata_i  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.ic_data_req_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ic_data_wdata_o  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.ic_data_write_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ic_scr_key_req_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ic_scr_key_valid_i  = 1'h1;
  assign \u_ibex_top.u_ibex_core.ic_tag_addr_o  = 8'h00;
  assign \u_ibex_top.u_ibex_core.ic_tag_rdata_i  = 44'h00000000000;
  assign \u_ibex_top.u_ibex_core.ic_tag_req_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ic_tag_wdata_o  = 22'h000000;
  assign \u_ibex_top.u_ibex_core.ic_tag_write_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.icache_ecc_error  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_in_ready  = \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_multicycle_dec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a_ex_o  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b_ex_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operator  = { 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operator_ex_o  = { 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_decision_i  = \u_ibex_top.u_ibex_core.branch_decision ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_in_dec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_not_set  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_set  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_taken  = 1'h1;
  assign \u_ibex_top.u_ibex_core.id_stage_i.bt_a_mux_sel  = 2'h2;
  assign \u_ibex_top.u_ibex_core.id_stage_i.bt_a_operand_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.bt_b_mux_sel  = 3'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.bt_b_operand_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.branch_not_set_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.branch_set_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_run ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o  = \u_ibex_top.u_ibex_core.ctrl_busy ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_o  = 3'hx;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q  = 3'hx;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreakm_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreaku_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i  = debug_req_i;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_single_step_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebreak_into_debug  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_d  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o  = { \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [6:5], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o  = \u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.g_no_intg_irq_int.unused_mem_resp_intg_err_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_exception_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_in_ready_o  = \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_bp_taken_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_compressed_i  = 16'b0000000000xxxxxx;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_exec_i  = fetch_enable_i_0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_is_compressed_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o  = \u_ibex_top.u_ibex_core.instr_req_int ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_clear_o  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_clear_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm  = irq_nm_i;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_ext_i  = irq_nm_i;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int_cause  = 5'h00;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int_mtval  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_pending_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i  = 18'h00000;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.lsu_addr_last_i  = { 25'h0000000, \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q [6:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mem_resp_intg_err_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id  = 4'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nt_branch_mispredict_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_id_i  = { \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [1:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o  = 1'hx;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.priv_mode_i  = 2'h3;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ready_wb_i  = 1'h1;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_flush_only  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_pc_change  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall_id_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall_wb_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.trigger_match_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_irq_timer  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wb_exception_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_access_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_addr_o  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_mstatus_tw_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_op_en_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_op_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_pipe_flush  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_rdata_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_dret_id_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_mret_id_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_save_cause_o  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_save_if_o  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_save_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ctrl_busy_o  = \u_ibex_top.u_ibex_core.ctrl_busy ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.data_ind_timing_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.data_req_allowed  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_cause_o  = 3'hx;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_csr_save_o  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreakm_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreaku_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_mode_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_req_i  = debug_req_i;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_single_step_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_multicycle_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o  = \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o  = \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o  = { 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i [1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_taken_i  = 1'h1;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_a_mux_sel_o  = 2'h2;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_b_mux_sel_o  = 3'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_addr_o  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o  = data_we_o;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_en_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.gen_no_rs3_flop.unused_clk  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.gen_no_rs3_flop.unused_rst_n  = rst_ni;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i  = \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_reg_rv32e  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o  = 1'h1;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o  = \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_type_o  = { 20'h00000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [7], 7'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:8], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_i_type_o  = { 28'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_j_type_o  = { 12'h000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [20], 7'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:21], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_s_type_o  = { 28'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_u_type_o  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 12'h000 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rd  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_alu_i  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_i  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs1  = { \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs2  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs3  = 5'h00;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_en_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.opcode  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.opcode_alu  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_a_o  = { \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_b_o  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_waddr_o  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we  = \u_ibex_top.u_ibex_core.id_stage_i.rf_we_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we_o  = \u_ibex_top.u_ibex_core.id_stage_i.rf_we_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.unused_instr_alu  = { \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 2'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.use_rs3_d  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.use_rs3_q  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.zimm_rs1_type_o  = { 27'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.div_en_dec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.div_en_ex_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.div_en_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.div_sel_ex_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.dret_insn_dec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ebrk_insn  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ecall_insn_dec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ex_valid_i  = 1'h1;
  assign \u_ibex_top.u_ibex_core.id_stage_i.exc_cause_o  = { \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [6:5], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.exc_pc_mux_o  = \u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.fcov_rf_rd_wb_hz  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.flush_id  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.g_branch_set_flop.branch_set_raw_q  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.g_nobtalu.unused_a_mux_sel  = 2'h2;
  assign \u_ibex_top.u_ibex_core.id_stage_i.g_nobtalu.unused_b_mux_sel  = 3'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_id_exception  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_outstanding_load_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_outstanding_store_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_waddr_wb  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_wdata_fwd_wb  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_write_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_wb_exception  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.id_exception  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.id_in_ready_o  = \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_c_insn_i  = \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_csr_insn_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_dret_insn  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_umode_insn  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imd_val_d_ex_i  = 68'h00000000000000000;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q  = 68'h00000000000000000;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q_ex_o  = 68'h00000000000000000;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imd_val_we_ex_i  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_a  = 5'h00;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_a_mux_sel  = 1'h1;
  assign { \u_ibex_top.u_ibex_core.id_stage_i.imm_b [31:24], \u_ibex_top.u_ibex_core.id_stage_i.imm_b [15:13], \u_ibex_top.u_ibex_core.id_stage_i.imm_b [10:4] } = 18'h00000;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_b_type  = { 20'h00000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [7], 7'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:8], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_i_type  = { 28'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_j_type  = { 12'h000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [20], 7'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:21], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_s_type  = { 28'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_u_type  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 12'h000 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_bp_taken_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_exec_i  = fetch_enable_i_0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle_id_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_is_compressed_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_alu_i  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_c_i  = 16'b0000000000xxxxxx;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_i  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_req_o  = \u_ibex_top.u_ibex_core.instr_req_int ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_type_wb_o  = 2'h2;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_clear_o  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_clear_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.irq_nm_i  = irq_nm_i;
  assign \u_ibex_top.u_ibex_core.id_stage_i.irq_pending_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.irqs_i  = 18'h00000;
  assign \u_ibex_top.u_ibex_core.id_stage_i.jump_in_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.jump_set  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.jump_set_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_last_i  = { 25'h0000000, \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q [6:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_load_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_load_resp_intg_err_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_o  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_req ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_store_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_store_resp_intg_err_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_type  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_type_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_wdata_o  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_we  = data_we_o;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_we_o  = data_we_o;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mem_resp_intg_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mret_insn_dec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mult_en_dec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mult_en_ex_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mult_en_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mult_sel_ex_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_en_dec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_a_ex_o  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_b_ex_o  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator_ex_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_ready_id_o  = 1'h1;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode_ex_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.nmi_mode_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.no_flush_csr_addr  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_addr_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_mispredict_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.outstanding_load_wb_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.outstanding_store_wb_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.pc_id_i  = { \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.pc_mux_o  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [1:0] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.pc_set_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.perf_jump_o  = 1'hx;
  assign \u_ibex_top.u_ibex_core.id_stage_i.perf_mul_wait_o  = 1'hx;
  assign \u_ibex_top.u_ibex_core.id_stage_i.priv_mode_i  = 2'h3;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ready_wb_i  = 1'h1;
  assign \u_ibex_top.u_ibex_core.id_stage_i.result_ex_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_result ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_a_o  = { \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_b_o  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_a_wb_match_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_b_wb_match_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_fwd  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_i  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_fwd  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_i  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_id_o  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_wb_i  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_fwd_wb_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_id_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_result ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_sel  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw  = \u_ibex_top.u_ibex_core.id_stage_i.rf_we_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_write_wb_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_alu  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_branch  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_id  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_ld_hz  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.trigger_match_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.unused_fcov_rf_rd_wb_hz  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.wb_exception  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.wfi_insn_dec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.zimm_rs1_type  = { 27'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.boot_addr_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.branch_req  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.branch_target_ex_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [31:22], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:6] } = 20'h00000;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [31:24], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [15:13], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [11], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [6] } = 13'h0000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.if_stage_i.csr_depc_i  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.csr_mepc_i  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_i  = { \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8], 8'h01 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_init_o  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_id_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_mask_i  = 3'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_en_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.exc_cause  = { \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [6:5], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3:0] };
  assign { \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [7], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [5], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [1:0] } = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [6], 2'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.fcov_dummy_instr_type  = 2'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fcov_insert_dummy_instr  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_rdata  = { 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [21:16], 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:0] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_ready  = \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid  = \u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid_raw  = \u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_mask  = 3'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_seed  = 32'd0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_seed_en  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_i  = { \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_o  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.busy_o  = \u_ibex_top.u_ibex_core.if_busy ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.err_o  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [0] = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [0] = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_addr  = { \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_busy  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2:1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_clear  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.busy_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2:1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clear_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [2] = instr_err_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_addr_i  = { \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i  = instr_err_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i  = { 26'h0000000, instr_rdata_i_low };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_o  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o  = { 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [21:16], 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:0] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_ready_i  = \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o  = \u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:6] = 26'h0000000;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [69:38], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [31:6] } = { instr_rdata_i_low, 52'h0000000000000 };
  assign { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:70], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:38], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:6] } = 78'h00000000000000000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned  = { 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [5:0], 16'h0000 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unused_addr_in  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_valid  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_o  = { 26'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:2], 2'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_w_aligned  = { 26'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:2], 2'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_err_i  = instr_err_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i  = instr_gnt_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rdata_i  = { 26'h0000000, instr_rdata_i_low };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_req_o  = instr_req_o;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rvalid_i  = instr_rvalid_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_o  = { 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [21:16], 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:0] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_rev  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.ready_i  = \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni  = rst_ni;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [31:6], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [0] } = 27'h0000000;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:6], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [0] } = 27'h0000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_o  = \u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req  = instr_req_o;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_data_ram_input  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_scr_key_valid  = 1'h1;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_tag_ram_input  = 44'h00000000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_addr_o  = 8'h00;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_rdata_i  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_req_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_wdata_o  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_write_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_req_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_valid_i  = 1'h1;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_addr_o  = 8'h00;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_rdata_i  = 44'h00000000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_req_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_wdata_o  = 22'h000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_write_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.icache_ecc_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_busy_o  = \u_ibex_top.u_ibex_core.if_busy ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_addr  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_bus_err  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_err  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_pmp_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_rdata  = { 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [21:16], 10'h000, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:0] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_addr_o  = { 26'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:2], 2'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_bp_taken_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_bus_err_i  = instr_err_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_decompressed  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [5:0] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_err  = instr_err_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_err_out  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_gnt_i  = instr_gnt_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_intg_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_intg_err_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_out  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_d  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_out  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [5:0] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o  = 16'b0000000000xxxxxx;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_i  = { 26'h0000000, instr_rdata_i_low };
  assign { \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31:24], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [15:13], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [11], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [6] } = 13'h0000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_req_o  = instr_req_o;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_rvalid_i  = instr_rvalid_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_o  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.irq_vec [4] = \u_ibex_top.u_ibex_core.if_stage_i.irq_vec [3];
  assign \u_ibex_top.u_ibex_core.if_stage_i.nt_branch_addr_i  = 32'd0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.nt_branch_mispredict_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [0] = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_if_o  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_mismatch_alert_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [2] = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_internal  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [1:0] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_set_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pmp_err_if_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pmp_err_if_plus2_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.predict_branch_pc  = 32'd0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.predict_branch_taken  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.prefetch_addr  = { \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.prefetch_branch  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.prefetch_busy  = \u_ibex_top.u_ibex_core.if_busy ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.req_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.if_stage_i.stall_dummy_instr  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_boot_addr  = 8'h00;
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_csr_mtvec  = 8'h01;
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_fcov_dummy_instr_type  = 2'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_fcov_insert_dummy_instr  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_fetch_addr_n0  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [0];
  assign \u_ibex_top.u_ibex_core.illegal_c_insn_id  = \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o ;
  assign \u_ibex_top.u_ibex_core.illegal_csr_insn_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.illegal_insn_id  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i ;
  assign \u_ibex_top.u_ibex_core.imd_val_d_ex  = 68'h00000000000000000;
  assign \u_ibex_top.u_ibex_core.imd_val_q_ex  = 68'h00000000000000000;
  assign \u_ibex_top.u_ibex_core.imd_val_we_ex  = 2'h0;
  assign \u_ibex_top.u_ibex_core.instr_addr_o  = { 26'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d [5:2], 2'h0 };
  assign \u_ibex_top.u_ibex_core.instr_bp_taken_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.instr_done_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.instr_err_i  = instr_err_i;
  assign \u_ibex_top.u_ibex_core.instr_exec  = fetch_enable_i_0;
  assign \u_ibex_top.u_ibex_core.instr_fetch_err  = \u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o ;
  assign \u_ibex_top.u_ibex_core.instr_first_cycle_id  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  assign \u_ibex_top.u_ibex_core.instr_gnt_i  = instr_gnt_i;
  assign \u_ibex_top.u_ibex_core.instr_intg_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.instr_is_compressed_id  = \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o ;
  assign \u_ibex_top.u_ibex_core.instr_rdata_alu_id  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.instr_rdata_c_id  = 16'b0000000000xxxxxx;
  assign \u_ibex_top.u_ibex_core.instr_rdata_i  = { 26'h0000000, instr_rdata_i_low };
  assign \u_ibex_top.u_ibex_core.instr_rdata_id  = { 8'h00, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:16], 3'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [12], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [5:0] };
  assign \u_ibex_top.u_ibex_core.instr_req_gated  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i ;
  assign \u_ibex_top.u_ibex_core.instr_req_o  = instr_req_o;
  assign \u_ibex_top.u_ibex_core.instr_rvalid_i  = instr_rvalid_i;
  assign \u_ibex_top.u_ibex_core.instr_type_wb  = 2'h2;
  assign \u_ibex_top.u_ibex_core.instr_valid_clear  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_clear_i ;
  assign \u_ibex_top.u_ibex_core.instr_valid_id  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ;
  assign \u_ibex_top.u_ibex_core.irq_external_i  = irq_external_i;
  assign \u_ibex_top.u_ibex_core.irq_fast_i  = 15'h0000;
  assign \u_ibex_top.u_ibex_core.irq_nm_i  = irq_nm_i;
  assign \u_ibex_top.u_ibex_core.irq_pending_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.irq_software_i  = irq_software_i;
  assign \u_ibex_top.u_ibex_core.irq_timer_i  = irq_timer_i;
  assign \u_ibex_top.u_ibex_core.irqs  = 18'h00000;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.adder_result_ex_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d [6:2] = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3];
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_o  = { 25'h0000000, \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q [6:0] };
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q [31:7] = 25'h0000000;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.busy_o  = \u_ibex_top.u_ibex_core.lsu_busy ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1];
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_o  = { 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3], 2'h0 };
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_w_aligned  = { 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3], 2'h0 };
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_bus_err_i  = data_err_i;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i  = data_gnt_i;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_intg_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_offset  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1];
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_pmp_err_i  = 1'h0;
  assign { \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [31:28], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [23:20], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [15:12], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [7:4] } = 16'h0000;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_i  = { 28'h0000000, data_rdata_i_low };
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o  = data_req_o;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i  = data_rvalid_i;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata  = { 28'hxxxxxxx, data_wdata_o_low };
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata_o  = { 28'hxxxxxxx, data_wdata_o_low };
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_o  = data_we_o;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_mis_pmp_err_2  = 1'h0;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.load_err_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.load_resp_intg_err_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_o  = { 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [27:24], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [19:16], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [11:8], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [3:0] };
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_req ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_resp_valid_o  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_wdata_i  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_we_i  = data_we_o;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o  = 1'hx;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o  = 1'hx;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d  = 1'h0;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q  = 1'h0;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext [31:4] = 28'h0000000;
  assign { \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [31:12], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [7:4] } = 24'h000000;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q  = 24'h000000;
  assign { \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [31:28], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [23:20], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [15:12], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [7:4] } = 16'h0000;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.store_err_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.store_resp_intg_err_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_mis_pmp_err_2  = 1'h0;
  assign \u_ibex_top.u_ibex_core.lsu_addr_incr_req  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ;
  assign \u_ibex_top.u_ibex_core.lsu_addr_last  = { 25'h0000000, \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q [6:0] };
  assign \u_ibex_top.u_ibex_core.lsu_load_err  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ;
  assign \u_ibex_top.u_ibex_core.lsu_load_err_raw  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ;
  assign \u_ibex_top.u_ibex_core.lsu_load_resp_intg_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.lsu_rdata_valid  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o ;
  assign \u_ibex_top.u_ibex_core.lsu_req  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_req ;
  assign \u_ibex_top.u_ibex_core.lsu_resp_err  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu ;
  assign \u_ibex_top.u_ibex_core.lsu_resp_valid  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ;
  assign \u_ibex_top.u_ibex_core.lsu_store_err  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  assign \u_ibex_top.u_ibex_core.lsu_store_err_raw  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  assign \u_ibex_top.u_ibex_core.lsu_store_resp_intg_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.lsu_type  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ;
  assign \u_ibex_top.u_ibex_core.lsu_wdata  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.lsu_we  = data_we_o;
  assign \u_ibex_top.u_ibex_core.mult_en_ex  = 1'h0;
  assign \u_ibex_top.u_ibex_core.mult_sel_ex  = 1'h0;
  assign \u_ibex_top.u_ibex_core.multdiv_operand_a_ex  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.u_ibex_core.multdiv_operand_b_ex  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.multdiv_operator_ex  = 2'h0;
  assign \u_ibex_top.u_ibex_core.multdiv_ready_id  = 1'h1;
  assign \u_ibex_top.u_ibex_core.multdiv_signed_mode_ex  = 2'h0;
  assign \u_ibex_top.u_ibex_core.nmi_mode  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ;
  assign \u_ibex_top.u_ibex_core.nt_branch_addr  = 32'd0;
  assign \u_ibex_top.u_ibex_core.nt_branch_mispredict  = 1'h0;
  assign \u_ibex_top.u_ibex_core.outstanding_load_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.outstanding_store_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.pc_id  = { \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.pc_if  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 1'h0 };
  assign \u_ibex_top.u_ibex_core.pc_mismatch_alert  = 1'h0;
  assign \u_ibex_top.u_ibex_core.pc_mux_id  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i [1:0] };
  assign \u_ibex_top.u_ibex_core.pc_set  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  assign \u_ibex_top.u_ibex_core.pc_wb  = 32'd0;
  assign \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb  = 1'hx;
  assign \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb_spec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.perf_instr_ret_wb_spec  = 1'h0;
  assign \u_ibex_top.u_ibex_core.perf_iside_wait  = 1'hx;
  assign \u_ibex_top.u_ibex_core.perf_jump  = 1'hx;
  assign \u_ibex_top.u_ibex_core.perf_load  = 1'hx;
  assign \u_ibex_top.u_ibex_core.perf_mul_wait  = 1'hx;
  assign \u_ibex_top.u_ibex_core.perf_store  = 1'hx;
  assign \u_ibex_top.u_ibex_core.pmp_req_err  = 3'h0;
  assign \u_ibex_top.u_ibex_core.priv_mode_id  = 2'h3;
  assign \u_ibex_top.u_ibex_core.ready_wb  = 1'h1;
  assign \u_ibex_top.u_ibex_core.result_ex  = \u_ibex_top.u_ibex_core.ex_block_i.alu_result ;
  assign \u_ibex_top.u_ibex_core.rf_ecc_err_comb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.rf_raddr_a  = { \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 1'h0 };
  assign \u_ibex_top.u_ibex_core.rf_raddr_a_o  = { \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:16], 1'h0 };
  assign \u_ibex_top.u_ibex_core.rf_raddr_b  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.rf_raddr_b_o  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [23:20] };
  assign \u_ibex_top.u_ibex_core.rf_rd_a_wb_match  = 1'h0;
  assign \u_ibex_top.u_ibex_core.rf_rd_b_wb_match  = 1'h0;
  assign \u_ibex_top.u_ibex_core.rf_rdata_a  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.u_ibex_core.rf_rdata_a_ecc_i  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.u_ibex_core.rf_rdata_b  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.rf_rdata_b_ecc_i  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_ibex_core.rf_waddr_id  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.rf_waddr_wb  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.rf_waddr_wb_o  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.rf_wdata_fwd_wb  = 32'd0;
  assign \u_ibex_top.u_ibex_core.rf_wdata_id  = \u_ibex_top.u_ibex_core.ex_block_i.alu_result ;
  assign \u_ibex_top.u_ibex_core.rf_wdata_lsu  = { 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [27:24], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [19:16], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [11:8], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [3:0] };
  assign \u_ibex_top.u_ibex_core.rf_wdata_wb  = \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  assign \u_ibex_top.u_ibex_core.rf_wdata_wb_ecc_o  = \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  assign \u_ibex_top.u_ibex_core.rf_we_id  = \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o ;
  assign \u_ibex_top.u_ibex_core.rf_we_lsu  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o ;
  assign \u_ibex_top.u_ibex_core.rf_we_wb  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \u_ibex_top.u_ibex_core.rf_we_wb_o  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \u_ibex_top.u_ibex_core.rf_write_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.trigger_match  = 1'h0;
  assign \u_ibex_top.u_ibex_core.unused_fcov_rf_ecc_err_a_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.unused_fcov_rf_ecc_err_b_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.unused_illegal_insn_id  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i ;
  assign \u_ibex_top.u_ibex_core.unused_instr_done_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.clk_i  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_id_i  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.fcov_wb_valid  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_clk  = \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_dummy_instr_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_instr_type_wb  = 2'h2;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_pc_id  = { \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_rst  = rst_ni;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.instr_done_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.instr_is_compressed_id_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.instr_type_wb_i  = 2'h2;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_valid_i  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_load_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_store_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.pc_id_i  = { \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o [31:1], 1'h0 };
  assign \u_ibex_top.u_ibex_core.wb_stage_i.pc_wb_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_o  = 1'hx;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_spec_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_wb_spec_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.ready_wb_o  = 1'h1;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_id_i  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_wb_o  = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [10:7] };
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_fwd_wb_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_id_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_result ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_lsu_i  = { 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [27:24], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [19:16], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [11:8], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [3:0] };
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux  = { \u_ibex_top.u_ibex_core.ex_block_i.alu_result , 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [27:24], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [19:16], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [11:8], 4'h0, \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [3:0] };
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we  = { \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o  };
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_o  = \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_id_i  = \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_lsu_i  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_wb_o  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_write_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rst_ni  = rst_ni;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.unused_fcov_wb_valid  = 1'h0;
  assign \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.out_o  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.u_rf_rdata_a_ecc_buf.in_i  = \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.in_i ;
  assign \u_ibex_top.u_rf_rdata_a_ecc_buf.out_o  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  assign \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.out_o  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  assign \u_ibex_top.u_rf_rdata_b_ecc_buf.in_i  = \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.in_i ;
  assign \u_ibex_top.u_rf_rdata_b_ecc_buf.out_o  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
endmodule
