
---------- Begin Simulation Statistics ----------
final_tick                               1272275873500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55328                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703188                       # Number of bytes of host memory used
host_op_rate                                    55492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22176.49                       # Real time elapsed on the host
host_tick_rate                               57370476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1226990415                       # Number of instructions simulated
sim_ops                                    1230615807                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.272276                       # Number of seconds simulated
sim_ticks                                1272275873500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.555189                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              152307309                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           178022293                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12885347                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        239015980                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          24388230                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24579533                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          191303                       # Number of indirect misses.
system.cpu0.branchPred.lookups              306313710                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900479                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811481                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8300593                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274855215                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40666105                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441432                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      134040798                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132097913                       # Number of instructions committed
system.cpu0.commit.committedOps            1133911925                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2066655111                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548670                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.386160                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1554719731     75.23%     75.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    294550059     14.25%     89.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77020760      3.73%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60269854      2.92%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26010041      1.26%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7990213      0.39%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2807721      0.14%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2620627      0.13%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40666105      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2066655111                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23206157                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097763205                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345504042                       # Number of loads committed
system.cpu0.commit.membars                    3625377                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625383      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630105789     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347315515     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141447765     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133911925                       # Class of committed instruction
system.cpu0.commit.refs                     488763308                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132097913                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133911925                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.244227                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.244227                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            457623737                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4591180                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           149602787                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1288099974                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               720900410                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                894380366                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8315940                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15898721                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7988205                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  306313710                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                226832236                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1351869373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4386900                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1318074828                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 189                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1301                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25801668                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120563                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         724436896                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         176695539                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.518787                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2089208658                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.631765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878644                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1141077930     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               707394068     33.86%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               148285642      7.10%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69604518      3.33%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11657482      0.56%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8471256      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  902814      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1811647      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3301      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2089208658                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       80                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      35                       # number of floating regfile writes
system.cpu0.idleCycles                      451476046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8406306                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               290726739                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.492339                       # Inst execution rate
system.cpu0.iew.exec_refs                   562322489                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 166904840                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              343305010                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            395304846                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816551                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3786125                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           171334201                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1267928852                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            395417649                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7855941                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1250879277                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1127230                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             24252809                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8315940                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27909128                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       474090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        30031165                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10965                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16780                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7490105                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     49800804                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     28074924                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16780                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       919680                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7486626                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                551156262                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1237112304                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837681                       # average fanout of values written-back
system.cpu0.iew.wb_producers                461693370                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.486921                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1237207478                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1543332014                       # number of integer regfile reads
system.cpu0.int_regfile_writes              790100279                       # number of integer regfile writes
system.cpu0.ipc                              0.445588                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.445588                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627044      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            678855421     53.93%     54.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8565721      0.68%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860585      0.23%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             12      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           399036000     31.70%     86.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          165790385     13.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1258735219                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     67                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                130                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           63                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                76                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4543401                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003609                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 732667     16.13%     16.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8683      0.19%     16.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 790110     17.39%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2631046     57.91%     91.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               380891      8.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1259651509                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4611515618                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1237112241                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1401961611                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1262486151                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1258735219                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442701                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      134016842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           293252                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1269                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     32892431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2089208658                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.602494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.852462                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1198763245     57.38%     57.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          612460066     29.32%     86.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          219557266     10.51%     97.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38367049      1.84%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13397298      0.64%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2681084      0.13%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3135503      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             525332      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             321815      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2089208658                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.495431                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         23967764                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10918826                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           395304846                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          171334201                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1517                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2540684704                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5006052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              387626440                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724646416                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13622639                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               731380309                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              29267787                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                47318                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1584545250                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1282067024                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          823151952                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                890906413                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27388389                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8315940                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             70838844                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                98505469                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               80                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1584545170                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        140712                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4750                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31436612                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4740                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3293922632                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2558487703                       # The number of ROB writes
system.cpu0.timesIdled                       23132893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1472                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.781886                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13057024                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15584543                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2520296                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21371775                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1277315                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1600503                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          323188                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25497568                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23277                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811205                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1422466                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17165601                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4172124                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434288                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25868256                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94892502                       # Number of instructions committed
system.cpu1.commit.committedOps              96703882                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    436085951                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.221754                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.002605                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    400544049     91.85%     91.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16825239      3.86%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6168641      1.41%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3538718      0.81%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2296218      0.53%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1349531      0.31%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       724329      0.17%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       467102      0.11%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4172124      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    436085951                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2257856                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92279241                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24471371                       # Number of loads committed
system.cpu1.commit.membars                    3622531                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622531      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56330871     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26282576     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9322324      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96703882                       # Class of committed instruction
system.cpu1.commit.refs                      35604912                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94892502                       # Number of Instructions Simulated
system.cpu1.committedOps                     96703882                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.662240                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.662240                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            355442750                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1105057                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12112669                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             130113783                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21146800                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 57880408                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1422980                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3221160                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4514579                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25497568                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18957527                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    414187286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               227594                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     146539132                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5041620                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057633                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23699403                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14334339                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.331228                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         440407517                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.341443                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.831873                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               348807264     79.20%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57323145     13.02%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21898525      4.97%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6267192      1.42%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1576775      0.36%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3062848      0.70%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1471528      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     232      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           440407517                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2004142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1486675                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20066134                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.240982                       # Inst execution rate
system.cpu1.iew.exec_refs                    37694650                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11450841                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              299586785                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30610815                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712666                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1217002                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14487266                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          122557020                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26243809                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1192372                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106613228                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2180127                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6852080                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1422980                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11412345                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25670                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1154134                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13136                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          570                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1192                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6139444                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3353725                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           570                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       183633                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1303042                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62010179                       # num instructions consuming a value
system.cpu1.iew.wb_count                    106051760                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813571                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50449658                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.239713                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     106089488                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               136162465                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73911341                       # number of integer regfile writes
system.cpu1.ipc                              0.214489                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.214489                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622632      3.36%      3.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65081043     60.37%     63.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383179      0.36%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762646      0.71%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28279758     26.23%     91.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9676330      8.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             107805600                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3242851                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030081                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 397354     12.25%     12.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  9348      0.29%     12.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 646703     19.94%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1949395     60.11%     92.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               240047      7.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             107425803                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         659433498                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    106051748                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        148410681                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 114420036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                107805600                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136984                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25853137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           171958                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2702696                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17825784                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    440407517                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.244786                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.711477                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          372809216     84.65%     84.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44800179     10.17%     94.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13831468      3.14%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3348406      0.76%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4147084      0.94%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             560252      0.13%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             549048      0.12%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             281529      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              80335      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      440407517                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.243677                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16277760                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3906599                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30610815                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14487266                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       442411659                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2102122137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              323416434                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67705886                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10303161                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24717872                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4060518                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42999                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            161356791                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             126475472                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           88152318                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 57498494                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17942150                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1422980                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             33321704                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20446432                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       161356779                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30033                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               634                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21664527                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           634                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   554485731                       # The number of ROB reads
system.cpu1.rob.rob_writes                  249475357                       # The number of ROB writes
system.cpu1.timesIdled                         191635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20241783                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             17671215                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            41318789                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             269943                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3062094                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23310872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46522400                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2050236                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       252363                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64169654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11712418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128321653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11964781                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20240585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3861850                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19349578                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              363                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3068183                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3068183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20240585                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1565                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     69831165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               69831165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1738919552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1738919552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23310969                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23310969    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23310969                       # Request fanout histogram
system.membus.respLayer1.occupancy       120318639324                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         66941629517                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       417171500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   506028286.283880                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       212500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1138672000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1269772844500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2503029000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    199821672                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       199821672                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    199821672                       # number of overall hits
system.cpu0.icache.overall_hits::total      199821672                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27010564                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27010564                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27010564                       # number of overall misses
system.cpu0.icache.overall_misses::total     27010564                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 534851198498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 534851198498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 534851198498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 534851198498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    226832236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    226832236                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    226832236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    226832236                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119077                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119077                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119077                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119077                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 19801.556106                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 19801.556106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 19801.556106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 19801.556106                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2129                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.745098                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25106658                       # number of writebacks
system.cpu0.icache.writebacks::total         25106658                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1903870                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1903870                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1903870                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1903870                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25106694                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25106694                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25106694                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25106694                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 490504982998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 490504982998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 490504982998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 490504982998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110684                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110684                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110684                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110684                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19536.820857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19536.820857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19536.820857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19536.820857                       # average overall mshr miss latency
system.cpu0.icache.replacements              25106658                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    199821672                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      199821672                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27010564                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27010564                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 534851198498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 534851198498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    226832236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    226832236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119077                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119077                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 19801.556106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 19801.556106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1903870                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1903870                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25106694                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25106694                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 490504982998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 490504982998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110684                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110684                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19536.820857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19536.820857                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          224928241                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25106661                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.958907                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        478771165                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       478771165                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    432835306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       432835306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    432835306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      432835306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     65285544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      65285544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     65285544                       # number of overall misses
system.cpu0.dcache.overall_misses::total     65285544                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1966192547837                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1966192547837                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1966192547837                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1966192547837                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    498120850                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    498120850                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    498120850                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    498120850                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.131064                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.131064                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.131064                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.131064                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30116.813423                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30116.813423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30116.813423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30116.813423                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20797886                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        84638                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1168056                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            951                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    17.805556                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.998948                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     36497856                       # number of writebacks
system.cpu0.dcache.writebacks::total         36497856                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     29541124                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     29541124                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     29541124                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     29541124                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35744420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35744420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35744420                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35744420                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 831201253369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 831201253369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 831201253369                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 831201253369                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071759                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071759                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071759                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071759                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23254.014287                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23254.014287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23254.014287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23254.014287                       # average overall mshr miss latency
system.cpu0.dcache.replacements              36497856                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    317423299                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      317423299                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39252862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39252862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1182308893000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1182308893000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    356676161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    356676161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30120.323277                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30120.323277                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12842012                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12842012                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26410850                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26410850                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 599988719500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 599988719500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074047                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074047                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22717.508884                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22717.508884                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115412007                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115412007                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26032682                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26032682                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 783883654837                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 783883654837                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141444689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141444689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.184048                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.184048                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30111.521158                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30111.521158                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     16699112                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     16699112                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9333570                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9333570                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 231212533869                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 231212533869                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065987                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065987                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24772.143335                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24772.143335                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1854                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1292                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1292                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9407500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9407500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410680                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410680                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7281.346749                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7281.346749                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1285                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1285                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002225                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002225                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       771500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       771500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.053295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.053295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4675.757576                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4675.757576                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       607500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       607500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.053295                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053295                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049097                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049097                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762384                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762384                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66537455000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66537455000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420862                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420862                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87275.513390                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87275.513390                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762384                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762384                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65775071000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65775071000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420862                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420862                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86275.513390                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86275.513390                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990829                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          470396288                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         36506503                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.885274                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990829                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1036383681                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1036383681                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22510577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            31337368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              201698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              518171                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54567814                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22510577                       # number of overall hits
system.l2.overall_hits::.cpu0.data           31337368                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             201698                       # number of overall hits
system.l2.overall_hits::.cpu1.data             518171                       # number of overall hits
system.l2.overall_hits::total                54567814                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2596113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5158112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5638                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1813854                       # number of demand (read+write) misses
system.l2.demand_misses::total                9573717                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2596113                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5158112                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5638                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1813854                       # number of overall misses
system.l2.overall_misses::total               9573717                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 211008274998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 477240967290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    507706500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 206032662199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     894789610987                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 211008274998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 477240967290                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    507706500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 206032662199                       # number of overall miss cycles
system.l2.overall_miss_latency::total    894789610987                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25106690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        36495480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          207336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2332025                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64141531                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25106690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       36495480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         207336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2332025                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64141531                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.141336                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.027193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.777802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.149259                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.141336                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.027193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.777802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.149259                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81278.540263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92522.412714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90050.815892                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113588.338532                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93463.135686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81278.540263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92522.412714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90050.815892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113588.338532                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93463.135686                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1406750                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     44933                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.307725                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  13238885                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3861852                       # number of writebacks
system.l2.writebacks::total                   3861852                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         298697                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         101902                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              400741                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        298697                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        101902                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             400741                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2596004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4859415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1711952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9172976                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2596004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4859415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1711952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     14588695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23761671                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 185041995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 407857043077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    449467500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 180504893778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 773853399855                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 185041995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 407857043077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    449467500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 180504893778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1356508291531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2130361691386                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.133151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.027033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.734105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143011                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.133151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.027033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.734105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.370457                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71279.549454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83931.305122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80190.454951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105438.057713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84362.305086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71279.549454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83931.305122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80190.454951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105438.057713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92983.525362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89655.382039                       # average overall mshr miss latency
system.l2.replacements                       34519307                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12027875                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12027875                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12027875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12027875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51834790                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51834790                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51834790                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51834790                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     14588695                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       14588695                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1356508291531                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1356508291531                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92983.525362                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92983.525362                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       363000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       424000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4321.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4692.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4371.134021                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1695000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       265000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1960000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20178.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20384.615385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20206.185567                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       140500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8105122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           192147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8297269                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1984454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1229405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3213859                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 190286171603                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 133432347582                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  323718519185                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10089576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1421552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11511128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.196684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.864833                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.279196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95888.426541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108534.085661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100725.800100                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       112306                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37363                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           149669                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1872148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1192042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3064190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 162556237882                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 117905768234                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 280462006116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.185553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.838550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.266194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86828.732494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98910.749985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91528.921547                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22510577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        201698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22712275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2596113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2601751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 211008274998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    507706500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 211515981498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25106690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       207336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25314026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.027193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.102779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81278.540263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90050.815892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81297.549803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          109                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           142                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2596004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2601609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 185041995500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    449467500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 185491463000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.027033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.102773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71279.549454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80190.454951                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71298.747429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     23232246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       326024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23558270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3173658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       584449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3758107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 286954795687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  72600314617                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 359555110304                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26405904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       910473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27316377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.120187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.641918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.137577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90417.680697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124220.102382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95674.527177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       186391                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        64539                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       250930                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2987267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       519910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3507177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 245300805195                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  62599125544                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 307899930739                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.113129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.571033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.128391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82115.460451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120403.772853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87791.386274                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          313                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           72                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               385                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1578                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          425                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2003                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     25361430                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5979438                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     31340868                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1891                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          497                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2388                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.834479                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.855131                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.838777                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16071.882129                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14069.265882                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15646.963555                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          359                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          441                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1219                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          343                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1562                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     24518939                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7081961                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     31600900                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.644632                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.690141                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.654104                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20113.977851                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20647.116618                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20231.049936                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999931                       # Cycle average of tags in use
system.l2.tags.total_refs                   141739499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  34520130                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.105996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.304769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.735708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.807529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.872948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.248173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.395387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.410128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            62                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1058573850                       # Number of tag accesses
system.l2.tags.data_accesses               1058573850                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     166144256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     311382720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        358720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     109647168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    904228288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1491761152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    166144256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       358720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     166502976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247158400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247158400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2596004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4865355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1713237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14128567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23308768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3861850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3861850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        130588231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        244744655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           281951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86181912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    710717154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1172513904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    130588231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       281951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        130870183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194264786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194264786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194264786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       130588231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       244744655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          281951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86181912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    710717154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1366778690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3512021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2596004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4470969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1679460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14042571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009118693250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       214165                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       214165                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38345933                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3311509                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23308768                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3861850                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23308768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3861850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 514159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                349829                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            871107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            869186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            926269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1042343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2771420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2993486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1305944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1180838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1098524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1082168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1094719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1482577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1589927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1670243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           879693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1936165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            191338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            193634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            218256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            269662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            310210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            267629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            263269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           263002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           273517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 879550874078                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               113973045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1306949792828                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38585.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57335.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18864459                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2280411                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23308768                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3861850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6287850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2762175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1836295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1396531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1109242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1068551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1028079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  968937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  882439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  797305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 918935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1683393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 747837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 387023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 319370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 265391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 204909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 114941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  91797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 150430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 181947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 196417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 203900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 207652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 213583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 227893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 218484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 216275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 211768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 207428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 206298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 206304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  15957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  15693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  14272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5161727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.174082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.585792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.061947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1765146     34.20%     34.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1228897     23.81%     58.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       433414      8.40%     66.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       366758      7.11%     73.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       328378      6.36%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       236344      4.58%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       139993      2.71%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        73403      1.42%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       589394     11.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5161727                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       214165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     106.434721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.176986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    798.190628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       214164    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        214165                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       214165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.398548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.371001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.002152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           178339     83.27%     83.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5573      2.60%     85.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18762      8.76%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6875      3.21%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2727      1.27%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1126      0.53%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              450      0.21%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              186      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               77      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        214165                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1458854976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                32906176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               224767680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1491761152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247158400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1146.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1172.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1272275814000                       # Total gap between requests
system.mem_ctrls.avgGap                      46825.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    166144256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    286142016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       358720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    107485440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    898724544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    224767680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 130588231.263822674751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 224905637.181368768215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 281951.428516183398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84482809.301657333970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 706391249.507570028305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176665835.359802573919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2596004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4865355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1713237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14128567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3861850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  78260165722                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 210630976694                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    213997755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 109358634542                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 908486018115                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31062110071546                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30146.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43292.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38179.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63831.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64301.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8043323.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          16446840060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8741687625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         77354874240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9535102560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100432176000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     552022026150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23693281920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       788225988555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.540152                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56535022051                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42484000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1173256851449                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20407940700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10847066340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         85398634020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8797511340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100432176000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     557247073080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19293242400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       802423643880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.699411                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44603536849                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42484000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1185188336651                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12813781548.780487                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56760297920.849411                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        87000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 411991905000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   221545786500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1050730087000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18747775                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18747775                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18747775                       # number of overall hits
system.cpu1.icache.overall_hits::total       18747775                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       209752                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        209752                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       209752                       # number of overall misses
system.cpu1.icache.overall_misses::total       209752                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3328591999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3328591999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3328591999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3328591999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18957527                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18957527                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18957527                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18957527                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.011064                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011064                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.011064                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011064                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15869.178835                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15869.178835                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15869.178835                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15869.178835                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1154                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   104.909091                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       207304                       # number of writebacks
system.cpu1.icache.writebacks::total           207304                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2416                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2416                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2416                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2416                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       207336                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       207336                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       207336                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       207336                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3072779499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3072779499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3072779499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3072779499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010937                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010937                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010937                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010937                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14820.289284                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14820.289284                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14820.289284                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14820.289284                       # average overall mshr miss latency
system.cpu1.icache.replacements                207304                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18747775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18747775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       209752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       209752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3328591999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3328591999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18957527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18957527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.011064                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011064                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15869.178835                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15869.178835                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2416                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2416                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       207336                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       207336                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3072779499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3072779499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010937                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010937                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14820.289284                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14820.289284                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991418                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18851104                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           207304                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            90.934589                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        340012000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991418                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999732                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999732                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38122390                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38122390                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27654917                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27654917                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27654917                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27654917                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6649292                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6649292                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6649292                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6649292                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 661017881558                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 661017881558                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 661017881558                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 661017881558                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34304209                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34304209                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34304209                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34304209                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193833                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193833                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193833                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193833                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99411.769187                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99411.769187                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99411.769187                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99411.769187                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1825410                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       269957                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            28041                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1887                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.097892                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   143.061473                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2332003                       # number of writebacks
system.cpu1.dcache.writebacks::total          2332003                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5019945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5019945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5019945                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5019945                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1629347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1629347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1629347                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1629347                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 153264198397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 153264198397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 153264198397                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 153264198397                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047497                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047497                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047497                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047497                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94064.799209                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94064.799209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94064.799209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94064.799209                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2332003                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21230107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21230107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3752218                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3752218                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 344017656000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 344017656000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24982325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24982325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150195                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150195                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91683.813680                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91683.813680                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2841433                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2841433                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       910785                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       910785                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78102755500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78102755500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036457                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036457                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85753.229906                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85753.229906                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6424810                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6424810                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2897074                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2897074                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 317000225558                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 317000225558                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9321884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9321884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.310782                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.310782                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109420.824445                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109420.824445                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2178512                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2178512                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       718562                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       718562                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75161442897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75161442897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104599.801961                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104599.801961                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6869500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6869500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338947                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338947                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42667.701863                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42667.701863                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010526                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010526                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       524500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       524500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.242762                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.242762                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4811.926606                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4811.926606                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       415500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       415500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.242762                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.242762                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3811.926606                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3811.926606                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712027                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712027                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  64049681000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  64049681000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811205                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811205                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89954.005958                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89954.005958                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712027                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712027                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  63337654000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  63337654000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88954.005958                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88954.005958                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.735007                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31092753                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2341255                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.280379                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        340023500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.735007                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929219                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929219                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74573960                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74573960                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1272275873500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52631152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15889727                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     52115941                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        30657455                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         25072678                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             369                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            642                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11528310                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11528307                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25314030                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27317123                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2388                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2388                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75320041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    109502296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       621976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7006030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192450343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3213654208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4671573376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26536960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298497856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8210262400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        59610456                       # Total snoops (count)
system.tol2bus.snoopTraffic                 248306688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        123761977                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.115426                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              109729060     88.66%     88.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13780538     11.13%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 252372      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          123761977                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128311998219                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       54764603519                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37975313688                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3513299952                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         311092322                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2236713142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118974                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730560                       # Number of bytes of host memory used
host_op_rate                                   119585                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13639.77                       # Real time elapsed on the host
host_tick_rate                               70707739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1622783852                       # Number of instructions simulated
sim_ops                                    1631114259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.964437                       # Number of seconds simulated
sim_ticks                                964437268500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.064873                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               24603923                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27018017                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3916069                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         51910619                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            968939                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1203005                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          234066                       # Number of indirect misses.
system.cpu0.branchPred.lookups               57511336                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       148173                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        196190                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3326461                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32073088                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11129809                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        4874975                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       82644393                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           184743947                       # Number of instructions committed
system.cpu0.commit.committedOps             187000946                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1177495949                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.158812                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.913812                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1118530250     94.99%     94.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25846744      2.20%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6197665      0.53%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10100542      0.86%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2253545      0.19%     98.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1085998      0.09%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1485168      0.13%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       866228      0.07%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11129809      0.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1177495949                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     25306                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1871849                       # Number of function calls committed.
system.cpu0.commit.int_insts                181586922                       # Number of committed integer instructions.
system.cpu0.commit.loads                     62497551                       # Number of loads committed
system.cpu0.commit.membars                    3453795                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3459603      1.85%      1.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       106599594     57.00%     58.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2219132      1.19%     60.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1045707      0.56%     60.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3872      0.00%     60.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         11617      0.01%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1936      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1970      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       62689815     33.52%     94.13% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10961789      5.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3926      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1969      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        187000946                       # Class of committed instruction
system.cpu0.commit.refs                      73657499                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  184743947                       # Number of Instructions Simulated
system.cpu0.committedOps                    187000946                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.080065                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.080065                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            993201021                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               596365                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19991792                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             288469576                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                95125179                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 88783933                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3365671                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1340883                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10050719                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   57511336                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17788351                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1081000888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               761952                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         3656                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     346753934                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                3775                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        18564                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7916518                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038527                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         105541381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25572862                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.232293                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1190526523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.294525                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.840662                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               996523815     83.70%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120821023     10.15%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25755985      2.16%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21419307      1.80%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21581335      1.81%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2355722      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  264829      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   80198      0.01%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1724309      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1190526523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    21902                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   15849                       # number of floating regfile writes
system.cpu0.idleCycles                      302216510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3547102                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                37792145                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.173918                       # Inst execution rate
system.cpu0.iew.exec_refs                   120146293                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11894179                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               26765018                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             95112076                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1958694                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           704681                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            12817913                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          267497069                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            108252114                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2075579                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259614570                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                268739                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            330188448                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3365671                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            330061459                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5199755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          380068                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4482                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4674                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32614525                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1657976                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4674                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1502717                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2044385                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                193196802                       # num instructions consuming a value
system.cpu0.iew.wb_count                    231431509                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.777438                       # average fanout of values written-back
system.cpu0.iew.wb_producers                150198597                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.155038                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     232157813                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               335597073                       # number of integer regfile reads
system.cpu0.int_regfile_writes              181644912                       # number of integer regfile writes
system.cpu0.ipc                              0.123761                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123761                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3500096      1.34%      1.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            132526487     50.64%     51.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3200928      1.22%     53.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1046159      0.40%     53.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 41      0.00%     53.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3872      0.00%     53.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11617      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             97      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1936      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1970      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109606838     41.88%     95.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11783673      4.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4312      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2122      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             261690148                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  25974                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              51952                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        25679                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             27262                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3972438                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015180                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 901706     22.70%     22.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4211      0.11%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     10      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2900861     73.02%     95.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               165643      4.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             262136516                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1718743299                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    231405830                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        347968836                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 261120360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                261690148                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6376709                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80496207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           915993                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1501734                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     46230568                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1190526523                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.219810                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.736494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1050706609     88.26%     88.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           75440569      6.34%     94.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33412405      2.81%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14299838      1.20%     98.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10535483      0.88%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3425989      0.29%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2000112      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             391438      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             314080      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1190526523                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.175308                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5693170                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          852314                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            95112076                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           12817913                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  65973                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 19411                       # number of misc regfile writes
system.cpu0.numCycles                      1492743033                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   436131920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              366282170                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            142712438                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4943706                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               101825014                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             253115050                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               453565                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            363435762                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             273835771                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          214703333                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 91225814                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4776491                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3365671                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            261453802                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71990962                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            22077                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       363413685                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     366374052                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1770753                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54424337                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1802491                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1435686232                       # The number of ROB reads
system.cpu0.rob.rob_writes                  552330752                       # The number of ROB writes
system.cpu0.timesIdled                        3603243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                36769                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.589667                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26604340                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30030974                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4347650                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56186710                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1505110                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1821875                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          316765                       # Number of indirect misses.
system.cpu1.branchPred.lookups               63024488                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       252805                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        185493                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3678174                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  37267631                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12067396                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5276562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       84354995                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           211049490                       # Number of instructions committed
system.cpu1.commit.committedOps             213497506                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1255219119                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.170088                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.931075                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1185009768     94.41%     94.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31707244      2.53%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8454893      0.67%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11096898      0.88%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2919318      0.23%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1330242      0.11%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1711388      0.14%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       921972      0.07%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12067396      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1255219119                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     98913                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2778755                       # Number of function calls committed.
system.cpu1.commit.int_insts                207566495                       # Number of committed integer instructions.
system.cpu1.commit.loads                     68394992                       # Number of loads committed
system.cpu1.commit.membars                    3726748                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3749563      1.76%      1.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       123425244     57.81%     59.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2417937      1.13%     60.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1192967      0.56%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15210      0.01%     61.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         45630      0.02%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7605      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7605      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       68565243     32.12%     93.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      14047639      6.58%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15242      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7621      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        213497506                       # Class of committed instruction
system.cpu1.commit.refs                      82635745                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  211049490                       # Number of Instructions Simulated
system.cpu1.committedOps                    213497506                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.946172                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.946172                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1024792932                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               679730                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            22025472                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             317621025                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               127122001                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                102749783                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3740282                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1423086                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10337063                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   63024488                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21632772                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1122751908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1062865                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        17372                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     377065211                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                5055                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        24037                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8827246                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037581                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         141530066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28109450                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224840                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1268742061                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.300313                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.850474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1057733427     83.37%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               131592927     10.37%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                28817123      2.27%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22619234      1.78%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                22690710      1.79%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2738469      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  392439      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  137033      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2020699      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1268742061                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    84095                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   61054                       # number of floating regfile writes
system.cpu1.idleCycles                      408293478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3902913                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                43045387                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.171472                       # Inst execution rate
system.cpu1.iew.exec_refs                   130291339                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14984674                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               27227797                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            101726476                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2117228                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           912240                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15943062                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          295679941                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            115306665                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2337374                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            287564918                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                281847                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            332035031                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3740282                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            331918900                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5302050                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          747228                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6219                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4824                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          431                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     33331484                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1702309                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4824                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1685461                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2217452                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                207563658                       # num instructions consuming a value
system.cpu1.iew.wb_count                    258479038                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777212                       # average fanout of values written-back
system.cpu1.iew.wb_producers                161320978                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.154129                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     259258706                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               372105254                       # number of integer regfile reads
system.cpu1.int_regfile_writes              200630164                       # number of integer regfile writes
system.cpu1.ipc                              0.125847                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125847                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3813459      1.32%      1.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            149796752     51.67%     52.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3368338      1.16%     54.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1194820      0.41%     54.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 15      0.00%     54.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15210      0.01%     54.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              45630      0.02%     54.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             88      0.00%     54.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7605      0.00%     54.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7605      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           116733218     40.27%     94.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14896297      5.14%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15492      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7763      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             289902292                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  99415                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             198823                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        99211                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            100015                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4319298                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014899                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 958388     22.19%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  8587      0.20%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     21      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3107214     71.94%     94.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               245081      5.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             290308716                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1853609699                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    258379827                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        377765489                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 288822518                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                289902292                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6857423                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       82182435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           942579                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1580861                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     47439178                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1268742061                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228496                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.745545                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1111940238     87.64%     87.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           86181783      6.79%     94.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           37002420      2.92%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15520375      1.22%     98.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11402285      0.90%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3768522      0.30%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2134572      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             439566      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             352300      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1268742061                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.172866                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6101420                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          958536                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           101726476                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15943062                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 173708                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 76050                       # number of misc regfile writes
system.cpu1.numCycles                      1677035539                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   251760673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              368624548                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            161184832                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5209674                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               134241121                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             250851288                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               442166                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            400979966                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             302546810                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          234908178                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                105058117                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4938156                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3740282                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            259573683                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                73723346                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            84158                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       400895808                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     397504310                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1911519                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 56273580                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1945398                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1540439127                       # The number of ROB reads
system.cpu1.rob.rob_writes                  609233659                       # The number of ROB writes
system.cpu1.timesIdled                        4959726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         34595026                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2407769                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            38305150                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1247517                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     59417979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     116709874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3511410                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2586337                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38291398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     31988886                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76639285                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       34575223                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           56327078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7537110                       # Transaction distribution
system.membus.trans_dist::WritebackClean          155                       # Transaction distribution
system.membus.trans_dist::CleanEvict         49782340                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145819                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          83171                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2822533                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2817430                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      56327078                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         11661                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    175854375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              175854375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4267633472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4267633472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           181500                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          59390262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                59390262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            59390262                       # Request fanout histogram
system.membus.respLayer1.occupancy       308620912550                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        161030543569                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   964437268500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   964437268500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23898                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11949                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18250224.663152                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   60798989.659636                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11949    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1478566000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11949                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   746365334000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 218071934500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14287993                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14287993                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14287993                       # number of overall hits
system.cpu0.icache.overall_hits::total       14287993                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3500347                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3500347                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3500347                       # number of overall misses
system.cpu0.icache.overall_misses::total      3500347                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231176057438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231176057438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231176057438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231176057438                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17788340                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17788340                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17788340                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17788340                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.196778                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.196778                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.196778                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.196778                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66043.754359                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66043.754359                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66043.754359                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66043.754359                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       177866                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2412                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    73.742123                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3260971                       # number of writebacks
system.cpu0.icache.writebacks::total          3260971                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       237726                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       237726                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       237726                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       237726                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3262621                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3262621                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3262621                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3262621                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 213844065955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 213844065955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 213844065955                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 213844065955                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.183413                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.183413                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.183413                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.183413                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65543.642965                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65543.642965                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65543.642965                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65543.642965                       # average overall mshr miss latency
system.cpu0.icache.replacements               3260971                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14287993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14287993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3500347                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3500347                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231176057438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231176057438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17788340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17788340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.196778                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.196778                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66043.754359                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66043.754359                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       237726                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       237726                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3262621                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3262621                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 213844065955                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 213844065955                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.183413                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.183413                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65543.642965                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65543.642965                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.988777                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17550738                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3262653                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.379284                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.988777                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999649                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999649                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38839301                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38839301                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     63392733                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        63392733                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     63392733                       # number of overall hits
system.cpu0.dcache.overall_hits::total       63392733                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     30494526                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      30494526                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     30494526                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30494526                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2697255907765                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2697255907765                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2697255907765                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2697255907765                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     93887259                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     93887259                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     93887259                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     93887259                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.324799                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.324799                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.324799                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.324799                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88450.494615                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88450.494615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88450.494615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88450.494615                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    369863557                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       184393                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5771848                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2358                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.080613                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.198897                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14615266                       # number of writebacks
system.cpu0.dcache.writebacks::total         14615266                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15732746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15732746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15732746                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15732746                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14761780                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14761780                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14761780                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14761780                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1466872856854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1466872856854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1466872856854                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1466872856854                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.157229                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.157229                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.157229                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.157229                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99369.646266                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99369.646266                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99369.646266                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99369.646266                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14615233                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     57302165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57302165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26803749                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26803749                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2409842174500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2409842174500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     84105914                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     84105914                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89906.907220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89906.907220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13657794                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13657794                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13145955                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13145955                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1319392556500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1319392556500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156302                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156302                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100364.907418                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100364.907418                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6090568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6090568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3690777                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3690777                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 287413733265                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 287413733265                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9781345                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9781345                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.377328                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.377328                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77873.502860                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77873.502860                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2074952                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2074952                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1615825                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1615825                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 147480300354                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 147480300354                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.165195                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.165195                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91272.446183                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91272.446183                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1162317                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1162317                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        56713                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        56713                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2283565000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2283565000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1219030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1219030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.046523                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.046523                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40265.283092                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40265.283092                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        36785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        36785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        19928                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19928                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    604761000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    604761000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016347                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016347                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 30347.300281                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30347.300281                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1136915                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1136915                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        44922                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        44922                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    416525500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    416525500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1181837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1181837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9272.194025                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9272.194025                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        44537                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        44537                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    372028500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    372028500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037685                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037685                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8353.245616                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8353.245616                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       960000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       960000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       920000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       920000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       129830                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         129830                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        66360                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        66360                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1282287920                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1282287920                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       196190                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       196190                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.338244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.338244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19323.205546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19323.205546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        66351                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        66351                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1215799920                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1215799920                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.338198                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.338198                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18323.761812                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18323.761812                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.849339                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80745963                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14761626                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.469991                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.849339                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995292                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995292                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        207730226                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       207730226                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1213190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1491936                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1781374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1801242                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6287742                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1213190                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1491936                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1781374                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1801242                       # number of overall hits
system.l2.overall_hits::total                 6287742                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2048857                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13106643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2882087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13647595                       # number of demand (read+write) misses
system.l2.demand_misses::total               31685182                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2048857                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13106643                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2882087                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13647595                       # number of overall misses
system.l2.overall_misses::total              31685182                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 195325471985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1423708839148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 263542769466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1472390987176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3354968067775                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 195325471985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1423708839148                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 263542769466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1472390987176                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3354968067775                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3262047                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14598579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4663461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15448837                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37972924                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3262047                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14598579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4663461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15448837                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37972924                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.628089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.897803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.618015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883406                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.834415                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.628089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.897803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.618015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883406                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.834415                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95333.872488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108624.980412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91441.642624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107886.480158                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105884.449954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95333.872488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108624.980412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91441.642624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107886.480158                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105884.449954                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             196560                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6116                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.138653                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  26991807                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7537070                       # number of writebacks
system.l2.writebacks::total                   7537070                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          19311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         565977                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          27872                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         615912                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1229072                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         19311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        565977                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         27872                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        615912                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1229072                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2029546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12540666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2854215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13031683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          30456110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2029546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12540666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2854215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13031683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     30944685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         61400795                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 173808187056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1259351714403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 233257818529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1300479232863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2966896952851                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 173808187056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1259351714403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 233257818529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1300479232863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2446986669602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5413883622453                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.622169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.859033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.612038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.843538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.802048                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.622169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.859033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.612038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.843538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.616963                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85638.949330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100421.438096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81723.983137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99793.651585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97415.492420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85638.949330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100421.438096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81723.983137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99793.651585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79076.153776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88172.858714                       # average overall mshr miss latency
system.l2.replacements                       88372342                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8284377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8284377                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           38                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             38                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8284415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8284415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           38                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           38                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     27053745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27053745                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          155                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            155                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     27053900                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27053900                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          155                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          155                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     30944685                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       30944685                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2446986669602                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2446986669602                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79076.153776                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79076.153776                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            7214                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1243                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8457                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         24024                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         14849                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              38873                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    100494000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     81298500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    181792500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        31238                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        16092                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47330                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.769063                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.922757                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.821318                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4183.066933                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5475.015153                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4676.575001                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          167                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          138                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             305                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        23857                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        14711                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         38568                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    487851497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    301397994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    789249491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.763717                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.914181                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.814874                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20448.987593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20487.933791                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20463.842849                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4396                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1053                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5449                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         6615                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6331                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12946                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     31929500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     21454000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     53383500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        11011                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         7384                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18395                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600763                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857394                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.703778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4826.832955                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3388.722161                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4123.551676                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          142                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           97                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           239                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         6473                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6234                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        12707                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    135937917                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    129292493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    265230410                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.587867                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.844258                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.690786                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21000.759617                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20739.893006                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20872.779570                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           144636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           200802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                345438                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1429413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1589152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3018565                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 143246393440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 155324796971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  298571190411                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1574049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1789954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3364003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.908112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100213.439671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97740.679917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98911.631988                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        97116                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       110736                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           207852                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1332297                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1478416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2810713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 122932621472                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 132786575487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 255719196959                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.846414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.825952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.835526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92271.183882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89816.787350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90980.187931                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1213190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1781374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2994564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2048857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2882087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4930944                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 195325471985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 263542769466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 458868241451                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3262047                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4663461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7925508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.628089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.618015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.622161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95333.872488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91441.642624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93058.903417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        19311                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        27872                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         47183                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2029546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2854215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4883761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 173808187056                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 233257818529                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 407066005585                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.622169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.612038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.616208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85638.949330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81723.983137                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83350.926793                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1347300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1600440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2947740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11677230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12058443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23735673                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1280462445708                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1317066190205                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2597528635913                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13024530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13658883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26683413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.896557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.882828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.889529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109654.639474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109223.569760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109435.642963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       468861                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       505176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       974037                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11208369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11553267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22761636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1136419092931                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1167692657376                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2304111750307                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.860558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.845843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.853026                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101390.228403                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101070.342906                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101227.862106                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1321                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1717                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3038                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3728                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         8716                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           12444                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     28743498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     26610000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     55353498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         5049                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        10433                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         15482                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.738364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.835426                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.803772                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7710.165773                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3053.005966                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  4448.207811                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          430                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          393                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          823                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         3298                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         8323                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        11621                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     65286976                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    162083979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    227370955                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.653199                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.797757                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.750614                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19795.929654                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19474.225520                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19565.524051                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999753                       # Cycle average of tags in use
system.l2.tags.total_refs                   100795007                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  88376228                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.140522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.704627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.509483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.312959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.952595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.534893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.985196                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.339135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.083015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.030509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.086483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.437269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 675518284                       # Number of tag accesses
system.l2.tags.data_accesses                675518284                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     129893632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     804663936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     182675136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     836404288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1831611520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3785248512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    129893632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    182675136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     312568768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    482375040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       482375040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2029588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12572874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2854299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13068817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     28618930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            59144508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7537110                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7537110                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        134683339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        834335174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        189411113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        867245922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1899150499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3924826047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    134683339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    189411113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        324094452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      500162173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            500162173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      500162173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       134683339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       834335174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       189411113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       867245922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1899150499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4424988220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7311760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2029503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12243669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2854247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12713043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  28365839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000222797250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       453656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       453656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            93161720                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6887363                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    59144508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7537265                       # Number of write requests accepted
system.mem_ctrls.readBursts                  59144508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7537265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 938207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                225505                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1711291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2044366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3194202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1683671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2261209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5241059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6072965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6206515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4783391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5135328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4629991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5465605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3122369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2542108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1908611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2203620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            315211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            503049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            422547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            275666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            403326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            372951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            696097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            582323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            417207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            402713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           399350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           649373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           770877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           284071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           294316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522684                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2165380968855                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               291031505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3256749112605                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37201.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55951.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 41260379                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4612293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              59144508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7537265                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6577276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7559770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7019504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6823663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6331912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5723859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4869427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3963918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2985105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2191509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1535264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1104186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 689967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 395586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 224870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 120023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  58525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  27744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 207124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 349325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 426843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 461097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 475461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 479792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 481970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 483391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 486223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 492489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 477141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 472895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 469480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 466277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 464448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 464874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19645386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.442162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.458438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.282323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4924965     25.07%     25.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9392576     47.81%     72.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2256850     11.49%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1124682      5.72%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       613546      3.12%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       357871      1.82%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       246263      1.25%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       172615      0.88%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       556018      2.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19645386                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       453656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.304797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.083843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.399527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         132878     29.29%     29.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       168192     37.07%     66.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        67126     14.80%     81.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        35938      7.92%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        21409      4.72%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        12145      2.68%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         6701      1.48%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3861      0.85%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2183      0.48%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1202      0.26%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          776      0.17%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          467      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          271      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          196      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          113      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           77      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           54      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           28      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        453656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       453656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.117413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.109587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.528724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           428296     94.41%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6365      1.40%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12457      2.75%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4729      1.04%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1373      0.30%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              332      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               85      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        453656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3725203264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                60045248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               467952704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3785248512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            482384960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3862.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       485.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3924.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    500.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  964437251000                       # Total gap between requests
system.mem_ctrls.avgGap                      14463.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    129888192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    783594816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    182671808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    813634752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1815413696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    467952704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 134677698.842991143465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 812489149.469237923622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 189407661.821397155523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 843636780.301382541656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1882355395.518397092819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 485208026.777949035168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2029588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12572874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2854299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13068817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     28618930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7537265                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  89346833992                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 738530968120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 114800943654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 759515417367                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1554554949472                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24068733178968                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     44022.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58740.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40220.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58116.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54319.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3193297.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          74436770520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39564085605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        212707904220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19525885020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76131768960.007721                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     434735157060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4251147360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       861352718745.096436                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        893.114303                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7465749377                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32204640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 924766879123                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          65831314080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          34990154265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        202885084920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        18641507400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76131768960.007721                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     436132400340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3074521440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       837686751405.085083                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        868.575675                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4349059578                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32204640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 927883568922                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32308                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16155                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7794961.436088                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   51820769.874635                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16155    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1755387000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16155                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   838509666500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 125927602000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16646110                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16646110                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16646110                       # number of overall hits
system.cpu1.icache.overall_hits::total       16646110                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4986653                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4986653                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4986653                       # number of overall misses
system.cpu1.icache.overall_misses::total      4986653                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 312456830939                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 312456830939                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 312456830939                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 312456830939                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21632763                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21632763                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21632763                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21632763                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.230514                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.230514                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.230514                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.230514                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62658.627127                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62658.627127                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62658.627127                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62658.627127                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       460477                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5245                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    87.793518                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4662481                       # number of writebacks
system.cpu1.icache.writebacks::total          4662481                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       322814                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       322814                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       322814                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       322814                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4663839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4663839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4663839                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4663839                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 290410471949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 290410471949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 290410471949                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 290410471949                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.215591                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.215591                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.215591                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.215591                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62268.545709                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62268.545709                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62268.545709                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62268.545709                       # average overall mshr miss latency
system.cpu1.icache.replacements               4662481                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16646110                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16646110                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4986653                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4986653                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 312456830939                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 312456830939                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21632763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21632763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.230514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.230514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62658.627127                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62658.627127                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       322814                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       322814                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4663839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4663839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 290410471949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 290410471949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.215591                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.215591                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62268.545709                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62268.545709                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987728                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21413956                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4663871                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.591455                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987728                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47929365                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47929365                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     70378904                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        70378904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     70378904                       # number of overall hits
system.cpu1.dcache.overall_hits::total       70378904                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32377441                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32377441                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32377441                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32377441                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2796350299787                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2796350299787                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2796350299787                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2796350299787                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    102756345                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    102756345                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    102756345                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    102756345                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.315089                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.315089                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.315089                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.315089                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86367.242544                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86367.242544                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86367.242544                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86367.242544                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    374983534                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       192574                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5874314                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2583                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.834438                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.554394                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15511824                       # number of writebacks
system.cpu1.dcache.writebacks::total         15511824                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16760121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16760121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16760121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16760121                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15617320                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15617320                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15617320                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15617320                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1518884333770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1518884333770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1518884333770                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1518884333770                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151984                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151984                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151984                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151984                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97256.400827                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97256.400827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97256.400827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97256.400827                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15511822                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     61902929                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       61902929                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     28080104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     28080104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2482561056000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2482561056000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     89983033                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     89983033                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.312060                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.312060                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88409.966573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88409.966573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14308902                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14308902                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13771202                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13771202                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1357640126500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1357640126500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.153042                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.153042                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98585.448569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98585.448569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8475975                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8475975                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4297337                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4297337                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 313789243787                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 313789243787                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12773312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12773312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.336431                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.336431                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73019.463865                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73019.463865                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2451219                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2451219                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1846118                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1846118                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 161244207270                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 161244207270                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.144529                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.144529                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87342.308168                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87342.308168                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1239138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1239138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        88274                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        88274                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4929678000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4929678000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1327412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1327412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.066501                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.066501                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55845.186578                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55845.186578                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        37959                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        37959                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        50315                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        50315                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   3191109500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3191109500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037905                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037905                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63422.627447                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63422.627447                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1235033                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1235033                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44262                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44262                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    372237500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    372237500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1279295                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1279295                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.034599                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.034599                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8409.866251                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8409.866251                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44238                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44238                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    328071500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    328071500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.034580                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.034580                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7416.056332                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7416.056332                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       988500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       988500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       916500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       916500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       128899                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         128899                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        56594                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        56594                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    853466971                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    853466971                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       185493                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       185493                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.305100                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.305100                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15080.520391                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15080.520391                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          383                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          383                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        56211                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        56211                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    783032472                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    783032472                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.303036                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.303036                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13930.235577                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13930.235577                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.840529                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           88778000                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15657148                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.670126                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.840529                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995017                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995017                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        226754209                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       226754209                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 964437268500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34913685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15821485                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29766086                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        80835309                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         43689045                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             105                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          153459                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         88663                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         242122                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3415927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3415930                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7926459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26987225                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        15482                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        15482                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9785639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44153875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13989781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     46762773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114692068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    417473216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1869687744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    596860288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1981484928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4865506176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       132594725                       # Total snoops (count)
system.tol2bus.snoopTraffic                 505214336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170649403                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.239688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.461086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              132336585     77.55%     77.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1               35724041     20.93%     98.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2587823      1.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    954      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170649403                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76371287236                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22218370616                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4901792223                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       23546357905                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7003210553                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           157561                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
