{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1429928203647 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab8_usb EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab8_usb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429928203918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429928203969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429928203969 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 151 -1 0 } } { "" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 1856 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429928204036 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 151 -1 0 } } { "" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 1857 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429928204036 ""}  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 151 -1 0 } } { "" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 1856 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1429928204036 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429928204635 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429928204737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429928204737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429928204737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429928204737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429928204737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429928204737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429928204737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429928204737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429928204737 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1429928204737 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13870 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429928204753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13872 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429928204753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13874 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429928204753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13876 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429928204753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13878 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429928204753 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1429928204753 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1429928204757 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1429928204808 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1429928206729 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1429928206729 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1429928206786 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/usb_system_cpu.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/usb_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1429928206798 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_usb.sdc " "Reading SDC File: 'lab8_usb.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1429928206815 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1429928206816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 22 m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at lab8_usb.sdc(22): m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 22 m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at lab8_usb.sdc(22): m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206816 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8_usb.sdc 22 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8_usb.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206817 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 22 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8_usb.sdc 22 Argument -source is an empty collection " "Ignored create_generated_clock at lab8_usb.sdc(22): Argument -source is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 23 m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab8_usb.sdc(23): m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206817 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8_usb.sdc 23 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8_usb.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206817 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 23 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8_usb.sdc 23 Argument -source is an empty collection " "Ignored create_generated_clock at lab8_usb.sdc(23): Argument -source is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206818 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1429928206818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 56 CLOCK_50 port " "Ignored filter at lab8_usb.sdc(56): CLOCK_50 could not be matched with a port" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab8_usb.sdc 56 Argument <targets> is an empty collection " "Ignored create_clock at lab8_usb.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{main_clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\] " "create_clock -name \{main_clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206818 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206818 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8_usb.sdc 63 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8_usb.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206818 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 63 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8_usb.sdc 63 Argument -source is an empty collection " "Ignored create_generated_clock at lab8_usb.sdc(63): Argument -source is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206818 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8_usb.sdc 64 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8_usb.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206818 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 64 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8_usb.sdc 64 Argument -source is an empty collection " "Ignored create_generated_clock at lab8_usb.sdc(64): Argument -source is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 82 m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab8_usb.sdc(82): m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206819 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206819 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206819 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206819 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206819 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206820 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206820 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206820 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206820 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206820 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206820 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206821 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206821 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206821 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206821 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206821 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[8\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206821 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[8\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206822 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[9\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206822 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[9\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206822 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[10\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206822 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[10\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206822 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[11\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206822 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[11\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206822 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[12\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206823 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[12\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206823 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[13\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206823 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[13\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206823 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[14\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206823 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[14\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206824 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_DATA\[15\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206824 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[15\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206824 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{Reset\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{Reset\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206824 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Reset\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Reset\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206824 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_INT\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{OTG_INT\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206825 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_INT\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_INT\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206825 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206825 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206825 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206825 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206825 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206826 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206826 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206826 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206826 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206826 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206826 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206827 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206827 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206827 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206827 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206827 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 134 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(134): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206828 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 135 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(135): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[8\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206828 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 136 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(136): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[8\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206828 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 137 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(137): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[9\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206828 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 138 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(138): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[9\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206828 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 139 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(139): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[10\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206828 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 140 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(140): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[10\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206829 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 141 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(141): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[11\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206829 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 142 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(142): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[11\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206829 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 143 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(143): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[12\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206829 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 144 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(144): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[12\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206829 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 145 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(145): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[13\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206829 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 146 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(146): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[13\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206830 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 147 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(147): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[14\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206830 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 148 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(148): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[14\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206830 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 149 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(149): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[15\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206830 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 150 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(150): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[15\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206830 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 151 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(151): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[16\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206830 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 152 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(152): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[16\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206831 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 153 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(153): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[17\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206831 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 154 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[17\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206831 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 155 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[18\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206831 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 156 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[18\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206831 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 157 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[19\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206831 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 158 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[19\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206832 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 159 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[20\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206832 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 160 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[20\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206832 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 161 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[21\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206832 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 162 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[21\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206832 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 163 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[22\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206832 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 164 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[22\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206833 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 165 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[23\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206833 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 166 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[23\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206833 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 167 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[24\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206833 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 168 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[24\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206833 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 169 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[25\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206833 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 170 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[25\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206834 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 171 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[26\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206834 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 172 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[26\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206834 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 173 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[27\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206834 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 174 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[27\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206834 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 175 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[28\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206834 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 176 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[28\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206835 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 177 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[29\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206835 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 178 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[29\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206835 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 179 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{sdram_wire_dq\[31\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206835 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8_usb.sdc 180 Argument -clock is an empty collection " "Ignored set_input_delay at lab8_usb.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[31\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206835 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206835 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206836 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206836 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206836 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206836 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206836 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX0\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206836 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206837 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206837 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206837 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206837 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206837 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206837 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX1\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206838 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206838 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206838 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206838 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206838 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206838 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206839 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX2\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206839 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206839 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206839 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206839 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206840 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 215 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(215): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206840 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 216 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(216): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206840 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 217 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(217): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX3\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206840 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 218 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(218): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206840 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 219 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(219): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206841 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 220 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(220): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206841 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 221 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(221): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206841 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 222 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(222): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206841 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 223 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(223): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206841 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 224 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(224): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX4\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206841 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 225 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(225): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206842 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 226 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(226): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206842 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 227 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(227): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206842 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 228 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(228): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206842 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 229 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(229): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206842 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 230 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(230): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206843 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 231 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(231): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX5\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206843 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 232 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(232): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206843 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 233 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(233): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206843 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 234 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(234): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206843 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 235 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(235): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206844 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 236 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(236): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206844 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 237 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(237): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206844 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 238 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(238): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX6\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 238 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206844 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 239 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(239): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206844 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 240 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(240): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206845 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 241 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(241): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206845 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 242 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(242): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206845 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 243 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(243): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206845 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 244 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(244): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206845 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 245 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(245): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{HEX7\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206845 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 247 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(247): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 247 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206846 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 247 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 248 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(248): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 248 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206846 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 248 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 249 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(249): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 249 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206846 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 249 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 250 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(250): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 250 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206846 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 250 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 251 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(251): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 251 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206846 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 251 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 252 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(252): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 252 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206846 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 252 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 253 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(253): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 253 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206847 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 253 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 254 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(254): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 254 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206847 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 254 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 255 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(255): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDG\[8\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 255 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206847 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 257 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(257): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 257 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206847 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 258 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(258): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 258 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206847 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 259 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(259): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 259 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206847 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 260 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(260): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 260 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206848 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 261 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(261): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206848 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 262 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(262): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206848 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 263 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(263): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 263 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206848 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 263 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 264 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(264): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 264 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206848 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 264 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 265 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(265): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[8\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 265 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206848 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 265 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 266 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(266): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[9\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 266 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206849 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 266 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 267 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(267): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[10\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 267 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206849 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 267 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 268 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(268): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[11\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 268 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206849 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 268 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 269 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(269): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[12\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 269 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206849 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 269 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 270 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(270): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[13\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 270 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206849 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 270 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 271 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(271): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[14\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 271 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206849 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 271 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 272 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(272): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[15\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 272 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206850 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 272 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 273 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(273): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[16\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 273 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206850 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 273 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 274 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(274): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{LEDR\[17\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 274 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206850 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 274 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 276 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(276): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 276 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206850 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 277 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(277): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206850 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 278 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(278): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206850 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 279 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(279): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206851 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 280 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(280): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 280 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206851 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 281 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(281): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206851 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 282 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(282): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 282 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206851 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 282 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 283 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(283): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Red\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 283 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206851 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 283 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 285 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(285): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 285 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206851 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 285 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 286 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(286): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 286 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206852 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 286 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 287 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(287): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 287 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206852 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 287 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 288 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(288): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 288 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206852 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 288 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 289 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(289): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 289 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206852 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 289 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 290 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(290): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 290 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206852 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 291 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(291): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206852 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 292 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(292): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Blue\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206853 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 294 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(294): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 294 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206853 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 295 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(295): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 295 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206853 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 296 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(296): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 296 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206853 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 296 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 297 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(297): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206853 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 298 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(298): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 298 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206853 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 298 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 299 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(299): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 299 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206854 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 299 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 300 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(300): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 300 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206854 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 300 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 301 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(301): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{Green\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 301 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206854 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 301 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 303 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(303): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{VGA_clk\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{VGA_clk\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 303 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206854 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 303 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 304 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(304): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sync\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sync\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 304 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206855 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 304 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 305 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(305): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{blank\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{blank\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 305 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206855 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 305 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 306 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(306): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{vs\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{vs\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 306 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206855 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 306 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 307 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(307): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{hs\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{hs\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 307 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206855 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 307 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 309 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(309): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 309 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206855 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 309 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 310 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(310): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 310 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206855 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 310 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 311 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(311): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 311 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206856 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 311 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 312 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(312): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 312 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206856 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 312 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 313 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(313): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 313 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206856 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 313 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 314 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(314): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 314 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206856 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 314 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 315 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(315): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 315 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206856 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 315 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 316 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(316): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 316 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206856 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 316 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 317 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(317): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[8\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 317 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206856 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 317 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 318 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(318): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[9\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 318 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206857 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 318 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 319 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(319): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[10\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 319 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206857 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 319 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 320 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(320): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[11\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 320 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206857 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 320 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 321 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(321): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[12\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 321 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206857 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 321 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 322 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(322): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[13\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 322 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206857 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 322 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 323 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(323): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[14\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 323 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206857 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 323 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 324 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(324): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_DATA\[15\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 324 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206858 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 324 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 327 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(327): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_CS_N\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 327 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206858 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 327 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 328 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(328): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_RD_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_RD_N\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 328 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206858 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 328 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 329 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(329): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_WR_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_WR_N\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 329 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206858 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 329 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 330 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(330): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_RST_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_RST_N\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 330 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206858 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 330 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 331 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(331): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_ADDR\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 331 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206858 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 331 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 332 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(332): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{OTG_ADDR\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 332 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206859 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 332 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 334 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(334): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 334 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206859 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 334 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 335 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(335): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 335 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206859 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 335 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 336 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(336): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 336 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206859 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 336 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 337 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(337): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 337 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206859 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 337 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 338 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(338): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 338 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206860 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 338 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 339 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(339): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 339 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206860 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 339 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 340 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(340): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 340 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206860 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 340 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 341 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(341): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 341 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206860 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 341 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 342 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(342): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[8\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 342 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206860 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 343 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(343): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[9\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 343 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206860 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 344 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(344): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[10\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 344 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206861 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 345 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(345): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[11\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 345 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206861 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 346 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(346): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_addr\[12\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 346 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206861 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 348 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(348): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 348 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206861 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 349 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(349): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 349 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206861 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 351 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(351): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 351 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206861 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 352 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(352): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 352 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206862 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 353 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(353): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[4\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 353 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206862 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 354 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(354): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[5\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 354 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206862 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 355 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(355): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[6\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 355 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206862 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 356 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(356): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[7\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 356 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206862 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 357 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(357): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[8\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 357 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206862 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 358 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(358): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[9\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 358 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206863 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 359 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(359): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[10\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 359 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206863 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 360 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(360): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[11\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 360 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206863 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 361 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(361): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[12\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 361 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206863 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 362 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(362): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[13\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 362 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206863 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 363 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(363): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[14\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 363 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206863 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 364 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(364): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[15\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 364 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206863 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 365 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(365): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[16\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 365 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206864 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 366 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(366): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[17\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 366 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206864 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 367 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(367): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[18\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 367 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206864 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 368 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(368): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[19\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 368 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206864 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 369 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(369): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[20\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 369 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206864 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 370 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(370): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[21\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 370 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206864 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 372 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(372): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[22\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 372 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206865 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 374 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(374): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[23\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 374 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206865 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 376 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(376): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[24\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 376 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206865 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 377 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(377): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[25\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 377 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206865 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 378 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(378): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[26\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 378 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206865 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 379 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(379): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[27\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 379 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206865 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 380 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(380): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[28\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 380 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206865 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 381 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(381): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[29\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 381 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206866 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 382 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(382): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[30\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 382 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206866 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 383 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(383): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dq\[31\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 383 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206866 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 385 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(385): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_ba\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_ba\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 385 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206866 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 386 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(386): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_ba\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_ba\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 386 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206866 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 387 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(387): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dqm\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dqm\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 387 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206866 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 388 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(388): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dqm\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dqm\[1\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206867 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 389 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(389): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dqm\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dqm\[2\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206867 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 390 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(390): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dqm\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_dqm\[3\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206867 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 392 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(392): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_ras_n\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_ras_n\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206867 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 393 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(393): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_cas_n\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_cas_n\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206867 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 394 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(394): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_cke\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_cke\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206867 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 395 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(395): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_we_n\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_we_n\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206868 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 396 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(396): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_cs_n\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_cs_n\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206868 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 397 sdram_wire_clk port " "Ignored filter at lab8_usb.sdc(397): sdram_wire_clk could not be matched with a port" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 397 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_clk\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_usb_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{sdram_wire_clk\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206868 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8_usb.sdc 397 Argument -clock is an empty collection " "Ignored set_output_delay at lab8_usb.sdc(397): Argument -clock is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 416 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_break:the_usb_system_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab8_usb.sdc(416): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_break:the_usb_system_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 416 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 416 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab8_usb.sdc(416): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 416 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 416 Argument <from> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(416): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_break:the_usb_system_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_break:the_usb_system_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 416 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206871 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 416 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 416 Argument <to> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(416): Argument <to> is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 416 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206871 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 417 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab8_usb.sdc(417): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 417 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206872 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 417 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab8_usb.sdc(417): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 417 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 417 Argument <from> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(417): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 417 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206873 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 417 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 417 Argument <to> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(417): Argument <to> is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 417 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 418 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab8_usb.sdc(418): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 418 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 418 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab8_usb.sdc(418): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 418 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 418 Argument <from> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(418): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 418 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206876 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 418 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 418 Argument <to> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(418): Argument <to> is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 418 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 419 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab8_usb.sdc(419): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 419 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 419 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab8_usb.sdc(419): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 419 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 419 Argument <from> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(419): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 419 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206878 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 419 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 419 Argument <to> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(419): Argument <to> is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 419 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 420 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_ocimem:the_usb_system_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab8_usb.sdc(420): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_ocimem:the_usb_system_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 420 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 420 Argument <from> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(420): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_ocimem:the_usb_system_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_ocimem:the_usb_system_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 420 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206880 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 420 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 420 Argument <to> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(420): Argument <to> is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 420 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 421 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab8_usb.sdc(421): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 421 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 421 Argument <from> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(421): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 421 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206881 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 421 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 421 Argument <to> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(421): Argument <to> is an empty collection" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 421 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 422 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab8_usb.sdc(422): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 422 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 422 Argument <to> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(422): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper\|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 422 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206882 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 422 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206882 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8_usb.sdc 423 *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab8_usb.sdc(423): *usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 423 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1429928206883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8_usb.sdc 423 Argument <to> is an empty collection " "Ignored set_false_path at lab8_usb.sdc(423): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*usb_system_nios2_qsys_0:*\|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci\|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 423 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206884 ""}  } { { "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1429928206884 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgactl_instance\|clkdiv " "Node: vga_controller:vgactl_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vgactl_instance\|vc\[2\] vga_controller:vgactl_instance\|clkdiv " "Register vga_controller:vgactl_instance\|vc\[2\] is being clocked by vga_controller:vgactl_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429928206899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1429928206899 "|lab8_usb|vga_controller:vgactl_instance|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgactl_instance\|vs " "Node: vga_controller:vgactl_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register figure:fg_instance\|FG_X\[9\] vga_controller:vgactl_instance\|vs " "Register figure:fg_instance\|FG_X\[9\] is being clocked by vga_controller:vgactl_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429928206899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1429928206899 "|lab8_usb|vga_controller:vgactl_instance|vs"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206982 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1429928206982 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1429928206983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1429928206983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1429928206983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1429928206983 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1429928206983 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1429928206983 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429928206983 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1429928206983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgactl_instance\|clkdiv " "Destination node vga_controller:vgactl_instance\|clkdiv" {  } { { "VGA_controller.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/VGA_controller.sv" 57 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgactl_instance|clkdiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 739 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429928207436 ""}  } { { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 12 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13854 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""}  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 193 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_clocks:clocks|usb_system_clocks_altpll_pqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 1856 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""}  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 193 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_clocks:clocks|usb_system_clocks_altpll_pqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 1856 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""}  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13273 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vgactl_instance\|vs  " "Automatically promoted node vga_controller:vgactl_instance\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vs~output " "Destination node vs~output" {  } { { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 24 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vs~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13772 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429928207436 ""}  } { { "VGA_controller.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/VGA_controller.sv" 28 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgactl_instance|vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 744 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vgactl_instance\|clkdiv  " "Automatically promoted node vga_controller:vgactl_instance\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgactl_instance\|vs " "Destination node vga_controller:vgactl_instance\|vs" {  } { { "VGA_controller.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/VGA_controller.sv" 28 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgactl_instance|vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 744 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgactl_instance\|clkdiv~0 " "Destination node vga_controller:vgactl_instance\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/VGA_controller.sv" 57 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgactl_instance|clkdiv~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 11026 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_clk~output " "Destination node VGA_clk~output" {  } { { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 21 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13769 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429928207436 ""}  } { { "VGA_controller.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/VGA_controller.sv" 57 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgactl_instance|clkdiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 739 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 9067 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|W_rf_wren " "Destination node usb_system:usbsys_instance\|usb_system_cpu:cpu\|W_rf_wren" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3741 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 3075 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 2215 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429928207437 ""}  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 758 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_rnw~4 " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_rnw~4" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 213 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|active_rnw~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 8542 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_cs_n~0 " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_cs_n~0" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 210 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 8553 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[0\] " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[0\]" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 3554 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[2\] " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[2\]" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 3552 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[1\] " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[1\]" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 3553 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207438 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429928207438 ""}  } { { "usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 765 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node usb_system:usbsys_instance\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OTG_RST_N~output " "Destination node OTG_RST_N~output" {  } { { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 32 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_RST_N~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 13779 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207438 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429928207438 ""}  } { { "usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 3845 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207439 ""}  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 184 -1 0 } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 2220 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|prev_reset  " "Automatically promoted node usb_system:usbsys_instance\|usb_system_clocks:clocks\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429928207439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|readdata\[0\]~3 " "Destination node usb_system:usbsys_instance\|usb_system_clocks:clocks\|readdata\[0\]~3" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 240 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_clocks:clocks|readdata[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 9835 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429928207439 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429928207439 ""}  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 251 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_clocks:clocks|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 1887 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429928207439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1429928208808 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429928208815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429928208816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429928208824 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1429928208855 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1429928208856 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1429928208856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429928208857 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1429928208872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1429928208872 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1429928208879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1429928210260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "44 EC " "Packed 44 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1429928210270 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1429928210270 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1429928210270 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1429928210270 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1429928210270 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429928210583 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1429928210594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1429928214166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429928215657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1429928215759 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1429928223988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429928223988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1429928225521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y37 X22_Y48 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48" {  } { { "loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48"} { { 11 { 0 ""} 11 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1429928232042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1429928232042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429928235610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1429928235612 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1429928235612 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1429928235612 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.88 " "Total time spent on timing analysis during the Fitter is 4.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1429928235811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429928235923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429928236811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429928236877 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429928237702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429928239408 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1429928239956 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 Cyclone IV E " "51 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 344 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 345 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 346 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 347 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 348 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 349 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 350 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 351 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 353 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 355 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 356 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 357 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 358 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 27 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 359 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[0\] 3.3-V LVTTL W3 " "Pin sdram_wire_dq\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[0\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 375 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[1\] 3.3-V LVTTL W2 " "Pin sdram_wire_dq\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[1\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 376 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[2\] 3.3-V LVTTL V4 " "Pin sdram_wire_dq\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[2\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 377 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[3\] 3.3-V LVTTL W1 " "Pin sdram_wire_dq\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[3\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 378 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[4\] 3.3-V LVTTL V3 " "Pin sdram_wire_dq\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[4\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 379 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[5\] 3.3-V LVTTL V2 " "Pin sdram_wire_dq\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[5\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 380 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[6\] 3.3-V LVTTL V1 " "Pin sdram_wire_dq\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[6\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 381 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[7\] 3.3-V LVTTL U3 " "Pin sdram_wire_dq\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[7\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 382 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[8\] 3.3-V LVTTL Y3 " "Pin sdram_wire_dq\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[8\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 383 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[9\] 3.3-V LVTTL Y4 " "Pin sdram_wire_dq\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[9\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 384 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[10\] 3.3-V LVTTL AB1 " "Pin sdram_wire_dq\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[10\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 385 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[11\] 3.3-V LVTTL AA3 " "Pin sdram_wire_dq\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[11\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 386 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[12\] 3.3-V LVTTL AB2 " "Pin sdram_wire_dq\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[12\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 387 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[13\] 3.3-V LVTTL AC1 " "Pin sdram_wire_dq\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[13\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 388 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[14\] 3.3-V LVTTL AB3 " "Pin sdram_wire_dq\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[14\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 389 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[15\] 3.3-V LVTTL AC2 " "Pin sdram_wire_dq\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[15\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 390 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[16\] 3.3-V LVTTL M8 " "Pin sdram_wire_dq\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[16\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 391 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[17\] 3.3-V LVTTL L8 " "Pin sdram_wire_dq\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[17\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 392 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[18\] 3.3-V LVTTL P2 " "Pin sdram_wire_dq\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[18\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 393 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[19\] 3.3-V LVTTL N3 " "Pin sdram_wire_dq\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[19\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 394 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[20\] 3.3-V LVTTL N4 " "Pin sdram_wire_dq\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[20\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 395 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[21\] 3.3-V LVTTL M4 " "Pin sdram_wire_dq\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[21\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 396 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[22\] 3.3-V LVTTL M7 " "Pin sdram_wire_dq\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[22\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 397 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[23\] 3.3-V LVTTL L7 " "Pin sdram_wire_dq\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[23\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[24\] 3.3-V LVTTL U5 " "Pin sdram_wire_dq\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[24\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 399 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[25\] 3.3-V LVTTL R7 " "Pin sdram_wire_dq\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[25\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 400 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[26\] 3.3-V LVTTL R1 " "Pin sdram_wire_dq\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[26\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 401 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[27\] 3.3-V LVTTL R2 " "Pin sdram_wire_dq\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[27\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 402 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[28\] 3.3-V LVTTL R3 " "Pin sdram_wire_dq\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[28\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 403 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[29\] 3.3-V LVTTL T3 " "Pin sdram_wire_dq\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[29\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 404 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[30\] 3.3-V LVTTL U4 " "Pin sdram_wire_dq\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[30\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[31\] 3.3-V LVTTL U1 " "Pin sdram_wire_dq\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[31\]" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 36 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 406 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset 3.3-V LVTTL M21 " "Pin Reset uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { Reset } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 13 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 414 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk 3.3-V LVTTL Y2 " "Pin Clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 12 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 413 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "lab8_usb.sv" "" { Text "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/lab8_usb.sv" 33 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/" { { 0 { 0 ""} 0 424 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429928240049 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1429928240049 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/banothu/Arcade-Game-on-FPGA/lab8_usb/output_files/lab8_usb.fit.smsg " "Generated suppressed messages file C:/banothu/Arcade-Game-on-FPGA/lab8_usb/output_files/lab8_usb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1429928240603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 348 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 348 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1688 " "Peak virtual memory: 1688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429928242179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 21:17:22 2015 " "Processing ended: Fri Apr 24 21:17:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429928242179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429928242179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429928242179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1429928242179 ""}
