
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402bc8 <.init>:
  402bc8:	stp	x29, x30, [sp, #-16]!
  402bcc:	mov	x29, sp
  402bd0:	bl	403fbc <__fxstatat@plt+0xadc>
  402bd4:	ldp	x29, x30, [sp], #16
  402bd8:	ret

Disassembly of section .plt:

0000000000402be0 <mbrtowc@plt-0x20>:
  402be0:	stp	x16, x30, [sp, #-16]!
  402be4:	adrp	x16, 42d000 <__fxstatat@plt+0x29b20>
  402be8:	ldr	x17, [x16, #4088]
  402bec:	add	x16, x16, #0xff8
  402bf0:	br	x17
  402bf4:	nop
  402bf8:	nop
  402bfc:	nop

0000000000402c00 <mbrtowc@plt>:
  402c00:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c04:	ldr	x17, [x16]
  402c08:	add	x16, x16, #0x0
  402c0c:	br	x17

0000000000402c10 <memcpy@plt>:
  402c10:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c14:	ldr	x17, [x16, #8]
  402c18:	add	x16, x16, #0x8
  402c1c:	br	x17

0000000000402c20 <_exit@plt>:
  402c20:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c24:	ldr	x17, [x16, #16]
  402c28:	add	x16, x16, #0x10
  402c2c:	br	x17

0000000000402c30 <fwrite_unlocked@plt>:
  402c30:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c34:	ldr	x17, [x16, #24]
  402c38:	add	x16, x16, #0x18
  402c3c:	br	x17

0000000000402c40 <strtoul@plt>:
  402c40:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c44:	ldr	x17, [x16, #32]
  402c48:	add	x16, x16, #0x20
  402c4c:	br	x17

0000000000402c50 <strlen@plt>:
  402c50:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c54:	ldr	x17, [x16, #40]
  402c58:	add	x16, x16, #0x28
  402c5c:	br	x17

0000000000402c60 <acl_set_fd@plt>:
  402c60:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c64:	ldr	x17, [x16, #48]
  402c68:	add	x16, x16, #0x30
  402c6c:	br	x17

0000000000402c70 <exit@plt>:
  402c70:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c74:	ldr	x17, [x16, #56]
  402c78:	add	x16, x16, #0x38
  402c7c:	br	x17

0000000000402c80 <raise@plt>:
  402c80:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c84:	ldr	x17, [x16, #64]
  402c88:	add	x16, x16, #0x40
  402c8c:	br	x17

0000000000402c90 <error@plt>:
  402c90:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402c94:	ldr	x17, [x16, #72]
  402c98:	add	x16, x16, #0x48
  402c9c:	br	x17

0000000000402ca0 <fchdir@plt>:
  402ca0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402ca4:	ldr	x17, [x16, #80]
  402ca8:	add	x16, x16, #0x50
  402cac:	br	x17

0000000000402cb0 <rpmatch@plt>:
  402cb0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402cb4:	ldr	x17, [x16, #88]
  402cb8:	add	x16, x16, #0x58
  402cbc:	br	x17

0000000000402cc0 <acl_entries@plt>:
  402cc0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402cc4:	ldr	x17, [x16, #96]
  402cc8:	add	x16, x16, #0x60
  402ccc:	br	x17

0000000000402cd0 <geteuid@plt>:
  402cd0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402cd4:	ldr	x17, [x16, #104]
  402cd8:	add	x16, x16, #0x68
  402cdc:	br	x17

0000000000402ce0 <__xmknod@plt>:
  402ce0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402ce4:	ldr	x17, [x16, #112]
  402ce8:	add	x16, x16, #0x70
  402cec:	br	x17

0000000000402cf0 <linkat@plt>:
  402cf0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402cf4:	ldr	x17, [x16, #120]
  402cf8:	add	x16, x16, #0x78
  402cfc:	br	x17

0000000000402d00 <readlink@plt>:
  402d00:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d04:	ldr	x17, [x16, #128]
  402d08:	add	x16, x16, #0x80
  402d0c:	br	x17

0000000000402d10 <getgrnam@plt>:
  402d10:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d14:	ldr	x17, [x16, #136]
  402d18:	add	x16, x16, #0x88
  402d1c:	br	x17

0000000000402d20 <getuid@plt>:
  402d20:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d24:	ldr	x17, [x16, #144]
  402d28:	add	x16, x16, #0x90
  402d2c:	br	x17

0000000000402d30 <opendir@plt>:
  402d30:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d34:	ldr	x17, [x16, #152]
  402d38:	add	x16, x16, #0x98
  402d3c:	br	x17

0000000000402d40 <__cxa_atexit@plt>:
  402d40:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d44:	ldr	x17, [x16, #160]
  402d48:	add	x16, x16, #0xa0
  402d4c:	br	x17

0000000000402d50 <unlinkat@plt>:
  402d50:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d54:	ldr	x17, [x16, #168]
  402d58:	add	x16, x16, #0xa8
  402d5c:	br	x17

0000000000402d60 <clock_gettime@plt>:
  402d60:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d64:	ldr	x17, [x16, #176]
  402d68:	add	x16, x16, #0xb0
  402d6c:	br	x17

0000000000402d70 <qsort@plt>:
  402d70:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d74:	ldr	x17, [x16, #184]
  402d78:	add	x16, x16, #0xb8
  402d7c:	br	x17

0000000000402d80 <setvbuf@plt>:
  402d80:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d84:	ldr	x17, [x16, #192]
  402d88:	add	x16, x16, #0xc0
  402d8c:	br	x17

0000000000402d90 <pathconf@plt>:
  402d90:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402d94:	ldr	x17, [x16, #200]
  402d98:	add	x16, x16, #0xc8
  402d9c:	br	x17

0000000000402da0 <euidaccess@plt>:
  402da0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402da4:	ldr	x17, [x16, #208]
  402da8:	add	x16, x16, #0xd0
  402dac:	br	x17

0000000000402db0 <fork@plt>:
  402db0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402db4:	ldr	x17, [x16, #216]
  402db8:	add	x16, x16, #0xd8
  402dbc:	br	x17

0000000000402dc0 <endgrent@plt>:
  402dc0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402dc4:	ldr	x17, [x16, #224]
  402dc8:	add	x16, x16, #0xe0
  402dcc:	br	x17

0000000000402dd0 <lseek@plt>:
  402dd0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402dd4:	ldr	x17, [x16, #232]
  402dd8:	add	x16, x16, #0xe8
  402ddc:	br	x17

0000000000402de0 <mkfifo@plt>:
  402de0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402de4:	ldr	x17, [x16, #240]
  402de8:	add	x16, x16, #0xf0
  402dec:	br	x17

0000000000402df0 <__fpending@plt>:
  402df0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402df4:	ldr	x17, [x16, #248]
  402df8:	add	x16, x16, #0xf8
  402dfc:	br	x17

0000000000402e00 <stpcpy@plt>:
  402e00:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e04:	ldr	x17, [x16, #256]
  402e08:	add	x16, x16, #0x100
  402e0c:	br	x17

0000000000402e10 <fileno@plt>:
  402e10:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e14:	ldr	x17, [x16, #264]
  402e18:	add	x16, x16, #0x108
  402e1c:	br	x17

0000000000402e20 <signal@plt>:
  402e20:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e24:	ldr	x17, [x16, #272]
  402e28:	add	x16, x16, #0x110
  402e2c:	br	x17

0000000000402e30 <acl_delete_def_file@plt>:
  402e30:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e34:	ldr	x17, [x16, #280]
  402e38:	add	x16, x16, #0x118
  402e3c:	br	x17

0000000000402e40 <fclose@plt>:
  402e40:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e44:	ldr	x17, [x16, #288]
  402e48:	add	x16, x16, #0x120
  402e4c:	br	x17

0000000000402e50 <getpid@plt>:
  402e50:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e54:	ldr	x17, [x16, #296]
  402e58:	add	x16, x16, #0x128
  402e5c:	br	x17

0000000000402e60 <nl_langinfo@plt>:
  402e60:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e64:	ldr	x17, [x16, #304]
  402e68:	add	x16, x16, #0x130
  402e6c:	br	x17

0000000000402e70 <fopen@plt>:
  402e70:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e74:	ldr	x17, [x16, #312]
  402e78:	add	x16, x16, #0x138
  402e7c:	br	x17

0000000000402e80 <malloc@plt>:
  402e80:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e84:	ldr	x17, [x16, #320]
  402e88:	add	x16, x16, #0x140
  402e8c:	br	x17

0000000000402e90 <futimesat@plt>:
  402e90:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402e94:	ldr	x17, [x16, #328]
  402e98:	add	x16, x16, #0x148
  402e9c:	br	x17

0000000000402ea0 <chmod@plt>:
  402ea0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402ea4:	ldr	x17, [x16, #336]
  402ea8:	add	x16, x16, #0x150
  402eac:	br	x17

0000000000402eb0 <open@plt>:
  402eb0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402eb4:	ldr	x17, [x16, #344]
  402eb8:	add	x16, x16, #0x158
  402ebc:	br	x17

0000000000402ec0 <__vasprintf_chk@plt>:
  402ec0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402ec4:	ldr	x17, [x16, #352]
  402ec8:	add	x16, x16, #0x160
  402ecc:	br	x17

0000000000402ed0 <getppid@plt>:
  402ed0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402ed4:	ldr	x17, [x16, #360]
  402ed8:	add	x16, x16, #0x168
  402edc:	br	x17

0000000000402ee0 <futimens@plt>:
  402ee0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402ee4:	ldr	x17, [x16, #368]
  402ee8:	add	x16, x16, #0x170
  402eec:	br	x17

0000000000402ef0 <strncmp@plt>:
  402ef0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402ef4:	ldr	x17, [x16, #376]
  402ef8:	add	x16, x16, #0x178
  402efc:	br	x17

0000000000402f00 <bindtextdomain@plt>:
  402f00:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f04:	ldr	x17, [x16, #384]
  402f08:	add	x16, x16, #0x180
  402f0c:	br	x17

0000000000402f10 <__libc_start_main@plt>:
  402f10:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f14:	ldr	x17, [x16, #392]
  402f18:	add	x16, x16, #0x188
  402f1c:	br	x17

0000000000402f20 <__printf_chk@plt>:
  402f20:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f24:	ldr	x17, [x16, #400]
  402f28:	add	x16, x16, #0x190
  402f2c:	br	x17

0000000000402f30 <acl_get_tag_type@plt>:
  402f30:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f34:	ldr	x17, [x16, #408]
  402f38:	add	x16, x16, #0x198
  402f3c:	br	x17

0000000000402f40 <memset@plt>:
  402f40:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f44:	ldr	x17, [x16, #416]
  402f48:	add	x16, x16, #0x1a0
  402f4c:	br	x17

0000000000402f50 <fdopen@plt>:
  402f50:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f54:	ldr	x17, [x16, #424]
  402f58:	add	x16, x16, #0x1a8
  402f5c:	br	x17

0000000000402f60 <gettimeofday@plt>:
  402f60:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f64:	ldr	x17, [x16, #432]
  402f68:	add	x16, x16, #0x1b0
  402f6c:	br	x17

0000000000402f70 <getpwnam@plt>:
  402f70:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f74:	ldr	x17, [x16, #440]
  402f78:	add	x16, x16, #0x1b8
  402f7c:	br	x17

0000000000402f80 <fchmod@plt>:
  402f80:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f84:	ldr	x17, [x16, #448]
  402f88:	add	x16, x16, #0x1c0
  402f8c:	br	x17

0000000000402f90 <__vfprintf_chk@plt>:
  402f90:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402f94:	ldr	x17, [x16, #456]
  402f98:	add	x16, x16, #0x1c8
  402f9c:	br	x17

0000000000402fa0 <calloc@plt>:
  402fa0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402fa4:	ldr	x17, [x16, #464]
  402fa8:	add	x16, x16, #0x1d0
  402fac:	br	x17

0000000000402fb0 <readdir@plt>:
  402fb0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402fb4:	ldr	x17, [x16, #472]
  402fb8:	add	x16, x16, #0x1d8
  402fbc:	br	x17

0000000000402fc0 <realloc@plt>:
  402fc0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402fc4:	ldr	x17, [x16, #480]
  402fc8:	add	x16, x16, #0x1e0
  402fcc:	br	x17

0000000000402fd0 <acl_set_file@plt>:
  402fd0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402fd4:	ldr	x17, [x16, #488]
  402fd8:	add	x16, x16, #0x1e8
  402fdc:	br	x17

0000000000402fe0 <getpagesize@plt>:
  402fe0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402fe4:	ldr	x17, [x16, #496]
  402fe8:	add	x16, x16, #0x1f0
  402fec:	br	x17

0000000000402ff0 <acl_from_mode@plt>:
  402ff0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  402ff4:	ldr	x17, [x16, #504]
  402ff8:	add	x16, x16, #0x1f8
  402ffc:	br	x17

0000000000403000 <acl_get_fd@plt>:
  403000:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403004:	ldr	x17, [x16, #512]
  403008:	add	x16, x16, #0x200
  40300c:	br	x17

0000000000403010 <closedir@plt>:
  403010:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403014:	ldr	x17, [x16, #520]
  403018:	add	x16, x16, #0x208
  40301c:	br	x17

0000000000403020 <close@plt>:
  403020:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403024:	ldr	x17, [x16, #528]
  403028:	add	x16, x16, #0x210
  40302c:	br	x17

0000000000403030 <strrchr@plt>:
  403030:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403034:	ldr	x17, [x16, #536]
  403038:	add	x16, x16, #0x218
  40303c:	br	x17

0000000000403040 <__gmon_start__@plt>:
  403040:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403044:	ldr	x17, [x16, #544]
  403048:	add	x16, x16, #0x220
  40304c:	br	x17

0000000000403050 <fdopendir@plt>:
  403050:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403054:	ldr	x17, [x16, #552]
  403058:	add	x16, x16, #0x228
  40305c:	br	x17

0000000000403060 <write@plt>:
  403060:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403064:	ldr	x17, [x16, #560]
  403068:	add	x16, x16, #0x230
  40306c:	br	x17

0000000000403070 <abort@plt>:
  403070:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403074:	ldr	x17, [x16, #568]
  403078:	add	x16, x16, #0x238
  40307c:	br	x17

0000000000403080 <posix_fadvise@plt>:
  403080:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403084:	ldr	x17, [x16, #576]
  403088:	add	x16, x16, #0x240
  40308c:	br	x17

0000000000403090 <mbsinit@plt>:
  403090:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403094:	ldr	x17, [x16, #584]
  403098:	add	x16, x16, #0x248
  40309c:	br	x17

00000000004030a0 <__overflow@plt>:
  4030a0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4030a4:	ldr	x17, [x16, #592]
  4030a8:	add	x16, x16, #0x250
  4030ac:	br	x17

00000000004030b0 <fpathconf@plt>:
  4030b0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4030b4:	ldr	x17, [x16, #600]
  4030b8:	add	x16, x16, #0x258
  4030bc:	br	x17

00000000004030c0 <fread_unlocked@plt>:
  4030c0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4030c4:	ldr	x17, [x16, #608]
  4030c8:	add	x16, x16, #0x260
  4030cc:	br	x17

00000000004030d0 <canonicalize_file_name@plt>:
  4030d0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4030d4:	ldr	x17, [x16, #616]
  4030d8:	add	x16, x16, #0x268
  4030dc:	br	x17

00000000004030e0 <memcmp@plt>:
  4030e0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4030e4:	ldr	x17, [x16, #624]
  4030e8:	add	x16, x16, #0x270
  4030ec:	br	x17

00000000004030f0 <textdomain@plt>:
  4030f0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4030f4:	ldr	x17, [x16, #632]
  4030f8:	add	x16, x16, #0x278
  4030fc:	br	x17

0000000000403100 <stpncpy@plt>:
  403100:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403104:	ldr	x17, [x16, #640]
  403108:	add	x16, x16, #0x280
  40310c:	br	x17

0000000000403110 <getopt_long@plt>:
  403110:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403114:	ldr	x17, [x16, #648]
  403118:	add	x16, x16, #0x288
  40311c:	br	x17

0000000000403120 <__fprintf_chk@plt>:
  403120:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403124:	ldr	x17, [x16, #656]
  403128:	add	x16, x16, #0x290
  40312c:	br	x17

0000000000403130 <strcmp@plt>:
  403130:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403134:	ldr	x17, [x16, #664]
  403138:	add	x16, x16, #0x298
  40313c:	br	x17

0000000000403140 <__ctype_b_loc@plt>:
  403140:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403144:	ldr	x17, [x16, #672]
  403148:	add	x16, x16, #0x2a0
  40314c:	br	x17

0000000000403150 <rewinddir@plt>:
  403150:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403154:	ldr	x17, [x16, #680]
  403158:	add	x16, x16, #0x2a8
  40315c:	br	x17

0000000000403160 <rmdir@plt>:
  403160:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403164:	ldr	x17, [x16, #688]
  403168:	add	x16, x16, #0x2b0
  40316c:	br	x17

0000000000403170 <lchown@plt>:
  403170:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403174:	ldr	x17, [x16, #696]
  403178:	add	x16, x16, #0x2b8
  40317c:	br	x17

0000000000403180 <acl_get_file@plt>:
  403180:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403184:	ldr	x17, [x16, #704]
  403188:	add	x16, x16, #0x2c0
  40318c:	br	x17

0000000000403190 <fseeko@plt>:
  403190:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403194:	ldr	x17, [x16, #712]
  403198:	add	x16, x16, #0x2c8
  40319c:	br	x17

00000000004031a0 <chdir@plt>:
  4031a0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4031a4:	ldr	x17, [x16, #720]
  4031a8:	add	x16, x16, #0x2d0
  4031ac:	br	x17

00000000004031b0 <free@plt>:
  4031b0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4031b4:	ldr	x17, [x16, #728]
  4031b8:	add	x16, x16, #0x2d8
  4031bc:	br	x17

00000000004031c0 <renameat2@plt>:
  4031c0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4031c4:	ldr	x17, [x16, #736]
  4031c8:	add	x16, x16, #0x2e0
  4031cc:	br	x17

00000000004031d0 <__ctype_get_mb_cur_max@plt>:
  4031d0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4031d4:	ldr	x17, [x16, #744]
  4031d8:	add	x16, x16, #0x2e8
  4031dc:	br	x17

00000000004031e0 <getgid@plt>:
  4031e0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4031e4:	ldr	x17, [x16, #752]
  4031e8:	add	x16, x16, #0x2f0
  4031ec:	br	x17

00000000004031f0 <attr_copy_fd@plt>:
  4031f0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4031f4:	ldr	x17, [x16, #760]
  4031f8:	add	x16, x16, #0x2f8
  4031fc:	br	x17

0000000000403200 <renameat@plt>:
  403200:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403204:	ldr	x17, [x16, #768]
  403208:	add	x16, x16, #0x300
  40320c:	br	x17

0000000000403210 <mempcpy@plt>:
  403210:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403214:	ldr	x17, [x16, #776]
  403218:	add	x16, x16, #0x308
  40321c:	br	x17

0000000000403220 <acl_get_entry@plt>:
  403220:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403224:	ldr	x17, [x16, #784]
  403228:	add	x16, x16, #0x310
  40322c:	br	x17

0000000000403230 <strspn@plt>:
  403230:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403234:	ldr	x17, [x16, #792]
  403238:	add	x16, x16, #0x318
  40323c:	br	x17

0000000000403240 <strchr@plt>:
  403240:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403244:	ldr	x17, [x16, #800]
  403248:	add	x16, x16, #0x320
  40324c:	br	x17

0000000000403250 <utimensat@plt>:
  403250:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403254:	ldr	x17, [x16, #808]
  403258:	add	x16, x16, #0x328
  40325c:	br	x17

0000000000403260 <rename@plt>:
  403260:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403264:	ldr	x17, [x16, #816]
  403268:	add	x16, x16, #0x330
  40326c:	br	x17

0000000000403270 <fwrite@plt>:
  403270:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403274:	ldr	x17, [x16, #824]
  403278:	add	x16, x16, #0x338
  40327c:	br	x17

0000000000403280 <__read_chk@plt>:
  403280:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403284:	ldr	x17, [x16, #832]
  403288:	add	x16, x16, #0x340
  40328c:	br	x17

0000000000403290 <fcntl@plt>:
  403290:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403294:	ldr	x17, [x16, #840]
  403298:	add	x16, x16, #0x348
  40329c:	br	x17

00000000004032a0 <attr_copy_file@plt>:
  4032a0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4032a4:	ldr	x17, [x16, #848]
  4032a8:	add	x16, x16, #0x350
  4032ac:	br	x17

00000000004032b0 <fflush@plt>:
  4032b0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4032b4:	ldr	x17, [x16, #856]
  4032b8:	add	x16, x16, #0x358
  4032bc:	br	x17

00000000004032c0 <attr_copy_check_permissions@plt>:
  4032c0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4032c4:	ldr	x17, [x16, #864]
  4032c8:	add	x16, x16, #0x360
  4032cc:	br	x17

00000000004032d0 <strcpy@plt>:
  4032d0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4032d4:	ldr	x17, [x16, #872]
  4032d8:	add	x16, x16, #0x368
  4032dc:	br	x17

00000000004032e0 <dirfd@plt>:
  4032e0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4032e4:	ldr	x17, [x16, #880]
  4032e8:	add	x16, x16, #0x370
  4032ec:	br	x17

00000000004032f0 <endpwent@plt>:
  4032f0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4032f4:	ldr	x17, [x16, #888]
  4032f8:	add	x16, x16, #0x378
  4032fc:	br	x17

0000000000403300 <__explicit_bzero_chk@plt>:
  403300:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403304:	ldr	x17, [x16, #896]
  403308:	add	x16, x16, #0x380
  40330c:	br	x17

0000000000403310 <__lxstat@plt>:
  403310:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403314:	ldr	x17, [x16, #904]
  403318:	add	x16, x16, #0x388
  40331c:	br	x17

0000000000403320 <read@plt>:
  403320:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403324:	ldr	x17, [x16, #912]
  403328:	add	x16, x16, #0x390
  40332c:	br	x17

0000000000403330 <utimes@plt>:
  403330:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403334:	ldr	x17, [x16, #920]
  403338:	add	x16, x16, #0x398
  40333c:	br	x17

0000000000403340 <__fxstat@plt>:
  403340:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403344:	ldr	x17, [x16, #928]
  403348:	add	x16, x16, #0x3a0
  40334c:	br	x17

0000000000403350 <dcgettext@plt>:
  403350:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403354:	ldr	x17, [x16, #936]
  403358:	add	x16, x16, #0x3a8
  40335c:	br	x17

0000000000403360 <fputs_unlocked@plt>:
  403360:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403364:	ldr	x17, [x16, #944]
  403368:	add	x16, x16, #0x3b0
  40336c:	br	x17

0000000000403370 <__freading@plt>:
  403370:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403374:	ldr	x17, [x16, #952]
  403378:	add	x16, x16, #0x3b8
  40337c:	br	x17

0000000000403380 <ftruncate@plt>:
  403380:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403384:	ldr	x17, [x16, #960]
  403388:	add	x16, x16, #0x3c0
  40338c:	br	x17

0000000000403390 <symlinkat@plt>:
  403390:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403394:	ldr	x17, [x16, #968]
  403398:	add	x16, x16, #0x3c8
  40339c:	br	x17

00000000004033a0 <fallocate@plt>:
  4033a0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4033a4:	ldr	x17, [x16, #976]
  4033a8:	add	x16, x16, #0x3d0
  4033ac:	br	x17

00000000004033b0 <iswprint@plt>:
  4033b0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4033b4:	ldr	x17, [x16, #984]
  4033b8:	add	x16, x16, #0x3d8
  4033bc:	br	x17

00000000004033c0 <umask@plt>:
  4033c0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4033c4:	ldr	x17, [x16, #992]
  4033c8:	add	x16, x16, #0x3e0
  4033cc:	br	x17

00000000004033d0 <openat@plt>:
  4033d0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4033d4:	ldr	x17, [x16, #1000]
  4033d8:	add	x16, x16, #0x3e8
  4033dc:	br	x17

00000000004033e0 <__assert_fail@plt>:
  4033e0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4033e4:	ldr	x17, [x16, #1008]
  4033e8:	add	x16, x16, #0x3f0
  4033ec:	br	x17

00000000004033f0 <__errno_location@plt>:
  4033f0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4033f4:	ldr	x17, [x16, #1016]
  4033f8:	add	x16, x16, #0x3f8
  4033fc:	br	x17

0000000000403400 <execlp@plt>:
  403400:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403404:	ldr	x17, [x16, #1024]
  403408:	add	x16, x16, #0x400
  40340c:	br	x17

0000000000403410 <getenv@plt>:
  403410:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403414:	ldr	x17, [x16, #1032]
  403418:	add	x16, x16, #0x408
  40341c:	br	x17

0000000000403420 <__xstat@plt>:
  403420:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403424:	ldr	x17, [x16, #1040]
  403428:	add	x16, x16, #0x410
  40342c:	br	x17

0000000000403430 <chown@plt>:
  403430:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403434:	ldr	x17, [x16, #1048]
  403438:	add	x16, x16, #0x418
  40343c:	br	x17

0000000000403440 <__getdelim@plt>:
  403440:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403444:	ldr	x17, [x16, #1056]
  403448:	add	x16, x16, #0x420
  40344c:	br	x17

0000000000403450 <waitpid@plt>:
  403450:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403454:	ldr	x17, [x16, #1064]
  403458:	add	x16, x16, #0x428
  40345c:	br	x17

0000000000403460 <unlink@plt>:
  403460:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403464:	ldr	x17, [x16, #1072]
  403468:	add	x16, x16, #0x430
  40346c:	br	x17

0000000000403470 <fchown@plt>:
  403470:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403474:	ldr	x17, [x16, #1080]
  403478:	add	x16, x16, #0x438
  40347c:	br	x17

0000000000403480 <mkdir@plt>:
  403480:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403484:	ldr	x17, [x16, #1088]
  403488:	add	x16, x16, #0x440
  40348c:	br	x17

0000000000403490 <error_at_line@plt>:
  403490:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  403494:	ldr	x17, [x16, #1096]
  403498:	add	x16, x16, #0x448
  40349c:	br	x17

00000000004034a0 <__open_2@plt>:
  4034a0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4034a4:	ldr	x17, [x16, #1104]
  4034a8:	add	x16, x16, #0x450
  4034ac:	br	x17

00000000004034b0 <ioctl@plt>:
  4034b0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4034b4:	ldr	x17, [x16, #1112]
  4034b8:	add	x16, x16, #0x458
  4034bc:	br	x17

00000000004034c0 <setlocale@plt>:
  4034c0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4034c4:	ldr	x17, [x16, #1120]
  4034c8:	add	x16, x16, #0x460
  4034cc:	br	x17

00000000004034d0 <acl_free@plt>:
  4034d0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4034d4:	ldr	x17, [x16, #1128]
  4034d8:	add	x16, x16, #0x468
  4034dc:	br	x17

00000000004034e0 <__fxstatat@plt>:
  4034e0:	adrp	x16, 42e000 <__fxstatat@plt+0x2ab20>
  4034e4:	ldr	x17, [x16, #1136]
  4034e8:	add	x16, x16, #0x470
  4034ec:	br	x17

Disassembly of section .text:

00000000004034f0 <.text>:
  4034f0:	stp	x29, x30, [sp, #-352]!
  4034f4:	mov	x29, sp
  4034f8:	stp	x21, x22, [sp, #32]
  4034fc:	mov	x21, x1
  403500:	adrp	x1, 42e000 <__fxstatat@plt+0x2ab20>
  403504:	stp	x19, x20, [sp, #16]
  403508:	mov	w20, w0
  40350c:	adrp	x19, 417000 <__fxstatat@plt+0x13b20>
  403510:	ldr	x0, [x21]
  403514:	stp	x23, x24, [sp, #48]
  403518:	add	x24, x1, #0x570
  40351c:	stp	x25, x26, [sp, #64]
  403520:	add	x19, x19, #0x300
  403524:	adrp	x22, 418000 <__fxstatat@plt+0x14b20>
  403528:	stp	x27, x28, [sp, #80]
  40352c:	adrp	x25, 42e000 <__fxstatat@plt+0x2ab20>
  403530:	add	x22, x22, #0x280
  403534:	str	wzr, [x24, #12]
  403538:	add	x25, x25, #0x488
  40353c:	stp	wzr, wzr, [sp, #120]
  403540:	mov	w23, #0x0                   	// #0
  403544:	str	xzr, [sp, #128]
  403548:	bl	40d590 <__fxstatat@plt+0xa0b0>
  40354c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  403550:	mov	w0, #0x6                   	// #6
  403554:	add	x1, x1, #0x6b8
  403558:	bl	4034c0 <setlocale@plt>
  40355c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403560:	add	x1, x1, #0x198
  403564:	mov	x0, x19
  403568:	bl	402f00 <bindtextdomain@plt>
  40356c:	mov	x0, x19
  403570:	adrp	x19, 418000 <__fxstatat@plt+0x14b20>
  403574:	bl	4030f0 <textdomain@plt>
  403578:	add	x19, x19, #0x7a0
  40357c:	adrp	x0, 40a000 <__fxstatat@plt+0x6b20>
  403580:	add	x0, x0, #0xc40
  403584:	bl	4172b0 <__fxstatat@plt+0x13dd0>
  403588:	str	xzr, [sp, #104]
  40358c:	add	x0, sp, #0x90
  403590:	bl	4059f8 <__fxstatat@plt+0x2518>
  403594:	adrp	x0, 418000 <__fxstatat@plt+0x14b20>
  403598:	mov	x2, #0x180                 	// #384
  40359c:	movk	x2, #0x101, lsl #32
  4035a0:	mov	w1, #0x100                 	// #256
  4035a4:	ldr	q1, [x0, #2640]
  4035a8:	adrp	x0, 418000 <__fxstatat@plt+0x14b20>
  4035ac:	add	x19, x19, #0x70
  4035b0:	strb	wzr, [x24, #16]
  4035b4:	ldr	q0, [x0, #2656]
  4035b8:	mov	w0, #0x0                   	// #0
  4035bc:	stp	xzr, xzr, [x24, #24]
  4035c0:	mov	x26, #0x0                   	// #0
  4035c4:	mov	x28, #0x0                   	// #0
  4035c8:	strb	wzr, [x24, #40]
  4035cc:	mov	w27, #0x0                   	// #0
  4035d0:	str	xzr, [sp, #112]
  4035d4:	str	q1, [sp, #144]
  4035d8:	str	x2, [sp, #160]
  4035dc:	strh	w1, [sp, #168]
  4035e0:	stur	q0, [sp, #172]
  4035e4:	str	wzr, [sp, #188]
  4035e8:	strb	wzr, [sp, #192]
  4035ec:	str	wzr, [sp, #200]
  4035f0:	stp	xzr, xzr, [sp, #208]
  4035f4:	bl	4033c0 <umask@plt>
  4035f8:	adrp	x0, 418000 <__fxstatat@plt+0x14b20>
  4035fc:	add	x0, x0, #0x1d8
  403600:	str	x0, [sp, #136]
  403604:	mov	x3, x19
  403608:	mov	x2, x22
  40360c:	mov	x1, x21
  403610:	mov	w0, w20
  403614:	mov	x4, #0x0                   	// #0
  403618:	bl	403110 <getopt_long@plt>
  40361c:	cmn	w0, #0x1
  403620:	b.eq	40367c <__fxstatat@plt+0x19c>  // b.none
  403624:	cmp	w0, #0x76
  403628:	b.gt	40396c <__fxstatat@plt+0x48c>
  40362c:	cmn	w0, #0x3
  403630:	b.lt	403c4c <__fxstatat@plt+0x76c>  // b.tstop
  403634:	add	w0, w0, #0x3
  403638:	cmp	w0, #0x79
  40363c:	b.hi	403c4c <__fxstatat@plt+0x76c>  // b.pmore
  403640:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403644:	add	x1, x1, #0x6a8
  403648:	ldrh	w0, [x1, w0, uxtw #1]
  40364c:	adr	x1, 403658 <__fxstatat@plt+0x178>
  403650:	add	x0, x1, w0, sxth #2
  403654:	br	x0
  403658:	mov	x3, x19
  40365c:	mov	x2, x22
  403660:	mov	x1, x21
  403664:	mov	w0, w20
  403668:	mov	x4, #0x0                   	// #0
  40366c:	mov	w23, #0x1                   	// #1
  403670:	bl	403110 <getopt_long@plt>
  403674:	cmn	w0, #0x1
  403678:	b.ne	403624 <__fxstatat@plt+0x144>  // b.any
  40367c:	ldrb	w0, [x24, #40]
  403680:	cbnz	w0, 4039e4 <__fxstatat@plt+0x504>
  403684:	cbz	x26, 4036c0 <__fxstatat@plt+0x1e0>
  403688:	mov	x1, x26
  40368c:	add	x2, sp, #0xe0
  403690:	mov	w0, #0x0                   	// #0
  403694:	bl	403420 <__xstat@plt>
  403698:	ldr	w1, [sp, #120]
  40369c:	cmp	w0, #0x0
  4036a0:	eor	w1, w1, #0x1
  4036a4:	csel	w1, w1, wzr, ne  // ne = any
  4036a8:	cbnz	w1, 403e8c <__fxstatat@plt+0x9ac>
  4036ac:	cbnz	w0, 4036c0 <__fxstatat@plt+0x1e0>
  4036b0:	ldr	w0, [sp, #240]
  4036b4:	and	w0, w0, #0xf000
  4036b8:	cmp	w0, #0x4, lsl #12
  4036bc:	b.ne	403ed0 <__fxstatat@plt+0x9f0>  // b.any
  4036c0:	cbnz	w27, 403bc0 <__fxstatat@plt+0x6e0>
  4036c4:	mov	w1, #0x0                   	// #0
  4036c8:	ldr	x0, [sp, #104]
  4036cc:	str	w1, [sp, #144]
  4036d0:	bl	40a430 <__fxstatat@plt+0x6f50>
  4036d4:	ldrb	w0, [sp, #181]
  4036d8:	cbz	w0, 403b50 <__fxstatat@plt+0x670>
  4036dc:	ldr	x0, [sp, #128]
  4036e0:	cmp	x0, #0x0
  4036e4:	ldrb	w0, [sp, #177]
  4036e8:	cset	w1, ne  // ne = any
  4036ec:	orr	w0, w0, w1
  4036f0:	cbnz	w0, 403f20 <__fxstatat@plt+0xa40>
  4036f4:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  4036f8:	ldrb	w1, [x24, #40]
  4036fc:	cmp	x26, #0x0
  403700:	ldr	w19, [x0, #1352]
  403704:	eor	w1, w1, #0x1
  403708:	cset	w0, eq  // eq = none
  40370c:	sub	w20, w20, w19
  403710:	and	w0, w0, w1
  403714:	sbfiz	x22, x19, #3, #32
  403718:	cmp	w0, w20
  40371c:	add	x19, x21, w19, sxtw #3
  403720:	b.ge	403f08 <__fxstatat@plt+0xa28>  // b.tcont
  403724:	cbz	w23, 403a00 <__fxstatat@plt+0x520>
  403728:	cbnz	x26, 403ef8 <__fxstatat@plt+0xa18>
  40372c:	cmp	w20, #0x2
  403730:	b.gt	403e04 <__fxstatat@plt+0x924>
  403734:	ldr	x0, [sp, #112]
  403738:	cbz	x0, 403798 <__fxstatat@plt+0x2b8>
  40373c:	bl	40cfc8 <__fxstatat@plt+0x9ae8>
  403740:	mov	x23, x0
  403744:	cbz	x0, 403de4 <__fxstatat@plt+0x904>
  403748:	mov	x3, x0
  40374c:	mov	x4, #0x0                   	// #0
  403750:	mov	w2, #0x0                   	// #0
  403754:	mov	w1, #0x0                   	// #0
  403758:	mov	w0, #0x0                   	// #0
  40375c:	adrp	x25, 42e000 <__fxstatat@plt+0x2ab20>
  403760:	bl	40d3d0 <__fxstatat@plt+0x9ef0>
  403764:	add	x25, x25, #0x488
  403768:	mov	w5, w0
  40376c:	mov	w1, #0x1                   	// #1
  403770:	mov	x3, x23
  403774:	mov	x4, x25
  403778:	mov	w2, #0x0                   	// #0
  40377c:	mov	w0, #0x0                   	// #0
  403780:	str	w5, [x25, #8]
  403784:	bl	40d3d0 <__fxstatat@plt+0x9ef0>
  403788:	mov	w1, w0
  40378c:	mov	x0, x23
  403790:	str	w1, [x25, #4]
  403794:	bl	4031b0 <free@plt>
  403798:	ldr	w0, [sp, #124]
  40379c:	cbz	w0, 4037a8 <__fxstatat@plt+0x2c8>
  4037a0:	ldrb	w0, [x24, #16]
  4037a4:	cbz	w0, 403c98 <__fxstatat@plt+0x7b8>
  4037a8:	ldrb	w0, [x24, #8]
  4037ac:	cbz	w0, 4037d4 <__fxstatat@plt+0x2f4>
  4037b0:	ldrb	w0, [sp, #175]
  4037b4:	cbnz	w0, 403e58 <__fxstatat@plt+0x978>
  4037b8:	ldrb	w0, [x24, #16]
  4037bc:	cbnz	w0, 403c28 <__fxstatat@plt+0x748>
  4037c0:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  4037c4:	mov	w1, #0xffff0e00            	// #-61952
  4037c8:	ldr	w0, [x0, #1168]
  4037cc:	tst	w0, w1
  4037d0:	b.ne	403c70 <__fxstatat@plt+0x790>  // b.any
  4037d4:	ldr	x0, [x24, #24]
  4037d8:	cbz	x0, 403ba4 <__fxstatat@plt+0x6c4>
  4037dc:	bl	402f70 <getpwnam@plt>
  4037e0:	cbz	x0, 403d10 <__fxstatat@plt+0x830>
  4037e4:	ldr	w0, [x0, #16]
  4037e8:	adrp	x1, 42e000 <__fxstatat@plt+0x2ab20>
  4037ec:	str	w0, [x1, #1392]
  4037f0:	bl	4032f0 <endpwent@plt>
  4037f4:	ldr	x0, [x24, #32]
  4037f8:	cbz	x0, 403b98 <__fxstatat@plt+0x6b8>
  4037fc:	bl	402d10 <getgrnam@plt>
  403800:	cbz	x0, 403cc0 <__fxstatat@plt+0x7e0>
  403804:	ldr	w0, [x0, #16]
  403808:	str	w0, [x24, #4]
  40380c:	bl	402dc0 <endgrent@plt>
  403810:	ldrb	w0, [x24, #40]
  403814:	cbz	w0, 403aac <__fxstatat@plt+0x5cc>
  403818:	add	x3, sp, #0x90
  40381c:	mov	x1, x19
  403820:	mov	w0, w20
  403824:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  403828:	add	x2, x2, #0x240
  40382c:	bl	4118f8 <__fxstatat@plt+0xe418>
  403830:	mov	w24, w0
  403834:	mov	w0, w24
  403838:	ldp	x19, x20, [sp, #16]
  40383c:	ldp	x21, x22, [sp, #32]
  403840:	ldp	x23, x24, [sp, #48]
  403844:	ldp	x25, x26, [sp, #64]
  403848:	ldp	x27, x28, [sp, #80]
  40384c:	ldp	x29, x30, [sp], #352
  403850:	ret
  403854:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  403858:	mov	w27, #0x1                   	// #1
  40385c:	ldr	x0, [x0, #1344]
  403860:	str	x0, [sp, #104]
  403864:	b	403604 <__fxstatat@plt+0x124>
  403868:	mov	w0, #0x1                   	// #1
  40386c:	str	w0, [sp, #120]
  403870:	b	403604 <__fxstatat@plt+0x124>
  403874:	mov	w0, #0x1                   	// #1
  403878:	strb	w0, [x24, #8]
  40387c:	b	403604 <__fxstatat@plt+0x124>
  403880:	adrp	x1, 42e000 <__fxstatat@plt+0x2ab20>
  403884:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  403888:	adrp	x4, 418000 <__fxstatat@plt+0x14b20>
  40388c:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  403890:	ldr	x3, [x1, #1208]
  403894:	add	x4, x4, #0x270
  403898:	ldr	x0, [x0, #1360]
  40389c:	add	x2, x2, #0xe0
  4038a0:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  4038a4:	add	x1, x1, #0x4a0
  4038a8:	mov	x5, #0x0                   	// #0
  4038ac:	bl	414538 <__fxstatat@plt+0x11058>
  4038b0:	mov	w0, #0x0                   	// #0
  4038b4:	bl	402c70 <exit@plt>
  4038b8:	mov	w0, #0x1                   	// #1
  4038bc:	strb	w0, [sp, #190]
  4038c0:	b	403604 <__fxstatat@plt+0x124>
  4038c4:	cbnz	x26, 403e68 <__fxstatat@plt+0x988>
  4038c8:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  4038cc:	ldr	x26, [x0, #1344]
  4038d0:	b	403604 <__fxstatat@plt+0x124>
  4038d4:	mov	w0, #0x1                   	// #1
  4038d8:	mov	x1, #0x0                   	// #0
  4038dc:	strb	w0, [x24, #16]
  4038e0:	mov	w0, #0x11                  	// #17
  4038e4:	bl	402e20 <signal@plt>
  4038e8:	b	403604 <__fxstatat@plt+0x124>
  4038ec:	mov	w0, #0x1                   	// #1
  4038f0:	strb	w0, [sp, #175]
  4038f4:	b	403604 <__fxstatat@plt+0x124>
  4038f8:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  4038fc:	ldr	x0, [x0, #1344]
  403900:	str	x0, [x24, #24]
  403904:	b	403604 <__fxstatat@plt+0x124>
  403908:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40390c:	ldr	x0, [x0, #1344]
  403910:	str	x0, [sp, #112]
  403914:	b	403604 <__fxstatat@plt+0x124>
  403918:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40391c:	ldr	x0, [x0, #1344]
  403920:	str	x0, [x24, #32]
  403924:	b	403604 <__fxstatat@plt+0x124>
  403928:	mov	w0, #0x1                   	// #1
  40392c:	strb	w0, [x24, #40]
  403930:	b	403604 <__fxstatat@plt+0x124>
  403934:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  403938:	mov	w27, #0x1                   	// #1
  40393c:	ldr	x0, [x0, #1344]
  403940:	cmp	x0, #0x0
  403944:	csel	x28, x28, x0, eq  // eq = none
  403948:	b	403604 <__fxstatat@plt+0x124>
  40394c:	ldr	w1, [x24, #12]
  403950:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  403954:	ldr	x0, [x0, #1344]
  403958:	cbz	w1, 4039b8 <__fxstatat@plt+0x4d8>
  40395c:	strb	wzr, [x25, #24]
  403960:	cbz	x0, 403bb4 <__fxstatat@plt+0x6d4>
  403964:	str	x0, [sp, #128]
  403968:	b	403604 <__fxstatat@plt+0x124>
  40396c:	cmp	w0, #0x100
  403970:	b.ne	403994 <__fxstatat@plt+0x4b4>  // b.any
  403974:	ldr	w0, [x24, #12]
  403978:	mov	w2, #0x5                   	// #5
  40397c:	ldr	x1, [sp, #136]
  403980:	cbz	w0, 4039c8 <__fxstatat@plt+0x4e8>
  403984:	mov	w0, #0x1                   	// #1
  403988:	strb	wzr, [x25, #24]
  40398c:	strb	w0, [sp, #181]
  403990:	b	403604 <__fxstatat@plt+0x124>
  403994:	cmp	w0, #0x101
  403998:	b.ne	403c4c <__fxstatat@plt+0x76c>  // b.any
  40399c:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  4039a0:	mov	w1, #0x1                   	// #1
  4039a4:	str	w1, [sp, #124]
  4039a8:	ldr	x0, [x0, #1344]
  4039ac:	bl	414a78 <__fxstatat@plt+0x11598>
  4039b0:	str	x0, [x25, #16]
  4039b4:	b	403604 <__fxstatat@plt+0x124>
  4039b8:	cbz	x0, 403604 <__fxstatat@plt+0x124>
  4039bc:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4039c0:	add	x1, x1, #0x228
  4039c4:	mov	w2, #0x5                   	// #5
  4039c8:	mov	x0, #0x0                   	// #0
  4039cc:	bl	403350 <dcgettext@plt>
  4039d0:	mov	w1, #0x0                   	// #0
  4039d4:	mov	x2, x0
  4039d8:	mov	w0, #0x0                   	// #0
  4039dc:	bl	402c90 <error@plt>
  4039e0:	b	403604 <__fxstatat@plt+0x124>
  4039e4:	ldrb	w0, [x24, #16]
  4039e8:	cbnz	w0, 403ec0 <__fxstatat@plt+0x9e0>
  4039ec:	cbz	x26, 4036c0 <__fxstatat@plt+0x1e0>
  4039f0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4039f4:	mov	w2, #0x5                   	// #5
  4039f8:	add	x1, x1, #0x2d8
  4039fc:	b	403e74 <__fxstatat@plt+0x994>
  403a00:	cbz	w0, 403734 <__fxstatat@plt+0x254>
  403a04:	cmp	w20, #0x1
  403a08:	b.eq	403d60 <__fxstatat@plt+0x880>  // b.none
  403a0c:	mov	x27, #0xfffffffffffffff8    	// #-8
  403a10:	add	x27, x27, w20, sxtw #3
  403a14:	ldr	x23, [x19, x27]
  403a18:	mov	x0, x23
  403a1c:	bl	40af70 <__fxstatat@plt+0x7a90>
  403a20:	mov	x25, x0
  403a24:	bl	402c50 <strlen@plt>
  403a28:	cbz	x0, 403d98 <__fxstatat@plt+0x8b8>
  403a2c:	add	x25, x25, x0
  403a30:	ldurb	w0, [x25, #-1]
  403a34:	cmp	w0, #0x2f
  403a38:	cset	w25, eq  // eq = none
  403a3c:	add	x2, sp, #0xe0
  403a40:	mov	x1, x23
  403a44:	mov	w0, #0x0                   	// #0
  403a48:	bl	403420 <__xstat@plt>
  403a4c:	cbz	w0, 403d80 <__fxstatat@plt+0x8a0>
  403a50:	bl	4033f0 <__errno_location@plt>
  403a54:	ldr	w26, [x0]
  403a58:	cbz	w26, 403d80 <__fxstatat@plt+0x8a0>
  403a5c:	cmp	w26, #0x2
  403a60:	b.ne	403dac <__fxstatat@plt+0x8cc>  // b.any
  403a64:	cbnz	w25, 403e44 <__fxstatat@plt+0x964>
  403a68:	cmp	w20, #0x2
  403a6c:	mov	x26, #0x0                   	// #0
  403a70:	b.eq	403734 <__fxstatat@plt+0x254>  // b.none
  403a74:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403a78:	mov	w2, #0x5                   	// #5
  403a7c:	add	x1, x1, #0x330
  403a80:	mov	x0, #0x0                   	// #0
  403a84:	bl	403350 <dcgettext@plt>
  403a88:	ldr	x1, [x19, x27]
  403a8c:	mov	x19, x0
  403a90:	mov	w0, #0x4                   	// #4
  403a94:	bl	40f698 <__fxstatat@plt+0xc1b8>
  403a98:	mov	x3, x0
  403a9c:	mov	x2, x19
  403aa0:	mov	w1, #0x0                   	// #0
  403aa4:	mov	w0, #0x1                   	// #1
  403aa8:	bl	402c90 <error@plt>
  403aac:	bl	409b50 <__fxstatat@plt+0x6670>
  403ab0:	cbz	x26, 403be4 <__fxstatat@plt+0x704>
  403ab4:	add	x0, sp, #0x90
  403ab8:	mov	x22, #0x0                   	// #0
  403abc:	mov	w24, #0x0                   	// #0
  403ac0:	bl	405968 <__fxstatat@plt+0x2488>
  403ac4:	b	403afc <__fxstatat@plt+0x61c>
  403ac8:	mov	x1, x0
  403acc:	add	x2, sp, #0x90
  403ad0:	mov	x0, x23
  403ad4:	mov	w3, #0x1                   	// #1
  403ad8:	bl	404078 <__fxstatat@plt+0xb98>
  403adc:	tst	w0, #0xff
  403ae0:	b.ne	403b2c <__fxstatat@plt+0x64c>  // b.any
  403ae4:	mov	x0, x21
  403ae8:	mov	w24, #0x1                   	// #1
  403aec:	bl	4031b0 <free@plt>
  403af0:	add	x22, x22, #0x1
  403af4:	cmp	w20, w22
  403af8:	b.le	403834 <__fxstatat@plt+0x354>
  403afc:	cmp	w22, #0x0
  403b00:	ldr	w0, [sp, #120]
  403b04:	ldr	x23, [x19, x22, lsl #3]
  403b08:	csel	w25, w0, wzr, eq  // eq = none
  403b0c:	mov	x0, x23
  403b10:	bl	40af70 <__fxstatat@plt+0x7a90>
  403b14:	mov	x2, #0x0                   	// #0
  403b18:	mov	x1, x0
  403b1c:	mov	x0, x26
  403b20:	bl	40b440 <__fxstatat@plt+0x7f60>
  403b24:	mov	x21, x0
  403b28:	cbnz	w25, 403ac8 <__fxstatat@plt+0x5e8>
  403b2c:	mov	x0, x23
  403b30:	add	x2, sp, #0x90
  403b34:	mov	x1, x21
  403b38:	bl	404378 <__fxstatat@plt+0xe98>
  403b3c:	tst	w0, #0xff
  403b40:	b.eq	403ae4 <__fxstatat@plt+0x604>  // b.none
  403b44:	mov	x0, x21
  403b48:	bl	4031b0 <free@plt>
  403b4c:	b	403af0 <__fxstatat@plt+0x610>
  403b50:	ldr	x0, [sp, #128]
  403b54:	cbz	x0, 4036f4 <__fxstatat@plt+0x214>
  403b58:	bl	4033f0 <__errno_location@plt>
  403b5c:	mov	w20, #0x5f                  	// #95
  403b60:	str	w20, [x0]
  403b64:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403b68:	mov	w2, #0x5                   	// #5
  403b6c:	add	x1, x1, #0x390
  403b70:	mov	x0, #0x0                   	// #0
  403b74:	bl	403350 <dcgettext@plt>
  403b78:	mov	x19, x0
  403b7c:	ldr	x0, [sp, #128]
  403b80:	bl	410920 <__fxstatat@plt+0xd440>
  403b84:	mov	x3, x0
  403b88:	mov	x2, x19
  403b8c:	mov	w1, w20
  403b90:	mov	w0, #0x1                   	// #1
  403b94:	bl	402c90 <error@plt>
  403b98:	mov	w0, #0xffffffff            	// #-1
  403b9c:	str	w0, [x24, #4]
  403ba0:	b	403810 <__fxstatat@plt+0x330>
  403ba4:	adrp	x1, 42e000 <__fxstatat@plt+0x2ab20>
  403ba8:	mov	w0, #0xffffffff            	// #-1
  403bac:	str	w0, [x1, #1392]
  403bb0:	b	4037f4 <__fxstatat@plt+0x314>
  403bb4:	mov	w0, #0x1                   	// #1
  403bb8:	strb	w0, [sp, #177]
  403bbc:	b	403604 <__fxstatat@plt+0x124>
  403bc0:	mov	w2, #0x5                   	// #5
  403bc4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403bc8:	mov	x0, #0x0                   	// #0
  403bcc:	add	x1, x1, #0x350
  403bd0:	bl	403350 <dcgettext@plt>
  403bd4:	mov	x1, x28
  403bd8:	bl	40ab10 <__fxstatat@plt+0x7630>
  403bdc:	mov	w1, w0
  403be0:	b	4036c8 <__fxstatat@plt+0x1e8>
  403be4:	ldr	w0, [sp, #120]
  403be8:	ldr	x20, [x21, x22]
  403bec:	ldr	x19, [x19, #8]
  403bf0:	cbz	w0, 403c54 <__fxstatat@plt+0x774>
  403bf4:	add	x2, sp, #0x90
  403bf8:	mov	x1, x19
  403bfc:	mov	x0, x20
  403c00:	mov	w3, #0x0                   	// #0
  403c04:	bl	404078 <__fxstatat@plt+0xb98>
  403c08:	tst	w0, #0xff
  403c0c:	b.ne	403d68 <__fxstatat@plt+0x888>  // b.any
  403c10:	mov	w24, #0x0                   	// #0
  403c14:	and	w24, w24, #0x1
  403c18:	eor	w24, w24, #0x1
  403c1c:	b	403834 <__fxstatat@plt+0x354>
  403c20:	mov	w0, #0x0                   	// #0
  403c24:	bl	404a58 <__fxstatat@plt+0x1578>
  403c28:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403c2c:	add	x1, x1, #0x510
  403c30:	mov	w2, #0x5                   	// #5
  403c34:	mov	x0, #0x0                   	// #0
  403c38:	bl	403350 <dcgettext@plt>
  403c3c:	mov	w1, #0x0                   	// #0
  403c40:	mov	x2, x0
  403c44:	mov	w0, #0x0                   	// #0
  403c48:	bl	402c90 <error@plt>
  403c4c:	mov	w0, #0x1                   	// #1
  403c50:	bl	404a58 <__fxstatat@plt+0x1578>
  403c54:	add	x2, sp, #0x90
  403c58:	mov	x1, x19
  403c5c:	mov	x0, x20
  403c60:	bl	404378 <__fxstatat@plt+0xe98>
  403c64:	and	w24, w0, #0xff
  403c68:	eor	w24, w24, #0x1
  403c6c:	b	403834 <__fxstatat@plt+0x354>
  403c70:	mov	w2, #0x5                   	// #5
  403c74:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403c78:	mov	x0, #0x0                   	// #0
  403c7c:	add	x1, x1, #0x550
  403c80:	bl	403350 <dcgettext@plt>
  403c84:	mov	x2, x0
  403c88:	mov	w1, #0x0                   	// #0
  403c8c:	mov	w0, #0x0                   	// #0
  403c90:	bl	402c90 <error@plt>
  403c94:	b	4037d4 <__fxstatat@plt+0x2f4>
  403c98:	mov	w2, #0x5                   	// #5
  403c9c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403ca0:	mov	x0, #0x0                   	// #0
  403ca4:	add	x1, x1, #0x480
  403ca8:	bl	403350 <dcgettext@plt>
  403cac:	mov	x2, x0
  403cb0:	mov	w1, #0x0                   	// #0
  403cb4:	mov	w0, #0x0                   	// #0
  403cb8:	bl	402c90 <error@plt>
  403cbc:	b	4037a8 <__fxstatat@plt+0x2c8>
  403cc0:	ldr	x0, [x24, #32]
  403cc4:	add	x3, sp, #0xe0
  403cc8:	mov	x4, #0x0                   	// #0
  403ccc:	mov	w2, #0x0                   	// #0
  403cd0:	mov	x1, #0x0                   	// #0
  403cd4:	bl	414b00 <__fxstatat@plt+0x11620>
  403cd8:	cbnz	w0, 403cec <__fxstatat@plt+0x80c>
  403cdc:	ldr	x0, [sp, #224]
  403ce0:	mov	x1, #0xffffffff            	// #4294967295
  403ce4:	cmp	x0, x1
  403ce8:	b.ls	403808 <__fxstatat@plt+0x328>  // b.plast
  403cec:	mov	w2, #0x5                   	// #5
  403cf0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403cf4:	mov	x0, #0x0                   	// #0
  403cf8:	add	x1, x1, #0x5b8
  403cfc:	bl	403350 <dcgettext@plt>
  403d00:	mov	x19, x0
  403d04:	ldr	x0, [x24, #32]
  403d08:	bl	410920 <__fxstatat@plt+0xd440>
  403d0c:	b	403a98 <__fxstatat@plt+0x5b8>
  403d10:	ldr	x0, [x24, #24]
  403d14:	add	x3, sp, #0xe0
  403d18:	mov	x4, #0x0                   	// #0
  403d1c:	mov	w2, #0x0                   	// #0
  403d20:	mov	x1, #0x0                   	// #0
  403d24:	bl	414b00 <__fxstatat@plt+0x11620>
  403d28:	cbnz	w0, 403d3c <__fxstatat@plt+0x85c>
  403d2c:	ldr	x0, [sp, #224]
  403d30:	mov	x1, #0xffffffff            	// #4294967295
  403d34:	cmp	x0, x1
  403d38:	b.ls	4037e8 <__fxstatat@plt+0x308>  // b.plast
  403d3c:	mov	w2, #0x5                   	// #5
  403d40:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403d44:	mov	x0, #0x0                   	// #0
  403d48:	add	x1, x1, #0x5a8
  403d4c:	bl	403350 <dcgettext@plt>
  403d50:	mov	x19, x0
  403d54:	ldr	x0, [x24, #24]
  403d58:	bl	410920 <__fxstatat@plt+0xd440>
  403d5c:	b	403a98 <__fxstatat@plt+0x5b8>
  403d60:	mov	x26, #0x0                   	// #0
  403d64:	b	403734 <__fxstatat@plt+0x254>
  403d68:	add	x2, sp, #0x90
  403d6c:	mov	x1, x19
  403d70:	mov	x0, x20
  403d74:	bl	404378 <__fxstatat@plt+0xe98>
  403d78:	and	w24, w0, #0xff
  403d7c:	b	403c14 <__fxstatat@plt+0x734>
  403d80:	ldr	w0, [sp, #240]
  403d84:	and	w0, w0, #0xf000
  403d88:	cmp	w0, #0x4, lsl #12
  403d8c:	b.eq	403da0 <__fxstatat@plt+0x8c0>  // b.none
  403d90:	mov	w26, #0x0                   	// #0
  403d94:	b	403a64 <__fxstatat@plt+0x584>
  403d98:	mov	w25, #0x1                   	// #1
  403d9c:	b	403a3c <__fxstatat@plt+0x55c>
  403da0:	sub	w20, w20, #0x1
  403da4:	ldr	x26, [x19, w20, sxtw #3]
  403da8:	b	403734 <__fxstatat@plt+0x254>
  403dac:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403db0:	add	x1, x1, #0x318
  403db4:	mov	w2, #0x5                   	// #5
  403db8:	mov	x0, #0x0                   	// #0
  403dbc:	bl	403350 <dcgettext@plt>
  403dc0:	mov	x19, x0
  403dc4:	mov	x1, x23
  403dc8:	mov	w0, #0x4                   	// #4
  403dcc:	bl	40f698 <__fxstatat@plt+0xc1b8>
  403dd0:	mov	x3, x0
  403dd4:	mov	x2, x19
  403dd8:	mov	w1, w26
  403ddc:	mov	w0, #0x1                   	// #1
  403de0:	bl	402c90 <error@plt>
  403de4:	mov	w2, #0x5                   	// #5
  403de8:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403dec:	add	x1, x1, #0x470
  403df0:	bl	403350 <dcgettext@plt>
  403df4:	mov	x19, x0
  403df8:	ldr	x0, [sp, #112]
  403dfc:	bl	410920 <__fxstatat@plt+0xd440>
  403e00:	b	403a98 <__fxstatat@plt+0x5b8>
  403e04:	mov	w2, #0x5                   	// #5
  403e08:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403e0c:	mov	x0, #0x0                   	// #0
  403e10:	add	x1, x1, #0x458
  403e14:	bl	403350 <dcgettext@plt>
  403e18:	ldr	x1, [x19, #16]
  403e1c:	mov	x19, x0
  403e20:	mov	w0, #0x4                   	// #4
  403e24:	bl	40f698 <__fxstatat@plt+0xc1b8>
  403e28:	mov	x3, x0
  403e2c:	mov	x2, x19
  403e30:	mov	w1, #0x0                   	// #0
  403e34:	mov	w0, #0x0                   	// #0
  403e38:	bl	402c90 <error@plt>
  403e3c:	mov	w0, #0x1                   	// #1
  403e40:	bl	404a58 <__fxstatat@plt+0x1578>
  403e44:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403e48:	mov	w2, #0x5                   	// #5
  403e4c:	add	x1, x1, #0x330
  403e50:	mov	x0, #0x0                   	// #0
  403e54:	b	403dbc <__fxstatat@plt+0x8dc>
  403e58:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403e5c:	mov	w2, #0x5                   	// #5
  403e60:	add	x1, x1, #0x4c8
  403e64:	b	403c34 <__fxstatat@plt+0x754>
  403e68:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403e6c:	add	x1, x1, #0x1b0
  403e70:	mov	w2, #0x5                   	// #5
  403e74:	mov	x0, #0x0                   	// #0
  403e78:	bl	403350 <dcgettext@plt>
  403e7c:	mov	w1, #0x0                   	// #0
  403e80:	mov	x2, x0
  403e84:	mov	w0, #0x1                   	// #1
  403e88:	bl	402c90 <error@plt>
  403e8c:	bl	4033f0 <__errno_location@plt>
  403e90:	mov	x3, x0
  403e94:	mov	w2, #0x5                   	// #5
  403e98:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403e9c:	mov	x0, #0x0                   	// #0
  403ea0:	add	x1, x1, #0x318
  403ea4:	ldr	w20, [x3]
  403ea8:	bl	403350 <dcgettext@plt>
  403eac:	mov	x1, x26
  403eb0:	mov	x19, x0
  403eb4:	mov	w0, #0x4                   	// #4
  403eb8:	bl	40f698 <__fxstatat@plt+0xc1b8>
  403ebc:	b	403b84 <__fxstatat@plt+0x6a4>
  403ec0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403ec4:	mov	w2, #0x5                   	// #5
  403ec8:	add	x1, x1, #0x298
  403ecc:	b	403e74 <__fxstatat@plt+0x994>
  403ed0:	mov	w2, #0x5                   	// #5
  403ed4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403ed8:	mov	x0, #0x0                   	// #0
  403edc:	add	x1, x1, #0x330
  403ee0:	bl	403350 <dcgettext@plt>
  403ee4:	mov	x19, x0
  403ee8:	mov	x1, x26
  403eec:	mov	w0, #0x4                   	// #4
  403ef0:	bl	40f698 <__fxstatat@plt+0xc1b8>
  403ef4:	b	403a98 <__fxstatat@plt+0x5b8>
  403ef8:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403efc:	mov	w2, #0x5                   	// #5
  403f00:	add	x1, x1, #0x410
  403f04:	b	403e74 <__fxstatat@plt+0x994>
  403f08:	cmp	w20, #0x1
  403f0c:	b.eq	403f30 <__fxstatat@plt+0xa50>  // b.none
  403f10:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403f14:	mov	w2, #0x5                   	// #5
  403f18:	add	x1, x1, #0x3c8
  403f1c:	b	403c34 <__fxstatat@plt+0x754>
  403f20:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403f24:	mov	w2, #0x5                   	// #5
  403f28:	add	x1, x1, #0x360
  403f2c:	b	403e74 <__fxstatat@plt+0x994>
  403f30:	mov	w2, #0x5                   	// #5
  403f34:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  403f38:	mov	x0, #0x0                   	// #0
  403f3c:	add	x1, x1, #0x3e0
  403f40:	bl	403350 <dcgettext@plt>
  403f44:	mov	x19, x0
  403f48:	ldr	x1, [x21, x22]
  403f4c:	mov	w0, #0x4                   	// #4
  403f50:	bl	40f698 <__fxstatat@plt+0xc1b8>
  403f54:	mov	x3, x0
  403f58:	mov	x2, x19
  403f5c:	mov	w1, #0x0                   	// #0
  403f60:	mov	w0, #0x0                   	// #0
  403f64:	bl	402c90 <error@plt>
  403f68:	b	403c4c <__fxstatat@plt+0x76c>
  403f6c:	mov	x29, #0x0                   	// #0
  403f70:	mov	x30, #0x0                   	// #0
  403f74:	mov	x5, x0
  403f78:	ldr	x1, [sp]
  403f7c:	add	x2, sp, #0x8
  403f80:	mov	x6, sp
  403f84:	movz	x0, #0x0, lsl #48
  403f88:	movk	x0, #0x0, lsl #32
  403f8c:	movk	x0, #0x40, lsl #16
  403f90:	movk	x0, #0x34f0
  403f94:	movz	x3, #0x0, lsl #48
  403f98:	movk	x3, #0x0, lsl #32
  403f9c:	movk	x3, #0x41, lsl #16
  403fa0:	movk	x3, #0x7228
  403fa4:	movz	x4, #0x0, lsl #48
  403fa8:	movk	x4, #0x0, lsl #32
  403fac:	movk	x4, #0x41, lsl #16
  403fb0:	movk	x4, #0x72a8
  403fb4:	bl	402f10 <__libc_start_main@plt>
  403fb8:	bl	403070 <abort@plt>
  403fbc:	adrp	x0, 42d000 <__fxstatat@plt+0x29b20>
  403fc0:	ldr	x0, [x0, #4064]
  403fc4:	cbz	x0, 403fcc <__fxstatat@plt+0xaec>
  403fc8:	b	403040 <__gmon_start__@plt>
  403fcc:	ret
  403fd0:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  403fd4:	add	x0, x0, #0x528
  403fd8:	adrp	x1, 42e000 <__fxstatat@plt+0x2ab20>
  403fdc:	add	x1, x1, #0x528
  403fe0:	cmp	x1, x0
  403fe4:	b.eq	403ffc <__fxstatat@plt+0xb1c>  // b.none
  403fe8:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  403fec:	ldr	x1, [x1, #728]
  403ff0:	cbz	x1, 403ffc <__fxstatat@plt+0xb1c>
  403ff4:	mov	x16, x1
  403ff8:	br	x16
  403ffc:	ret
  404000:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  404004:	add	x0, x0, #0x528
  404008:	adrp	x1, 42e000 <__fxstatat@plt+0x2ab20>
  40400c:	add	x1, x1, #0x528
  404010:	sub	x1, x1, x0
  404014:	lsr	x2, x1, #63
  404018:	add	x1, x2, x1, asr #3
  40401c:	cmp	xzr, x1, asr #1
  404020:	asr	x1, x1, #1
  404024:	b.eq	40403c <__fxstatat@plt+0xb5c>  // b.none
  404028:	adrp	x2, 417000 <__fxstatat@plt+0x13b20>
  40402c:	ldr	x2, [x2, #736]
  404030:	cbz	x2, 40403c <__fxstatat@plt+0xb5c>
  404034:	mov	x16, x2
  404038:	br	x16
  40403c:	ret
  404040:	stp	x29, x30, [sp, #-32]!
  404044:	mov	x29, sp
  404048:	str	x19, [sp, #16]
  40404c:	adrp	x19, 42e000 <__fxstatat@plt+0x2ab20>
  404050:	ldrb	w0, [x19, #1384]
  404054:	cbnz	w0, 404064 <__fxstatat@plt+0xb84>
  404058:	bl	403fd0 <__fxstatat@plt+0xaf0>
  40405c:	mov	w0, #0x1                   	// #1
  404060:	strb	w0, [x19, #1384]
  404064:	ldr	x19, [sp, #16]
  404068:	ldp	x29, x30, [sp], #32
  40406c:	ret
  404070:	b	404000 <__fxstatat@plt+0xb20>
  404074:	nop
  404078:	stp	x29, x30, [sp, #-64]!
  40407c:	mov	x29, sp
  404080:	stp	x19, x20, [sp, #16]
  404084:	mov	x19, x1
  404088:	mov	x20, x2
  40408c:	str	x21, [sp, #32]
  404090:	ands	w21, w3, #0xff
  404094:	b.ne	4040a4 <__fxstatat@plt+0xbc4>  // b.any
  404098:	ldrb	w0, [x0]
  40409c:	cmp	w0, #0x2f
  4040a0:	b.eq	40417c <__fxstatat@plt+0xc9c>  // b.none
  4040a4:	mov	x3, x20
  4040a8:	add	x1, sp, #0x38
  4040ac:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  4040b0:	add	x2, x2, #0x2c8
  4040b4:	mov	x0, x19
  4040b8:	str	wzr, [sp, #56]
  4040bc:	bl	40cac0 <__fxstatat@plt+0x95e0>
  4040c0:	mov	x20, x0
  4040c4:	bl	4033f0 <__errno_location@plt>
  4040c8:	cmn	x20, #0x1
  4040cc:	mov	x20, x0
  4040d0:	b.ne	40413c <__fxstatat@plt+0xc5c>  // b.any
  4040d4:	mov	w2, #0x5                   	// #5
  4040d8:	ldr	w20, [x20]
  4040dc:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  4040e0:	mov	x0, #0x0                   	// #0
  4040e4:	add	x1, x1, #0x378
  4040e8:	bl	403350 <dcgettext@plt>
  4040ec:	mov	x1, x19
  4040f0:	mov	x19, x0
  4040f4:	mov	w0, #0x4                   	// #4
  4040f8:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4040fc:	mov	x2, x19
  404100:	mov	x3, x0
  404104:	mov	w1, w20
  404108:	mov	w0, #0x0                   	// #0
  40410c:	bl	402c90 <error@plt>
  404110:	mov	w1, #0x1                   	// #1
  404114:	add	x0, sp, #0x38
  404118:	bl	4116f0 <__fxstatat@plt+0xe210>
  40411c:	add	x0, sp, #0x38
  404120:	bl	411860 <__fxstatat@plt+0xe380>
  404124:	mov	w21, #0x0                   	// #0
  404128:	mov	w0, w21
  40412c:	ldp	x19, x20, [sp, #16]
  404130:	ldr	x21, [sp, #32]
  404134:	ldp	x29, x30, [sp], #64
  404138:	ret
  40413c:	mov	w1, #0x0                   	// #0
  404140:	add	x0, sp, #0x38
  404144:	bl	4116f0 <__fxstatat@plt+0xe210>
  404148:	ldr	w20, [x20]
  40414c:	mov	w21, w0
  404150:	add	x0, sp, #0x38
  404154:	bl	411860 <__fxstatat@plt+0xe380>
  404158:	cmp	w21, #0x0
  40415c:	b.gt	404124 <__fxstatat@plt+0xc44>
  404160:	b.ne	4041fc <__fxstatat@plt+0xd1c>  // b.any
  404164:	mov	w21, #0x1                   	// #1
  404168:	mov	w0, w21
  40416c:	ldp	x19, x20, [sp, #16]
  404170:	ldr	x21, [sp, #32]
  404174:	ldp	x29, x30, [sp], #64
  404178:	ret
  40417c:	ldrb	w0, [x1]
  404180:	cmp	w0, #0x2f
  404184:	b.ne	4040a4 <__fxstatat@plt+0xbc4>  // b.any
  404188:	add	x0, sp, #0x38
  40418c:	str	wzr, [sp, #56]
  404190:	bl	411860 <__fxstatat@plt+0xe380>
  404194:	add	x1, sp, #0x38
  404198:	mov	x3, x20
  40419c:	mov	x0, x19
  4041a0:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  4041a4:	add	x2, x2, #0x2c8
  4041a8:	bl	40cac0 <__fxstatat@plt+0x95e0>
  4041ac:	cmn	x0, #0x1
  4041b0:	b.ne	404164 <__fxstatat@plt+0xc84>  // b.any
  4041b4:	bl	4033f0 <__errno_location@plt>
  4041b8:	mov	x3, x0
  4041bc:	mov	w2, #0x5                   	// #5
  4041c0:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  4041c4:	mov	x0, #0x0                   	// #0
  4041c8:	add	x1, x1, #0x378
  4041cc:	ldr	w20, [x3]
  4041d0:	bl	403350 <dcgettext@plt>
  4041d4:	mov	x1, x19
  4041d8:	mov	x19, x0
  4041dc:	mov	w0, #0x4                   	// #4
  4041e0:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4041e4:	mov	x2, x19
  4041e8:	mov	x3, x0
  4041ec:	mov	w1, w20
  4041f0:	mov	w0, #0x0                   	// #0
  4041f4:	bl	402c90 <error@plt>
  4041f8:	b	404168 <__fxstatat@plt+0xc88>
  4041fc:	mov	w2, #0x5                   	// #5
  404200:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404204:	mov	x0, #0x0                   	// #0
  404208:	add	x1, x1, #0x378
  40420c:	bl	403350 <dcgettext@plt>
  404210:	mov	x21, x0
  404214:	mov	x1, x19
  404218:	mov	w0, #0x4                   	// #4
  40421c:	bl	40f698 <__fxstatat@plt+0xc1b8>
  404220:	mov	x3, x0
  404224:	mov	x2, x21
  404228:	mov	w1, w20
  40422c:	mov	w0, #0x0                   	// #0
  404230:	mov	w21, #0x0                   	// #0
  404234:	bl	402c90 <error@plt>
  404238:	b	404168 <__fxstatat@plt+0xc88>
  40423c:	nop
  404240:	sub	sp, sp, #0x30
  404244:	adrp	x4, 42e000 <__fxstatat@plt+0x2ab20>
  404248:	add	x8, x4, #0x488
  40424c:	adrp	x3, 42e000 <__fxstatat@plt+0x2ab20>
  404250:	add	x5, x3, #0x570
  404254:	stp	x29, x30, [sp, #16]
  404258:	add	x29, sp, #0x10
  40425c:	ldr	w6, [x4, #1160]
  404260:	ldr	w7, [x3, #1392]
  404264:	mov	x3, x2
  404268:	ldr	w4, [x8, #4]
  40426c:	stp	x19, x20, [sp, #32]
  404270:	mov	x20, x2
  404274:	ldr	w2, [x5, #4]
  404278:	str	w2, [sp]
  40427c:	adrp	x5, 404000 <__fxstatat@plt+0xb20>
  404280:	strb	wzr, [sp, #8]
  404284:	add	x5, x5, #0x9e8
  404288:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  40428c:	add	x2, x2, #0x2c8
  404290:	bl	40cc80 <__fxstatat@plt+0x97a0>
  404294:	and	w19, w0, #0xff
  404298:	eor	w19, w19, #0x1
  40429c:	cbnz	w19, 4042b4 <__fxstatat@plt+0xdd4>
  4042a0:	ldrb	w0, [x20, #33]
  4042a4:	cbz	w0, 4042b4 <__fxstatat@plt+0xdd4>
  4042a8:	bl	4033f0 <__errno_location@plt>
  4042ac:	mov	w1, #0x5f                  	// #95
  4042b0:	str	w1, [x0]
  4042b4:	mov	w0, w19
  4042b8:	ldp	x29, x30, [sp, #16]
  4042bc:	ldp	x19, x20, [sp, #32]
  4042c0:	add	sp, sp, #0x30
  4042c4:	ret
  4042c8:	stp	x29, x30, [sp, #-48]!
  4042cc:	mov	x29, sp
  4042d0:	stp	x19, x20, [sp, #16]
  4042d4:	mov	x19, x1
  4042d8:	ldrb	w1, [x2, #33]
  4042dc:	stp	x21, x22, [sp, #32]
  4042e0:	mov	x20, x2
  4042e4:	mov	x21, x0
  4042e8:	cbz	w1, 4042f8 <__fxstatat@plt+0xe18>
  4042ec:	bl	4033f0 <__errno_location@plt>
  4042f0:	mov	w1, #0x5f                  	// #95
  4042f4:	str	w1, [x0]
  4042f8:	mov	x0, x19
  4042fc:	mov	w1, #0x1ed                 	// #493
  404300:	bl	403480 <mkdir@plt>
  404304:	mov	w19, w0
  404308:	cbnz	w0, 404314 <__fxstatat@plt+0xe34>
  40430c:	ldrb	w0, [x20, #46]
  404310:	cbnz	w0, 404328 <__fxstatat@plt+0xe48>
  404314:	mov	w0, w19
  404318:	ldp	x19, x20, [sp, #16]
  40431c:	ldp	x21, x22, [sp, #32]
  404320:	ldp	x29, x30, [sp], #48
  404324:	ret
  404328:	adrp	x3, 42e000 <__fxstatat@plt+0x2ab20>
  40432c:	mov	w2, #0x5                   	// #5
  404330:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404334:	mov	x0, #0x0                   	// #0
  404338:	ldr	x22, [x3, #1360]
  40433c:	add	x1, x1, #0x398
  404340:	bl	403350 <dcgettext@plt>
  404344:	mov	x20, x0
  404348:	mov	x1, x21
  40434c:	mov	w0, #0x4                   	// #4
  404350:	bl	40f698 <__fxstatat@plt+0xc1b8>
  404354:	mov	x2, x0
  404358:	mov	x1, x20
  40435c:	mov	x0, x22
  404360:	bl	404df0 <__fxstatat@plt+0x1910>
  404364:	mov	w0, w19
  404368:	ldp	x19, x20, [sp, #16]
  40436c:	ldp	x21, x22, [sp, #32]
  404370:	ldp	x29, x30, [sp], #48
  404374:	ret
  404378:	stp	x29, x30, [sp, #-496]!
  40437c:	mov	x29, sp
  404380:	stp	x19, x20, [sp, #16]
  404384:	mov	x20, x0
  404388:	ldrb	w0, [x2, #31]
  40438c:	stp	x21, x22, [sp, #32]
  404390:	mov	x19, x1
  404394:	mov	x22, x2
  404398:	cbz	w0, 4043b0 <__fxstatat@plt+0xed0>
  40439c:	add	x2, sp, #0x70
  4043a0:	mov	x1, x20
  4043a4:	mov	w0, #0x0                   	// #0
  4043a8:	bl	403420 <__xstat@plt>
  4043ac:	cbnz	w0, 404678 <__fxstatat@plt+0x1198>
  4043b0:	stp	x23, x24, [sp, #48]
  4043b4:	stp	x25, x26, [sp, #64]
  4043b8:	adrp	x25, 42e000 <__fxstatat@plt+0x2ab20>
  4043bc:	add	x23, x25, #0x570
  4043c0:	ldrb	w0, [x23, #8]
  4043c4:	cbz	w0, 4045c8 <__fxstatat@plt+0x10e8>
  4043c8:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  4043cc:	mov	w26, #0xffff0e00            	// #-61952
  4043d0:	ldr	w21, [x21, #1168]
  4043d4:	tst	w21, w26
  4043d8:	b.ne	4045c8 <__fxstatat@plt+0x10e8>  // b.any
  4043dc:	add	x2, sp, #0xf0
  4043e0:	mov	x1, x20
  4043e4:	mov	w0, #0x0                   	// #0
  4043e8:	add	x24, sp, #0x170
  4043ec:	bl	403310 <__lxstat@plt>
  4043f0:	cbnz	w0, 4045cc <__fxstatat@plt+0x10ec>
  4043f4:	mov	x1, x19
  4043f8:	mov	x2, x24
  4043fc:	bl	403310 <__lxstat@plt>
  404400:	cbnz	w0, 4045cc <__fxstatat@plt+0x10ec>
  404404:	ldr	w0, [sp, #256]
  404408:	and	w1, w0, #0xf000
  40440c:	cmp	w1, #0x8, lsl #12
  404410:	b.ne	4045cc <__fxstatat@plt+0x10ec>  // b.any
  404414:	ldr	w1, [sp, #384]
  404418:	and	w2, w1, #0xf000
  40441c:	cmp	w2, #0x8, lsl #12
  404420:	b.ne	4045cc <__fxstatat@plt+0x10ec>  // b.any
  404424:	orr	w0, w0, w1
  404428:	tst	w0, w26
  40442c:	b.ne	4045cc <__fxstatat@plt+0x10ec>  // b.any
  404430:	ldr	x2, [sp, #288]
  404434:	ldr	x0, [sp, #416]
  404438:	cmp	x2, x0
  40443c:	b.ne	4045cc <__fxstatat@plt+0x10ec>  // b.any
  404440:	and	w1, w1, #0xfff
  404444:	cmp	w21, w1
  404448:	b.ne	4045cc <__fxstatat@plt+0x10ec>  // b.any
  40444c:	ldr	w0, [x25, #1392]
  404450:	cmn	w0, #0x1
  404454:	b.eq	404908 <__fxstatat@plt+0x1428>  // b.none
  404458:	ldr	w1, [sp, #392]
  40445c:	cmp	w0, w1
  404460:	b.ne	4045cc <__fxstatat@plt+0x10ec>  // b.any
  404464:	ldr	w0, [x23, #4]
  404468:	cmn	w0, #0x1
  40446c:	b.eq	404990 <__fxstatat@plt+0x14b0>  // b.none
  404470:	ldr	w1, [sp, #396]
  404474:	cmp	w0, w1
  404478:	b.ne	4045cc <__fxstatat@plt+0x10ec>  // b.any
  40447c:	ldr	w0, [x23, #12]
  404480:	cbz	w0, 40448c <__fxstatat@plt+0xfac>
  404484:	ldrb	w0, [x22, #37]
  404488:	cbnz	w0, 4049c0 <__fxstatat@plt+0x14e0>
  40448c:	mov	x0, x20
  404490:	mov	w1, #0x0                   	// #0
  404494:	bl	402eb0 <open@plt>
  404498:	mov	w21, w0
  40449c:	tbnz	w0, #31, 4045cc <__fxstatat@plt+0x10ec>
  4044a0:	mov	x0, x19
  4044a4:	mov	w1, #0x0                   	// #0
  4044a8:	bl	402eb0 <open@plt>
  4044ac:	mov	w26, w0
  4044b0:	tbnz	w0, #31, 4049b4 <__fxstatat@plt+0x14d4>
  4044b4:	stp	x27, x28, [sp, #80]
  4044b8:	adrp	x28, 42e000 <__fxstatat@plt+0x2ab20>
  4044bc:	adrp	x27, 42f000 <__progname@@GLIBC_2.17+0xaa0>
  4044c0:	add	x28, x28, #0x5a0
  4044c4:	add	x27, x27, #0x5a0
  4044c8:	b	404500 <__fxstatat@plt+0x1020>
  4044cc:	mov	x2, #0x1000                	// #4096
  4044d0:	mov	x1, x27
  4044d4:	mov	w0, w26
  4044d8:	str	x3, [sp, #104]
  4044dc:	bl	40b568 <__fxstatat@plt+0x8088>
  4044e0:	mov	x2, x0
  4044e4:	ldr	x3, [sp, #104]
  4044e8:	cmp	x0, x3
  4044ec:	b.ne	4049d0 <__fxstatat@plt+0x14f0>  // b.any
  4044f0:	mov	x1, x27
  4044f4:	mov	x0, x28
  4044f8:	bl	4030e0 <memcmp@plt>
  4044fc:	cbnz	w0, 4049d0 <__fxstatat@plt+0x14f0>
  404500:	mov	x1, x28
  404504:	mov	w0, w21
  404508:	mov	x2, #0x1000                	// #4096
  40450c:	bl	40b568 <__fxstatat@plt+0x8088>
  404510:	mov	x3, x0
  404514:	cbnz	x0, 4044cc <__fxstatat@plt+0xfec>
  404518:	mov	w0, w21
  40451c:	bl	403020 <close@plt>
  404520:	mov	w0, w26
  404524:	bl	403020 <close@plt>
  404528:	ldp	x27, x28, [sp, #80]
  40452c:	ldrb	w0, [x23, #16]
  404530:	cbnz	w0, 404610 <__fxstatat@plt+0x1130>
  404534:	ldrb	w0, [x22, #31]
  404538:	cbz	w0, 404568 <__fxstatat@plt+0x1088>
  40453c:	ldr	w0, [sp, #128]
  404540:	and	w0, w0, #0xf000
  404544:	cmp	w0, #0x8, lsl #12
  404548:	b.eq	404568 <__fxstatat@plt+0x1088>  // b.none
  40454c:	ldur	q1, [sp, #184]
  404550:	mov	x1, x24
  404554:	ldur	q0, [sp, #200]
  404558:	mov	x0, x19
  40455c:	stp	q1, q0, [sp, #368]
  404560:	bl	413658 <__fxstatat@plt+0x10178>
  404564:	cbnz	w0, 404800 <__fxstatat@plt+0x1320>
  404568:	ldr	w1, [x25, #1392]
  40456c:	ldr	w2, [x23, #4]
  404570:	and	w0, w1, w2
  404574:	cmn	w0, #0x1
  404578:	b.eq	404588 <__fxstatat@plt+0x10a8>  // b.none
  40457c:	mov	x0, x19
  404580:	bl	403170 <lchown@plt>
  404584:	cbnz	w0, 404760 <__fxstatat@plt+0x1280>
  404588:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  40458c:	add	x21, x21, #0x488
  404590:	mov	x0, x19
  404594:	mov	w20, #0x1                   	// #1
  404598:	ldr	w1, [x21, #8]
  40459c:	bl	402ea0 <chmod@plt>
  4045a0:	cbnz	w0, 4047b4 <__fxstatat@plt+0x12d4>
  4045a4:	ldrb	w0, [x21, #24]
  4045a8:	cbnz	w0, 404710 <__fxstatat@plt+0x1230>
  4045ac:	mov	w0, w20
  4045b0:	ldp	x19, x20, [sp, #16]
  4045b4:	ldp	x21, x22, [sp, #32]
  4045b8:	ldp	x23, x24, [sp, #48]
  4045bc:	ldp	x25, x26, [sp, #64]
  4045c0:	ldp	x29, x30, [sp], #496
  4045c4:	ret
  4045c8:	add	x24, sp, #0x170
  4045cc:	mov	x0, x20
  4045d0:	mov	x4, x24
  4045d4:	mov	x3, x22
  4045d8:	mov	x1, x19
  4045dc:	mov	x5, #0x0                   	// #0
  4045e0:	mov	w2, #0x0                   	// #0
  4045e4:	bl	409828 <__fxstatat@plt+0x6348>
  4045e8:	tst	w0, #0xff
  4045ec:	b.ne	40452c <__fxstatat@plt+0x104c>  // b.any
  4045f0:	ldp	x23, x24, [sp, #48]
  4045f4:	mov	w20, #0x0                   	// #0
  4045f8:	ldp	x25, x26, [sp, #64]
  4045fc:	mov	w0, w20
  404600:	ldp	x19, x20, [sp, #16]
  404604:	ldp	x21, x22, [sp, #32]
  404608:	ldp	x29, x30, [sp], #496
  40460c:	ret
  404610:	bl	402db0 <fork@plt>
  404614:	cmn	w0, #0x1
  404618:	b.ne	4046d4 <__fxstatat@plt+0x11f4>  // b.any
  40461c:	bl	4033f0 <__errno_location@plt>
  404620:	mov	x3, x0
  404624:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404628:	add	x1, x1, #0x3c0
  40462c:	mov	w2, #0x5                   	// #5
  404630:	ldr	w20, [x3]
  404634:	mov	x0, #0x0                   	// #0
  404638:	bl	403350 <dcgettext@plt>
  40463c:	mov	x2, x0
  404640:	mov	w1, w20
  404644:	mov	w0, #0x0                   	// #0
  404648:	bl	402c90 <error@plt>
  40464c:	mov	x0, x19
  404650:	bl	403460 <unlink@plt>
  404654:	cbz	w0, 4045f0 <__fxstatat@plt+0x1110>
  404658:	stp	x27, x28, [sp, #80]
  40465c:	bl	4033f0 <__errno_location@plt>
  404660:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404664:	mov	x3, x0
  404668:	add	x1, x1, #0x428
  40466c:	mov	w2, #0x5                   	// #5
  404670:	mov	x0, #0x0                   	// #0
  404674:	b	404964 <__fxstatat@plt+0x1484>
  404678:	bl	4033f0 <__errno_location@plt>
  40467c:	mov	x3, x0
  404680:	mov	w2, #0x5                   	// #5
  404684:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404688:	mov	x0, #0x0                   	// #0
  40468c:	add	x1, x1, #0x3b0
  404690:	ldr	w21, [x3]
  404694:	bl	403350 <dcgettext@plt>
  404698:	mov	x1, x20
  40469c:	mov	x19, x0
  4046a0:	mov	w0, #0x4                   	// #4
  4046a4:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4046a8:	mov	x2, x19
  4046ac:	mov	x3, x0
  4046b0:	mov	w1, w21
  4046b4:	mov	w20, #0x0                   	// #0
  4046b8:	mov	w0, #0x0                   	// #0
  4046bc:	bl	402c90 <error@plt>
  4046c0:	mov	w0, w20
  4046c4:	ldp	x19, x20, [sp, #16]
  4046c8:	ldp	x21, x22, [sp, #32]
  4046cc:	ldp	x29, x30, [sp], #496
  4046d0:	ret
  4046d4:	cbz	w0, 40492c <__fxstatat@plt+0x144c>
  4046d8:	mov	x1, x24
  4046dc:	mov	w2, #0x0                   	// #0
  4046e0:	bl	403450 <waitpid@plt>
  4046e4:	tbnz	w0, #31, 40487c <__fxstatat@plt+0x139c>
  4046e8:	ldr	w0, [sp, #368]
  4046ec:	and	w1, w0, #0x7f
  4046f0:	ubfx	x0, x0, #8, #8
  4046f4:	orr	w0, w0, w1
  4046f8:	cbnz	w0, 404854 <__fxstatat@plt+0x1374>
  4046fc:	ldrb	w0, [x22, #31]
  404700:	cbz	w0, 404568 <__fxstatat@plt+0x1088>
  404704:	ldrb	w0, [x23, #16]
  404708:	cbnz	w0, 40454c <__fxstatat@plt+0x106c>
  40470c:	b	40453c <__fxstatat@plt+0x105c>
  404710:	ldr	w0, [x23, #12]
  404714:	cmp	w0, #0x1
  404718:	b.ne	4045ac <__fxstatat@plt+0x10cc>  // b.any
  40471c:	mov	x2, x24
  404720:	mov	x1, x19
  404724:	mov	w0, #0x0                   	// #0
  404728:	bl	403310 <__lxstat@plt>
  40472c:	cbnz	w0, 4045ac <__fxstatat@plt+0x10cc>
  404730:	ldrb	w0, [x21, #25]
  404734:	cbz	w0, 404744 <__fxstatat@plt+0x1264>
  404738:	ldrb	w0, [x19]
  40473c:	cmp	w0, #0x2f
  404740:	b.eq	404894 <__fxstatat@plt+0x13b4>  // b.none
  404744:	strb	wzr, [x21, #25]
  404748:	bl	4033f0 <__errno_location@plt>
  40474c:	mov	w1, #0x5f                  	// #95
  404750:	ldp	x23, x24, [sp, #48]
  404754:	ldp	x25, x26, [sp, #64]
  404758:	str	w1, [x0]
  40475c:	b	4045fc <__fxstatat@plt+0x111c>
  404760:	bl	4033f0 <__errno_location@plt>
  404764:	mov	x3, x0
  404768:	mov	w2, #0x5                   	// #5
  40476c:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404770:	mov	x0, #0x0                   	// #0
  404774:	add	x1, x1, #0x460
  404778:	ldr	w22, [x3]
  40477c:	bl	403350 <dcgettext@plt>
  404780:	mov	x1, x19
  404784:	mov	x21, x0
  404788:	mov	w0, #0x4                   	// #4
  40478c:	bl	40f698 <__fxstatat@plt+0xc1b8>
  404790:	mov	x2, x21
  404794:	mov	x3, x0
  404798:	mov	w1, w22
  40479c:	mov	w0, #0x0                   	// #0
  4047a0:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  4047a4:	mov	w20, #0x0                   	// #0
  4047a8:	add	x21, x21, #0x488
  4047ac:	bl	402c90 <error@plt>
  4047b0:	b	4045a4 <__fxstatat@plt+0x10c4>
  4047b4:	bl	4033f0 <__errno_location@plt>
  4047b8:	mov	x3, x0
  4047bc:	mov	w2, #0x5                   	// #5
  4047c0:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  4047c4:	mov	x0, #0x0                   	// #0
  4047c8:	add	x1, x1, #0x480
  4047cc:	ldr	w25, [x3]
  4047d0:	bl	403350 <dcgettext@plt>
  4047d4:	mov	x1, x19
  4047d8:	mov	x22, x0
  4047dc:	mov	w0, #0x4                   	// #4
  4047e0:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4047e4:	mov	x2, x22
  4047e8:	mov	x3, x0
  4047ec:	mov	w1, w25
  4047f0:	mov	w20, #0x0                   	// #0
  4047f4:	mov	w0, #0x0                   	// #0
  4047f8:	bl	402c90 <error@plt>
  4047fc:	b	4045a4 <__fxstatat@plt+0x10c4>
  404800:	bl	4033f0 <__errno_location@plt>
  404804:	mov	x3, x0
  404808:	mov	w2, #0x5                   	// #5
  40480c:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404810:	mov	x0, #0x0                   	// #0
  404814:	add	x1, x1, #0x440
  404818:	ldr	w21, [x3]
  40481c:	bl	403350 <dcgettext@plt>
  404820:	mov	x1, x19
  404824:	mov	x19, x0
  404828:	mov	w0, #0x4                   	// #4
  40482c:	bl	40f698 <__fxstatat@plt+0xc1b8>
  404830:	mov	x2, x19
  404834:	mov	x3, x0
  404838:	mov	w1, w21
  40483c:	mov	w0, #0x0                   	// #0
  404840:	mov	w20, #0x0                   	// #0
  404844:	bl	402c90 <error@plt>
  404848:	ldp	x23, x24, [sp, #48]
  40484c:	ldp	x25, x26, [sp, #64]
  404850:	b	4045fc <__fxstatat@plt+0x111c>
  404854:	mov	w2, #0x5                   	// #5
  404858:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  40485c:	mov	x0, #0x0                   	// #0
  404860:	add	x1, x1, #0x400
  404864:	bl	403350 <dcgettext@plt>
  404868:	mov	x2, x0
  40486c:	mov	w1, #0x0                   	// #0
  404870:	mov	w0, #0x0                   	// #0
  404874:	bl	402c90 <error@plt>
  404878:	b	40464c <__fxstatat@plt+0x116c>
  40487c:	bl	4033f0 <__errno_location@plt>
  404880:	mov	x3, x0
  404884:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404888:	mov	w2, #0x5                   	// #5
  40488c:	add	x1, x1, #0x3e8
  404890:	b	404630 <__fxstatat@plt+0x1150>
  404894:	ldrb	w1, [x19, #1]
  404898:	add	x0, x19, #0x1
  40489c:	cmp	w1, #0x2f
  4048a0:	b.ne	4048b8 <__fxstatat@plt+0x13d8>  // b.any
  4048a4:	nop
  4048a8:	mov	x19, x0
  4048ac:	ldrb	w1, [x0, #1]!
  4048b0:	cmp	w1, #0x2f
  4048b4:	b.eq	4048a8 <__fxstatat@plt+0x13c8>  // b.none
  4048b8:	cbz	w1, 404744 <__fxstatat@plt+0x1264>
  4048bc:	nop
  4048c0:	ldrb	w1, [x0, #1]!
  4048c4:	cmp	w1, #0x2f
  4048c8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4048cc:	b.ne	4048c0 <__fxstatat@plt+0x13e0>  // b.any
  4048d0:	sub	x22, x0, x19
  4048d4:	add	x0, x22, #0x2
  4048d8:	bl	402e80 <malloc@plt>
  4048dc:	mov	x23, x0
  4048e0:	cbz	x0, 404744 <__fxstatat@plt+0x1264>
  4048e4:	mov	x1, x19
  4048e8:	mov	x2, x22
  4048ec:	bl	403100 <stpncpy@plt>
  4048f0:	mov	x1, x0
  4048f4:	mov	w2, #0x2f                  	// #47
  4048f8:	mov	x0, x23
  4048fc:	strh	w2, [x1]
  404900:	bl	4031b0 <free@plt>
  404904:	b	404744 <__fxstatat@plt+0x1264>
  404908:	bl	4033f0 <__errno_location@plt>
  40490c:	str	wzr, [x0]
  404910:	mov	x21, x0
  404914:	bl	402d20 <getuid@plt>
  404918:	cmn	w0, #0x1
  40491c:	b.ne	404458 <__fxstatat@plt+0xf78>  // b.any
  404920:	ldr	w1, [x21]
  404924:	cbz	w1, 404458 <__fxstatat@plt+0xf78>
  404928:	b	4045cc <__fxstatat@plt+0x10ec>
  40492c:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  404930:	mov	x2, x19
  404934:	mov	x3, #0x0                   	// #0
  404938:	stp	x27, x28, [sp, #80]
  40493c:	ldr	x19, [x0, #1176]
  404940:	mov	x1, x19
  404944:	mov	x0, x19
  404948:	bl	403400 <execlp@plt>
  40494c:	bl	4033f0 <__errno_location@plt>
  404950:	mov	x3, x0
  404954:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404958:	add	x1, x1, #0x3d8
  40495c:	mov	w2, #0x5                   	// #5
  404960:	mov	x0, #0x0                   	// #0
  404964:	ldr	w20, [x3]
  404968:	bl	403350 <dcgettext@plt>
  40496c:	mov	x1, x19
  404970:	mov	x19, x0
  404974:	mov	w0, #0x4                   	// #4
  404978:	bl	40f698 <__fxstatat@plt+0xc1b8>
  40497c:	mov	x2, x19
  404980:	mov	x3, x0
  404984:	mov	w1, w20
  404988:	mov	w0, #0x1                   	// #1
  40498c:	bl	402c90 <error@plt>
  404990:	bl	4033f0 <__errno_location@plt>
  404994:	str	wzr, [x0]
  404998:	mov	x21, x0
  40499c:	bl	4031e0 <getgid@plt>
  4049a0:	cmn	w0, #0x1
  4049a4:	b.ne	404470 <__fxstatat@plt+0xf90>  // b.any
  4049a8:	ldr	w1, [x21]
  4049ac:	cbz	w1, 404470 <__fxstatat@plt+0xf90>
  4049b0:	b	4045cc <__fxstatat@plt+0x10ec>
  4049b4:	mov	w0, w21
  4049b8:	bl	403020 <close@plt>
  4049bc:	b	4045cc <__fxstatat@plt+0x10ec>
  4049c0:	bl	4033f0 <__errno_location@plt>
  4049c4:	mov	w1, #0x5f                  	// #95
  4049c8:	str	w1, [x0]
  4049cc:	b	4045cc <__fxstatat@plt+0x10ec>
  4049d0:	mov	w0, w21
  4049d4:	bl	403020 <close@plt>
  4049d8:	mov	w0, w26
  4049dc:	bl	403020 <close@plt>
  4049e0:	ldp	x27, x28, [sp, #80]
  4049e4:	b	4045cc <__fxstatat@plt+0x10ec>
  4049e8:	stp	x29, x30, [sp, #-48]!
  4049ec:	mov	x29, sp
  4049f0:	stp	x19, x20, [sp, #16]
  4049f4:	mov	x19, x0
  4049f8:	ldrb	w0, [x1, #46]
  4049fc:	cbnz	w0, 404a0c <__fxstatat@plt+0x152c>
  404a00:	ldp	x19, x20, [sp, #16]
  404a04:	ldp	x29, x30, [sp], #48
  404a08:	ret
  404a0c:	adrp	x3, 42e000 <__fxstatat@plt+0x2ab20>
  404a10:	mov	w2, #0x5                   	// #5
  404a14:	str	x21, [sp, #32]
  404a18:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404a1c:	ldr	x21, [x3, #1360]
  404a20:	add	x1, x1, #0x398
  404a24:	mov	x0, #0x0                   	// #0
  404a28:	bl	403350 <dcgettext@plt>
  404a2c:	mov	x1, x19
  404a30:	mov	x20, x0
  404a34:	mov	w0, #0x4                   	// #4
  404a38:	bl	40f698 <__fxstatat@plt+0xc1b8>
  404a3c:	mov	x1, x20
  404a40:	mov	x2, x0
  404a44:	mov	x0, x21
  404a48:	ldp	x19, x20, [sp, #16]
  404a4c:	ldr	x21, [sp, #32]
  404a50:	ldp	x29, x30, [sp], #48
  404a54:	b	404df0 <__fxstatat@plt+0x1910>
  404a58:	stp	x29, x30, [sp, #-176]!
  404a5c:	mov	x29, sp
  404a60:	stp	x19, x20, [sp, #16]
  404a64:	mov	w20, w0
  404a68:	stp	x21, x22, [sp, #32]
  404a6c:	str	x23, [sp, #48]
  404a70:	cbz	w0, 404ab0 <__fxstatat@plt+0x15d0>
  404a74:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  404a78:	mov	w2, #0x5                   	// #5
  404a7c:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404a80:	add	x1, x1, #0x4b8
  404a84:	ldr	x19, [x0, #1336]
  404a88:	mov	x0, #0x0                   	// #0
  404a8c:	bl	403350 <dcgettext@plt>
  404a90:	mov	x2, x0
  404a94:	adrp	x3, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  404a98:	mov	x0, x19
  404a9c:	mov	w1, #0x1                   	// #1
  404aa0:	ldr	x3, [x3, #2536]
  404aa4:	bl	403120 <__fprintf_chk@plt>
  404aa8:	mov	w0, w20
  404aac:	bl	402c70 <exit@plt>
  404ab0:	mov	w2, #0x5                   	// #5
  404ab4:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404ab8:	mov	x0, #0x0                   	// #0
  404abc:	add	x1, x1, #0x4e0
  404ac0:	bl	403350 <dcgettext@plt>
  404ac4:	adrp	x19, 42e000 <__fxstatat@plt+0x2ab20>
  404ac8:	adrp	x2, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  404acc:	mov	x1, x0
  404ad0:	mov	w0, #0x1                   	// #1
  404ad4:	adrp	x22, 417000 <__fxstatat@plt+0x13b20>
  404ad8:	ldr	x5, [x2, #2536]
  404adc:	add	x21, sp, #0x40
  404ae0:	add	x22, x22, #0x4a0
  404ae4:	mov	x3, x5
  404ae8:	mov	x4, x5
  404aec:	mov	x2, x5
  404af0:	bl	402f20 <__printf_chk@plt>
  404af4:	mov	w2, #0x5                   	// #5
  404af8:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404afc:	mov	x0, #0x0                   	// #0
  404b00:	add	x1, x1, #0x588
  404b04:	bl	403350 <dcgettext@plt>
  404b08:	ldr	x1, [x19, #1360]
  404b0c:	bl	403360 <fputs_unlocked@plt>
  404b10:	mov	w2, #0x5                   	// #5
  404b14:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404b18:	mov	x0, #0x0                   	// #0
  404b1c:	add	x1, x1, #0x760
  404b20:	bl	403350 <dcgettext@plt>
  404b24:	ldr	x1, [x19, #1360]
  404b28:	bl	403360 <fputs_unlocked@plt>
  404b2c:	mov	w2, #0x5                   	// #5
  404b30:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404b34:	mov	x0, #0x0                   	// #0
  404b38:	add	x1, x1, #0x7b0
  404b3c:	bl	403350 <dcgettext@plt>
  404b40:	ldr	x1, [x19, #1360]
  404b44:	bl	403360 <fputs_unlocked@plt>
  404b48:	mov	w2, #0x5                   	// #5
  404b4c:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404b50:	mov	x0, #0x0                   	// #0
  404b54:	add	x1, x1, #0x988
  404b58:	bl	403350 <dcgettext@plt>
  404b5c:	ldr	x1, [x19, #1360]
  404b60:	bl	403360 <fputs_unlocked@plt>
  404b64:	mov	w2, #0x5                   	// #5
  404b68:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404b6c:	mov	x0, #0x0                   	// #0
  404b70:	add	x1, x1, #0xb20
  404b74:	bl	403350 <dcgettext@plt>
  404b78:	ldr	x1, [x19, #1360]
  404b7c:	bl	403360 <fputs_unlocked@plt>
  404b80:	mov	w2, #0x5                   	// #5
  404b84:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404b88:	mov	x0, #0x0                   	// #0
  404b8c:	add	x1, x1, #0xd18
  404b90:	bl	403350 <dcgettext@plt>
  404b94:	ldr	x1, [x19, #1360]
  404b98:	bl	403360 <fputs_unlocked@plt>
  404b9c:	mov	w2, #0x5                   	// #5
  404ba0:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404ba4:	mov	x0, #0x0                   	// #0
  404ba8:	add	x1, x1, #0xe78
  404bac:	bl	403350 <dcgettext@plt>
  404bb0:	ldr	x1, [x19, #1360]
  404bb4:	bl	403360 <fputs_unlocked@plt>
  404bb8:	mov	w2, #0x5                   	// #5
  404bbc:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404bc0:	mov	x0, #0x0                   	// #0
  404bc4:	add	x1, x1, #0xea8
  404bc8:	bl	403350 <dcgettext@plt>
  404bcc:	ldr	x1, [x19, #1360]
  404bd0:	bl	403360 <fputs_unlocked@plt>
  404bd4:	mov	w2, #0x5                   	// #5
  404bd8:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404bdc:	mov	x0, #0x0                   	// #0
  404be0:	add	x1, x1, #0xee0
  404be4:	bl	403350 <dcgettext@plt>
  404be8:	ldr	x1, [x19, #1360]
  404bec:	bl	403360 <fputs_unlocked@plt>
  404bf0:	mov	w2, #0x5                   	// #5
  404bf4:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  404bf8:	mov	x0, #0x0                   	// #0
  404bfc:	add	x1, x1, #0xfc0
  404c00:	bl	403350 <dcgettext@plt>
  404c04:	ldr	x1, [x19, #1360]
  404c08:	bl	403360 <fputs_unlocked@plt>
  404c0c:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  404c10:	add	x2, x2, #0x7a0
  404c14:	ldp	x4, x5, [x2, #16]
  404c18:	stp	x4, x5, [sp, #80]
  404c1c:	ldp	x1, x0, [x2]
  404c20:	stp	x1, x0, [sp, #64]
  404c24:	ldp	x4, x5, [x2, #32]
  404c28:	stp	x4, x5, [sp, #96]
  404c2c:	ldp	x4, x5, [x2, #48]
  404c30:	stp	x4, x5, [sp, #112]
  404c34:	ldp	x4, x5, [x2, #64]
  404c38:	stp	x4, x5, [sp, #128]
  404c3c:	ldp	x4, x5, [x2, #80]
  404c40:	stp	x4, x5, [sp, #144]
  404c44:	ldp	x2, x3, [x2, #96]
  404c48:	stp	x2, x3, [sp, #160]
  404c4c:	cbnz	x1, 404d20 <__fxstatat@plt+0x1840>
  404c50:	ldr	x23, [x21, #8]
  404c54:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  404c58:	mov	w2, #0x5                   	// #5
  404c5c:	add	x1, x1, #0xa0
  404c60:	mov	x0, #0x0                   	// #0
  404c64:	cbz	x23, 404d30 <__fxstatat@plt+0x1850>
  404c68:	bl	403350 <dcgettext@plt>
  404c6c:	adrp	x21, 418000 <__fxstatat@plt+0x14b20>
  404c70:	add	x21, x21, #0xb8
  404c74:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  404c78:	mov	x3, x21
  404c7c:	add	x2, x2, #0xe0
  404c80:	mov	x1, x0
  404c84:	mov	w0, #0x1                   	// #1
  404c88:	bl	402f20 <__printf_chk@plt>
  404c8c:	mov	x1, #0x0                   	// #0
  404c90:	mov	w0, #0x5                   	// #5
  404c94:	bl	4034c0 <setlocale@plt>
  404c98:	cbz	x0, 404cb0 <__fxstatat@plt+0x17d0>
  404c9c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  404ca0:	mov	x2, #0x3                   	// #3
  404ca4:	add	x1, x1, #0xf0
  404ca8:	bl	402ef0 <strncmp@plt>
  404cac:	cbnz	w0, 404dcc <__fxstatat@plt+0x18ec>
  404cb0:	mov	w2, #0x5                   	// #5
  404cb4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  404cb8:	mov	x0, #0x0                   	// #0
  404cbc:	add	x1, x1, #0x140
  404cc0:	bl	403350 <dcgettext@plt>
  404cc4:	mov	x1, x0
  404cc8:	mov	x3, x22
  404ccc:	mov	x2, x21
  404cd0:	mov	w0, #0x1                   	// #1
  404cd4:	bl	402f20 <__printf_chk@plt>
  404cd8:	mov	w2, #0x5                   	// #5
  404cdc:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  404ce0:	mov	x0, #0x0                   	// #0
  404ce4:	add	x1, x1, #0x160
  404ce8:	bl	403350 <dcgettext@plt>
  404cec:	mov	x1, x0
  404cf0:	cmp	x23, x22
  404cf4:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  404cf8:	adrp	x3, 417000 <__fxstatat@plt+0x13b20>
  404cfc:	add	x2, x2, #0x6b8
  404d00:	add	x3, x3, #0x4a8
  404d04:	csel	x3, x3, x2, eq  // eq = none
  404d08:	mov	x2, x23
  404d0c:	mov	w0, #0x1                   	// #1
  404d10:	bl	402f20 <__printf_chk@plt>
  404d14:	b	404aa8 <__fxstatat@plt+0x15c8>
  404d18:	ldr	x1, [x21, #16]!
  404d1c:	cbz	x1, 404c50 <__fxstatat@plt+0x1770>
  404d20:	mov	x0, x22
  404d24:	bl	403130 <strcmp@plt>
  404d28:	cbnz	w0, 404d18 <__fxstatat@plt+0x1838>
  404d2c:	b	404c50 <__fxstatat@plt+0x1770>
  404d30:	bl	403350 <dcgettext@plt>
  404d34:	adrp	x21, 418000 <__fxstatat@plt+0x14b20>
  404d38:	add	x21, x21, #0xb8
  404d3c:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  404d40:	mov	x3, x21
  404d44:	add	x2, x2, #0xe0
  404d48:	mov	x1, x0
  404d4c:	mov	w0, #0x1                   	// #1
  404d50:	bl	402f20 <__printf_chk@plt>
  404d54:	mov	x1, #0x0                   	// #0
  404d58:	mov	w0, #0x5                   	// #5
  404d5c:	bl	4034c0 <setlocale@plt>
  404d60:	cbz	x0, 404d78 <__fxstatat@plt+0x1898>
  404d64:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  404d68:	mov	x2, #0x3                   	// #3
  404d6c:	add	x1, x1, #0xf0
  404d70:	bl	402ef0 <strncmp@plt>
  404d74:	cbnz	w0, 404dc8 <__fxstatat@plt+0x18e8>
  404d78:	mov	w2, #0x5                   	// #5
  404d7c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  404d80:	mov	x0, #0x0                   	// #0
  404d84:	add	x1, x1, #0x140
  404d88:	bl	403350 <dcgettext@plt>
  404d8c:	mov	x1, x0
  404d90:	mov	x3, x22
  404d94:	mov	x2, x21
  404d98:	mov	w0, #0x1                   	// #1
  404d9c:	bl	402f20 <__printf_chk@plt>
  404da0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  404da4:	mov	w2, #0x5                   	// #5
  404da8:	add	x1, x1, #0x160
  404dac:	mov	x0, #0x0                   	// #0
  404db0:	bl	403350 <dcgettext@plt>
  404db4:	mov	x23, x22
  404db8:	adrp	x3, 417000 <__fxstatat@plt+0x13b20>
  404dbc:	mov	x1, x0
  404dc0:	add	x3, x3, #0x4a8
  404dc4:	b	404d08 <__fxstatat@plt+0x1828>
  404dc8:	mov	x23, x22
  404dcc:	mov	w2, #0x5                   	// #5
  404dd0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  404dd4:	mov	x0, #0x0                   	// #0
  404dd8:	add	x1, x1, #0xf8
  404ddc:	bl	403350 <dcgettext@plt>
  404de0:	ldr	x1, [x19, #1360]
  404de4:	bl	403360 <fputs_unlocked@plt>
  404de8:	b	404cb0 <__fxstatat@plt+0x17d0>
  404dec:	nop
  404df0:	stp	x29, x30, [sp, #-304]!
  404df4:	adrp	x8, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  404df8:	mov	x29, sp
  404dfc:	stp	x19, x20, [sp, #16]
  404e00:	mov	x19, x0
  404e04:	mov	x20, x1
  404e08:	ldr	x0, [x8, #2536]
  404e0c:	mov	x1, x19
  404e10:	str	q0, [sp, #128]
  404e14:	str	q1, [sp, #144]
  404e18:	str	q2, [sp, #160]
  404e1c:	str	q3, [sp, #176]
  404e20:	str	q4, [sp, #192]
  404e24:	str	q5, [sp, #208]
  404e28:	str	q6, [sp, #224]
  404e2c:	str	q7, [sp, #240]
  404e30:	stp	x2, x3, [sp, #256]
  404e34:	stp	x4, x5, [sp, #272]
  404e38:	stp	x6, x7, [sp, #288]
  404e3c:	bl	403360 <fputs_unlocked@plt>
  404e40:	mov	x3, x19
  404e44:	mov	x2, #0x2                   	// #2
  404e48:	mov	x1, #0x1                   	// #1
  404e4c:	adrp	x0, 418000 <__fxstatat@plt+0x14b20>
  404e50:	add	x0, x0, #0xa70
  404e54:	bl	402c30 <fwrite_unlocked@plt>
  404e58:	add	x0, sp, #0x100
  404e5c:	add	x2, sp, #0x130
  404e60:	mov	w3, #0xffffffd0            	// #-48
  404e64:	mov	w1, #0xffffff80            	// #-128
  404e68:	stp	x2, x2, [sp, #64]
  404e6c:	mov	x2, x20
  404e70:	str	x0, [sp, #80]
  404e74:	mov	x0, x19
  404e78:	stp	w3, w1, [sp, #88]
  404e7c:	mov	w1, #0x1                   	// #1
  404e80:	ldp	x6, x7, [sp, #64]
  404e84:	add	x3, sp, #0x20
  404e88:	ldp	x4, x5, [sp, #80]
  404e8c:	stp	x6, x7, [sp, #32]
  404e90:	stp	x4, x5, [sp, #48]
  404e94:	stp	x6, x7, [sp, #96]
  404e98:	stp	x4, x5, [sp, #112]
  404e9c:	bl	402f90 <__vfprintf_chk@plt>
  404ea0:	ldp	x0, x1, [x19, #40]
  404ea4:	cmp	x0, x1
  404ea8:	b.cs	404ec8 <__fxstatat@plt+0x19e8>  // b.hs, b.nlast
  404eac:	add	x1, x0, #0x1
  404eb0:	str	x1, [x19, #40]
  404eb4:	mov	w1, #0xa                   	// #10
  404eb8:	strb	w1, [x0]
  404ebc:	ldp	x19, x20, [sp, #16]
  404ec0:	ldp	x29, x30, [sp], #304
  404ec4:	ret
  404ec8:	mov	x0, x19
  404ecc:	mov	w1, #0xa                   	// #10
  404ed0:	bl	4030a0 <__overflow@plt>
  404ed4:	ldp	x19, x20, [sp, #16]
  404ed8:	ldp	x29, x30, [sp], #304
  404edc:	ret
  404ee0:	ret
  404ee4:	nop
  404ee8:	mov	w0, #0x4                   	// #4
  404eec:	b	40f698 <__fxstatat@plt+0xc1b8>
  404ef0:	stp	x29, x30, [sp, #-48]!
  404ef4:	mov	x29, sp
  404ef8:	ldrb	w6, [x4, #35]
  404efc:	ldr	x5, [x4, #32]
  404f00:	and	x5, x5, #0xff000000ff00
  404f04:	cbz	w6, 404f74 <__fxstatat@plt+0x1a94>
  404f08:	ldrb	w6, [x4, #40]
  404f0c:	cbnz	w6, 404fbc <__fxstatat@plt+0x1adc>
  404f10:	ldrb	w8, [x4, #41]
  404f14:	adrp	x4, 404000 <__fxstatat@plt+0xb20>
  404f18:	add	x4, x4, #0xfd0
  404f1c:	eor	w8, w8, #0x1
  404f20:	adrp	x7, 404000 <__fxstatat@plt+0xb20>
  404f24:	adrp	x6, 404000 <__fxstatat@plt+0xb20>
  404f28:	add	x7, x7, #0xee8
  404f2c:	add	x6, x6, #0xee0
  404f30:	stp	x4, x7, [sp, #24]
  404f34:	cmp	w1, #0x0
  404f38:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  404f3c:	str	x6, [sp, #40]
  404f40:	b.lt	404f84 <__fxstatat@plt+0x1aa4>  // b.tstop
  404f44:	cmp	x5, #0x0
  404f48:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  404f4c:	add	x4, x4, #0x340
  404f50:	add	x5, sp, #0x18
  404f54:	csel	x4, x4, xzr, ne  // ne = any
  404f58:	cmp	w8, #0x0
  404f5c:	csel	x5, x5, xzr, ne  // ne = any
  404f60:	bl	4031f0 <attr_copy_fd@plt>
  404f64:	cmp	w0, #0x0
  404f68:	cset	w0, eq  // eq = none
  404f6c:	ldp	x29, x30, [sp], #48
  404f70:	ret
  404f74:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  404f78:	mov	w8, #0x1                   	// #1
  404f7c:	add	x4, x4, #0x78
  404f80:	b	404f20 <__fxstatat@plt+0x1a40>
  404f84:	cmp	x5, #0x0
  404f88:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  404f8c:	add	x4, x4, #0x340
  404f90:	add	x3, sp, #0x18
  404f94:	csel	x4, x4, xzr, ne  // ne = any
  404f98:	cmp	w8, #0x0
  404f9c:	mov	x1, x2
  404fa0:	csel	x3, x3, xzr, ne  // ne = any
  404fa4:	mov	x2, x4
  404fa8:	bl	4032a0 <attr_copy_file@plt>
  404fac:	cmp	w0, #0x0
  404fb0:	cset	w0, eq  // eq = none
  404fb4:	ldp	x29, x30, [sp], #48
  404fb8:	ret
  404fbc:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  404fc0:	mov	w8, #0x1                   	// #1
  404fc4:	add	x4, x4, #0x78
  404fc8:	b	404f20 <__fxstatat@plt+0x1a40>
  404fcc:	nop
  404fd0:	stp	x29, x30, [sp, #-272]!
  404fd4:	mov	x29, sp
  404fd8:	str	x19, [sp, #16]
  404fdc:	mov	x19, x1
  404fe0:	str	q0, [sp, #96]
  404fe4:	str	q1, [sp, #112]
  404fe8:	str	q2, [sp, #128]
  404fec:	str	q3, [sp, #144]
  404ff0:	str	q4, [sp, #160]
  404ff4:	str	q5, [sp, #176]
  404ff8:	str	q6, [sp, #192]
  404ffc:	str	q7, [sp, #208]
  405000:	stp	x2, x3, [sp, #224]
  405004:	stp	x4, x5, [sp, #240]
  405008:	stp	x6, x7, [sp, #256]
  40500c:	bl	4033f0 <__errno_location@plt>
  405010:	ldr	w1, [x0]
  405014:	mov	w2, #0x3d                  	// #61
  405018:	cmp	w1, #0x5f
  40501c:	ccmp	w1, w2, #0x4, ne  // ne = any
  405020:	b.ne	405030 <__fxstatat@plt+0x1b50>  // b.any
  405024:	ldr	x19, [sp, #16]
  405028:	ldp	x29, x30, [sp], #272
  40502c:	ret
  405030:	add	x2, sp, #0x110
  405034:	stp	x2, x2, [sp, #64]
  405038:	add	x4, sp, #0xe0
  40503c:	mov	w3, #0xffffffd0            	// #-48
  405040:	mov	w0, #0xffffff80            	// #-128
  405044:	str	x4, [sp, #80]
  405048:	mov	x2, x19
  40504c:	stp	w3, w0, [sp, #88]
  405050:	add	x3, sp, #0x20
  405054:	ldp	x4, x5, [sp, #64]
  405058:	stp	x4, x5, [sp, #32]
  40505c:	mov	w0, #0x0                   	// #0
  405060:	ldp	x4, x5, [sp, #80]
  405064:	stp	x4, x5, [sp, #48]
  405068:	bl	413d28 <__fxstatat@plt+0x10848>
  40506c:	ldr	x19, [sp, #16]
  405070:	ldp	x29, x30, [sp], #272
  405074:	ret
  405078:	stp	x29, x30, [sp, #-272]!
  40507c:	mov	x29, sp
  405080:	str	x19, [sp, #16]
  405084:	mov	x19, x1
  405088:	str	q0, [sp, #96]
  40508c:	str	q1, [sp, #112]
  405090:	str	q2, [sp, #128]
  405094:	str	q3, [sp, #144]
  405098:	str	q4, [sp, #160]
  40509c:	str	q5, [sp, #176]
  4050a0:	str	q6, [sp, #192]
  4050a4:	str	q7, [sp, #208]
  4050a8:	stp	x2, x3, [sp, #224]
  4050ac:	stp	x4, x5, [sp, #240]
  4050b0:	stp	x6, x7, [sp, #256]
  4050b4:	bl	4033f0 <__errno_location@plt>
  4050b8:	add	x2, sp, #0x110
  4050bc:	add	x3, sp, #0x110
  4050c0:	mov	x1, x0
  4050c4:	mov	w5, #0xffffffd0            	// #-48
  4050c8:	add	x0, sp, #0xe0
  4050cc:	mov	w4, #0xffffff80            	// #-128
  4050d0:	stp	x2, x3, [sp, #64]
  4050d4:	ldr	w1, [x1]
  4050d8:	str	x0, [sp, #80]
  4050dc:	mov	x2, x19
  4050e0:	stp	w5, w4, [sp, #88]
  4050e4:	add	x3, sp, #0x20
  4050e8:	ldp	x6, x7, [sp, #64]
  4050ec:	mov	w0, #0x0                   	// #0
  4050f0:	ldp	x4, x5, [sp, #80]
  4050f4:	stp	x6, x7, [sp, #32]
  4050f8:	stp	x4, x5, [sp, #48]
  4050fc:	bl	413d28 <__fxstatat@plt+0x10848>
  405100:	ldr	x19, [sp, #16]
  405104:	ldp	x29, x30, [sp], #272
  405108:	ret
  40510c:	nop
  405110:	stp	x29, x30, [sp, #-32]!
  405114:	mov	x29, sp
  405118:	str	x19, [sp, #16]
  40511c:	bl	4033f0 <__errno_location@plt>
  405120:	mov	w19, #0x5f                  	// #95
  405124:	str	w19, [x0]
  405128:	mov	w2, #0x5                   	// #5
  40512c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  405130:	mov	x0, #0x0                   	// #0
  405134:	add	x1, x1, #0xa78
  405138:	bl	403350 <dcgettext@plt>
  40513c:	mov	x2, x0
  405140:	mov	w1, w19
  405144:	mov	w0, #0x1                   	// #1
  405148:	bl	402c90 <error@plt>
  40514c:	nop
  405150:	stp	x29, x30, [sp, #-32]!
  405154:	mov	x29, sp
  405158:	stp	x19, x20, [sp, #16]
  40515c:	mov	x20, x1
  405160:	mov	x19, x2
  405164:	mov	w1, #0x4                   	// #4
  405168:	mov	x2, x0
  40516c:	mov	w0, #0x0                   	// #0
  405170:	bl	40f5f8 <__fxstatat@plt+0xc118>
  405174:	mov	x2, x20
  405178:	mov	w1, #0x4                   	// #4
  40517c:	mov	x20, x0
  405180:	mov	w0, #0x1                   	// #1
  405184:	bl	40f5f8 <__fxstatat@plt+0xc118>
  405188:	mov	x3, x0
  40518c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  405190:	mov	x2, x20
  405194:	add	x1, x1, #0xab0
  405198:	mov	w0, #0x1                   	// #1
  40519c:	bl	402f20 <__printf_chk@plt>
  4051a0:	cbz	x19, 4051d8 <__fxstatat@plt+0x1cf8>
  4051a4:	mov	w2, #0x5                   	// #5
  4051a8:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4051ac:	mov	x0, #0x0                   	// #0
  4051b0:	add	x1, x1, #0xac0
  4051b4:	bl	403350 <dcgettext@plt>
  4051b8:	mov	x20, x0
  4051bc:	mov	x1, x19
  4051c0:	mov	w0, #0x4                   	// #4
  4051c4:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4051c8:	mov	x2, x0
  4051cc:	mov	x1, x20
  4051d0:	mov	w0, #0x1                   	// #1
  4051d4:	bl	402f20 <__printf_chk@plt>
  4051d8:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  4051dc:	ldr	x0, [x0, #1360]
  4051e0:	ldp	x1, x2, [x0, #40]
  4051e4:	cmp	x1, x2
  4051e8:	b.cs	405208 <__fxstatat@plt+0x1d28>  // b.hs, b.nlast
  4051ec:	add	x2, x1, #0x1
  4051f0:	str	x2, [x0, #40]
  4051f4:	mov	w0, #0xa                   	// #10
  4051f8:	strb	w0, [x1]
  4051fc:	ldp	x19, x20, [sp, #16]
  405200:	ldp	x29, x30, [sp], #32
  405204:	ret
  405208:	ldp	x19, x20, [sp, #16]
  40520c:	mov	w1, #0xa                   	// #10
  405210:	ldp	x29, x30, [sp], #32
  405214:	b	4030a0 <__overflow@plt>
  405218:	stp	x29, x30, [sp, #-48]!
  40521c:	tst	w4, #0xff
  405220:	cset	w4, ne  // ne = any
  405224:	mov	x29, sp
  405228:	stp	x19, x20, [sp, #16]
  40522c:	mov	x20, x1
  405230:	mov	w5, w2
  405234:	mov	x1, x0
  405238:	mov	w2, #0xffffff9c            	// #-100
  40523c:	lsl	w4, w4, #10
  405240:	mov	w6, #0xffffffff            	// #-1
  405244:	stp	x21, x22, [sp, #32]
  405248:	mov	x21, x0
  40524c:	and	w22, w3, #0xff
  405250:	mov	w0, w2
  405254:	mov	x3, x20
  405258:	bl	409ec8 <__fxstatat@plt+0x69e8>
  40525c:	mov	w19, w0
  405260:	cmp	w0, #0x0
  405264:	b.gt	4052d0 <__fxstatat@plt+0x1df0>
  405268:	ands	w19, w22, w0, lsr #31
  40526c:	b.ne	405288 <__fxstatat@plt+0x1da8>  // b.any
  405270:	mov	w19, #0x1                   	// #1
  405274:	mov	w0, w19
  405278:	ldp	x19, x20, [sp, #16]
  40527c:	ldp	x21, x22, [sp, #32]
  405280:	ldp	x29, x30, [sp], #48
  405284:	ret
  405288:	mov	w2, #0x5                   	// #5
  40528c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  405290:	mov	x0, #0x0                   	// #0
  405294:	add	x1, x1, #0xaf8
  405298:	bl	403350 <dcgettext@plt>
  40529c:	mov	x21, x0
  4052a0:	mov	x1, x20
  4052a4:	mov	w0, #0x4                   	// #4
  4052a8:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4052ac:	mov	x2, x0
  4052b0:	mov	x1, x21
  4052b4:	mov	w0, #0x1                   	// #1
  4052b8:	bl	402f20 <__printf_chk@plt>
  4052bc:	mov	w0, w19
  4052c0:	ldp	x19, x20, [sp, #16]
  4052c4:	ldp	x21, x22, [sp, #32]
  4052c8:	ldp	x29, x30, [sp], #48
  4052cc:	ret
  4052d0:	mov	w2, #0x5                   	// #5
  4052d4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4052d8:	mov	x0, #0x0                   	// #0
  4052dc:	add	x1, x1, #0xad0
  4052e0:	bl	403350 <dcgettext@plt>
  4052e4:	mov	x22, x0
  4052e8:	mov	x2, x20
  4052ec:	mov	w1, #0x4                   	// #4
  4052f0:	mov	w0, #0x0                   	// #0
  4052f4:	bl	40f5f8 <__fxstatat@plt+0xc118>
  4052f8:	mov	x2, x21
  4052fc:	mov	x20, x0
  405300:	mov	w1, #0x4                   	// #4
  405304:	mov	w0, #0x1                   	// #1
  405308:	bl	40f5f8 <__fxstatat@plt+0xc118>
  40530c:	mov	x4, x0
  405310:	mov	x3, x20
  405314:	mov	x2, x22
  405318:	mov	w1, w19
  40531c:	mov	w0, #0x0                   	// #0
  405320:	mov	w19, #0x0                   	// #0
  405324:	bl	402c90 <error@plt>
  405328:	mov	w0, w19
  40532c:	ldp	x19, x20, [sp, #16]
  405330:	ldp	x21, x22, [sp, #32]
  405334:	ldp	x29, x30, [sp], #48
  405338:	ret
  40533c:	nop
  405340:	stp	x29, x30, [sp, #-32]!
  405344:	mov	x2, #0x10                  	// #16
  405348:	mov	x29, sp
  40534c:	stp	x19, x20, [sp, #16]
  405350:	mov	x20, x1
  405354:	mov	x19, x0
  405358:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  40535c:	add	x1, x1, #0xb08
  405360:	bl	402ef0 <strncmp@plt>
  405364:	cbnz	w0, 405374 <__fxstatat@plt+0x1e94>
  405368:	ldp	x19, x20, [sp, #16]
  40536c:	ldp	x29, x30, [sp], #32
  405370:	ret
  405374:	mov	x1, x20
  405378:	mov	x0, x19
  40537c:	bl	4032c0 <attr_copy_check_permissions@plt>
  405380:	cmp	w0, #0x0
  405384:	cset	w0, ne  // ne = any
  405388:	ldp	x19, x20, [sp, #16]
  40538c:	ldp	x29, x30, [sp], #32
  405390:	ret
  405394:	nop
  405398:	stp	x29, x30, [sp, #-64]!
  40539c:	mov	x29, sp
  4053a0:	stp	x19, x20, [sp, #16]
  4053a4:	mov	x19, x2
  4053a8:	ldr	w2, [x2]
  4053ac:	stp	x21, x22, [sp, #32]
  4053b0:	mov	x21, x1
  4053b4:	and	w2, w2, #0xf000
  4053b8:	cmp	w2, #0xa, lsl #12
  4053bc:	b.ne	405420 <__fxstatat@plt+0x1f40>  // b.any
  4053c0:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  4053c4:	mov	w2, #0x5                   	// #5
  4053c8:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4053cc:	add	x1, x1, #0xb88
  4053d0:	ldr	x20, [x0, #1336]
  4053d4:	mov	x0, #0x0                   	// #0
  4053d8:	bl	403350 <dcgettext@plt>
  4053dc:	mov	x19, x0
  4053e0:	adrp	x2, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  4053e4:	mov	x1, x21
  4053e8:	mov	w0, #0x4                   	// #4
  4053ec:	ldr	x21, [x2, #2536]
  4053f0:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4053f4:	mov	x2, x19
  4053f8:	mov	x4, x0
  4053fc:	mov	x3, x21
  405400:	mov	w1, #0x1                   	// #1
  405404:	mov	x0, x20
  405408:	bl	403120 <__fprintf_chk@plt>
  40540c:	bl	415228 <__fxstatat@plt+0x11d48>
  405410:	ldp	x19, x20, [sp, #16]
  405414:	ldp	x21, x22, [sp, #32]
  405418:	ldp	x29, x30, [sp], #64
  40541c:	ret
  405420:	mov	x20, x0
  405424:	bl	414708 <__fxstatat@plt+0x11228>
  405428:	tst	w0, #0xff
  40542c:	b.ne	4053c0 <__fxstatat@plt+0x1ee0>  // b.any
  405430:	mov	x0, x21
  405434:	mov	w1, #0x2                   	// #2
  405438:	bl	402da0 <euidaccess@plt>
  40543c:	cbz	w0, 4053c0 <__fxstatat@plt+0x1ee0>
  405440:	ldr	w0, [x19]
  405444:	add	x1, sp, #0x30
  405448:	bl	40b168 <__fxstatat@plt+0x7c88>
  40544c:	strb	wzr, [sp, #58]
  405450:	ldrb	w0, [x20, #24]
  405454:	adrp	x1, 42e000 <__fxstatat@plt+0x2ab20>
  405458:	ldr	x22, [x1, #1336]
  40545c:	cbnz	w0, 40546c <__fxstatat@plt+0x1f8c>
  405460:	ldr	w0, [x20, #20]
  405464:	tst	w0, #0xffff00
  405468:	b.eq	4054d0 <__fxstatat@plt+0x1ff0>  // b.none
  40546c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  405470:	mov	w2, #0x5                   	// #5
  405474:	add	x1, x1, #0xb20
  405478:	mov	x0, #0x0                   	// #0
  40547c:	bl	403350 <dcgettext@plt>
  405480:	mov	x20, x0
  405484:	adrp	x2, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  405488:	mov	x1, x21
  40548c:	mov	w0, #0x4                   	// #4
  405490:	ldr	x21, [x2, #2536]
  405494:	bl	40f698 <__fxstatat@plt+0xc1b8>
  405498:	ldr	w5, [x19]
  40549c:	mov	x4, x0
  4054a0:	mov	x3, x21
  4054a4:	add	x6, sp, #0x31
  4054a8:	mov	x2, x20
  4054ac:	and	x5, x5, #0xfff
  4054b0:	mov	w1, #0x1                   	// #1
  4054b4:	mov	x0, x22
  4054b8:	bl	403120 <__fprintf_chk@plt>
  4054bc:	bl	415228 <__fxstatat@plt+0x11d48>
  4054c0:	ldp	x19, x20, [sp, #16]
  4054c4:	ldp	x21, x22, [sp, #32]
  4054c8:	ldp	x29, x30, [sp], #64
  4054cc:	ret
  4054d0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4054d4:	mov	w2, #0x5                   	// #5
  4054d8:	add	x1, x1, #0xb50
  4054dc:	mov	x0, #0x0                   	// #0
  4054e0:	bl	403350 <dcgettext@plt>
  4054e4:	mov	x20, x0
  4054e8:	b	405484 <__fxstatat@plt+0x1fa4>
  4054ec:	nop
  4054f0:	stp	x29, x30, [sp, #-48]!
  4054f4:	mov	x29, sp
  4054f8:	stp	x19, x20, [sp, #16]
  4054fc:	mov	x19, x3
  405500:	mov	w20, w0
  405504:	stp	x21, x22, [sp, #32]
  405508:	mov	x21, x1
  40550c:	and	w22, w2, #0xff
  405510:	mov	x1, x3
  405514:	mov	w2, #0x1                   	// #1
  405518:	bl	402dd0 <lseek@plt>
  40551c:	tbnz	x0, #63, 4055ac <__fxstatat@plt+0x20cc>
  405520:	cbnz	w22, 40553c <__fxstatat@plt+0x205c>
  405524:	mov	w19, #0x1                   	// #1
  405528:	mov	w0, w19
  40552c:	ldp	x19, x20, [sp, #16]
  405530:	ldp	x21, x22, [sp, #32]
  405534:	ldp	x29, x30, [sp], #48
  405538:	ret
  40553c:	sub	x2, x0, x19
  405540:	mov	x3, x19
  405544:	mov	w0, w20
  405548:	mov	w1, #0x3                   	// #3
  40554c:	bl	4033a0 <fallocate@plt>
  405550:	tbz	w0, #31, 405524 <__fxstatat@plt+0x2044>
  405554:	bl	4033f0 <__errno_location@plt>
  405558:	ldr	w20, [x0]
  40555c:	cmp	w20, #0x26
  405560:	cset	w19, eq  // eq = none
  405564:	cmp	w20, #0x5f
  405568:	csinc	w19, w19, wzr, ne  // ne = any
  40556c:	cbnz	w19, 405524 <__fxstatat@plt+0x2044>
  405570:	mov	w2, #0x5                   	// #5
  405574:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  405578:	mov	x0, #0x0                   	// #0
  40557c:	add	x1, x1, #0xbb0
  405580:	bl	403350 <dcgettext@plt>
  405584:	mov	x22, x0
  405588:	mov	x1, x21
  40558c:	mov	w0, #0x4                   	// #4
  405590:	bl	40f698 <__fxstatat@plt+0xc1b8>
  405594:	mov	x3, x0
  405598:	mov	x2, x22
  40559c:	mov	w1, w20
  4055a0:	mov	w0, #0x0                   	// #0
  4055a4:	bl	402c90 <error@plt>
  4055a8:	b	405528 <__fxstatat@plt+0x2048>
  4055ac:	bl	4033f0 <__errno_location@plt>
  4055b0:	mov	x3, x0
  4055b4:	mov	w2, #0x5                   	// #5
  4055b8:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4055bc:	mov	x0, #0x0                   	// #0
  4055c0:	add	x1, x1, #0xba0
  4055c4:	ldr	w22, [x3]
  4055c8:	bl	403350 <dcgettext@plt>
  4055cc:	mov	x1, x21
  4055d0:	mov	x20, x0
  4055d4:	mov	w0, #0x4                   	// #4
  4055d8:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4055dc:	mov	x2, x20
  4055e0:	mov	x3, x0
  4055e4:	mov	w1, w22
  4055e8:	mov	w19, #0x0                   	// #0
  4055ec:	mov	w0, #0x0                   	// #0
  4055f0:	bl	402c90 <error@plt>
  4055f4:	mov	w0, w19
  4055f8:	ldp	x19, x20, [sp, #16]
  4055fc:	ldp	x21, x22, [sp, #32]
  405600:	ldp	x29, x30, [sp], #48
  405604:	ret
  405608:	stp	x29, x30, [sp, #-64]!
  40560c:	tst	w4, #0xff
  405610:	mov	x29, sp
  405614:	stp	x19, x20, [sp, #16]
  405618:	mov	x20, x0
  40561c:	mov	w19, w2
  405620:	stp	x21, x22, [sp, #32]
  405624:	mov	x21, x1
  405628:	stp	x23, x24, [sp, #48]
  40562c:	ldp	w22, w23, [x3, #24]
  405630:	b.ne	4056c0 <__fxstatat@plt+0x21e0>  // b.any
  405634:	ldr	x0, [x0, #24]
  405638:	and	x0, x0, #0xffffffffffffff
  40563c:	and	x0, x0, #0xffff0000000000ff
  405640:	cbz	x0, 4056b4 <__fxstatat@plt+0x21d4>
  405644:	ldr	w2, [x3, #16]
  405648:	ldr	w0, [x5]
  40564c:	and	w2, w2, w0
  405650:	mov	w1, w19
  405654:	and	w2, w2, #0x1c0
  405658:	mov	x0, x21
  40565c:	bl	40d6f0 <__fxstatat@plt+0xa210>
  405660:	cbz	w0, 4056c0 <__fxstatat@plt+0x21e0>
  405664:	bl	4033f0 <__errno_location@plt>
  405668:	ldr	w19, [x0]
  40566c:	cmp	w19, #0x1
  405670:	ccmp	w19, #0x16, #0x4, ne  // ne = any
  405674:	b.eq	4057d8 <__fxstatat@plt+0x22f8>  // b.none
  405678:	mov	w2, #0x5                   	// #5
  40567c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  405680:	mov	x0, #0x0                   	// #0
  405684:	add	x1, x1, #0xbc8
  405688:	bl	403350 <dcgettext@plt>
  40568c:	mov	x22, x0
  405690:	mov	x1, x21
  405694:	mov	w0, #0x4                   	// #4
  405698:	bl	40f698 <__fxstatat@plt+0xc1b8>
  40569c:	mov	x3, x0
  4056a0:	mov	x2, x22
  4056a4:	mov	w1, w19
  4056a8:	mov	w0, #0x0                   	// #0
  4056ac:	bl	402c90 <error@plt>
  4056b0:	b	40572c <__fxstatat@plt+0x224c>
  4056b4:	ldrb	w0, [x20, #43]
  4056b8:	cbnz	w0, 4057b4 <__fxstatat@plt+0x22d4>
  4056bc:	nop
  4056c0:	mov	w1, w22
  4056c4:	mov	w2, w23
  4056c8:	cmn	w19, #0x1
  4056cc:	b.eq	405748 <__fxstatat@plt+0x2268>  // b.none
  4056d0:	mov	w0, w19
  4056d4:	bl	403470 <fchown@plt>
  4056d8:	cbz	w0, 405754 <__fxstatat@plt+0x2274>
  4056dc:	bl	4033f0 <__errno_location@plt>
  4056e0:	ldr	w22, [x0]
  4056e4:	mov	x24, x0
  4056e8:	cmp	w22, #0x1
  4056ec:	ccmp	w22, #0x16, #0x4, ne  // ne = any
  4056f0:	b.eq	4057c0 <__fxstatat@plt+0x22e0>  // b.none
  4056f4:	mov	w2, #0x5                   	// #5
  4056f8:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4056fc:	mov	x0, #0x0                   	// #0
  405700:	add	x1, x1, #0xbe8
  405704:	bl	403350 <dcgettext@plt>
  405708:	mov	x19, x0
  40570c:	mov	x1, x21
  405710:	mov	w0, #0x4                   	// #4
  405714:	bl	40f698 <__fxstatat@plt+0xc1b8>
  405718:	mov	x3, x0
  40571c:	mov	x2, x19
  405720:	mov	w1, w22
  405724:	mov	w0, #0x0                   	// #0
  405728:	bl	402c90 <error@plt>
  40572c:	ldrb	w0, [x20, #36]
  405730:	ldp	x19, x20, [sp, #16]
  405734:	neg	w0, w0
  405738:	ldp	x21, x22, [sp, #32]
  40573c:	ldp	x23, x24, [sp, #48]
  405740:	ldp	x29, x30, [sp], #64
  405744:	ret
  405748:	mov	x0, x21
  40574c:	bl	403170 <lchown@plt>
  405750:	cbnz	w0, 40576c <__fxstatat@plt+0x228c>
  405754:	mov	w0, #0x1                   	// #1
  405758:	ldp	x19, x20, [sp, #16]
  40575c:	ldp	x21, x22, [sp, #32]
  405760:	ldp	x23, x24, [sp, #48]
  405764:	ldp	x29, x30, [sp], #64
  405768:	ret
  40576c:	bl	4033f0 <__errno_location@plt>
  405770:	ldr	w22, [x0]
  405774:	mov	x24, x0
  405778:	cmp	w22, #0x1
  40577c:	ccmp	w22, #0x16, #0x4, ne  // ne = any
  405780:	b.ne	4056f4 <__fxstatat@plt+0x2214>  // b.any
  405784:	mov	w2, w23
  405788:	mov	w1, w19
  40578c:	mov	x0, x21
  405790:	bl	403170 <lchown@plt>
  405794:	str	w22, [x24]
  405798:	ldrb	w0, [x20, #26]
  40579c:	cbnz	w0, 4056f4 <__fxstatat@plt+0x2214>
  4057a0:	ldp	x19, x20, [sp, #16]
  4057a4:	ldp	x21, x22, [sp, #32]
  4057a8:	ldp	x23, x24, [sp, #48]
  4057ac:	ldp	x29, x30, [sp], #64
  4057b0:	ret
  4057b4:	ldr	w0, [x5]
  4057b8:	ldr	w2, [x20, #16]
  4057bc:	b	40564c <__fxstatat@plt+0x216c>
  4057c0:	mov	w2, w23
  4057c4:	mov	w0, w19
  4057c8:	mov	w1, #0xffffffff            	// #-1
  4057cc:	bl	403470 <fchown@plt>
  4057d0:	str	w22, [x24]
  4057d4:	b	405798 <__fxstatat@plt+0x22b8>
  4057d8:	ldrb	w0, [x20, #27]
  4057dc:	cbnz	w0, 405678 <__fxstatat@plt+0x2198>
  4057e0:	b	40572c <__fxstatat@plt+0x224c>
  4057e4:	nop
  4057e8:	stp	x29, x30, [sp, #-48]!
  4057ec:	mov	x29, sp
  4057f0:	ldrb	w1, [x4, #37]
  4057f4:	stp	x19, x20, [sp, #16]
  4057f8:	mov	x20, x4
  4057fc:	cbz	w1, 405870 <__fxstatat@plt+0x2390>
  405800:	stp	x21, x22, [sp, #32]
  405804:	mov	x21, x0
  405808:	bl	4033f0 <__errno_location@plt>
  40580c:	ldrb	w1, [x20, #35]
  405810:	cbnz	w1, 405894 <__fxstatat@plt+0x23b4>
  405814:	mov	w22, #0x5f                  	// #95
  405818:	str	w22, [x0]
  40581c:	mov	w2, #0x5                   	// #5
  405820:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  405824:	mov	x0, #0x0                   	// #0
  405828:	add	x1, x1, #0xc10
  40582c:	bl	403350 <dcgettext@plt>
  405830:	mov	x19, x0
  405834:	mov	x1, x21
  405838:	mov	w0, #0x4                   	// #4
  40583c:	bl	40f698 <__fxstatat@plt+0xc1b8>
  405840:	mov	x3, x0
  405844:	mov	x2, x19
  405848:	mov	w1, w22
  40584c:	mov	w0, #0x0                   	// #0
  405850:	bl	402c90 <error@plt>
  405854:	ldrb	w19, [x20, #38]
  405858:	eor	w19, w19, #0x1
  40585c:	mov	w0, w19
  405860:	ldp	x19, x20, [sp, #16]
  405864:	ldp	x21, x22, [sp, #32]
  405868:	ldp	x29, x30, [sp], #48
  40586c:	ret
  405870:	ldrb	w19, [x4, #33]
  405874:	and	w3, w3, #0xff
  405878:	ands	w19, w3, w19
  40587c:	b.ne	4058a8 <__fxstatat@plt+0x23c8>  // b.any
  405880:	mov	w19, #0x1                   	// #1
  405884:	mov	w0, w19
  405888:	ldp	x19, x20, [sp, #16]
  40588c:	ldp	x29, x30, [sp], #48
  405890:	ret
  405894:	ldrb	w19, [x20, #38]
  405898:	cbnz	w19, 405814 <__fxstatat@plt+0x2334>
  40589c:	mov	w1, #0x5f                  	// #95
  4058a0:	str	w1, [x0]
  4058a4:	b	405858 <__fxstatat@plt+0x2378>
  4058a8:	bl	4033f0 <__errno_location@plt>
  4058ac:	mov	w1, #0x5f                  	// #95
  4058b0:	str	w1, [x0]
  4058b4:	mov	w0, w19
  4058b8:	ldp	x19, x20, [sp, #16]
  4058bc:	ldp	x29, x30, [sp], #48
  4058c0:	ret
  4058c4:	nop
  4058c8:	stp	x29, x30, [sp, #-48]!
  4058cc:	mov	x29, sp
  4058d0:	stp	x19, x20, [sp, #16]
  4058d4:	mov	x19, x3
  4058d8:	mov	x20, x0
  4058dc:	bl	4033f0 <__errno_location@plt>
  4058e0:	ldrb	w1, [x19, #35]
  4058e4:	cbnz	w1, 405944 <__fxstatat@plt+0x2464>
  4058e8:	str	x21, [sp, #32]
  4058ec:	mov	w21, #0x5f                  	// #95
  4058f0:	str	w21, [x0]
  4058f4:	mov	w2, #0x5                   	// #5
  4058f8:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4058fc:	mov	x0, #0x0                   	// #0
  405900:	add	x1, x1, #0xc38
  405904:	bl	403350 <dcgettext@plt>
  405908:	mov	x2, x20
  40590c:	mov	x19, x0
  405910:	mov	w1, #0x4                   	// #4
  405914:	mov	w0, #0x0                   	// #0
  405918:	bl	40f5f8 <__fxstatat@plt+0xc118>
  40591c:	mov	x3, x0
  405920:	mov	x2, x19
  405924:	mov	w1, w21
  405928:	mov	w0, #0x0                   	// #0
  40592c:	bl	402c90 <error@plt>
  405930:	mov	w0, #0x0                   	// #0
  405934:	ldp	x19, x20, [sp, #16]
  405938:	ldr	x21, [sp, #32]
  40593c:	ldp	x29, x30, [sp], #48
  405940:	ret
  405944:	ldrb	w1, [x19, #38]
  405948:	cbnz	w1, 4058e8 <__fxstatat@plt+0x2408>
  40594c:	mov	w1, #0x5f                  	// #95
  405950:	str	w1, [x0]
  405954:	mov	w0, #0x0                   	// #0
  405958:	ldp	x19, x20, [sp, #16]
  40595c:	ldp	x29, x30, [sp], #48
  405960:	ret
  405964:	nop
  405968:	stp	x29, x30, [sp, #-32]!
  40596c:	mov	x1, #0x0                   	// #0
  405970:	adrp	x4, 40c000 <__fxstatat@plt+0x8b20>
  405974:	mov	x29, sp
  405978:	str	x19, [sp, #16]
  40597c:	mov	x19, x0
  405980:	add	x4, x4, #0xa98
  405984:	adrp	x3, 40c000 <__fxstatat@plt+0x8b20>
  405988:	adrp	x2, 40c000 <__fxstatat@plt+0x8b20>
  40598c:	add	x3, x3, #0xa00
  405990:	add	x2, x2, #0x9b8
  405994:	mov	x0, #0x3d                  	// #61
  405998:	bl	40be58 <__fxstatat@plt+0x8978>
  40599c:	str	x0, [x19, #64]
  4059a0:	ldr	x19, [sp, #16]
  4059a4:	ldp	x29, x30, [sp], #32
  4059a8:	ret
  4059ac:	nop
  4059b0:	stp	x29, x30, [sp, #-32]!
  4059b4:	mov	x1, #0x0                   	// #0
  4059b8:	adrp	x4, 40c000 <__fxstatat@plt+0x8b20>
  4059bc:	mov	x29, sp
  4059c0:	str	x19, [sp, #16]
  4059c4:	mov	x19, x0
  4059c8:	add	x4, x4, #0xa98
  4059cc:	adrp	x3, 40c000 <__fxstatat@plt+0x8b20>
  4059d0:	adrp	x2, 40c000 <__fxstatat@plt+0x8b20>
  4059d4:	add	x3, x3, #0xa00
  4059d8:	add	x2, x2, #0x9f0
  4059dc:	mov	x0, #0x3d                  	// #61
  4059e0:	bl	40be58 <__fxstatat@plt+0x8978>
  4059e4:	str	x0, [x19, #72]
  4059e8:	ldr	x19, [sp, #16]
  4059ec:	ldp	x29, x30, [sp], #32
  4059f0:	ret
  4059f4:	nop
  4059f8:	stp	x29, x30, [sp, #-32]!
  4059fc:	mov	x29, sp
  405a00:	str	x19, [sp, #16]
  405a04:	mov	x19, x0
  405a08:	stp	xzr, xzr, [x0]
  405a0c:	stp	xzr, xzr, [x0, #16]
  405a10:	stp	xzr, xzr, [x0, #32]
  405a14:	stp	xzr, xzr, [x0, #48]
  405a18:	stp	xzr, xzr, [x0, #64]
  405a1c:	bl	402cd0 <geteuid@plt>
  405a20:	cmp	w0, #0x0
  405a24:	cset	w0, eq  // eq = none
  405a28:	mov	w1, #0xffffffff            	// #-1
  405a2c:	strb	w0, [x19, #26]
  405a30:	strb	w0, [x19, #27]
  405a34:	str	w1, [x19, #52]
  405a38:	ldr	x19, [sp, #16]
  405a3c:	ldp	x29, x30, [sp], #32
  405a40:	ret
  405a44:	nop
  405a48:	stp	x29, x30, [sp, #-32]!
  405a4c:	mov	x29, sp
  405a50:	str	x19, [sp, #16]
  405a54:	mov	x19, x0
  405a58:	bl	4033f0 <__errno_location@plt>
  405a5c:	ldr	w0, [x0]
  405a60:	cmp	w0, #0x1
  405a64:	cset	w1, eq  // eq = none
  405a68:	cmp	w0, #0x16
  405a6c:	csinc	w0, w1, wzr, ne  // ne = any
  405a70:	cbz	w0, 405a7c <__fxstatat@plt+0x259c>
  405a74:	ldrb	w0, [x19, #26]
  405a78:	eor	w0, w0, #0x1
  405a7c:	ldr	x19, [sp, #16]
  405a80:	ldp	x29, x30, [sp], #32
  405a84:	ret
  405a88:	sub	sp, sp, #0x3a0
  405a8c:	stp	x29, x30, [sp, #16]
  405a90:	add	x29, sp, #0x10
  405a94:	stp	x21, x22, [sp, #48]
  405a98:	mov	x21, x0
  405a9c:	ldr	w22, [x5, #52]
  405aa0:	stp	x25, x26, [sp, #80]
  405aa4:	mov	x25, x5
  405aa8:	and	w26, w2, #0xff
  405aac:	ldr	x5, [x29, #912]
  405ab0:	stp	x19, x20, [sp, #32]
  405ab4:	mov	x19, x1
  405ab8:	stp	x23, x24, [sp, #64]
  405abc:	mov	x20, x7
  405ac0:	and	w23, w6, #0xff
  405ac4:	stp	x27, x28, [sp, #96]
  405ac8:	strb	wzr, [x5]
  405acc:	stp	x3, x4, [x29, #336]
  405ad0:	ldrb	w24, [x25, #24]
  405ad4:	cbz	w24, 405af0 <__fxstatat@plt+0x2610>
  405ad8:	tbnz	w22, #31, 405ce4 <__fxstatat@plt+0x2804>
  405adc:	ldr	x0, [x29, #920]
  405ae0:	cmp	w22, #0x0
  405ae4:	cset	w26, eq  // eq = none
  405ae8:	cbz	x0, 405af0 <__fxstatat@plt+0x2610>
  405aec:	strb	w26, [x0]
  405af0:	cbz	w22, 405d18 <__fxstatat@plt+0x2838>
  405af4:	cmp	w22, #0x11
  405af8:	mov	x24, x21
  405afc:	b.eq	405d4c <__fxstatat@plt+0x286c>  // b.none
  405b00:	ldr	w0, [x25, #4]
  405b04:	add	x2, x29, #0x190
  405b08:	mov	x1, x24
  405b0c:	cmp	w0, #0x2
  405b10:	mov	w0, #0x0                   	// #0
  405b14:	b.eq	4062ec <__fxstatat@plt+0x2e0c>  // b.none
  405b18:	bl	403420 <__xstat@plt>
  405b1c:	cmp	w0, #0x0
  405b20:	cset	w0, ne  // ne = any
  405b24:	cbnz	w0, 4062fc <__fxstatat@plt+0x2e1c>
  405b28:	ldr	w28, [x29, #416]
  405b2c:	and	w0, w28, #0xf000
  405b30:	cmp	w0, #0x4, lsl #12
  405b34:	b.eq	406348 <__fxstatat@plt+0x2e68>  // b.none
  405b38:	cbz	w23, 405b6c <__fxstatat@plt+0x268c>
  405b3c:	ldr	x0, [x25, #72]
  405b40:	cbz	x0, 405b6c <__fxstatat@plt+0x268c>
  405b44:	and	w1, w28, #0xf000
  405b48:	add	x27, x29, #0x190
  405b4c:	cmp	w1, #0x4, lsl #12
  405b50:	b.eq	405b60 <__fxstatat@plt+0x2680>  // b.none
  405b54:	ldr	w1, [x25]
  405b58:	add	x27, x29, #0x190
  405b5c:	cbz	w1, 4063c0 <__fxstatat@plt+0x2ee0>
  405b60:	mov	x2, x27
  405b64:	mov	x1, x21
  405b68:	bl	40b098 <__fxstatat@plt+0x7bb8>
  405b6c:	ldr	w0, [x25, #4]
  405b70:	mov	w24, #0x1                   	// #1
  405b74:	cmp	w0, #0x4
  405b78:	b.eq	405b88 <__fxstatat@plt+0x26a8>  // b.none
  405b7c:	cmp	w0, #0x3
  405b80:	cset	w24, eq  // eq = none
  405b84:	and	w24, w23, w24
  405b88:	cbnz	w26, 405d88 <__fxstatat@plt+0x28a8>
  405b8c:	cmp	w22, #0x11
  405b90:	b.eq	406418 <__fxstatat@plt+0x2f38>  // b.none
  405b94:	and	w0, w28, #0xf000
  405b98:	cmp	w0, #0x8, lsl #12
  405b9c:	b.eq	4063dc <__fxstatat@plt+0x2efc>  // b.none
  405ba0:	cmp	w0, #0xa, lsl #12
  405ba4:	ldrb	w1, [x25, #20]
  405ba8:	mov	w2, #0x4000                	// #16384
  405bac:	ccmp	w0, w2, #0x4, ne  // ne = any
  405bb0:	cset	w27, eq  // eq = none
  405bb4:	eor	w0, w1, #0x1
  405bb8:	orr	w27, w27, w0
  405bbc:	mov	w4, #0x100                 	// #256
  405bc0:	ands	w27, w27, #0xff
  405bc4:	b.eq	4063dc <__fxstatat@plt+0x2efc>  // b.none
  405bc8:	add	x3, x29, #0x210
  405bcc:	mov	x2, x19
  405bd0:	mov	w1, #0xffffff9c            	// #-100
  405bd4:	mov	w0, #0x0                   	// #0
  405bd8:	bl	4034e0 <__fxstatat@plt>
  405bdc:	cbnz	w0, 405d5c <__fxstatat@plt+0x287c>
  405be0:	mov	w7, #0x0                   	// #0
  405be4:	ldr	w0, [x25, #8]
  405be8:	cmp	w0, #0x2
  405bec:	b.eq	405c0c <__fxstatat@plt+0x272c>  // b.none
  405bf0:	ldr	x0, [x29, #408]
  405bf4:	ldr	x1, [x29, #536]
  405bf8:	cmp	x0, x1
  405bfc:	b.eq	406f8c <__fxstatat@plt+0x3aac>  // b.none
  405c00:	ldr	w2, [x25, #4]
  405c04:	cmp	w2, #0x2
  405c08:	b.eq	406ac8 <__fxstatat@plt+0x35e8>  // b.none
  405c0c:	mov	w4, #0x0                   	// #0
  405c10:	ldrb	w0, [x25, #45]
  405c14:	cbz	w0, 406434 <__fxstatat@plt+0x2f54>
  405c18:	and	w0, w28, #0xf000
  405c1c:	cmp	w0, #0x4, lsl #12
  405c20:	b.eq	40705c <__fxstatat@plt+0x3b7c>  // b.none
  405c24:	ldrb	w0, [x25, #31]
  405c28:	mov	w3, #0x0                   	// #0
  405c2c:	cbz	w0, 405c4c <__fxstatat@plt+0x276c>
  405c30:	ldrb	w0, [x25, #24]
  405c34:	mov	w3, #0x1                   	// #1
  405c38:	cbz	w0, 405c4c <__fxstatat@plt+0x276c>
  405c3c:	ldr	x0, [x29, #400]
  405c40:	ldr	x1, [x29, #528]
  405c44:	cmp	x1, x0
  405c48:	cset	w3, ne  // ne = any
  405c4c:	add	x2, x29, #0x190
  405c50:	add	x1, x29, #0x210
  405c54:	mov	x0, x19
  405c58:	str	w7, [x29, #320]
  405c5c:	str	w4, [x29, #328]
  405c60:	bl	411fc8 <__fxstatat@plt+0xeae8>
  405c64:	ldr	w7, [x29, #320]
  405c68:	ldr	w4, [x29, #328]
  405c6c:	tbnz	w0, #31, 40691c <__fxstatat@plt+0x343c>
  405c70:	ldr	x0, [x29, #920]
  405c74:	cbz	x0, 405c84 <__fxstatat@plt+0x27a4>
  405c78:	mov	x1, x0
  405c7c:	mov	w0, #0x1                   	// #1
  405c80:	strb	w0, [x1]
  405c84:	ldp	x2, x1, [x29, #400]
  405c88:	mov	x0, x19
  405c8c:	bl	409ac8 <__fxstatat@plt+0x65e8>
  405c90:	cbz	x0, 405fd0 <__fxstatat@plt+0x2af0>
  405c94:	ldrb	w3, [x25, #46]
  405c98:	mov	w4, w24
  405c9c:	mov	x1, x19
  405ca0:	mov	w2, #0x1                   	// #1
  405ca4:	bl	405218 <__fxstatat@plt+0x1d38>
  405ca8:	tst	w0, #0xff
  405cac:	b.ne	405fd0 <__fxstatat@plt+0x2af0>  // b.any
  405cb0:	ldrb	w0, [x25, #37]
  405cb4:	cbnz	w0, 405f18 <__fxstatat@plt+0x2a38>
  405cb8:	mov	w26, #0x0                   	// #0
  405cbc:	sub	sp, x29, #0x10
  405cc0:	mov	w0, w26
  405cc4:	ldp	x29, x30, [sp, #16]
  405cc8:	ldp	x19, x20, [sp, #32]
  405ccc:	ldp	x21, x22, [sp, #48]
  405cd0:	ldp	x23, x24, [sp, #64]
  405cd4:	ldp	x25, x26, [sp, #80]
  405cd8:	ldp	x27, x28, [sp, #96]
  405cdc:	add	sp, sp, #0x3a0
  405ce0:	ret
  405ce4:	mov	x3, x1
  405ce8:	mov	w2, #0xffffff9c            	// #-100
  405cec:	mov	x1, x21
  405cf0:	mov	w0, w2
  405cf4:	mov	w4, #0x1                   	// #1
  405cf8:	bl	410a78 <__fxstatat@plt+0xd598>
  405cfc:	cbnz	w0, 406654 <__fxstatat@plt+0x3174>
  405d00:	ldr	x0, [x29, #920]
  405d04:	mov	w26, w24
  405d08:	cbz	x0, 405d18 <__fxstatat@plt+0x2838>
  405d0c:	mov	x1, x0
  405d10:	mov	w0, #0x1                   	// #1
  405d14:	strb	w0, [x1]
  405d18:	ldrb	w0, [x25, #49]
  405d1c:	cbnz	w0, 405d44 <__fxstatat@plt+0x2864>
  405d20:	ldr	w0, [x25, #4]
  405d24:	mov	x24, x19
  405d28:	add	x2, x29, #0x190
  405d2c:	mov	x1, x24
  405d30:	cmp	w0, #0x2
  405d34:	mov	w22, #0x0                   	// #0
  405d38:	mov	w0, #0x0                   	// #0
  405d3c:	b.ne	405b18 <__fxstatat@plt+0x2638>  // b.any
  405d40:	b	4062ec <__fxstatat@plt+0x2e0c>
  405d44:	mov	w22, #0x0                   	// #0
  405d48:	b	405b38 <__fxstatat@plt+0x2658>
  405d4c:	ldr	w0, [x25, #8]
  405d50:	cmp	w0, #0x2
  405d54:	b.eq	405b38 <__fxstatat@plt+0x2658>  // b.none
  405d58:	b	405b00 <__fxstatat@plt+0x2620>
  405d5c:	bl	4033f0 <__errno_location@plt>
  405d60:	ldr	w27, [x0]
  405d64:	cmp	w27, #0x28
  405d68:	b.eq	406660 <__fxstatat@plt+0x3180>  // b.none
  405d6c:	cmp	w27, #0x2
  405d70:	mov	w7, #0x1                   	// #1
  405d74:	b.ne	406670 <__fxstatat@plt+0x3190>  // b.any
  405d78:	cmp	w22, #0x11
  405d7c:	mov	w27, #0x0                   	// #0
  405d80:	b.eq	405be4 <__fxstatat@plt+0x2704>  // b.none
  405d84:	mov	w26, w7
  405d88:	mov	w27, #0x0                   	// #0
  405d8c:	str	xzr, [x29, #328]
  405d90:	cbz	w23, 405e34 <__fxstatat@plt+0x2954>
  405d94:	ldr	x0, [x25, #64]
  405d98:	cbz	x0, 405e34 <__fxstatat@plt+0x2954>
  405d9c:	ldrb	w0, [x25, #24]
  405da0:	cbnz	w0, 405e34 <__fxstatat@plt+0x2954>
  405da4:	ldr	w0, [x25]
  405da8:	cbnz	w0, 406398 <__fxstatat@plt+0x2eb8>
  405dac:	add	x2, x29, #0x210
  405db0:	cbz	w27, 406dc8 <__fxstatat@plt+0x38e8>
  405db4:	ldr	w0, [x2, #16]
  405db8:	and	w0, w0, #0xf000
  405dbc:	cmp	w0, #0xa, lsl #12
  405dc0:	b.ne	405e34 <__fxstatat@plt+0x2954>  // b.any
  405dc4:	ldr	x0, [x25, #64]
  405dc8:	mov	x1, x19
  405dcc:	bl	40b128 <__fxstatat@plt+0x7c48>
  405dd0:	tst	w0, #0xff
  405dd4:	b.eq	405e34 <__fxstatat@plt+0x2954>  // b.none
  405dd8:	mov	w2, #0x5                   	// #5
  405ddc:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  405de0:	mov	x0, #0x0                   	// #0
  405de4:	add	x1, x1, #0xe78
  405de8:	bl	403350 <dcgettext@plt>
  405dec:	mov	x20, x0
  405df0:	mov	x2, x21
  405df4:	mov	w1, #0x4                   	// #4
  405df8:	mov	w0, #0x0                   	// #0
  405dfc:	bl	40f5f8 <__fxstatat@plt+0xc118>
  405e00:	mov	x2, x19
  405e04:	mov	x21, x0
  405e08:	mov	w1, #0x4                   	// #4
  405e0c:	mov	w0, #0x1                   	// #1
  405e10:	bl	40f5f8 <__fxstatat@plt+0xc118>
  405e14:	mov	w26, #0x0                   	// #0
  405e18:	mov	x4, x0
  405e1c:	mov	x3, x21
  405e20:	mov	x2, x20
  405e24:	mov	w1, #0x0                   	// #0
  405e28:	mov	w0, #0x0                   	// #0
  405e2c:	bl	402c90 <error@plt>
  405e30:	b	405cbc <__fxstatat@plt+0x27dc>
  405e34:	ldrb	w0, [x25, #46]
  405e38:	cbz	w0, 405e44 <__fxstatat@plt+0x2964>
  405e3c:	ldrb	w0, [x25, #24]
  405e40:	cbz	w0, 4063a0 <__fxstatat@plt+0x2ec0>
  405e44:	cbz	w22, 405f98 <__fxstatat@plt+0x2ab8>
  405e48:	ldrb	w0, [x25, #42]
  405e4c:	cbz	w0, 405f1c <__fxstatat@plt+0x2a3c>
  405e50:	and	w0, w28, #0xf000
  405e54:	cmp	w0, #0x4, lsl #12
  405e58:	b.ne	405f1c <__fxstatat@plt+0x2a3c>  // b.any
  405e5c:	ldp	x1, x0, [x29, #400]
  405e60:	cbz	w23, 406b84 <__fxstatat@plt+0x36a4>
  405e64:	mov	x2, x1
  405e68:	mov	x1, x0
  405e6c:	mov	x0, x19
  405e70:	bl	409ac8 <__fxstatat@plt+0x65e8>
  405e74:	str	x0, [x29, #320]
  405e78:	cbz	x0, 406f80 <__fxstatat@plt+0x3aa0>
  405e7c:	ldr	x1, [x29, #320]
  405e80:	mov	x0, x21
  405e84:	bl	410d70 <__fxstatat@plt+0xd890>
  405e88:	tst	w0, #0xff
  405e8c:	b.ne	407880 <__fxstatat@plt+0x43a0>  // b.any
  405e90:	ldr	x1, [x29, #320]
  405e94:	mov	x0, x19
  405e98:	bl	410d70 <__fxstatat@plt+0xd890>
  405e9c:	tst	w0, #0xff
  405ea0:	b.ne	407d2c <__fxstatat@plt+0x484c>  // b.any
  405ea4:	ldr	w0, [x25, #4]
  405ea8:	cmp	w0, #0x4
  405eac:	b.eq	406f80 <__fxstatat@plt+0x3aa0>  // b.none
  405eb0:	cmp	w23, #0x0
  405eb4:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  405eb8:	b.eq	406f80 <__fxstatat@plt+0x3aa0>  // b.none
  405ebc:	mov	w2, #0x5                   	// #5
  405ec0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  405ec4:	mov	x0, #0x0                   	// #0
  405ec8:	add	x1, x1, #0xf18
  405ecc:	bl	403350 <dcgettext@plt>
  405ed0:	mov	x20, x0
  405ed4:	mov	x2, x19
  405ed8:	mov	w1, #0x4                   	// #4
  405edc:	mov	w0, #0x0                   	// #0
  405ee0:	bl	40f5f8 <__fxstatat@plt+0xc118>
  405ee4:	ldr	x2, [x29, #320]
  405ee8:	mov	x21, x0
  405eec:	mov	w1, #0x4                   	// #4
  405ef0:	mov	w0, #0x1                   	// #1
  405ef4:	bl	40f5f8 <__fxstatat@plt+0xc118>
  405ef8:	mov	x4, x0
  405efc:	mov	x3, x21
  405f00:	mov	x2, x20
  405f04:	mov	w1, #0x0                   	// #0
  405f08:	mov	w0, #0x0                   	// #0
  405f0c:	bl	402c90 <error@plt>
  405f10:	ldrb	w0, [x25, #37]
  405f14:	cbz	w0, 4065e0 <__fxstatat@plt+0x3100>
  405f18:	bl	405110 <__fxstatat@plt+0x1c30>
  405f1c:	ldrb	w0, [x25, #24]
  405f20:	cbz	w0, 405fd8 <__fxstatat@plt+0x2af8>
  405f24:	ldr	w1, [x29, #420]
  405f28:	cmp	w1, #0x1
  405f2c:	b.eq	407214 <__fxstatat@plt+0x3d34>  // b.none
  405f30:	ldrb	w2, [x25, #34]
  405f34:	cbnz	w2, 4069dc <__fxstatat@plt+0x34fc>
  405f38:	str	xzr, [x29, #320]
  405f3c:	cmp	w22, #0x11
  405f40:	b.eq	406efc <__fxstatat@plt+0x3a1c>  // b.none
  405f44:	cmp	w22, #0x16
  405f48:	b.eq	4073c8 <__fxstatat@plt+0x3ee8>  // b.none
  405f4c:	cmp	w22, #0x12
  405f50:	b.ne	406f1c <__fxstatat@plt+0x3a3c>  // b.any
  405f54:	and	w22, w28, #0xf000
  405f58:	mov	x0, x19
  405f5c:	cmp	w22, #0x4, lsl #12
  405f60:	b.eq	4070f0 <__fxstatat@plt+0x3c10>  // b.none
  405f64:	bl	403460 <unlink@plt>
  405f68:	cbz	w0, 405f7c <__fxstatat@plt+0x2a9c>
  405f6c:	bl	4033f0 <__errno_location@plt>
  405f70:	ldr	w26, [x0]
  405f74:	cmp	w26, #0x2
  405f78:	b.ne	407108 <__fxstatat@plt+0x3c28>  // b.any
  405f7c:	cmp	w22, #0x4, lsl #12
  405f80:	ldrb	w0, [x25, #46]
  405f84:	cset	w1, ne  // ne = any
  405f88:	ands	w26, w1, w0
  405f8c:	b.ne	406d3c <__fxstatat@plt+0x385c>  // b.any
  405f90:	mov	w26, #0x1                   	// #1
  405f94:	b	405fec <__fxstatat@plt+0x2b0c>
  405f98:	ldrb	w0, [x25, #24]
  405f9c:	cbz	w0, 405fe8 <__fxstatat@plt+0x2b08>
  405fa0:	ldrb	w0, [x25, #46]
  405fa4:	cbnz	w0, 407068 <__fxstatat@plt+0x3b88>
  405fa8:	ldrb	w0, [x25, #33]
  405fac:	cbnz	w0, 40709c <__fxstatat@plt+0x3bbc>
  405fb0:	ldr	x0, [x29, #920]
  405fb4:	cbz	x0, 405fc4 <__fxstatat@plt+0x2ae4>
  405fb8:	mov	x1, x0
  405fbc:	mov	w0, #0x1                   	// #1
  405fc0:	strb	w0, [x1]
  405fc4:	cbz	w23, 405fd0 <__fxstatat@plt+0x2af0>
  405fc8:	ldrb	w0, [x25, #49]
  405fcc:	cbz	w0, 406dec <__fxstatat@plt+0x390c>
  405fd0:	mov	w26, #0x1                   	// #1
  405fd4:	b	405cbc <__fxstatat@plt+0x27dc>
  405fd8:	ldrb	w1, [x25, #34]
  405fdc:	cbz	w1, 405fe8 <__fxstatat@plt+0x2b08>
  405fe0:	ldrb	w1, [x25, #23]
  405fe4:	cbz	w1, 406ac0 <__fxstatat@plt+0x35e0>
  405fe8:	str	xzr, [x29, #320]
  405fec:	ldrb	w0, [x25, #43]
  405ff0:	and	w22, w28, #0xfff
  405ff4:	cbz	w0, 406000 <__fxstatat@plt+0x2b20>
  405ff8:	ldr	w22, [x25, #16]
  405ffc:	and	w22, w22, #0xfff
  406000:	ldrb	w0, [x25, #29]
  406004:	cbz	w0, 4062b8 <__fxstatat@plt+0x2dd8>
  406008:	mov	x4, x25
  40600c:	mov	w3, w26
  406010:	mov	w2, w28
  406014:	mov	x1, x19
  406018:	mov	x0, x21
  40601c:	bl	4057e8 <__fxstatat@plt+0x2308>
  406020:	tst	w0, #0xff
  406024:	b.eq	405cb8 <__fxstatat@plt+0x27d8>  // b.none
  406028:	and	w0, w22, #0x3f
  40602c:	str	w0, [x29, #312]
  406030:	and	w27, w28, #0xf000
  406034:	cmp	w27, #0x4, lsl #12
  406038:	b.eq	406528 <__fxstatat@plt+0x3048>  // b.none
  40603c:	ldrb	w20, [x25, #44]
  406040:	cbz	w20, 406594 <__fxstatat@plt+0x30b4>
  406044:	ldrb	w0, [x21]
  406048:	cmp	w0, #0x2f
  40604c:	b.eq	406088 <__fxstatat@plt+0x2ba8>  // b.none
  406050:	mov	x0, x19
  406054:	bl	40ae40 <__fxstatat@plt+0x7960>
  406058:	mov	x22, x0
  40605c:	ldrb	w0, [x0]
  406060:	cmp	w0, #0x2e
  406064:	b.eq	407224 <__fxstatat@plt+0x3d44>  // b.none
  406068:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40606c:	add	x2, x29, #0x290
  406070:	add	x1, x1, #0x38
  406074:	mov	w0, #0x0                   	// #0
  406078:	bl	403420 <__xstat@plt>
  40607c:	cbz	w0, 407b14 <__fxstatat@plt+0x4634>
  406080:	mov	x0, x22
  406084:	bl	4031b0 <free@plt>
  406088:	ldrb	w3, [x25, #22]
  40608c:	mov	x2, x19
  406090:	mov	x0, x21
  406094:	mov	w4, #0xffffffff            	// #-1
  406098:	mov	w1, #0xffffff9c            	// #-100
  40609c:	str	wzr, [x29, #344]
  4060a0:	bl	40a048 <__fxstatat@plt+0x6b68>
  4060a4:	mov	w24, w0
  4060a8:	cmp	w0, #0x0
  4060ac:	b.gt	406d70 <__fxstatat@plt+0x3890>
  4060b0:	cmp	w27, #0x4, lsl #12
  4060b4:	cset	w22, ne  // ne = any
  4060b8:	cbnz	w26, 4060f8 <__fxstatat@plt+0x2c18>
  4060bc:	ldrb	w0, [x25, #20]
  4060c0:	eor	w0, w0, #0x1
  4060c4:	ands	w27, w22, w0
  4060c8:	b.eq	4060f8 <__fxstatat@plt+0x2c18>  // b.none
  4060cc:	ldr	x0, [x25, #32]
  4060d0:	mov	w22, w27
  4060d4:	tst	x0, #0xff000000ff00
  4060d8:	b.eq	4060f8 <__fxstatat@plt+0x2c18>  // b.none
  4060dc:	ldrb	w22, [x25, #35]
  4060e0:	bl	4033f0 <__errno_location@plt>
  4060e4:	cbz	w22, 407b68 <__fxstatat@plt+0x4688>
  4060e8:	ldrb	w26, [x25, #38]
  4060ec:	cbnz	w26, 407b68 <__fxstatat@plt+0x4688>
  4060f0:	mov	w1, #0x5f                  	// #95
  4060f4:	str	w1, [x0]
  4060f8:	mov	w24, w26
  4060fc:	cbz	w23, 406a14 <__fxstatat@plt+0x3534>
  406100:	mov	w26, w23
  406104:	str	wzr, [x29, #292]
  406108:	ldr	x0, [x25, #64]
  40610c:	cbz	x0, 406124 <__fxstatat@plt+0x2c44>
  406110:	mov	x1, x19
  406114:	add	x2, x29, #0x310
  406118:	mov	w0, #0x0                   	// #0
  40611c:	bl	403310 <__lxstat@plt>
  406120:	cbz	w0, 407838 <__fxstatat@plt+0x4358>
  406124:	ldrb	w0, [x25, #23]
  406128:	tst	w22, w0
  40612c:	b.ne	405cbc <__fxstatat@plt+0x27dc>  // b.any
  406130:	ldr	w0, [x29, #344]
  406134:	cbnz	w0, 405cbc <__fxstatat@plt+0x27dc>
  406138:	ldrb	w0, [x25, #31]
  40613c:	cbz	w0, 4061c0 <__fxstatat@plt+0x2ce0>
  406140:	add	x0, x29, #0x200
  406144:	add	x1, x29, #0x310
  406148:	ldur	q1, [x0, #-40]
  40614c:	ldur	q0, [x0, #-24]
  406150:	mov	x0, x19
  406154:	stp	q1, q0, [x29, #784]
  406158:	cbz	w20, 407604 <__fxstatat@plt+0x4124>
  40615c:	bl	4139e8 <__fxstatat@plt+0x10508>
  406160:	cbz	w0, 4061c0 <__fxstatat@plt+0x2ce0>
  406164:	bl	4033f0 <__errno_location@plt>
  406168:	ldr	w0, [x0]
  40616c:	cmp	w0, #0x26
  406170:	b.eq	4061c0 <__fxstatat@plt+0x2ce0>  // b.none
  406174:	bl	4033f0 <__errno_location@plt>
  406178:	mov	x3, x0
  40617c:	mov	w2, #0x5                   	// #5
  406180:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  406184:	mov	x0, #0x0                   	// #0
  406188:	add	x1, x1, #0x1b8
  40618c:	ldr	w27, [x3]
  406190:	bl	403350 <dcgettext@plt>
  406194:	mov	x1, x19
  406198:	mov	x22, x0
  40619c:	mov	w0, #0x4                   	// #4
  4061a0:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4061a4:	mov	x2, x22
  4061a8:	mov	x3, x0
  4061ac:	mov	w1, w27
  4061b0:	mov	w0, #0x0                   	// #0
  4061b4:	bl	402c90 <error@plt>
  4061b8:	ldrb	w0, [x25, #36]
  4061bc:	cbnz	w0, 405cb8 <__fxstatat@plt+0x27d8>
  4061c0:	cbnz	w20, 4071ac <__fxstatat@plt+0x3ccc>
  4061c4:	ldrb	w0, [x25, #29]
  4061c8:	cbz	w0, 406210 <__fxstatat@plt+0x2d30>
  4061cc:	cbnz	w24, 4061e0 <__fxstatat@plt+0x2d00>
  4061d0:	ldr	x1, [x29, #424]
  4061d4:	ldr	x0, [x29, #552]
  4061d8:	cmp	x1, x0
  4061dc:	b.eq	406210 <__fxstatat@plt+0x2d30>  // b.none
  4061e0:	add	x5, x29, #0x220
  4061e4:	mov	w4, w24
  4061e8:	add	x3, x29, #0x190
  4061ec:	mov	x1, x19
  4061f0:	mov	x0, x25
  4061f4:	mov	w2, #0xffffffff            	// #-1
  4061f8:	bl	405608 <__fxstatat@plt+0x2128>
  4061fc:	cmn	w0, #0x1
  406200:	b.eq	405cb8 <__fxstatat@plt+0x27d8>  // b.none
  406204:	cbnz	w0, 406210 <__fxstatat@plt+0x2d30>
  406208:	and	w28, w28, #0xfffff1ff
  40620c:	nop
  406210:	ldrb	w0, [x25, #39]
  406214:	cbnz	w0, 407a40 <__fxstatat@plt+0x4560>
  406218:	ldr	x0, [x25, #24]
  40621c:	and	x0, x0, #0xffffffffffffff
  406220:	and	x0, x0, #0xffff0000000000ff
  406224:	cbnz	x0, 4077cc <__fxstatat@plt+0x42ec>
  406228:	ldrb	w0, [x25, #43]
  40622c:	cbnz	w0, 407908 <__fxstatat@plt+0x4428>
  406230:	ldrb	w0, [x25, #32]
  406234:	and	w0, w24, w0
  406238:	tst	w0, #0xff
  40623c:	b.ne	407ca8 <__fxstatat@plt+0x47c8>  // b.any
  406240:	ldr	w0, [x29, #312]
  406244:	cbnz	w0, 407ce8 <__fxstatat@plt+0x4808>
  406248:	ldr	w0, [x29, #292]
  40624c:	cbz	w0, 405cbc <__fxstatat@plt+0x27dc>
  406250:	ldr	w0, [x29, #312]
  406254:	ldr	w1, [x29, #152]
  406258:	orr	w1, w0, w1
  40625c:	mov	x0, x19
  406260:	bl	402ea0 <chmod@plt>
  406264:	cbz	w0, 405cbc <__fxstatat@plt+0x27dc>
  406268:	bl	4033f0 <__errno_location@plt>
  40626c:	mov	x3, x0
  406270:	mov	w2, #0x5                   	// #5
  406274:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  406278:	mov	x0, #0x0                   	// #0
  40627c:	add	x1, x1, #0x1d0
  406280:	ldr	w20, [x3]
  406284:	bl	403350 <dcgettext@plt>
  406288:	mov	x1, x19
  40628c:	mov	x19, x0
  406290:	mov	w0, #0x4                   	// #4
  406294:	bl	40f698 <__fxstatat@plt+0xc1b8>
  406298:	mov	x2, x19
  40629c:	mov	x3, x0
  4062a0:	mov	w1, w20
  4062a4:	mov	w0, #0x0                   	// #0
  4062a8:	bl	402c90 <error@plt>
  4062ac:	ldrb	w0, [x25, #36]
  4062b0:	cbz	w0, 405cbc <__fxstatat@plt+0x27dc>
  4062b4:	b	405cb8 <__fxstatat@plt+0x27d8>
  4062b8:	and	w27, w28, #0xf000
  4062bc:	cmp	w27, #0x4, lsl #12
  4062c0:	b.eq	4064fc <__fxstatat@plt+0x301c>  // b.none
  4062c4:	mov	x4, x25
  4062c8:	mov	w3, w26
  4062cc:	mov	w2, w28
  4062d0:	mov	x1, x19
  4062d4:	mov	x0, x21
  4062d8:	bl	4057e8 <__fxstatat@plt+0x2308>
  4062dc:	str	wzr, [x29, #312]
  4062e0:	tst	w0, #0xff
  4062e4:	b.ne	40603c <__fxstatat@plt+0x2b5c>  // b.any
  4062e8:	b	405cb8 <__fxstatat@plt+0x27d8>
  4062ec:	bl	403310 <__lxstat@plt>
  4062f0:	cmp	w0, #0x0
  4062f4:	cset	w0, ne  // ne = any
  4062f8:	cbz	w0, 405b28 <__fxstatat@plt+0x2648>
  4062fc:	bl	4033f0 <__errno_location@plt>
  406300:	mov	x3, x0
  406304:	mov	w2, #0x5                   	// #5
  406308:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  40630c:	mov	x0, #0x0                   	// #0
  406310:	add	x1, x1, #0x3b0
  406314:	ldr	w20, [x3]
  406318:	bl	403350 <dcgettext@plt>
  40631c:	mov	x1, x24
  406320:	mov	x19, x0
  406324:	mov	w0, #0x4                   	// #4
  406328:	bl	40f698 <__fxstatat@plt+0xc1b8>
  40632c:	mov	w26, #0x0                   	// #0
  406330:	mov	x3, x0
  406334:	mov	x2, x19
  406338:	mov	w1, w20
  40633c:	mov	w0, #0x0                   	// #0
  406340:	bl	402c90 <error@plt>
  406344:	b	405cbc <__fxstatat@plt+0x27dc>
  406348:	ldrb	w0, [x25, #42]
  40634c:	cbnz	w0, 405b38 <__fxstatat@plt+0x2658>
  406350:	ldrb	w0, [x25, #25]
  406354:	cbnz	w0, 407230 <__fxstatat@plt+0x3d50>
  406358:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  40635c:	mov	w2, #0x5                   	// #5
  406360:	add	x1, x1, #0xc68
  406364:	mov	x0, #0x0                   	// #0
  406368:	bl	403350 <dcgettext@plt>
  40636c:	mov	x19, x0
  406370:	mov	x1, x21
  406374:	mov	w0, #0x4                   	// #4
  406378:	bl	40f698 <__fxstatat@plt+0xc1b8>
  40637c:	mov	w26, #0x0                   	// #0
  406380:	mov	x3, x0
  406384:	mov	x2, x19
  406388:	mov	w1, #0x0                   	// #0
  40638c:	mov	w0, #0x0                   	// #0
  406390:	bl	402c90 <error@plt>
  406394:	b	405cbc <__fxstatat@plt+0x27dc>
  406398:	ldrb	w0, [x25, #46]
  40639c:	cbz	w0, 406b78 <__fxstatat@plt+0x3698>
  4063a0:	and	w0, w28, #0xf000
  4063a4:	cmp	w0, #0x4, lsl #12
  4063a8:	b.eq	405e44 <__fxstatat@plt+0x2964>  // b.none
  4063ac:	ldr	x2, [x29, #328]
  4063b0:	mov	x1, x19
  4063b4:	mov	x0, x21
  4063b8:	bl	405150 <__fxstatat@plt+0x1c70>
  4063bc:	b	405e44 <__fxstatat@plt+0x2964>
  4063c0:	mov	x2, x27
  4063c4:	mov	x1, x21
  4063c8:	bl	40b128 <__fxstatat@plt+0x7c48>
  4063cc:	ands	w24, w0, #0xff
  4063d0:	b.ne	4076dc <__fxstatat@plt+0x41fc>  // b.any
  4063d4:	ldr	x0, [x25, #72]
  4063d8:	b	405b60 <__fxstatat@plt+0x2680>
  4063dc:	ldrb	w27, [x25, #24]
  4063e0:	mov	w4, #0x100                 	// #256
  4063e4:	cbnz	w27, 405bc8 <__fxstatat@plt+0x26e8>
  4063e8:	ldrb	w27, [x25, #44]
  4063ec:	cbnz	w27, 405bc8 <__fxstatat@plt+0x26e8>
  4063f0:	ldrb	w27, [x25, #23]
  4063f4:	cbnz	w27, 405bc8 <__fxstatat@plt+0x26e8>
  4063f8:	ldr	w0, [x25]
  4063fc:	mov	w27, #0x1                   	// #1
  406400:	cbnz	w0, 405bc8 <__fxstatat@plt+0x26e8>
  406404:	ldrb	w27, [x25, #21]
  406408:	cmp	w27, #0x0
  40640c:	cset	w4, ne  // ne = any
  406410:	lsl	w4, w4, #8
  406414:	b	405bc8 <__fxstatat@plt+0x26e8>
  406418:	ldr	w0, [x25, #8]
  40641c:	cmp	w0, #0x2
  406420:	b.ne	405b94 <__fxstatat@plt+0x26b4>  // b.any
  406424:	mov	w7, #0x0                   	// #0
  406428:	mov	w27, #0x0                   	// #0
  40642c:	mov	w4, #0x0                   	// #0
  406430:	b	405c10 <__fxstatat@plt+0x2730>
  406434:	ldrb	w0, [x25, #24]
  406438:	cbnz	w0, 406928 <__fxstatat@plt+0x3448>
  40643c:	and	w0, w28, #0xf000
  406440:	cmp	w0, #0x4, lsl #12
  406444:	b.eq	40645c <__fxstatat@plt+0x2f7c>  // b.none
  406448:	ldr	w0, [x25, #8]
  40644c:	cmp	w0, #0x2
  406450:	b.eq	405fd0 <__fxstatat@plt+0x2af0>  // b.none
  406454:	cmp	w0, #0x3
  406458:	b.eq	406e04 <__fxstatat@plt+0x3924>  // b.none
  40645c:	cbnz	w4, 405fd0 <__fxstatat@plt+0x2af0>
  406460:	ldr	w0, [x29, #544]
  406464:	and	w22, w28, #0xf000
  406468:	and	w1, w0, #0xf000
  40646c:	cmp	w1, #0x4, lsl #12
  406470:	b.eq	407158 <__fxstatat@plt+0x3c78>  // b.none
  406474:	cmp	w22, #0x4, lsl #12
  406478:	b.eq	406b90 <__fxstatat@plt+0x36b0>  // b.none
  40647c:	ldr	w3, [x25]
  406480:	cbz	w23, 4064c8 <__fxstatat@plt+0x2fe8>
  406484:	cmp	w3, #0x3
  406488:	b.eq	40762c <__fxstatat@plt+0x414c>  // b.none
  40648c:	ldr	x0, [x25, #64]
  406490:	add	x2, x29, #0x210
  406494:	mov	x1, x19
  406498:	str	w7, [x29, #328]
  40649c:	bl	40b128 <__fxstatat@plt+0x7c48>
  4064a0:	tst	w0, #0xff
  4064a4:	ldr	w7, [x29, #328]
  4064a8:	b.ne	407ef4 <__fxstatat@plt+0x4a14>  // b.any
  4064ac:	cmp	w22, #0x4, lsl #12
  4064b0:	b.eq	4064c4 <__fxstatat@plt+0x2fe4>  // b.none
  4064b4:	ldr	w0, [x29, #544]
  4064b8:	and	w1, w0, #0xf000
  4064bc:	cmp	w1, #0x4, lsl #12
  4064c0:	b.eq	407160 <__fxstatat@plt+0x3c80>  // b.none
  4064c4:	ldr	w3, [x25]
  4064c8:	ldrb	w1, [x25, #24]
  4064cc:	cbnz	w1, 407670 <__fxstatat@plt+0x4190>
  4064d0:	cbnz	w3, 407634 <__fxstatat@plt+0x4154>
  4064d4:	ldr	w0, [x29, #544]
  4064d8:	and	w0, w0, #0xf000
  4064dc:	cmp	w0, #0x4, lsl #12
  4064e0:	cset	w0, eq  // eq = none
  4064e4:	orr	w26, w1, w0
  4064e8:	cbz	w26, 407748 <__fxstatat@plt+0x4268>
  4064ec:	mov	w26, w7
  4064f0:	mov	w22, #0x11                  	// #17
  4064f4:	str	xzr, [x29, #328]
  4064f8:	b	405d90 <__fxstatat@plt+0x28b0>
  4064fc:	mov	x4, x25
  406500:	mov	w3, w26
  406504:	mov	w2, w28
  406508:	mov	x1, x19
  40650c:	mov	x0, x21
  406510:	bl	4057e8 <__fxstatat@plt+0x2308>
  406514:	tst	w0, #0xff
  406518:	b.eq	405cb8 <__fxstatat@plt+0x27d8>  // b.none
  40651c:	mov	w0, #0x12                  	// #18
  406520:	and	w0, w22, w0
  406524:	str	w0, [x29, #312]
  406528:	ldr	x0, [x29, #344]
  40652c:	ldp	x3, x2, [x29, #400]
  406530:	cbnz	x0, 406540 <__fxstatat@plt+0x3060>
  406534:	b	4066ac <__fxstatat@plt+0x31cc>
  406538:	ldr	x0, [x0]
  40653c:	cbz	x0, 4066ac <__fxstatat@plt+0x31cc>
  406540:	ldr	x1, [x0, #8]
  406544:	cmp	x1, x2
  406548:	b.ne	406538 <__fxstatat@plt+0x3058>  // b.any
  40654c:	ldr	x1, [x0, #16]
  406550:	cmp	x1, x3
  406554:	b.ne	406538 <__fxstatat@plt+0x3058>  // b.any
  406558:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40655c:	add	x1, x1, #0x2b0
  406560:	mov	w2, #0x5                   	// #5
  406564:	mov	x0, #0x0                   	// #0
  406568:	bl	403350 <dcgettext@plt>
  40656c:	mov	x20, x0
  406570:	mov	x1, x21
  406574:	mov	w0, #0x4                   	// #4
  406578:	bl	40f698 <__fxstatat@plt+0xc1b8>
  40657c:	mov	x3, x0
  406580:	mov	x2, x20
  406584:	mov	w1, #0x0                   	// #0
  406588:	mov	w0, #0x0                   	// #0
  40658c:	bl	402c90 <error@plt>
  406590:	b	4065d0 <__fxstatat@plt+0x30f0>
  406594:	ldrb	w0, [x25, #23]
  406598:	cbz	w0, 406a24 <__fxstatat@plt+0x3544>
  40659c:	ldrb	w2, [x25, #22]
  4065a0:	cbnz	w2, 4065b0 <__fxstatat@plt+0x30d0>
  4065a4:	ldr	w0, [x25, #8]
  4065a8:	cmp	w0, #0x3
  4065ac:	cset	w2, eq  // eq = none
  4065b0:	mov	w4, w24
  4065b4:	mov	x1, x19
  4065b8:	mov	x0, x21
  4065bc:	mov	w3, #0x0                   	// #0
  4065c0:	bl	405218 <__fxstatat@plt+0x1d38>
  4065c4:	str	wzr, [x29, #344]
  4065c8:	tst	w0, #0xff
  4065cc:	b.ne	4060b0 <__fxstatat@plt+0x2bd0>  // b.any
  4065d0:	ldrb	w0, [x25, #37]
  4065d4:	cbnz	w0, 405f18 <__fxstatat@plt+0x2a38>
  4065d8:	ldr	x0, [x29, #320]
  4065dc:	cbz	x0, 407208 <__fxstatat@plt+0x3d28>
  4065e0:	ldr	x0, [x29, #328]
  4065e4:	cbz	x0, 405cb8 <__fxstatat@plt+0x27d8>
  4065e8:	mov	x1, x19
  4065ec:	bl	403260 <rename@plt>
  4065f0:	cbnz	w0, 4071e0 <__fxstatat@plt+0x3d00>
  4065f4:	ldrb	w0, [x25, #46]
  4065f8:	cbz	w0, 405cb8 <__fxstatat@plt+0x27d8>
  4065fc:	mov	w2, #0x5                   	// #5
  406600:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  406604:	mov	x0, #0x0                   	// #0
  406608:	add	x1, x1, #0x298
  40660c:	bl	403350 <dcgettext@plt>
  406610:	mov	x20, x0
  406614:	ldr	x2, [x29, #328]
  406618:	mov	w1, #0x4                   	// #4
  40661c:	mov	w0, #0x0                   	// #0
  406620:	mov	w26, #0x0                   	// #0
  406624:	bl	40f5f8 <__fxstatat@plt+0xc118>
  406628:	mov	x21, x0
  40662c:	mov	x2, x19
  406630:	mov	w1, #0x4                   	// #4
  406634:	mov	w0, #0x1                   	// #1
  406638:	bl	40f5f8 <__fxstatat@plt+0xc118>
  40663c:	mov	x2, x21
  406640:	mov	x3, x0
  406644:	mov	x1, x20
  406648:	mov	w0, #0x1                   	// #1
  40664c:	bl	402f20 <__printf_chk@plt>
  406650:	b	405cbc <__fxstatat@plt+0x27dc>
  406654:	bl	4033f0 <__errno_location@plt>
  406658:	ldr	w22, [x0]
  40665c:	b	405adc <__fxstatat@plt+0x25fc>
  406660:	ldrb	w0, [x25, #22]
  406664:	cbz	w0, 406670 <__fxstatat@plt+0x3190>
  406668:	mov	w7, #0x0                   	// #0
  40666c:	b	405d78 <__fxstatat@plt+0x2898>
  406670:	mov	w2, #0x5                   	// #5
  406674:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  406678:	mov	x0, #0x0                   	// #0
  40667c:	add	x1, x1, #0x3b0
  406680:	bl	403350 <dcgettext@plt>
  406684:	mov	x20, x0
  406688:	mov	x1, x19
  40668c:	mov	w0, #0x4                   	// #4
  406690:	bl	40f698 <__fxstatat@plt+0xc1b8>
  406694:	mov	x3, x0
  406698:	mov	x2, x20
  40669c:	mov	w1, w27
  4066a0:	mov	w0, #0x0                   	// #0
  4066a4:	bl	402c90 <error@plt>
  4066a8:	b	405cbc <__fxstatat@plt+0x27dc>
  4066ac:	sub	sp, sp, #0x20
  4066b0:	ldr	x1, [x29, #344]
  4066b4:	add	x0, sp, #0x10
  4066b8:	stp	x1, x2, [sp, #16]
  4066bc:	str	x3, [sp, #32]
  4066c0:	str	x0, [x29, #304]
  4066c4:	cbnz	w26, 4066d8 <__fxstatat@plt+0x31f8>
  4066c8:	ldr	w0, [x29, #544]
  4066cc:	and	w0, w0, #0xf000
  4066d0:	cmp	w0, #0x4, lsl #12
  4066d4:	b.eq	40779c <__fxstatat@plt+0x42bc>  // b.none
  4066d8:	ldr	w0, [x29, #312]
  4066dc:	bic	w1, w22, w0
  4066e0:	mov	x0, x19
  4066e4:	bl	403480 <mkdir@plt>
  4066e8:	cbnz	w0, 407610 <__fxstatat@plt+0x4130>
  4066ec:	add	x2, x29, #0x210
  4066f0:	mov	x1, x19
  4066f4:	bl	403310 <__lxstat@plt>
  4066f8:	cbnz	w0, 407a94 <__fxstatat@plt+0x45b4>
  4066fc:	ldr	w22, [x29, #544]
  406700:	and	w0, w22, #0x1c0
  406704:	cmp	w0, #0x1c0
  406708:	b.eq	4077bc <__fxstatat@plt+0x42dc>  // b.none
  40670c:	orr	w1, w22, #0x1c0
  406710:	mov	x0, x19
  406714:	bl	402ea0 <chmod@plt>
  406718:	cbnz	w0, 407fdc <__fxstatat@plt+0x4afc>
  40671c:	mov	w0, #0x1                   	// #1
  406720:	str	w22, [x29, #152]
  406724:	str	wzr, [x29, #280]
  406728:	str	w0, [x29, #292]
  40672c:	ldrb	w0, [x20]
  406730:	cbz	w0, 40792c <__fxstatat@plt+0x444c>
  406734:	ldrb	w0, [x25, #46]
  406738:	cbz	w0, 406778 <__fxstatat@plt+0x3298>
  40673c:	ldrb	w0, [x25, #24]
  406740:	cbz	w0, 407ab0 <__fxstatat@plt+0x45d0>
  406744:	mov	w2, #0x5                   	// #5
  406748:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40674c:	mov	x0, #0x0                   	// #0
  406750:	add	x1, x1, #0x8
  406754:	bl	403350 <dcgettext@plt>
  406758:	mov	x22, x0
  40675c:	mov	x1, x19
  406760:	mov	w0, #0x4                   	// #4
  406764:	bl	40f698 <__fxstatat@plt+0xc1b8>
  406768:	mov	x2, x0
  40676c:	mov	x1, x22
  406770:	mov	w0, #0x1                   	// #1
  406774:	bl	402f20 <__printf_chk@plt>
  406778:	ldr	x2, [x29, #336]
  40677c:	ldrb	w0, [x25, #28]
  406780:	cmp	x2, #0x0
  406784:	cset	w1, ne  // ne = any
  406788:	ands	w0, w1, w0
  40678c:	mov	w27, w0
  406790:	b.ne	4075f0 <__fxstatat@plt+0x4110>  // b.any
  406794:	add	x8, x29, #0x300
  406798:	mov	x0, x21
  40679c:	ldp	x4, x5, [x25]
  4067a0:	mov	w1, #0x2                   	// #2
  4067a4:	ldp	x2, x3, [x25, #16]
  4067a8:	stp	x4, x5, [x8, #16]
  4067ac:	stp	x2, x3, [x8, #32]
  4067b0:	ldp	x6, x7, [x25, #32]
  4067b4:	stp	x6, x7, [x8, #48]
  4067b8:	ldp	x4, x5, [x25, #48]
  4067bc:	stp	x4, x5, [x8, #64]
  4067c0:	ldp	x2, x3, [x25, #64]
  4067c4:	stp	x2, x3, [x8, #80]
  4067c8:	bl	411370 <__fxstatat@plt+0xde90>
  4067cc:	str	x0, [x29, #320]
  4067d0:	cbz	x0, 407f90 <__fxstatat@plt+0x4ab0>
  4067d4:	ldr	w0, [x25, #4]
  4067d8:	cmp	w0, #0x3
  4067dc:	b.ne	4067e8 <__fxstatat@plt+0x3308>  // b.any
  4067e0:	mov	w0, #0x2                   	// #2
  4067e4:	str	w0, [x29, #788]
  4067e8:	ldr	x0, [x29, #320]
  4067ec:	ldrb	w0, [x0]
  4067f0:	cbz	w0, 408080 <__fxstatat@plt+0x4ba0>
  4067f4:	add	x0, x29, #0x290
  4067f8:	str	x0, [x29, #328]
  4067fc:	add	x0, x29, #0x310
  406800:	str	x0, [x29, #296]
  406804:	add	x0, x29, #0x160
  406808:	mov	w1, #0x0                   	// #0
  40680c:	add	x27, x29, #0x190
  406810:	str	w23, [x29, #256]
  406814:	str	x25, [x29, #264]
  406818:	mov	w25, w1
  40681c:	str	w28, [x29, #272]
  406820:	str	x0, [x29, #336]
  406824:	mov	w0, #0x1                   	// #1
  406828:	mov	w23, w0
  40682c:	str	w26, [x29, #344]
  406830:	ldr	x22, [x29, #320]
  406834:	ldr	x24, [x29, #912]
  406838:	b	40685c <__fxstatat@plt+0x337c>
  40683c:	ldrb	w1, [x29, #656]
  406840:	mov	x0, x22
  406844:	orr	w25, w1, w25
  406848:	bl	402c50 <strlen@plt>
  40684c:	add	x0, x0, #0x1
  406850:	add	x22, x22, x0
  406854:	ldrb	w0, [x22]
  406858:	cbz	w0, 4068e0 <__fxstatat@plt+0x3400>
  40685c:	mov	x1, x22
  406860:	mov	x2, #0x0                   	// #0
  406864:	mov	x0, x21
  406868:	bl	40b440 <__fxstatat@plt+0x7f60>
  40686c:	mov	x1, x22
  406870:	mov	x26, x0
  406874:	mov	x2, #0x0                   	// #0
  406878:	mov	x0, x19
  40687c:	bl	40b440 <__fxstatat@plt+0x7f60>
  406880:	mov	x28, x0
  406884:	ldp	x7, x1, [x29, #328]
  406888:	stp	x1, xzr, [sp]
  40688c:	mov	w6, #0x0                   	// #0
  406890:	ldp	x5, x4, [x29, #296]
  406894:	mov	x3, x27
  406898:	ldrb	w2, [x20]
  40689c:	mov	x1, x28
  4068a0:	strb	w2, [x29, #656]
  4068a4:	mov	x0, x26
  4068a8:	ldrb	w2, [x29, #344]
  4068ac:	bl	405a88 <__fxstatat@plt+0x25a8>
  4068b0:	mov	w3, w0
  4068b4:	ldrb	w2, [x29, #352]
  4068b8:	mov	x0, x28
  4068bc:	ldrb	w1, [x24]
  4068c0:	and	w23, w23, w3
  4068c4:	orr	w1, w1, w2
  4068c8:	strb	w1, [x24]
  4068cc:	bl	4031b0 <free@plt>
  4068d0:	mov	x0, x26
  4068d4:	bl	4031b0 <free@plt>
  4068d8:	ldrb	w0, [x29, #352]
  4068dc:	cbz	w0, 40683c <__fxstatat@plt+0x335c>
  4068e0:	mov	w27, w23
  4068e4:	mov	w22, w25
  4068e8:	ldr	w23, [x29, #256]
  4068ec:	ldr	w28, [x29, #272]
  4068f0:	ldr	w26, [x29, #344]
  4068f4:	ldr	x25, [x29, #264]
  4068f8:	ldr	x0, [x29, #320]
  4068fc:	bl	4031b0 <free@plt>
  406900:	strb	w22, [x20]
  406904:	mov	w24, w26
  406908:	cbnz	w23, 407438 <__fxstatat@plt+0x3f58>
  40690c:	ldr	w23, [x29, #280]
  406910:	mov	w26, w27
  406914:	mov	w20, #0x0                   	// #0
  406918:	b	406138 <__fxstatat@plt+0x2c58>
  40691c:	ldrb	w0, [x25, #24]
  406920:	cbz	w0, 406448 <__fxstatat@plt+0x2f68>
  406924:	nop
  406928:	ldr	w0, [x25, #8]
  40692c:	cmp	w0, #0x2
  406930:	b.eq	4069c0 <__fxstatat@plt+0x34e0>  // b.none
  406934:	cmp	w0, #0x3
  406938:	b.eq	406998 <__fxstatat@plt+0x34b8>  // b.none
  40693c:	cmp	w0, #0x4
  406940:	b.ne	40645c <__fxstatat@plt+0x2f7c>  // b.any
  406944:	ldrb	w0, [x25, #47]
  406948:	cbz	w0, 40645c <__fxstatat@plt+0x2f7c>
  40694c:	ldr	w0, [x29, #544]
  406950:	and	w1, w0, #0xf000
  406954:	cmp	w1, #0xa, lsl #12
  406958:	b.eq	407ff8 <__fxstatat@plt+0x4b18>  // b.none
  40695c:	str	w7, [x29, #320]
  406960:	str	w4, [x29, #328]
  406964:	bl	414708 <__fxstatat@plt+0x11228>
  406968:	ldr	w7, [x29, #320]
  40696c:	tst	w0, #0xff
  406970:	ldr	w4, [x29, #328]
  406974:	b.ne	40645c <__fxstatat@plt+0x2f7c>  // b.any
  406978:	mov	x0, x19
  40697c:	mov	w1, #0x2                   	// #2
  406980:	str	w7, [x29, #320]
  406984:	str	w4, [x29, #328]
  406988:	bl	402da0 <euidaccess@plt>
  40698c:	ldr	w7, [x29, #320]
  406990:	ldr	w4, [x29, #328]
  406994:	cbz	w0, 40645c <__fxstatat@plt+0x2f7c>
  406998:	add	x2, x29, #0x220
  40699c:	mov	x1, x19
  4069a0:	mov	x0, x25
  4069a4:	str	w7, [x29, #320]
  4069a8:	str	w4, [x29, #328]
  4069ac:	bl	405398 <__fxstatat@plt+0x1eb8>
  4069b0:	ldr	w7, [x29, #320]
  4069b4:	tst	w0, #0xff
  4069b8:	ldr	w4, [x29, #328]
  4069bc:	b.ne	40645c <__fxstatat@plt+0x2f7c>  // b.any
  4069c0:	ldr	x0, [x29, #920]
  4069c4:	cbz	x0, 405fd0 <__fxstatat@plt+0x2af0>
  4069c8:	ldr	x1, [x29, #920]
  4069cc:	mov	w0, #0x1                   	// #1
  4069d0:	mov	w26, #0x1                   	// #1
  4069d4:	strb	w0, [x1]
  4069d8:	b	405cbc <__fxstatat@plt+0x27dc>
  4069dc:	ldrb	w2, [x25, #23]
  4069e0:	str	xzr, [x29, #320]
  4069e4:	cbnz	w2, 405f3c <__fxstatat@plt+0x2a5c>
  4069e8:	cmp	w1, #0x1
  4069ec:	b.hi	406e34 <__fxstatat@plt+0x3954>  // b.pmore
  4069f0:	ldr	w1, [x25, #4]
  4069f4:	cbz	w23, 406a00 <__fxstatat@plt+0x3520>
  4069f8:	cmp	w1, #0x3
  4069fc:	b.eq	406e34 <__fxstatat@plt+0x3954>  // b.none
  406a00:	str	xzr, [x29, #320]
  406a04:	cmp	w1, #0x4
  406a08:	b.eq	406e34 <__fxstatat@plt+0x3954>  // b.none
  406a0c:	cbnz	w0, 405f3c <__fxstatat@plt+0x2a5c>
  406a10:	b	405fec <__fxstatat@plt+0x2b0c>
  406a14:	mov	w26, #0x1                   	// #1
  406a18:	mov	w23, w26
  406a1c:	str	wzr, [x29, #292]
  406a20:	b	406124 <__fxstatat@plt+0x2c44>
  406a24:	cmp	w27, #0x8, lsl #12
  406a28:	b.eq	407450 <__fxstatat@plt+0x3f70>  // b.none
  406a2c:	cmp	w27, #0xa, lsl #12
  406a30:	ldrb	w1, [x25, #20]
  406a34:	cset	w0, ne  // ne = any
  406a38:	ands	w0, w0, w1
  406a3c:	str	w0, [x29, #344]
  406a40:	b.ne	407450 <__fxstatat@plt+0x3f70>  // b.any
  406a44:	cmp	w27, #0x1, lsl #12
  406a48:	b.eq	407c60 <__fxstatat@plt+0x4780>  // b.none
  406a4c:	and	w0, w27, #0xffffbfff
  406a50:	mov	w1, #0xc000                	// #49152
  406a54:	cmp	w0, #0x2, lsl #12
  406a58:	ccmp	w27, w1, #0x4, ne  // ne = any
  406a5c:	b.ne	407968 <__fxstatat@plt+0x4488>  // b.any
  406a60:	ldr	x2, [x29, #432]
  406a64:	ldr	w0, [x29, #312]
  406a68:	bic	w1, w28, w0
  406a6c:	mov	x0, x19
  406a70:	bl	415440 <__fxstatat@plt+0x11f60>
  406a74:	cbz	w0, 4060b0 <__fxstatat@plt+0x2bd0>
  406a78:	bl	4033f0 <__errno_location@plt>
  406a7c:	mov	x3, x0
  406a80:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  406a84:	add	x1, x1, #0x220
  406a88:	mov	w2, #0x5                   	// #5
  406a8c:	mov	x0, #0x0                   	// #0
  406a90:	ldr	w21, [x3]
  406a94:	bl	403350 <dcgettext@plt>
  406a98:	mov	x1, x19
  406a9c:	mov	x20, x0
  406aa0:	mov	w0, #0x4                   	// #4
  406aa4:	bl	40f698 <__fxstatat@plt+0xc1b8>
  406aa8:	mov	x2, x20
  406aac:	mov	x3, x0
  406ab0:	mov	w1, w21
  406ab4:	mov	w0, #0x0                   	// #0
  406ab8:	bl	402c90 <error@plt>
  406abc:	b	4065d0 <__fxstatat@plt+0x30f0>
  406ac0:	ldr	w1, [x29, #420]
  406ac4:	b	4069e8 <__fxstatat@plt+0x3508>
  406ac8:	mov	w6, #0x0                   	// #0
  406acc:	mov	w22, #0x0                   	// #0
  406ad0:	ldr	w3, [x29, #416]
  406ad4:	and	w3, w3, #0xf000
  406ad8:	cmp	w3, #0xa, lsl #12
  406adc:	b.eq	4077ec <__fxstatat@plt+0x430c>  // b.none
  406ae0:	add	x22, x29, #0x210
  406ae4:	add	x2, x29, #0x190
  406ae8:	ldr	w4, [x25]
  406aec:	cbz	w4, 40724c <__fxstatat@plt+0x3d6c>
  406af0:	cbnz	w6, 407c38 <__fxstatat@plt+0x4758>
  406af4:	ldrb	w0, [x25, #24]
  406af8:	cbnz	w0, 405c0c <__fxstatat@plt+0x272c>
  406afc:	ldr	w0, [x25, #4]
  406b00:	cmp	w0, #0x2
  406b04:	b.eq	405c0c <__fxstatat@plt+0x272c>  // b.none
  406b08:	cmp	w3, #0xa, lsl #12
  406b0c:	b.ne	405c0c <__fxstatat@plt+0x272c>  // b.any
  406b10:	ldr	w0, [x22, #16]
  406b14:	and	w0, w0, #0xf000
  406b18:	cmp	w0, #0xa, lsl #12
  406b1c:	b.eq	405c0c <__fxstatat@plt+0x272c>  // b.none
  406b20:	mov	w2, #0x5                   	// #5
  406b24:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  406b28:	mov	x0, #0x0                   	// #0
  406b2c:	add	x1, x1, #0xce0
  406b30:	bl	403350 <dcgettext@plt>
  406b34:	mov	x20, x0
  406b38:	mov	x2, x21
  406b3c:	mov	w1, #0x4                   	// #4
  406b40:	mov	w0, #0x0                   	// #0
  406b44:	bl	40f5f8 <__fxstatat@plt+0xc118>
  406b48:	mov	x2, x19
  406b4c:	mov	x21, x0
  406b50:	mov	w1, #0x4                   	// #4
  406b54:	mov	w0, #0x1                   	// #1
  406b58:	bl	40f5f8 <__fxstatat@plt+0xc118>
  406b5c:	mov	x4, x0
  406b60:	mov	x3, x21
  406b64:	mov	x2, x20
  406b68:	mov	w1, #0x0                   	// #0
  406b6c:	mov	w0, #0x0                   	// #0
  406b70:	bl	402c90 <error@plt>
  406b74:	b	405cbc <__fxstatat@plt+0x27dc>
  406b78:	str	xzr, [x29, #320]
  406b7c:	cbz	w22, 405fec <__fxstatat@plt+0x2b0c>
  406b80:	b	405e48 <__fxstatat@plt+0x2968>
  406b84:	bl	409a90 <__fxstatat@plt+0x65b0>
  406b88:	str	x0, [x29, #320]
  406b8c:	b	405e78 <__fxstatat@plt+0x2998>
  406b90:	ldrb	w1, [x25, #24]
  406b94:	cbz	w1, 40784c <__fxstatat@plt+0x436c>
  406b98:	ldr	w3, [x25]
  406b9c:	cbz	w3, 40784c <__fxstatat@plt+0x436c>
  406ba0:	cbnz	w23, 406484 <__fxstatat@plt+0x2fa4>
  406ba4:	ldr	w1, [x29, #416]
  406ba8:	and	w1, w1, #0xf000
  406bac:	cmp	w1, #0x4, lsl #12
  406bb0:	b.eq	40768c <__fxstatat@plt+0x41ac>  // b.none
  406bb4:	mov	x0, x21
  406bb8:	str	w3, [x29, #320]
  406bbc:	str	w7, [x29, #328]
  406bc0:	bl	40af70 <__fxstatat@plt+0x7a90>
  406bc4:	mov	x22, x0
  406bc8:	ldrb	w0, [x0]
  406bcc:	ldr	w3, [x29, #320]
  406bd0:	ldr	w7, [x29, #328]
  406bd4:	cmp	w0, #0x2e
  406bd8:	b.eq	407a6c <__fxstatat@plt+0x458c>  // b.none
  406bdc:	cmp	w3, #0x3
  406be0:	b.eq	406ce0 <__fxstatat@plt+0x3800>  // b.none
  406be4:	mov	x0, x22
  406be8:	str	w3, [x29, #312]
  406bec:	bl	402c50 <strlen@plt>
  406bf0:	mov	x4, x0
  406bf4:	mov	x0, x19
  406bf8:	str	x4, [x29, #320]
  406bfc:	bl	40af70 <__fxstatat@plt+0x7a90>
  406c00:	str	x0, [x29, #304]
  406c04:	bl	402c50 <strlen@plt>
  406c08:	mov	x2, x0
  406c0c:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  406c10:	str	x2, [x29, #328]
  406c14:	ldr	x6, [x1, #2504]
  406c18:	str	x6, [x29, #296]
  406c1c:	mov	x0, x6
  406c20:	bl	402c50 <strlen@plt>
  406c24:	mov	x5, x0
  406c28:	ldp	x4, x2, [x29, #320]
  406c2c:	str	x5, [x29, #328]
  406c30:	ldr	w3, [x29, #312]
  406c34:	add	x0, x2, x0
  406c38:	cmp	x4, x0
  406c3c:	b.ne	406ce0 <__fxstatat@plt+0x3800>  // b.any
  406c40:	ldr	x1, [x29, #304]
  406c44:	mov	x0, x22
  406c48:	str	x2, [x29, #312]
  406c4c:	str	w3, [x29, #320]
  406c50:	bl	4030e0 <memcmp@plt>
  406c54:	ldr	w3, [x29, #320]
  406c58:	cbnz	w0, 406ce0 <__fxstatat@plt+0x3800>
  406c5c:	ldr	x6, [x29, #296]
  406c60:	str	w3, [x29, #320]
  406c64:	ldr	x2, [x29, #312]
  406c68:	mov	x1, x6
  406c6c:	add	x0, x22, x2
  406c70:	bl	403130 <strcmp@plt>
  406c74:	ldr	w3, [x29, #320]
  406c78:	cbnz	w0, 406ce0 <__fxstatat@plt+0x3800>
  406c7c:	mov	x0, x19
  406c80:	bl	402c50 <strlen@plt>
  406c84:	ldr	x5, [x29, #328]
  406c88:	mov	x22, x0
  406c8c:	add	x5, x5, #0x1
  406c90:	add	x0, x5, x0
  406c94:	bl	4148f0 <__fxstatat@plt+0x11410>
  406c98:	mov	x2, x22
  406c9c:	mov	x1, x19
  406ca0:	mov	x22, x0
  406ca4:	bl	403210 <mempcpy@plt>
  406ca8:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  406cac:	ldr	x1, [x1, #2504]
  406cb0:	bl	4032d0 <strcpy@plt>
  406cb4:	mov	x1, x22
  406cb8:	add	x2, x29, #0x310
  406cbc:	mov	w0, #0x0                   	// #0
  406cc0:	bl	403420 <__xstat@plt>
  406cc4:	mov	w1, w0
  406cc8:	mov	x0, x22
  406ccc:	mov	w22, w1
  406cd0:	bl	4031b0 <free@plt>
  406cd4:	cbz	w22, 406e7c <__fxstatat@plt+0x399c>
  406cd8:	ldr	w3, [x25]
  406cdc:	nop
  406ce0:	mov	w2, w3
  406ce4:	mov	x1, x19
  406ce8:	mov	w0, #0xffffff9c            	// #-100
  406cec:	bl	40aa80 <__fxstatat@plt+0x75a0>
  406cf0:	str	x0, [x29, #328]
  406cf4:	mov	x22, x0
  406cf8:	cbz	x0, 4078ec <__fxstatat@plt+0x440c>
  406cfc:	bl	402c50 <strlen@plt>
  406d00:	add	x3, x0, #0x10
  406d04:	and	x3, x3, #0xfffffffffffffff0
  406d08:	mov	x1, x22
  406d0c:	sub	sp, sp, x3
  406d10:	add	x2, x0, #0x1
  406d14:	add	x0, sp, #0x10
  406d18:	str	x22, [x29, #328]
  406d1c:	bl	402c10 <memcpy@plt>
  406d20:	mov	x1, x0
  406d24:	ldr	x0, [x29, #328]
  406d28:	mov	w26, #0x1                   	// #1
  406d2c:	mov	w22, #0x11                  	// #17
  406d30:	str	x1, [x29, #328]
  406d34:	bl	4031b0 <free@plt>
  406d38:	b	405d90 <__fxstatat@plt+0x28b0>
  406d3c:	mov	w2, #0x5                   	// #5
  406d40:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  406d44:	mov	x0, #0x0                   	// #0
  406d48:	add	x1, x1, #0xfe0
  406d4c:	bl	403350 <dcgettext@plt>
  406d50:	mov	x1, x0
  406d54:	mov	w0, #0x1                   	// #1
  406d58:	bl	402f20 <__printf_chk@plt>
  406d5c:	ldr	x2, [x29, #328]
  406d60:	mov	x1, x19
  406d64:	mov	x0, x21
  406d68:	bl	405150 <__fxstatat@plt+0x1c70>
  406d6c:	b	405fec <__fxstatat@plt+0x2b0c>
  406d70:	mov	w2, #0x5                   	// #5
  406d74:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  406d78:	mov	x0, #0x0                   	// #0
  406d7c:	add	x1, x1, #0x40
  406d80:	bl	403350 <dcgettext@plt>
  406d84:	mov	x20, x0
  406d88:	mov	x2, x19
  406d8c:	mov	w1, #0x4                   	// #4
  406d90:	mov	w0, #0x0                   	// #0
  406d94:	bl	40f5f8 <__fxstatat@plt+0xc118>
  406d98:	mov	x2, x21
  406d9c:	mov	x22, x0
  406da0:	mov	w1, #0x4                   	// #4
  406da4:	mov	w0, #0x1                   	// #1
  406da8:	bl	40f5f8 <__fxstatat@plt+0xc118>
  406dac:	mov	x4, x0
  406db0:	mov	x3, x22
  406db4:	mov	x2, x20
  406db8:	mov	w1, w24
  406dbc:	mov	w0, #0x0                   	// #0
  406dc0:	bl	402c90 <error@plt>
  406dc4:	b	4065d0 <__fxstatat@plt+0x30f0>
  406dc8:	add	x0, x29, #0x310
  406dcc:	mov	x1, x19
  406dd0:	mov	x27, x0
  406dd4:	mov	x2, x0
  406dd8:	mov	w0, #0x0                   	// #0
  406ddc:	bl	403310 <__lxstat@plt>
  406de0:	cbnz	w0, 405e34 <__fxstatat@plt+0x2954>
  406de4:	mov	x2, x27
  406de8:	b	405db4 <__fxstatat@plt+0x28d4>
  406dec:	ldr	x0, [x25, #64]
  406df0:	mov	x1, x19
  406df4:	mov	w26, w23
  406df8:	add	x2, x29, #0x190
  406dfc:	bl	40b098 <__fxstatat@plt+0x7bb8>
  406e00:	b	405cbc <__fxstatat@plt+0x27dc>
  406e04:	add	x2, x29, #0x220
  406e08:	mov	x1, x19
  406e0c:	mov	x0, x25
  406e10:	str	w7, [x29, #320]
  406e14:	str	w4, [x29, #328]
  406e18:	bl	405398 <__fxstatat@plt+0x1eb8>
  406e1c:	ldr	w7, [x29, #320]
  406e20:	tst	w0, #0xff
  406e24:	ldr	w4, [x29, #328]
  406e28:	b.ne	40645c <__fxstatat@plt+0x2f7c>  // b.any
  406e2c:	mov	w26, #0x1                   	// #1
  406e30:	b	405cbc <__fxstatat@plt+0x27dc>
  406e34:	ldp	x2, x1, [x29, #400]
  406e38:	mov	x0, x19
  406e3c:	bl	409ac8 <__fxstatat@plt+0x65e8>
  406e40:	str	x0, [x29, #320]
  406e44:	cbz	x0, 406f80 <__fxstatat@plt+0x3aa0>
  406e48:	and	w0, w28, #0xf000
  406e4c:	cmp	w0, #0x4, lsl #12
  406e50:	b.eq	405e7c <__fxstatat@plt+0x299c>  // b.none
  406e54:	ldrb	w3, [x25, #46]
  406e58:	mov	w4, w24
  406e5c:	ldr	x0, [x29, #320]
  406e60:	mov	x1, x19
  406e64:	mov	w2, #0x1                   	// #1
  406e68:	bl	405218 <__fxstatat@plt+0x1d38>
  406e6c:	tst	w0, #0xff
  406e70:	b.eq	405f10 <__fxstatat@plt+0x2a30>  // b.none
  406e74:	mov	w26, #0x1                   	// #1
  406e78:	b	405cbc <__fxstatat@plt+0x27dc>
  406e7c:	ldr	x1, [x29, #408]
  406e80:	ldr	x0, [x29, #792]
  406e84:	cmp	x1, x0
  406e88:	b.ne	406cd8 <__fxstatat@plt+0x37f8>  // b.any
  406e8c:	ldr	x1, [x29, #400]
  406e90:	ldr	x0, [x29, #784]
  406e94:	cmp	x1, x0
  406e98:	b.ne	406cd8 <__fxstatat@plt+0x37f8>  // b.any
  406e9c:	ldrb	w0, [x25, #24]
  406ea0:	cbz	w0, 407e78 <__fxstatat@plt+0x4998>
  406ea4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  406ea8:	mov	w2, #0x5                   	// #5
  406eac:	add	x1, x1, #0xdd8
  406eb0:	mov	x0, #0x0                   	// #0
  406eb4:	bl	403350 <dcgettext@plt>
  406eb8:	mov	x20, x0
  406ebc:	mov	x2, x19
  406ec0:	mov	w1, #0x4                   	// #4
  406ec4:	mov	w0, #0x0                   	// #0
  406ec8:	bl	40f5f8 <__fxstatat@plt+0xc118>
  406ecc:	mov	x2, x21
  406ed0:	mov	x19, x0
  406ed4:	mov	w1, #0x4                   	// #4
  406ed8:	mov	w0, #0x1                   	// #1
  406edc:	bl	40f5f8 <__fxstatat@plt+0xc118>
  406ee0:	mov	x4, x0
  406ee4:	mov	x3, x19
  406ee8:	mov	x2, x20
  406eec:	mov	w1, #0x0                   	// #0
  406ef0:	mov	w0, #0x0                   	// #0
  406ef4:	bl	402c90 <error@plt>
  406ef8:	b	405cbc <__fxstatat@plt+0x27dc>
  406efc:	mov	x1, x19
  406f00:	mov	x0, x21
  406f04:	bl	403260 <rename@plt>
  406f08:	cbz	w0, 405fa0 <__fxstatat@plt+0x2ac0>
  406f0c:	bl	4033f0 <__errno_location@plt>
  406f10:	ldr	w22, [x0]
  406f14:	cbnz	w22, 405f44 <__fxstatat@plt+0x2a64>
  406f18:	b	405fa0 <__fxstatat@plt+0x2ac0>
  406f1c:	mov	w2, #0x5                   	// #5
  406f20:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  406f24:	mov	x0, #0x0                   	// #0
  406f28:	add	x1, x1, #0xf88
  406f2c:	bl	403350 <dcgettext@plt>
  406f30:	mov	x20, x0
  406f34:	mov	x2, x21
  406f38:	mov	w1, #0x4                   	// #4
  406f3c:	mov	w0, #0x0                   	// #0
  406f40:	bl	40f5f8 <__fxstatat@plt+0xc118>
  406f44:	mov	x2, x19
  406f48:	mov	x21, x0
  406f4c:	mov	w1, #0x4                   	// #4
  406f50:	mov	w0, #0x1                   	// #1
  406f54:	bl	40f5f8 <__fxstatat@plt+0xc118>
  406f58:	mov	x4, x0
  406f5c:	mov	x3, x21
  406f60:	mov	x2, x20
  406f64:	mov	w1, w22
  406f68:	mov	w0, #0x0                   	// #0
  406f6c:	bl	402c90 <error@plt>
  406f70:	ldp	x1, x0, [x29, #400]
  406f74:	mov	w26, #0x0                   	// #0
  406f78:	bl	409a40 <__fxstatat@plt+0x6560>
  406f7c:	b	405cbc <__fxstatat@plt+0x27dc>
  406f80:	ldrb	w0, [x25, #24]
  406f84:	cbnz	w0, 405f3c <__fxstatat@plt+0x2a5c>
  406f88:	b	405fec <__fxstatat@plt+0x2b0c>
  406f8c:	ldr	x3, [x29, #400]
  406f90:	ldr	x2, [x29, #528]
  406f94:	cmp	x3, x2
  406f98:	b.ne	405c00 <__fxstatat@plt+0x2720>  // b.any
  406f9c:	ldrb	w4, [x25, #23]
  406fa0:	cbnz	w4, 405c10 <__fxstatat@plt+0x2730>
  406fa4:	ldr	w2, [x25, #4]
  406fa8:	cmp	w2, #0x2
  406fac:	b.eq	407920 <__fxstatat@plt+0x4440>  // b.none
  406fb0:	add	x0, x29, #0x290
  406fb4:	mov	x1, x19
  406fb8:	mov	x2, x0
  406fbc:	str	w7, [x29, #312]
  406fc0:	str	w4, [x29, #320]
  406fc4:	str	x0, [x29, #328]
  406fc8:	mov	w0, #0x0                   	// #0
  406fcc:	bl	403310 <__lxstat@plt>
  406fd0:	ldr	w7, [x29, #312]
  406fd4:	ldr	w4, [x29, #320]
  406fd8:	cbnz	w0, 405c10 <__fxstatat@plt+0x2730>
  406fdc:	add	x1, x29, #0x310
  406fe0:	str	w7, [x29, #312]
  406fe4:	mov	x2, x1
  406fe8:	mov	x1, x21
  406fec:	str	x2, [x29, #296]
  406ff0:	str	w4, [x29, #320]
  406ff4:	bl	403310 <__lxstat@plt>
  406ff8:	ldr	w7, [x29, #312]
  406ffc:	ldr	w4, [x29, #320]
  407000:	cbnz	w0, 405c10 <__fxstatat@plt+0x2730>
  407004:	ldr	x1, [x29, #664]
  407008:	mov	w6, #0x0                   	// #0
  40700c:	ldr	x0, [x29, #792]
  407010:	cmp	x0, x1
  407014:	b.ne	407028 <__fxstatat@plt+0x3b48>  // b.any
  407018:	ldr	x2, [x29, #656]
  40701c:	ldr	x3, [x29, #784]
  407020:	cmp	x3, x2
  407024:	cset	w6, eq  // eq = none
  407028:	ldr	w3, [x29, #800]
  40702c:	ldr	x2, [x29, #296]
  407030:	and	w3, w3, #0xf000
  407034:	cmp	w3, #0xa, lsl #12
  407038:	ldr	x22, [x29, #328]
  40703c:	b.ne	406ae8 <__fxstatat@plt+0x3608>  // b.any
  407040:	ldr	w5, [x29, #672]
  407044:	and	w5, w5, #0xf000
  407048:	cmp	w5, #0xa, lsl #12
  40704c:	b.ne	406ae8 <__fxstatat@plt+0x3608>  // b.any
  407050:	ldrb	w5, [x25, #21]
  407054:	cbz	w5, 406ae8 <__fxstatat@plt+0x3608>
  407058:	b	405c10 <__fxstatat@plt+0x2730>
  40705c:	ldrb	w0, [x25, #24]
  407060:	cbz	w0, 40645c <__fxstatat@plt+0x2f7c>
  407064:	b	406928 <__fxstatat@plt+0x3448>
  407068:	mov	w2, #0x5                   	// #5
  40706c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407070:	mov	x0, #0x0                   	// #0
  407074:	add	x1, x1, #0xf48
  407078:	bl	403350 <dcgettext@plt>
  40707c:	mov	x1, x0
  407080:	mov	w0, #0x1                   	// #1
  407084:	bl	402f20 <__printf_chk@plt>
  407088:	ldr	x2, [x29, #328]
  40708c:	mov	x1, x19
  407090:	mov	x0, x21
  407094:	bl	405150 <__fxstatat@plt+0x1c70>
  407098:	b	405fa8 <__fxstatat@plt+0x2ac8>
  40709c:	bl	4033f0 <__errno_location@plt>
  4070a0:	ldrb	w1, [x25, #35]
  4070a4:	cbnz	w1, 4075dc <__fxstatat@plt+0x40fc>
  4070a8:	mov	w21, #0x5f                  	// #95
  4070ac:	str	w21, [x0]
  4070b0:	mov	w2, #0x5                   	// #5
  4070b4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4070b8:	mov	x0, #0x0                   	// #0
  4070bc:	add	x1, x1, #0xc38
  4070c0:	bl	403350 <dcgettext@plt>
  4070c4:	mov	x20, x0
  4070c8:	mov	x2, x19
  4070cc:	mov	w1, #0x4                   	// #4
  4070d0:	mov	w0, #0x0                   	// #0
  4070d4:	bl	40f5f8 <__fxstatat@plt+0xc118>
  4070d8:	mov	x2, x20
  4070dc:	mov	x3, x0
  4070e0:	mov	w1, w21
  4070e4:	mov	w0, #0x0                   	// #0
  4070e8:	bl	402c90 <error@plt>
  4070ec:	b	405fb0 <__fxstatat@plt+0x2ad0>
  4070f0:	bl	403160 <rmdir@plt>
  4070f4:	cbz	w0, 405f90 <__fxstatat@plt+0x2ab0>
  4070f8:	bl	4033f0 <__errno_location@plt>
  4070fc:	ldr	w26, [x0]
  407100:	cmp	w26, #0x2
  407104:	b.eq	405f90 <__fxstatat@plt+0x2ab0>  // b.none
  407108:	mov	w2, #0x5                   	// #5
  40710c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407110:	mov	x0, #0x0                   	// #0
  407114:	add	x1, x1, #0xfa0
  407118:	bl	403350 <dcgettext@plt>
  40711c:	mov	x20, x0
  407120:	mov	x2, x21
  407124:	mov	w1, #0x4                   	// #4
  407128:	mov	w0, #0x0                   	// #0
  40712c:	bl	40f5f8 <__fxstatat@plt+0xc118>
  407130:	mov	x2, x19
  407134:	mov	x21, x0
  407138:	mov	w1, #0x4                   	// #4
  40713c:	mov	w0, #0x1                   	// #1
  407140:	bl	40f5f8 <__fxstatat@plt+0xc118>
  407144:	mov	x4, x0
  407148:	mov	x3, x21
  40714c:	mov	x2, x20
  407150:	mov	w1, w26
  407154:	b	406f68 <__fxstatat@plt+0x3a88>
  407158:	cmp	w22, #0x4, lsl #12
  40715c:	b.eq	4064c4 <__fxstatat@plt+0x2fe4>  // b.none
  407160:	ldrb	w1, [x25, #24]
  407164:	cbz	w1, 407170 <__fxstatat@plt+0x3c90>
  407168:	ldr	w3, [x25]
  40716c:	cbnz	w3, 406ba4 <__fxstatat@plt+0x36c4>
  407170:	mov	w2, #0x5                   	// #5
  407174:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407178:	mov	x0, #0x0                   	// #0
  40717c:	add	x1, x1, #0xd68
  407180:	bl	403350 <dcgettext@plt>
  407184:	mov	x20, x0
  407188:	mov	x1, x19
  40718c:	mov	w0, #0x4                   	// #4
  407190:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407194:	mov	x3, x0
  407198:	mov	x2, x20
  40719c:	mov	w1, #0x0                   	// #0
  4071a0:	mov	w0, #0x0                   	// #0
  4071a4:	bl	402c90 <error@plt>
  4071a8:	b	405cbc <__fxstatat@plt+0x27dc>
  4071ac:	ldrb	w0, [x25, #39]
  4071b0:	cbz	w0, 405cbc <__fxstatat@plt+0x27dc>
  4071b4:	mov	w3, #0xffffffff            	// #-1
  4071b8:	mov	x2, x19
  4071bc:	mov	x0, x21
  4071c0:	mov	x4, x25
  4071c4:	mov	w1, w3
  4071c8:	bl	404ef0 <__fxstatat@plt+0x1a10>
  4071cc:	tst	w0, #0xff
  4071d0:	b.ne	405cbc <__fxstatat@plt+0x27dc>  // b.any
  4071d4:	ldrb	w0, [x25, #40]
  4071d8:	cbnz	w0, 405cb8 <__fxstatat@plt+0x27d8>
  4071dc:	b	405cbc <__fxstatat@plt+0x27dc>
  4071e0:	bl	4033f0 <__errno_location@plt>
  4071e4:	mov	x3, x0
  4071e8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4071ec:	add	x1, x1, #0x280
  4071f0:	mov	w2, #0x5                   	// #5
  4071f4:	mov	x0, #0x0                   	// #0
  4071f8:	ldr	w20, [x3]
  4071fc:	bl	403350 <dcgettext@plt>
  407200:	mov	x1, x19
  407204:	b	406320 <__fxstatat@plt+0x2e40>
  407208:	ldp	x1, x0, [x29, #400]
  40720c:	bl	409a40 <__fxstatat@plt+0x6560>
  407210:	b	4065e0 <__fxstatat@plt+0x3100>
  407214:	ldp	x1, x0, [x29, #400]
  407218:	bl	409a90 <__fxstatat@plt+0x65b0>
  40721c:	str	x0, [x29, #320]
  407220:	b	406e44 <__fxstatat@plt+0x3964>
  407224:	ldrb	w0, [x22, #1]
  407228:	cbz	w0, 406080 <__fxstatat@plt+0x2ba0>
  40722c:	b	406068 <__fxstatat@plt+0x2b88>
  407230:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407234:	mov	w2, #0x5                   	// #5
  407238:	add	x1, x1, #0xc90
  40723c:	mov	x0, #0x0                   	// #0
  407240:	bl	403350 <dcgettext@plt>
  407244:	mov	x19, x0
  407248:	b	406370 <__fxstatat@plt+0x2e90>
  40724c:	ldrb	w5, [x25, #24]
  407250:	cbnz	w5, 40771c <__fxstatat@plt+0x423c>
  407254:	ldrb	w4, [x25, #21]
  407258:	cbnz	w4, 40771c <__fxstatat@plt+0x423c>
  40725c:	cmp	w3, #0xa, lsl #12
  407260:	b.eq	40728c <__fxstatat@plt+0x3dac>  // b.none
  407264:	ldr	w0, [x22, #16]
  407268:	and	w0, w0, #0xf000
  40726c:	cmp	w0, #0xa, lsl #12
  407270:	b.ne	407398 <__fxstatat@plt+0x3eb8>  // b.any
  407274:	ldrb	w5, [x25, #24]
  407278:	cbz	w5, 40728c <__fxstatat@plt+0x3dac>
  40727c:	ldr	w0, [x29, #416]
  407280:	and	w0, w0, #0xf000
  407284:	cmp	w0, #0xa, lsl #12
  407288:	b.eq	408008 <__fxstatat@plt+0x4b28>  // b.none
  40728c:	ldrb	w0, [x25, #44]
  407290:	cbz	w0, 4072a4 <__fxstatat@plt+0x3dc4>
  407294:	ldr	w0, [x22, #16]
  407298:	and	w0, w0, #0xf000
  40729c:	cmp	w0, #0xa, lsl #12
  4072a0:	b.eq	405c0c <__fxstatat@plt+0x272c>  // b.none
  4072a4:	ldr	w0, [x25, #4]
  4072a8:	cmp	w0, #0x2
  4072ac:	b.ne	406b20 <__fxstatat@plt+0x3640>  // b.any
  4072b0:	ldr	w0, [x2, #16]
  4072b4:	and	w0, w0, #0xf000
  4072b8:	cmp	w0, #0xa, lsl #12
  4072bc:	b.eq	408440 <__fxstatat@plt+0x4f60>  // b.none
  4072c0:	add	x3, x29, #0x300
  4072c4:	ldp	x0, x1, [x2]
  4072c8:	stp	x0, x1, [x3, #16]
  4072cc:	ldp	x0, x1, [x2, #16]
  4072d0:	stp	x0, x1, [x3, #32]
  4072d4:	ldp	x0, x1, [x2, #32]
  4072d8:	stp	x0, x1, [x3, #48]
  4072dc:	ldp	x0, x1, [x2, #48]
  4072e0:	stp	x0, x1, [x3, #64]
  4072e4:	ldp	x0, x1, [x2, #64]
  4072e8:	stp	x0, x1, [x3, #80]
  4072ec:	ldp	x0, x1, [x2, #80]
  4072f0:	stp	x0, x1, [x3, #96]
  4072f4:	ldp	x0, x1, [x2, #96]
  4072f8:	stp	x0, x1, [x3, #112]
  4072fc:	ldp	x0, x1, [x2, #112]
  407300:	stp	x0, x1, [x3, #128]
  407304:	ldr	w0, [x22, #16]
  407308:	and	w0, w0, #0xf000
  40730c:	cmp	w0, #0xa, lsl #12
  407310:	b.eq	408420 <__fxstatat@plt+0x4f40>  // b.none
  407314:	add	x2, x29, #0x200
  407318:	ldp	x0, x1, [x22]
  40731c:	stp	x0, x1, [x2, #144]
  407320:	ldp	x0, x1, [x22, #16]
  407324:	stp	x0, x1, [x2, #160]
  407328:	ldp	x0, x1, [x22, #32]
  40732c:	stp	x0, x1, [x2, #176]
  407330:	ldp	x0, x1, [x22, #48]
  407334:	stp	x0, x1, [x2, #192]
  407338:	ldp	x0, x1, [x22, #64]
  40733c:	stp	x0, x1, [x2, #208]
  407340:	ldp	x0, x1, [x22, #80]
  407344:	stp	x0, x1, [x2, #224]
  407348:	ldp	x0, x1, [x22, #96]
  40734c:	stp	x0, x1, [x2, #240]
  407350:	add	x2, x29, #0x300
  407354:	ldp	x0, x1, [x22, #112]
  407358:	stp	x0, x1, [x2]
  40735c:	ldr	x0, [x29, #664]
  407360:	ldr	x1, [x29, #792]
  407364:	cmp	x1, x0
  407368:	b.ne	405c0c <__fxstatat@plt+0x272c>  // b.any
  40736c:	ldr	x0, [x29, #656]
  407370:	ldr	x1, [x29, #784]
  407374:	cmp	x1, x0
  407378:	b.ne	405c0c <__fxstatat@plt+0x272c>  // b.any
  40737c:	ldrb	w0, [x25, #23]
  407380:	cbz	w0, 406b20 <__fxstatat@plt+0x3640>
  407384:	ldr	w0, [x22, #16]
  407388:	and	w0, w0, #0xf000
  40738c:	cmp	w0, #0xa, lsl #12
  407390:	cset	w4, ne  // ne = any
  407394:	b	405c10 <__fxstatat@plt+0x2730>
  407398:	ldr	x0, [x2, #8]
  40739c:	ldr	x1, [x22, #8]
  4073a0:	cmp	x0, x1
  4073a4:	b.ne	405c0c <__fxstatat@plt+0x272c>  // b.any
  4073a8:	ldr	x1, [x2]
  4073ac:	ldr	x0, [x22]
  4073b0:	cmp	x1, x0
  4073b4:	b.ne	405c0c <__fxstatat@plt+0x272c>  // b.any
  4073b8:	ldrb	w4, [x25, #23]
  4073bc:	cbnz	w4, 405c10 <__fxstatat@plt+0x2730>
  4073c0:	ldrb	w5, [x25, #24]
  4073c4:	b	407278 <__fxstatat@plt+0x3d98>
  4073c8:	mov	w2, #0x5                   	// #5
  4073cc:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4073d0:	mov	x0, #0x0                   	// #0
  4073d4:	add	x1, x1, #0xf58
  4073d8:	bl	403350 <dcgettext@plt>
  4073dc:	mov	x19, x0
  4073e0:	adrp	x2, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  4073e4:	add	x20, x2, #0x5a0
  4073e8:	mov	w1, #0x4                   	// #4
  4073ec:	mov	w0, #0x0                   	// #0
  4073f0:	ldr	x2, [x2, #1440]
  4073f4:	mov	w26, #0x1                   	// #1
  4073f8:	bl	40f5f8 <__fxstatat@plt+0xc118>
  4073fc:	ldr	x2, [x20, #8]
  407400:	mov	w1, #0x4                   	// #4
  407404:	mov	x20, x0
  407408:	mov	w0, w26
  40740c:	bl	40f5f8 <__fxstatat@plt+0xc118>
  407410:	mov	x4, x0
  407414:	mov	w1, #0x0                   	// #0
  407418:	mov	w0, #0x0                   	// #0
  40741c:	mov	x3, x20
  407420:	mov	x2, x19
  407424:	bl	402c90 <error@plt>
  407428:	ldr	x1, [x29, #912]
  40742c:	mov	w0, #0x1                   	// #1
  407430:	strb	w0, [x1]
  407434:	b	405cbc <__fxstatat@plt+0x27dc>
  407438:	ldr	w23, [x29, #280]
  40743c:	mov	w26, w27
  407440:	mov	w22, #0x0                   	// #0
  407444:	mov	w20, #0x0                   	// #0
  407448:	str	wzr, [x29, #344]
  40744c:	b	406108 <__fxstatat@plt+0x2c28>
  407450:	ldr	w1, [x25, #4]
  407454:	mov	x0, x21
  407458:	ldrb	w24, [x25, #35]
  40745c:	cmp	w1, #0x2
  407460:	ldr	w1, [x29, #416]
  407464:	str	w1, [x29, #288]
  407468:	cset	w1, eq  // eq = none
  40746c:	lsl	w1, w1, #15
  407470:	bl	40b048 <__fxstatat@plt+0x7b68>
  407474:	str	w0, [x29, #292]
  407478:	tbnz	w0, #31, 407bf0 <__fxstatat@plt+0x4710>
  40747c:	ldr	w1, [x29, #292]
  407480:	add	x2, x29, #0x290
  407484:	mov	w0, #0x0                   	// #0
  407488:	bl	403340 <__fxstat@plt>
  40748c:	cbnz	w0, 407f04 <__fxstatat@plt+0x4a24>
  407490:	ldr	x1, [x29, #408]
  407494:	ldr	x0, [x29, #664]
  407498:	cmp	x1, x0
  40749c:	b.ne	4079fc <__fxstatat@plt+0x451c>  // b.any
  4074a0:	ldr	x1, [x29, #400]
  4074a4:	ldr	x0, [x29, #656]
  4074a8:	cmp	x1, x0
  4074ac:	b.ne	4079fc <__fxstatat@plt+0x451c>  // b.any
  4074b0:	and	w0, w22, #0x1ff
  4074b4:	str	w0, [x29, #128]
  4074b8:	cbnz	w26, 407518 <__fxstatat@plt+0x4038>
  4074bc:	ldrb	w2, [x25, #35]
  4074c0:	mov	w1, #0x201                 	// #513
  4074c4:	mov	x0, x19
  4074c8:	cmp	w2, #0x0
  4074cc:	csinc	w1, w1, wzr, ne  // ne = any
  4074d0:	bl	40b048 <__fxstatat@plt+0x7b68>
  4074d4:	mov	w20, w0
  4074d8:	str	w0, [x29, #304]
  4074dc:	bl	4033f0 <__errno_location@plt>
  4074e0:	ldr	x1, [x25, #32]
  4074e4:	str	x0, [x29, #264]
  4074e8:	tst	x1, #0xff000000ff00
  4074ec:	b.eq	4080f0 <__fxstatat@plt+0x4c10>  // b.none
  4074f0:	tbz	w20, #31, 408788 <__fxstatat@plt+0x52a8>
  4074f4:	ldrb	w0, [x25, #22]
  4074f8:	cbz	w0, 40880c <__fxstatat@plt+0x532c>
  4074fc:	mov	x0, x19
  407500:	bl	403460 <unlink@plt>
  407504:	cbnz	w0, 409798 <__fxstatat@plt+0x62b8>
  407508:	ldrb	w0, [x25, #46]
  40750c:	cbnz	w0, 409394 <__fxstatat@plt+0x5eb4>
  407510:	ldrb	w0, [x25, #33]
  407514:	cbnz	w0, 409374 <__fxstatat@plt+0x5e94>
  407518:	ldr	w0, [x29, #312]
  40751c:	str	w0, [x29, #148]
  407520:	ldr	w1, [x29, #128]
  407524:	ldr	w0, [x29, #148]
  407528:	bic	w0, w1, w0
  40752c:	mov	w1, #0xc1                  	// #193
  407530:	mov	w2, w0
  407534:	str	w0, [x29, #108]
  407538:	mov	x0, x19
  40753c:	bl	40b048 <__fxstatat@plt+0x7b68>
  407540:	lsr	w22, w0, #31
  407544:	str	w0, [x29, #304]
  407548:	bl	4033f0 <__errno_location@plt>
  40754c:	ldr	w4, [x0]
  407550:	str	x0, [x29, #264]
  407554:	cmp	w4, #0x11
  407558:	csel	w20, w22, wzr, eq  // eq = none
  40755c:	cbz	w20, 4083ec <__fxstatat@plt+0x4f0c>
  407560:	ldrb	w26, [x25, #24]
  407564:	cbz	w26, 40839c <__fxstatat@plt+0x4ebc>
  407568:	mov	w4, #0x11                  	// #17
  40756c:	mov	w2, #0x5                   	// #5
  407570:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  407574:	mov	x0, #0x0                   	// #0
  407578:	add	x1, x1, #0xf8
  40757c:	str	w4, [x29, #344]
  407580:	bl	403350 <dcgettext@plt>
  407584:	mov	x1, x19
  407588:	mov	x20, x0
  40758c:	mov	w0, #0x4                   	// #4
  407590:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407594:	ldr	w4, [x29, #344]
  407598:	mov	x3, x0
  40759c:	mov	x2, x20
  4075a0:	mov	w0, #0x0                   	// #0
  4075a4:	mov	w1, w4
  4075a8:	str	wzr, [x29, #344]
  4075ac:	bl	402c90 <error@plt>
  4075b0:	str	xzr, [x29, #256]
  4075b4:	nop
  4075b8:	ldr	w0, [x29, #292]
  4075bc:	bl	403020 <close@plt>
  4075c0:	tbnz	w0, #31, 407dec <__fxstatat@plt+0x490c>
  4075c4:	ldr	x0, [x29, #256]
  4075c8:	mov	w20, #0x0                   	// #0
  4075cc:	bl	4031b0 <free@plt>
  4075d0:	ldr	w0, [x29, #344]
  4075d4:	cbnz	w0, 4060b0 <__fxstatat@plt+0x2bd0>
  4075d8:	b	4065d0 <__fxstatat@plt+0x30f0>
  4075dc:	ldrb	w1, [x25, #38]
  4075e0:	cbnz	w1, 4070a8 <__fxstatat@plt+0x3bc8>
  4075e4:	mov	w1, #0x5f                  	// #95
  4075e8:	str	w1, [x0]
  4075ec:	b	405fb0 <__fxstatat@plt+0x2ad0>
  4075f0:	ldr	x1, [x2]
  4075f4:	ldr	x0, [x29, #400]
  4075f8:	cmp	x1, x0
  4075fc:	b.ne	406904 <__fxstatat@plt+0x3424>  // b.any
  407600:	b	406794 <__fxstatat@plt+0x32b4>
  407604:	bl	413658 <__fxstatat@plt+0x10178>
  407608:	cbz	w0, 4061c4 <__fxstatat@plt+0x2ce4>
  40760c:	b	406174 <__fxstatat@plt+0x2c94>
  407610:	bl	4033f0 <__errno_location@plt>
  407614:	mov	x3, x0
  407618:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  40761c:	mov	w2, #0x5                   	// #5
  407620:	add	x1, x1, #0x378
  407624:	mov	x0, #0x0                   	// #0
  407628:	b	406a90 <__fxstatat@plt+0x35b0>
  40762c:	ldrb	w1, [x25, #24]
  407630:	cbnz	w1, 406ba4 <__fxstatat@plt+0x36c4>
  407634:	mov	x0, x21
  407638:	str	w3, [x29, #320]
  40763c:	str	w7, [x29, #328]
  407640:	bl	40af70 <__fxstatat@plt+0x7a90>
  407644:	mov	x22, x0
  407648:	ldrb	w0, [x0]
  40764c:	ldr	w3, [x29, #320]
  407650:	ldr	w7, [x29, #328]
  407654:	cmp	w0, #0x2e
  407658:	b.eq	407bbc <__fxstatat@plt+0x46dc>  // b.none
  40765c:	ldr	w0, [x29, #544]
  407660:	and	w0, w0, #0xf000
  407664:	cmp	w0, #0x4, lsl #12
  407668:	b.ne	406bdc <__fxstatat@plt+0x36fc>  // b.any
  40766c:	b	4064ec <__fxstatat@plt+0x300c>
  407670:	ldr	w0, [x29, #416]
  407674:	and	w0, w0, #0xf000
  407678:	cmp	w0, #0x4, lsl #12
  40767c:	b.eq	407688 <__fxstatat@plt+0x41a8>  // b.none
  407680:	cbz	w3, 4064ec <__fxstatat@plt+0x300c>
  407684:	b	406bb4 <__fxstatat@plt+0x36d4>
  407688:	ldr	w0, [x29, #544]
  40768c:	and	w0, w0, #0xf000
  407690:	cmp	w0, #0x4, lsl #12
  407694:	b.eq	407680 <__fxstatat@plt+0x41a0>  // b.none
  407698:	cbnz	w3, 406bb4 <__fxstatat@plt+0x36d4>
  40769c:	mov	w2, #0x5                   	// #5
  4076a0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4076a4:	mov	x0, #0x0                   	// #0
  4076a8:	add	x1, x1, #0xda0
  4076ac:	bl	403350 <dcgettext@plt>
  4076b0:	mov	x20, x0
  4076b4:	mov	x2, x21
  4076b8:	mov	w1, #0x3                   	// #3
  4076bc:	mov	w0, #0x0                   	// #0
  4076c0:	bl	410018 <__fxstatat@plt+0xcb38>
  4076c4:	mov	x2, x19
  4076c8:	mov	x21, x0
  4076cc:	mov	w1, #0x3                   	// #3
  4076d0:	mov	w0, #0x0                   	// #0
  4076d4:	bl	410018 <__fxstatat@plt+0xcb38>
  4076d8:	b	406b5c <__fxstatat@plt+0x367c>
  4076dc:	mov	w2, #0x5                   	// #5
  4076e0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4076e4:	mov	x0, #0x0                   	// #0
  4076e8:	add	x1, x1, #0xca8
  4076ec:	bl	403350 <dcgettext@plt>
  4076f0:	mov	x19, x0
  4076f4:	mov	x1, x21
  4076f8:	mov	w0, #0x4                   	// #4
  4076fc:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407700:	mov	w26, w24
  407704:	mov	x3, x0
  407708:	mov	x2, x19
  40770c:	mov	w1, #0x0                   	// #0
  407710:	mov	w0, #0x0                   	// #0
  407714:	bl	402c90 <error@plt>
  407718:	b	405cbc <__fxstatat@plt+0x27dc>
  40771c:	ldr	w4, [x22, #16]
  407720:	and	w4, w4, #0xf000
  407724:	cmp	w4, #0xa, lsl #12
  407728:	b.eq	405c0c <__fxstatat@plt+0x272c>  // b.none
  40772c:	cbz	w6, 40773c <__fxstatat@plt+0x425c>
  407730:	ldr	w4, [x22, #20]
  407734:	cmp	w4, #0x1
  407738:	b.hi	407f54 <__fxstatat@plt+0x4a74>  // b.pmore
  40773c:	cmp	w3, #0xa, lsl #12
  407740:	b.ne	4073a0 <__fxstatat@plt+0x3ec0>  // b.any
  407744:	b	407278 <__fxstatat@plt+0x3d98>
  407748:	ldrb	w0, [x25, #21]
  40774c:	cbnz	w0, 407764 <__fxstatat@plt+0x4284>
  407750:	ldrb	w0, [x25, #34]
  407754:	cbz	w0, 407948 <__fxstatat@plt+0x4468>
  407758:	ldr	w0, [x29, #548]
  40775c:	cmp	w0, #0x1
  407760:	b.ls	407948 <__fxstatat@plt+0x4468>  // b.plast
  407764:	mov	x0, x19
  407768:	bl	403460 <unlink@plt>
  40776c:	cbz	w0, 407780 <__fxstatat@plt+0x42a0>
  407770:	bl	4033f0 <__errno_location@plt>
  407774:	ldr	w22, [x0]
  407778:	cmp	w22, #0x2
  40777c:	b.ne	40806c <__fxstatat@plt+0x4b8c>  // b.any
  407780:	ldrb	w26, [x25, #46]
  407784:	cbnz	w26, 407eb4 <__fxstatat@plt+0x49d4>
  407788:	cbnz	w23, 407e94 <__fxstatat@plt+0x49b4>
  40778c:	mov	w22, #0x11                  	// #17
  407790:	mov	w26, #0x1                   	// #1
  407794:	str	xzr, [x29, #328]
  407798:	b	405e48 <__fxstatat@plt+0x2968>
  40779c:	ldr	x0, [x25, #32]
  4077a0:	tst	x0, #0xff000000ff00
  4077a4:	b.ne	407bc4 <__fxstatat@plt+0x46e4>  // b.any
  4077a8:	mov	w0, #0x1                   	// #1
  4077ac:	str	w0, [x29, #280]
  4077b0:	str	wzr, [x29, #292]
  4077b4:	str	wzr, [x29, #312]
  4077b8:	b	406778 <__fxstatat@plt+0x3298>
  4077bc:	mov	w0, #0x1                   	// #1
  4077c0:	str	w0, [x29, #280]
  4077c4:	str	wzr, [x29, #292]
  4077c8:	b	40672c <__fxstatat@plt+0x324c>
  4077cc:	mov	w3, #0xffffffff            	// #-1
  4077d0:	mov	w4, w28
  4077d4:	mov	x2, x19
  4077d8:	mov	x0, x21
  4077dc:	mov	w1, w3
  4077e0:	bl	40a1b0 <__fxstatat@plt+0x6cd0>
  4077e4:	cbz	w0, 405cbc <__fxstatat@plt+0x27dc>
  4077e8:	b	4062ac <__fxstatat@plt+0x2dcc>
  4077ec:	ldr	w2, [x29, #544]
  4077f0:	and	w2, w2, #0xf000
  4077f4:	cmp	w2, #0xa, lsl #12
  4077f8:	b.ne	406ae0 <__fxstatat@plt+0x3600>  // b.any
  4077fc:	mov	x1, x19
  407800:	mov	x0, x21
  407804:	str	w7, [x29, #328]
  407808:	bl	410d70 <__fxstatat@plt+0xd890>
  40780c:	ands	w4, w0, #0xff
  407810:	b.ne	406b20 <__fxstatat@plt+0x3640>  // b.any
  407814:	ldr	w0, [x25]
  407818:	ldr	w7, [x29, #328]
  40781c:	cbnz	w0, 405c10 <__fxstatat@plt+0x2730>
  407820:	cbz	w22, 405c10 <__fxstatat@plt+0x2730>
  407824:	ldrb	w22, [x25, #24]
  407828:	mov	w4, #0x1                   	// #1
  40782c:	eor	w22, w22, w4
  407830:	cbz	w22, 406b20 <__fxstatat@plt+0x3640>
  407834:	b	405c10 <__fxstatat@plt+0x2730>
  407838:	ldr	x0, [x25, #64]
  40783c:	add	x2, x29, #0x310
  407840:	mov	x1, x19
  407844:	bl	40b098 <__fxstatat@plt+0x7bb8>
  407848:	b	406124 <__fxstatat@plt+0x2c44>
  40784c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407850:	add	x1, x1, #0xd00
  407854:	mov	w2, #0x5                   	// #5
  407858:	mov	x0, #0x0                   	// #0
  40785c:	bl	403350 <dcgettext@plt>
  407860:	mov	x2, x19
  407864:	mov	x20, x0
  407868:	mov	w1, #0x4                   	// #4
  40786c:	mov	w0, #0x0                   	// #0
  407870:	bl	40f5f8 <__fxstatat@plt+0xc118>
  407874:	mov	x19, x0
  407878:	mov	x2, x21
  40787c:	b	406ed4 <__fxstatat@plt+0x39f4>
  407880:	mov	w2, #0x5                   	// #5
  407884:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407888:	mov	x0, #0x0                   	// #0
  40788c:	add	x1, x1, #0xeb0
  407890:	bl	403350 <dcgettext@plt>
  407894:	mov	x20, x0
  407898:	adrp	x2, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40789c:	add	x22, x2, #0x5a0
  4078a0:	mov	w1, #0x4                   	// #4
  4078a4:	mov	w0, #0x0                   	// #0
  4078a8:	ldr	x2, [x2, #1440]
  4078ac:	bl	40f5f8 <__fxstatat@plt+0xc118>
  4078b0:	ldr	x2, [x22, #8]
  4078b4:	mov	w1, #0x4                   	// #4
  4078b8:	mov	x22, x0
  4078bc:	mov	w0, #0x1                   	// #1
  4078c0:	bl	40f5f8 <__fxstatat@plt+0xc118>
  4078c4:	mov	x4, x0
  4078c8:	mov	w1, #0x0                   	// #0
  4078cc:	mov	w0, #0x0                   	// #0
  4078d0:	mov	x3, x22
  4078d4:	mov	x2, x20
  4078d8:	bl	402c90 <error@plt>
  4078dc:	ldr	x1, [x29, #912]
  4078e0:	mov	w0, #0x1                   	// #1
  4078e4:	strb	w0, [x1]
  4078e8:	b	405f10 <__fxstatat@plt+0x2a30>
  4078ec:	bl	4033f0 <__errno_location@plt>
  4078f0:	ldr	w22, [x0]
  4078f4:	cmp	w22, #0x2
  4078f8:	b.ne	407e3c <__fxstatat@plt+0x495c>  // b.any
  4078fc:	mov	w26, #0x1                   	// #1
  407900:	mov	w22, #0x11                  	// #17
  407904:	b	405d90 <__fxstatat@plt+0x28b0>
  407908:	ldr	w2, [x25, #16]
  40790c:	mov	x0, x19
  407910:	mov	w1, #0xffffffff            	// #-1
  407914:	bl	40a278 <__fxstatat@plt+0x6d98>
  407918:	cbz	w0, 405cbc <__fxstatat@plt+0x27dc>
  40791c:	b	405cb8 <__fxstatat@plt+0x27d8>
  407920:	mov	w6, #0x1                   	// #1
  407924:	mov	w22, w6
  407928:	b	406ad0 <__fxstatat@plt+0x35f0>
  40792c:	ldr	x2, [x29, #528]
  407930:	mov	x0, x19
  407934:	ldr	x1, [x29, #536]
  407938:	bl	409ac8 <__fxstatat@plt+0x65e8>
  40793c:	mov	w0, #0x1                   	// #1
  407940:	strb	w0, [x20]
  407944:	b	406734 <__fxstatat@plt+0x3254>
  407948:	ldr	w0, [x25, #4]
  40794c:	cmp	w0, #0x2
  407950:	b.ne	4064ec <__fxstatat@plt+0x300c>  // b.any
  407954:	ldr	w0, [x29, #416]
  407958:	and	w0, w0, #0xf000
  40795c:	cmp	w0, #0x8, lsl #12
  407960:	b.ne	407764 <__fxstatat@plt+0x4284>  // b.any
  407964:	b	4064ec <__fxstatat@plt+0x300c>
  407968:	cmp	w27, #0xa, lsl #12
  40796c:	b.ne	407dd8 <__fxstatat@plt+0x48f8>  // b.any
  407970:	ldr	x1, [x29, #448]
  407974:	mov	x0, x21
  407978:	bl	40a300 <__fxstatat@plt+0x6e20>
  40797c:	mov	x24, x0
  407980:	cbz	x0, 4085f4 <__fxstatat@plt+0x5114>
  407984:	ldrb	w3, [x25, #22]
  407988:	mov	x2, x19
  40798c:	mov	w4, #0xffffffff            	// #-1
  407990:	mov	w1, #0xffffff9c            	// #-100
  407994:	bl	40a048 <__fxstatat@plt+0x6b68>
  407998:	mov	w20, w0
  40799c:	cmp	w0, #0x0
  4079a0:	b.le	408090 <__fxstatat@plt+0x4bb0>
  4079a4:	ldrb	w0, [x25, #45]
  4079a8:	eor	w0, w0, #0x1
  4079ac:	orr	w0, w26, w0
  4079b0:	tst	w0, #0xff
  4079b4:	b.eq	408628 <__fxstatat@plt+0x5148>  // b.none
  4079b8:	mov	x0, x24
  4079bc:	bl	4031b0 <free@plt>
  4079c0:	mov	w2, #0x5                   	// #5
  4079c4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4079c8:	mov	x0, #0x0                   	// #0
  4079cc:	add	x1, x1, #0x330
  4079d0:	bl	403350 <dcgettext@plt>
  4079d4:	mov	x21, x0
  4079d8:	mov	x1, x19
  4079dc:	mov	w0, #0x4                   	// #4
  4079e0:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4079e4:	mov	x3, x0
  4079e8:	mov	x2, x21
  4079ec:	mov	w1, w20
  4079f0:	mov	w0, #0x0                   	// #0
  4079f4:	bl	402c90 <error@plt>
  4079f8:	b	4065d0 <__fxstatat@plt+0x30f0>
  4079fc:	mov	w2, #0x5                   	// #5
  407a00:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  407a04:	mov	x0, #0x0                   	// #0
  407a08:	add	x1, x1, #0x98
  407a0c:	bl	403350 <dcgettext@plt>
  407a10:	mov	x20, x0
  407a14:	mov	x1, x21
  407a18:	mov	w0, #0x4                   	// #4
  407a1c:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407a20:	mov	x3, x0
  407a24:	mov	x2, x20
  407a28:	mov	w1, #0x0                   	// #0
  407a2c:	mov	w0, #0x0                   	// #0
  407a30:	str	wzr, [x29, #344]
  407a34:	bl	402c90 <error@plt>
  407a38:	str	xzr, [x29, #256]
  407a3c:	b	4075b8 <__fxstatat@plt+0x40d8>
  407a40:	mov	w3, #0xffffffff            	// #-1
  407a44:	mov	x4, x25
  407a48:	mov	w1, w3
  407a4c:	mov	x2, x19
  407a50:	mov	x0, x21
  407a54:	bl	404ef0 <__fxstatat@plt+0x1a10>
  407a58:	tst	w0, #0xff
  407a5c:	b.ne	406218 <__fxstatat@plt+0x2d38>  // b.any
  407a60:	ldrb	w0, [x25, #40]
  407a64:	cbz	w0, 406218 <__fxstatat@plt+0x2d38>
  407a68:	b	405cb8 <__fxstatat@plt+0x27d8>
  407a6c:	mov	w1, #0x1                   	// #1
  407a70:	ldrb	w0, [x22, #1]
  407a74:	cmp	w0, #0x2e
  407a78:	cinc	x0, x22, eq  // eq = none
  407a7c:	ldrb	w0, [x0, #1]
  407a80:	cmp	w0, #0x2f
  407a84:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407a88:	b.eq	4064d4 <__fxstatat@plt+0x2ff4>  // b.none
  407a8c:	cbz	w1, 40765c <__fxstatat@plt+0x417c>
  407a90:	b	406bdc <__fxstatat@plt+0x36fc>
  407a94:	bl	4033f0 <__errno_location@plt>
  407a98:	mov	x3, x0
  407a9c:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  407aa0:	mov	w2, #0x5                   	// #5
  407aa4:	add	x1, x1, #0x3b0
  407aa8:	mov	x0, #0x0                   	// #0
  407aac:	b	406a90 <__fxstatat@plt+0x35b0>
  407ab0:	mov	x2, x21
  407ab4:	mov	w1, #0x4                   	// #4
  407ab8:	mov	w0, #0x0                   	// #0
  407abc:	bl	40f5f8 <__fxstatat@plt+0xc118>
  407ac0:	mov	x2, x19
  407ac4:	mov	x22, x0
  407ac8:	mov	w1, #0x4                   	// #4
  407acc:	mov	w0, #0x1                   	// #1
  407ad0:	bl	40f5f8 <__fxstatat@plt+0xc118>
  407ad4:	mov	x3, x0
  407ad8:	mov	x2, x22
  407adc:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407ae0:	mov	w0, #0x1                   	// #1
  407ae4:	add	x1, x1, #0xab0
  407ae8:	bl	402f20 <__printf_chk@plt>
  407aec:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  407af0:	ldr	x0, [x0, #1360]
  407af4:	ldp	x1, x2, [x0, #40]
  407af8:	cmp	x1, x2
  407afc:	b.cs	408610 <__fxstatat@plt+0x5130>  // b.hs, b.nlast
  407b00:	add	x2, x1, #0x1
  407b04:	str	x2, [x0, #40]
  407b08:	mov	w0, #0xa                   	// #10
  407b0c:	strb	w0, [x1]
  407b10:	b	406778 <__fxstatat@plt+0x3298>
  407b14:	add	x2, x29, #0x310
  407b18:	mov	x1, x22
  407b1c:	bl	403420 <__xstat@plt>
  407b20:	cbnz	w0, 406080 <__fxstatat@plt+0x2ba0>
  407b24:	ldr	x1, [x29, #664]
  407b28:	ldr	x0, [x29, #792]
  407b2c:	cmp	x1, x0
  407b30:	b.eq	4080dc <__fxstatat@plt+0x4bfc>  // b.none
  407b34:	mov	x0, x22
  407b38:	bl	4031b0 <free@plt>
  407b3c:	mov	w2, #0x5                   	// #5
  407b40:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  407b44:	mov	x0, #0x0                   	// #0
  407b48:	add	x1, x1, #0x2d8
  407b4c:	bl	403350 <dcgettext@plt>
  407b50:	mov	x20, x0
  407b54:	mov	x2, x19
  407b58:	mov	w1, #0x3                   	// #3
  407b5c:	mov	w0, #0x0                   	// #0
  407b60:	bl	410018 <__fxstatat@plt+0xcb38>
  407b64:	b	40657c <__fxstatat@plt+0x309c>
  407b68:	mov	w24, #0x5f                  	// #95
  407b6c:	str	w24, [x0]
  407b70:	mov	w2, #0x5                   	// #5
  407b74:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407b78:	mov	x0, #0x0                   	// #0
  407b7c:	add	x1, x1, #0xc38
  407b80:	bl	403350 <dcgettext@plt>
  407b84:	mov	x22, x0
  407b88:	mov	x2, x19
  407b8c:	mov	w1, #0x4                   	// #4
  407b90:	mov	w0, #0x0                   	// #0
  407b94:	bl	40f5f8 <__fxstatat@plt+0xc118>
  407b98:	mov	x2, x22
  407b9c:	mov	x3, x0
  407ba0:	mov	w1, w24
  407ba4:	mov	w0, #0x0                   	// #0
  407ba8:	bl	402c90 <error@plt>
  407bac:	ldrb	w26, [x25, #38]
  407bb0:	mov	w22, w27
  407bb4:	cbz	w26, 4060f8 <__fxstatat@plt+0x2c18>
  407bb8:	b	4065d0 <__fxstatat@plt+0x30f0>
  407bbc:	mov	w1, #0x0                   	// #0
  407bc0:	b	407a70 <__fxstatat@plt+0x4590>
  407bc4:	ldrb	w22, [x25, #35]
  407bc8:	str	w22, [x29, #280]
  407bcc:	bl	4033f0 <__errno_location@plt>
  407bd0:	cbz	w22, 407d88 <__fxstatat@plt+0x48a8>
  407bd4:	ldrb	w1, [x25, #38]
  407bd8:	str	w1, [x29, #292]
  407bdc:	cbnz	w1, 407d88 <__fxstatat@plt+0x48a8>
  407be0:	mov	w1, #0x5f                  	// #95
  407be4:	str	w1, [x0]
  407be8:	str	wzr, [x29, #312]
  407bec:	b	406778 <__fxstatat@plt+0x3298>
  407bf0:	bl	4033f0 <__errno_location@plt>
  407bf4:	mov	x3, x0
  407bf8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  407bfc:	add	x1, x1, #0x68
  407c00:	mov	w2, #0x5                   	// #5
  407c04:	mov	x0, #0x0                   	// #0
  407c08:	ldr	w22, [x3]
  407c0c:	bl	403350 <dcgettext@plt>
  407c10:	mov	x1, x21
  407c14:	mov	x20, x0
  407c18:	mov	w0, #0x4                   	// #4
  407c1c:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407c20:	mov	x2, x20
  407c24:	mov	x3, x0
  407c28:	mov	w1, w22
  407c2c:	mov	w0, #0x0                   	// #0
  407c30:	bl	402c90 <error@plt>
  407c34:	b	4065d0 <__fxstatat@plt+0x30f0>
  407c38:	mov	x1, x19
  407c3c:	mov	x0, x21
  407c40:	str	w7, [x29, #328]
  407c44:	bl	410d70 <__fxstatat@plt+0xd890>
  407c48:	and	w22, w0, #0xff
  407c4c:	ldr	w7, [x29, #328]
  407c50:	eor	w22, w22, #0x1
  407c54:	mov	w4, #0x0                   	// #0
  407c58:	cbz	w22, 406b20 <__fxstatat@plt+0x3640>
  407c5c:	b	405c10 <__fxstatat@plt+0x2730>
  407c60:	ldr	w0, [x29, #312]
  407c64:	mov	x2, #0x0                   	// #0
  407c68:	bic	w22, w28, w0
  407c6c:	mov	x0, x19
  407c70:	mov	w1, w22
  407c74:	bl	415440 <__fxstatat@plt+0x11f60>
  407c78:	cbz	w0, 4060b0 <__fxstatat@plt+0x2bd0>
  407c7c:	and	w1, w22, #0xffffefff
  407c80:	mov	x0, x19
  407c84:	bl	402de0 <mkfifo@plt>
  407c88:	cbz	w0, 4060b0 <__fxstatat@plt+0x2bd0>
  407c8c:	bl	4033f0 <__errno_location@plt>
  407c90:	mov	x3, x0
  407c94:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  407c98:	mov	w2, #0x5                   	// #5
  407c9c:	add	x1, x1, #0x208
  407ca0:	mov	x0, #0x0                   	// #0
  407ca4:	b	406a90 <__fxstatat@plt+0x35b0>
  407ca8:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  407cac:	add	x21, x21, #0x4a8
  407cb0:	and	w0, w28, #0x7000
  407cb4:	mov	w22, #0x1ff                 	// #511
  407cb8:	cmp	w0, #0x4, lsl #12
  407cbc:	mov	w0, #0x1b6                 	// #438
  407cc0:	ldr	w20, [x21, #8]
  407cc4:	csel	w22, w22, w0, eq  // eq = none
  407cc8:	cmn	w20, #0x1
  407ccc:	b.eq	408374 <__fxstatat@plt+0x4e94>  // b.none
  407cd0:	bic	w2, w22, w20
  407cd4:	mov	x0, x19
  407cd8:	mov	w1, #0xffffffff            	// #-1
  407cdc:	bl	40a278 <__fxstatat@plt+0x6d98>
  407ce0:	cbz	w0, 405cbc <__fxstatat@plt+0x27dc>
  407ce4:	b	405cb8 <__fxstatat@plt+0x27d8>
  407ce8:	adrp	x22, 42e000 <__fxstatat@plt+0x2ab20>
  407cec:	add	x22, x22, #0x4a8
  407cf0:	ldr	w20, [x22, #8]
  407cf4:	cmn	w20, #0x1
  407cf8:	b.eq	40835c <__fxstatat@plt+0x4e7c>  // b.none
  407cfc:	ldr	w0, [x29, #312]
  407d00:	bics	w0, w0, w20
  407d04:	str	w0, [x29, #312]
  407d08:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  407d0c:	b.eq	406248 <__fxstatat@plt+0x2d68>  // b.none
  407d10:	cbnz	w24, 408460 <__fxstatat@plt+0x4f80>
  407d14:	ldr	w0, [x29, #544]
  407d18:	ldr	w1, [x29, #312]
  407d1c:	str	w0, [x29, #152]
  407d20:	bics	wzr, w1, w0
  407d24:	b.ne	406250 <__fxstatat@plt+0x2d70>  // b.any
  407d28:	b	405cbc <__fxstatat@plt+0x27dc>
  407d2c:	mov	w2, #0x5                   	// #5
  407d30:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407d34:	mov	x0, #0x0                   	// #0
  407d38:	add	x1, x1, #0xee0
  407d3c:	bl	403350 <dcgettext@plt>
  407d40:	mov	x19, x0
  407d44:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  407d48:	mov	w0, #0x4                   	// #4
  407d4c:	ldr	x1, [x1, #1440]
  407d50:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407d54:	mov	x3, x0
  407d58:	mov	w1, #0x0                   	// #0
  407d5c:	mov	w0, #0x0                   	// #0
  407d60:	mov	x2, x19
  407d64:	bl	402c90 <error@plt>
  407d68:	ldr	x1, [x29, #920]
  407d6c:	ldrb	w0, [x25, #24]
  407d70:	cmp	x1, #0x0
  407d74:	cset	w1, ne  // ne = any
  407d78:	tst	w1, w0
  407d7c:	b.ne	4069c8 <__fxstatat@plt+0x34e8>  // b.any
  407d80:	mov	w26, #0x1                   	// #1
  407d84:	b	405cbc <__fxstatat@plt+0x27dc>
  407d88:	mov	w24, #0x5f                  	// #95
  407d8c:	str	w24, [x0]
  407d90:	mov	w2, #0x5                   	// #5
  407d94:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407d98:	mov	x0, #0x0                   	// #0
  407d9c:	add	x1, x1, #0xc38
  407da0:	bl	403350 <dcgettext@plt>
  407da4:	mov	x22, x0
  407da8:	mov	x2, x19
  407dac:	mov	w1, #0x4                   	// #4
  407db0:	mov	w0, #0x0                   	// #0
  407db4:	bl	40f5f8 <__fxstatat@plt+0xc118>
  407db8:	mov	x2, x22
  407dbc:	mov	x3, x0
  407dc0:	mov	w1, w24
  407dc4:	mov	w0, #0x0                   	// #0
  407dc8:	bl	402c90 <error@plt>
  407dcc:	ldrb	w0, [x25, #38]
  407dd0:	cbz	w0, 4077a8 <__fxstatat@plt+0x42c8>
  407dd4:	b	4065d0 <__fxstatat@plt+0x30f0>
  407dd8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  407ddc:	mov	w2, #0x5                   	// #5
  407de0:	add	x1, x1, #0x260
  407de4:	mov	x0, #0x0                   	// #0
  407de8:	b	406568 <__fxstatat@plt+0x3088>
  407dec:	bl	4033f0 <__errno_location@plt>
  407df0:	mov	x3, x0
  407df4:	mov	w2, #0x5                   	// #5
  407df8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  407dfc:	mov	x0, #0x0                   	// #0
  407e00:	add	x1, x1, #0x1f0
  407e04:	ldr	w22, [x3]
  407e08:	bl	403350 <dcgettext@plt>
  407e0c:	mov	x1, x21
  407e10:	mov	x20, x0
  407e14:	mov	w0, #0x4                   	// #4
  407e18:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407e1c:	mov	x2, x20
  407e20:	mov	x3, x0
  407e24:	mov	w1, w22
  407e28:	mov	w0, #0x0                   	// #0
  407e2c:	bl	402c90 <error@plt>
  407e30:	ldr	x0, [x29, #256]
  407e34:	bl	4031b0 <free@plt>
  407e38:	b	4065d0 <__fxstatat@plt+0x30f0>
  407e3c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407e40:	add	x1, x1, #0xe48
  407e44:	mov	w2, #0x5                   	// #5
  407e48:	mov	x0, #0x0                   	// #0
  407e4c:	bl	403350 <dcgettext@plt>
  407e50:	mov	x20, x0
  407e54:	mov	x1, x19
  407e58:	mov	w0, #0x4                   	// #4
  407e5c:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407e60:	mov	x3, x0
  407e64:	mov	x2, x20
  407e68:	mov	w1, w22
  407e6c:	mov	w0, #0x0                   	// #0
  407e70:	bl	402c90 <error@plt>
  407e74:	b	405cbc <__fxstatat@plt+0x27dc>
  407e78:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407e7c:	mov	w2, #0x5                   	// #5
  407e80:	add	x1, x1, #0xe10
  407e84:	mov	x0, #0x0                   	// #0
  407e88:	bl	403350 <dcgettext@plt>
  407e8c:	mov	x20, x0
  407e90:	b	406ebc <__fxstatat@plt+0x39dc>
  407e94:	ldr	x0, [x25, #64]
  407e98:	str	x0, [x29, #328]
  407e9c:	mov	w26, w23
  407ea0:	mov	w22, #0x11                  	// #17
  407ea4:	cbz	x0, 405e48 <__fxstatat@plt+0x2968>
  407ea8:	mov	w22, #0x11                  	// #17
  407eac:	str	xzr, [x29, #328]
  407eb0:	b	405d9c <__fxstatat@plt+0x28bc>
  407eb4:	mov	w2, #0x5                   	// #5
  407eb8:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407ebc:	mov	x0, #0x0                   	// #0
  407ec0:	add	x1, x1, #0xaf8
  407ec4:	bl	403350 <dcgettext@plt>
  407ec8:	mov	x22, x0
  407ecc:	mov	x1, x19
  407ed0:	mov	w0, #0x4                   	// #4
  407ed4:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407ed8:	mov	x2, x0
  407edc:	mov	x1, x22
  407ee0:	mov	w0, #0x1                   	// #1
  407ee4:	mov	w22, #0x11                  	// #17
  407ee8:	bl	402f20 <__printf_chk@plt>
  407eec:	str	xzr, [x29, #328]
  407ef0:	b	405d90 <__fxstatat@plt+0x28b0>
  407ef4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407ef8:	mov	w2, #0x5                   	// #5
  407efc:	add	x1, x1, #0xd38
  407f00:	b	407858 <__fxstatat@plt+0x4378>
  407f04:	bl	4033f0 <__errno_location@plt>
  407f08:	mov	x3, x0
  407f0c:	mov	w2, #0x5                   	// #5
  407f10:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  407f14:	mov	x0, #0x0                   	// #0
  407f18:	add	x1, x1, #0x88
  407f1c:	ldr	w22, [x3]
  407f20:	bl	403350 <dcgettext@plt>
  407f24:	mov	x1, x21
  407f28:	mov	x20, x0
  407f2c:	mov	w0, #0x4                   	// #4
  407f30:	str	xzr, [x29, #256]
  407f34:	str	wzr, [x29, #344]
  407f38:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407f3c:	mov	x2, x20
  407f40:	mov	x3, x0
  407f44:	mov	w1, w22
  407f48:	mov	w0, #0x0                   	// #0
  407f4c:	bl	402c90 <error@plt>
  407f50:	b	4075b8 <__fxstatat@plt+0x40d8>
  407f54:	mov	x1, x19
  407f58:	mov	x0, x21
  407f5c:	str	w7, [x29, #320]
  407f60:	str	x2, [x29, #328]
  407f64:	bl	410d70 <__fxstatat@plt+0xd890>
  407f68:	ldr	w7, [x29, #320]
  407f6c:	ands	w4, w0, #0xff
  407f70:	ldr	x2, [x29, #328]
  407f74:	b.eq	40838c <__fxstatat@plt+0x4eac>  // b.none
  407f78:	ldr	w0, [x2, #16]
  407f7c:	and	w0, w0, #0xf000
  407f80:	cmp	w0, #0xa, lsl #12
  407f84:	b.ne	407264 <__fxstatat@plt+0x3d84>  // b.any
  407f88:	ldrb	w5, [x25, #24]
  407f8c:	b	407278 <__fxstatat@plt+0x3d98>
  407f90:	bl	4033f0 <__errno_location@plt>
  407f94:	mov	x3, x0
  407f98:	mov	w2, #0x5                   	// #5
  407f9c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  407fa0:	mov	x0, #0x0                   	// #0
  407fa4:	add	x1, x1, #0x20
  407fa8:	ldr	w22, [x3]
  407fac:	bl	403350 <dcgettext@plt>
  407fb0:	mov	x1, x21
  407fb4:	mov	x20, x0
  407fb8:	mov	w0, #0x4                   	// #4
  407fbc:	bl	40f698 <__fxstatat@plt+0xc1b8>
  407fc0:	mov	x2, x20
  407fc4:	mov	x3, x0
  407fc8:	mov	w1, w22
  407fcc:	mov	w27, #0x0                   	// #0
  407fd0:	mov	w0, #0x0                   	// #0
  407fd4:	bl	402c90 <error@plt>
  407fd8:	b	406904 <__fxstatat@plt+0x3424>
  407fdc:	bl	4033f0 <__errno_location@plt>
  407fe0:	mov	x3, x0
  407fe4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  407fe8:	mov	w2, #0x5                   	// #5
  407fec:	add	x1, x1, #0xfe8
  407ff0:	mov	x0, #0x0                   	// #0
  407ff4:	b	406a90 <__fxstatat@plt+0x35b0>
  407ff8:	and	w22, w28, #0xf000
  407ffc:	cbz	w4, 406474 <__fxstatat@plt+0x2f94>
  408000:	mov	w26, #0x1                   	// #1
  408004:	b	405cbc <__fxstatat@plt+0x27dc>
  408008:	ldr	w0, [x22, #20]
  40800c:	cmp	w0, #0x1
  408010:	b.ls	40728c <__fxstatat@plt+0x3dac>  // b.plast
  408014:	mov	x0, x21
  408018:	str	w7, [x29, #320]
  40801c:	str	x2, [x29, #328]
  408020:	bl	4030d0 <canonicalize_file_name@plt>
  408024:	ldr	w7, [x29, #320]
  408028:	ldr	x2, [x29, #328]
  40802c:	cbz	x0, 40728c <__fxstatat@plt+0x3dac>
  408030:	mov	x1, x19
  408034:	str	w7, [x29, #312]
  408038:	str	x0, [x29, #320]
  40803c:	bl	410d70 <__fxstatat@plt+0xd890>
  408040:	ldr	x3, [x29, #320]
  408044:	mov	w4, #0x0                   	// #0
  408048:	and	w22, w0, #0xff
  40804c:	str	w4, [x29, #328]
  408050:	mov	x0, x3
  408054:	eor	w22, w22, #0x1
  408058:	bl	4031b0 <free@plt>
  40805c:	ldr	w7, [x29, #312]
  408060:	ldr	w4, [x29, #328]
  408064:	cbz	w22, 406b20 <__fxstatat@plt+0x3640>
  408068:	b	405c10 <__fxstatat@plt+0x2730>
  40806c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  408070:	mov	w2, #0x5                   	// #5
  408074:	add	x1, x1, #0xe60
  408078:	mov	x0, #0x0                   	// #0
  40807c:	b	407e4c <__fxstatat@plt+0x496c>
  408080:	mov	w0, #0x1                   	// #1
  408084:	mov	w22, #0x0                   	// #0
  408088:	mov	w27, w0
  40808c:	b	4068f8 <__fxstatat@plt+0x3418>
  408090:	mov	x0, x24
  408094:	bl	4031b0 <free@plt>
  408098:	ldrb	w0, [x25, #37]
  40809c:	cbnz	w0, 405f18 <__fxstatat@plt+0x2a38>
  4080a0:	ldrb	w0, [x25, #29]
  4080a4:	mov	w20, #0x1                   	// #1
  4080a8:	str	w0, [x29, #344]
  4080ac:	cbz	w0, 4060b0 <__fxstatat@plt+0x2bd0>
  4080b0:	ldr	w1, [x29, #424]
  4080b4:	mov	x0, x19
  4080b8:	ldr	w2, [x29, #428]
  4080bc:	bl	403170 <lchown@plt>
  4080c0:	cbz	w0, 4086bc <__fxstatat@plt+0x51dc>
  4080c4:	mov	x0, x25
  4080c8:	bl	405a48 <__fxstatat@plt+0x2568>
  4080cc:	ands	w20, w0, #0xff
  4080d0:	b.eq	408680 <__fxstatat@plt+0x51a0>  // b.none
  4080d4:	str	wzr, [x29, #344]
  4080d8:	b	4060b0 <__fxstatat@plt+0x2bd0>
  4080dc:	ldr	x1, [x29, #656]
  4080e0:	ldr	x0, [x29, #784]
  4080e4:	cmp	x1, x0
  4080e8:	b.ne	407b34 <__fxstatat@plt+0x4654>  // b.any
  4080ec:	b	406080 <__fxstatat@plt+0x2ba0>
  4080f0:	ldr	w0, [x29, #304]
  4080f4:	tbnz	w0, #31, 4074f4 <__fxstatat@plt+0x4014>
  4080f8:	ldr	w0, [x29, #128]
  4080fc:	str	w0, [x29, #108]
  408100:	str	wzr, [x29, #148]
  408104:	ldr	w1, [x29, #304]
  408108:	add	x0, x29, #0x310
  40810c:	mov	x2, x0
  408110:	str	x0, [x29, #296]
  408114:	mov	w0, #0x0                   	// #0
  408118:	bl	403340 <__fxstat@plt>
  40811c:	cbnz	w0, 40873c <__fxstatat@plt+0x525c>
  408120:	cbz	w24, 408490 <__fxstatat@plt+0x4fb0>
  408124:	ldr	w0, [x25, #56]
  408128:	cbnz	w0, 4088fc <__fxstatat@plt+0x541c>
  40812c:	bl	402fe0 <getpagesize@plt>
  408130:	sxtw	x20, w0
  408134:	ldr	w4, [x29, #840]
  408138:	mov	w5, #0x20000               	// #131072
  40813c:	mov	w1, #0x200                 	// #512
  408140:	mov	w3, #0x2                   	// #2
  408144:	cmp	w4, w5
  408148:	mov	x2, #0x0                   	// #0
  40814c:	csel	w0, w4, w5, ge  // ge = tcont
  408150:	cmp	w4, #0x0
  408154:	csel	w4, w4, w1, gt
  408158:	mov	x1, #0x0                   	// #0
  40815c:	sxtw	x0, w0
  408160:	str	x0, [x29, #272]
  408164:	sxtw	x0, w4
  408168:	str	x0, [x29, #136]
  40816c:	ldr	w0, [x29, #292]
  408170:	bl	40b008 <__fxstatat@plt+0x7b28>
  408174:	ldr	w0, [x29, #672]
  408178:	sub	x1, x20, #0x1
  40817c:	str	x1, [x29, #344]
  408180:	mov	w5, #0x20000               	// #131072
  408184:	and	w3, w0, #0xf000
  408188:	cmp	w3, #0x8, lsl #12
  40818c:	b.eq	408888 <__fxstatat@plt+0x53a8>  // b.none
  408190:	ldr	w0, [x29, #800]
  408194:	and	w0, w0, #0xf000
  408198:	cmp	w0, #0x8, lsl #12
  40819c:	b.eq	4092d0 <__fxstatat@plt+0x5df0>  // b.none
  4081a0:	ldr	w0, [x29, #712]
  4081a4:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4081a8:	sub	x4, x1, x20
  4081ac:	str	x4, [x29, #336]
  4081b0:	ldr	x1, [x29, #272]
  4081b4:	cmp	w0, #0x20, lsl #12
  4081b8:	csel	w0, w0, w5, ge  // ge = tcont
  4081bc:	mov	x2, x4
  4081c0:	str	wzr, [x29, #344]
  4081c4:	sxtw	x0, w0
  4081c8:	bl	40abc8 <__fxstatat@plt+0x76e8>
  4081cc:	ldr	x4, [x29, #336]
  4081d0:	ldr	x1, [x29, #272]
  4081d4:	add	x1, x1, x0
  4081d8:	sub	x1, x1, #0x1
  4081dc:	udiv	x2, x1, x0
  4081e0:	msub	x2, x2, x0, x1
  4081e4:	subs	x1, x1, x2
  4081e8:	ccmp	x1, x4, #0x2, ne  // ne = any
  4081ec:	csel	x0, x1, x0, ls  // ls = plast
  4081f0:	str	x0, [x29, #272]
  4081f4:	add	x0, x20, x0
  4081f8:	bl	4148f0 <__fxstatat@plt+0x11410>
  4081fc:	str	x0, [x29, #256]
  408200:	sub	x1, x20, #0x1
  408204:	add	x1, x0, x1
  408208:	udiv	x0, x1, x20
  40820c:	msub	x20, x0, x20, x1
  408210:	sub	x0, x1, x20
  408214:	str	x0, [x29, #224]
  408218:	ldr	w0, [x29, #344]
  40821c:	cbnz	w0, 408c3c <__fxstatat@plt+0x575c>
  408220:	str	xzr, [x29, #136]
  408224:	ldr	w0, [x25, #12]
  408228:	mov	w2, #0x0                   	// #0
  40822c:	ldr	x1, [x29, #272]
  408230:	cmp	w0, #0x3
  408234:	cset	w0, eq  // eq = none
  408238:	str	w0, [x29, #200]
  40823c:	ldr	x0, [x29, #136]
  408240:	mov	x24, #0x0                   	// #0
  408244:	str	w23, [x29, #216]
  408248:	mov	w23, w2
  40824c:	cmp	x0, #0x0
  408250:	str	x19, [x29, #336]
  408254:	mov	x19, x24
  408258:	csel	x0, x1, x0, eq  // eq = none
  40825c:	mov	x20, #0xffffffffffffffff    	// #-1
  408260:	str	x0, [x29, #192]
  408264:	str	xzr, [x29, #208]
  408268:	str	x25, [x29, #232]
  40826c:	str	w26, [x29, #240]
  408270:	str	x21, [x29, #248]
  408274:	str	w28, [x29, #280]
  408278:	str	w27, [x29, #344]
  40827c:	ldr	x0, [x29, #272]
  408280:	ldr	x1, [x29, #224]
  408284:	cmp	x0, x20
  408288:	csel	x2, x0, x20, ls  // ls = plast
  40828c:	ldr	w0, [x29, #292]
  408290:	bl	403320 <read@plt>
  408294:	mov	x27, x0
  408298:	cmp	x0, #0x0
  40829c:	b.ge	408990 <__fxstatat@plt+0x54b0>  // b.tcont
  4082a0:	ldr	x0, [x29, #264]
  4082a4:	ldr	w22, [x0]
  4082a8:	cmp	w22, #0x4
  4082ac:	b.eq	40827c <__fxstatat@plt+0x4d9c>  // b.none
  4082b0:	ldr	x21, [x29, #248]
  4082b4:	mov	w2, #0x5                   	// #5
  4082b8:	ldr	w23, [x29, #216]
  4082bc:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4082c0:	ldr	w26, [x29, #240]
  4082c4:	add	x1, x1, #0x158
  4082c8:	ldr	w28, [x29, #280]
  4082cc:	mov	x0, #0x0                   	// #0
  4082d0:	ldr	w27, [x29, #344]
  4082d4:	ldr	x25, [x29, #232]
  4082d8:	ldr	x19, [x29, #336]
  4082dc:	bl	403350 <dcgettext@plt>
  4082e0:	mov	x1, x21
  4082e4:	mov	x20, x0
  4082e8:	mov	w0, #0x4                   	// #4
  4082ec:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4082f0:	mov	x2, x20
  4082f4:	mov	x3, x0
  4082f8:	mov	w1, w22
  4082fc:	mov	w0, #0x0                   	// #0
  408300:	str	wzr, [x29, #344]
  408304:	bl	402c90 <error@plt>
  408308:	ldr	w0, [x29, #304]
  40830c:	bl	403020 <close@plt>
  408310:	tbz	w0, #31, 4075b8 <__fxstatat@plt+0x40d8>
  408314:	ldr	x0, [x29, #264]
  408318:	mov	w2, #0x5                   	// #5
  40831c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  408320:	add	x1, x1, #0x1f0
  408324:	ldr	w22, [x0]
  408328:	mov	x0, #0x0                   	// #0
  40832c:	bl	403350 <dcgettext@plt>
  408330:	mov	x20, x0
  408334:	mov	x1, x19
  408338:	mov	w0, #0x4                   	// #4
  40833c:	bl	40f698 <__fxstatat@plt+0xc1b8>
  408340:	mov	x3, x0
  408344:	mov	x2, x20
  408348:	mov	w1, w22
  40834c:	mov	w0, #0x0                   	// #0
  408350:	str	wzr, [x29, #344]
  408354:	bl	402c90 <error@plt>
  408358:	b	4075b8 <__fxstatat@plt+0x40d8>
  40835c:	mov	w0, #0x0                   	// #0
  408360:	bl	4033c0 <umask@plt>
  408364:	mov	w20, w0
  408368:	str	w0, [x22, #8]
  40836c:	bl	4033c0 <umask@plt>
  408370:	b	407cfc <__fxstatat@plt+0x481c>
  408374:	mov	w0, #0x0                   	// #0
  408378:	bl	4033c0 <umask@plt>
  40837c:	mov	w20, w0
  408380:	str	w0, [x21, #8]
  408384:	bl	4033c0 <umask@plt>
  408388:	b	407cd0 <__fxstatat@plt+0x47f0>
  40838c:	ldrb	w22, [x25, #24]
  408390:	eor	w22, w22, #0x1
  408394:	cbz	w22, 406b20 <__fxstatat@plt+0x3640>
  408398:	b	405c10 <__fxstatat@plt+0x2730>
  40839c:	add	x2, x29, #0x310
  4083a0:	mov	x1, x19
  4083a4:	mov	w0, #0x0                   	// #0
  4083a8:	bl	403310 <__lxstat@plt>
  4083ac:	cbnz	w0, 408988 <__fxstatat@plt+0x54a8>
  4083b0:	ldr	w0, [x29, #800]
  4083b4:	and	w0, w0, #0xf000
  4083b8:	cmp	w0, #0xa, lsl #12
  4083bc:	b.ne	408988 <__fxstatat@plt+0x54a8>  // b.any
  4083c0:	ldrb	w0, [x25, #48]
  4083c4:	str	w0, [x29, #344]
  4083c8:	cbz	w0, 4097e4 <__fxstatat@plt+0x6304>
  4083cc:	ldr	w2, [x29, #108]
  4083d0:	mov	w1, #0x41                  	// #65
  4083d4:	mov	x0, x19
  4083d8:	bl	40b048 <__fxstatat@plt+0x7b68>
  4083dc:	lsr	w22, w0, #31
  4083e0:	ldr	x1, [x29, #264]
  4083e4:	str	w0, [x29, #304]
  4083e8:	ldr	w4, [x1]
  4083ec:	cmp	w4, #0x15
  4083f0:	csel	w26, w22, wzr, eq  // eq = none
  4083f4:	cbz	w26, 408834 <__fxstatat@plt+0x5354>
  4083f8:	ldrb	w0, [x19]
  4083fc:	cbz	w0, 4087a8 <__fxstatat@plt+0x52c8>
  408400:	mov	x0, x19
  408404:	bl	402c50 <strlen@plt>
  408408:	add	x0, x19, x0
  40840c:	ldurb	w0, [x0, #-1]
  408410:	cmp	w0, #0x2f
  408414:	cset	w0, ne  // ne = any
  408418:	add	w4, w0, #0x14
  40841c:	b	40756c <__fxstatat@plt+0x408c>
  408420:	add	x2, x29, #0x290
  408424:	mov	x1, x19
  408428:	mov	w0, #0x0                   	// #0
  40842c:	str	w7, [x29, #328]
  408430:	bl	403420 <__xstat@plt>
  408434:	ldr	w7, [x29, #328]
  408438:	cbz	w0, 40735c <__fxstatat@plt+0x3e7c>
  40843c:	b	405c0c <__fxstatat@plt+0x272c>
  408440:	add	x2, x29, #0x310
  408444:	mov	x1, x21
  408448:	mov	w0, #0x0                   	// #0
  40844c:	str	w7, [x29, #328]
  408450:	bl	403420 <__xstat@plt>
  408454:	ldr	w7, [x29, #328]
  408458:	cbz	w0, 407304 <__fxstatat@plt+0x3e24>
  40845c:	b	405c0c <__fxstatat@plt+0x272c>
  408460:	add	x2, x29, #0x210
  408464:	mov	x1, x19
  408468:	mov	w0, #0x0                   	// #0
  40846c:	bl	403310 <__lxstat@plt>
  408470:	cbz	w0, 407d14 <__fxstatat@plt+0x4834>
  408474:	bl	4033f0 <__errno_location@plt>
  408478:	mov	x3, x0
  40847c:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  408480:	mov	w2, #0x5                   	// #5
  408484:	add	x1, x1, #0x3b0
  408488:	mov	x0, #0x0                   	// #0
  40848c:	b	4071f8 <__fxstatat@plt+0x3d18>
  408490:	str	xzr, [x29, #256]
  408494:	ldrb	w0, [x25, #31]
  408498:	cbnz	w0, 4086c8 <__fxstatat@plt+0x51e8>
  40849c:	ldrb	w0, [x25, #29]
  4084a0:	cbz	w0, 4084ec <__fxstatat@plt+0x500c>
  4084a4:	ldr	x1, [x29, #424]
  4084a8:	ldr	x0, [x29, #808]
  4084ac:	cmp	x1, x0
  4084b0:	b.eq	4084ec <__fxstatat@plt+0x500c>  // b.none
  4084b4:	ldr	w2, [x29, #304]
  4084b8:	mov	w4, w26
  4084bc:	ldr	x0, [x29, #296]
  4084c0:	add	x3, x29, #0x190
  4084c4:	mov	x1, x19
  4084c8:	add	x5, x0, #0x10
  4084cc:	mov	x0, x25
  4084d0:	bl	405608 <__fxstatat@plt+0x2128>
  4084d4:	cmn	w0, #0x1
  4084d8:	b.eq	408734 <__fxstatat@plt+0x5254>  // b.none
  4084dc:	cbnz	w0, 4084ec <__fxstatat@plt+0x500c>
  4084e0:	ldr	w0, [x29, #288]
  4084e4:	and	w0, w0, #0xfffff1ff
  4084e8:	str	w0, [x29, #288]
  4084ec:	ldrb	w0, [x25, #39]
  4084f0:	cbz	w0, 40861c <__fxstatat@plt+0x513c>
  4084f4:	ldr	w0, [x29, #800]
  4084f8:	tbz	w0, #7, 40944c <__fxstatat@plt+0x5f6c>
  4084fc:	ldr	w1, [x29, #292]
  408500:	mov	x4, x25
  408504:	ldr	w3, [x29, #304]
  408508:	mov	x2, x19
  40850c:	mov	x0, x21
  408510:	bl	404ef0 <__fxstatat@plt+0x1a10>
  408514:	ands	w20, w0, #0xff
  408518:	b.ne	40861c <__fxstatat@plt+0x513c>  // b.any
  40851c:	ldrb	w0, [x25, #40]
  408520:	eor	w0, w0, #0x1
  408524:	str	w0, [x29, #344]
  408528:	cbz	w20, 408538 <__fxstatat@plt+0x5058>
  40852c:	ldr	w1, [x29, #108]
  408530:	ldr	w0, [x29, #304]
  408534:	bl	402f80 <fchmod@plt>
  408538:	ldr	x0, [x25, #24]
  40853c:	and	x0, x0, #0xffffffffffffff
  408540:	and	x0, x0, #0xffff0000000000ff
  408544:	cbnz	x0, 408868 <__fxstatat@plt+0x5388>
  408548:	ldrb	w0, [x25, #43]
  40854c:	cbnz	w0, 408844 <__fxstatat@plt+0x5364>
  408550:	ldrb	w20, [x25, #32]
  408554:	and	w20, w26, w20
  408558:	ands	w20, w20, #0xff
  40855c:	b.ne	409408 <__fxstatat@plt+0x5f28>  // b.any
  408560:	ldr	w0, [x29, #148]
  408564:	cbz	w0, 408308 <__fxstatat@plt+0x4e28>
  408568:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40856c:	add	x22, x0, #0x4a8
  408570:	ldr	w0, [x22, #8]
  408574:	cmn	w0, #0x1
  408578:	b.eq	4094b4 <__fxstatat@plt+0x5fd4>  // b.none
  40857c:	ldr	w0, [x22, #8]
  408580:	ldr	w1, [x29, #148]
  408584:	bics	wzr, w1, w0
  408588:	b.eq	408308 <__fxstatat@plt+0x4e28>  // b.none
  40858c:	ldr	w1, [x29, #128]
  408590:	ldr	w0, [x29, #304]
  408594:	bl	402f80 <fchmod@plt>
  408598:	cbz	w0, 408308 <__fxstatat@plt+0x4e28>
  40859c:	ldr	x0, [x29, #264]
  4085a0:	mov	w2, #0x5                   	// #5
  4085a4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4085a8:	add	x1, x1, #0x1d0
  4085ac:	ldr	w22, [x0]
  4085b0:	mov	x0, #0x0                   	// #0
  4085b4:	bl	403350 <dcgettext@plt>
  4085b8:	mov	x20, x0
  4085bc:	mov	x1, x19
  4085c0:	mov	w0, #0x4                   	// #4
  4085c4:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4085c8:	mov	x3, x0
  4085cc:	mov	x2, x20
  4085d0:	mov	w1, w22
  4085d4:	mov	w0, #0x0                   	// #0
  4085d8:	bl	402c90 <error@plt>
  4085dc:	ldrb	w0, [x25, #36]
  4085e0:	cmp	w0, #0x0
  4085e4:	ldr	w0, [x29, #344]
  4085e8:	csel	w0, w0, wzr, eq  // eq = none
  4085ec:	str	w0, [x29, #344]
  4085f0:	b	408308 <__fxstatat@plt+0x4e28>
  4085f4:	bl	4033f0 <__errno_location@plt>
  4085f8:	mov	x3, x0
  4085fc:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  408600:	mov	w2, #0x5                   	// #5
  408604:	add	x1, x1, #0x240
  408608:	mov	x0, #0x0                   	// #0
  40860c:	b	407c08 <__fxstatat@plt+0x4728>
  408610:	mov	w1, #0xa                   	// #10
  408614:	bl	4030a0 <__overflow@plt>
  408618:	b	406778 <__fxstatat@plt+0x3298>
  40861c:	mov	w0, #0x1                   	// #1
  408620:	str	w0, [x29, #344]
  408624:	b	408538 <__fxstatat@plt+0x5058>
  408628:	ldr	w0, [x29, #544]
  40862c:	and	w0, w0, #0xf000
  408630:	cmp	w0, #0xa, lsl #12
  408634:	b.ne	4079b8 <__fxstatat@plt+0x44d8>  // b.any
  408638:	mov	x0, x24
  40863c:	bl	402c50 <strlen@plt>
  408640:	ldr	x22, [x29, #576]
  408644:	cmp	x22, x0
  408648:	b.ne	4079b8 <__fxstatat@plt+0x44d8>  // b.any
  40864c:	mov	x1, x22
  408650:	mov	x0, x19
  408654:	bl	40a300 <__fxstatat@plt+0x6e20>
  408658:	mov	x22, x0
  40865c:	cbz	x0, 4079b8 <__fxstatat@plt+0x44d8>
  408660:	mov	x1, x24
  408664:	bl	403130 <strcmp@plt>
  408668:	cbnz	w0, 4094a8 <__fxstatat@plt+0x5fc8>
  40866c:	mov	x0, x22
  408670:	bl	4031b0 <free@plt>
  408674:	mov	x0, x24
  408678:	bl	4031b0 <free@plt>
  40867c:	b	408098 <__fxstatat@plt+0x4bb8>
  408680:	bl	4033f0 <__errno_location@plt>
  408684:	mov	x3, x0
  408688:	mov	w2, #0x5                   	// #5
  40868c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  408690:	mov	x0, #0x0                   	// #0
  408694:	add	x1, x1, #0xbe8
  408698:	ldr	w20, [x3]
  40869c:	bl	403350 <dcgettext@plt>
  4086a0:	mov	x3, x19
  4086a4:	mov	x2, x0
  4086a8:	mov	w1, w20
  4086ac:	mov	w0, #0x0                   	// #0
  4086b0:	bl	402c90 <error@plt>
  4086b4:	ldrb	w0, [x25, #36]
  4086b8:	cbnz	w0, 4065d0 <__fxstatat@plt+0x30f0>
  4086bc:	ldr	w20, [x29, #344]
  4086c0:	str	wzr, [x29, #344]
  4086c4:	b	4060b0 <__fxstatat@plt+0x2bd0>
  4086c8:	add	x0, x29, #0x200
  4086cc:	add	x2, x29, #0x160
  4086d0:	mov	x1, x19
  4086d4:	ldur	q1, [x0, #-40]
  4086d8:	ldur	q0, [x0, #-24]
  4086dc:	ldr	w0, [x29, #304]
  4086e0:	stp	q1, q0, [x29, #352]
  4086e4:	bl	413178 <__fxstatat@plt+0xfc98>
  4086e8:	cbz	w0, 40849c <__fxstatat@plt+0x4fbc>
  4086ec:	ldr	x0, [x29, #264]
  4086f0:	mov	w2, #0x5                   	// #5
  4086f4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4086f8:	add	x1, x1, #0x1b8
  4086fc:	ldr	w22, [x0]
  408700:	mov	x0, #0x0                   	// #0
  408704:	bl	403350 <dcgettext@plt>
  408708:	mov	x20, x0
  40870c:	mov	x1, x19
  408710:	mov	w0, #0x4                   	// #4
  408714:	bl	40f698 <__fxstatat@plt+0xc1b8>
  408718:	mov	x3, x0
  40871c:	mov	x2, x20
  408720:	mov	w0, #0x0                   	// #0
  408724:	mov	w1, w22
  408728:	bl	402c90 <error@plt>
  40872c:	ldrb	w0, [x25, #36]
  408730:	cbz	w0, 40849c <__fxstatat@plt+0x4fbc>
  408734:	str	wzr, [x29, #344]
  408738:	b	408308 <__fxstatat@plt+0x4e28>
  40873c:	ldr	x0, [x29, #264]
  408740:	mov	w2, #0x5                   	// #5
  408744:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  408748:	add	x1, x1, #0x88
  40874c:	ldr	w22, [x0]
  408750:	mov	x0, #0x0                   	// #0
  408754:	bl	403350 <dcgettext@plt>
  408758:	mov	x20, x0
  40875c:	mov	x1, x19
  408760:	mov	w0, #0x4                   	// #4
  408764:	bl	40f698 <__fxstatat@plt+0xc1b8>
  408768:	mov	x3, x0
  40876c:	mov	x2, x20
  408770:	mov	w1, w22
  408774:	mov	w0, #0x0                   	// #0
  408778:	str	wzr, [x29, #344]
  40877c:	bl	402c90 <error@plt>
  408780:	str	xzr, [x29, #256]
  408784:	b	408308 <__fxstatat@plt+0x4e28>
  408788:	ldrb	w0, [x25, #35]
  40878c:	cbz	w0, 4087b0 <__fxstatat@plt+0x52d0>
  408790:	ldrb	w0, [x25, #38]
  408794:	cbnz	w0, 4087b0 <__fxstatat@plt+0x52d0>
  408798:	ldr	x1, [x29, #264]
  40879c:	mov	w0, #0x5f                  	// #95
  4087a0:	str	w0, [x1]
  4087a4:	b	4080f8 <__fxstatat@plt+0x4c18>
  4087a8:	mov	w4, #0x15                  	// #21
  4087ac:	b	40756c <__fxstatat@plt+0x408c>
  4087b0:	ldr	x0, [x29, #264]
  4087b4:	mov	w22, #0x5f                  	// #95
  4087b8:	mov	w2, #0x5                   	// #5
  4087bc:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4087c0:	add	x1, x1, #0xc38
  4087c4:	str	w22, [x0]
  4087c8:	mov	x0, #0x0                   	// #0
  4087cc:	bl	403350 <dcgettext@plt>
  4087d0:	mov	x20, x0
  4087d4:	mov	x2, x19
  4087d8:	mov	w1, #0x4                   	// #4
  4087dc:	mov	w0, #0x0                   	// #0
  4087e0:	bl	40f5f8 <__fxstatat@plt+0xc118>
  4087e4:	mov	x2, x20
  4087e8:	mov	x3, x0
  4087ec:	mov	w1, w22
  4087f0:	mov	w0, #0x0                   	// #0
  4087f4:	bl	402c90 <error@plt>
  4087f8:	ldrb	w0, [x25, #38]
  4087fc:	cbz	w0, 4080f8 <__fxstatat@plt+0x4c18>
  408800:	str	xzr, [x29, #256]
  408804:	str	wzr, [x29, #344]
  408808:	b	408308 <__fxstatat@plt+0x4e28>
  40880c:	ldr	x0, [x29, #264]
  408810:	ldr	w4, [x0]
  408814:	cmp	w4, #0x2
  408818:	b.ne	40882c <__fxstatat@plt+0x534c>  // b.any
  40881c:	ldrb	w0, [x25, #24]
  408820:	cbnz	w0, 40882c <__fxstatat@plt+0x534c>
  408824:	str	wzr, [x29, #148]
  408828:	b	407520 <__fxstatat@plt+0x4040>
  40882c:	mov	w26, #0x0                   	// #0
  408830:	b	40756c <__fxstatat@plt+0x408c>
  408834:	ldr	w0, [x29, #304]
  408838:	mov	w26, #0x1                   	// #1
  40883c:	tbnz	w0, #31, 40756c <__fxstatat@plt+0x408c>
  408840:	b	408104 <__fxstatat@plt+0x4c24>
  408844:	ldr	w2, [x25, #16]
  408848:	mov	x0, x19
  40884c:	ldr	w1, [x29, #304]
  408850:	bl	40a278 <__fxstatat@plt+0x6d98>
  408854:	cmp	w0, #0x0
  408858:	ldr	w0, [x29, #344]
  40885c:	csel	w0, w0, wzr, eq  // eq = none
  408860:	str	w0, [x29, #344]
  408864:	b	408308 <__fxstatat@plt+0x4e28>
  408868:	ldr	w4, [x29, #288]
  40886c:	mov	x2, x19
  408870:	ldr	w1, [x29, #292]
  408874:	mov	x0, x21
  408878:	ldr	w3, [x29, #304]
  40887c:	bl	40a1b0 <__fxstatat@plt+0x6cd0>
  408880:	cbz	w0, 408308 <__fxstatat@plt+0x4e28>
  408884:	b	4085dc <__fxstatat@plt+0x50fc>
  408888:	ldr	x22, [x29, #704]
  40888c:	mov	x1, #0x200                 	// #512
  408890:	ldr	x2, [x29, #720]
  408894:	sdiv	x1, x22, x1
  408898:	ldr	w0, [x29, #800]
  40889c:	and	w0, w0, #0xf000
  4088a0:	cmp	x2, x1
  4088a4:	b.ge	4093cc <__fxstatat@plt+0x5eec>  // b.tcont
  4088a8:	cmp	w0, #0x8, lsl #12
  4088ac:	b.eq	409650 <__fxstatat@plt+0x6170>  // b.none
  4088b0:	ldr	w0, [x29, #712]
  4088b4:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4088b8:	sub	x4, x1, x20
  4088bc:	mov	w3, #0x1                   	// #1
  4088c0:	ldr	x1, [x29, #272]
  4088c4:	cmp	w0, #0x20, lsl #12
  4088c8:	csel	w0, w0, w5, ge  // ge = tcont
  4088cc:	mov	x2, x4
  4088d0:	str	x4, [x29, #336]
  4088d4:	sxtw	x0, w0
  4088d8:	str	w3, [x29, #344]
  4088dc:	bl	40abc8 <__fxstatat@plt+0x76e8>
  4088e0:	ldr	x4, [x29, #336]
  4088e4:	ldr	x1, [x29, #272]
  4088e8:	cmp	x1, x22
  4088ec:	b.ls	4081d0 <__fxstatat@plt+0x4cf0>  // b.plast
  4088f0:	add	x1, x22, #0x1
  4088f4:	str	x1, [x29, #272]
  4088f8:	b	4081d0 <__fxstatat@plt+0x4cf0>
  4088fc:	ldr	w2, [x29, #292]
  408900:	mov	x1, #0x9409                	// #37897
  408904:	ldr	w0, [x29, #304]
  408908:	movk	x1, #0x4004, lsl #16
  40890c:	bl	4034b0 <ioctl@plt>
  408910:	cbz	w0, 408490 <__fxstatat@plt+0x4fb0>
  408914:	ldr	w0, [x25, #56]
  408918:	cmp	w0, #0x2
  40891c:	b.ne	40812c <__fxstatat@plt+0x4c4c>  // b.any
  408920:	ldr	x0, [x29, #264]
  408924:	mov	w2, #0x5                   	// #5
  408928:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40892c:	add	x1, x1, #0x118
  408930:	ldr	w22, [x0]
  408934:	mov	x0, #0x0                   	// #0
  408938:	bl	403350 <dcgettext@plt>
  40893c:	mov	x20, x0
  408940:	mov	x2, x19
  408944:	mov	w1, #0x4                   	// #4
  408948:	mov	w0, #0x0                   	// #0
  40894c:	bl	40f5f8 <__fxstatat@plt+0xc118>
  408950:	mov	x2, x21
  408954:	mov	x24, x0
  408958:	mov	w1, #0x4                   	// #4
  40895c:	mov	w0, #0x1                   	// #1
  408960:	bl	40f5f8 <__fxstatat@plt+0xc118>
  408964:	mov	x4, x0
  408968:	mov	x3, x24
  40896c:	mov	x2, x20
  408970:	mov	w1, w22
  408974:	mov	w0, #0x0                   	// #0
  408978:	str	wzr, [x29, #344]
  40897c:	bl	402c90 <error@plt>
  408980:	str	xzr, [x29, #256]
  408984:	b	408308 <__fxstatat@plt+0x4e28>
  408988:	mov	w4, #0x11                  	// #17
  40898c:	b	4083ec <__fxstatat@plt+0x4f0c>
  408990:	b.eq	408a78 <__fxstatat@plt+0x5598>  // b.none
  408994:	sub	x20, x20, x0
  408998:	ldr	x0, [x29, #136]
  40899c:	ldr	x26, [x29, #224]
  4089a0:	cmp	x0, #0x0
  4089a4:	ldr	x0, [x29, #208]
  4089a8:	cset	w22, ne  // ne = any
  4089ac:	ldr	x25, [x29, #192]
  4089b0:	mov	x10, x26
  4089b4:	add	x0, x0, x27
  4089b8:	str	x0, [x29, #208]
  4089bc:	cmp	x25, x27
  4089c0:	csel	x25, x25, x27, ls  // ls = plast
  4089c4:	cmp	x25, #0x0
  4089c8:	csel	w24, w22, wzr, ne  // ne = any
  4089cc:	cbz	w24, 408b2c <__fxstatat@plt+0x564c>
  4089d0:	mov	x1, x26
  4089d4:	mov	x2, x25
  4089d8:	ldrb	w0, [x1]
  4089dc:	cbnz	w0, 408c34 <__fxstatat@plt+0x5754>
  4089e0:	add	x1, x1, #0x1
  4089e4:	subs	x2, x2, #0x1
  4089e8:	b.eq	408afc <__fxstatat@plt+0x561c>  // b.none
  4089ec:	tst	x2, #0xf
  4089f0:	b.ne	4089d8 <__fxstatat@plt+0x54f8>  // b.any
  4089f4:	mov	x0, x26
  4089f8:	str	x10, [x29, #184]
  4089fc:	bl	4030e0 <memcmp@plt>
  408a00:	cmp	w0, #0x0
  408a04:	ldr	x10, [x29, #184]
  408a08:	cset	w24, eq  // eq = none
  408a0c:	cmp	x19, #0x0
  408a10:	eor	w1, w24, w23
  408a14:	cset	w21, ne  // ne = any
  408a18:	cmp	x27, x25
  408a1c:	cset	w2, eq  // eq = none
  408a20:	eor	w0, w24, #0x1
  408a24:	and	w21, w21, w1
  408a28:	tst	w2, w0
  408a2c:	b.eq	408b0c <__fxstatat@plt+0x562c>  // b.none
  408a30:	mov	w24, #0x0                   	// #0
  408a34:	mov	w28, #0x1                   	// #1
  408a38:	cbz	w21, 408b48 <__fxstatat@plt+0x5668>
  408a3c:	cbnz	w23, 408b58 <__fxstatat@plt+0x5678>
  408a40:	ldr	w0, [x29, #304]
  408a44:	mov	x1, x10
  408a48:	mov	x2, x19
  408a4c:	bl	40b5f8 <__fxstatat@plt+0x8118>
  408a50:	cmp	x19, x0
  408a54:	b.ne	409740 <__fxstatat@plt+0x6260>  // b.any
  408a58:	cbnz	w28, 408b98 <__fxstatat@plt+0x56b8>
  408a5c:	mov	w23, w24
  408a60:	mov	x10, x26
  408a64:	mov	x19, x25
  408a68:	add	x26, x26, x25
  408a6c:	subs	x27, x27, x25
  408a70:	b.ne	4089bc <__fxstatat@plt+0x54dc>  // b.any
  408a74:	cbnz	x20, 40827c <__fxstatat@plt+0x4d9c>
  408a78:	mov	x24, x19
  408a7c:	mov	w0, w23
  408a80:	ldr	w26, [x29, #240]
  408a84:	ldr	w23, [x29, #216]
  408a88:	ldr	w28, [x29, #280]
  408a8c:	ldr	w27, [x29, #344]
  408a90:	ldr	x25, [x29, #232]
  408a94:	ldr	x21, [x29, #248]
  408a98:	ldr	x19, [x29, #336]
  408a9c:	cbz	w0, 408494 <__fxstatat@plt+0x4fb4>
  408aa0:	ldrb	w2, [x29, #200]
  408aa4:	mov	x3, x24
  408aa8:	ldr	w20, [x29, #304]
  408aac:	mov	x1, x19
  408ab0:	mov	w0, w20
  408ab4:	bl	4054f0 <__fxstatat@plt+0x2010>
  408ab8:	ands	w0, w0, #0xff
  408abc:	str	w0, [x29, #344]
  408ac0:	b.eq	408308 <__fxstatat@plt+0x4e28>  // b.none
  408ac4:	ldr	x1, [x29, #208]
  408ac8:	mov	w0, w20
  408acc:	bl	403380 <ftruncate@plt>
  408ad0:	tbz	w0, #31, 408494 <__fxstatat@plt+0x4fb4>
  408ad4:	ldr	x0, [x29, #264]
  408ad8:	mov	w2, #0x5                   	// #5
  408adc:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  408ae0:	add	x1, x1, #0x1a0
  408ae4:	ldr	w22, [x0]
  408ae8:	mov	x0, #0x0                   	// #0
  408aec:	bl	403350 <dcgettext@plt>
  408af0:	mov	x20, x0
  408af4:	mov	x1, x19
  408af8:	b	4082e8 <__fxstatat@plt+0x4e08>
  408afc:	cmp	x19, #0x0
  408b00:	eor	w0, w23, #0x1
  408b04:	cset	w21, ne  // ne = any
  408b08:	and	w21, w21, w0
  408b0c:	cbnz	w21, 409790 <__fxstatat@plt+0x62b0>
  408b10:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408b14:	sub	x0, x0, x25
  408b18:	cmp	x0, x19
  408b1c:	b.cc	408bcc <__fxstatat@plt+0x56ec>  // b.lo, b.ul, b.last
  408b20:	add	x19, x25, x19
  408b24:	mov	w23, w24
  408b28:	b	408a68 <__fxstatat@plt+0x5588>
  408b2c:	cmp	x27, x25
  408b30:	eor	w0, w23, #0x1
  408b34:	cset	w1, eq  // eq = none
  408b38:	tst	w1, w0
  408b3c:	b.ne	408b48 <__fxstatat@plt+0x5668>  // b.any
  408b40:	mov	w24, w23
  408b44:	cbnz	x25, 408b10 <__fxstatat@plt+0x5630>
  408b48:	add	x19, x19, x25
  408b4c:	mov	w21, #0x0                   	// #0
  408b50:	mov	w28, #0x1                   	// #1
  408b54:	b	408a3c <__fxstatat@plt+0x555c>
  408b58:	ldrb	w2, [x29, #200]
  408b5c:	mov	x3, x19
  408b60:	ldr	w0, [x29, #304]
  408b64:	ldr	x1, [x29, #336]
  408b68:	bl	4054f0 <__fxstatat@plt+0x2010>
  408b6c:	ands	w23, w0, #0xff
  408b70:	b.ne	408a58 <__fxstatat@plt+0x5578>  // b.any
  408b74:	ldr	w27, [x29, #344]
  408b78:	ldr	w26, [x29, #240]
  408b7c:	ldr	w28, [x29, #280]
  408b80:	str	w23, [x29, #344]
  408b84:	ldr	w23, [x29, #216]
  408b88:	ldr	x25, [x29, #232]
  408b8c:	ldr	x21, [x29, #248]
  408b90:	ldr	x19, [x29, #336]
  408b94:	b	408308 <__fxstatat@plt+0x4e28>
  408b98:	cbz	x25, 408bb4 <__fxstatat@plt+0x56d4>
  408b9c:	cbz	w21, 408bbc <__fxstatat@plt+0x56dc>
  408ba0:	mov	x19, x25
  408ba4:	mov	w23, w24
  408ba8:	mov	x10, x26
  408bac:	mov	x25, #0x0                   	// #0
  408bb0:	b	4089bc <__fxstatat@plt+0x54dc>
  408bb4:	cbnz	w21, 408c28 <__fxstatat@plt+0x5748>
  408bb8:	mov	x27, #0x0                   	// #0
  408bbc:	mov	w23, w24
  408bc0:	mov	x10, x26
  408bc4:	mov	x19, #0x0                   	// #0
  408bc8:	b	408a68 <__fxstatat@plt+0x5588>
  408bcc:	ldr	x21, [x29, #248]
  408bd0:	mov	w2, #0x5                   	// #5
  408bd4:	ldr	w23, [x29, #216]
  408bd8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  408bdc:	ldr	w26, [x29, #240]
  408be0:	add	x1, x1, #0x188
  408be4:	ldr	w28, [x29, #280]
  408be8:	mov	x0, #0x0                   	// #0
  408bec:	ldr	w27, [x29, #344]
  408bf0:	ldr	x25, [x29, #232]
  408bf4:	ldr	x19, [x29, #336]
  408bf8:	bl	403350 <dcgettext@plt>
  408bfc:	mov	x1, x21
  408c00:	mov	x20, x0
  408c04:	mov	w0, #0x4                   	// #4
  408c08:	bl	40f698 <__fxstatat@plt+0xc1b8>
  408c0c:	mov	x2, x20
  408c10:	mov	x3, x0
  408c14:	mov	w1, #0x0                   	// #0
  408c18:	mov	w0, #0x0                   	// #0
  408c1c:	str	wzr, [x29, #344]
  408c20:	bl	402c90 <error@plt>
  408c24:	b	408308 <__fxstatat@plt+0x4e28>
  408c28:	mov	w23, w24
  408c2c:	mov	x19, #0x0                   	// #0
  408c30:	b	408a74 <__fxstatat@plt+0x5594>
  408c34:	mov	w24, #0x0                   	// #0
  408c38:	b	408a0c <__fxstatat@plt+0x552c>
  408c3c:	mov	w0, #0x1                   	// #1
  408c40:	str	w0, [x29, #144]
  408c44:	ldr	x0, [x29, #704]
  408c48:	str	wzr, [x29, #104]
  408c4c:	str	x0, [x29, #208]
  408c50:	add	x0, x29, #0x160
  408c54:	mov	x20, #0x0                   	// #0
  408c58:	mov	x1, x0
  408c5c:	ldr	w0, [x29, #292]
  408c60:	str	x1, [x29, #336]
  408c64:	bl	409ba8 <__fxstatat@plt+0x66c8>
  408c68:	stp	w23, w26, [x29, #168]
  408c6c:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  408c70:	mov	w26, w24
  408c74:	add	x0, x0, #0x5a0
  408c78:	str	x0, [x29, #112]
  408c7c:	add	x0, x0, #0x20
  408c80:	str	x0, [x29, #96]
  408c84:	str	x25, [x29, #160]
  408c88:	str	x21, [x29, #176]
  408c8c:	str	w28, [x29, #184]
  408c90:	str	w27, [x29, #192]
  408c94:	str	xzr, [x29, #232]
  408c98:	str	xzr, [x29, #248]
  408c9c:	str	x19, [x29, #280]
  408ca0:	ldr	x0, [x29, #336]
  408ca4:	bl	409bc8 <__fxstatat@plt+0x66e8>
  408ca8:	tst	w0, #0xff
  408cac:	b.eq	4096a4 <__fxstatat@plt+0x61c4>  // b.none
  408cb0:	ldr	x0, [x29, #376]
  408cb4:	cbz	x0, 4091a8 <__fxstatat@plt+0x5cc8>
  408cb8:	ldr	x20, [x29, #248]
  408cbc:	mov	x0, #0x0                   	// #0
  408cc0:	ldr	x1, [x29, #232]
  408cc4:	mov	x19, x20
  408cc8:	str	wzr, [x29, #156]
  408ccc:	ldr	x2, [x29, #392]
  408cd0:	add	x0, x0, x0, lsl #1
  408cd4:	add	x3, x2, x0, lsl #3
  408cd8:	ldr	x2, [x2, x0, lsl #3]
  408cdc:	str	x2, [x29, #248]
  408ce0:	ldr	x0, [x3, #8]
  408ce4:	str	x0, [x29, #232]
  408ce8:	ldr	x3, [x29, #208]
  408cec:	add	x0, x2, x0
  408cf0:	cmp	x0, x3
  408cf4:	b.le	408d0c <__fxstatat@plt+0x582c>
  408cf8:	cmp	x2, x3
  408cfc:	csel	x2, x2, x3, le
  408d00:	str	x2, [x29, #248]
  408d04:	sub	x0, x3, x2
  408d08:	str	x0, [x29, #232]
  408d0c:	ldr	x0, [x29, #248]
  408d10:	str	wzr, [x29, #132]
  408d14:	sub	x19, x0, x19
  408d18:	subs	x19, x19, x1
  408d1c:	b.ne	4090a4 <__fxstatat@plt+0x5bc4>  // b.any
  408d20:	ldr	w0, [x29, #144]
  408d24:	cmp	w0, #0x3
  408d28:	ldr	x0, [x29, #136]
  408d2c:	csel	x0, x0, xzr, eq  // eq = none
  408d30:	str	x0, [x29, #200]
  408d34:	ldr	x0, [x29, #232]
  408d38:	str	x0, [x29, #240]
  408d3c:	cbz	x0, 409330 <__fxstatat@plt+0x5e50>
  408d40:	ldr	x0, [x29, #200]
  408d44:	mov	x26, #0x0                   	// #0
  408d48:	ldr	x1, [x29, #272]
  408d4c:	cmp	x0, #0x0
  408d50:	mov	x28, x26
  408d54:	mov	w27, #0x0                   	// #0
  408d58:	csel	x0, x0, x1, ne  // ne = any
  408d5c:	str	x0, [x29, #120]
  408d60:	str	xzr, [x29, #216]
  408d64:	mov	w26, w27
  408d68:	ldr	x0, [x29, #240]
  408d6c:	ldr	x2, [x29, #272]
  408d70:	ldr	x1, [x29, #224]
  408d74:	cmp	x0, x2
  408d78:	csel	x2, x0, x2, ls  // ls = plast
  408d7c:	ldr	w0, [x29, #292]
  408d80:	bl	403320 <read@plt>
  408d84:	mov	x20, x0
  408d88:	cmp	x0, #0x0
  408d8c:	b.ge	408e00 <__fxstatat@plt+0x5920>  // b.tcont
  408d90:	ldr	x0, [x29, #264]
  408d94:	ldr	w20, [x0]
  408d98:	cmp	w20, #0x4
  408d9c:	b.eq	408d68 <__fxstatat@plt+0x5888>  // b.none
  408da0:	ldr	x21, [x29, #176]
  408da4:	mov	w2, #0x5                   	// #5
  408da8:	ldp	w23, w26, [x29, #168]
  408dac:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  408db0:	ldr	w28, [x29, #184]
  408db4:	add	x1, x1, #0x158
  408db8:	ldr	w27, [x29, #192]
  408dbc:	mov	x0, #0x0                   	// #0
  408dc0:	ldr	x25, [x29, #160]
  408dc4:	ldr	x19, [x29, #280]
  408dc8:	bl	403350 <dcgettext@plt>
  408dcc:	mov	x1, x21
  408dd0:	mov	x22, x0
  408dd4:	mov	w0, #0x4                   	// #4
  408dd8:	bl	40f698 <__fxstatat@plt+0xc1b8>
  408ddc:	mov	x2, x22
  408de0:	mov	x3, x0
  408de4:	mov	w1, w20
  408de8:	mov	w0, #0x0                   	// #0
  408dec:	bl	402c90 <error@plt>
  408df0:	ldr	x0, [x29, #392]
  408df4:	str	wzr, [x29, #344]
  408df8:	bl	4031b0 <free@plt>
  408dfc:	b	408308 <__fxstatat@plt+0x4e28>
  408e00:	b.eq	409324 <__fxstatat@plt+0x5e44>  // b.none
  408e04:	ldr	x0, [x29, #200]
  408e08:	ldr	x25, [x29, #224]
  408e0c:	cmp	x0, #0x0
  408e10:	ldr	x0, [x29, #240]
  408e14:	cset	w22, ne  // ne = any
  408e18:	ldr	x19, [x29, #120]
  408e1c:	sub	x0, x0, x20
  408e20:	str	x0, [x29, #240]
  408e24:	mov	x3, x25
  408e28:	ldr	x0, [x29, #216]
  408e2c:	add	x0, x0, x20
  408e30:	str	x0, [x29, #216]
  408e34:	nop
  408e38:	cmp	x19, x20
  408e3c:	mov	x23, x20
  408e40:	csel	x19, x19, x20, ls  // ls = plast
  408e44:	cmp	x19, #0x0
  408e48:	csel	w27, w22, wzr, ne  // ne = any
  408e4c:	cbz	w27, 408fd4 <__fxstatat@plt+0x5af4>
  408e50:	mov	x1, x25
  408e54:	mov	x2, x19
  408e58:	ldrb	w0, [x1]
  408e5c:	cbnz	w0, 409140 <__fxstatat@plt+0x5c60>
  408e60:	add	x1, x1, #0x1
  408e64:	subs	x2, x2, #0x1
  408e68:	b.eq	408f54 <__fxstatat@plt+0x5a74>  // b.none
  408e6c:	tst	x2, #0xf
  408e70:	b.ne	408e58 <__fxstatat@plt+0x5978>  // b.any
  408e74:	mov	x0, x25
  408e78:	str	x3, [x29, #344]
  408e7c:	bl	4030e0 <memcmp@plt>
  408e80:	cmp	w0, #0x0
  408e84:	cset	w27, eq  // eq = none
  408e88:	cset	w1, ne  // ne = any
  408e8c:	eor	w21, w27, w26
  408e90:	ldr	x3, [x29, #344]
  408e94:	and	w21, w21, #0xff
  408e98:	cmp	x28, #0x0
  408e9c:	cset	w0, ne  // ne = any
  408ea0:	cmp	w1, #0x0
  408ea4:	and	w21, w21, w0
  408ea8:	ccmp	x20, x19, #0x0, ne  // ne = any
  408eac:	b.ne	408f64 <__fxstatat@plt+0x5a84>  // b.any
  408eb0:	mov	w27, #0x0                   	// #0
  408eb4:	mov	w24, #0x1                   	// #1
  408eb8:	cbz	w21, 408ff0 <__fxstatat@plt+0x5b10>
  408ebc:	cbnz	w26, 409000 <__fxstatat@plt+0x5b20>
  408ec0:	ldr	w0, [x29, #304]
  408ec4:	mov	x1, x3
  408ec8:	mov	x2, x28
  408ecc:	bl	40b5f8 <__fxstatat@plt+0x8118>
  408ed0:	cmp	x28, x0
  408ed4:	b.ne	408ef8 <__fxstatat@plt+0x5a18>  // b.any
  408ed8:	cbz	w24, 409020 <__fxstatat@plt+0x5b40>
  408edc:	cbz	x19, 409038 <__fxstatat@plt+0x5b58>
  408ee0:	cbz	w21, 409040 <__fxstatat@plt+0x5b60>
  408ee4:	mov	x28, x19
  408ee8:	mov	w26, w27
  408eec:	mov	x3, x25
  408ef0:	mov	x19, #0x0                   	// #0
  408ef4:	b	408e38 <__fxstatat@plt+0x5958>
  408ef8:	ldr	x0, [x29, #264]
  408efc:	mov	w2, #0x5                   	// #5
  408f00:	ldr	x19, [x29, #280]
  408f04:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  408f08:	ldr	w22, [x0]
  408f0c:	add	x1, x1, #0x170
  408f10:	ldp	w23, w26, [x29, #168]
  408f14:	mov	x0, #0x0                   	// #0
  408f18:	ldr	w28, [x29, #184]
  408f1c:	ldr	w27, [x29, #192]
  408f20:	ldr	x25, [x29, #160]
  408f24:	ldr	x21, [x29, #176]
  408f28:	bl	403350 <dcgettext@plt>
  408f2c:	mov	x1, x19
  408f30:	mov	x20, x0
  408f34:	mov	w0, #0x4                   	// #4
  408f38:	bl	40f698 <__fxstatat@plt+0xc1b8>
  408f3c:	mov	x3, x0
  408f40:	mov	x2, x20
  408f44:	mov	w1, w22
  408f48:	mov	w0, #0x0                   	// #0
  408f4c:	bl	402c90 <error@plt>
  408f50:	b	408df0 <__fxstatat@plt+0x5910>
  408f54:	cmp	x28, #0x0
  408f58:	eor	w21, w26, #0x1
  408f5c:	cset	w0, ne  // ne = any
  408f60:	and	w21, w0, w21
  408f64:	cbnz	w21, 4095ac <__fxstatat@plt+0x60cc>
  408f68:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408f6c:	sub	x0, x0, x19
  408f70:	cmp	x0, x28
  408f74:	b.cc	4090ec <__fxstatat@plt+0x5c0c>  // b.lo, b.ul, b.last
  408f78:	add	x28, x19, x28
  408f7c:	sub	x20, x20, x19
  408f80:	add	x25, x25, x19
  408f84:	mov	w26, w27
  408f88:	cbnz	x20, 408e38 <__fxstatat@plt+0x5958>
  408f8c:	ldr	x0, [x29, #240]
  408f90:	cbnz	x0, 408d64 <__fxstatat@plt+0x5884>
  408f94:	mov	x26, x28
  408f98:	cbz	w27, 409058 <__fxstatat@plt+0x5b78>
  408f9c:	ldr	w0, [x29, #304]
  408fa0:	mov	x3, x26
  408fa4:	ldr	x1, [x29, #280]
  408fa8:	mov	w2, #0x1                   	// #1
  408fac:	bl	4054f0 <__fxstatat@plt+0x2010>
  408fb0:	ands	w27, w0, #0xff
  408fb4:	b.ne	409058 <__fxstatat@plt+0x5b78>  // b.any
  408fb8:	ldp	w23, w26, [x29, #168]
  408fbc:	ldr	w28, [x29, #184]
  408fc0:	ldr	w27, [x29, #192]
  408fc4:	ldr	x25, [x29, #160]
  408fc8:	ldr	x21, [x29, #176]
  408fcc:	ldr	x19, [x29, #280]
  408fd0:	b	408df0 <__fxstatat@plt+0x5910>
  408fd4:	cmp	x20, x19
  408fd8:	eor	w0, w26, #0x1
  408fdc:	cset	w1, eq  // eq = none
  408fe0:	tst	w1, w0
  408fe4:	b.ne	408ff0 <__fxstatat@plt+0x5b10>  // b.any
  408fe8:	mov	w27, w26
  408fec:	cbnz	x19, 408f68 <__fxstatat@plt+0x5a88>
  408ff0:	add	x28, x28, x19
  408ff4:	mov	w21, #0x0                   	// #0
  408ff8:	mov	w24, #0x1                   	// #1
  408ffc:	b	408ebc <__fxstatat@plt+0x59dc>
  409000:	ldr	w0, [x29, #304]
  409004:	mov	x3, x28
  409008:	ldr	x1, [x29, #280]
  40900c:	mov	w2, #0x1                   	// #1
  409010:	bl	4054f0 <__fxstatat@plt+0x2010>
  409014:	tst	w0, #0xff
  409018:	b.ne	408ed8 <__fxstatat@plt+0x59f8>  // b.any
  40901c:	b	408fb8 <__fxstatat@plt+0x5ad8>
  409020:	mov	x3, x25
  409024:	sub	x20, x20, x19
  409028:	mov	w26, w27
  40902c:	add	x25, x25, x19
  409030:	mov	x28, x19
  409034:	b	408f88 <__fxstatat@plt+0x5aa8>
  409038:	cbnz	w21, 40909c <__fxstatat@plt+0x5bbc>
  40903c:	mov	x23, #0x0                   	// #0
  409040:	mov	x3, x25
  409044:	sub	x20, x23, x19
  409048:	mov	w26, w27
  40904c:	add	x25, x25, x19
  409050:	mov	x28, #0x0                   	// #0
  409054:	b	408f88 <__fxstatat@plt+0x5aa8>
  409058:	ldr	x0, [x29, #216]
  40905c:	ldr	x1, [x29, #248]
  409060:	add	x20, x0, x1
  409064:	cbnz	x0, 40906c <__fxstatat@plt+0x5b8c>
  409068:	ldr	w27, [x29, #132]
  40906c:	ldr	x0, [x29, #208]
  409070:	cmp	x20, x0
  409074:	b.eq	409338 <__fxstatat@plt+0x5e58>  // b.none
  409078:	ldr	w0, [x29, #156]
  40907c:	ldr	x1, [x29, #376]
  409080:	add	w0, w0, #0x1
  409084:	str	w0, [x29, #156]
  409088:	cmp	x1, w0, uxtw
  40908c:	b.ls	4091a4 <__fxstatat@plt+0x5cc4>  // b.plast
  409090:	ldr	x1, [x29, #232]
  409094:	ldr	x19, [x29, #248]
  409098:	b	408ccc <__fxstatat@plt+0x57ec>
  40909c:	mov	x28, #0x0                   	// #0
  4090a0:	b	408f8c <__fxstatat@plt+0x5aac>
  4090a4:	mov	x1, x0
  4090a8:	ldr	w0, [x29, #292]
  4090ac:	mov	w2, #0x0                   	// #0
  4090b0:	bl	402dd0 <lseek@plt>
  4090b4:	tbnz	x0, #63, 4094c8 <__fxstatat@plt+0x5fe8>
  4090b8:	ldr	w0, [x29, #144]
  4090bc:	cmp	w0, #0x1
  4090c0:	b.eq	409150 <__fxstatat@plt+0x5c70>  // b.none
  4090c4:	cmp	w0, #0x3
  4090c8:	ldr	w0, [x29, #304]
  4090cc:	ldr	x1, [x29, #280]
  4090d0:	cset	w2, eq  // eq = none
  4090d4:	mov	x3, x19
  4090d8:	bl	4054f0 <__fxstatat@plt+0x2010>
  4090dc:	ands	w0, w0, #0xff
  4090e0:	str	w0, [x29, #132]
  4090e4:	b.ne	408d20 <__fxstatat@plt+0x5840>  // b.any
  4090e8:	b	408fb8 <__fxstatat@plt+0x5ad8>
  4090ec:	ldr	x21, [x29, #176]
  4090f0:	mov	w2, #0x5                   	// #5
  4090f4:	ldp	w23, w26, [x29, #168]
  4090f8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4090fc:	ldr	w28, [x29, #184]
  409100:	add	x1, x1, #0x188
  409104:	ldr	w27, [x29, #192]
  409108:	mov	x0, #0x0                   	// #0
  40910c:	ldr	x25, [x29, #160]
  409110:	ldr	x19, [x29, #280]
  409114:	bl	403350 <dcgettext@plt>
  409118:	mov	x1, x21
  40911c:	mov	x20, x0
  409120:	mov	w0, #0x4                   	// #4
  409124:	bl	40f698 <__fxstatat@plt+0xc1b8>
  409128:	mov	x2, x20
  40912c:	mov	x3, x0
  409130:	mov	w1, #0x0                   	// #0
  409134:	mov	w0, #0x0                   	// #0
  409138:	bl	402c90 <error@plt>
  40913c:	b	408df0 <__fxstatat@plt+0x5910>
  409140:	mov	w1, w27
  409144:	mov	w21, w26
  409148:	mov	w27, #0x0                   	// #0
  40914c:	b	408e98 <__fxstatat@plt+0x59b8>
  409150:	ldr	x0, [x29, #112]
  409154:	adrp	x20, 42e000 <__fxstatat@plt+0x2ab20>
  409158:	ldr	x0, [x0, #16]
  40915c:	cbz	x0, 409294 <__fxstatat@plt+0x5db4>
  409160:	ldr	w21, [x29, #304]
  409164:	add	x23, x20, #0x4a8
  409168:	ldr	x1, [x29, #112]
  40916c:	mov	w0, w21
  409170:	ldr	x20, [x23]
  409174:	ldr	x1, [x1, #16]
  409178:	cmp	x20, x19
  40917c:	csel	x20, x20, x19, ls  // ls = plast
  409180:	mov	x2, x20
  409184:	bl	40b5f8 <__fxstatat@plt+0x8118>
  409188:	cmp	x20, x0
  40918c:	b.ne	409560 <__fxstatat@plt+0x6080>  // b.any
  409190:	subs	x19, x19, x20
  409194:	b.ne	409168 <__fxstatat@plt+0x5c88>  // b.any
  409198:	str	wzr, [x29, #132]
  40919c:	str	xzr, [x29, #200]
  4091a0:	b	408d34 <__fxstatat@plt+0x5854>
  4091a4:	mov	w26, w27
  4091a8:	ldr	x0, [x29, #392]
  4091ac:	bl	4031b0 <free@plt>
  4091b0:	str	xzr, [x29, #376]
  4091b4:	ldrb	w0, [x29, #385]
  4091b8:	str	xzr, [x29, #392]
  4091bc:	cbz	w0, 408ca0 <__fxstatat@plt+0x57c0>
  4091c0:	mov	w24, w26
  4091c4:	ldr	w28, [x29, #184]
  4091c8:	ldp	w23, w26, [x29, #168]
  4091cc:	ldr	w27, [x29, #192]
  4091d0:	ldr	x25, [x29, #160]
  4091d4:	ldr	x21, [x29, #176]
  4091d8:	ldr	x19, [x29, #280]
  4091dc:	ldr	x1, [x29, #208]
  4091e0:	cmp	x20, x1
  4091e4:	cset	w22, lt  // lt = tstop
  4091e8:	cmp	w22, #0x0
  4091ec:	ccmp	w24, #0x0, #0x0, eq  // eq = none
  4091f0:	b.eq	408494 <__fxstatat@plt+0x4fb4>  // b.none
  4091f4:	ldr	w0, [x29, #144]
  4091f8:	cmp	w0, #0x1
  4091fc:	b.eq	409510 <__fxstatat@plt+0x6030>  // b.none
  409200:	ldr	w0, [x29, #304]
  409204:	bl	403380 <ftruncate@plt>
  409208:	cbnz	w0, 408ad4 <__fxstatat@plt+0x55f4>
  40920c:	ldr	w0, [x29, #144]
  409210:	cmp	w22, #0x0
  409214:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  409218:	b.ne	408494 <__fxstatat@plt+0x4fb4>  // b.any
  40921c:	ldr	x0, [x29, #208]
  409220:	mov	x2, x20
  409224:	mov	w1, #0x3                   	// #3
  409228:	sub	x3, x0, x20
  40922c:	ldr	w0, [x29, #304]
  409230:	bl	4033a0 <fallocate@plt>
  409234:	tbz	w0, #31, 408494 <__fxstatat@plt+0x4fb4>
  409238:	ldr	x0, [x29, #264]
  40923c:	ldr	w20, [x0]
  409240:	cmp	w20, #0x26
  409244:	cset	w0, eq  // eq = none
  409248:	cmp	w20, #0x5f
  40924c:	csinc	w0, w0, wzr, ne  // ne = any
  409250:	str	w0, [x29, #344]
  409254:	cbnz	w0, 408494 <__fxstatat@plt+0x4fb4>
  409258:	mov	w2, #0x5                   	// #5
  40925c:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  409260:	mov	x0, #0x0                   	// #0
  409264:	add	x1, x1, #0xbb0
  409268:	bl	403350 <dcgettext@plt>
  40926c:	mov	x22, x0
  409270:	mov	x1, x19
  409274:	mov	w0, #0x4                   	// #4
  409278:	bl	40f698 <__fxstatat@plt+0xc1b8>
  40927c:	mov	x3, x0
  409280:	mov	x2, x22
  409284:	mov	w1, w20
  409288:	mov	w0, #0x0                   	// #0
  40928c:	bl	402c90 <error@plt>
  409290:	b	408308 <__fxstatat@plt+0x4e28>
  409294:	ldr	x0, [x20, #1192]
  409298:	mov	x1, #0x1                   	// #1
  40929c:	add	x23, x20, #0x4a8
  4092a0:	bl	402fa0 <calloc@plt>
  4092a4:	ldr	w21, [x29, #304]
  4092a8:	ldr	x1, [x29, #112]
  4092ac:	str	x0, [x1, #16]
  4092b0:	cbnz	x0, 409168 <__fxstatat@plt+0x5c88>
  4092b4:	mov	x0, #0x400                 	// #1024
  4092b8:	str	x0, [x20, #1192]
  4092bc:	mov	x0, x1
  4092c0:	ldr	w21, [x29, #304]
  4092c4:	ldr	x1, [x29, #96]
  4092c8:	str	x1, [x0, #16]
  4092cc:	b	409168 <__fxstatat@plt+0x5c88>
  4092d0:	ldr	w0, [x25, #12]
  4092d4:	cmp	w0, #0x3
  4092d8:	b.eq	409348 <__fxstatat@plt+0x5e68>  // b.none
  4092dc:	ldr	w0, [x29, #712]
  4092e0:	mov	w1, #0x20000               	// #131072
  4092e4:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  4092e8:	sub	x4, x2, x20
  4092ec:	cmp	w0, w1
  4092f0:	mov	x2, x4
  4092f4:	csel	w0, w0, w1, ge  // ge = tcont
  4092f8:	str	w3, [x29, #336]
  4092fc:	ldr	x1, [x29, #272]
  409300:	sxtw	x0, w0
  409304:	str	x4, [x29, #344]
  409308:	bl	40abc8 <__fxstatat@plt+0x76e8>
  40930c:	ldr	w3, [x29, #336]
  409310:	ldr	x4, [x29, #344]
  409314:	cmp	w3, #0x8, lsl #12
  409318:	b.eq	4096ec <__fxstatat@plt+0x620c>  // b.none
  40931c:	str	wzr, [x29, #344]
  409320:	b	4081d0 <__fxstatat@plt+0x4cf0>
  409324:	mov	w27, w26
  409328:	mov	x26, x28
  40932c:	b	408f98 <__fxstatat@plt+0x5ab8>
  409330:	ldr	x20, [x29, #248]
  409334:	b	409068 <__fxstatat@plt+0x5b88>
  409338:	mov	w0, #0x1                   	// #1
  40933c:	mov	w26, w27
  409340:	strb	w0, [x29, #385]
  409344:	b	4091a8 <__fxstatat@plt+0x5cc8>
  409348:	ldr	x0, [x29, #272]
  40934c:	add	x0, x20, x0
  409350:	bl	4148f0 <__fxstatat@plt+0x11410>
  409354:	sub	x1, x20, #0x1
  409358:	str	x0, [x29, #256]
  40935c:	add	x1, x0, x1
  409360:	udiv	x0, x1, x20
  409364:	msub	x20, x0, x20, x1
  409368:	sub	x0, x1, x20
  40936c:	str	x0, [x29, #224]
  409370:	b	408224 <__fxstatat@plt+0x4d44>
  409374:	ldrb	w0, [x25, #37]
  409378:	cbnz	w0, 4095e4 <__fxstatat@plt+0x6104>
  40937c:	ldr	w1, [x29, #312]
  409380:	mov	w0, #0x5f                  	// #95
  409384:	str	w1, [x29, #148]
  409388:	ldr	x1, [x29, #264]
  40938c:	str	w0, [x1]
  409390:	b	407520 <__fxstatat@plt+0x4040>
  409394:	mov	w2, #0x5                   	// #5
  409398:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  40939c:	mov	x0, #0x0                   	// #0
  4093a0:	add	x1, x1, #0xaf8
  4093a4:	bl	403350 <dcgettext@plt>
  4093a8:	mov	x20, x0
  4093ac:	mov	x1, x19
  4093b0:	mov	w0, #0x4                   	// #4
  4093b4:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4093b8:	mov	x2, x0
  4093bc:	mov	x1, x20
  4093c0:	mov	w0, #0x1                   	// #1
  4093c4:	bl	402f20 <__printf_chk@plt>
  4093c8:	b	407510 <__fxstatat@plt+0x4030>
  4093cc:	cmp	w0, #0x8, lsl #12
  4093d0:	b.eq	4092d0 <__fxstatat@plt+0x5df0>  // b.none
  4093d4:	ldr	w0, [x29, #712]
  4093d8:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4093dc:	sub	x4, x1, x20
  4093e0:	str	x4, [x29, #336]
  4093e4:	ldr	x1, [x29, #272]
  4093e8:	cmp	w0, #0x20, lsl #12
  4093ec:	csel	w0, w0, w5, ge  // ge = tcont
  4093f0:	mov	x2, x4
  4093f4:	str	wzr, [x29, #344]
  4093f8:	sxtw	x0, w0
  4093fc:	bl	40abc8 <__fxstatat@plt+0x76e8>
  409400:	ldr	x4, [x29, #336]
  409404:	b	4088e4 <__fxstatat@plt+0x5404>
  409408:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40940c:	add	x22, x0, #0x4a8
  409410:	ldr	w0, [x22, #8]
  409414:	cmn	w0, #0x1
  409418:	b.eq	409494 <__fxstatat@plt+0x5fb4>  // b.none
  40941c:	ldr	w3, [x22, #8]
  409420:	mov	x0, x19
  409424:	ldr	w1, [x29, #304]
  409428:	mov	w2, #0x1b6                 	// #438
  40942c:	bic	w2, w2, w3
  409430:	mov	w26, w20
  409434:	bl	40a278 <__fxstatat@plt+0x6d98>
  409438:	cmp	w0, #0x0
  40943c:	ldr	w0, [x29, #344]
  409440:	csel	w0, w0, wzr, eq  // eq = none
  409444:	str	w0, [x29, #344]
  409448:	b	408308 <__fxstatat@plt+0x4e28>
  40944c:	bl	402cd0 <geteuid@plt>
  409450:	cbz	w0, 4084fc <__fxstatat@plt+0x501c>
  409454:	ldr	w22, [x29, #304]
  409458:	mov	w1, #0x180                 	// #384
  40945c:	mov	w0, w22
  409460:	bl	402f80 <fchmod@plt>
  409464:	ldr	w1, [x29, #292]
  409468:	cmp	w0, #0x0
  40946c:	cset	w20, eq  // eq = none
  409470:	mov	x4, x25
  409474:	mov	w3, w22
  409478:	mov	x2, x19
  40947c:	mov	x0, x21
  409480:	bl	404ef0 <__fxstatat@plt+0x1a10>
  409484:	ands	w0, w0, #0xff
  409488:	str	w0, [x29, #344]
  40948c:	b.ne	408528 <__fxstatat@plt+0x5048>  // b.any
  409490:	b	40851c <__fxstatat@plt+0x503c>
  409494:	mov	w0, #0x0                   	// #0
  409498:	bl	4033c0 <umask@plt>
  40949c:	str	w0, [x22, #8]
  4094a0:	bl	4033c0 <umask@plt>
  4094a4:	b	40941c <__fxstatat@plt+0x5f3c>
  4094a8:	mov	x0, x22
  4094ac:	bl	4031b0 <free@plt>
  4094b0:	b	4079b8 <__fxstatat@plt+0x44d8>
  4094b4:	mov	w0, #0x0                   	// #0
  4094b8:	bl	4033c0 <umask@plt>
  4094bc:	str	w0, [x22, #8]
  4094c0:	bl	4033c0 <umask@plt>
  4094c4:	b	40857c <__fxstatat@plt+0x509c>
  4094c8:	ldr	x0, [x29, #264]
  4094cc:	mov	w2, #0x5                   	// #5
  4094d0:	ldr	x21, [x29, #176]
  4094d4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4094d8:	ldr	w22, [x0]
  4094dc:	add	x1, x1, #0xba0
  4094e0:	ldp	w23, w26, [x29, #168]
  4094e4:	mov	x0, #0x0                   	// #0
  4094e8:	ldr	w28, [x29, #184]
  4094ec:	ldr	w27, [x29, #192]
  4094f0:	ldr	x25, [x29, #160]
  4094f4:	ldr	x19, [x29, #280]
  4094f8:	bl	403350 <dcgettext@plt>
  4094fc:	mov	x1, x21
  409500:	mov	x20, x0
  409504:	mov	w0, #0x4                   	// #4
  409508:	bl	40f698 <__fxstatat@plt+0xc1b8>
  40950c:	b	408f3c <__fxstatat@plt+0x5a5c>
  409510:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  409514:	add	x24, x0, #0x5a0
  409518:	ldr	x0, [x29, #208]
  40951c:	sub	x20, x0, x20
  409520:	ldr	x0, [x24, #16]
  409524:	cbz	x0, 4095b4 <__fxstatat@plt+0x60d4>
  409528:	adrp	x3, 42e000 <__fxstatat@plt+0x2ab20>
  40952c:	cbz	x20, 408494 <__fxstatat@plt+0x4fb4>
  409530:	ldr	x22, [x3, #1192]
  409534:	ldr	w0, [x29, #304]
  409538:	ldr	x1, [x24, #16]
  40953c:	cmp	x22, x20
  409540:	csel	x22, x22, x20, ls  // ls = plast
  409544:	mov	x2, x22
  409548:	bl	40b5f8 <__fxstatat@plt+0x8118>
  40954c:	cmp	x22, x0
  409550:	b.ne	408ad4 <__fxstatat@plt+0x55f4>  // b.any
  409554:	sub	x20, x20, x22
  409558:	adrp	x3, 42e000 <__fxstatat@plt+0x2ab20>
  40955c:	b	40952c <__fxstatat@plt+0x604c>
  409560:	ldr	x0, [x29, #264]
  409564:	mov	w2, #0x5                   	// #5
  409568:	ldr	x19, [x29, #280]
  40956c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409570:	ldr	w22, [x0]
  409574:	add	x1, x1, #0x318
  409578:	ldp	w23, w26, [x29, #168]
  40957c:	mov	x0, #0x0                   	// #0
  409580:	ldr	w28, [x29, #184]
  409584:	ldr	w27, [x29, #192]
  409588:	ldr	x25, [x29, #160]
  40958c:	ldr	x21, [x29, #176]
  409590:	bl	403350 <dcgettext@plt>
  409594:	mov	x2, x19
  409598:	mov	x20, x0
  40959c:	mov	w1, #0x3                   	// #3
  4095a0:	mov	w0, #0x0                   	// #0
  4095a4:	bl	410018 <__fxstatat@plt+0xcb38>
  4095a8:	b	408f3c <__fxstatat@plt+0x5a5c>
  4095ac:	mov	w24, #0x0                   	// #0
  4095b0:	b	408ebc <__fxstatat@plt+0x59dc>
  4095b4:	adrp	x22, 42e000 <__fxstatat@plt+0x2ab20>
  4095b8:	mov	x1, #0x1                   	// #1
  4095bc:	ldr	x0, [x22, #1192]
  4095c0:	bl	402fa0 <calloc@plt>
  4095c4:	str	x0, [x24, #16]
  4095c8:	cbnz	x0, 409528 <__fxstatat@plt+0x6048>
  4095cc:	add	x0, x24, #0x20
  4095d0:	adrp	x3, 42e000 <__fxstatat@plt+0x2ab20>
  4095d4:	str	x0, [x24, #16]
  4095d8:	mov	x0, #0x400                 	// #1024
  4095dc:	str	x0, [x22, #1192]
  4095e0:	b	40952c <__fxstatat@plt+0x604c>
  4095e4:	ldrb	w0, [x25, #35]
  4095e8:	cbz	w0, 4095f4 <__fxstatat@plt+0x6114>
  4095ec:	ldrb	w0, [x25, #38]
  4095f0:	cbz	w0, 40937c <__fxstatat@plt+0x5e9c>
  4095f4:	ldr	x0, [x29, #264]
  4095f8:	mov	w22, #0x5f                  	// #95
  4095fc:	mov	w2, #0x5                   	// #5
  409600:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  409604:	add	x1, x1, #0xc10
  409608:	str	w22, [x0]
  40960c:	mov	x0, #0x0                   	// #0
  409610:	bl	403350 <dcgettext@plt>
  409614:	mov	x20, x0
  409618:	mov	x1, x21
  40961c:	mov	w0, #0x4                   	// #4
  409620:	bl	40f698 <__fxstatat@plt+0xc1b8>
  409624:	mov	x3, x0
  409628:	mov	x2, x20
  40962c:	mov	w0, #0x0                   	// #0
  409630:	mov	w1, w22
  409634:	bl	402c90 <error@plt>
  409638:	ldrb	w0, [x25, #38]
  40963c:	cbz	w0, 407518 <__fxstatat@plt+0x4038>
  409640:	mov	w26, w0
  409644:	str	xzr, [x29, #256]
  409648:	str	wzr, [x29, #344]
  40964c:	b	4075b8 <__fxstatat@plt+0x40d8>
  409650:	ldr	w0, [x25, #12]
  409654:	cmp	w0, #0x3
  409658:	b.eq	409664 <__fxstatat@plt+0x6184>  // b.none
  40965c:	cmp	w0, #0x2
  409660:	b.ne	4088b0 <__fxstatat@plt+0x53d0>  // b.any
  409664:	ldr	x0, [x29, #272]
  409668:	add	x0, x20, x0
  40966c:	bl	4148f0 <__fxstatat@plt+0x11410>
  409670:	sub	x1, x20, #0x1
  409674:	str	x0, [x29, #256]
  409678:	add	x1, x0, x1
  40967c:	str	w24, [x29, #104]
  409680:	ldr	x0, [x29, #704]
  409684:	str	x0, [x29, #208]
  409688:	udiv	x0, x1, x20
  40968c:	msub	x20, x0, x20, x1
  409690:	sub	x0, x1, x20
  409694:	str	x0, [x29, #224]
  409698:	ldr	w0, [x25, #12]
  40969c:	str	w0, [x29, #144]
  4096a0:	b	408c50 <__fxstatat@plt+0x5770>
  4096a4:	ldrb	w0, [x29, #385]
  4096a8:	mov	w24, w26
  4096ac:	ldr	w28, [x29, #184]
  4096b0:	ldp	w23, w26, [x29, #168]
  4096b4:	ldr	w27, [x29, #192]
  4096b8:	ldr	x25, [x29, #160]
  4096bc:	ldr	x21, [x29, #176]
  4096c0:	ldr	x19, [x29, #280]
  4096c4:	cbnz	w0, 4091dc <__fxstatat@plt+0x5cfc>
  4096c8:	ldrb	w0, [x29, #384]
  4096cc:	str	w0, [x29, #344]
  4096d0:	cbz	w0, 4096f8 <__fxstatat@plt+0x6218>
  4096d4:	ldr	w0, [x29, #104]
  4096d8:	cmp	w0, #0x0
  4096dc:	ldr	x0, [x29, #136]
  4096e0:	csel	x0, x0, xzr, ne  // ne = any
  4096e4:	str	x0, [x29, #136]
  4096e8:	b	408224 <__fxstatat@plt+0x4d44>
  4096ec:	str	wzr, [x29, #344]
  4096f0:	ldr	x22, [x29, #704]
  4096f4:	b	4088e4 <__fxstatat@plt+0x5404>
  4096f8:	ldr	x0, [x29, #264]
  4096fc:	mov	w2, #0x5                   	// #5
  409700:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409704:	add	x1, x1, #0x138
  409708:	ldr	w22, [x0]
  40970c:	mov	x0, #0x0                   	// #0
  409710:	bl	403350 <dcgettext@plt>
  409714:	mov	x20, x0
  409718:	mov	x2, x21
  40971c:	mov	w1, #0x3                   	// #3
  409720:	mov	w0, #0x0                   	// #0
  409724:	bl	410018 <__fxstatat@plt+0xcb38>
  409728:	mov	x3, x0
  40972c:	mov	x2, x20
  409730:	mov	w1, w22
  409734:	mov	w0, #0x0                   	// #0
  409738:	bl	402c90 <error@plt>
  40973c:	b	408308 <__fxstatat@plt+0x4e28>
  409740:	ldr	x0, [x29, #264]
  409744:	mov	w2, #0x5                   	// #5
  409748:	ldr	x19, [x29, #336]
  40974c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409750:	ldr	w27, [x29, #344]
  409754:	add	x1, x1, #0x170
  409758:	ldr	w22, [x0]
  40975c:	mov	x0, #0x0                   	// #0
  409760:	ldr	w26, [x29, #240]
  409764:	ldr	w28, [x29, #280]
  409768:	str	w23, [x29, #344]
  40976c:	ldr	w23, [x29, #216]
  409770:	ldr	x25, [x29, #232]
  409774:	ldr	x21, [x29, #248]
  409778:	bl	403350 <dcgettext@plt>
  40977c:	mov	x1, x19
  409780:	mov	x20, x0
  409784:	mov	w0, #0x4                   	// #4
  409788:	bl	40f698 <__fxstatat@plt+0xc1b8>
  40978c:	b	409728 <__fxstatat@plt+0x6248>
  409790:	mov	w28, #0x0                   	// #0
  409794:	b	408a3c <__fxstatat@plt+0x555c>
  409798:	ldr	x0, [x29, #264]
  40979c:	mov	w2, #0x5                   	// #5
  4097a0:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  4097a4:	add	x1, x1, #0xe60
  4097a8:	ldr	w22, [x0]
  4097ac:	mov	x0, #0x0                   	// #0
  4097b0:	bl	403350 <dcgettext@plt>
  4097b4:	mov	x20, x0
  4097b8:	mov	x1, x19
  4097bc:	mov	w0, #0x4                   	// #4
  4097c0:	bl	40f698 <__fxstatat@plt+0xc1b8>
  4097c4:	mov	x3, x0
  4097c8:	mov	x2, x20
  4097cc:	mov	w1, w22
  4097d0:	mov	w0, #0x0                   	// #0
  4097d4:	str	wzr, [x29, #344]
  4097d8:	bl	402c90 <error@plt>
  4097dc:	str	xzr, [x29, #256]
  4097e0:	b	4075b8 <__fxstatat@plt+0x40d8>
  4097e4:	mov	w2, #0x5                   	// #5
  4097e8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4097ec:	mov	x0, #0x0                   	// #0
  4097f0:	add	x1, x1, #0xd0
  4097f4:	bl	403350 <dcgettext@plt>
  4097f8:	mov	x22, x0
  4097fc:	mov	x1, x19
  409800:	mov	w0, #0x4                   	// #4
  409804:	bl	40f698 <__fxstatat@plt+0xc1b8>
  409808:	mov	w26, w20
  40980c:	mov	x3, x0
  409810:	mov	x2, x22
  409814:	mov	w1, #0x0                   	// #0
  409818:	mov	w0, #0x0                   	// #0
  40981c:	str	xzr, [x29, #256]
  409820:	bl	402c90 <error@plt>
  409824:	b	4075b8 <__fxstatat@plt+0x40d8>
  409828:	sub	sp, sp, #0x30
  40982c:	stp	x29, x30, [sp, #16]
  409830:	add	x29, sp, #0x10
  409834:	cbz	x3, 409940 <__fxstatat@plt+0x6460>
  409838:	mov	x6, x5
  40983c:	ldr	w5, [x3]
  409840:	cmp	w5, #0x3
  409844:	b.hi	409920 <__fxstatat@plt+0x6440>  // b.pmore
  409848:	ldr	w5, [x3, #12]
  40984c:	sub	w7, w5, #0x1
  409850:	cmp	w7, #0x2
  409854:	b.hi	409900 <__fxstatat@plt+0x6420>  // b.pmore
  409858:	ldr	w7, [x3, #56]
  40985c:	cmp	w7, #0x2
  409860:	b.hi	4098e0 <__fxstatat@plt+0x6400>  // b.pmore
  409864:	ldrb	w8, [x3, #23]
  409868:	and	w2, w2, #0xff
  40986c:	cbnz	w8, 4098b8 <__fxstatat@plt+0x63d8>
  409870:	cmp	w5, #0x2
  409874:	ccmp	w7, #0x2, #0x0, ne  // ne = any
  409878:	b.eq	409960 <__fxstatat@plt+0x6480>  // b.none
  40987c:	adrp	x7, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  409880:	add	x8, x7, #0x5a0
  409884:	stp	x4, x6, [sp]
  409888:	mov	x5, x3
  40988c:	mov	w6, #0x1                   	// #1
  409890:	str	x1, [x8, #8]
  409894:	mov	x3, #0x0                   	// #0
  409898:	str	x0, [x7, #1440]
  40989c:	mov	x4, #0x0                   	// #0
  4098a0:	add	x7, sp, #0x2f
  4098a4:	strb	wzr, [sp, #47]
  4098a8:	bl	405a88 <__fxstatat@plt+0x25a8>
  4098ac:	ldp	x29, x30, [sp, #16]
  4098b0:	add	sp, sp, #0x30
  4098b4:	ret
  4098b8:	ldrb	w8, [x3, #44]
  4098bc:	cbz	w8, 409870 <__fxstatat@plt+0x6390>
  4098c0:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  4098c4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4098c8:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  4098cc:	add	x3, x3, #0x460
  4098d0:	add	x1, x1, #0x350
  4098d4:	add	x0, x0, #0x3e8
  4098d8:	mov	w2, #0xb8a                 	// #2954
  4098dc:	bl	4033e0 <__assert_fail@plt>
  4098e0:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  4098e4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4098e8:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  4098ec:	add	x3, x3, #0x460
  4098f0:	add	x1, x1, #0x350
  4098f4:	add	x0, x0, #0x3c0
  4098f8:	mov	w2, #0xb89                 	// #2953
  4098fc:	bl	4033e0 <__assert_fail@plt>
  409900:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  409904:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409908:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40990c:	add	x3, x3, #0x460
  409910:	add	x1, x1, #0x350
  409914:	add	x0, x0, #0x398
  409918:	mov	w2, #0xb88                 	// #2952
  40991c:	bl	4033e0 <__assert_fail@plt>
  409920:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  409924:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409928:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40992c:	add	x3, x3, #0x460
  409930:	add	x1, x1, #0x350
  409934:	add	x0, x0, #0x370
  409938:	mov	w2, #0xb87                 	// #2951
  40993c:	bl	4033e0 <__assert_fail@plt>
  409940:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  409944:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409948:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40994c:	add	x3, x3, #0x460
  409950:	add	x1, x1, #0x350
  409954:	add	x0, x0, #0x360
  409958:	mov	w2, #0xb86                 	// #2950
  40995c:	bl	4033e0 <__assert_fail@plt>
  409960:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  409964:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409968:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40996c:	add	x3, x3, #0x460
  409970:	add	x1, x1, #0x350
  409974:	add	x0, x0, #0x410
  409978:	mov	w2, #0xb8b                 	// #2955
  40997c:	bl	4033e0 <__assert_fail@plt>
  409980:	stp	x29, x30, [sp, #-32]!
  409984:	mov	x29, sp
  409988:	stp	x19, x20, [sp, #16]
  40998c:	adrp	x19, 42e000 <__fxstatat@plt+0x2ab20>
  409990:	add	x19, x19, #0x4a8
  409994:	ldr	w20, [x19, #8]
  409998:	cmn	w20, #0x1
  40999c:	b.eq	4099b0 <__fxstatat@plt+0x64d0>  // b.none
  4099a0:	mov	w0, w20
  4099a4:	ldp	x19, x20, [sp, #16]
  4099a8:	ldp	x29, x30, [sp], #32
  4099ac:	ret
  4099b0:	mov	w0, #0x0                   	// #0
  4099b4:	bl	4033c0 <umask@plt>
  4099b8:	mov	w20, w0
  4099bc:	str	w0, [x19, #8]
  4099c0:	bl	4033c0 <umask@plt>
  4099c4:	mov	w0, w20
  4099c8:	ldp	x19, x20, [sp, #16]
  4099cc:	ldp	x29, x30, [sp], #32
  4099d0:	ret
  4099d4:	nop
  4099d8:	ldr	x0, [x0]
  4099dc:	udiv	x2, x0, x1
  4099e0:	msub	x0, x2, x1, x0
  4099e4:	ret
  4099e8:	ldr	x3, [x0]
  4099ec:	ldr	x2, [x1]
  4099f0:	cmp	x3, x2
  4099f4:	b.eq	409a00 <__fxstatat@plt+0x6520>  // b.none
  4099f8:	mov	w0, #0x0                   	// #0
  4099fc:	ret
  409a00:	ldr	x2, [x0, #8]
  409a04:	ldr	x0, [x1, #8]
  409a08:	cmp	x2, x0
  409a0c:	cset	w0, eq  // eq = none
  409a10:	ret
  409a14:	nop
  409a18:	stp	x29, x30, [sp, #-32]!
  409a1c:	mov	x29, sp
  409a20:	str	x19, [sp, #16]
  409a24:	mov	x19, x0
  409a28:	ldr	x0, [x0, #16]
  409a2c:	bl	4031b0 <free@plt>
  409a30:	mov	x0, x19
  409a34:	ldr	x19, [sp, #16]
  409a38:	ldp	x29, x30, [sp], #32
  409a3c:	b	4031b0 <free@plt>
  409a40:	stp	x29, x30, [sp, #-64]!
  409a44:	adrp	x4, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  409a48:	mov	x3, x0
  409a4c:	mov	x29, sp
  409a50:	ldr	x0, [x4, #2496]
  409a54:	mov	x2, x1
  409a58:	add	x1, sp, #0x28
  409a5c:	stp	x3, x2, [sp, #40]
  409a60:	str	xzr, [sp, #56]
  409a64:	bl	40c848 <__fxstatat@plt+0x9368>
  409a68:	cbz	x0, 409a88 <__fxstatat@plt+0x65a8>
  409a6c:	str	x19, [sp, #16]
  409a70:	mov	x19, x0
  409a74:	ldr	x0, [x0, #16]
  409a78:	bl	4031b0 <free@plt>
  409a7c:	mov	x0, x19
  409a80:	bl	4031b0 <free@plt>
  409a84:	ldr	x19, [sp, #16]
  409a88:	ldp	x29, x30, [sp], #64
  409a8c:	ret
  409a90:	stp	x29, x30, [sp, #-48]!
  409a94:	adrp	x4, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  409a98:	mov	x3, x0
  409a9c:	mov	x29, sp
  409aa0:	ldr	x0, [x4, #2496]
  409aa4:	mov	x2, x1
  409aa8:	add	x1, sp, #0x18
  409aac:	stp	x3, x2, [sp, #24]
  409ab0:	bl	40bb78 <__fxstatat@plt+0x8698>
  409ab4:	cbz	x0, 409abc <__fxstatat@plt+0x65dc>
  409ab8:	ldr	x0, [x0, #16]
  409abc:	ldp	x29, x30, [sp], #48
  409ac0:	ret
  409ac4:	nop
  409ac8:	stp	x29, x30, [sp, #-48]!
  409acc:	mov	x29, sp
  409ad0:	stp	x19, x20, [sp, #16]
  409ad4:	mov	x20, x2
  409ad8:	stp	x21, x22, [sp, #32]
  409adc:	mov	x21, x1
  409ae0:	mov	x22, x0
  409ae4:	mov	x0, #0x18                  	// #24
  409ae8:	bl	4148f0 <__fxstatat@plt+0x11410>
  409aec:	mov	x19, x0
  409af0:	mov	x0, x22
  409af4:	bl	414a78 <__fxstatat@plt+0x11598>
  409af8:	mov	x2, x0
  409afc:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  409b00:	mov	x1, x19
  409b04:	stp	x21, x20, [x19]
  409b08:	ldr	x0, [x0, #2496]
  409b0c:	str	x2, [x19, #16]
  409b10:	bl	40c630 <__fxstatat@plt+0x9150>
  409b14:	cbz	x0, 409b4c <__fxstatat@plt+0x666c>
  409b18:	mov	x20, x0
  409b1c:	cmp	x19, x0
  409b20:	mov	x0, #0x0                   	// #0
  409b24:	b.eq	409b3c <__fxstatat@plt+0x665c>  // b.none
  409b28:	ldr	x0, [x19, #16]
  409b2c:	bl	4031b0 <free@plt>
  409b30:	mov	x0, x19
  409b34:	bl	4031b0 <free@plt>
  409b38:	ldr	x0, [x20, #16]
  409b3c:	ldp	x19, x20, [sp, #16]
  409b40:	ldp	x21, x22, [sp, #32]
  409b44:	ldp	x29, x30, [sp], #48
  409b48:	ret
  409b4c:	bl	414ab8 <__fxstatat@plt+0x115d8>
  409b50:	stp	x29, x30, [sp, #-16]!
  409b54:	mov	x1, #0x0                   	// #0
  409b58:	adrp	x4, 409000 <__fxstatat@plt+0x5b20>
  409b5c:	mov	x29, sp
  409b60:	add	x4, x4, #0xa18
  409b64:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  409b68:	adrp	x2, 409000 <__fxstatat@plt+0x5b20>
  409b6c:	add	x3, x3, #0x9e8
  409b70:	add	x2, x2, #0x9d8
  409b74:	mov	x0, #0x67                  	// #103
  409b78:	bl	40be58 <__fxstatat@plt+0x8978>
  409b7c:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  409b80:	str	x0, [x1, #2496]
  409b84:	cbz	x0, 409b90 <__fxstatat@plt+0x66b0>
  409b88:	ldp	x29, x30, [sp], #16
  409b8c:	ret
  409b90:	bl	414ab8 <__fxstatat@plt+0x115d8>
  409b94:	nop
  409b98:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  409b9c:	ldr	x0, [x0, #2496]
  409ba0:	b	40c150 <__fxstatat@plt+0x8c70>
  409ba4:	nop
  409ba8:	mov	w2, #0x1                   	// #1
  409bac:	str	w0, [x1]
  409bb0:	str	xzr, [x1, #8]
  409bb4:	str	w2, [x1, #16]
  409bb8:	str	xzr, [x1, #24]
  409bbc:	strh	wzr, [x1, #32]
  409bc0:	str	xzr, [x1, #40]
  409bc4:	ret
  409bc8:	mov	x12, #0x1040                	// #4160
  409bcc:	sub	sp, sp, x12
  409bd0:	stp	x29, x30, [sp]
  409bd4:	mov	x29, sp
  409bd8:	stp	x19, x20, [sp, #16]
  409bdc:	mov	w20, #0x18                  	// #24
  409be0:	ldr	x19, [x0, #40]
  409be4:	stp	x21, x22, [sp, #32]
  409be8:	mov	x21, #0x660b                	// #26123
  409bec:	stp	x23, x24, [sp, #48]
  409bf0:	mov	x23, x0
  409bf4:	mov	x24, #0x0                   	// #0
  409bf8:	mov	w22, #0x48                  	// #72
  409bfc:	movk	x21, #0xc020, lsl #16
  409c00:	mov	x2, #0x1000                	// #4096
  409c04:	mov	w1, #0x0                   	// #0
  409c08:	add	x0, sp, #0x40
  409c0c:	bl	402f40 <memset@plt>
  409c10:	ldr	x3, [x23, #8]
  409c14:	str	x3, [sp, #64]
  409c18:	ldr	w4, [x23, #16]
  409c1c:	add	x2, sp, #0x40
  409c20:	ldr	w0, [x23]
  409c24:	mvn	x3, x3
  409c28:	mov	x1, x21
  409c2c:	str	x3, [sp, #72]
  409c30:	str	w4, [sp, #80]
  409c34:	str	w22, [sp, #88]
  409c38:	bl	4034b0 <ioctl@plt>
  409c3c:	tbnz	w0, #31, 409d94 <__fxstatat@plt+0x68b4>
  409c40:	ldr	w0, [sp, #84]
  409c44:	cbz	w0, 409e38 <__fxstatat@plt+0x6958>
  409c48:	ldr	x1, [x23, #24]
  409c4c:	mov	w0, w0
  409c50:	mvn	x2, x0
  409c54:	cmp	x1, x2
  409c58:	b.hi	409e74 <__fxstatat@plt+0x6994>  // b.pmore
  409c5c:	add	x1, x1, x0
  409c60:	mov	x2, #0x18                  	// #24
  409c64:	ldr	x0, [x23, #40]
  409c68:	str	x1, [x23, #24]
  409c6c:	umulh	x3, x1, x2
  409c70:	mul	x2, x1, x2
  409c74:	sub	x19, x19, x0
  409c78:	cmp	x3, #0x0
  409c7c:	cset	x3, ne  // ne = any
  409c80:	tbnz	x2, #63, 409e70 <__fxstatat@plt+0x6990>
  409c84:	cbnz	x3, 409e70 <__fxstatat@plt+0x6990>
  409c88:	add	x1, x1, x1, lsl #1
  409c8c:	lsl	x1, x1, #3
  409c90:	bl	414920 <__fxstatat@plt+0x11440>
  409c94:	ldr	w9, [sp, #84]
  409c98:	add	x19, x0, x19
  409c9c:	str	x0, [x23, #40]
  409ca0:	cbz	w9, 409d1c <__fxstatat@plt+0x683c>
  409ca4:	add	x7, sp, #0x60
  409ca8:	mov	w3, #0x0                   	// #0
  409cac:	mov	w11, #0x38                  	// #56
  409cb0:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  409cb4:	umull	x4, w3, w11
  409cb8:	add	x6, x7, x4
  409cbc:	ldr	x1, [x7, x4]
  409cc0:	ldr	x5, [x6, #16]
  409cc4:	sub	x2, x10, x5
  409cc8:	cmp	x1, x2
  409ccc:	b.hi	409e50 <__fxstatat@plt+0x6970>  // b.pmore
  409cd0:	cbz	w24, 409d64 <__fxstatat@plt+0x6884>
  409cd4:	ldp	x2, x12, [x19]
  409cd8:	ldr	w8, [x6, #40]
  409cdc:	ldr	w14, [x19, #16]
  409ce0:	and	w13, w8, #0xfffffffe
  409ce4:	cmp	w14, w13
  409ce8:	add	x2, x12, x2
  409cec:	b.eq	409dbc <__fxstatat@plt+0x68dc>  // b.none
  409cf0:	cmp	x1, x2
  409cf4:	b.cs	409d74 <__fxstatat@plt+0x6894>  // b.hs, b.nlast
  409cf8:	sub	x8, x2, x1
  409cfc:	cmp	x5, x8
  409d00:	b.hi	409d94 <__fxstatat@plt+0x68b4>  // b.pmore
  409d04:	add	x1, x1, x5
  409d08:	str	x2, [x7, x4]
  409d0c:	sub	x1, x1, x2
  409d10:	str	x1, [x6, #16]
  409d14:	cmp	w3, w9
  409d18:	b.cc	409cb4 <__fxstatat@plt+0x67d4>  // b.lo, b.ul, b.last
  409d1c:	ldr	w1, [x19, #16]
  409d20:	tbnz	w1, #0, 409e24 <__fxstatat@plt+0x6944>
  409d24:	ldrb	w1, [x23, #33]
  409d28:	cmp	w24, #0x48
  409d2c:	b.ls	409e00 <__fxstatat@plt+0x6920>  // b.plast
  409d30:	cbnz	w1, 409e2c <__fxstatat@plt+0x694c>
  409d34:	sub	w4, w24, #0x1
  409d38:	mov	x2, #0xffffffffffffffe8    	// #-24
  409d3c:	mov	w3, #0x18                  	// #24
  409d40:	umaddl	x1, w4, w3, x2
  409d44:	add	x2, x0, x1
  409d48:	ldr	x0, [x0, x1]
  409d4c:	ldr	x1, [x2, #8]
  409d50:	str	x4, [x23, #24]
  409d54:	add	x0, x0, x1
  409d58:	str	x0, [x23, #8]
  409d5c:	mov	w0, #0x1                   	// #1
  409d60:	b	409da0 <__fxstatat@plt+0x68c0>
  409d64:	ldr	x2, [x23, #8]
  409d68:	cmp	x1, x2
  409d6c:	b.cc	409cf8 <__fxstatat@plt+0x6818>  // b.lo, b.ul, b.last
  409d70:	ldr	w8, [x6, #40]
  409d74:	umull	x2, w24, w20
  409d78:	add	w3, w3, #0x1
  409d7c:	add	w24, w24, #0x1
  409d80:	add	x19, x0, x2
  409d84:	str	x1, [x0, x2]
  409d88:	str	x5, [x19, #8]
  409d8c:	str	w8, [x19, #16]
  409d90:	b	409d14 <__fxstatat@plt+0x6834>
  409d94:	ldr	x0, [x23, #8]
  409d98:	cbz	x0, 409dd8 <__fxstatat@plt+0x68f8>
  409d9c:	mov	w0, #0x0                   	// #0
  409da0:	mov	x12, #0x1040                	// #4160
  409da4:	ldp	x29, x30, [sp]
  409da8:	ldp	x19, x20, [sp, #16]
  409dac:	ldp	x21, x22, [sp, #32]
  409db0:	ldp	x23, x24, [sp, #48]
  409db4:	add	sp, sp, x12
  409db8:	ret
  409dbc:	cmp	x1, x2
  409dc0:	b.ne	409cf0 <__fxstatat@plt+0x6810>  // b.any
  409dc4:	add	x1, x12, x5
  409dc8:	add	w3, w3, #0x1
  409dcc:	str	x1, [x19, #8]
  409dd0:	str	w8, [x19, #16]
  409dd4:	b	409d14 <__fxstatat@plt+0x6834>
  409dd8:	mov	w1, #0x1                   	// #1
  409ddc:	strb	w1, [x23, #32]
  409de0:	mov	w0, #0x0                   	// #0
  409de4:	mov	x12, #0x1040                	// #4160
  409de8:	ldp	x29, x30, [sp]
  409dec:	ldp	x19, x20, [sp, #16]
  409df0:	ldp	x21, x22, [sp, #32]
  409df4:	ldp	x23, x24, [sp, #48]
  409df8:	add	sp, sp, x12
  409dfc:	ret
  409e00:	mov	w0, w24
  409e04:	str	x0, [x23, #24]
  409e08:	cbnz	w1, 409d5c <__fxstatat@plt+0x687c>
  409e0c:	ldp	x0, x1, [x19]
  409e10:	add	x0, x0, x1
  409e14:	str	x0, [x23, #8]
  409e18:	b.ne	409c00 <__fxstatat@plt+0x6720>  // b.any
  409e1c:	mov	w0, #0x1                   	// #1
  409e20:	b	409da0 <__fxstatat@plt+0x68c0>
  409e24:	mov	w0, #0x1                   	// #1
  409e28:	strb	w0, [x23, #33]
  409e2c:	mov	w0, #0x1                   	// #1
  409e30:	str	x24, [x23, #24]
  409e34:	b	409da0 <__fxstatat@plt+0x68c0>
  409e38:	ldr	x0, [x23, #8]
  409e3c:	mov	w1, #0x1                   	// #1
  409e40:	strb	w1, [x23, #33]
  409e44:	cmp	x0, #0x0
  409e48:	cset	w0, ne  // ne = any
  409e4c:	b	409da0 <__fxstatat@plt+0x68c0>
  409e50:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  409e54:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409e58:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  409e5c:	add	x3, x3, #0x500
  409e60:	add	x1, x1, #0x470
  409e64:	add	x0, x0, #0x4c0
  409e68:	mov	w2, #0x8c                  	// #140
  409e6c:	bl	4033e0 <__assert_fail@plt>
  409e70:	bl	414ab8 <__fxstatat@plt+0x115d8>
  409e74:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  409e78:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409e7c:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  409e80:	add	x3, x3, #0x500
  409e84:	add	x1, x1, #0x470
  409e88:	add	x0, x0, #0x488
  409e8c:	mov	w2, #0x7e                  	// #126
  409e90:	bl	4033e0 <__assert_fail@plt>
  409e94:	nop
  409e98:	mov	x4, x1
  409e9c:	ldr	w2, [x1, #16]
  409ea0:	mov	x3, x0
  409ea4:	ldr	w0, [x1]
  409ea8:	ldr	x1, [x1, #8]
  409eac:	ldr	w4, [x4, #20]
  409eb0:	b	402cf0 <linkat@plt>
  409eb4:	nop
  409eb8:	mov	x2, x0
  409ebc:	ldr	x0, [x1]
  409ec0:	ldr	w1, [x1, #8]
  409ec4:	b	403390 <symlinkat@plt>
  409ec8:	stp	x29, x30, [sp, #-368]!
  409ecc:	mov	x29, sp
  409ed0:	stp	x19, x20, [sp, #16]
  409ed4:	mov	x20, x3
  409ed8:	stp	x21, x22, [sp, #32]
  409edc:	and	w22, w5, #0xff
  409ee0:	mov	w21, w2
  409ee4:	stp	x23, x24, [sp, #48]
  409ee8:	mov	x24, x1
  409eec:	mov	w23, w4
  409ef0:	stp	x25, x26, [sp, #64]
  409ef4:	mov	w25, w0
  409ef8:	tbnz	w6, #31, 409fc4 <__fxstatat@plt+0x6ae4>
  409efc:	cmp	w6, #0x11
  409f00:	eor	w22, w22, #0x1
  409f04:	cset	w5, ne  // ne = any
  409f08:	mov	w19, w6
  409f0c:	orr	w22, w5, w22
  409f10:	cbnz	w22, 409fa8 <__fxstatat@plt+0x6ac8>
  409f14:	mov	x0, x20
  409f18:	bl	40af70 <__fxstatat@plt+0x7a90>
  409f1c:	sub	x19, x0, x20
  409f20:	add	x0, x19, #0x9
  409f24:	cmp	x0, #0x100
  409f28:	b.ls	409fdc <__fxstatat@plt+0x6afc>  // b.plast
  409f2c:	bl	402e80 <malloc@plt>
  409f30:	mov	x22, x0
  409f34:	cbz	x0, 409fe8 <__fxstatat@plt+0x6b08>
  409f38:	add	x26, sp, #0x70
  409f3c:	mov	x2, x19
  409f40:	mov	x1, x20
  409f44:	mov	x0, x22
  409f48:	bl	403210 <mempcpy@plt>
  409f4c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  409f50:	add	x1, x1, #0x518
  409f54:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  409f58:	add	x2, sp, #0x58
  409f5c:	add	x3, x3, #0xe98
  409f60:	mov	x4, #0x6                   	// #6
  409f64:	ldr	x5, [x1]
  409f68:	str	x5, [x0]
  409f6c:	ldrb	w5, [x1, #8]
  409f70:	mov	w1, #0x0                   	// #0
  409f74:	strb	w5, [x0, #8]
  409f78:	mov	x0, x22
  409f7c:	str	w25, [sp, #88]
  409f80:	str	x24, [sp, #96]
  409f84:	stp	w21, w23, [sp, #104]
  409f88:	bl	411d10 <__fxstatat@plt+0xe830>
  409f8c:	cbz	w0, 40a00c <__fxstatat@plt+0x6b2c>
  409f90:	bl	4033f0 <__errno_location@plt>
  409f94:	ldr	w19, [x0]
  409f98:	cmp	x22, x26
  409f9c:	b.eq	409fa8 <__fxstatat@plt+0x6ac8>  // b.none
  409fa0:	mov	x0, x22
  409fa4:	bl	4031b0 <free@plt>
  409fa8:	mov	w0, w19
  409fac:	ldp	x19, x20, [sp, #16]
  409fb0:	ldp	x21, x22, [sp, #32]
  409fb4:	ldp	x23, x24, [sp, #48]
  409fb8:	ldp	x25, x26, [sp, #64]
  409fbc:	ldp	x29, x30, [sp], #368
  409fc0:	ret
  409fc4:	bl	402cf0 <linkat@plt>
  409fc8:	mov	w19, w0
  409fcc:	cbz	w0, 409fa8 <__fxstatat@plt+0x6ac8>
  409fd0:	bl	4033f0 <__errno_location@plt>
  409fd4:	ldr	w6, [x0]
  409fd8:	b	409efc <__fxstatat@plt+0x6a1c>
  409fdc:	add	x26, sp, #0x70
  409fe0:	mov	x22, x26
  409fe4:	b	409f3c <__fxstatat@plt+0x6a5c>
  409fe8:	bl	4033f0 <__errno_location@plt>
  409fec:	ldr	w19, [x0]
  409ff0:	ldp	x21, x22, [sp, #32]
  409ff4:	mov	w0, w19
  409ff8:	ldp	x19, x20, [sp, #16]
  409ffc:	ldp	x23, x24, [sp, #48]
  40a000:	ldp	x25, x26, [sp, #64]
  40a004:	ldp	x29, x30, [sp], #368
  40a008:	ret
  40a00c:	mov	x3, x20
  40a010:	mov	w2, w21
  40a014:	mov	x1, x22
  40a018:	mov	w0, w21
  40a01c:	mov	w19, #0xffffffff            	// #-1
  40a020:	bl	403200 <renameat@plt>
  40a024:	cbz	w0, 40a030 <__fxstatat@plt+0x6b50>
  40a028:	bl	4033f0 <__errno_location@plt>
  40a02c:	ldr	w19, [x0]
  40a030:	mov	w0, w21
  40a034:	mov	x1, x22
  40a038:	mov	w2, #0x0                   	// #0
  40a03c:	bl	402d50 <unlinkat@plt>
  40a040:	b	409f98 <__fxstatat@plt+0x6ab8>
  40a044:	nop
  40a048:	stp	x29, x30, [sp, #-336]!
  40a04c:	mov	x29, sp
  40a050:	stp	x19, x20, [sp, #16]
  40a054:	mov	x20, x2
  40a058:	stp	x21, x22, [sp, #32]
  40a05c:	and	w21, w3, #0xff
  40a060:	mov	w22, w1
  40a064:	stp	x23, x24, [sp, #48]
  40a068:	mov	x23, x0
  40a06c:	tbnz	w4, #31, 40a130 <__fxstatat@plt+0x6c50>
  40a070:	cmp	w4, #0x11
  40a074:	eor	w21, w21, #0x1
  40a078:	cset	w3, ne  // ne = any
  40a07c:	mov	w19, w4
  40a080:	orr	w21, w3, w21
  40a084:	cbnz	w21, 40a118 <__fxstatat@plt+0x6c38>
  40a088:	mov	x0, x20
  40a08c:	bl	40af70 <__fxstatat@plt+0x7a90>
  40a090:	sub	x19, x0, x20
  40a094:	add	x0, x19, #0x9
  40a098:	cmp	x0, #0x100
  40a09c:	b.ls	40a148 <__fxstatat@plt+0x6c68>  // b.plast
  40a0a0:	bl	402e80 <malloc@plt>
  40a0a4:	mov	x21, x0
  40a0a8:	cbz	x0, 40a154 <__fxstatat@plt+0x6c74>
  40a0ac:	add	x24, sp, #0x50
  40a0b0:	mov	x2, x19
  40a0b4:	mov	x1, x20
  40a0b8:	mov	x0, x21
  40a0bc:	bl	403210 <mempcpy@plt>
  40a0c0:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40a0c4:	add	x1, x1, #0x518
  40a0c8:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  40a0cc:	add	x2, sp, #0x40
  40a0d0:	add	x3, x3, #0xeb8
  40a0d4:	mov	x4, #0x6                   	// #6
  40a0d8:	ldr	x5, [x1]
  40a0dc:	str	x5, [x0]
  40a0e0:	ldrb	w5, [x1, #8]
  40a0e4:	mov	w1, #0x0                   	// #0
  40a0e8:	strb	w5, [x0, #8]
  40a0ec:	mov	x0, x21
  40a0f0:	str	x23, [sp, #64]
  40a0f4:	str	w22, [sp, #72]
  40a0f8:	bl	411d10 <__fxstatat@plt+0xe830>
  40a0fc:	cbz	w0, 40a174 <__fxstatat@plt+0x6c94>
  40a100:	bl	4033f0 <__errno_location@plt>
  40a104:	ldr	w19, [x0]
  40a108:	cmp	x21, x24
  40a10c:	b.eq	40a118 <__fxstatat@plt+0x6c38>  // b.none
  40a110:	mov	x0, x21
  40a114:	bl	4031b0 <free@plt>
  40a118:	mov	w0, w19
  40a11c:	ldp	x19, x20, [sp, #16]
  40a120:	ldp	x21, x22, [sp, #32]
  40a124:	ldp	x23, x24, [sp, #48]
  40a128:	ldp	x29, x30, [sp], #336
  40a12c:	ret
  40a130:	bl	403390 <symlinkat@plt>
  40a134:	mov	w19, w0
  40a138:	cbz	w0, 40a118 <__fxstatat@plt+0x6c38>
  40a13c:	bl	4033f0 <__errno_location@plt>
  40a140:	ldr	w4, [x0]
  40a144:	b	40a070 <__fxstatat@plt+0x6b90>
  40a148:	add	x24, sp, #0x50
  40a14c:	mov	x21, x24
  40a150:	b	40a0b0 <__fxstatat@plt+0x6bd0>
  40a154:	bl	4033f0 <__errno_location@plt>
  40a158:	ldr	w19, [x0]
  40a15c:	ldp	x21, x22, [sp, #32]
  40a160:	mov	w0, w19
  40a164:	ldp	x19, x20, [sp, #16]
  40a168:	ldp	x23, x24, [sp, #48]
  40a16c:	ldp	x29, x30, [sp], #336
  40a170:	ret
  40a174:	mov	x3, x20
  40a178:	mov	w2, w22
  40a17c:	mov	x1, x21
  40a180:	mov	w0, w22
  40a184:	mov	w19, #0xffffffff            	// #-1
  40a188:	bl	403200 <renameat@plt>
  40a18c:	cbz	w0, 40a108 <__fxstatat@plt+0x6c28>
  40a190:	bl	4033f0 <__errno_location@plt>
  40a194:	mov	x3, x0
  40a198:	mov	x1, x21
  40a19c:	mov	w0, w22
  40a1a0:	mov	w2, #0x0                   	// #0
  40a1a4:	ldr	w19, [x3]
  40a1a8:	bl	402d50 <unlinkat@plt>
  40a1ac:	b	40a108 <__fxstatat@plt+0x6c28>
  40a1b0:	stp	x29, x30, [sp, #-48]!
  40a1b4:	mov	x29, sp
  40a1b8:	stp	x19, x20, [sp, #16]
  40a1bc:	mov	x20, x2
  40a1c0:	str	x21, [sp, #32]
  40a1c4:	mov	x21, x0
  40a1c8:	bl	40d698 <__fxstatat@plt+0xa1b8>
  40a1cc:	mov	w19, w0
  40a1d0:	cmn	w0, #0x2
  40a1d4:	b.eq	40a238 <__fxstatat@plt+0x6d58>  // b.none
  40a1d8:	cmn	w0, #0x1
  40a1dc:	b.ne	40a224 <__fxstatat@plt+0x6d44>  // b.any
  40a1e0:	bl	4033f0 <__errno_location@plt>
  40a1e4:	mov	x3, x0
  40a1e8:	mov	w2, #0x5                   	// #5
  40a1ec:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40a1f0:	mov	x0, #0x0                   	// #0
  40a1f4:	add	x1, x1, #0x1d0
  40a1f8:	ldr	w21, [x3]
  40a1fc:	bl	403350 <dcgettext@plt>
  40a200:	mov	x2, x0
  40a204:	mov	x0, x20
  40a208:	mov	x20, x2
  40a20c:	bl	410920 <__fxstatat@plt+0xd440>
  40a210:	mov	x3, x0
  40a214:	mov	x2, x20
  40a218:	mov	w1, w21
  40a21c:	mov	w0, #0x0                   	// #0
  40a220:	bl	402c90 <error@plt>
  40a224:	mov	w0, w19
  40a228:	ldp	x19, x20, [sp, #16]
  40a22c:	ldr	x21, [sp, #32]
  40a230:	ldp	x29, x30, [sp], #48
  40a234:	ret
  40a238:	bl	4033f0 <__errno_location@plt>
  40a23c:	mov	x1, x0
  40a240:	mov	x0, x21
  40a244:	ldr	w20, [x1]
  40a248:	bl	410920 <__fxstatat@plt+0xd440>
  40a24c:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  40a250:	mov	x3, x0
  40a254:	mov	w1, w20
  40a258:	add	x2, x2, #0xdd0
  40a25c:	mov	w0, #0x0                   	// #0
  40a260:	bl	402c90 <error@plt>
  40a264:	mov	w0, w19
  40a268:	ldp	x19, x20, [sp, #16]
  40a26c:	ldr	x21, [sp, #32]
  40a270:	ldp	x29, x30, [sp], #48
  40a274:	ret
  40a278:	stp	x29, x30, [sp, #-48]!
  40a27c:	mov	x29, sp
  40a280:	stp	x19, x20, [sp, #16]
  40a284:	mov	x20, x0
  40a288:	bl	40d6f0 <__fxstatat@plt+0xa210>
  40a28c:	mov	w19, w0
  40a290:	cbnz	w0, 40a2a4 <__fxstatat@plt+0x6dc4>
  40a294:	mov	w0, w19
  40a298:	ldp	x19, x20, [sp, #16]
  40a29c:	ldp	x29, x30, [sp], #48
  40a2a0:	ret
  40a2a4:	str	x21, [sp, #32]
  40a2a8:	bl	4033f0 <__errno_location@plt>
  40a2ac:	mov	x3, x0
  40a2b0:	mov	w2, #0x5                   	// #5
  40a2b4:	adrp	x1, 418000 <__fxstatat@plt+0x14b20>
  40a2b8:	mov	x0, #0x0                   	// #0
  40a2bc:	add	x1, x1, #0xfe8
  40a2c0:	ldr	w21, [x3]
  40a2c4:	bl	403350 <dcgettext@plt>
  40a2c8:	mov	x2, x0
  40a2cc:	mov	x0, x20
  40a2d0:	mov	x20, x2
  40a2d4:	bl	410920 <__fxstatat@plt+0xd440>
  40a2d8:	mov	x3, x0
  40a2dc:	mov	x2, x20
  40a2e0:	mov	w1, w21
  40a2e4:	mov	w0, #0x0                   	// #0
  40a2e8:	bl	402c90 <error@plt>
  40a2ec:	mov	w0, w19
  40a2f0:	ldp	x19, x20, [sp, #16]
  40a2f4:	ldr	x21, [sp, #32]
  40a2f8:	ldp	x29, x30, [sp], #48
  40a2fc:	ret
  40a300:	stp	x29, x30, [sp, #-64]!
  40a304:	cmp	x1, #0x401
  40a308:	mov	x29, sp
  40a30c:	stp	x19, x20, [sp, #16]
  40a310:	mov	x19, #0x401                 	// #1025
  40a314:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  40a318:	stp	x21, x22, [sp, #32]
  40a31c:	mov	x22, x0
  40a320:	stp	x23, x24, [sp, #48]
  40a324:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  40a328:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  40a32c:	nop
  40a330:	mov	x0, x19
  40a334:	bl	402e80 <malloc@plt>
  40a338:	mov	x20, x0
  40a33c:	mov	x2, x19
  40a340:	mov	x0, x22
  40a344:	mov	x1, x20
  40a348:	cbz	x20, 40a390 <__fxstatat@plt+0x6eb0>
  40a34c:	bl	402d00 <readlink@plt>
  40a350:	mov	x21, x0
  40a354:	tbnz	x0, #63, 40a3dc <__fxstatat@plt+0x6efc>
  40a358:	mov	x0, x20
  40a35c:	cmp	x19, x21
  40a360:	b.hi	40a410 <__fxstatat@plt+0x6f30>  // b.pmore
  40a364:	bl	4031b0 <free@plt>
  40a368:	cmp	x19, x23
  40a36c:	b.hi	40a3a8 <__fxstatat@plt+0x6ec8>  // b.pmore
  40a370:	lsl	x19, x19, #1
  40a374:	mov	x0, x19
  40a378:	bl	402e80 <malloc@plt>
  40a37c:	mov	x20, x0
  40a380:	mov	x2, x19
  40a384:	mov	x0, x22
  40a388:	mov	x1, x20
  40a38c:	cbnz	x20, 40a34c <__fxstatat@plt+0x6e6c>
  40a390:	mov	x0, x20
  40a394:	ldp	x19, x20, [sp, #16]
  40a398:	ldp	x21, x22, [sp, #32]
  40a39c:	ldp	x23, x24, [sp, #48]
  40a3a0:	ldp	x29, x30, [sp], #64
  40a3a4:	ret
  40a3a8:	cmp	x19, x24
  40a3ac:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  40a3b0:	b.ls	40a330 <__fxstatat@plt+0x6e50>  // b.plast
  40a3b4:	bl	4033f0 <__errno_location@plt>
  40a3b8:	mov	x20, #0x0                   	// #0
  40a3bc:	mov	w1, #0xc                   	// #12
  40a3c0:	str	w1, [x0]
  40a3c4:	mov	x0, x20
  40a3c8:	ldp	x19, x20, [sp, #16]
  40a3cc:	ldp	x21, x22, [sp, #32]
  40a3d0:	ldp	x23, x24, [sp, #48]
  40a3d4:	ldp	x29, x30, [sp], #64
  40a3d8:	ret
  40a3dc:	bl	4033f0 <__errno_location@plt>
  40a3e0:	ldr	w0, [x0]
  40a3e4:	cmp	w0, #0x22
  40a3e8:	b.eq	40a358 <__fxstatat@plt+0x6e78>  // b.none
  40a3ec:	mov	x0, x20
  40a3f0:	mov	x20, #0x0                   	// #0
  40a3f4:	bl	4031b0 <free@plt>
  40a3f8:	mov	x0, x20
  40a3fc:	ldp	x19, x20, [sp, #16]
  40a400:	ldp	x21, x22, [sp, #32]
  40a404:	ldp	x23, x24, [sp, #48]
  40a408:	ldp	x29, x30, [sp], #64
  40a40c:	ret
  40a410:	strb	wzr, [x20, x21]
  40a414:	mov	x0, x20
  40a418:	ldp	x19, x20, [sp, #16]
  40a41c:	ldp	x21, x22, [sp, #32]
  40a420:	ldp	x23, x24, [sp, #48]
  40a424:	ldp	x29, x30, [sp], #64
  40a428:	ret
  40a42c:	nop
  40a430:	stp	x29, x30, [sp, #-32]!
  40a434:	mov	x29, sp
  40a438:	str	x19, [sp, #16]
  40a43c:	mov	x19, x0
  40a440:	cbz	x0, 40a48c <__fxstatat@plt+0x6fac>
  40a444:	ldrb	w0, [x19]
  40a448:	cbnz	w0, 40a468 <__fxstatat@plt+0x6f88>
  40a44c:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40a450:	adrp	x19, 419000 <__fxstatat@plt+0x15b20>
  40a454:	add	x19, x19, #0x530
  40a458:	str	x19, [x0, #2504]
  40a45c:	ldr	x19, [sp, #16]
  40a460:	ldp	x29, x30, [sp], #32
  40a464:	ret
  40a468:	mov	x0, x19
  40a46c:	bl	40af70 <__fxstatat@plt+0x7a90>
  40a470:	cmp	x19, x0
  40a474:	b.ne	40a44c <__fxstatat@plt+0x6f6c>  // b.any
  40a478:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40a47c:	str	x19, [x0, #2504]
  40a480:	ldr	x19, [sp, #16]
  40a484:	ldp	x29, x30, [sp], #32
  40a488:	ret
  40a48c:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40a490:	add	x0, x0, #0x538
  40a494:	bl	403410 <getenv@plt>
  40a498:	mov	x19, x0
  40a49c:	cbz	x0, 40a44c <__fxstatat@plt+0x6f6c>
  40a4a0:	b	40a444 <__fxstatat@plt+0x6f64>
  40a4a4:	nop
  40a4a8:	stp	x29, x30, [sp, #-208]!
  40a4ac:	mov	x29, sp
  40a4b0:	stp	x23, x24, [sp, #48]
  40a4b4:	mov	x23, x1
  40a4b8:	str	w0, [sp, #188]
  40a4bc:	and	w0, w3, #0xff
  40a4c0:	stp	x19, x20, [sp, #16]
  40a4c4:	stp	x21, x22, [sp, #32]
  40a4c8:	stp	x25, x26, [sp, #64]
  40a4cc:	mov	w25, w2
  40a4d0:	str	w0, [sp, #184]
  40a4d4:	mov	x0, x1
  40a4d8:	bl	40af70 <__fxstatat@plt+0x7a90>
  40a4dc:	sub	x21, x0, x23
  40a4e0:	bl	402c50 <strlen@plt>
  40a4e4:	add	x24, x21, x0
  40a4e8:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40a4ec:	ldr	x1, [x1, #2504]
  40a4f0:	cbz	x1, 40a9f0 <__fxstatat@plt+0x7510>
  40a4f4:	mov	x0, x1
  40a4f8:	bl	402c50 <strlen@plt>
  40a4fc:	add	x0, x0, #0x1
  40a500:	mov	x1, #0x9                   	// #9
  40a504:	cmp	x0, x1
  40a508:	add	x2, x24, #0x1
  40a50c:	csel	x1, x0, x1, cs  // cs = hs, nlast
  40a510:	str	x2, [sp, #120]
  40a514:	str	x0, [sp, #176]
  40a518:	add	x0, x1, x2
  40a51c:	str	x0, [sp, #152]
  40a520:	bl	402e80 <malloc@plt>
  40a524:	mov	x19, x0
  40a528:	cbz	x0, 40a7d4 <__fxstatat@plt+0x72f4>
  40a52c:	add	x0, x24, #0x4
  40a530:	mov	x22, #0x0                   	// #0
  40a534:	stp	x27, x28, [sp, #80]
  40a538:	str	xzr, [sp, #144]
  40a53c:	str	x0, [sp, #160]
  40a540:	mov	w0, #0xffffffff            	// #-1
  40a544:	str	w0, [sp, #204]
  40a548:	ldr	x2, [sp, #120]
  40a54c:	mov	x1, x23
  40a550:	mov	x0, x19
  40a554:	bl	402c10 <memcpy@plt>
  40a558:	cmp	w25, #0x1
  40a55c:	b.eq	40a7f0 <__fxstatat@plt+0x7310>  // b.none
  40a560:	add	x27, x19, x21
  40a564:	mov	x0, x27
  40a568:	bl	40afc8 <__fxstatat@plt+0x7ae8>
  40a56c:	mov	x20, x0
  40a570:	cbz	x22, 40a8c0 <__fxstatat@plt+0x73e0>
  40a574:	mov	x0, x22
  40a578:	bl	403150 <rewinddir@plt>
  40a57c:	ldr	x0, [sp, #152]
  40a580:	str	x0, [sp, #104]
  40a584:	add	x0, x20, #0x4
  40a588:	add	x20, x20, #0x2
  40a58c:	mov	x27, #0x1                   	// #1
  40a590:	mov	w26, #0x2                   	// #2
  40a594:	str	x0, [sp, #112]
  40a598:	mov	x0, x22
  40a59c:	bl	402fb0 <readdir@plt>
  40a5a0:	cbz	x0, 40a750 <__fxstatat@plt+0x7270>
  40a5a4:	add	x28, x0, #0x13
  40a5a8:	mov	x0, x28
  40a5ac:	bl	402c50 <strlen@plt>
  40a5b0:	ldr	x1, [sp, #112]
  40a5b4:	cmp	x0, x1
  40a5b8:	b.cc	40a598 <__fxstatat@plt+0x70b8>  // b.lo, b.ul, b.last
  40a5bc:	mov	x2, x20
  40a5c0:	mov	x1, x28
  40a5c4:	add	x0, x19, x21
  40a5c8:	bl	4030e0 <memcmp@plt>
  40a5cc:	cbnz	w0, 40a598 <__fxstatat@plt+0x70b8>
  40a5d0:	ldrb	w2, [x28, x20]
  40a5d4:	add	x3, x28, x20
  40a5d8:	sub	w0, w2, #0x31
  40a5dc:	and	w0, w0, #0xff
  40a5e0:	cmp	w0, #0x8
  40a5e4:	b.hi	40a598 <__fxstatat@plt+0x70b8>  // b.pmore
  40a5e8:	ldrb	w0, [x3, #1]
  40a5ec:	cmp	w2, #0x39
  40a5f0:	cset	w5, eq  // eq = none
  40a5f4:	mov	x4, #0x1                   	// #1
  40a5f8:	sub	w1, w0, #0x30
  40a5fc:	cmp	w1, #0x9
  40a600:	b.hi	40a624 <__fxstatat@plt+0x7144>  // b.pmore
  40a604:	nop
  40a608:	add	x4, x4, #0x1
  40a60c:	cmp	w0, #0x39
  40a610:	csel	w5, w5, wzr, eq  // eq = none
  40a614:	ldrb	w0, [x3, x4]
  40a618:	sub	w1, w0, #0x30
  40a61c:	cmp	w1, #0x9
  40a620:	b.ls	40a608 <__fxstatat@plt+0x7128>  // b.plast
  40a624:	cmp	w0, #0x7e
  40a628:	b.ne	40a598 <__fxstatat@plt+0x70b8>  // b.any
  40a62c:	add	x0, x3, x4
  40a630:	ldrb	w0, [x0, #1]
  40a634:	cbnz	w0, 40a598 <__fxstatat@plt+0x70b8>
  40a638:	cmp	x27, x4
  40a63c:	b.cc	40a678 <__fxstatat@plt+0x7198>  // b.lo, b.ul, b.last
  40a640:	str	x4, [sp, #128]
  40a644:	str	w5, [sp, #136]
  40a648:	b.ne	40a598 <__fxstatat@plt+0x70b8>  // b.any
  40a64c:	add	x0, x24, #0x2
  40a650:	mov	x1, x3
  40a654:	mov	x2, x27
  40a658:	add	x0, x19, x0
  40a65c:	str	x3, [sp, #168]
  40a660:	bl	4030e0 <memcmp@plt>
  40a664:	ldr	w5, [sp, #136]
  40a668:	cmp	w0, #0x0
  40a66c:	ldr	x4, [sp, #128]
  40a670:	ldr	x3, [sp, #168]
  40a674:	b.gt	40a598 <__fxstatat@plt+0x70b8>
  40a678:	ldr	x0, [sp, #160]
  40a67c:	and	x6, x5, #0xff
  40a680:	ldr	x1, [sp, #104]
  40a684:	add	x27, x6, x4
  40a688:	add	x0, x0, x27
  40a68c:	mov	w26, w5
  40a690:	cmp	x0, x1
  40a694:	b.ls	40a994 <__fxstatat@plt+0x74b4>  // b.plast
  40a698:	cmp	x0, #0x0
  40a69c:	lsl	x2, x0, #1
  40a6a0:	cset	x1, lt  // lt = tstop
  40a6a4:	tbnz	x0, #62, 40a988 <__fxstatat@plt+0x74a8>
  40a6a8:	cbnz	x1, 40a988 <__fxstatat@plt+0x74a8>
  40a6ac:	mov	x1, x2
  40a6b0:	str	x2, [sp, #104]
  40a6b4:	mov	x0, x19
  40a6b8:	stp	x4, x3, [sp, #128]
  40a6bc:	str	x6, [sp, #168]
  40a6c0:	bl	402fc0 <realloc@plt>
  40a6c4:	mov	x5, x0
  40a6c8:	ldp	x4, x3, [sp, #128]
  40a6cc:	ldr	x6, [sp, #168]
  40a6d0:	cbz	x0, 40a950 <__fxstatat@plt+0x7470>
  40a6d4:	add	x0, x5, x24
  40a6d8:	mov	w1, #0x7e2e                	// #32302
  40a6dc:	add	x2, x0, #0x2
  40a6e0:	strh	w1, [x5, x24]
  40a6e4:	add	x6, x2, x6
  40a6e8:	mov	x1, x3
  40a6ec:	mov	w3, #0x30                  	// #48
  40a6f0:	strb	w3, [x0, #2]
  40a6f4:	add	x2, x4, #0x2
  40a6f8:	mov	x0, x6
  40a6fc:	stp	x4, x5, [sp, #128]
  40a700:	bl	402c10 <memcpy@plt>
  40a704:	ldp	x4, x5, [sp, #128]
  40a708:	add	x4, x0, x4
  40a70c:	sub	x2, x4, #0x1
  40a710:	ldurb	w1, [x4, #-1]
  40a714:	cmp	w1, #0x39
  40a718:	b.ne	40a734 <__fxstatat@plt+0x7254>  // b.any
  40a71c:	nop
  40a720:	mov	w0, #0x30                  	// #48
  40a724:	strb	w0, [x2]
  40a728:	ldrb	w1, [x2, #-1]!
  40a72c:	cmp	w1, #0x39
  40a730:	b.eq	40a720 <__fxstatat@plt+0x7240>  // b.none
  40a734:	add	w1, w1, #0x1
  40a738:	strb	w1, [x2]
  40a73c:	mov	x19, x5
  40a740:	mov	x0, x22
  40a744:	bl	402fb0 <readdir@plt>
  40a748:	cbnz	x0, 40a5a4 <__fxstatat@plt+0x70c4>
  40a74c:	nop
  40a750:	cmp	w26, #0x2
  40a754:	b.eq	40a808 <__fxstatat@plt+0x7328>  // b.none
  40a758:	cmp	w26, #0x1
  40a75c:	b.eq	40a828 <__fxstatat@plt+0x7348>  // b.none
  40a760:	ldr	w0, [sp, #184]
  40a764:	cbz	w0, 40a9c4 <__fxstatat@plt+0x74e4>
  40a768:	ldr	w2, [sp, #204]
  40a76c:	add	x3, x19, x21
  40a770:	tbz	w2, #31, 40a788 <__fxstatat@plt+0x72a8>
  40a774:	mov	w0, #0xffffff9c            	// #-100
  40a778:	mov	x3, x19
  40a77c:	mov	w2, w0
  40a780:	mov	x21, #0x0                   	// #0
  40a784:	str	w0, [sp, #204]
  40a788:	cmp	w25, #0x1
  40a78c:	mov	x1, x23
  40a790:	cset	w4, ne  // ne = any
  40a794:	mov	w0, #0xffffff9c            	// #-100
  40a798:	bl	410a78 <__fxstatat@plt+0xd598>
  40a79c:	cbz	w0, 40a9c4 <__fxstatat@plt+0x74e4>
  40a7a0:	bl	4033f0 <__errno_location@plt>
  40a7a4:	ldr	w26, [x0]
  40a7a8:	mov	x20, x0
  40a7ac:	cmp	w26, #0x11
  40a7b0:	b.eq	40a548 <__fxstatat@plt+0x7068>  // b.none
  40a7b4:	cbz	x22, 40a7c0 <__fxstatat@plt+0x72e0>
  40a7b8:	mov	x0, x22
  40a7bc:	bl	403010 <closedir@plt>
  40a7c0:	mov	x0, x19
  40a7c4:	mov	x19, #0x0                   	// #0
  40a7c8:	bl	4031b0 <free@plt>
  40a7cc:	ldp	x27, x28, [sp, #80]
  40a7d0:	str	w26, [x20]
  40a7d4:	mov	x0, x19
  40a7d8:	ldp	x19, x20, [sp, #16]
  40a7dc:	ldp	x21, x22, [sp, #32]
  40a7e0:	ldp	x23, x24, [sp, #48]
  40a7e4:	ldp	x25, x26, [sp, #64]
  40a7e8:	ldp	x29, x30, [sp], #208
  40a7ec:	ret
  40a7f0:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40a7f4:	ldr	x2, [sp, #176]
  40a7f8:	ldr	x1, [x0, #2504]
  40a7fc:	add	x0, x19, x24
  40a800:	bl	402c10 <memcpy@plt>
  40a804:	b	40a760 <__fxstatat@plt+0x7280>
  40a808:	cmp	w25, #0x2
  40a80c:	b.ne	40a828 <__fxstatat@plt+0x7348>  // b.any
  40a810:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40a814:	mov	w25, #0x1                   	// #1
  40a818:	ldr	x2, [sp, #176]
  40a81c:	ldr	x1, [x0, #2504]
  40a820:	add	x0, x19, x24
  40a824:	bl	402c10 <memcpy@plt>
  40a828:	mov	x0, x19
  40a82c:	bl	40af70 <__fxstatat@plt+0x7a90>
  40a830:	mov	x20, x0
  40a834:	bl	40afc8 <__fxstatat@plt+0x7ae8>
  40a838:	mov	x26, x0
  40a83c:	cmp	x0, #0xe
  40a840:	b.ls	40a760 <__fxstatat@plt+0x7280>  // b.plast
  40a844:	ldr	x0, [sp, #144]
  40a848:	cbnz	x0, 40a88c <__fxstatat@plt+0x73ac>
  40a84c:	ldr	w1, [sp, #204]
  40a850:	str	w1, [sp, #104]
  40a854:	bl	4033f0 <__errno_location@plt>
  40a858:	mov	x27, x0
  40a85c:	ldr	w1, [sp, #104]
  40a860:	tbnz	w1, #31, 40aa30 <__fxstatat@plt+0x7550>
  40a864:	str	wzr, [x27]
  40a868:	mov	w0, w1
  40a86c:	mov	w1, #0x3                   	// #3
  40a870:	bl	4030b0 <fpathconf@plt>
  40a874:	ldr	w1, [x27]
  40a878:	cmp	w1, #0x0
  40a87c:	cset	x1, eq  // eq = none
  40a880:	sub	x0, x0, x1
  40a884:	str	x0, [sp, #144]
  40a888:	tbnz	x0, #63, 40a9ac <__fxstatat@plt+0x74cc>
  40a88c:	ldr	x0, [sp, #144]
  40a890:	cmp	x26, x0
  40a894:	b.ls	40a760 <__fxstatat@plt+0x7280>  // b.plast
  40a898:	ldr	x2, [sp, #144]
  40a89c:	add	x0, x19, x24
  40a8a0:	sub	x1, x0, x20
  40a8a4:	cmp	x1, x2
  40a8a8:	b.cs	40a99c <__fxstatat@plt+0x74bc>  // b.hs, b.nlast
  40a8ac:	add	x1, x1, #0x1
  40a8b0:	mov	w2, #0x7e                  	// #126
  40a8b4:	strb	w2, [x0]
  40a8b8:	strb	wzr, [x20, x1]
  40a8bc:	b	40a760 <__fxstatat@plt+0x7280>
  40a8c0:	mov	w0, #0x2e                  	// #46
  40a8c4:	ldrh	w26, [x19, x21]
  40a8c8:	strh	w0, [x19, x21]
  40a8cc:	mov	x1, x19
  40a8d0:	ldr	w0, [sp, #188]
  40a8d4:	add	x3, sp, #0xcc
  40a8d8:	mov	w2, #0x0                   	// #0
  40a8dc:	bl	40d520 <__fxstatat@plt+0xa040>
  40a8e0:	mov	x22, x0
  40a8e4:	add	x1, x27, x20
  40a8e8:	cbz	x0, 40a90c <__fxstatat@plt+0x742c>
  40a8ec:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40a8f0:	add	x0, x0, #0x550
  40a8f4:	strh	w26, [x27]
  40a8f8:	ldr	w2, [x0]
  40a8fc:	ldrb	w0, [x0, #4]
  40a900:	str	w2, [x27, x20]
  40a904:	strb	w0, [x1, #4]
  40a908:	b	40a57c <__fxstatat@plt+0x709c>
  40a90c:	str	x1, [sp, #104]
  40a910:	bl	4033f0 <__errno_location@plt>
  40a914:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  40a918:	add	x2, x2, #0x550
  40a91c:	ldr	x1, [sp, #104]
  40a920:	strh	w26, [x27]
  40a924:	ldr	w0, [x0]
  40a928:	ldr	w3, [x2]
  40a92c:	ldrb	w2, [x2, #4]
  40a930:	cmp	w0, #0xc
  40a934:	str	w3, [x27, x20]
  40a938:	cset	w0, eq  // eq = none
  40a93c:	strb	w2, [x1, #4]
  40a940:	add	w26, w0, #0x2
  40a944:	cbz	w0, 40a808 <__fxstatat@plt+0x7328>
  40a948:	cmp	w26, #0x3
  40a94c:	b.ne	40a758 <__fxstatat@plt+0x7278>  // b.any
  40a950:	mov	x0, x19
  40a954:	bl	4031b0 <free@plt>
  40a958:	mov	x19, #0x0                   	// #0
  40a95c:	bl	4033f0 <__errno_location@plt>
  40a960:	mov	w1, #0xc                   	// #12
  40a964:	ldp	x27, x28, [sp, #80]
  40a968:	str	w1, [x0]
  40a96c:	mov	x0, x19
  40a970:	ldp	x19, x20, [sp, #16]
  40a974:	ldp	x21, x22, [sp, #32]
  40a978:	ldp	x23, x24, [sp, #48]
  40a97c:	ldp	x25, x26, [sp, #64]
  40a980:	ldp	x29, x30, [sp], #208
  40a984:	ret
  40a988:	mov	x1, x0
  40a98c:	str	x0, [sp, #104]
  40a990:	b	40a6b4 <__fxstatat@plt+0x71d4>
  40a994:	mov	x5, x19
  40a998:	b	40a6d4 <__fxstatat@plt+0x71f4>
  40a99c:	sub	x0, x2, #0x1
  40a9a0:	mov	x1, x2
  40a9a4:	add	x0, x20, x0
  40a9a8:	b	40a8b0 <__fxstatat@plt+0x73d0>
  40a9ac:	mov	x1, #0xe                   	// #14
  40a9b0:	str	x1, [sp, #144]
  40a9b4:	cmn	x0, #0x1
  40a9b8:	b.ne	40a898 <__fxstatat@plt+0x73b8>  // b.any
  40a9bc:	str	x0, [sp, #144]
  40a9c0:	b	40a760 <__fxstatat@plt+0x7280>
  40a9c4:	cbz	x22, 40aa78 <__fxstatat@plt+0x7598>
  40a9c8:	mov	x0, x22
  40a9cc:	bl	403010 <closedir@plt>
  40a9d0:	mov	x0, x19
  40a9d4:	ldp	x19, x20, [sp, #16]
  40a9d8:	ldp	x21, x22, [sp, #32]
  40a9dc:	ldp	x23, x24, [sp, #48]
  40a9e0:	ldp	x25, x26, [sp, #64]
  40a9e4:	ldp	x27, x28, [sp, #80]
  40a9e8:	ldp	x29, x30, [sp], #208
  40a9ec:	ret
  40a9f0:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40a9f4:	add	x0, x0, #0x538
  40a9f8:	bl	403410 <getenv@plt>
  40a9fc:	mov	x19, x0
  40aa00:	cbz	x0, 40aa6c <__fxstatat@plt+0x758c>
  40aa04:	ldrb	w1, [x0]
  40aa08:	cbz	w1, 40aa6c <__fxstatat@plt+0x758c>
  40aa0c:	bl	40af70 <__fxstatat@plt+0x7a90>
  40aa10:	mov	x1, x0
  40aa14:	cmp	x19, x1
  40aa18:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40aa1c:	add	x0, x0, #0x530
  40aa20:	csel	x1, x0, x1, ne  // ne = any
  40aa24:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40aa28:	str	x1, [x0, #2504]
  40aa2c:	b	40a4f4 <__fxstatat@plt+0x7014>
  40aa30:	ldrh	w2, [x20]
  40aa34:	mov	w0, #0x2e                  	// #46
  40aa38:	strh	w0, [x20]
  40aa3c:	mov	w1, #0x3                   	// #3
  40aa40:	str	wzr, [x27]
  40aa44:	mov	x0, x19
  40aa48:	str	w2, [sp, #104]
  40aa4c:	bl	402d90 <pathconf@plt>
  40aa50:	ldr	w1, [x27]
  40aa54:	ldr	w2, [sp, #104]
  40aa58:	cmp	w1, #0x0
  40aa5c:	strh	w2, [x20]
  40aa60:	cset	x1, eq  // eq = none
  40aa64:	sub	x0, x0, x1
  40aa68:	b	40a884 <__fxstatat@plt+0x73a4>
  40aa6c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40aa70:	add	x1, x1, #0x530
  40aa74:	b	40aa24 <__fxstatat@plt+0x7544>
  40aa78:	ldp	x27, x28, [sp, #80]
  40aa7c:	b	40a7d4 <__fxstatat@plt+0x72f4>
  40aa80:	mov	w3, #0x1                   	// #1
  40aa84:	b	40a4a8 <__fxstatat@plt+0x6fc8>
  40aa88:	stp	x29, x30, [sp, #-16]!
  40aa8c:	mov	w3, #0x0                   	// #0
  40aa90:	mov	x29, sp
  40aa94:	bl	40a4a8 <__fxstatat@plt+0x6fc8>
  40aa98:	cbz	x0, 40aaa4 <__fxstatat@plt+0x75c4>
  40aa9c:	ldp	x29, x30, [sp], #16
  40aaa0:	ret
  40aaa4:	bl	414ab8 <__fxstatat@plt+0x115d8>
  40aaa8:	cbz	x1, 40ab00 <__fxstatat@plt+0x7620>
  40aaac:	ldrb	w3, [x1]
  40aab0:	mov	w2, #0x2                   	// #2
  40aab4:	cbnz	w3, 40aac0 <__fxstatat@plt+0x75e0>
  40aab8:	mov	w0, w2
  40aabc:	ret
  40aac0:	stp	x29, x30, [sp, #-32]!
  40aac4:	adrp	x2, 42e000 <__fxstatat@plt+0x2ab20>
  40aac8:	mov	x4, #0x4                   	// #4
  40aacc:	mov	x29, sp
  40aad0:	ldr	x5, [x2, #1312]
  40aad4:	str	x19, [sp, #16]
  40aad8:	adrp	x19, 419000 <__fxstatat@plt+0x15b20>
  40aadc:	add	x19, x19, #0x5d0
  40aae0:	add	x2, x19, #0x20
  40aae4:	mov	x3, x19
  40aae8:	bl	415c60 <__fxstatat@plt+0x12780>
  40aaec:	ldr	w2, [x19, x0, lsl #2]
  40aaf0:	ldr	x19, [sp, #16]
  40aaf4:	mov	w0, w2
  40aaf8:	ldp	x29, x30, [sp], #32
  40aafc:	ret
  40ab00:	mov	w2, #0x2                   	// #2
  40ab04:	mov	w0, w2
  40ab08:	ret
  40ab0c:	nop
  40ab10:	stp	x29, x30, [sp, #-32]!
  40ab14:	mov	x29, sp
  40ab18:	cbz	x1, 40ab24 <__fxstatat@plt+0x7644>
  40ab1c:	ldrb	w2, [x1]
  40ab20:	cbnz	w2, 40ab88 <__fxstatat@plt+0x76a8>
  40ab24:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40ab28:	add	x0, x0, #0x558
  40ab2c:	bl	403410 <getenv@plt>
  40ab30:	mov	x1, x0
  40ab34:	cbz	x0, 40abbc <__fxstatat@plt+0x76dc>
  40ab38:	ldrb	w2, [x0]
  40ab3c:	mov	w0, #0x2                   	// #2
  40ab40:	cbnz	w2, 40ab4c <__fxstatat@plt+0x766c>
  40ab44:	ldp	x29, x30, [sp], #32
  40ab48:	ret
  40ab4c:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40ab50:	str	x19, [sp, #16]
  40ab54:	adrp	x19, 419000 <__fxstatat@plt+0x15b20>
  40ab58:	add	x19, x19, #0x5d0
  40ab5c:	ldr	x5, [x0, #1312]
  40ab60:	mov	x3, x19
  40ab64:	add	x2, x19, #0x20
  40ab68:	mov	x4, #0x4                   	// #4
  40ab6c:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40ab70:	add	x0, x0, #0x568
  40ab74:	bl	415c60 <__fxstatat@plt+0x12780>
  40ab78:	ldr	w0, [x19, x0, lsl #2]
  40ab7c:	ldr	x19, [sp, #16]
  40ab80:	ldp	x29, x30, [sp], #32
  40ab84:	ret
  40ab88:	adrp	x2, 42e000 <__fxstatat@plt+0x2ab20>
  40ab8c:	str	x19, [sp, #16]
  40ab90:	adrp	x19, 419000 <__fxstatat@plt+0x15b20>
  40ab94:	add	x19, x19, #0x5d0
  40ab98:	ldr	x5, [x2, #1312]
  40ab9c:	mov	x3, x19
  40aba0:	add	x2, x19, #0x20
  40aba4:	mov	x4, #0x4                   	// #4
  40aba8:	bl	415c60 <__fxstatat@plt+0x12780>
  40abac:	ldr	w0, [x19, x0, lsl #2]
  40abb0:	ldr	x19, [sp, #16]
  40abb4:	ldp	x29, x30, [sp], #32
  40abb8:	ret
  40abbc:	mov	w0, #0x2                   	// #2
  40abc0:	b	40ab44 <__fxstatat@plt+0x7664>
  40abc4:	nop
  40abc8:	mov	x3, x0
  40abcc:	cbnz	x0, 40abe8 <__fxstatat@plt+0x7708>
  40abd0:	cmp	x1, #0x0
  40abd4:	mov	x3, #0x2000                	// #8192
  40abd8:	csel	x3, x1, x3, ne  // ne = any
  40abdc:	cmp	x3, x2
  40abe0:	csel	x0, x3, x2, ls  // ls = plast
  40abe4:	ret
  40abe8:	cbz	x1, 40abdc <__fxstatat@plt+0x76fc>
  40abec:	mov	x0, x1
  40abf0:	mov	x5, x3
  40abf4:	udiv	x4, x5, x0
  40abf8:	msub	x4, x4, x0, x5
  40abfc:	cbnz	x4, 40ac20 <__fxstatat@plt+0x7740>
  40ac00:	udiv	x4, x3, x0
  40ac04:	mul	x0, x1, x4
  40ac08:	cmp	x0, x2
  40ac0c:	b.hi	40abdc <__fxstatat@plt+0x76fc>  // b.pmore
  40ac10:	udiv	x1, x0, x1
  40ac14:	cmp	x1, x4
  40ac18:	b.ne	40abdc <__fxstatat@plt+0x76fc>  // b.any
  40ac1c:	ret
  40ac20:	mov	x5, x0
  40ac24:	mov	x0, x4
  40ac28:	b	40abf4 <__fxstatat@plt+0x7714>
  40ac2c:	nop
  40ac30:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ac34:	str	x0, [x1, #2512]
  40ac38:	ret
  40ac3c:	nop
  40ac40:	stp	x29, x30, [sp, #-48]!
  40ac44:	mov	x29, sp
  40ac48:	stp	x19, x20, [sp, #16]
  40ac4c:	adrp	x20, 42e000 <__fxstatat@plt+0x2ab20>
  40ac50:	ldr	x19, [x20, #1368]
  40ac54:	mov	x0, x19
  40ac58:	bl	4152f8 <__fxstatat@plt+0x11e18>
  40ac5c:	cbnz	x0, 40acf4 <__fxstatat@plt+0x7814>
  40ac60:	mov	x0, x19
  40ac64:	bl	415db8 <__fxstatat@plt+0x128d8>
  40ac68:	cbnz	w0, 40ac90 <__fxstatat@plt+0x77b0>
  40ac6c:	ldp	x19, x20, [sp, #16]
  40ac70:	ldp	x29, x30, [sp], #48
  40ac74:	b	40ad60 <__fxstatat@plt+0x7880>
  40ac78:	ldr	x0, [x20, #1368]
  40ac7c:	bl	4152a0 <__fxstatat@plt+0x11dc0>
  40ac80:	cbz	w0, 40ad08 <__fxstatat@plt+0x7828>
  40ac84:	ldr	x0, [x20, #1368]
  40ac88:	bl	415db8 <__fxstatat@plt+0x128d8>
  40ac8c:	nop
  40ac90:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40ac94:	mov	w2, #0x5                   	// #5
  40ac98:	add	x1, x1, #0x638
  40ac9c:	mov	x0, #0x0                   	// #0
  40aca0:	str	x21, [sp, #32]
  40aca4:	bl	403350 <dcgettext@plt>
  40aca8:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40acac:	mov	x19, x0
  40acb0:	ldr	x20, [x1, #2512]
  40acb4:	bl	4033f0 <__errno_location@plt>
  40acb8:	cbz	x20, 40ad20 <__fxstatat@plt+0x7840>
  40acbc:	ldr	w21, [x0]
  40acc0:	mov	x0, x20
  40acc4:	bl	40fcf8 <__fxstatat@plt+0xc818>
  40acc8:	mov	x3, x0
  40accc:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  40acd0:	mov	w1, w21
  40acd4:	mov	x4, x19
  40acd8:	add	x2, x2, #0x650
  40acdc:	mov	w0, #0x0                   	// #0
  40ace0:	bl	402c90 <error@plt>
  40ace4:	bl	40ad60 <__fxstatat@plt+0x7880>
  40ace8:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40acec:	ldr	w0, [x0, #1216]
  40acf0:	bl	402c20 <_exit@plt>
  40acf4:	mov	x0, x19
  40acf8:	mov	w2, #0x1                   	// #1
  40acfc:	mov	x1, #0x0                   	// #0
  40ad00:	bl	415338 <__fxstatat@plt+0x11e58>
  40ad04:	cbz	w0, 40ac78 <__fxstatat@plt+0x7798>
  40ad08:	ldr	x0, [x20, #1368]
  40ad0c:	bl	415db8 <__fxstatat@plt+0x128d8>
  40ad10:	cbnz	w0, 40ac90 <__fxstatat@plt+0x77b0>
  40ad14:	ldp	x19, x20, [sp, #16]
  40ad18:	ldp	x29, x30, [sp], #48
  40ad1c:	b	40ad60 <__fxstatat@plt+0x7880>
  40ad20:	ldr	w1, [x0]
  40ad24:	mov	x3, x19
  40ad28:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  40ad2c:	mov	w0, #0x0                   	// #0
  40ad30:	add	x2, x2, #0xdd0
  40ad34:	bl	402c90 <error@plt>
  40ad38:	b	40ace4 <__fxstatat@plt+0x7804>
  40ad3c:	nop
  40ad40:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ad44:	str	x0, [x1, #2520]
  40ad48:	ret
  40ad4c:	nop
  40ad50:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ad54:	strb	w0, [x1, #2528]
  40ad58:	ret
  40ad5c:	nop
  40ad60:	stp	x29, x30, [sp, #-48]!
  40ad64:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40ad68:	mov	x29, sp
  40ad6c:	ldr	x0, [x0, #1360]
  40ad70:	bl	415db8 <__fxstatat@plt+0x128d8>
  40ad74:	cbz	w0, 40adac <__fxstatat@plt+0x78cc>
  40ad78:	stp	x19, x20, [sp, #16]
  40ad7c:	adrp	x20, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ad80:	add	x0, x20, #0x9d8
  40ad84:	str	x21, [sp, #32]
  40ad88:	ldrb	w21, [x0, #8]
  40ad8c:	bl	4033f0 <__errno_location@plt>
  40ad90:	mov	x19, x0
  40ad94:	cbz	w21, 40adc4 <__fxstatat@plt+0x78e4>
  40ad98:	ldr	w0, [x0]
  40ad9c:	cmp	w0, #0x20
  40ada0:	b.ne	40adc4 <__fxstatat@plt+0x78e4>  // b.any
  40ada4:	ldp	x19, x20, [sp, #16]
  40ada8:	ldr	x21, [sp, #32]
  40adac:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40adb0:	ldr	x0, [x0, #1336]
  40adb4:	bl	415db8 <__fxstatat@plt+0x128d8>
  40adb8:	cbnz	w0, 40ae18 <__fxstatat@plt+0x7938>
  40adbc:	ldp	x29, x30, [sp], #48
  40adc0:	ret
  40adc4:	mov	w2, #0x5                   	// #5
  40adc8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40adcc:	mov	x0, #0x0                   	// #0
  40add0:	add	x1, x1, #0x658
  40add4:	bl	403350 <dcgettext@plt>
  40add8:	ldr	x2, [x20, #2520]
  40addc:	mov	x20, x0
  40ade0:	cbz	x2, 40ae24 <__fxstatat@plt+0x7944>
  40ade4:	ldr	w19, [x19]
  40ade8:	mov	x0, x2
  40adec:	bl	40fcf8 <__fxstatat@plt+0xc818>
  40adf0:	mov	x3, x0
  40adf4:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  40adf8:	mov	w1, w19
  40adfc:	mov	x4, x20
  40ae00:	add	x2, x2, #0x650
  40ae04:	mov	w0, #0x0                   	// #0
  40ae08:	bl	402c90 <error@plt>
  40ae0c:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40ae10:	ldr	w0, [x0, #1216]
  40ae14:	bl	402c20 <_exit@plt>
  40ae18:	stp	x19, x20, [sp, #16]
  40ae1c:	str	x21, [sp, #32]
  40ae20:	b	40ae0c <__fxstatat@plt+0x792c>
  40ae24:	ldr	w1, [x19]
  40ae28:	mov	x3, x0
  40ae2c:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  40ae30:	mov	w0, #0x0                   	// #0
  40ae34:	add	x2, x2, #0xdd0
  40ae38:	bl	402c90 <error@plt>
  40ae3c:	b	40ae0c <__fxstatat@plt+0x792c>
  40ae40:	stp	x29, x30, [sp, #-16]!
  40ae44:	mov	x29, sp
  40ae48:	bl	40aeb0 <__fxstatat@plt+0x79d0>
  40ae4c:	cbz	x0, 40ae58 <__fxstatat@plt+0x7978>
  40ae50:	ldp	x29, x30, [sp], #16
  40ae54:	ret
  40ae58:	bl	414ab8 <__fxstatat@plt+0x115d8>
  40ae5c:	nop
  40ae60:	stp	x29, x30, [sp, #-32]!
  40ae64:	mov	x29, sp
  40ae68:	stp	x19, x20, [sp, #16]
  40ae6c:	mov	x19, x0
  40ae70:	ldrb	w1, [x0]
  40ae74:	cmp	w1, #0x2f
  40ae78:	cset	x20, eq  // eq = none
  40ae7c:	bl	40af70 <__fxstatat@plt+0x7a90>
  40ae80:	sub	x0, x0, x19
  40ae84:	b	40ae98 <__fxstatat@plt+0x79b8>
  40ae88:	ldrb	w2, [x19, x1]
  40ae8c:	cmp	w2, #0x2f
  40ae90:	b.ne	40aea4 <__fxstatat@plt+0x79c4>  // b.any
  40ae94:	mov	x0, x1
  40ae98:	sub	x1, x0, #0x1
  40ae9c:	cmp	x0, x20
  40aea0:	b.hi	40ae88 <__fxstatat@plt+0x79a8>  // b.pmore
  40aea4:	ldp	x19, x20, [sp, #16]
  40aea8:	ldp	x29, x30, [sp], #32
  40aeac:	ret
  40aeb0:	stp	x29, x30, [sp, #-48]!
  40aeb4:	mov	x29, sp
  40aeb8:	stp	x19, x20, [sp, #16]
  40aebc:	mov	x20, x0
  40aec0:	stp	x21, x22, [sp, #32]
  40aec4:	ldrb	w1, [x0]
  40aec8:	cmp	w1, #0x2f
  40aecc:	cset	x21, eq  // eq = none
  40aed0:	bl	40af70 <__fxstatat@plt+0x7a90>
  40aed4:	sub	x19, x0, x20
  40aed8:	b	40aeec <__fxstatat@plt+0x7a0c>
  40aedc:	ldrb	w1, [x20, x0]
  40aee0:	cmp	w1, #0x2f
  40aee4:	b.ne	40af48 <__fxstatat@plt+0x7a68>  // b.any
  40aee8:	mov	x19, x0
  40aeec:	sub	x0, x19, #0x1
  40aef0:	cmp	x21, x19
  40aef4:	b.cc	40aedc <__fxstatat@plt+0x79fc>  // b.lo, b.ul, b.last
  40aef8:	eor	x1, x19, #0x1
  40aefc:	add	x0, x19, #0x1
  40af00:	and	w22, w1, #0x1
  40af04:	add	x0, x0, x1
  40af08:	bl	402e80 <malloc@plt>
  40af0c:	mov	x21, x0
  40af10:	cbz	x0, 40af68 <__fxstatat@plt+0x7a88>
  40af14:	mov	x1, x20
  40af18:	mov	x2, x19
  40af1c:	bl	402c10 <memcpy@plt>
  40af20:	cbz	w22, 40af30 <__fxstatat@plt+0x7a50>
  40af24:	mov	w0, #0x2e                  	// #46
  40af28:	mov	x19, #0x1                   	// #1
  40af2c:	strb	w0, [x21]
  40af30:	strb	wzr, [x21, x19]
  40af34:	mov	x0, x21
  40af38:	ldp	x19, x20, [sp, #16]
  40af3c:	ldp	x21, x22, [sp, #32]
  40af40:	ldp	x29, x30, [sp], #48
  40af44:	ret
  40af48:	add	x0, x19, #0x1
  40af4c:	bl	402e80 <malloc@plt>
  40af50:	mov	x21, x0
  40af54:	cbz	x0, 40af68 <__fxstatat@plt+0x7a88>
  40af58:	mov	x1, x20
  40af5c:	mov	x2, x19
  40af60:	bl	402c10 <memcpy@plt>
  40af64:	b	40af30 <__fxstatat@plt+0x7a50>
  40af68:	mov	x21, #0x0                   	// #0
  40af6c:	b	40af34 <__fxstatat@plt+0x7a54>
  40af70:	ldrb	w1, [x0]
  40af74:	cmp	w1, #0x2f
  40af78:	b.ne	40af8c <__fxstatat@plt+0x7aac>  // b.any
  40af7c:	nop
  40af80:	ldrb	w1, [x0, #1]!
  40af84:	cmp	w1, #0x2f
  40af88:	b.eq	40af80 <__fxstatat@plt+0x7aa0>  // b.none
  40af8c:	cbz	w1, 40afc4 <__fxstatat@plt+0x7ae4>
  40af90:	mov	x2, x0
  40af94:	mov	w3, #0x0                   	// #0
  40af98:	b	40afb0 <__fxstatat@plt+0x7ad0>
  40af9c:	cbz	w3, 40afa8 <__fxstatat@plt+0x7ac8>
  40afa0:	mov	x0, x2
  40afa4:	mov	w3, #0x0                   	// #0
  40afa8:	ldrb	w1, [x2, #1]!
  40afac:	cbz	w1, 40afc4 <__fxstatat@plt+0x7ae4>
  40afb0:	cmp	w1, #0x2f
  40afb4:	b.ne	40af9c <__fxstatat@plt+0x7abc>  // b.any
  40afb8:	ldrb	w1, [x2, #1]!
  40afbc:	mov	w3, #0x1                   	// #1
  40afc0:	cbnz	w1, 40afb0 <__fxstatat@plt+0x7ad0>
  40afc4:	ret
  40afc8:	stp	x29, x30, [sp, #-32]!
  40afcc:	mov	x29, sp
  40afd0:	str	x19, [sp, #16]
  40afd4:	mov	x19, x0
  40afd8:	bl	402c50 <strlen@plt>
  40afdc:	subs	x1, x0, #0x1
  40afe0:	b.ls	40aff0 <__fxstatat@plt+0x7b10>  // b.plast
  40afe4:	ldrb	w2, [x19, x1]
  40afe8:	cmp	w2, #0x2f
  40afec:	b.eq	40affc <__fxstatat@plt+0x7b1c>  // b.none
  40aff0:	ldr	x19, [sp, #16]
  40aff4:	ldp	x29, x30, [sp], #32
  40aff8:	ret
  40affc:	mov	x0, x1
  40b000:	b	40afdc <__fxstatat@plt+0x7afc>
  40b004:	nop
  40b008:	b	403080 <posix_fadvise@plt>
  40b00c:	nop
  40b010:	cbz	x0, 40b040 <__fxstatat@plt+0x7b60>
  40b014:	stp	x29, x30, [sp, #-32]!
  40b018:	mov	x29, sp
  40b01c:	str	x19, [sp, #16]
  40b020:	mov	w19, w1
  40b024:	bl	402e10 <fileno@plt>
  40b028:	mov	w3, w19
  40b02c:	mov	x2, #0x0                   	// #0
  40b030:	ldr	x19, [sp, #16]
  40b034:	mov	x1, #0x0                   	// #0
  40b038:	ldp	x29, x30, [sp], #32
  40b03c:	b	403080 <posix_fadvise@plt>
  40b040:	ret
  40b044:	nop
  40b048:	stp	x29, x30, [sp, #-64]!
  40b04c:	mov	x29, sp
  40b050:	str	x2, [sp, #56]
  40b054:	mov	w2, #0x0                   	// #0
  40b058:	tbnz	w1, #6, 40b06c <__fxstatat@plt+0x7b8c>
  40b05c:	bl	402eb0 <open@plt>
  40b060:	bl	411f38 <__fxstatat@plt+0xea58>
  40b064:	ldp	x29, x30, [sp], #64
  40b068:	ret
  40b06c:	mov	w2, #0xfffffff8            	// #-8
  40b070:	stp	w2, wzr, [sp, #40]
  40b074:	ldr	w2, [sp, #56]
  40b078:	add	x3, sp, #0x30
  40b07c:	add	x4, sp, #0x40
  40b080:	stp	x4, x4, [sp, #16]
  40b084:	str	x3, [sp, #32]
  40b088:	bl	402eb0 <open@plt>
  40b08c:	bl	411f38 <__fxstatat@plt+0xea58>
  40b090:	ldp	x29, x30, [sp], #64
  40b094:	ret
  40b098:	cbz	x0, 40b11c <__fxstatat@plt+0x7c3c>
  40b09c:	stp	x29, x30, [sp, #-48]!
  40b0a0:	mov	x29, sp
  40b0a4:	stp	x21, x22, [sp, #32]
  40b0a8:	mov	x21, x2
  40b0ac:	mov	x22, x1
  40b0b0:	stp	x19, x20, [sp, #16]
  40b0b4:	mov	x20, x0
  40b0b8:	mov	x0, #0x18                  	// #24
  40b0bc:	bl	4148f0 <__fxstatat@plt+0x11410>
  40b0c0:	mov	x19, x0
  40b0c4:	mov	x0, x22
  40b0c8:	bl	414a78 <__fxstatat@plt+0x11598>
  40b0cc:	ldr	q0, [x21]
  40b0d0:	mov	x2, x0
  40b0d4:	str	x2, [x19]
  40b0d8:	mov	x1, x19
  40b0dc:	mov	x0, x20
  40b0e0:	ext	v0.16b, v0.16b, v0.16b, #8
  40b0e4:	stur	q0, [x19, #8]
  40b0e8:	bl	40c630 <__fxstatat@plt+0x9150>
  40b0ec:	cbz	x0, 40b120 <__fxstatat@plt+0x7c40>
  40b0f0:	cmp	x19, x0
  40b0f4:	b.eq	40b10c <__fxstatat@plt+0x7c2c>  // b.none
  40b0f8:	mov	x0, x19
  40b0fc:	ldp	x19, x20, [sp, #16]
  40b100:	ldp	x21, x22, [sp, #32]
  40b104:	ldp	x29, x30, [sp], #48
  40b108:	b	40ca98 <__fxstatat@plt+0x95b8>
  40b10c:	ldp	x19, x20, [sp, #16]
  40b110:	ldp	x21, x22, [sp, #32]
  40b114:	ldp	x29, x30, [sp], #48
  40b118:	ret
  40b11c:	ret
  40b120:	bl	414ab8 <__fxstatat@plt+0x115d8>
  40b124:	nop
  40b128:	cbz	x0, 40b160 <__fxstatat@plt+0x7c80>
  40b12c:	stp	x29, x30, [sp, #-48]!
  40b130:	mov	x3, x1
  40b134:	mov	x29, sp
  40b138:	ldr	q0, [x2]
  40b13c:	add	x1, sp, #0x10
  40b140:	str	x3, [sp, #16]
  40b144:	ext	v0.16b, v0.16b, v0.16b, #8
  40b148:	stur	q0, [sp, #24]
  40b14c:	bl	40bb78 <__fxstatat@plt+0x8698>
  40b150:	cmp	x0, #0x0
  40b154:	cset	w0, ne  // ne = any
  40b158:	ldp	x29, x30, [sp], #48
  40b15c:	ret
  40b160:	mov	w0, #0x0                   	// #0
  40b164:	ret
  40b168:	and	w3, w0, #0xf000
  40b16c:	mov	w2, #0x2d                  	// #45
  40b170:	cmp	w3, #0x8, lsl #12
  40b174:	b.eq	40b1c4 <__fxstatat@plt+0x7ce4>  // b.none
  40b178:	cmp	w3, #0x4, lsl #12
  40b17c:	mov	w2, #0x64                  	// #100
  40b180:	b.eq	40b1c4 <__fxstatat@plt+0x7ce4>  // b.none
  40b184:	cmp	w3, #0x6, lsl #12
  40b188:	mov	w2, #0x62                  	// #98
  40b18c:	b.eq	40b1c4 <__fxstatat@plt+0x7ce4>  // b.none
  40b190:	cmp	w3, #0x2, lsl #12
  40b194:	mov	w2, #0x63                  	// #99
  40b198:	b.eq	40b1c4 <__fxstatat@plt+0x7ce4>  // b.none
  40b19c:	cmp	w3, #0xa, lsl #12
  40b1a0:	mov	w2, #0x6c                  	// #108
  40b1a4:	b.eq	40b1c4 <__fxstatat@plt+0x7ce4>  // b.none
  40b1a8:	cmp	w3, #0x1, lsl #12
  40b1ac:	mov	w2, #0x70                  	// #112
  40b1b0:	b.eq	40b1c4 <__fxstatat@plt+0x7ce4>  // b.none
  40b1b4:	cmp	w3, #0xc, lsl #12
  40b1b8:	mov	w2, #0x73                  	// #115
  40b1bc:	mov	w3, #0x3f                  	// #63
  40b1c0:	csel	w2, w2, w3, eq  // eq = none
  40b1c4:	tst	x0, #0x100
  40b1c8:	mov	w6, #0x2d                  	// #45
  40b1cc:	mov	w4, #0x72                  	// #114
  40b1d0:	csel	w4, w4, w6, ne  // ne = any
  40b1d4:	tst	x0, #0x80
  40b1d8:	mov	w3, #0x77                  	// #119
  40b1dc:	csel	w3, w3, w6, ne  // ne = any
  40b1e0:	strb	w2, [x1]
  40b1e4:	strb	w4, [x1, #1]
  40b1e8:	and	w2, w0, #0x40
  40b1ec:	strb	w3, [x1, #2]
  40b1f0:	tbz	w0, #11, 40b294 <__fxstatat@plt+0x7db4>
  40b1f4:	cmp	w2, #0x0
  40b1f8:	mov	w5, #0x73                  	// #115
  40b1fc:	mov	w2, #0x53                  	// #83
  40b200:	csel	w5, w5, w2, ne  // ne = any
  40b204:	tst	x0, #0x20
  40b208:	mov	w6, #0x2d                  	// #45
  40b20c:	mov	w3, #0x72                  	// #114
  40b210:	csel	w3, w3, w6, ne  // ne = any
  40b214:	tst	x0, #0x10
  40b218:	mov	w2, #0x77                  	// #119
  40b21c:	csel	w2, w2, w6, ne  // ne = any
  40b220:	strb	w5, [x1, #3]
  40b224:	strb	w3, [x1, #4]
  40b228:	and	w3, w0, #0x8
  40b22c:	strb	w2, [x1, #5]
  40b230:	tbz	w0, #10, 40b2a4 <__fxstatat@plt+0x7dc4>
  40b234:	cmp	w3, #0x0
  40b238:	mov	w4, #0x73                  	// #115
  40b23c:	mov	w2, #0x53                  	// #83
  40b240:	csel	w4, w4, w2, ne  // ne = any
  40b244:	tst	x0, #0x4
  40b248:	mov	w5, #0x2d                  	// #45
  40b24c:	mov	w3, #0x72                  	// #114
  40b250:	csel	w3, w3, w5, ne  // ne = any
  40b254:	tst	x0, #0x2
  40b258:	mov	w2, #0x77                  	// #119
  40b25c:	csel	w2, w2, w5, ne  // ne = any
  40b260:	strb	w4, [x1, #6]
  40b264:	strb	w3, [x1, #7]
  40b268:	and	w3, w0, #0x1
  40b26c:	strb	w2, [x1, #8]
  40b270:	tbz	w0, #9, 40b2b4 <__fxstatat@plt+0x7dd4>
  40b274:	cmp	w3, #0x0
  40b278:	mov	w2, #0x54                  	// #84
  40b27c:	mov	w0, #0x74                  	// #116
  40b280:	csel	w0, w0, w2, ne  // ne = any
  40b284:	mov	w2, #0x20                  	// #32
  40b288:	strb	w0, [x1, #9]
  40b28c:	strh	w2, [x1, #10]
  40b290:	ret
  40b294:	cmp	w2, #0x0
  40b298:	mov	w5, #0x78                  	// #120
  40b29c:	csel	w5, w5, w6, ne  // ne = any
  40b2a0:	b	40b204 <__fxstatat@plt+0x7d24>
  40b2a4:	cmp	w3, #0x0
  40b2a8:	mov	w4, #0x78                  	// #120
  40b2ac:	csel	w4, w4, w6, ne  // ne = any
  40b2b0:	b	40b244 <__fxstatat@plt+0x7d64>
  40b2b4:	cmp	w3, #0x0
  40b2b8:	mov	w2, #0x20                  	// #32
  40b2bc:	mov	w0, #0x78                  	// #120
  40b2c0:	csel	w0, w0, w5, ne  // ne = any
  40b2c4:	strb	w0, [x1, #9]
  40b2c8:	strh	w2, [x1, #10]
  40b2cc:	ret
  40b2d0:	ldr	w0, [x0, #16]
  40b2d4:	mov	w2, #0x2d                  	// #45
  40b2d8:	and	w3, w0, #0xf000
  40b2dc:	cmp	w3, #0x8, lsl #12
  40b2e0:	b.eq	40b330 <__fxstatat@plt+0x7e50>  // b.none
  40b2e4:	cmp	w3, #0x4, lsl #12
  40b2e8:	mov	w2, #0x64                  	// #100
  40b2ec:	b.eq	40b330 <__fxstatat@plt+0x7e50>  // b.none
  40b2f0:	cmp	w3, #0x6, lsl #12
  40b2f4:	mov	w2, #0x62                  	// #98
  40b2f8:	b.eq	40b330 <__fxstatat@plt+0x7e50>  // b.none
  40b2fc:	cmp	w3, #0x2, lsl #12
  40b300:	mov	w2, #0x63                  	// #99
  40b304:	b.eq	40b330 <__fxstatat@plt+0x7e50>  // b.none
  40b308:	cmp	w3, #0xa, lsl #12
  40b30c:	mov	w2, #0x6c                  	// #108
  40b310:	b.eq	40b330 <__fxstatat@plt+0x7e50>  // b.none
  40b314:	cmp	w3, #0x1, lsl #12
  40b318:	mov	w2, #0x70                  	// #112
  40b31c:	b.eq	40b330 <__fxstatat@plt+0x7e50>  // b.none
  40b320:	cmp	w3, #0xc, lsl #12
  40b324:	mov	w2, #0x73                  	// #115
  40b328:	mov	w3, #0x3f                  	// #63
  40b32c:	csel	w2, w2, w3, eq  // eq = none
  40b330:	tst	x0, #0x100
  40b334:	mov	w6, #0x2d                  	// #45
  40b338:	mov	w4, #0x72                  	// #114
  40b33c:	csel	w4, w4, w6, ne  // ne = any
  40b340:	tst	x0, #0x80
  40b344:	mov	w3, #0x77                  	// #119
  40b348:	csel	w3, w3, w6, ne  // ne = any
  40b34c:	strb	w2, [x1]
  40b350:	strb	w4, [x1, #1]
  40b354:	and	w2, w0, #0x40
  40b358:	strb	w3, [x1, #2]
  40b35c:	tbz	w0, #11, 40b400 <__fxstatat@plt+0x7f20>
  40b360:	cmp	w2, #0x0
  40b364:	mov	w5, #0x73                  	// #115
  40b368:	mov	w2, #0x53                  	// #83
  40b36c:	csel	w5, w5, w2, ne  // ne = any
  40b370:	tst	x0, #0x20
  40b374:	mov	w6, #0x2d                  	// #45
  40b378:	mov	w3, #0x72                  	// #114
  40b37c:	csel	w3, w3, w6, ne  // ne = any
  40b380:	tst	x0, #0x10
  40b384:	mov	w2, #0x77                  	// #119
  40b388:	csel	w2, w2, w6, ne  // ne = any
  40b38c:	strb	w5, [x1, #3]
  40b390:	strb	w3, [x1, #4]
  40b394:	and	w3, w0, #0x8
  40b398:	strb	w2, [x1, #5]
  40b39c:	tbz	w0, #10, 40b410 <__fxstatat@plt+0x7f30>
  40b3a0:	cmp	w3, #0x0
  40b3a4:	mov	w4, #0x73                  	// #115
  40b3a8:	mov	w2, #0x53                  	// #83
  40b3ac:	csel	w4, w4, w2, ne  // ne = any
  40b3b0:	tst	x0, #0x4
  40b3b4:	mov	w5, #0x2d                  	// #45
  40b3b8:	mov	w3, #0x72                  	// #114
  40b3bc:	csel	w3, w3, w5, ne  // ne = any
  40b3c0:	tst	x0, #0x2
  40b3c4:	mov	w2, #0x77                  	// #119
  40b3c8:	csel	w2, w2, w5, ne  // ne = any
  40b3cc:	strb	w4, [x1, #6]
  40b3d0:	strb	w3, [x1, #7]
  40b3d4:	and	w3, w0, #0x1
  40b3d8:	strb	w2, [x1, #8]
  40b3dc:	tbz	w0, #9, 40b420 <__fxstatat@plt+0x7f40>
  40b3e0:	cmp	w3, #0x0
  40b3e4:	mov	w2, #0x54                  	// #84
  40b3e8:	mov	w0, #0x74                  	// #116
  40b3ec:	csel	w0, w0, w2, ne  // ne = any
  40b3f0:	mov	w2, #0x20                  	// #32
  40b3f4:	strb	w0, [x1, #9]
  40b3f8:	strh	w2, [x1, #10]
  40b3fc:	ret
  40b400:	cmp	w2, #0x0
  40b404:	mov	w5, #0x78                  	// #120
  40b408:	csel	w5, w5, w6, ne  // ne = any
  40b40c:	b	40b370 <__fxstatat@plt+0x7e90>
  40b410:	cmp	w3, #0x0
  40b414:	mov	w4, #0x78                  	// #120
  40b418:	csel	w4, w4, w6, ne  // ne = any
  40b41c:	b	40b3b0 <__fxstatat@plt+0x7ed0>
  40b420:	cmp	w3, #0x0
  40b424:	mov	w2, #0x20                  	// #32
  40b428:	mov	w0, #0x78                  	// #120
  40b42c:	csel	w0, w0, w5, ne  // ne = any
  40b430:	strb	w0, [x1, #9]
  40b434:	strh	w2, [x1, #10]
  40b438:	ret
  40b43c:	nop
  40b440:	stp	x29, x30, [sp, #-16]!
  40b444:	mov	x29, sp
  40b448:	bl	40b460 <__fxstatat@plt+0x7f80>
  40b44c:	cbz	x0, 40b458 <__fxstatat@plt+0x7f78>
  40b450:	ldp	x29, x30, [sp], #16
  40b454:	ret
  40b458:	bl	414ab8 <__fxstatat@plt+0x115d8>
  40b45c:	nop
  40b460:	stp	x29, x30, [sp, #-80]!
  40b464:	mov	x29, sp
  40b468:	stp	x19, x20, [sp, #16]
  40b46c:	stp	x21, x22, [sp, #32]
  40b470:	mov	x21, x1
  40b474:	mov	x22, x0
  40b478:	stp	x23, x24, [sp, #48]
  40b47c:	mov	x23, x2
  40b480:	stp	x25, x26, [sp, #64]
  40b484:	bl	40af70 <__fxstatat@plt+0x7a90>
  40b488:	mov	x20, x0
  40b48c:	bl	40afc8 <__fxstatat@plt+0x7ae8>
  40b490:	mov	x19, x0
  40b494:	mov	x0, x21
  40b498:	bl	402c50 <strlen@plt>
  40b49c:	sub	x3, x20, x22
  40b4a0:	mov	x24, x0
  40b4a4:	add	x26, x3, x19
  40b4a8:	add	x1, x0, #0x1
  40b4ac:	cbz	x19, 40b534 <__fxstatat@plt+0x8054>
  40b4b0:	add	x0, x22, x26
  40b4b4:	ldurb	w0, [x0, #-1]
  40b4b8:	cmp	w0, #0x2f
  40b4bc:	b.eq	40b558 <__fxstatat@plt+0x8078>  // b.none
  40b4c0:	ldrb	w0, [x21]
  40b4c4:	cmp	w0, #0x2f
  40b4c8:	b.eq	40b558 <__fxstatat@plt+0x8078>  // b.none
  40b4cc:	add	x0, x26, #0x1
  40b4d0:	mov	x19, #0x1                   	// #1
  40b4d4:	mov	w25, #0x2f                  	// #47
  40b4d8:	add	x0, x1, x0
  40b4dc:	bl	402e80 <malloc@plt>
  40b4e0:	mov	x20, x0
  40b4e4:	cbz	x0, 40b518 <__fxstatat@plt+0x8038>
  40b4e8:	mov	x1, x22
  40b4ec:	mov	x2, x26
  40b4f0:	bl	403210 <mempcpy@plt>
  40b4f4:	mov	x1, x0
  40b4f8:	add	x0, x0, x19
  40b4fc:	strb	w25, [x1]
  40b500:	cbz	x23, 40b508 <__fxstatat@plt+0x8028>
  40b504:	str	x0, [x23]
  40b508:	mov	x2, x24
  40b50c:	mov	x1, x21
  40b510:	bl	403210 <mempcpy@plt>
  40b514:	strb	wzr, [x0]
  40b518:	mov	x0, x20
  40b51c:	ldp	x19, x20, [sp, #16]
  40b520:	ldp	x21, x22, [sp, #32]
  40b524:	ldp	x23, x24, [sp, #48]
  40b528:	ldp	x25, x26, [sp, #64]
  40b52c:	ldp	x29, x30, [sp], #80
  40b530:	ret
  40b534:	ldrb	w2, [x21]
  40b538:	mov	x0, x26
  40b53c:	mov	w25, #0x0                   	// #0
  40b540:	cmp	w2, #0x2f
  40b544:	b.ne	40b4d8 <__fxstatat@plt+0x7ff8>  // b.any
  40b548:	add	x0, x3, #0x1
  40b54c:	mov	x19, #0x1                   	// #1
  40b550:	mov	w25, #0x2e                  	// #46
  40b554:	b	40b4d8 <__fxstatat@plt+0x7ff8>
  40b558:	mov	x0, x26
  40b55c:	mov	x19, #0x0                   	// #0
  40b560:	mov	w25, #0x0                   	// #0
  40b564:	b	40b4d8 <__fxstatat@plt+0x7ff8>
  40b568:	stp	x29, x30, [sp, #-48]!
  40b56c:	mov	x29, sp
  40b570:	stp	x21, x22, [sp, #32]
  40b574:	cbz	x2, 40b5ec <__fxstatat@plt+0x810c>
  40b578:	mov	w22, w0
  40b57c:	mov	x21, #0x0                   	// #0
  40b580:	stp	x19, x20, [sp, #16]
  40b584:	mov	x20, x1
  40b588:	mov	x19, x2
  40b58c:	b	40b5a4 <__fxstatat@plt+0x80c4>
  40b590:	cbz	x0, 40b5d0 <__fxstatat@plt+0x80f0>
  40b594:	add	x21, x21, x0
  40b598:	add	x20, x20, x0
  40b59c:	subs	x19, x19, x0
  40b5a0:	b.eq	40b5bc <__fxstatat@plt+0x80dc>  // b.none
  40b5a4:	mov	x2, x19
  40b5a8:	mov	x1, x20
  40b5ac:	mov	w0, w22
  40b5b0:	bl	410c80 <__fxstatat@plt+0xd7a0>
  40b5b4:	cmn	x0, #0x1
  40b5b8:	b.ne	40b590 <__fxstatat@plt+0x80b0>  // b.any
  40b5bc:	ldp	x19, x20, [sp, #16]
  40b5c0:	mov	x0, x21
  40b5c4:	ldp	x21, x22, [sp, #32]
  40b5c8:	ldp	x29, x30, [sp], #48
  40b5cc:	ret
  40b5d0:	bl	4033f0 <__errno_location@plt>
  40b5d4:	ldp	x19, x20, [sp, #16]
  40b5d8:	str	wzr, [x0]
  40b5dc:	mov	x0, x21
  40b5e0:	ldp	x21, x22, [sp, #32]
  40b5e4:	ldp	x29, x30, [sp], #48
  40b5e8:	ret
  40b5ec:	mov	x21, #0x0                   	// #0
  40b5f0:	b	40b5c0 <__fxstatat@plt+0x80e0>
  40b5f4:	nop
  40b5f8:	stp	x29, x30, [sp, #-48]!
  40b5fc:	mov	x29, sp
  40b600:	stp	x21, x22, [sp, #32]
  40b604:	cbz	x2, 40b680 <__fxstatat@plt+0x81a0>
  40b608:	mov	w22, w0
  40b60c:	mov	x21, #0x0                   	// #0
  40b610:	stp	x19, x20, [sp, #16]
  40b614:	mov	x20, x1
  40b618:	mov	x19, x2
  40b61c:	b	40b634 <__fxstatat@plt+0x8154>
  40b620:	cbz	x0, 40b660 <__fxstatat@plt+0x8180>
  40b624:	add	x21, x21, x0
  40b628:	add	x20, x20, x0
  40b62c:	subs	x19, x19, x0
  40b630:	b.eq	40b64c <__fxstatat@plt+0x816c>  // b.none
  40b634:	mov	x2, x19
  40b638:	mov	x1, x20
  40b63c:	mov	w0, w22
  40b640:	bl	410cf8 <__fxstatat@plt+0xd818>
  40b644:	cmn	x0, #0x1
  40b648:	b.ne	40b620 <__fxstatat@plt+0x8140>  // b.any
  40b64c:	ldp	x19, x20, [sp, #16]
  40b650:	mov	x0, x21
  40b654:	ldp	x21, x22, [sp, #32]
  40b658:	ldp	x29, x30, [sp], #48
  40b65c:	ret
  40b660:	bl	4033f0 <__errno_location@plt>
  40b664:	mov	w1, #0x1c                  	// #28
  40b668:	ldp	x19, x20, [sp, #16]
  40b66c:	str	w1, [x0]
  40b670:	mov	x0, x21
  40b674:	ldp	x21, x22, [sp, #32]
  40b678:	ldp	x29, x30, [sp], #48
  40b67c:	ret
  40b680:	mov	x21, #0x0                   	// #0
  40b684:	b	40b650 <__fxstatat@plt+0x8170>
  40b688:	ror	x2, x0, #3
  40b68c:	udiv	x0, x2, x1
  40b690:	msub	x0, x0, x1, x2
  40b694:	ret
  40b698:	cmp	x1, x0
  40b69c:	cset	w0, eq  // eq = none
  40b6a0:	ret
  40b6a4:	nop
  40b6a8:	stp	x29, x30, [sp, #-80]!
  40b6ac:	mov	x29, sp
  40b6b0:	stp	x21, x22, [sp, #32]
  40b6b4:	mov	x21, x0
  40b6b8:	mov	x0, x1
  40b6bc:	stp	x19, x20, [sp, #16]
  40b6c0:	mov	x20, x1
  40b6c4:	stp	x23, x24, [sp, #48]
  40b6c8:	mov	x24, x2
  40b6cc:	and	w23, w3, #0xff
  40b6d0:	ldr	x1, [x21, #16]
  40b6d4:	ldr	x2, [x21, #48]
  40b6d8:	str	x25, [sp, #64]
  40b6dc:	blr	x2
  40b6e0:	ldr	x1, [x21, #16]
  40b6e4:	cmp	x0, x1
  40b6e8:	b.cs	40b7f4 <__fxstatat@plt+0x8314>  // b.hs, b.nlast
  40b6ec:	ldr	x25, [x21]
  40b6f0:	lsl	x22, x0, #4
  40b6f4:	add	x19, x25, x22
  40b6f8:	str	x19, [x24]
  40b6fc:	ldr	x1, [x25, x22]
  40b700:	cbz	x1, 40b78c <__fxstatat@plt+0x82ac>
  40b704:	cmp	x1, x20
  40b708:	b.eq	40b7ec <__fxstatat@plt+0x830c>  // b.none
  40b70c:	ldr	x2, [x21, #56]
  40b710:	mov	x0, x20
  40b714:	blr	x2
  40b718:	tst	w0, #0xff
  40b71c:	b.eq	40b784 <__fxstatat@plt+0x82a4>  // b.none
  40b720:	ldr	x0, [x25, x22]
  40b724:	cbz	w23, 40b790 <__fxstatat@plt+0x82b0>
  40b728:	ldr	x1, [x19, #8]
  40b72c:	cbz	x1, 40b7e4 <__fxstatat@plt+0x8304>
  40b730:	ldp	x2, x3, [x1]
  40b734:	stp	x2, x3, [x19]
  40b738:	str	xzr, [x1]
  40b73c:	ldp	x19, x20, [sp, #16]
  40b740:	ldr	x2, [x21, #72]
  40b744:	str	x2, [x1, #8]
  40b748:	str	x1, [x21, #72]
  40b74c:	ldp	x21, x22, [sp, #32]
  40b750:	ldp	x23, x24, [sp, #48]
  40b754:	ldr	x25, [sp, #64]
  40b758:	ldp	x29, x30, [sp], #80
  40b75c:	ret
  40b760:	ldr	x1, [x2]
  40b764:	cmp	x1, x20
  40b768:	b.eq	40b7ac <__fxstatat@plt+0x82cc>  // b.none
  40b76c:	ldr	x2, [x21, #56]
  40b770:	mov	x0, x20
  40b774:	blr	x2
  40b778:	tst	w0, #0xff
  40b77c:	b.ne	40b7a8 <__fxstatat@plt+0x82c8>  // b.any
  40b780:	ldr	x19, [x19, #8]
  40b784:	ldr	x2, [x19, #8]
  40b788:	cbnz	x2, 40b760 <__fxstatat@plt+0x8280>
  40b78c:	mov	x0, #0x0                   	// #0
  40b790:	ldp	x19, x20, [sp, #16]
  40b794:	ldp	x21, x22, [sp, #32]
  40b798:	ldp	x23, x24, [sp, #48]
  40b79c:	ldr	x25, [sp, #64]
  40b7a0:	ldp	x29, x30, [sp], #80
  40b7a4:	ret
  40b7a8:	ldr	x2, [x19, #8]
  40b7ac:	ldr	x0, [x2]
  40b7b0:	cbz	w23, 40b790 <__fxstatat@plt+0x82b0>
  40b7b4:	ldr	x1, [x2, #8]
  40b7b8:	str	x1, [x19, #8]
  40b7bc:	str	xzr, [x2]
  40b7c0:	ldp	x19, x20, [sp, #16]
  40b7c4:	ldr	x1, [x21, #72]
  40b7c8:	str	x1, [x2, #8]
  40b7cc:	str	x2, [x21, #72]
  40b7d0:	ldp	x21, x22, [sp, #32]
  40b7d4:	ldp	x23, x24, [sp, #48]
  40b7d8:	ldr	x25, [sp, #64]
  40b7dc:	ldp	x29, x30, [sp], #80
  40b7e0:	ret
  40b7e4:	str	xzr, [x25, x22]
  40b7e8:	b	40b790 <__fxstatat@plt+0x82b0>
  40b7ec:	mov	x0, x1
  40b7f0:	b	40b724 <__fxstatat@plt+0x8244>
  40b7f4:	bl	403070 <abort@plt>
  40b7f8:	stp	x29, x30, [sp, #-64]!
  40b7fc:	mov	x29, sp
  40b800:	stp	x19, x20, [sp, #16]
  40b804:	mov	x20, x0
  40b808:	stp	x21, x22, [sp, #32]
  40b80c:	mov	x22, x1
  40b810:	ldp	x21, x0, [x1]
  40b814:	stp	x23, x24, [sp, #48]
  40b818:	and	w23, w2, #0xff
  40b81c:	cmp	x21, x0
  40b820:	b.cc	40b834 <__fxstatat@plt+0x8354>  // b.lo, b.ul, b.last
  40b824:	b	40b8d4 <__fxstatat@plt+0x83f4>
  40b828:	add	x21, x21, #0x10
  40b82c:	cmp	x21, x0
  40b830:	b.cs	40b8d4 <__fxstatat@plt+0x83f4>  // b.hs, b.nlast
  40b834:	ldr	x24, [x21]
  40b838:	cbz	x24, 40b828 <__fxstatat@plt+0x8348>
  40b83c:	ldr	x19, [x21, #8]
  40b840:	cbz	x19, 40b8bc <__fxstatat@plt+0x83dc>
  40b844:	ldr	x1, [x20, #16]
  40b848:	ldr	x2, [x20, #48]
  40b84c:	ldr	x24, [x19]
  40b850:	mov	x0, x24
  40b854:	blr	x2
  40b858:	ldr	x1, [x20, #16]
  40b85c:	cmp	x0, x1
  40b860:	b.cs	40b98c <__fxstatat@plt+0x84ac>  // b.hs, b.nlast
  40b864:	ldr	x2, [x20]
  40b868:	lsl	x0, x0, #4
  40b86c:	ldr	x3, [x19, #8]
  40b870:	add	x4, x2, x0
  40b874:	ldr	x5, [x2, x0]
  40b878:	cbz	x5, 40b894 <__fxstatat@plt+0x83b4>
  40b87c:	ldr	x0, [x4, #8]
  40b880:	str	x0, [x19, #8]
  40b884:	str	x19, [x4, #8]
  40b888:	cbz	x3, 40b8b8 <__fxstatat@plt+0x83d8>
  40b88c:	mov	x19, x3
  40b890:	b	40b848 <__fxstatat@plt+0x8368>
  40b894:	ldr	x4, [x20, #24]
  40b898:	str	x24, [x2, x0]
  40b89c:	add	x0, x4, #0x1
  40b8a0:	str	x0, [x20, #24]
  40b8a4:	str	xzr, [x19]
  40b8a8:	ldr	x0, [x20, #72]
  40b8ac:	str	x0, [x19, #8]
  40b8b0:	str	x19, [x20, #72]
  40b8b4:	cbnz	x3, 40b88c <__fxstatat@plt+0x83ac>
  40b8b8:	ldr	x24, [x21]
  40b8bc:	str	xzr, [x21, #8]
  40b8c0:	cbz	w23, 40b8f0 <__fxstatat@plt+0x8410>
  40b8c4:	ldr	x0, [x22, #8]
  40b8c8:	add	x21, x21, #0x10
  40b8cc:	cmp	x21, x0
  40b8d0:	b.cc	40b834 <__fxstatat@plt+0x8354>  // b.lo, b.ul, b.last
  40b8d4:	mov	w23, #0x1                   	// #1
  40b8d8:	mov	w0, w23
  40b8dc:	ldp	x19, x20, [sp, #16]
  40b8e0:	ldp	x21, x22, [sp, #32]
  40b8e4:	ldp	x23, x24, [sp, #48]
  40b8e8:	ldp	x29, x30, [sp], #64
  40b8ec:	ret
  40b8f0:	ldr	x1, [x20, #16]
  40b8f4:	mov	x0, x24
  40b8f8:	ldr	x2, [x20, #48]
  40b8fc:	blr	x2
  40b900:	ldr	x1, [x20, #16]
  40b904:	cmp	x0, x1
  40b908:	b.cs	40b98c <__fxstatat@plt+0x84ac>  // b.hs, b.nlast
  40b90c:	ldr	x1, [x20]
  40b910:	lsl	x0, x0, #4
  40b914:	add	x19, x1, x0
  40b918:	ldr	x2, [x1, x0]
  40b91c:	cbz	x2, 40b954 <__fxstatat@plt+0x8474>
  40b920:	ldr	x0, [x20, #72]
  40b924:	cbz	x0, 40b968 <__fxstatat@plt+0x8488>
  40b928:	ldr	x1, [x0, #8]
  40b92c:	str	x1, [x20, #72]
  40b930:	ldr	x1, [x19, #8]
  40b934:	stp	x24, x1, [x0]
  40b938:	str	x0, [x19, #8]
  40b93c:	ldr	x1, [x22, #24]
  40b940:	str	xzr, [x21]
  40b944:	sub	x1, x1, #0x1
  40b948:	str	x1, [x22, #24]
  40b94c:	ldr	x0, [x22, #8]
  40b950:	b	40b828 <__fxstatat@plt+0x8348>
  40b954:	ldr	x2, [x20, #24]
  40b958:	str	x24, [x1, x0]
  40b95c:	add	x0, x2, #0x1
  40b960:	str	x0, [x20, #24]
  40b964:	b	40b93c <__fxstatat@plt+0x845c>
  40b968:	mov	x0, #0x10                  	// #16
  40b96c:	bl	402e80 <malloc@plt>
  40b970:	cbnz	x0, 40b930 <__fxstatat@plt+0x8450>
  40b974:	mov	w0, w23
  40b978:	ldp	x19, x20, [sp, #16]
  40b97c:	ldp	x21, x22, [sp, #32]
  40b980:	ldp	x23, x24, [sp, #48]
  40b984:	ldp	x29, x30, [sp], #64
  40b988:	ret
  40b98c:	bl	403070 <abort@plt>
  40b990:	ldr	x0, [x0, #16]
  40b994:	ret
  40b998:	ldr	x0, [x0, #24]
  40b99c:	ret
  40b9a0:	ldr	x0, [x0, #32]
  40b9a4:	ret
  40b9a8:	ldp	x3, x4, [x0]
  40b9ac:	mov	x0, #0x0                   	// #0
  40b9b0:	cmp	x3, x4
  40b9b4:	b.cc	40b9c8 <__fxstatat@plt+0x84e8>  // b.lo, b.ul, b.last
  40b9b8:	b	40ba00 <__fxstatat@plt+0x8520>
  40b9bc:	add	x3, x3, #0x10
  40b9c0:	cmp	x3, x4
  40b9c4:	b.cs	40ba00 <__fxstatat@plt+0x8520>  // b.hs, b.nlast
  40b9c8:	ldr	x1, [x3]
  40b9cc:	cbz	x1, 40b9bc <__fxstatat@plt+0x84dc>
  40b9d0:	ldr	x1, [x3, #8]
  40b9d4:	mov	x2, #0x1                   	// #1
  40b9d8:	cbz	x1, 40b9ec <__fxstatat@plt+0x850c>
  40b9dc:	nop
  40b9e0:	ldr	x1, [x1, #8]
  40b9e4:	add	x2, x2, #0x1
  40b9e8:	cbnz	x1, 40b9e0 <__fxstatat@plt+0x8500>
  40b9ec:	cmp	x0, x2
  40b9f0:	add	x3, x3, #0x10
  40b9f4:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40b9f8:	cmp	x3, x4
  40b9fc:	b.cc	40b9c8 <__fxstatat@plt+0x84e8>  // b.lo, b.ul, b.last
  40ba00:	ret
  40ba04:	nop
  40ba08:	ldp	x3, x4, [x0]
  40ba0c:	mov	x6, x0
  40ba10:	mov	x2, #0x0                   	// #0
  40ba14:	mov	x5, #0x0                   	// #0
  40ba18:	cmp	x3, x4
  40ba1c:	b.cc	40ba30 <__fxstatat@plt+0x8550>  // b.lo, b.ul, b.last
  40ba20:	b	40ba60 <__fxstatat@plt+0x8580>
  40ba24:	add	x3, x3, #0x10
  40ba28:	cmp	x3, x4
  40ba2c:	b.cs	40ba60 <__fxstatat@plt+0x8580>  // b.hs, b.nlast
  40ba30:	ldr	x1, [x3]
  40ba34:	cbz	x1, 40ba24 <__fxstatat@plt+0x8544>
  40ba38:	ldr	x1, [x3, #8]
  40ba3c:	add	x5, x5, #0x1
  40ba40:	add	x2, x2, #0x1
  40ba44:	cbz	x1, 40ba24 <__fxstatat@plt+0x8544>
  40ba48:	ldr	x1, [x1, #8]
  40ba4c:	add	x2, x2, #0x1
  40ba50:	cbnz	x1, 40ba48 <__fxstatat@plt+0x8568>
  40ba54:	add	x3, x3, #0x10
  40ba58:	cmp	x3, x4
  40ba5c:	b.cc	40ba30 <__fxstatat@plt+0x8550>  // b.lo, b.ul, b.last
  40ba60:	ldr	x1, [x6, #24]
  40ba64:	mov	w0, #0x0                   	// #0
  40ba68:	cmp	x1, x5
  40ba6c:	b.eq	40ba74 <__fxstatat@plt+0x8594>  // b.none
  40ba70:	ret
  40ba74:	ldr	x0, [x6, #32]
  40ba78:	cmp	x0, x2
  40ba7c:	cset	w0, eq  // eq = none
  40ba80:	ret
  40ba84:	nop
  40ba88:	stp	x29, x30, [sp, #-48]!
  40ba8c:	mov	x29, sp
  40ba90:	ldp	x4, x5, [x0]
  40ba94:	stp	x19, x20, [sp, #16]
  40ba98:	mov	x20, x1
  40ba9c:	stp	x21, x22, [sp, #32]
  40baa0:	mov	x19, #0x0                   	// #0
  40baa4:	ldp	x21, x22, [x0, #16]
  40baa8:	cmp	x4, x5
  40baac:	ldr	x3, [x0, #32]
  40bab0:	b.cc	40bac4 <__fxstatat@plt+0x85e4>  // b.lo, b.ul, b.last
  40bab4:	b	40baf8 <__fxstatat@plt+0x8618>
  40bab8:	add	x4, x4, #0x10
  40babc:	cmp	x4, x5
  40bac0:	b.cs	40baf8 <__fxstatat@plt+0x8618>  // b.hs, b.nlast
  40bac4:	ldr	x0, [x4]
  40bac8:	cbz	x0, 40bab8 <__fxstatat@plt+0x85d8>
  40bacc:	ldr	x0, [x4, #8]
  40bad0:	mov	x2, #0x1                   	// #1
  40bad4:	cbz	x0, 40bae4 <__fxstatat@plt+0x8604>
  40bad8:	ldr	x0, [x0, #8]
  40badc:	add	x2, x2, #0x1
  40bae0:	cbnz	x0, 40bad8 <__fxstatat@plt+0x85f8>
  40bae4:	cmp	x19, x2
  40bae8:	add	x4, x4, #0x10
  40baec:	csel	x19, x19, x2, cs  // cs = hs, nlast
  40baf0:	cmp	x4, x5
  40baf4:	b.cc	40bac4 <__fxstatat@plt+0x85e4>  // b.lo, b.ul, b.last
  40baf8:	mov	x0, x20
  40bafc:	mov	w1, #0x1                   	// #1
  40bb00:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  40bb04:	add	x2, x2, #0x668
  40bb08:	bl	403120 <__fprintf_chk@plt>
  40bb0c:	mov	x3, x21
  40bb10:	mov	x0, x20
  40bb14:	mov	w1, #0x1                   	// #1
  40bb18:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  40bb1c:	add	x2, x2, #0x680
  40bb20:	bl	403120 <__fprintf_chk@plt>
  40bb24:	ucvtf	d1, x22
  40bb28:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40bb2c:	fmov	d2, x0
  40bb30:	ucvtf	d0, x21
  40bb34:	mov	x3, x22
  40bb38:	mov	x0, x20
  40bb3c:	mov	w1, #0x1                   	// #1
  40bb40:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  40bb44:	fmul	d1, d1, d2
  40bb48:	add	x2, x2, #0x698
  40bb4c:	fdiv	d0, d1, d0
  40bb50:	bl	403120 <__fprintf_chk@plt>
  40bb54:	mov	x3, x19
  40bb58:	mov	x0, x20
  40bb5c:	ldp	x19, x20, [sp, #16]
  40bb60:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  40bb64:	ldp	x21, x22, [sp, #32]
  40bb68:	add	x2, x2, #0x6c0
  40bb6c:	ldp	x29, x30, [sp], #48
  40bb70:	mov	w1, #0x1                   	// #1
  40bb74:	b	403120 <__fprintf_chk@plt>
  40bb78:	stp	x29, x30, [sp, #-48]!
  40bb7c:	mov	x29, sp
  40bb80:	str	x21, [sp, #32]
  40bb84:	mov	x21, x0
  40bb88:	mov	x0, x1
  40bb8c:	stp	x19, x20, [sp, #16]
  40bb90:	mov	x20, x1
  40bb94:	ldr	x1, [x21, #16]
  40bb98:	ldr	x2, [x21, #48]
  40bb9c:	blr	x2
  40bba0:	ldr	x1, [x21, #16]
  40bba4:	cmp	x0, x1
  40bba8:	b.cs	40bc18 <__fxstatat@plt+0x8738>  // b.hs, b.nlast
  40bbac:	ldr	x1, [x21]
  40bbb0:	lsl	x0, x0, #4
  40bbb4:	add	x19, x1, x0
  40bbb8:	ldr	x1, [x1, x0]
  40bbbc:	cbnz	x1, 40bbc8 <__fxstatat@plt+0x86e8>
  40bbc0:	b	40bbec <__fxstatat@plt+0x870c>
  40bbc4:	ldr	x1, [x19]
  40bbc8:	cmp	x1, x20
  40bbcc:	b.eq	40bc04 <__fxstatat@plt+0x8724>  // b.none
  40bbd0:	ldr	x2, [x21, #56]
  40bbd4:	mov	x0, x20
  40bbd8:	blr	x2
  40bbdc:	tst	w0, #0xff
  40bbe0:	b.ne	40bc00 <__fxstatat@plt+0x8720>  // b.any
  40bbe4:	ldr	x19, [x19, #8]
  40bbe8:	cbnz	x19, 40bbc4 <__fxstatat@plt+0x86e4>
  40bbec:	mov	x0, #0x0                   	// #0
  40bbf0:	ldp	x19, x20, [sp, #16]
  40bbf4:	ldr	x21, [sp, #32]
  40bbf8:	ldp	x29, x30, [sp], #48
  40bbfc:	ret
  40bc00:	ldr	x20, [x19]
  40bc04:	mov	x0, x20
  40bc08:	ldp	x19, x20, [sp, #16]
  40bc0c:	ldr	x21, [sp, #32]
  40bc10:	ldp	x29, x30, [sp], #48
  40bc14:	ret
  40bc18:	bl	403070 <abort@plt>
  40bc1c:	nop
  40bc20:	ldr	x1, [x0, #32]
  40bc24:	cbz	x1, 40bc50 <__fxstatat@plt+0x8770>
  40bc28:	ldp	x1, x2, [x0]
  40bc2c:	cmp	x1, x2
  40bc30:	b.cc	40bc44 <__fxstatat@plt+0x8764>  // b.lo, b.ul, b.last
  40bc34:	b	40bc58 <__fxstatat@plt+0x8778>
  40bc38:	add	x1, x1, #0x10
  40bc3c:	cmp	x1, x2
  40bc40:	b.cs	40bc58 <__fxstatat@plt+0x8778>  // b.hs, b.nlast
  40bc44:	ldr	x0, [x1]
  40bc48:	cbz	x0, 40bc38 <__fxstatat@plt+0x8758>
  40bc4c:	ret
  40bc50:	mov	x0, #0x0                   	// #0
  40bc54:	ret
  40bc58:	stp	x29, x30, [sp, #-16]!
  40bc5c:	mov	x29, sp
  40bc60:	bl	403070 <abort@plt>
  40bc64:	nop
  40bc68:	stp	x29, x30, [sp, #-32]!
  40bc6c:	mov	x29, sp
  40bc70:	stp	x19, x20, [sp, #16]
  40bc74:	mov	x20, x0
  40bc78:	mov	x19, x1
  40bc7c:	mov	x0, x1
  40bc80:	ldr	x1, [x20, #16]
  40bc84:	ldr	x2, [x20, #48]
  40bc88:	blr	x2
  40bc8c:	ldr	x1, [x20, #16]
  40bc90:	cmp	x0, x1
  40bc94:	b.cs	40bcf8 <__fxstatat@plt+0x8818>  // b.hs, b.nlast
  40bc98:	ldr	x3, [x20]
  40bc9c:	add	x3, x3, x0, lsl #4
  40bca0:	mov	x2, x3
  40bca4:	b	40bcac <__fxstatat@plt+0x87cc>
  40bca8:	cbz	x2, 40bcbc <__fxstatat@plt+0x87dc>
  40bcac:	ldp	x4, x2, [x2]
  40bcb0:	cmp	x4, x19
  40bcb4:	b.ne	40bca8 <__fxstatat@plt+0x87c8>  // b.any
  40bcb8:	cbnz	x2, 40bce8 <__fxstatat@plt+0x8808>
  40bcbc:	ldr	x1, [x20, #8]
  40bcc0:	b	40bccc <__fxstatat@plt+0x87ec>
  40bcc4:	ldr	x0, [x3]
  40bcc8:	cbnz	x0, 40bcdc <__fxstatat@plt+0x87fc>
  40bccc:	add	x3, x3, #0x10
  40bcd0:	cmp	x1, x3
  40bcd4:	b.hi	40bcc4 <__fxstatat@plt+0x87e4>  // b.pmore
  40bcd8:	mov	x0, #0x0                   	// #0
  40bcdc:	ldp	x19, x20, [sp, #16]
  40bce0:	ldp	x29, x30, [sp], #32
  40bce4:	ret
  40bce8:	ldr	x0, [x2]
  40bcec:	ldp	x19, x20, [sp, #16]
  40bcf0:	ldp	x29, x30, [sp], #32
  40bcf4:	ret
  40bcf8:	bl	403070 <abort@plt>
  40bcfc:	nop
  40bd00:	ldp	x5, x3, [x0]
  40bd04:	mov	x6, x0
  40bd08:	cmp	x3, x5
  40bd0c:	b.ls	40bd5c <__fxstatat@plt+0x887c>  // b.plast
  40bd10:	sub	x4, x1, #0x8
  40bd14:	mov	x0, #0x0                   	// #0
  40bd18:	ldr	x1, [x5]
  40bd1c:	cbnz	x1, 40bd30 <__fxstatat@plt+0x8850>
  40bd20:	add	x5, x5, #0x10
  40bd24:	cmp	x5, x3
  40bd28:	b.cc	40bd18 <__fxstatat@plt+0x8838>  // b.lo, b.ul, b.last
  40bd2c:	ret
  40bd30:	mov	x1, x5
  40bd34:	nop
  40bd38:	cmp	x2, x0
  40bd3c:	b.ls	40bd2c <__fxstatat@plt+0x884c>  // b.plast
  40bd40:	add	x0, x0, #0x1
  40bd44:	ldr	x3, [x1]
  40bd48:	str	x3, [x4, x0, lsl #3]
  40bd4c:	ldr	x1, [x1, #8]
  40bd50:	cbnz	x1, 40bd38 <__fxstatat@plt+0x8858>
  40bd54:	ldr	x3, [x6, #8]
  40bd58:	b	40bd20 <__fxstatat@plt+0x8840>
  40bd5c:	mov	x0, #0x0                   	// #0
  40bd60:	ret
  40bd64:	nop
  40bd68:	stp	x29, x30, [sp, #-64]!
  40bd6c:	mov	x29, sp
  40bd70:	stp	x21, x22, [sp, #32]
  40bd74:	mov	x21, x1
  40bd78:	stp	x23, x24, [sp, #48]
  40bd7c:	ldp	x23, x1, [x0]
  40bd80:	stp	x19, x20, [sp, #16]
  40bd84:	cmp	x1, x23
  40bd88:	b.ls	40bdf4 <__fxstatat@plt+0x8914>  // b.plast
  40bd8c:	mov	x24, x0
  40bd90:	mov	x22, x2
  40bd94:	mov	x20, #0x0                   	// #0
  40bd98:	ldr	x0, [x23]
  40bd9c:	cbnz	x0, 40bdc4 <__fxstatat@plt+0x88e4>
  40bda0:	add	x23, x23, #0x10
  40bda4:	cmp	x23, x1
  40bda8:	b.cc	40bd98 <__fxstatat@plt+0x88b8>  // b.lo, b.ul, b.last
  40bdac:	mov	x0, x20
  40bdb0:	ldp	x19, x20, [sp, #16]
  40bdb4:	ldp	x21, x22, [sp, #32]
  40bdb8:	ldp	x23, x24, [sp, #48]
  40bdbc:	ldp	x29, x30, [sp], #64
  40bdc0:	ret
  40bdc4:	mov	x19, x23
  40bdc8:	b	40bdd0 <__fxstatat@plt+0x88f0>
  40bdcc:	ldr	x0, [x19]
  40bdd0:	mov	x1, x22
  40bdd4:	blr	x21
  40bdd8:	tst	w0, #0xff
  40bddc:	b.eq	40bdac <__fxstatat@plt+0x88cc>  // b.none
  40bde0:	ldr	x19, [x19, #8]
  40bde4:	add	x20, x20, #0x1
  40bde8:	cbnz	x19, 40bdcc <__fxstatat@plt+0x88ec>
  40bdec:	ldr	x1, [x24, #8]
  40bdf0:	b	40bda0 <__fxstatat@plt+0x88c0>
  40bdf4:	mov	x20, #0x0                   	// #0
  40bdf8:	b	40bdac <__fxstatat@plt+0x88cc>
  40bdfc:	nop
  40be00:	ldrb	w4, [x0]
  40be04:	mov	x2, #0x0                   	// #0
  40be08:	cbz	w4, 40be2c <__fxstatat@plt+0x894c>
  40be0c:	nop
  40be10:	lsl	x3, x2, #5
  40be14:	sub	x2, x3, x2
  40be18:	add	x2, x2, w4, uxtb
  40be1c:	ldrb	w4, [x0, #1]!
  40be20:	udiv	x3, x2, x1
  40be24:	msub	x2, x3, x1, x2
  40be28:	cbnz	w4, 40be10 <__fxstatat@plt+0x8930>
  40be2c:	mov	x0, x2
  40be30:	ret
  40be34:	nop
  40be38:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40be3c:	add	x1, x1, #0x6f0
  40be40:	ldp	x2, x3, [x1]
  40be44:	stp	x2, x3, [x0]
  40be48:	ldr	w1, [x1, #16]
  40be4c:	str	w1, [x0, #16]
  40be50:	ret
  40be54:	nop
  40be58:	stp	x29, x30, [sp, #-64]!
  40be5c:	cmp	x2, #0x0
  40be60:	mov	x29, sp
  40be64:	stp	x23, x24, [sp, #48]
  40be68:	mov	x23, x2
  40be6c:	adrp	x2, 40b000 <__fxstatat@plt+0x7b20>
  40be70:	add	x2, x2, #0x688
  40be74:	stp	x19, x20, [sp, #16]
  40be78:	csel	x23, x2, x23, eq  // eq = none
  40be7c:	cmp	x3, #0x0
  40be80:	adrp	x2, 40b000 <__fxstatat@plt+0x7b20>
  40be84:	add	x2, x2, #0x698
  40be88:	mov	x19, x0
  40be8c:	mov	x20, x4
  40be90:	csel	x24, x2, x3, eq  // eq = none
  40be94:	mov	x0, #0x50                  	// #80
  40be98:	stp	x21, x22, [sp, #32]
  40be9c:	mov	x22, x1
  40bea0:	bl	402e80 <malloc@plt>
  40bea4:	mov	x21, x0
  40bea8:	cbz	x0, 40bf64 <__fxstatat@plt+0x8a84>
  40beac:	cbz	x22, 40bf7c <__fxstatat@plt+0x8a9c>
  40beb0:	str	x22, [x21, #40]
  40beb4:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40beb8:	add	x0, x0, #0x6f0
  40bebc:	cmp	x22, x0
  40bec0:	b.eq	40bf88 <__fxstatat@plt+0x8aa8>  // b.none
  40bec4:	mov	w0, #0xcccd                	// #52429
  40bec8:	ldr	s2, [x22, #8]
  40becc:	movk	w0, #0x3dcc, lsl #16
  40bed0:	fmov	s1, w0
  40bed4:	fcmpe	s2, s1
  40bed8:	b.le	40bf58 <__fxstatat@plt+0x8a78>
  40bedc:	mov	w0, #0x6666                	// #26214
  40bee0:	movk	w0, #0x3f66, lsl #16
  40bee4:	fmov	s0, w0
  40bee8:	fcmpe	s2, s0
  40beec:	b.pl	40bf58 <__fxstatat@plt+0x8a78>  // b.nfrst
  40bef0:	mov	w0, #0xcccd                	// #52429
  40bef4:	ldr	s3, [x22, #12]
  40bef8:	movk	w0, #0x3f8c, lsl #16
  40befc:	fmov	s0, w0
  40bf00:	fcmpe	s3, s0
  40bf04:	b.le	40bf58 <__fxstatat@plt+0x8a78>
  40bf08:	ldr	s0, [x22]
  40bf0c:	fcmpe	s0, #0.0
  40bf10:	b.lt	40bf58 <__fxstatat@plt+0x8a78>  // b.tstop
  40bf14:	fadd	s1, s0, s1
  40bf18:	ldr	s0, [x22, #4]
  40bf1c:	fcmpe	s1, s0
  40bf20:	b.pl	40bf58 <__fxstatat@plt+0x8a78>  // b.nfrst
  40bf24:	fmov	s3, #1.000000000000000000e+00
  40bf28:	fcmpe	s0, s3
  40bf2c:	b.hi	40bf58 <__fxstatat@plt+0x8a78>  // b.pmore
  40bf30:	fcmpe	s2, s1
  40bf34:	b.le	40bf58 <__fxstatat@plt+0x8a78>
  40bf38:	ldrb	w0, [x22, #16]
  40bf3c:	cbnz	w0, 40bfb0 <__fxstatat@plt+0x8ad0>
  40bf40:	ucvtf	s0, x19
  40bf44:	mov	w0, #0x5f800000            	// #1602224128
  40bf48:	fmov	s1, w0
  40bf4c:	fdiv	s0, s0, s2
  40bf50:	fcmpe	s0, s1
  40bf54:	b.lt	40bfac <__fxstatat@plt+0x8acc>  // b.tstop
  40bf58:	mov	x0, x21
  40bf5c:	mov	x21, #0x0                   	// #0
  40bf60:	bl	4031b0 <free@plt>
  40bf64:	mov	x0, x21
  40bf68:	ldp	x19, x20, [sp, #16]
  40bf6c:	ldp	x21, x22, [sp, #32]
  40bf70:	ldp	x23, x24, [sp, #48]
  40bf74:	ldp	x29, x30, [sp], #64
  40bf78:	ret
  40bf7c:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40bf80:	add	x0, x0, #0x6f0
  40bf84:	str	x0, [x21, #40]
  40bf88:	ucvtf	s0, x19
  40bf8c:	mov	w0, #0xcccd                	// #52429
  40bf90:	movk	w0, #0x3f4c, lsl #16
  40bf94:	fmov	s2, w0
  40bf98:	mov	w0, #0x5f800000            	// #1602224128
  40bf9c:	fmov	s1, w0
  40bfa0:	fdiv	s0, s0, s2
  40bfa4:	fcmpe	s0, s1
  40bfa8:	b.ge	40bf58 <__fxstatat@plt+0x8a78>  // b.tcont
  40bfac:	fcvtzu	x19, s0
  40bfb0:	cmp	x19, #0xa
  40bfb4:	mov	x0, #0xa                   	// #10
  40bfb8:	csel	x19, x19, x0, cs  // cs = hs, nlast
  40bfbc:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40bfc0:	orr	x19, x19, #0x1
  40bfc4:	movk	x4, #0xaaab
  40bfc8:	cmn	x19, #0x1
  40bfcc:	b.eq	40bf58 <__fxstatat@plt+0x8a78>  // b.none
  40bfd0:	umulh	x1, x19, x4
  40bfd4:	cmp	x19, #0x9
  40bfd8:	and	x0, x1, #0xfffffffffffffffe
  40bfdc:	add	x1, x0, x1, lsr #1
  40bfe0:	sub	x1, x19, x1
  40bfe4:	b.ls	40c01c <__fxstatat@plt+0x8b3c>  // b.plast
  40bfe8:	cbz	x1, 40c020 <__fxstatat@plt+0x8b40>
  40bfec:	mov	x3, #0x10                  	// #16
  40bff0:	mov	x2, #0x9                   	// #9
  40bff4:	mov	x0, #0x3                   	// #3
  40bff8:	b	40c000 <__fxstatat@plt+0x8b20>
  40bffc:	cbz	x1, 40c020 <__fxstatat@plt+0x8b40>
  40c000:	add	x0, x0, #0x2
  40c004:	add	x2, x2, x3
  40c008:	cmp	x2, x19
  40c00c:	add	x3, x3, #0x8
  40c010:	udiv	x1, x19, x0
  40c014:	msub	x1, x1, x0, x19
  40c018:	b.cc	40bffc <__fxstatat@plt+0x8b1c>  // b.lo, b.ul, b.last
  40c01c:	cbnz	x1, 40c030 <__fxstatat@plt+0x8b50>
  40c020:	add	x19, x19, #0x2
  40c024:	cmn	x19, #0x1
  40c028:	b.ne	40bfd0 <__fxstatat@plt+0x8af0>  // b.any
  40c02c:	b	40bf58 <__fxstatat@plt+0x8a78>
  40c030:	cmp	xzr, x19, lsr #61
  40c034:	cset	x0, ne  // ne = any
  40c038:	tbnz	x19, #60, 40bf58 <__fxstatat@plt+0x8a78>
  40c03c:	cbnz	x0, 40bf58 <__fxstatat@plt+0x8a78>
  40c040:	str	x19, [x21, #16]
  40c044:	mov	x0, x19
  40c048:	mov	x1, #0x10                  	// #16
  40c04c:	bl	402fa0 <calloc@plt>
  40c050:	str	x0, [x21]
  40c054:	cbz	x0, 40bf58 <__fxstatat@plt+0x8a78>
  40c058:	add	x19, x0, x19, lsl #4
  40c05c:	str	x19, [x21, #8]
  40c060:	stp	xzr, xzr, [x21, #24]
  40c064:	mov	x0, x21
  40c068:	stp	x23, x24, [x21, #48]
  40c06c:	stp	x20, xzr, [x21, #64]
  40c070:	ldp	x19, x20, [sp, #16]
  40c074:	ldp	x21, x22, [sp, #32]
  40c078:	ldp	x23, x24, [sp, #48]
  40c07c:	ldp	x29, x30, [sp], #64
  40c080:	ret
  40c084:	nop
  40c088:	stp	x29, x30, [sp, #-48]!
  40c08c:	mov	x29, sp
  40c090:	ldr	x1, [x0, #8]
  40c094:	str	x21, [sp, #32]
  40c098:	ldr	x21, [x0]
  40c09c:	stp	x19, x20, [sp, #16]
  40c0a0:	mov	x20, x0
  40c0a4:	cmp	x21, x1
  40c0a8:	b.cc	40c0bc <__fxstatat@plt+0x8bdc>  // b.lo, b.ul, b.last
  40c0ac:	b	40c114 <__fxstatat@plt+0x8c34>
  40c0b0:	add	x21, x21, #0x10
  40c0b4:	cmp	x1, x21
  40c0b8:	b.ls	40c114 <__fxstatat@plt+0x8c34>  // b.plast
  40c0bc:	ldr	x0, [x21]
  40c0c0:	cbz	x0, 40c0b0 <__fxstatat@plt+0x8bd0>
  40c0c4:	ldr	x19, [x21, #8]
  40c0c8:	ldr	x1, [x20, #64]
  40c0cc:	cbz	x19, 40c0f4 <__fxstatat@plt+0x8c14>
  40c0d0:	cbz	x1, 40c128 <__fxstatat@plt+0x8c48>
  40c0d4:	ldr	x0, [x19]
  40c0d8:	blr	x1
  40c0dc:	ldr	x2, [x19, #8]
  40c0e0:	ldp	x1, x0, [x20, #64]
  40c0e4:	stp	xzr, x0, [x19]
  40c0e8:	str	x19, [x20, #72]
  40c0ec:	mov	x19, x2
  40c0f0:	cbnz	x2, 40c0d0 <__fxstatat@plt+0x8bf0>
  40c0f4:	cbz	x1, 40c100 <__fxstatat@plt+0x8c20>
  40c0f8:	ldr	x0, [x21]
  40c0fc:	blr	x1
  40c100:	stp	xzr, xzr, [x21]
  40c104:	add	x21, x21, #0x10
  40c108:	ldr	x1, [x20, #8]
  40c10c:	cmp	x1, x21
  40c110:	b.hi	40c0bc <__fxstatat@plt+0x8bdc>  // b.pmore
  40c114:	stp	xzr, xzr, [x20, #24]
  40c118:	ldp	x19, x20, [sp, #16]
  40c11c:	ldr	x21, [sp, #32]
  40c120:	ldp	x29, x30, [sp], #48
  40c124:	ret
  40c128:	ldr	x0, [x20, #72]
  40c12c:	mov	x1, x19
  40c130:	str	xzr, [x19]
  40c134:	ldr	x19, [x19, #8]
  40c138:	str	x0, [x1, #8]
  40c13c:	str	x1, [x20, #72]
  40c140:	mov	x0, x1
  40c144:	cbnz	x19, 40c12c <__fxstatat@plt+0x8c4c>
  40c148:	b	40c100 <__fxstatat@plt+0x8c20>
  40c14c:	nop
  40c150:	stp	x29, x30, [sp, #-48]!
  40c154:	mov	x29, sp
  40c158:	str	x21, [sp, #32]
  40c15c:	mov	x21, x0
  40c160:	ldr	x0, [x0, #64]
  40c164:	stp	x19, x20, [sp, #16]
  40c168:	ldp	x20, x1, [x21]
  40c16c:	cbz	x0, 40c1c8 <__fxstatat@plt+0x8ce8>
  40c170:	ldr	x0, [x21, #32]
  40c174:	cbz	x0, 40c1c8 <__fxstatat@plt+0x8ce8>
  40c178:	cmp	x20, x1
  40c17c:	b.cc	40c190 <__fxstatat@plt+0x8cb0>  // b.lo, b.ul, b.last
  40c180:	b	40c1f8 <__fxstatat@plt+0x8d18>
  40c184:	add	x20, x20, #0x10
  40c188:	cmp	x20, x1
  40c18c:	b.cs	40c1c4 <__fxstatat@plt+0x8ce4>  // b.hs, b.nlast
  40c190:	ldr	x0, [x20]
  40c194:	cbz	x0, 40c184 <__fxstatat@plt+0x8ca4>
  40c198:	mov	x19, x20
  40c19c:	b	40c1a4 <__fxstatat@plt+0x8cc4>
  40c1a0:	ldr	x0, [x19]
  40c1a4:	ldr	x1, [x21, #64]
  40c1a8:	blr	x1
  40c1ac:	ldr	x19, [x19, #8]
  40c1b0:	cbnz	x19, 40c1a0 <__fxstatat@plt+0x8cc0>
  40c1b4:	ldr	x1, [x21, #8]
  40c1b8:	add	x20, x20, #0x10
  40c1bc:	cmp	x20, x1
  40c1c0:	b.cc	40c190 <__fxstatat@plt+0x8cb0>  // b.lo, b.ul, b.last
  40c1c4:	ldr	x20, [x21]
  40c1c8:	cmp	x1, x20
  40c1cc:	b.ls	40c1f8 <__fxstatat@plt+0x8d18>  // b.plast
  40c1d0:	ldr	x19, [x20, #8]
  40c1d4:	cbz	x19, 40c1ec <__fxstatat@plt+0x8d0c>
  40c1d8:	mov	x0, x19
  40c1dc:	ldr	x19, [x19, #8]
  40c1e0:	bl	4031b0 <free@plt>
  40c1e4:	cbnz	x19, 40c1d8 <__fxstatat@plt+0x8cf8>
  40c1e8:	ldr	x1, [x21, #8]
  40c1ec:	add	x20, x20, #0x10
  40c1f0:	cmp	x20, x1
  40c1f4:	b.cc	40c1d0 <__fxstatat@plt+0x8cf0>  // b.lo, b.ul, b.last
  40c1f8:	ldr	x19, [x21, #72]
  40c1fc:	cbz	x19, 40c210 <__fxstatat@plt+0x8d30>
  40c200:	mov	x0, x19
  40c204:	ldr	x19, [x19, #8]
  40c208:	bl	4031b0 <free@plt>
  40c20c:	cbnz	x19, 40c200 <__fxstatat@plt+0x8d20>
  40c210:	ldr	x0, [x21]
  40c214:	bl	4031b0 <free@plt>
  40c218:	mov	x0, x21
  40c21c:	ldp	x19, x20, [sp, #16]
  40c220:	ldr	x21, [sp, #32]
  40c224:	ldp	x29, x30, [sp], #48
  40c228:	b	4031b0 <free@plt>
  40c22c:	nop
  40c230:	stp	x29, x30, [sp, #-128]!
  40c234:	mov	x29, sp
  40c238:	str	x21, [sp, #32]
  40c23c:	ldr	x21, [x0, #40]
  40c240:	stp	x19, x20, [sp, #16]
  40c244:	mov	x20, x0
  40c248:	ldrb	w0, [x21, #16]
  40c24c:	cbnz	w0, 40c270 <__fxstatat@plt+0x8d90>
  40c250:	ucvtf	s0, x1
  40c254:	ldr	s2, [x21, #8]
  40c258:	mov	w0, #0x5f800000            	// #1602224128
  40c25c:	fmov	s1, w0
  40c260:	fdiv	s0, s0, s2
  40c264:	fcmpe	s0, s1
  40c268:	fcvtzu	x1, s0
  40c26c:	b.ge	40c2ec <__fxstatat@plt+0x8e0c>  // b.tcont
  40c270:	cmp	x1, #0xa
  40c274:	mov	x19, #0xa                   	// #10
  40c278:	csel	x1, x1, x19, cs  // cs = hs, nlast
  40c27c:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c280:	orr	x19, x1, #0x1
  40c284:	movk	x4, #0xaaab
  40c288:	cmn	x19, #0x1
  40c28c:	b.eq	40c2ec <__fxstatat@plt+0x8e0c>  // b.none
  40c290:	umulh	x1, x19, x4
  40c294:	cmp	x19, #0x9
  40c298:	and	x0, x1, #0xfffffffffffffffe
  40c29c:	add	x1, x0, x1, lsr #1
  40c2a0:	sub	x1, x19, x1
  40c2a4:	b.ls	40c2dc <__fxstatat@plt+0x8dfc>  // b.plast
  40c2a8:	cbz	x1, 40c2e0 <__fxstatat@plt+0x8e00>
  40c2ac:	mov	x3, #0x10                  	// #16
  40c2b0:	mov	x2, #0x9                   	// #9
  40c2b4:	mov	x0, #0x3                   	// #3
  40c2b8:	b	40c2c4 <__fxstatat@plt+0x8de4>
  40c2bc:	add	x3, x3, #0x8
  40c2c0:	cbz	x1, 40c2e0 <__fxstatat@plt+0x8e00>
  40c2c4:	add	x0, x0, #0x2
  40c2c8:	add	x2, x2, x3
  40c2cc:	cmp	x2, x19
  40c2d0:	udiv	x1, x19, x0
  40c2d4:	msub	x1, x1, x0, x19
  40c2d8:	b.cc	40c2bc <__fxstatat@plt+0x8ddc>  // b.lo, b.ul, b.last
  40c2dc:	cbnz	x1, 40c304 <__fxstatat@plt+0x8e24>
  40c2e0:	add	x19, x19, #0x2
  40c2e4:	cmn	x19, #0x1
  40c2e8:	b.ne	40c290 <__fxstatat@plt+0x8db0>  // b.any
  40c2ec:	mov	w19, #0x0                   	// #0
  40c2f0:	mov	w0, w19
  40c2f4:	ldp	x19, x20, [sp, #16]
  40c2f8:	ldr	x21, [sp, #32]
  40c2fc:	ldp	x29, x30, [sp], #128
  40c300:	ret
  40c304:	cmp	xzr, x19, lsr #61
  40c308:	cset	x0, ne  // ne = any
  40c30c:	tbnz	x19, #60, 40c2ec <__fxstatat@plt+0x8e0c>
  40c310:	cbnz	x0, 40c2ec <__fxstatat@plt+0x8e0c>
  40c314:	ldr	x0, [x20, #16]
  40c318:	cmp	x0, x19
  40c31c:	b.eq	40c3c0 <__fxstatat@plt+0x8ee0>  // b.none
  40c320:	mov	x0, x19
  40c324:	mov	x1, #0x10                  	// #16
  40c328:	bl	402fa0 <calloc@plt>
  40c32c:	str	x0, [sp, #48]
  40c330:	cbz	x0, 40c2ec <__fxstatat@plt+0x8e0c>
  40c334:	ldp	x5, x4, [x20, #64]
  40c338:	add	x3, x0, x19, lsl #4
  40c33c:	ldr	q0, [x20, #48]
  40c340:	add	x0, sp, #0x30
  40c344:	mov	x1, x20
  40c348:	mov	w2, #0x0                   	// #0
  40c34c:	stp	x3, x19, [sp, #56]
  40c350:	stp	xzr, xzr, [sp, #72]
  40c354:	str	x21, [sp, #88]
  40c358:	str	q0, [sp, #96]
  40c35c:	stp	x5, x4, [sp, #112]
  40c360:	bl	40b7f8 <__fxstatat@plt+0x8318>
  40c364:	ands	w19, w0, #0xff
  40c368:	b.ne	40c3d8 <__fxstatat@plt+0x8ef8>  // b.any
  40c36c:	ldr	x0, [sp, #120]
  40c370:	str	x0, [x20, #72]
  40c374:	add	x1, sp, #0x30
  40c378:	mov	x0, x20
  40c37c:	mov	w2, #0x1                   	// #1
  40c380:	bl	40b7f8 <__fxstatat@plt+0x8318>
  40c384:	tst	w0, #0xff
  40c388:	b.eq	40c404 <__fxstatat@plt+0x8f24>  // b.none
  40c38c:	add	x1, sp, #0x30
  40c390:	mov	x0, x20
  40c394:	mov	w2, #0x0                   	// #0
  40c398:	bl	40b7f8 <__fxstatat@plt+0x8318>
  40c39c:	tst	w0, #0xff
  40c3a0:	b.eq	40c404 <__fxstatat@plt+0x8f24>  // b.none
  40c3a4:	ldr	x0, [sp, #48]
  40c3a8:	bl	4031b0 <free@plt>
  40c3ac:	mov	w0, w19
  40c3b0:	ldp	x19, x20, [sp, #16]
  40c3b4:	ldr	x21, [sp, #32]
  40c3b8:	ldp	x29, x30, [sp], #128
  40c3bc:	ret
  40c3c0:	mov	w19, #0x1                   	// #1
  40c3c4:	mov	w0, w19
  40c3c8:	ldp	x19, x20, [sp, #16]
  40c3cc:	ldr	x21, [sp, #32]
  40c3d0:	ldp	x29, x30, [sp], #128
  40c3d4:	ret
  40c3d8:	ldr	x0, [x20]
  40c3dc:	bl	4031b0 <free@plt>
  40c3e0:	ldp	q1, q0, [sp, #48]
  40c3e4:	ldr	x0, [sp, #120]
  40c3e8:	str	x0, [x20, #72]
  40c3ec:	stp	q1, q0, [x20]
  40c3f0:	mov	w0, w19
  40c3f4:	ldp	x19, x20, [sp, #16]
  40c3f8:	ldr	x21, [sp, #32]
  40c3fc:	ldp	x29, x30, [sp], #128
  40c400:	ret
  40c404:	bl	403070 <abort@plt>
  40c408:	stp	x29, x30, [sp, #-64]!
  40c40c:	mov	x29, sp
  40c410:	stp	x19, x20, [sp, #16]
  40c414:	str	x21, [sp, #32]
  40c418:	cbz	x1, 40c588 <__fxstatat@plt+0x90a8>
  40c41c:	mov	w3, #0x0                   	// #0
  40c420:	mov	x21, x2
  40c424:	mov	x19, x0
  40c428:	mov	x20, x1
  40c42c:	add	x2, sp, #0x38
  40c430:	bl	40b6a8 <__fxstatat@plt+0x81c8>
  40c434:	mov	x3, x0
  40c438:	cbz	x0, 40c458 <__fxstatat@plt+0x8f78>
  40c43c:	mov	w0, #0x0                   	// #0
  40c440:	cbz	x21, 40c448 <__fxstatat@plt+0x8f68>
  40c444:	str	x3, [x21]
  40c448:	ldp	x19, x20, [sp, #16]
  40c44c:	ldr	x21, [sp, #32]
  40c450:	ldp	x29, x30, [sp], #64
  40c454:	ret
  40c458:	ldr	x0, [x19, #16]
  40c45c:	ldr	x1, [x19, #40]
  40c460:	ucvtf	s0, x0
  40c464:	ldr	x0, [x19, #24]
  40c468:	ldr	s2, [x1, #8]
  40c46c:	ucvtf	s1, x0
  40c470:	fmul	s3, s2, s0
  40c474:	fcmpe	s1, s3
  40c478:	b.gt	40c4c4 <__fxstatat@plt+0x8fe4>
  40c47c:	ldr	x21, [sp, #56]
  40c480:	ldr	x0, [x21]
  40c484:	cbz	x0, 40c5c0 <__fxstatat@plt+0x90e0>
  40c488:	ldr	x0, [x19, #72]
  40c48c:	cbz	x0, 40c5ec <__fxstatat@plt+0x910c>
  40c490:	ldr	x1, [x0, #8]
  40c494:	str	x1, [x19, #72]
  40c498:	ldr	x2, [x21, #8]
  40c49c:	ldr	x1, [x19, #32]
  40c4a0:	stp	x20, x2, [x0]
  40c4a4:	str	x0, [x21, #8]
  40c4a8:	add	x1, x1, #0x1
  40c4ac:	str	x1, [x19, #32]
  40c4b0:	mov	w0, #0x1                   	// #1
  40c4b4:	ldp	x19, x20, [sp, #16]
  40c4b8:	ldr	x21, [sp, #32]
  40c4bc:	ldp	x29, x30, [sp], #64
  40c4c0:	ret
  40c4c4:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  40c4c8:	add	x2, x2, #0x6f0
  40c4cc:	cmp	x1, x2
  40c4d0:	b.eq	40c60c <__fxstatat@plt+0x912c>  // b.none
  40c4d4:	mov	w0, #0xcccd                	// #52429
  40c4d8:	movk	w0, #0x3dcc, lsl #16
  40c4dc:	fmov	s3, w0
  40c4e0:	fcmpe	s2, s3
  40c4e4:	b.le	40c58c <__fxstatat@plt+0x90ac>
  40c4e8:	mov	w0, #0x6666                	// #26214
  40c4ec:	movk	w0, #0x3f66, lsl #16
  40c4f0:	fmov	s4, w0
  40c4f4:	fcmpe	s2, s4
  40c4f8:	b.pl	40c58c <__fxstatat@plt+0x90ac>  // b.nfrst
  40c4fc:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40c500:	ldr	s5, [x1, #12]
  40c504:	ldr	s4, [x0, #1752]
  40c508:	fcmpe	s5, s4
  40c50c:	b.le	40c58c <__fxstatat@plt+0x90ac>
  40c510:	ldr	s4, [x1]
  40c514:	fcmpe	s4, #0.0
  40c518:	b.lt	40c58c <__fxstatat@plt+0x90ac>  // b.tstop
  40c51c:	fadd	s3, s4, s3
  40c520:	ldr	s4, [x1, #4]
  40c524:	fcmpe	s3, s4
  40c528:	b.pl	40c58c <__fxstatat@plt+0x90ac>  // b.nfrst
  40c52c:	fmov	s6, #1.000000000000000000e+00
  40c530:	fcmpe	s4, s6
  40c534:	b.hi	40c58c <__fxstatat@plt+0x90ac>  // b.pmore
  40c538:	fcmpe	s2, s3
  40c53c:	b.le	40c58c <__fxstatat@plt+0x90ac>
  40c540:	ldrb	w0, [x1, #16]
  40c544:	fmul	s0, s0, s5
  40c548:	cbz	w0, 40c5b8 <__fxstatat@plt+0x90d8>
  40c54c:	mov	w0, #0x5f800000            	// #1602224128
  40c550:	fmov	s1, w0
  40c554:	fcmpe	s0, s1
  40c558:	b.ge	40c5f8 <__fxstatat@plt+0x9118>  // b.tcont
  40c55c:	fcvtzu	x1, s0
  40c560:	mov	x0, x19
  40c564:	bl	40c230 <__fxstatat@plt+0x8d50>
  40c568:	tst	w0, #0xff
  40c56c:	b.eq	40c5f8 <__fxstatat@plt+0x9118>  // b.none
  40c570:	add	x2, sp, #0x38
  40c574:	mov	x1, x20
  40c578:	mov	x0, x19
  40c57c:	mov	w3, #0x0                   	// #0
  40c580:	bl	40b6a8 <__fxstatat@plt+0x81c8>
  40c584:	cbz	x0, 40c47c <__fxstatat@plt+0x8f9c>
  40c588:	bl	403070 <abort@plt>
  40c58c:	mov	w0, #0xcccd                	// #52429
  40c590:	str	x2, [x19, #40]
  40c594:	movk	w0, #0x3f4c, lsl #16
  40c598:	fmov	s2, w0
  40c59c:	fmul	s3, s0, s2
  40c5a0:	fcmpe	s1, s3
  40c5a4:	b.le	40c47c <__fxstatat@plt+0x8f9c>
  40c5a8:	mov	w0, #0xfdf4                	// #65012
  40c5ac:	movk	w0, #0x3fb4, lsl #16
  40c5b0:	fmov	s1, w0
  40c5b4:	fmul	s0, s0, s1
  40c5b8:	fmul	s0, s0, s2
  40c5bc:	b	40c54c <__fxstatat@plt+0x906c>
  40c5c0:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40c5c4:	ldur	q0, [x19, #24]
  40c5c8:	str	x20, [x21]
  40c5cc:	ldr	q1, [x0, #1760]
  40c5d0:	mov	w0, #0x1                   	// #1
  40c5d4:	ldr	x21, [sp, #32]
  40c5d8:	add	v0.2d, v0.2d, v1.2d
  40c5dc:	stur	q0, [x19, #24]
  40c5e0:	ldp	x19, x20, [sp, #16]
  40c5e4:	ldp	x29, x30, [sp], #64
  40c5e8:	ret
  40c5ec:	mov	x0, #0x10                  	// #16
  40c5f0:	bl	402e80 <malloc@plt>
  40c5f4:	cbnz	x0, 40c498 <__fxstatat@plt+0x8fb8>
  40c5f8:	mov	w0, #0xffffffff            	// #-1
  40c5fc:	ldp	x19, x20, [sp, #16]
  40c600:	ldr	x21, [sp, #32]
  40c604:	ldp	x29, x30, [sp], #64
  40c608:	ret
  40c60c:	mov	w0, #0xfdf4                	// #65012
  40c610:	movk	w0, #0x3fb4, lsl #16
  40c614:	fmov	s1, w0
  40c618:	mov	w0, #0xcccd                	// #52429
  40c61c:	fmul	s0, s0, s1
  40c620:	movk	w0, #0x3f4c, lsl #16
  40c624:	fmov	s2, w0
  40c628:	fmul	s0, s0, s2
  40c62c:	b	40c54c <__fxstatat@plt+0x906c>
  40c630:	stp	x29, x30, [sp, #-64]!
  40c634:	mov	x29, sp
  40c638:	stp	x19, x20, [sp, #16]
  40c63c:	stp	x21, x22, [sp, #32]
  40c640:	cbz	x1, 40c7ac <__fxstatat@plt+0x92cc>
  40c644:	mov	x19, x0
  40c648:	mov	x21, x1
  40c64c:	add	x2, sp, #0x38
  40c650:	mov	w3, #0x0                   	// #0
  40c654:	bl	40b6a8 <__fxstatat@plt+0x81c8>
  40c658:	mov	x20, x0
  40c65c:	cbz	x0, 40c674 <__fxstatat@plt+0x9194>
  40c660:	mov	x0, x20
  40c664:	ldp	x19, x20, [sp, #16]
  40c668:	ldp	x21, x22, [sp, #32]
  40c66c:	ldp	x29, x30, [sp], #64
  40c670:	ret
  40c674:	ldr	x0, [x19, #16]
  40c678:	ldr	x1, [x19, #40]
  40c67c:	ucvtf	s0, x0
  40c680:	ldr	x0, [x19, #24]
  40c684:	ldr	s2, [x1, #8]
  40c688:	ucvtf	s1, x0
  40c68c:	fmul	s3, s2, s0
  40c690:	fcmpe	s1, s3
  40c694:	b.gt	40c6e4 <__fxstatat@plt+0x9204>
  40c698:	ldr	x22, [sp, #56]
  40c69c:	ldr	x0, [x22]
  40c6a0:	cbz	x0, 40c7e4 <__fxstatat@plt+0x9304>
  40c6a4:	ldr	x0, [x19, #72]
  40c6a8:	cbz	x0, 40c814 <__fxstatat@plt+0x9334>
  40c6ac:	ldr	x1, [x0, #8]
  40c6b0:	str	x1, [x19, #72]
  40c6b4:	ldr	x2, [x22, #8]
  40c6b8:	mov	x20, x21
  40c6bc:	ldr	x1, [x19, #32]
  40c6c0:	stp	x21, x2, [x0]
  40c6c4:	str	x0, [x22, #8]
  40c6c8:	add	x0, x1, #0x1
  40c6cc:	str	x0, [x19, #32]
  40c6d0:	mov	x0, x20
  40c6d4:	ldp	x19, x20, [sp, #16]
  40c6d8:	ldp	x21, x22, [sp, #32]
  40c6dc:	ldp	x29, x30, [sp], #64
  40c6e0:	ret
  40c6e4:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  40c6e8:	add	x2, x2, #0x6f0
  40c6ec:	cmp	x1, x2
  40c6f0:	b.eq	40c824 <__fxstatat@plt+0x9344>  // b.none
  40c6f4:	mov	w0, #0xcccd                	// #52429
  40c6f8:	movk	w0, #0x3dcc, lsl #16
  40c6fc:	fmov	s3, w0
  40c700:	fcmpe	s2, s3
  40c704:	b.le	40c7b0 <__fxstatat@plt+0x92d0>
  40c708:	mov	w0, #0x6666                	// #26214
  40c70c:	movk	w0, #0x3f66, lsl #16
  40c710:	fmov	s4, w0
  40c714:	fcmpe	s2, s4
  40c718:	b.pl	40c7b0 <__fxstatat@plt+0x92d0>  // b.nfrst
  40c71c:	mov	w0, #0xcccd                	// #52429
  40c720:	ldr	s5, [x1, #12]
  40c724:	movk	w0, #0x3f8c, lsl #16
  40c728:	fmov	s4, w0
  40c72c:	fcmpe	s5, s4
  40c730:	b.le	40c7b0 <__fxstatat@plt+0x92d0>
  40c734:	ldr	s4, [x1]
  40c738:	fcmpe	s4, #0.0
  40c73c:	b.lt	40c7b0 <__fxstatat@plt+0x92d0>  // b.tstop
  40c740:	fadd	s3, s4, s3
  40c744:	ldr	s4, [x1, #4]
  40c748:	fcmpe	s3, s4
  40c74c:	b.pl	40c7b0 <__fxstatat@plt+0x92d0>  // b.nfrst
  40c750:	fmov	s6, #1.000000000000000000e+00
  40c754:	fcmpe	s4, s6
  40c758:	b.hi	40c7b0 <__fxstatat@plt+0x92d0>  // b.pmore
  40c75c:	fcmpe	s2, s3
  40c760:	b.le	40c7b0 <__fxstatat@plt+0x92d0>
  40c764:	ldrb	w0, [x1, #16]
  40c768:	fmul	s0, s0, s5
  40c76c:	cbz	w0, 40c7dc <__fxstatat@plt+0x92fc>
  40c770:	mov	w0, #0x5f800000            	// #1602224128
  40c774:	fmov	s1, w0
  40c778:	fcmpe	s0, s1
  40c77c:	b.ge	40c660 <__fxstatat@plt+0x9180>  // b.tcont
  40c780:	fcvtzu	x1, s0
  40c784:	mov	x0, x19
  40c788:	bl	40c230 <__fxstatat@plt+0x8d50>
  40c78c:	tst	w0, #0xff
  40c790:	b.eq	40c660 <__fxstatat@plt+0x9180>  // b.none
  40c794:	add	x2, sp, #0x38
  40c798:	mov	x1, x21
  40c79c:	mov	x0, x19
  40c7a0:	mov	w3, #0x0                   	// #0
  40c7a4:	bl	40b6a8 <__fxstatat@plt+0x81c8>
  40c7a8:	cbz	x0, 40c698 <__fxstatat@plt+0x91b8>
  40c7ac:	bl	403070 <abort@plt>
  40c7b0:	mov	w0, #0xcccd                	// #52429
  40c7b4:	str	x2, [x19, #40]
  40c7b8:	movk	w0, #0x3f4c, lsl #16
  40c7bc:	fmov	s2, w0
  40c7c0:	fmul	s3, s0, s2
  40c7c4:	fcmpe	s1, s3
  40c7c8:	b.le	40c698 <__fxstatat@plt+0x91b8>
  40c7cc:	mov	w0, #0xfdf4                	// #65012
  40c7d0:	movk	w0, #0x3fb4, lsl #16
  40c7d4:	fmov	s1, w0
  40c7d8:	fmul	s0, s0, s1
  40c7dc:	fmul	s0, s0, s2
  40c7e0:	b	40c770 <__fxstatat@plt+0x9290>
  40c7e4:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40c7e8:	mov	x20, x21
  40c7ec:	ldur	q0, [x19, #24]
  40c7f0:	str	x21, [x22]
  40c7f4:	ldr	q1, [x0, #1760]
  40c7f8:	mov	x0, x20
  40c7fc:	ldp	x21, x22, [sp, #32]
  40c800:	add	v0.2d, v0.2d, v1.2d
  40c804:	stur	q0, [x19, #24]
  40c808:	ldp	x19, x20, [sp, #16]
  40c80c:	ldp	x29, x30, [sp], #64
  40c810:	ret
  40c814:	mov	x0, #0x10                  	// #16
  40c818:	bl	402e80 <malloc@plt>
  40c81c:	cbz	x0, 40c660 <__fxstatat@plt+0x9180>
  40c820:	b	40c6b4 <__fxstatat@plt+0x91d4>
  40c824:	mov	w0, #0xfdf4                	// #65012
  40c828:	movk	w0, #0x3fb4, lsl #16
  40c82c:	fmov	s1, w0
  40c830:	mov	w0, #0xcccd                	// #52429
  40c834:	fmul	s0, s0, s1
  40c838:	movk	w0, #0x3f4c, lsl #16
  40c83c:	fmov	s2, w0
  40c840:	fmul	s0, s0, s2
  40c844:	b	40c770 <__fxstatat@plt+0x9290>
  40c848:	stp	x29, x30, [sp, #-64]!
  40c84c:	mov	w3, #0x1                   	// #1
  40c850:	mov	x29, sp
  40c854:	add	x2, sp, #0x38
  40c858:	stp	x19, x20, [sp, #16]
  40c85c:	mov	x19, x0
  40c860:	bl	40b6a8 <__fxstatat@plt+0x81c8>
  40c864:	mov	x20, x0
  40c868:	cbz	x0, 40c884 <__fxstatat@plt+0x93a4>
  40c86c:	ldr	x1, [sp, #56]
  40c870:	ldr	x0, [x19, #32]
  40c874:	ldr	x1, [x1]
  40c878:	sub	x0, x0, #0x1
  40c87c:	str	x0, [x19, #32]
  40c880:	cbz	x1, 40c894 <__fxstatat@plt+0x93b4>
  40c884:	mov	x0, x20
  40c888:	ldp	x19, x20, [sp, #16]
  40c88c:	ldp	x29, x30, [sp], #64
  40c890:	ret
  40c894:	ldr	x0, [x19, #16]
  40c898:	ldr	x1, [x19, #40]
  40c89c:	ucvtf	s1, x0
  40c8a0:	ldr	x0, [x19, #24]
  40c8a4:	ldr	s2, [x1]
  40c8a8:	sub	x0, x0, #0x1
  40c8ac:	str	x0, [x19, #24]
  40c8b0:	fmul	s3, s2, s1
  40c8b4:	ucvtf	s0, x0
  40c8b8:	fcmpe	s0, s3
  40c8bc:	b.pl	40c884 <__fxstatat@plt+0x93a4>  // b.nfrst
  40c8c0:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40c8c4:	add	x0, x0, #0x6f0
  40c8c8:	cmp	x1, x0
  40c8cc:	b.eq	40c9a8 <__fxstatat@plt+0x94c8>  // b.none
  40c8d0:	mov	w2, #0xcccd                	// #52429
  40c8d4:	ldr	s3, [x1, #8]
  40c8d8:	movk	w2, #0x3dcc, lsl #16
  40c8dc:	fmov	s4, w2
  40c8e0:	fcmpe	s3, s4
  40c8e4:	b.le	40c994 <__fxstatat@plt+0x94b4>
  40c8e8:	mov	w2, #0x6666                	// #26214
  40c8ec:	movk	w2, #0x3f66, lsl #16
  40c8f0:	fmov	s5, w2
  40c8f4:	fcmpe	s3, s5
  40c8f8:	b.pl	40c994 <__fxstatat@plt+0x94b4>  // b.nfrst
  40c8fc:	mov	w2, #0xcccd                	// #52429
  40c900:	ldr	s6, [x1, #12]
  40c904:	movk	w2, #0x3f8c, lsl #16
  40c908:	fmov	s5, w2
  40c90c:	fcmpe	s6, s5
  40c910:	b.le	40c994 <__fxstatat@plt+0x94b4>
  40c914:	fcmpe	s2, #0.0
  40c918:	b.lt	40c994 <__fxstatat@plt+0x94b4>  // b.tstop
  40c91c:	fadd	s2, s2, s4
  40c920:	ldr	s4, [x1, #4]
  40c924:	fcmpe	s2, s4
  40c928:	b.pl	40c994 <__fxstatat@plt+0x94b4>  // b.nfrst
  40c92c:	fmov	s5, #1.000000000000000000e+00
  40c930:	fcmpe	s4, s5
  40c934:	b.hi	40c994 <__fxstatat@plt+0x94b4>  // b.pmore
  40c938:	fcmpe	s3, s2
  40c93c:	b.le	40c994 <__fxstatat@plt+0x94b4>
  40c940:	ldrb	w0, [x1, #16]
  40c944:	fmul	s1, s1, s4
  40c948:	cbnz	w0, 40c954 <__fxstatat@plt+0x9474>
  40c94c:	nop
  40c950:	fmul	s1, s1, s3
  40c954:	fcvtzu	x1, s1
  40c958:	mov	x0, x19
  40c95c:	bl	40c230 <__fxstatat@plt+0x8d50>
  40c960:	tst	w0, #0xff
  40c964:	b.ne	40c884 <__fxstatat@plt+0x93a4>  // b.any
  40c968:	str	x21, [sp, #32]
  40c96c:	ldr	x21, [x19, #72]
  40c970:	cbz	x21, 40c988 <__fxstatat@plt+0x94a8>
  40c974:	nop
  40c978:	mov	x0, x21
  40c97c:	ldr	x21, [x21, #8]
  40c980:	bl	4031b0 <free@plt>
  40c984:	cbnz	x21, 40c978 <__fxstatat@plt+0x9498>
  40c988:	ldr	x21, [sp, #32]
  40c98c:	str	xzr, [x19, #72]
  40c990:	b	40c884 <__fxstatat@plt+0x93a4>
  40c994:	movi	v2.2s, #0x0
  40c998:	str	x0, [x19, #40]
  40c99c:	fmul	s2, s1, s2
  40c9a0:	fcmpe	s0, s2
  40c9a4:	b.pl	40c884 <__fxstatat@plt+0x93a4>  // b.nfrst
  40c9a8:	mov	w0, #0xcccd                	// #52429
  40c9ac:	movk	w0, #0x3f4c, lsl #16
  40c9b0:	fmov	s3, w0
  40c9b4:	b	40c950 <__fxstatat@plt+0x9470>
  40c9b8:	stp	x29, x30, [sp, #-32]!
  40c9bc:	mov	x29, sp
  40c9c0:	stp	x19, x20, [sp, #16]
  40c9c4:	mov	x20, x0
  40c9c8:	mov	x19, x1
  40c9cc:	ldr	x0, [x0]
  40c9d0:	bl	415f60 <__fxstatat@plt+0x12a80>
  40c9d4:	ldr	x1, [x20, #8]
  40c9d8:	eor	x0, x0, x1
  40c9dc:	udiv	x1, x0, x19
  40c9e0:	msub	x0, x1, x19, x0
  40c9e4:	ldp	x19, x20, [sp, #16]
  40c9e8:	ldp	x29, x30, [sp], #32
  40c9ec:	ret
  40c9f0:	ldr	x0, [x0, #8]
  40c9f4:	udiv	x2, x0, x1
  40c9f8:	msub	x0, x2, x1, x0
  40c9fc:	ret
  40ca00:	mov	x2, x0
  40ca04:	ldr	x0, [x1, #8]
  40ca08:	ldr	x3, [x2, #8]
  40ca0c:	cmp	x3, x0
  40ca10:	b.eq	40ca1c <__fxstatat@plt+0x953c>  // b.none
  40ca14:	mov	w0, #0x0                   	// #0
  40ca18:	ret
  40ca1c:	ldr	x3, [x1, #16]
  40ca20:	mov	w0, #0x0                   	// #0
  40ca24:	ldr	x4, [x2, #16]
  40ca28:	cmp	x4, x3
  40ca2c:	b.ne	40ca18 <__fxstatat@plt+0x9538>  // b.any
  40ca30:	ldr	x1, [x1]
  40ca34:	ldr	x0, [x2]
  40ca38:	b	410d70 <__fxstatat@plt+0xd890>
  40ca3c:	nop
  40ca40:	mov	x2, x0
  40ca44:	ldr	x3, [x0, #8]
  40ca48:	ldr	x0, [x1, #8]
  40ca4c:	cmp	x3, x0
  40ca50:	b.eq	40ca5c <__fxstatat@plt+0x957c>  // b.none
  40ca54:	mov	w0, #0x0                   	// #0
  40ca58:	ret
  40ca5c:	ldr	x3, [x1, #16]
  40ca60:	mov	w0, #0x0                   	// #0
  40ca64:	ldr	x4, [x2, #16]
  40ca68:	cmp	x4, x3
  40ca6c:	b.eq	40ca74 <__fxstatat@plt+0x9594>  // b.none
  40ca70:	ret
  40ca74:	stp	x29, x30, [sp, #-16]!
  40ca78:	mov	x29, sp
  40ca7c:	ldr	x1, [x1]
  40ca80:	ldr	x0, [x2]
  40ca84:	bl	403130 <strcmp@plt>
  40ca88:	cmp	w0, #0x0
  40ca8c:	cset	w0, eq  // eq = none
  40ca90:	ldp	x29, x30, [sp], #16
  40ca94:	ret
  40ca98:	stp	x29, x30, [sp, #-32]!
  40ca9c:	mov	x29, sp
  40caa0:	str	x19, [sp, #16]
  40caa4:	mov	x19, x0
  40caa8:	ldr	x0, [x0]
  40caac:	bl	4031b0 <free@plt>
  40cab0:	mov	x0, x19
  40cab4:	ldr	x19, [sp, #16]
  40cab8:	ldp	x29, x30, [sp], #32
  40cabc:	b	4031b0 <free@plt>
  40cac0:	stp	x29, x30, [sp, #-112]!
  40cac4:	mov	x29, sp
  40cac8:	stp	x19, x20, [sp, #16]
  40cacc:	mov	x19, x0
  40cad0:	stp	x21, x22, [sp, #32]
  40cad4:	mov	x22, x2
  40cad8:	ldrb	w2, [x19], #1
  40cadc:	cbz	w2, 40cc74 <__fxstatat@plt+0x9794>
  40cae0:	stp	x23, x24, [sp, #48]
  40cae4:	mov	x21, x1
  40cae8:	mov	x23, x3
  40caec:	stp	x25, x26, [sp, #64]
  40caf0:	mov	w24, #0x0                   	// #0
  40caf4:	mov	x26, x0
  40caf8:	stp	x27, x28, [sp, #80]
  40cafc:	mov	w25, #0x2f                  	// #47
  40cb00:	mov	x28, x0
  40cb04:	ldrb	w4, [x19]
  40cb08:	mov	x27, #0x0                   	// #0
  40cb0c:	cmp	w4, #0x2f
  40cb10:	b.eq	40cb44 <__fxstatat@plt+0x9664>  // b.none
  40cb14:	nop
  40cb18:	cmp	w4, #0x0
  40cb1c:	cset	w20, ne  // ne = any
  40cb20:	cmp	w2, #0x2f
  40cb24:	csel	w20, w20, wzr, eq  // eq = none
  40cb28:	cbnz	w20, 40cb50 <__fxstatat@plt+0x9670>
  40cb2c:	cbz	w4, 40cbd8 <__fxstatat@plt+0x96f8>
  40cb30:	add	x19, x19, #0x1
  40cb34:	mov	w2, w4
  40cb38:	ldrb	w4, [x19]
  40cb3c:	cmp	w4, #0x2f
  40cb40:	b.ne	40cb18 <__fxstatat@plt+0x9638>  // b.any
  40cb44:	cmp	w2, #0x2f
  40cb48:	csel	x27, x27, x19, eq  // eq = none
  40cb4c:	b	40cb30 <__fxstatat@plt+0x9650>
  40cb50:	cbz	x27, 40cb30 <__fxstatat@plt+0x9650>
  40cb54:	sub	x0, x27, x28
  40cb58:	cmp	x0, #0x1
  40cb5c:	b.eq	40cc20 <__fxstatat@plt+0x9740>  // b.none
  40cb60:	strb	wzr, [x27]
  40cb64:	cmp	x0, #0x2
  40cb68:	b.eq	40cbf8 <__fxstatat@plt+0x9718>  // b.none
  40cb6c:	mov	x2, x23
  40cb70:	mov	x1, x28
  40cb74:	mov	x0, x26
  40cb78:	str	wzr, [sp, #108]
  40cb7c:	blr	x22
  40cb80:	mov	w2, #0x1                   	// #1
  40cb84:	tbz	w0, #31, 40cba0 <__fxstatat@plt+0x96c0>
  40cb88:	bl	4033f0 <__errno_location@plt>
  40cb8c:	mov	w20, w24
  40cb90:	cmp	w24, #0x0
  40cb94:	ldr	w0, [x0]
  40cb98:	cset	w2, ne  // ne = any
  40cb9c:	str	w0, [sp, #108]
  40cba0:	mov	x1, x28
  40cba4:	mov	x0, x21
  40cba8:	mov	x3, #0x0                   	// #0
  40cbac:	bl	411428 <__fxstatat@plt+0xdf48>
  40cbb0:	mov	w24, w0
  40cbb4:	cmn	w0, #0x1
  40cbb8:	b.eq	40cc34 <__fxstatat@plt+0x9754>  // b.none
  40cbbc:	strb	w25, [x27]
  40cbc0:	cbnz	w0, 40cc34 <__fxstatat@plt+0x9754>
  40cbc4:	ldrb	w4, [x19]
  40cbc8:	mov	w24, w20
  40cbcc:	mov	x28, x19
  40cbd0:	cbnz	w4, 40cb30 <__fxstatat@plt+0x9650>
  40cbd4:	nop
  40cbd8:	sub	x0, x28, x26
  40cbdc:	ldp	x23, x24, [sp, #48]
  40cbe0:	ldp	x25, x26, [sp, #64]
  40cbe4:	ldp	x27, x28, [sp, #80]
  40cbe8:	ldp	x19, x20, [sp, #16]
  40cbec:	ldp	x21, x22, [sp, #32]
  40cbf0:	ldp	x29, x30, [sp], #112
  40cbf4:	ret
  40cbf8:	ldrb	w0, [x28]
  40cbfc:	cmp	w0, #0x2e
  40cc00:	b.ne	40cb6c <__fxstatat@plt+0x968c>  // b.any
  40cc04:	ldrb	w0, [x28, #1]
  40cc08:	cmp	w0, #0x2e
  40cc0c:	b.ne	40cb6c <__fxstatat@plt+0x968c>  // b.any
  40cc10:	mov	w20, #0x0                   	// #0
  40cc14:	mov	w2, #0x0                   	// #0
  40cc18:	str	wzr, [sp, #108]
  40cc1c:	b	40cba0 <__fxstatat@plt+0x96c0>
  40cc20:	ldrb	w0, [x28]
  40cc24:	cmp	w0, #0x2e
  40cc28:	b.eq	40cc6c <__fxstatat@plt+0x978c>  // b.none
  40cc2c:	strb	wzr, [x27]
  40cc30:	b	40cb6c <__fxstatat@plt+0x968c>
  40cc34:	ldr	w0, [sp, #108]
  40cc38:	cbz	w0, 40cc58 <__fxstatat@plt+0x9778>
  40cc3c:	bl	4033f0 <__errno_location@plt>
  40cc40:	ldr	w1, [x0]
  40cc44:	cmp	w1, #0x2
  40cc48:	b.ne	40cc58 <__fxstatat@plt+0x9778>  // b.any
  40cc4c:	ldr	w1, [sp, #108]
  40cc50:	str	w1, [x0]
  40cc54:	nop
  40cc58:	sxtw	x0, w24
  40cc5c:	ldp	x23, x24, [sp, #48]
  40cc60:	ldp	x25, x26, [sp, #64]
  40cc64:	ldp	x27, x28, [sp, #80]
  40cc68:	b	40cbe8 <__fxstatat@plt+0x9708>
  40cc6c:	mov	x28, x19
  40cc70:	b	40cb30 <__fxstatat@plt+0x9650>
  40cc74:	mov	x0, #0x0                   	// #0
  40cc78:	b	40cbe8 <__fxstatat@plt+0x9708>
  40cc7c:	nop
  40cc80:	stp	x29, x30, [sp, #-240]!
  40cc84:	mov	x29, sp
  40cc88:	stp	x19, x20, [sp, #16]
  40cc8c:	mov	x19, x0
  40cc90:	mov	x20, x2
  40cc94:	stp	x21, x22, [sp, #32]
  40cc98:	mov	w22, w4
  40cc9c:	stp	x23, x24, [sp, #48]
  40cca0:	mov	w24, w6
  40cca4:	stp	x25, x26, [sp, #64]
  40cca8:	mov	w25, w7
  40ccac:	stp	x27, x28, [sp, #80]
  40ccb0:	mov	x28, x1
  40ccb4:	mov	x27, x3
  40ccb8:	ldrb	w0, [x0]
  40ccbc:	str	x5, [sp, #96]
  40ccc0:	cmp	w0, #0x2f
  40ccc4:	ldrb	w0, [sp, #248]
  40ccc8:	str	w0, [sp, #104]
  40cccc:	b.eq	40ccdc <__fxstatat@plt+0x97fc>  // b.none
  40ccd0:	ldr	w0, [x1]
  40ccd4:	cmp	w0, #0x4
  40ccd8:	b.eq	40cdc4 <__fxstatat@plt+0x98e4>  // b.none
  40ccdc:	cbz	x20, 40cdbc <__fxstatat@plt+0x98dc>
  40cce0:	mov	x3, x27
  40cce4:	mov	x2, x20
  40cce8:	mov	x1, x28
  40ccec:	mov	x0, x19
  40ccf0:	bl	40cac0 <__fxstatat@plt+0x95e0>
  40ccf4:	add	x23, x19, x0
  40ccf8:	tbnz	x0, #63, 40cec8 <__fxstatat@plt+0x99e8>
  40ccfc:	ldr	w0, [sp, #240]
  40cd00:	and	w1, w22, #0x200
  40cd04:	and	w26, w22, #0xffffffc0
  40cd08:	and	w0, w25, w0
  40cd0c:	mov	w2, w0
  40cd10:	str	w2, [sp, #108]
  40cd14:	and	w0, w24, #0xc00
  40cd18:	cmn	w2, #0x1
  40cd1c:	orr	w0, w0, w1
  40cd20:	b.eq	40cdd4 <__fxstatat@plt+0x98f4>  // b.none
  40cd24:	mov	w1, w26
  40cd28:	mov	x0, x23
  40cd2c:	bl	403480 <mkdir@plt>
  40cd30:	mov	w21, w0
  40cd34:	cbz	w0, 40ce48 <__fxstatat@plt+0x9968>
  40cd38:	bl	4033f0 <__errno_location@plt>
  40cd3c:	ldr	w21, [x0]
  40cd40:	mov	x26, x0
  40cd44:	ldr	w0, [sp, #104]
  40cd48:	cbz	w0, 40cedc <__fxstatat@plt+0x99fc>
  40cd4c:	cbz	w21, 40ce08 <__fxstatat@plt+0x9928>
  40cd50:	cmp	w21, #0x2
  40cd54:	cset	w1, ne  // ne = any
  40cd58:	cmp	x20, #0x0
  40cd5c:	csel	w20, w1, wzr, ne  // ne = any
  40cd60:	cbnz	w20, 40ce60 <__fxstatat@plt+0x9980>
  40cd64:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  40cd68:	add	x1, x1, #0x378
  40cd6c:	mov	w2, #0x5                   	// #5
  40cd70:	mov	x0, #0x0                   	// #0
  40cd74:	bl	403350 <dcgettext@plt>
  40cd78:	mov	x20, x0
  40cd7c:	mov	x0, x19
  40cd80:	bl	410920 <__fxstatat@plt+0xd440>
  40cd84:	mov	x2, x20
  40cd88:	mov	x3, x0
  40cd8c:	mov	w1, w21
  40cd90:	mov	w0, #0x0                   	// #0
  40cd94:	mov	w20, #0x0                   	// #0
  40cd98:	bl	402c90 <error@plt>
  40cd9c:	mov	w0, w20
  40cda0:	ldp	x19, x20, [sp, #16]
  40cda4:	ldp	x21, x22, [sp, #32]
  40cda8:	ldp	x23, x24, [sp, #48]
  40cdac:	ldp	x25, x26, [sp, #64]
  40cdb0:	ldp	x27, x28, [sp, #80]
  40cdb4:	ldp	x29, x30, [sp], #240
  40cdb8:	ret
  40cdbc:	mov	x23, x19
  40cdc0:	b	40ccfc <__fxstatat@plt+0x981c>
  40cdc4:	ldr	w21, [x1, #4]
  40cdc8:	cbnz	w21, 40cd64 <__fxstatat@plt+0x9884>
  40cdcc:	cbnz	x20, 40cce0 <__fxstatat@plt+0x9800>
  40cdd0:	b	40cdbc <__fxstatat@plt+0x98dc>
  40cdd4:	cbnz	w0, 40ce2c <__fxstatat@plt+0x994c>
  40cdd8:	mov	w1, w22
  40cddc:	mov	x0, x23
  40cde0:	bl	403480 <mkdir@plt>
  40cde4:	mov	w21, w0
  40cde8:	cbnz	w0, 40cd38 <__fxstatat@plt+0x9858>
  40cdec:	ldr	x2, [sp, #96]
  40cdf0:	mov	x0, x19
  40cdf4:	mov	x1, x27
  40cdf8:	blr	x2
  40cdfc:	and	w0, w24, w22
  40ce00:	tst	x0, #0x1ff
  40ce04:	b.ne	40cfbc <__fxstatat@plt+0x9adc>  // b.any
  40ce08:	mov	w20, #0x1                   	// #1
  40ce0c:	mov	w0, w20
  40ce10:	ldp	x19, x20, [sp, #16]
  40ce14:	ldp	x21, x22, [sp, #32]
  40ce18:	ldp	x23, x24, [sp, #48]
  40ce1c:	ldp	x25, x26, [sp, #64]
  40ce20:	ldp	x27, x28, [sp, #80]
  40ce24:	ldp	x29, x30, [sp], #240
  40ce28:	ret
  40ce2c:	mov	w4, #0xffffffed            	// #-19
  40ce30:	and	w26, w22, w4
  40ce34:	mov	w1, w26
  40ce38:	mov	x0, x23
  40ce3c:	bl	403480 <mkdir@plt>
  40ce40:	mov	w21, w0
  40ce44:	cbnz	w0, 40cd38 <__fxstatat@plt+0x9858>
  40ce48:	ldr	x2, [sp, #96]
  40ce4c:	mov	x1, x27
  40ce50:	mov	x0, x19
  40ce54:	blr	x2
  40ce58:	mov	w2, #0x3                   	// #3
  40ce5c:	b	40cee4 <__fxstatat@plt+0x9a04>
  40ce60:	mov	x1, x23
  40ce64:	add	x2, sp, #0x70
  40ce68:	mov	w0, #0x0                   	// #0
  40ce6c:	bl	403420 <__xstat@plt>
  40ce70:	cbz	w0, 40cf9c <__fxstatat@plt+0x9abc>
  40ce74:	cmp	w21, #0x11
  40ce78:	b.ne	40cd64 <__fxstatat@plt+0x9884>  // b.any
  40ce7c:	ldr	w20, [x26]
  40ce80:	cmp	w20, #0x2
  40ce84:	ccmp	w20, #0x14, #0x4, ne  // ne = any
  40ce88:	b.eq	40cd64 <__fxstatat@plt+0x9884>  // b.none
  40ce8c:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  40ce90:	add	x1, x1, #0x3b0
  40ce94:	mov	w2, #0x5                   	// #5
  40ce98:	mov	x0, #0x0                   	// #0
  40ce9c:	bl	403350 <dcgettext@plt>
  40cea0:	mov	x21, x0
  40cea4:	mov	x0, x19
  40cea8:	bl	410920 <__fxstatat@plt+0xd440>
  40ceac:	mov	w1, w20
  40ceb0:	mov	x3, x0
  40ceb4:	mov	x2, x21
  40ceb8:	mov	w0, #0x0                   	// #0
  40cebc:	mov	w20, #0x0                   	// #0
  40cec0:	bl	402c90 <error@plt>
  40cec4:	b	40cd9c <__fxstatat@plt+0x98bc>
  40cec8:	cmn	x0, #0x1
  40cecc:	b.ne	40ce08 <__fxstatat@plt+0x9928>  // b.any
  40ced0:	bl	4033f0 <__errno_location@plt>
  40ced4:	ldr	w21, [x0]
  40ced8:	b	40cd64 <__fxstatat@plt+0x9884>
  40cedc:	mov	w26, #0xffffffff            	// #-1
  40cee0:	mov	w2, #0x2                   	// #2
  40cee4:	mov	x0, x28
  40cee8:	add	x3, sp, #0x70
  40ceec:	mov	x1, x23
  40cef0:	bl	411428 <__fxstatat@plt+0xdf48>
  40cef4:	cmn	w0, #0x1
  40cef8:	b.lt	40ce08 <__fxstatat@plt+0x9928>  // b.tstop
  40cefc:	cmp	w0, #0x0
  40cf00:	ldr	w4, [sp, #240]
  40cf04:	ldr	w0, [sp, #112]
  40cf08:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40cf0c:	add	x1, x1, #0x38
  40cf10:	mov	w6, w24
  40cf14:	mov	w5, w22
  40cf18:	mov	w3, w25
  40cf1c:	mov	w2, w26
  40cf20:	csel	x1, x1, x23, eq  // eq = none
  40cf24:	bl	415fd8 <__fxstatat@plt+0x12af8>
  40cf28:	cbz	w0, 40ce08 <__fxstatat@plt+0x9928>
  40cf2c:	cbz	w21, 40cfb0 <__fxstatat@plt+0x9ad0>
  40cf30:	cmp	x20, #0x0
  40cf34:	ccmp	w21, #0x2, #0x4, ne  // ne = any
  40cf38:	b.eq	40cd64 <__fxstatat@plt+0x9884>  // b.none
  40cf3c:	bl	4033f0 <__errno_location@plt>
  40cf40:	ldr	w22, [x0]
  40cf44:	cmp	w22, #0x14
  40cf48:	b.eq	40cd64 <__fxstatat@plt+0x9884>  // b.none
  40cf4c:	ldr	w0, [sp, #108]
  40cf50:	adrp	x1, 417000 <__fxstatat@plt+0x13b20>
  40cf54:	add	x1, x1, #0x480
  40cf58:	mov	w2, #0x5                   	// #5
  40cf5c:	cmn	w0, #0x1
  40cf60:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40cf64:	add	x0, x0, #0x708
  40cf68:	csel	x1, x1, x0, eq  // eq = none
  40cf6c:	mov	x0, #0x0                   	// #0
  40cf70:	bl	403350 <dcgettext@plt>
  40cf74:	mov	x20, x0
  40cf78:	mov	x0, x19
  40cf7c:	bl	410920 <__fxstatat@plt+0xd440>
  40cf80:	mov	x3, x0
  40cf84:	mov	x2, x20
  40cf88:	mov	w1, w22
  40cf8c:	mov	w0, #0x0                   	// #0
  40cf90:	mov	w20, #0x0                   	// #0
  40cf94:	bl	402c90 <error@plt>
  40cf98:	b	40cd9c <__fxstatat@plt+0x98bc>
  40cf9c:	ldr	w0, [sp, #128]
  40cfa0:	and	w0, w0, #0xf000
  40cfa4:	cmp	w0, #0x4, lsl #12
  40cfa8:	b.ne	40cd64 <__fxstatat@plt+0x9884>  // b.any
  40cfac:	b	40cd9c <__fxstatat@plt+0x98bc>
  40cfb0:	bl	4033f0 <__errno_location@plt>
  40cfb4:	ldr	w22, [x0]
  40cfb8:	b	40cf4c <__fxstatat@plt+0x9a6c>
  40cfbc:	mov	w26, w22
  40cfc0:	mov	w2, #0x3                   	// #3
  40cfc4:	b	40cee4 <__fxstatat@plt+0x9a04>
  40cfc8:	stp	x29, x30, [sp, #-48]!
  40cfcc:	mov	x29, sp
  40cfd0:	stp	x19, x20, [sp, #16]
  40cfd4:	mov	x20, x0
  40cfd8:	ldrb	w0, [x0]
  40cfdc:	sub	w1, w0, #0x30
  40cfe0:	and	w1, w1, #0xff
  40cfe4:	cmp	w1, #0x7
  40cfe8:	b.ls	40d088 <__fxstatat@plt+0x9ba8>  // b.plast
  40cfec:	mov	x2, x20
  40cff0:	mov	x1, #0x1                   	// #1
  40cff4:	mov	w4, #0x2b                  	// #43
  40cff8:	cbz	w0, 40d338 <__fxstatat@plt+0x9e58>
  40cffc:	nop
  40d000:	and	w3, w0, #0xffffffef
  40d004:	cmp	w3, #0x2d
  40d008:	ccmp	w0, w4, #0x4, ne  // ne = any
  40d00c:	ldrb	w0, [x2, #1]!
  40d010:	cinc	x1, x1, eq  // eq = none
  40d014:	cbnz	w0, 40d000 <__fxstatat@plt+0x9b20>
  40d018:	cmp	xzr, x1, lsr #60
  40d01c:	lsl	x0, x1, #4
  40d020:	cset	x2, ne  // ne = any
  40d024:	tbnz	x1, #59, 40d364 <__fxstatat@plt+0x9e84>
  40d028:	cbnz	x2, 40d364 <__fxstatat@plt+0x9e84>
  40d02c:	bl	4148f0 <__fxstatat@plt+0x11410>
  40d030:	mov	x5, #0x0                   	// #0
  40d034:	mov	w17, #0x438                 	// #1080
  40d038:	mov	w16, #0x207                 	// #519
  40d03c:	mov	w15, #0x9c0                 	// #2496
  40d040:	mov	w11, #0x3                   	// #3
  40d044:	mov	w14, #0x92                  	// #146
  40d048:	mov	w13, #0x49                  	// #73
  40d04c:	mov	w12, #0x124                 	// #292
  40d050:	mov	w10, #0x1                   	// #1
  40d054:	ldrb	w3, [x20]
  40d058:	mov	w7, #0x0                   	// #0
  40d05c:	cmp	w3, #0x67
  40d060:	b.eq	40d234 <__fxstatat@plt+0x9d54>  // b.none
  40d064:	b.hi	40d210 <__fxstatat@plt+0x9d30>  // b.pmore
  40d068:	cmp	w3, #0x61
  40d06c:	b.eq	40d2b8 <__fxstatat@plt+0x9dd8>  // b.none
  40d070:	b.ls	40d0d0 <__fxstatat@plt+0x9bf0>  // b.plast
  40d074:	bl	4031b0 <free@plt>
  40d078:	mov	x0, #0x0                   	// #0
  40d07c:	ldp	x19, x20, [sp, #16]
  40d080:	ldp	x29, x30, [sp], #48
  40d084:	ret
  40d088:	mov	x1, x20
  40d08c:	mov	w19, #0x0                   	// #0
  40d090:	b	40d0a8 <__fxstatat@plt+0x9bc8>
  40d094:	ldrb	w2, [x1]
  40d098:	sub	w0, w2, #0x30
  40d09c:	and	w0, w0, #0xff
  40d0a0:	cmp	w0, #0x7
  40d0a4:	b.hi	40d2e8 <__fxstatat@plt+0x9e08>  // b.pmore
  40d0a8:	ldrb	w0, [x1], #1
  40d0ac:	lsl	w19, w19, #3
  40d0b0:	sub	w19, w19, #0x30
  40d0b4:	add	w19, w0, w19
  40d0b8:	cmp	w19, #0xfff
  40d0bc:	b.ls	40d094 <__fxstatat@plt+0x9bb4>  // b.plast
  40d0c0:	mov	x0, #0x0                   	// #0
  40d0c4:	ldp	x19, x20, [sp, #16]
  40d0c8:	ldp	x29, x30, [sp], #48
  40d0cc:	ret
  40d0d0:	and	w1, w3, #0xffffffef
  40d0d4:	cmp	w1, #0x2d
  40d0d8:	b.eq	40d0e4 <__fxstatat@plt+0x9c04>  // b.none
  40d0dc:	cmp	w3, #0x2b
  40d0e0:	b.ne	40d074 <__fxstatat@plt+0x9b94>  // b.any
  40d0e4:	ldrb	w1, [x20, #1]
  40d0e8:	add	x8, x5, #0x1
  40d0ec:	add	x2, x20, #0x1
  40d0f0:	add	x5, x0, x5, lsl #4
  40d0f4:	cmp	w1, #0x6f
  40d0f8:	mov	w18, #0xfff                 	// #4095
  40d0fc:	mov	w9, #0x2b                  	// #43
  40d100:	b.eq	40d1f0 <__fxstatat@plt+0x9d10>  // b.none
  40d104:	nop
  40d108:	b.hi	40d1fc <__fxstatat@plt+0x9d1c>  // b.pmore
  40d10c:	cmp	w1, #0x37
  40d110:	b.hi	40d18c <__fxstatat@plt+0x9cac>  // b.pmore
  40d114:	cmp	w1, #0x2f
  40d118:	b.hi	40d240 <__fxstatat@plt+0x9d60>  // b.pmore
  40d11c:	cmp	w1, #0x74
  40d120:	mov	w6, #0x1                   	// #1
  40d124:	mov	w4, #0x0                   	// #0
  40d128:	b.eq	40d150 <__fxstatat@plt+0x9c70>  // b.none
  40d12c:	b.hi	40d170 <__fxstatat@plt+0x9c90>  // b.pmore
  40d130:	cmp	w1, #0x72
  40d134:	b.eq	40d2d0 <__fxstatat@plt+0x9df0>  // b.none
  40d138:	cmp	w1, #0x73
  40d13c:	b.ne	40d15c <__fxstatat@plt+0x9c7c>  // b.any
  40d140:	ldrb	w1, [x2, #1]!
  40d144:	orr	w4, w4, #0xc00
  40d148:	cmp	w1, #0x74
  40d14c:	b.ne	40d12c <__fxstatat@plt+0x9c4c>  // b.any
  40d150:	ldrb	w1, [x2, #1]!
  40d154:	orr	w4, w4, #0x200
  40d158:	b	40d148 <__fxstatat@plt+0x9c68>
  40d15c:	cmp	w1, #0x58
  40d160:	b.ne	40d2a0 <__fxstatat@plt+0x9dc0>  // b.any
  40d164:	ldrb	w1, [x2, #1]!
  40d168:	mov	w6, #0x2                   	// #2
  40d16c:	b	40d148 <__fxstatat@plt+0x9c68>
  40d170:	cmp	w1, #0x77
  40d174:	b.eq	40d2c4 <__fxstatat@plt+0x9de4>  // b.none
  40d178:	cmp	w1, #0x78
  40d17c:	b.ne	40d2a0 <__fxstatat@plt+0x9dc0>  // b.any
  40d180:	ldrb	w1, [x2, #1]!
  40d184:	orr	w4, w4, w13
  40d188:	b	40d148 <__fxstatat@plt+0x9c68>
  40d18c:	cmp	w1, #0x67
  40d190:	add	x6, x20, #0x2
  40d194:	mov	w4, #0x38                  	// #56
  40d198:	b.ne	40d11c <__fxstatat@plt+0x9c3c>  // b.any
  40d19c:	strb	w3, [x5]
  40d1a0:	ldrb	w3, [x20, #2]
  40d1a4:	mov	x20, x6
  40d1a8:	strb	w11, [x5, #1]
  40d1ac:	stp	w7, w4, [x5, #4]
  40d1b0:	cmp	w7, #0x0
  40d1b4:	and	w1, w4, w7
  40d1b8:	csel	w4, w1, w4, ne  // ne = any
  40d1bc:	and	w1, w3, #0xffffffef
  40d1c0:	str	w4, [x5, #12]
  40d1c4:	and	w1, w1, #0xff
  40d1c8:	add	x5, x5, #0x10
  40d1cc:	cmp	w1, #0x2d
  40d1d0:	add	x1, x8, #0x1
  40d1d4:	ccmp	w3, w9, #0x4, ne  // ne = any
  40d1d8:	b.ne	40d340 <__fxstatat@plt+0x9e60>  // b.any
  40d1dc:	mov	x8, x1
  40d1e0:	ldrb	w1, [x20, #1]
  40d1e4:	add	x2, x20, #0x1
  40d1e8:	cmp	w1, #0x6f
  40d1ec:	b.ne	40d108 <__fxstatat@plt+0x9c28>  // b.any
  40d1f0:	add	x6, x20, #0x2
  40d1f4:	mov	w4, #0x7                   	// #7
  40d1f8:	b	40d19c <__fxstatat@plt+0x9cbc>
  40d1fc:	cmp	w1, #0x75
  40d200:	add	x6, x20, #0x2
  40d204:	mov	w4, #0x1c0                 	// #448
  40d208:	b.eq	40d19c <__fxstatat@plt+0x9cbc>  // b.none
  40d20c:	b	40d11c <__fxstatat@plt+0x9c3c>
  40d210:	cmp	w3, #0x6f
  40d214:	b.eq	40d2dc <__fxstatat@plt+0x9dfc>  // b.none
  40d218:	cmp	w3, #0x75
  40d21c:	b.ne	40d074 <__fxstatat@plt+0x9b94>  // b.any
  40d220:	orr	w7, w7, w15
  40d224:	add	x20, x20, #0x1
  40d228:	ldrb	w3, [x20]
  40d22c:	cmp	w3, #0x67
  40d230:	b.ne	40d064 <__fxstatat@plt+0x9b84>  // b.any
  40d234:	orr	w7, w7, w17
  40d238:	add	x20, x20, #0x1
  40d23c:	b	40d228 <__fxstatat@plt+0x9d48>
  40d240:	mov	w1, #0x0                   	// #0
  40d244:	ldrb	w4, [x2], #1
  40d248:	lsl	w1, w1, #3
  40d24c:	sub	w1, w1, #0x30
  40d250:	add	w1, w4, w1
  40d254:	cmp	w1, #0xfff
  40d258:	b.hi	40d074 <__fxstatat@plt+0x9b94>  // b.pmore
  40d25c:	ldrb	w6, [x2]
  40d260:	sub	w4, w6, #0x30
  40d264:	and	w4, w4, #0xff
  40d268:	cmp	w4, #0x7
  40d26c:	b.ls	40d244 <__fxstatat@plt+0x9d64>  // b.plast
  40d270:	cbnz	w7, 40d074 <__fxstatat@plt+0x9b94>
  40d274:	cmp	w6, #0x2c
  40d278:	ccmp	w6, #0x0, #0x4, ne  // ne = any
  40d27c:	b.ne	40d074 <__fxstatat@plt+0x9b94>  // b.any
  40d280:	mov	w7, #0xfff                 	// #4095
  40d284:	mov	x20, x2
  40d288:	mov	w4, w7
  40d28c:	strb	w3, [x5]
  40d290:	mov	w3, w6
  40d294:	strb	w10, [x5, #1]
  40d298:	stp	w18, w1, [x5, #4]
  40d29c:	b	40d1bc <__fxstatat@plt+0x9cdc>
  40d2a0:	mov	x20, x2
  40d2a4:	strb	w3, [x5]
  40d2a8:	mov	w3, w1
  40d2ac:	strb	w6, [x5, #1]
  40d2b0:	stp	w7, w4, [x5, #4]
  40d2b4:	b	40d1b0 <__fxstatat@plt+0x9cd0>
  40d2b8:	add	x20, x20, #0x1
  40d2bc:	mov	w7, #0xfff                 	// #4095
  40d2c0:	b	40d228 <__fxstatat@plt+0x9d48>
  40d2c4:	ldrb	w1, [x2, #1]!
  40d2c8:	orr	w4, w4, w14
  40d2cc:	b	40d148 <__fxstatat@plt+0x9c68>
  40d2d0:	ldrb	w1, [x2, #1]!
  40d2d4:	orr	w4, w4, w12
  40d2d8:	b	40d148 <__fxstatat@plt+0x9c68>
  40d2dc:	orr	w7, w7, w16
  40d2e0:	add	x20, x20, #0x1
  40d2e4:	b	40d228 <__fxstatat@plt+0x9d48>
  40d2e8:	mov	x0, #0x0                   	// #0
  40d2ec:	cbnz	w2, 40d07c <__fxstatat@plt+0x9b9c>
  40d2f0:	sub	x20, x1, x20
  40d2f4:	and	w0, w19, #0xc00
  40d2f8:	cmp	x20, #0x5
  40d2fc:	orr	w20, w0, #0x3ff
  40d300:	mov	x0, #0x20                  	// #32
  40d304:	str	x21, [sp, #32]
  40d308:	mov	w21, #0xfff                 	// #4095
  40d30c:	csel	w20, w20, w21, lt  // lt = tstop
  40d310:	bl	4148f0 <__fxstatat@plt+0x11410>
  40d314:	stp	w21, w19, [x0, #4]
  40d318:	mov	w1, #0x13d                 	// #317
  40d31c:	strh	w1, [x0]
  40d320:	str	w20, [x0, #12]
  40d324:	strb	wzr, [x0, #17]
  40d328:	ldp	x19, x20, [sp, #16]
  40d32c:	ldr	x21, [sp, #32]
  40d330:	ldp	x29, x30, [sp], #48
  40d334:	ret
  40d338:	mov	x0, #0x10                  	// #16
  40d33c:	b	40d02c <__fxstatat@plt+0x9b4c>
  40d340:	cmp	w3, #0x2c
  40d344:	b.ne	40d354 <__fxstatat@plt+0x9e74>  // b.any
  40d348:	add	x20, x20, #0x1
  40d34c:	mov	x5, x8
  40d350:	b	40d054 <__fxstatat@plt+0x9b74>
  40d354:	cbnz	w3, 40d074 <__fxstatat@plt+0x9b94>
  40d358:	add	x8, x0, x8, lsl #4
  40d35c:	strb	wzr, [x8, #1]
  40d360:	b	40d07c <__fxstatat@plt+0x9b9c>
  40d364:	str	x21, [sp, #32]
  40d368:	bl	414ab8 <__fxstatat@plt+0x115d8>
  40d36c:	nop
  40d370:	stp	x29, x30, [sp, #-160]!
  40d374:	mov	x1, x0
  40d378:	mov	w0, #0x0                   	// #0
  40d37c:	mov	x29, sp
  40d380:	add	x2, sp, #0x20
  40d384:	bl	403420 <__xstat@plt>
  40d388:	cbnz	w0, 40d3c0 <__fxstatat@plt+0x9ee0>
  40d38c:	mov	x0, #0x20                  	// #32
  40d390:	str	x19, [sp, #16]
  40d394:	ldr	w19, [sp, #48]
  40d398:	bl	4148f0 <__fxstatat@plt+0x11410>
  40d39c:	mov	w1, #0xfff                 	// #4095
  40d3a0:	mov	w2, #0x13d                 	// #317
  40d3a4:	strh	w2, [x0]
  40d3a8:	stp	w1, w19, [x0, #4]
  40d3ac:	str	w1, [x0, #12]
  40d3b0:	strb	wzr, [x0, #17]
  40d3b4:	ldr	x19, [sp, #16]
  40d3b8:	ldp	x29, x30, [sp], #160
  40d3bc:	ret
  40d3c0:	mov	x0, #0x0                   	// #0
  40d3c4:	ldp	x29, x30, [sp], #160
  40d3c8:	ret
  40d3cc:	nop
  40d3d0:	ldrb	w6, [x3, #1]
  40d3d4:	and	w0, w0, #0xfff
  40d3d8:	and	w1, w1, #0xff
  40d3dc:	cbz	w6, 40d514 <__fxstatat@plt+0xa034>
  40d3e0:	mvn	w12, w2
  40d3e4:	mov	w9, #0x0                   	// #0
  40d3e8:	mov	w10, #0x49                  	// #73
  40d3ec:	mov	w11, #0x124                 	// #292
  40d3f0:	mov	w15, #0x1b6                 	// #438
  40d3f4:	mov	w13, #0x92                  	// #146
  40d3f8:	b	40d474 <__fxstatat@plt+0x9f94>
  40d3fc:	cmp	w6, #0x2
  40d400:	mov	w5, #0xffffffff            	// #-1
  40d404:	b.eq	40d500 <__fxstatat@plt+0xa020>  // b.none
  40d408:	mov	w7, #0x0                   	// #0
  40d40c:	cmp	w6, #0x3
  40d410:	b.ne	40d440 <__fxstatat@plt+0x9f60>  // b.any
  40d414:	and	w2, w0, w2
  40d418:	ands	w14, w2, w11
  40d41c:	csel	w6, w15, w13, ne  // ne = any
  40d420:	cmp	w14, #0x0
  40d424:	csel	w14, w11, wzr, ne  // ne = any
  40d428:	tst	w2, w13
  40d42c:	csel	w6, w6, w14, ne  // ne = any
  40d430:	tst	w2, w10
  40d434:	orr	w14, w6, w10
  40d438:	csel	w6, w14, w6, ne  // ne = any
  40d43c:	orr	w2, w6, w2
  40d440:	ldrb	w6, [x3]
  40d444:	and	w2, w2, w5
  40d448:	cmp	w6, #0x2d
  40d44c:	cbnz	w8, 40d4a8 <__fxstatat@plt+0x9fc8>
  40d450:	and	w2, w12, w2
  40d454:	b.eq	40d4e8 <__fxstatat@plt+0xa008>  // b.none
  40d458:	cmp	w6, #0x3d
  40d45c:	b.eq	40d4c0 <__fxstatat@plt+0x9fe0>  // b.none
  40d460:	cmp	w6, #0x2b
  40d464:	b.eq	40d4f4 <__fxstatat@plt+0xa014>  // b.none
  40d468:	ldrb	w6, [x3, #17]
  40d46c:	add	x3, x3, #0x10
  40d470:	cbz	w6, 40d4dc <__fxstatat@plt+0x9ffc>
  40d474:	ldp	w8, w2, [x3, #4]
  40d478:	cbz	w1, 40d3fc <__fxstatat@plt+0x9f1c>
  40d47c:	ldr	w5, [x3, #12]
  40d480:	cmp	w6, #0x2
  40d484:	mvn	w7, w5
  40d488:	orr	w5, w5, #0xfffff3ff
  40d48c:	and	w7, w7, #0xc00
  40d490:	b.ne	40d40c <__fxstatat@plt+0x9f2c>  // b.any
  40d494:	orr	w2, w2, w10
  40d498:	ldrb	w6, [x3]
  40d49c:	and	w2, w2, w5
  40d4a0:	cmp	w6, #0x2d
  40d4a4:	cbz	w8, 40d450 <__fxstatat@plt+0x9f70>
  40d4a8:	and	w2, w2, w8
  40d4ac:	b.eq	40d4e8 <__fxstatat@plt+0xa008>  // b.none
  40d4b0:	cmp	w6, #0x3d
  40d4b4:	b.ne	40d460 <__fxstatat@plt+0x9f80>  // b.any
  40d4b8:	orn	w7, w7, w8
  40d4bc:	mvn	w5, w7
  40d4c0:	ldrb	w6, [x3, #17]
  40d4c4:	and	w5, w5, #0xfff
  40d4c8:	and	w7, w0, w7
  40d4cc:	add	x3, x3, #0x10
  40d4d0:	orr	w9, w9, w5
  40d4d4:	orr	w0, w7, w2
  40d4d8:	cbnz	w6, 40d474 <__fxstatat@plt+0x9f94>
  40d4dc:	cbz	x4, 40d4e4 <__fxstatat@plt+0xa004>
  40d4e0:	str	w9, [x4]
  40d4e4:	ret
  40d4e8:	orr	w9, w9, w2
  40d4ec:	bic	w0, w0, w2
  40d4f0:	b	40d468 <__fxstatat@plt+0x9f88>
  40d4f4:	orr	w9, w9, w2
  40d4f8:	orr	w0, w0, w2
  40d4fc:	b	40d468 <__fxstatat@plt+0x9f88>
  40d500:	ands	w7, w0, w10
  40d504:	b.eq	40d440 <__fxstatat@plt+0x9f60>  // b.none
  40d508:	orr	w2, w2, w10
  40d50c:	mov	w7, #0x0                   	// #0
  40d510:	b	40d498 <__fxstatat@plt+0x9fb8>
  40d514:	mov	w9, #0x0                   	// #0
  40d518:	b	40d4dc <__fxstatat@plt+0x9ffc>
  40d51c:	nop
  40d520:	stp	x29, x30, [sp, #-48]!
  40d524:	mov	x29, sp
  40d528:	str	x21, [sp, #32]
  40d52c:	mov	x21, x3
  40d530:	mov	w3, #0x4900                	// #18688
  40d534:	stp	x19, x20, [sp, #16]
  40d538:	movk	w3, #0x8, lsl #16
  40d53c:	mov	x20, #0x0                   	// #0
  40d540:	orr	w2, w2, w3
  40d544:	bl	416208 <__fxstatat@plt+0x12d28>
  40d548:	tbnz	w0, #31, 40d560 <__fxstatat@plt+0xa080>
  40d54c:	mov	w19, w0
  40d550:	bl	403050 <fdopendir@plt>
  40d554:	mov	x20, x0
  40d558:	cbz	x0, 40d574 <__fxstatat@plt+0xa094>
  40d55c:	str	w19, [x21]
  40d560:	mov	x0, x20
  40d564:	ldp	x19, x20, [sp, #16]
  40d568:	ldr	x21, [sp, #32]
  40d56c:	ldp	x29, x30, [sp], #48
  40d570:	ret
  40d574:	bl	4033f0 <__errno_location@plt>
  40d578:	mov	x21, x0
  40d57c:	mov	w0, w19
  40d580:	ldr	w19, [x21]
  40d584:	bl	403020 <close@plt>
  40d588:	b	40d55c <__fxstatat@plt+0xa07c>
  40d58c:	nop
  40d590:	stp	x29, x30, [sp, #-48]!
  40d594:	mov	x29, sp
  40d598:	stp	x19, x20, [sp, #16]
  40d59c:	cbz	x0, 40d674 <__fxstatat@plt+0xa194>
  40d5a0:	mov	x19, x0
  40d5a4:	mov	w1, #0x2f                  	// #47
  40d5a8:	bl	403030 <strrchr@plt>
  40d5ac:	mov	x20, x0
  40d5b0:	cbz	x0, 40d614 <__fxstatat@plt+0xa134>
  40d5b4:	str	x21, [sp, #32]
  40d5b8:	add	x21, x0, #0x1
  40d5bc:	sub	x0, x21, x19
  40d5c0:	cmp	x0, #0x6
  40d5c4:	b.le	40d630 <__fxstatat@plt+0xa150>
  40d5c8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40d5cc:	sub	x0, x20, #0x6
  40d5d0:	add	x1, x1, #0x770
  40d5d4:	mov	x2, #0x7                   	// #7
  40d5d8:	bl	402ef0 <strncmp@plt>
  40d5dc:	cbnz	w0, 40d630 <__fxstatat@plt+0xa150>
  40d5e0:	ldrb	w0, [x20, #1]
  40d5e4:	cmp	w0, #0x6c
  40d5e8:	b.ne	40d650 <__fxstatat@plt+0xa170>  // b.any
  40d5ec:	ldrb	w0, [x21, #1]
  40d5f0:	cmp	w0, #0x74
  40d5f4:	b.ne	40d650 <__fxstatat@plt+0xa170>  // b.any
  40d5f8:	ldrb	w0, [x21, #2]
  40d5fc:	cmp	w0, #0x2d
  40d600:	b.ne	40d650 <__fxstatat@plt+0xa170>  // b.any
  40d604:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40d608:	add	x19, x20, #0x4
  40d60c:	ldr	x21, [sp, #32]
  40d610:	str	x19, [x0, #1376]
  40d614:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40d618:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40d61c:	str	x19, [x1, #2536]
  40d620:	str	x19, [x0, #1328]
  40d624:	ldp	x19, x20, [sp, #16]
  40d628:	ldp	x29, x30, [sp], #48
  40d62c:	ret
  40d630:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40d634:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40d638:	ldr	x21, [sp, #32]
  40d63c:	str	x19, [x1, #2536]
  40d640:	str	x19, [x0, #1328]
  40d644:	ldp	x19, x20, [sp, #16]
  40d648:	ldp	x29, x30, [sp], #48
  40d64c:	ret
  40d650:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40d654:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  40d658:	mov	x19, x21
  40d65c:	str	x19, [x1, #2536]
  40d660:	str	x19, [x0, #1328]
  40d664:	ldp	x19, x20, [sp, #16]
  40d668:	ldr	x21, [sp, #32]
  40d66c:	ldp	x29, x30, [sp], #48
  40d670:	ret
  40d674:	adrp	x3, 42e000 <__fxstatat@plt+0x2ab20>
  40d678:	mov	x2, #0x37                  	// #55
  40d67c:	mov	x1, #0x1                   	// #1
  40d680:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40d684:	ldr	x3, [x3, #1336]
  40d688:	add	x0, x0, #0x738
  40d68c:	str	x21, [sp, #32]
  40d690:	bl	403270 <fwrite@plt>
  40d694:	bl	403070 <abort@plt>
  40d698:	stp	x29, x30, [sp, #-64]!
  40d69c:	mov	x29, sp
  40d6a0:	stp	x19, x20, [sp, #16]
  40d6a4:	mov	x19, x2
  40d6a8:	mov	w20, w3
  40d6ac:	mov	w2, w4
  40d6b0:	add	x3, sp, #0x20
  40d6b4:	bl	415580 <__fxstatat@plt+0x120a0>
  40d6b8:	cbnz	w0, 40d6e8 <__fxstatat@plt+0xa208>
  40d6bc:	mov	x1, x19
  40d6c0:	mov	w2, w20
  40d6c4:	add	x0, sp, #0x20
  40d6c8:	bl	415658 <__fxstatat@plt+0x12178>
  40d6cc:	mov	w19, w0
  40d6d0:	add	x0, sp, #0x20
  40d6d4:	bl	415540 <__fxstatat@plt+0x12060>
  40d6d8:	mov	w0, w19
  40d6dc:	ldp	x19, x20, [sp, #16]
  40d6e0:	ldp	x29, x30, [sp], #64
  40d6e4:	ret
  40d6e8:	mov	w19, #0xfffffffe            	// #-2
  40d6ec:	b	40d6d8 <__fxstatat@plt+0xa1f8>
  40d6f0:	stp	x29, x30, [sp, #-64]!
  40d6f4:	mov	w4, w1
  40d6f8:	mov	w3, w2
  40d6fc:	mov	x29, sp
  40d700:	mov	x1, x0
  40d704:	mov	w2, w4
  40d708:	stp	xzr, xzr, [sp, #32]
  40d70c:	add	x0, sp, #0x20
  40d710:	str	x19, [sp, #16]
  40d714:	str	w3, [sp, #32]
  40d718:	stp	xzr, xzr, [sp, #48]
  40d71c:	bl	415658 <__fxstatat@plt+0x12178>
  40d720:	mov	w19, w0
  40d724:	add	x0, sp, #0x20
  40d728:	bl	415540 <__fxstatat@plt+0x12060>
  40d72c:	mov	w0, w19
  40d730:	ldr	x19, [sp, #16]
  40d734:	ldp	x29, x30, [sp], #64
  40d738:	ret
  40d73c:	nop
  40d740:	stp	x29, x30, [sp, #-48]!
  40d744:	mov	w2, #0x5                   	// #5
  40d748:	mov	x29, sp
  40d74c:	stp	x19, x20, [sp, #16]
  40d750:	mov	x20, x0
  40d754:	str	x21, [sp, #32]
  40d758:	mov	w21, w1
  40d75c:	mov	x1, x0
  40d760:	mov	x0, #0x0                   	// #0
  40d764:	bl	403350 <dcgettext@plt>
  40d768:	mov	x19, x0
  40d76c:	cmp	x20, x0
  40d770:	b.eq	40d788 <__fxstatat@plt+0xa2a8>  // b.none
  40d774:	mov	x0, x19
  40d778:	ldp	x19, x20, [sp, #16]
  40d77c:	ldr	x21, [sp, #32]
  40d780:	ldp	x29, x30, [sp], #48
  40d784:	ret
  40d788:	bl	415f98 <__fxstatat@plt+0x12ab8>
  40d78c:	ldrb	w1, [x0]
  40d790:	and	w1, w1, #0xffffffdf
  40d794:	cmp	w1, #0x55
  40d798:	b.ne	40d7fc <__fxstatat@plt+0xa31c>  // b.any
  40d79c:	ldrb	w1, [x0, #1]
  40d7a0:	and	w1, w1, #0xffffffdf
  40d7a4:	cmp	w1, #0x54
  40d7a8:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d7ac:	ldrb	w1, [x0, #2]
  40d7b0:	and	w1, w1, #0xffffffdf
  40d7b4:	cmp	w1, #0x46
  40d7b8:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d7bc:	ldrb	w1, [x0, #3]
  40d7c0:	cmp	w1, #0x2d
  40d7c4:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d7c8:	ldrb	w1, [x0, #4]
  40d7cc:	cmp	w1, #0x38
  40d7d0:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d7d4:	ldrb	w0, [x0, #5]
  40d7d8:	cbnz	w0, 40d878 <__fxstatat@plt+0xa398>
  40d7dc:	ldrb	w1, [x19]
  40d7e0:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40d7e4:	adrp	x19, 419000 <__fxstatat@plt+0x15b20>
  40d7e8:	add	x0, x0, #0x780
  40d7ec:	cmp	w1, #0x60
  40d7f0:	add	x19, x19, #0x798
  40d7f4:	csel	x19, x19, x0, eq  // eq = none
  40d7f8:	b	40d774 <__fxstatat@plt+0xa294>
  40d7fc:	cmp	w1, #0x47
  40d800:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d804:	ldrb	w1, [x0, #1]
  40d808:	and	w1, w1, #0xffffffdf
  40d80c:	cmp	w1, #0x42
  40d810:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d814:	ldrb	w1, [x0, #2]
  40d818:	cmp	w1, #0x31
  40d81c:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d820:	ldrb	w1, [x0, #3]
  40d824:	cmp	w1, #0x38
  40d828:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d82c:	ldrb	w1, [x0, #4]
  40d830:	cmp	w1, #0x30
  40d834:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d838:	ldrb	w1, [x0, #5]
  40d83c:	cmp	w1, #0x33
  40d840:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d844:	ldrb	w1, [x0, #6]
  40d848:	cmp	w1, #0x30
  40d84c:	b.ne	40d878 <__fxstatat@plt+0xa398>  // b.any
  40d850:	ldrb	w0, [x0, #7]
  40d854:	cbnz	w0, 40d878 <__fxstatat@plt+0xa398>
  40d858:	ldrb	w1, [x19]
  40d85c:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40d860:	adrp	x19, 419000 <__fxstatat@plt+0x15b20>
  40d864:	add	x0, x0, #0x788
  40d868:	cmp	w1, #0x60
  40d86c:	add	x19, x19, #0x790
  40d870:	csel	x19, x19, x0, eq  // eq = none
  40d874:	b	40d774 <__fxstatat@plt+0xa294>
  40d878:	cmp	w21, #0x9
  40d87c:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40d880:	adrp	x19, 419000 <__fxstatat@plt+0x15b20>
  40d884:	add	x0, x0, #0x7a0
  40d888:	add	x19, x19, #0x778
  40d88c:	csel	x19, x19, x0, eq  // eq = none
  40d890:	mov	x0, x19
  40d894:	ldp	x19, x20, [sp, #16]
  40d898:	ldr	x21, [sp, #32]
  40d89c:	ldp	x29, x30, [sp], #48
  40d8a0:	ret
  40d8a4:	nop
  40d8a8:	sub	sp, sp, #0x100
  40d8ac:	stp	x29, x30, [sp, #16]
  40d8b0:	add	x29, sp, #0x10
  40d8b4:	stp	x19, x20, [sp, #32]
  40d8b8:	mov	w19, w5
  40d8bc:	and	w20, w5, #0x2
  40d8c0:	stp	x21, x22, [sp, #48]
  40d8c4:	mov	w21, w4
  40d8c8:	stp	x23, x24, [sp, #64]
  40d8cc:	mov	x23, x1
  40d8d0:	mov	x24, x3
  40d8d4:	stp	x25, x26, [sp, #80]
  40d8d8:	mov	x26, x6
  40d8dc:	stp	x27, x28, [sp, #96]
  40d8e0:	mov	x28, x0
  40d8e4:	mov	x27, x2
  40d8e8:	str	w4, [sp, #116]
  40d8ec:	str	w5, [sp, #184]
  40d8f0:	str	x7, [sp, #200]
  40d8f4:	bl	4031d0 <__ctype_get_mb_cur_max@plt>
  40d8f8:	mov	x1, x19
  40d8fc:	str	x0, [sp, #176]
  40d900:	cmp	w21, #0x4
  40d904:	ubfx	x10, x1, #1, #1
  40d908:	b.eq	40e598 <__fxstatat@plt+0xb0b8>  // b.none
  40d90c:	ldr	w0, [sp, #116]
  40d910:	b.ls	40dca0 <__fxstatat@plt+0xa7c0>  // b.plast
  40d914:	cmp	w0, #0x7
  40d918:	b.eq	40e604 <__fxstatat@plt+0xb124>  // b.none
  40d91c:	b.ls	40e2ac <__fxstatat@plt+0xadcc>  // b.plast
  40d920:	ldr	w0, [sp, #116]
  40d924:	sub	w0, w0, #0x8
  40d928:	cmp	w0, #0x2
  40d92c:	b.hi	40ea44 <__fxstatat@plt+0xb564>  // b.pmore
  40d930:	ldr	w19, [sp, #116]
  40d934:	cmp	w19, #0xa
  40d938:	b.ne	40e490 <__fxstatat@plt+0xafb0>  // b.any
  40d93c:	mov	x19, #0x0                   	// #0
  40d940:	cbz	w20, 40e884 <__fxstatat@plt+0xb3a4>
  40d944:	ldr	x0, [sp, #256]
  40d948:	str	w10, [sp, #124]
  40d94c:	mov	w25, #0x0                   	// #0
  40d950:	bl	402c50 <strlen@plt>
  40d954:	cmp	x0, #0x0
  40d958:	ldr	w10, [sp, #124]
  40d95c:	mov	x12, x0
  40d960:	mov	w11, #0x1                   	// #1
  40d964:	mov	w5, w11
  40d968:	csel	w0, w10, wzr, ne  // ne = any
  40d96c:	str	w0, [sp, #208]
  40d970:	ldr	w0, [sp, #184]
  40d974:	mov	w7, #0x0                   	// #0
  40d978:	stp	w11, wzr, [sp, #120]
  40d97c:	and	w1, w0, w11
  40d980:	and	w0, w0, #0x4
  40d984:	stp	w1, w0, [sp, #212]
  40d988:	ldr	x0, [sp, #256]
  40d98c:	str	wzr, [sp, #144]
  40d990:	str	x0, [sp, #168]
  40d994:	str	wzr, [sp, #188]
  40d998:	str	xzr, [sp, #192]
  40d99c:	nop
  40d9a0:	mov	x4, x26
  40d9a4:	mov	w26, w5
  40d9a8:	mov	x20, #0x0                   	// #0
  40d9ac:	nop
  40d9b0:	cmp	x24, x20
  40d9b4:	cset	w21, ne  // ne = any
  40d9b8:	cmn	x24, #0x1
  40d9bc:	b.eq	40dd10 <__fxstatat@plt+0xa830>  // b.none
  40d9c0:	cbz	w21, 40dd20 <__fxstatat@plt+0xa840>
  40d9c4:	add	x3, x27, x20
  40d9c8:	cbz	w11, 40dfd4 <__fxstatat@plt+0xaaf4>
  40d9cc:	cbz	x12, 40e180 <__fxstatat@plt+0xaca0>
  40d9d0:	cmp	x12, #0x1
  40d9d4:	add	x22, x20, x12
  40d9d8:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40d9dc:	b.ne	40da0c <__fxstatat@plt+0xa52c>  // b.any
  40d9e0:	mov	x0, x27
  40d9e4:	stp	x3, x12, [sp, #128]
  40d9e8:	stp	w10, w7, [sp, #148]
  40d9ec:	str	w11, [sp, #156]
  40d9f0:	str	x4, [sp, #160]
  40d9f4:	bl	402c50 <strlen@plt>
  40d9f8:	ldp	x3, x12, [sp, #128]
  40d9fc:	mov	x24, x0
  40da00:	ldp	w10, w7, [sp, #148]
  40da04:	ldr	w11, [sp, #156]
  40da08:	ldr	x4, [sp, #160]
  40da0c:	cmp	x22, x24
  40da10:	b.hi	40e180 <__fxstatat@plt+0xaca0>  // b.pmore
  40da14:	ldr	x1, [sp, #168]
  40da18:	mov	x2, x12
  40da1c:	mov	x0, x3
  40da20:	stp	x3, x12, [sp, #128]
  40da24:	stp	w10, w7, [sp, #148]
  40da28:	str	w11, [sp, #156]
  40da2c:	str	x4, [sp, #160]
  40da30:	bl	4030e0 <memcmp@plt>
  40da34:	ldp	w10, w7, [sp, #148]
  40da38:	ldr	w11, [sp, #156]
  40da3c:	ldp	x3, x12, [sp, #128]
  40da40:	ldr	x4, [sp, #160]
  40da44:	cbnz	w0, 40e180 <__fxstatat@plt+0xaca0>
  40da48:	cbnz	w10, 40df64 <__fxstatat@plt+0xaa84>
  40da4c:	ldrb	w22, [x3]
  40da50:	cmp	w22, #0x7e
  40da54:	b.ls	40ddbc <__fxstatat@plt+0xa8dc>  // b.plast
  40da58:	ldr	x0, [sp, #176]
  40da5c:	mov	w5, w11
  40da60:	cmp	x0, #0x1
  40da64:	b.eq	40dff0 <__fxstatat@plt+0xab10>  // b.none
  40da68:	str	xzr, [sp, #248]
  40da6c:	cmn	x24, #0x1
  40da70:	b.ne	40daa8 <__fxstatat@plt+0xa5c8>  // b.any
  40da74:	mov	x0, x27
  40da78:	str	w5, [sp, #128]
  40da7c:	str	x12, [sp, #136]
  40da80:	stp	w10, w7, [sp, #148]
  40da84:	str	w11, [sp, #156]
  40da88:	str	x4, [sp, #160]
  40da8c:	bl	402c50 <strlen@plt>
  40da90:	ldr	w5, [sp, #128]
  40da94:	mov	x24, x0
  40da98:	ldp	w10, w7, [sp, #148]
  40da9c:	ldr	w11, [sp, #156]
  40daa0:	ldr	x12, [sp, #136]
  40daa4:	ldr	x4, [sp, #160]
  40daa8:	str	w22, [sp, #220]
  40daac:	ldr	w22, [sp, #144]
  40dab0:	mov	x8, #0x0                   	// #0
  40dab4:	stp	x19, x4, [sp, #224]
  40dab8:	mov	w19, w21
  40dabc:	mov	x21, x8
  40dac0:	str	x12, [sp, #128]
  40dac4:	str	w10, [sp, #136]
  40dac8:	stp	w25, w5, [sp, #148]
  40dacc:	stp	w7, w11, [sp, #156]
  40dad0:	add	x25, x20, x21
  40dad4:	add	x3, sp, #0xf8
  40dad8:	sub	x2, x24, x25
  40dadc:	add	x1, x27, x25
  40dae0:	add	x0, sp, #0xf4
  40dae4:	bl	4153c0 <__fxstatat@plt+0x11ee0>
  40dae8:	mov	x13, #0x2b                  	// #43
  40daec:	mov	x3, x0
  40daf0:	movk	x13, #0x2, lsl #32
  40daf4:	cbz	x0, 40db30 <__fxstatat@plt+0xa650>
  40daf8:	cmn	x0, #0x1
  40dafc:	b.eq	40e8c8 <__fxstatat@plt+0xb3e8>  // b.none
  40db00:	cmn	x0, #0x2
  40db04:	mov	x6, #0x1                   	// #1
  40db08:	b.eq	40e900 <__fxstatat@plt+0xb420>  // b.none
  40db0c:	cbnz	w22, 40e3fc <__fxstatat@plt+0xaf1c>
  40db10:	ldr	w0, [sp, #244]
  40db14:	add	x21, x21, x3
  40db18:	bl	4033b0 <iswprint@plt>
  40db1c:	cmp	w0, #0x0
  40db20:	csel	w19, w19, wzr, ne  // ne = any
  40db24:	add	x0, sp, #0xf8
  40db28:	bl	403090 <mbsinit@plt>
  40db2c:	cbz	w0, 40dad0 <__fxstatat@plt+0xa5f0>
  40db30:	eor	w1, w19, #0x1
  40db34:	ldr	w0, [sp, #120]
  40db38:	mov	x8, x21
  40db3c:	mov	w21, w19
  40db40:	ldp	x19, x4, [sp, #224]
  40db44:	and	w1, w0, w1
  40db48:	ldr	w10, [sp, #136]
  40db4c:	and	w1, w1, #0xff
  40db50:	ldp	w25, w5, [sp, #148]
  40db54:	ldp	w7, w11, [sp, #156]
  40db58:	ldr	w22, [sp, #220]
  40db5c:	ldr	x12, [sp, #128]
  40db60:	cmp	x8, #0x1
  40db64:	b.hi	40db78 <__fxstatat@plt+0xa698>  // b.pmore
  40db68:	cbz	w1, 40e064 <__fxstatat@plt+0xab84>
  40db6c:	nop
  40db70:	ldr	w1, [sp, #120]
  40db74:	mov	w21, #0x0                   	// #0
  40db78:	add	x8, x8, x20
  40db7c:	mov	w9, #0x0                   	// #0
  40db80:	mov	w2, #0x27                  	// #39
  40db84:	mov	w3, #0x5c                  	// #92
  40db88:	mov	w6, #0x24                  	// #36
  40db8c:	cbz	w1, 40dc44 <__fxstatat@plt+0xa764>
  40db90:	cbnz	w10, 40e47c <__fxstatat@plt+0xaf9c>
  40db94:	eor	w0, w25, #0x1
  40db98:	ands	w0, w7, w0
  40db9c:	b.eq	40dbd4 <__fxstatat@plt+0xa6f4>  // b.none
  40dba0:	cmp	x23, x19
  40dba4:	b.ls	40dbac <__fxstatat@plt+0xa6cc>  // b.plast
  40dba8:	strb	w2, [x28, x19]
  40dbac:	add	x9, x19, #0x1
  40dbb0:	cmp	x23, x9
  40dbb4:	b.ls	40dbbc <__fxstatat@plt+0xa6dc>  // b.plast
  40dbb8:	strb	w6, [x28, x9]
  40dbbc:	add	x9, x19, #0x2
  40dbc0:	cmp	x23, x9
  40dbc4:	b.ls	40dbcc <__fxstatat@plt+0xa6ec>  // b.plast
  40dbc8:	strb	w2, [x28, x9]
  40dbcc:	add	x19, x19, #0x3
  40dbd0:	mov	w25, w0
  40dbd4:	cmp	x23, x19
  40dbd8:	b.ls	40dbe0 <__fxstatat@plt+0xa700>  // b.plast
  40dbdc:	strb	w3, [x28, x19]
  40dbe0:	add	x0, x19, #0x1
  40dbe4:	cmp	x23, x0
  40dbe8:	b.ls	40dbf8 <__fxstatat@plt+0xa718>  // b.plast
  40dbec:	lsr	w9, w22, #6
  40dbf0:	add	w9, w9, #0x30
  40dbf4:	strb	w9, [x28, x0]
  40dbf8:	add	x0, x19, #0x2
  40dbfc:	cmp	x23, x0
  40dc00:	b.ls	40dc10 <__fxstatat@plt+0xa730>  // b.plast
  40dc04:	ubfx	x9, x22, #3, #3
  40dc08:	add	w9, w9, #0x30
  40dc0c:	strb	w9, [x28, x0]
  40dc10:	and	w22, w22, #0x7
  40dc14:	add	x20, x20, #0x1
  40dc18:	add	w22, w22, #0x30
  40dc1c:	cmp	x8, x20
  40dc20:	add	x19, x19, #0x3
  40dc24:	b.ls	40de64 <__fxstatat@plt+0xa984>  // b.plast
  40dc28:	mov	w9, w1
  40dc2c:	cmp	x23, x19
  40dc30:	b.ls	40dc38 <__fxstatat@plt+0xa758>  // b.plast
  40dc34:	strb	w22, [x28, x19]
  40dc38:	ldrb	w22, [x27, x20]
  40dc3c:	add	x19, x19, #0x1
  40dc40:	cbnz	w1, 40db90 <__fxstatat@plt+0xa6b0>
  40dc44:	eor	w0, w9, #0x1
  40dc48:	and	w0, w25, w0
  40dc4c:	and	w0, w0, #0xff
  40dc50:	cbz	w5, 40dc64 <__fxstatat@plt+0xa784>
  40dc54:	cmp	x23, x19
  40dc58:	b.ls	40dc60 <__fxstatat@plt+0xa780>  // b.plast
  40dc5c:	strb	w3, [x28, x19]
  40dc60:	add	x19, x19, #0x1
  40dc64:	add	x20, x20, #0x1
  40dc68:	cmp	x20, x8
  40dc6c:	b.cs	40df00 <__fxstatat@plt+0xaa20>  // b.hs, b.nlast
  40dc70:	cbz	w0, 40e64c <__fxstatat@plt+0xb16c>
  40dc74:	cmp	x23, x19
  40dc78:	b.ls	40dc80 <__fxstatat@plt+0xa7a0>  // b.plast
  40dc7c:	strb	w2, [x28, x19]
  40dc80:	add	x0, x19, #0x1
  40dc84:	cmp	x23, x0
  40dc88:	b.ls	40dc90 <__fxstatat@plt+0xa7b0>  // b.plast
  40dc8c:	strb	w2, [x28, x0]
  40dc90:	add	x19, x19, #0x2
  40dc94:	mov	w5, #0x0                   	// #0
  40dc98:	mov	w25, #0x0                   	// #0
  40dc9c:	b	40dc2c <__fxstatat@plt+0xa74c>
  40dca0:	cmp	w21, #0x1
  40dca4:	b.eq	40e6a0 <__fxstatat@plt+0xb1c0>  // b.none
  40dca8:	b.ls	40e260 <__fxstatat@plt+0xad80>  // b.plast
  40dcac:	cmp	w0, #0x2
  40dcb0:	b.eq	40e718 <__fxstatat@plt+0xb238>  // b.none
  40dcb4:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40dcb8:	add	x0, x0, #0x7a0
  40dcbc:	str	x0, [sp, #168]
  40dcc0:	mov	w1, #0x1                   	// #1
  40dcc4:	ldr	w0, [sp, #184]
  40dcc8:	mov	w7, w1
  40dccc:	mov	w5, w1
  40dcd0:	mov	w10, w1
  40dcd4:	stp	w1, w1, [sp, #120]
  40dcd8:	mov	w11, #0x0                   	// #0
  40dcdc:	str	w1, [sp, #144]
  40dce0:	mov	w25, #0x0                   	// #0
  40dce4:	str	w1, [sp, #208]
  40dce8:	and	w1, w0, w1
  40dcec:	and	w0, w0, #0x4
  40dcf0:	mov	x12, #0x1                   	// #1
  40dcf4:	mov	x19, #0x0                   	// #0
  40dcf8:	str	wzr, [sp, #188]
  40dcfc:	str	xzr, [sp, #192]
  40dd00:	stp	w1, w0, [sp, #212]
  40dd04:	mov	w0, #0x2                   	// #2
  40dd08:	str	w0, [sp, #116]
  40dd0c:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40dd10:	ldrb	w0, [x27, x20]
  40dd14:	cmp	w0, #0x0
  40dd18:	cset	w21, ne  // ne = any
  40dd1c:	cbnz	w21, 40d9c4 <__fxstatat@plt+0xa4e4>
  40dd20:	ldr	w0, [sp, #144]
  40dd24:	cmp	x19, #0x0
  40dd28:	mov	w5, w26
  40dd2c:	mov	x26, x4
  40dd30:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40dd34:	b.ne	40e094 <__fxstatat@plt+0xabb4>  // b.any
  40dd38:	eor	w10, w10, #0x1
  40dd3c:	ands	w7, w10, w7
  40dd40:	b.eq	40e950 <__fxstatat@plt+0xb470>  // b.none
  40dd44:	ldr	w0, [sp, #188]
  40dd48:	cbz	w0, 40e954 <__fxstatat@plt+0xb474>
  40dd4c:	cbnz	w5, 40e9b0 <__fxstatat@plt+0xb4d0>
  40dd50:	ldr	x2, [sp, #192]
  40dd54:	cmp	x23, #0x0
  40dd58:	cset	w0, eq  // eq = none
  40dd5c:	cmp	x2, #0x0
  40dd60:	mov	x1, x2
  40dd64:	csel	w0, w0, wzr, ne  // ne = any
  40dd68:	cbz	w0, 40e9a8 <__fxstatat@plt+0xb4c8>
  40dd6c:	str	w0, [sp, #188]
  40dd70:	mov	w0, #0x27                  	// #39
  40dd74:	ldr	x23, [sp, #192]
  40dd78:	str	x1, [sp, #192]
  40dd7c:	mov	w1, #0x1                   	// #1
  40dd80:	mov	x12, #0x1                   	// #1
  40dd84:	mov	w7, w1
  40dd88:	mov	x19, x12
  40dd8c:	mov	w11, #0x0                   	// #0
  40dd90:	mov	w10, #0x0                   	// #0
  40dd94:	strb	w0, [x28]
  40dd98:	mov	w0, #0x2                   	// #2
  40dd9c:	str	w0, [sp, #116]
  40dda0:	str	w1, [sp, #124]
  40dda4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40dda8:	add	x1, x1, #0x7a0
  40ddac:	str	wzr, [sp, #144]
  40ddb0:	str	x1, [sp, #168]
  40ddb4:	str	wzr, [sp, #208]
  40ddb8:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40ddbc:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40ddc0:	add	x0, x0, #0x820
  40ddc4:	ldrh	w0, [x0, w22, uxtw #1]
  40ddc8:	adr	x1, 40ddd4 <__fxstatat@plt+0xa8f4>
  40ddcc:	add	x0, x1, w0, sxth #2
  40ddd0:	br	x0
  40ddd4:	ldr	w0, [sp, #124]
  40ddd8:	cbnz	w0, 40e8f0 <__fxstatat@plt+0xb410>
  40dddc:	mov	w0, w25
  40dde0:	mov	w21, w11
  40dde4:	mov	w5, w11
  40dde8:	cbz	x4, 40def8 <__fxstatat@plt+0xaa18>
  40ddec:	ubfx	x1, x22, #5, #8
  40ddf0:	ldr	w1, [x4, x1, lsl #2]
  40ddf4:	lsr	w1, w1, w22
  40ddf8:	tbz	w1, #0, 40def8 <__fxstatat@plt+0xaa18>
  40ddfc:	cbnz	w10, 40df44 <__fxstatat@plt+0xaa64>
  40de00:	eor	w1, w25, #0x1
  40de04:	ands	w1, w7, w1
  40de08:	b.eq	40de4c <__fxstatat@plt+0xa96c>  // b.none
  40de0c:	cmp	x23, x19
  40de10:	b.ls	40de1c <__fxstatat@plt+0xa93c>  // b.plast
  40de14:	mov	w0, #0x27                  	// #39
  40de18:	strb	w0, [x28, x19]
  40de1c:	add	x0, x19, #0x1
  40de20:	cmp	x23, x0
  40de24:	b.ls	40de30 <__fxstatat@plt+0xa950>  // b.plast
  40de28:	mov	w2, #0x24                  	// #36
  40de2c:	strb	w2, [x28, x0]
  40de30:	add	x0, x19, #0x2
  40de34:	cmp	x23, x0
  40de38:	b.ls	40de44 <__fxstatat@plt+0xa964>  // b.plast
  40de3c:	mov	w2, #0x27                  	// #39
  40de40:	strb	w2, [x28, x0]
  40de44:	add	x19, x19, #0x3
  40de48:	mov	w25, w1
  40de4c:	cmp	x23, x19
  40de50:	b.ls	40de5c <__fxstatat@plt+0xa97c>  // b.plast
  40de54:	mov	w0, #0x5c                  	// #92
  40de58:	strb	w0, [x28, x19]
  40de5c:	add	x19, x19, #0x1
  40de60:	add	x20, x20, #0x1
  40de64:	cmp	x19, x23
  40de68:	b.cs	40de70 <__fxstatat@plt+0xa990>  // b.hs, b.nlast
  40de6c:	strb	w22, [x28, x19]
  40de70:	cmp	w21, #0x0
  40de74:	add	x19, x19, #0x1
  40de78:	csel	w26, w26, wzr, ne  // ne = any
  40de7c:	b	40d9b0 <__fxstatat@plt+0xa4d0>
  40de80:	cbnz	w10, 40e09c <__fxstatat@plt+0xabbc>
  40de84:	mov	w5, #0x0                   	// #0
  40de88:	ldr	x1, [sp, #192]
  40de8c:	cmp	x23, #0x0
  40de90:	mov	x0, #0x0                   	// #0
  40de94:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40de98:	b.eq	40dedc <__fxstatat@plt+0xa9fc>  // b.none
  40de9c:	cmp	x23, x19
  40dea0:	b.ls	40deac <__fxstatat@plt+0xa9cc>  // b.plast
  40dea4:	mov	w0, #0x27                  	// #39
  40dea8:	strb	w0, [x28, x19]
  40deac:	add	x0, x19, #0x1
  40deb0:	cmp	x23, x0
  40deb4:	b.ls	40dec0 <__fxstatat@plt+0xa9e0>  // b.plast
  40deb8:	mov	w1, #0x5c                  	// #92
  40debc:	strb	w1, [x28, x0]
  40dec0:	add	x1, x19, #0x2
  40dec4:	mov	x0, x23
  40dec8:	cmp	x23, x1
  40decc:	b.ls	40e9e0 <__fxstatat@plt+0xb500>  // b.plast
  40ded0:	ldr	x23, [sp, #192]
  40ded4:	mov	w2, #0x27                  	// #39
  40ded8:	strb	w2, [x28, x1]
  40dedc:	add	x19, x19, #0x3
  40dee0:	mov	w22, #0x27                  	// #39
  40dee4:	mov	w25, #0x0                   	// #0
  40dee8:	str	w21, [sp, #188]
  40deec:	str	x23, [sp, #192]
  40def0:	mov	x23, x0
  40def4:	mov	w0, #0x0                   	// #0
  40def8:	cbnz	w5, 40ddfc <__fxstatat@plt+0xa91c>
  40defc:	add	x20, x20, #0x1
  40df00:	cbz	w0, 40de64 <__fxstatat@plt+0xa984>
  40df04:	cmp	x23, x19
  40df08:	b.ls	40df14 <__fxstatat@plt+0xaa34>  // b.plast
  40df0c:	mov	w0, #0x27                  	// #39
  40df10:	strb	w0, [x28, x19]
  40df14:	add	x0, x19, #0x1
  40df18:	cmp	x23, x0
  40df1c:	b.ls	40df28 <__fxstatat@plt+0xaa48>  // b.plast
  40df20:	mov	w1, #0x27                  	// #39
  40df24:	strb	w1, [x28, x0]
  40df28:	add	x19, x19, #0x2
  40df2c:	mov	w25, #0x0                   	// #0
  40df30:	b	40de64 <__fxstatat@plt+0xa984>
  40df34:	mov	w22, #0x66                  	// #102
  40df38:	mov	w21, #0x0                   	// #0
  40df3c:	nop
  40df40:	cbz	w10, 40de00 <__fxstatat@plt+0xa920>
  40df44:	ldr	w0, [sp, #120]
  40df48:	and	w0, w0, w7
  40df4c:	str	w0, [sp, #120]
  40df50:	ldp	w1, w0, [sp, #116]
  40df54:	cmp	w0, #0x0
  40df58:	mov	w0, #0x4                   	// #4
  40df5c:	csel	w0, w1, w0, eq  // eq = none
  40df60:	str	w0, [sp, #116]
  40df64:	ldr	w4, [sp, #116]
  40df68:	mov	x3, x24
  40df6c:	ldr	x7, [sp, #200]
  40df70:	mov	x2, x27
  40df74:	ldr	x0, [sp, #256]
  40df78:	str	x0, [sp]
  40df7c:	ldr	w0, [sp, #184]
  40df80:	mov	x1, x23
  40df84:	mov	x6, #0x0                   	// #0
  40df88:	and	w5, w0, #0xfffffffd
  40df8c:	mov	x0, x28
  40df90:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40df94:	mov	x19, x0
  40df98:	mov	x0, x19
  40df9c:	ldp	x29, x30, [sp, #16]
  40dfa0:	ldp	x19, x20, [sp, #32]
  40dfa4:	ldp	x21, x22, [sp, #48]
  40dfa8:	ldp	x23, x24, [sp, #64]
  40dfac:	ldp	x25, x26, [sp, #80]
  40dfb0:	ldp	x27, x28, [sp, #96]
  40dfb4:	add	sp, sp, #0x100
  40dfb8:	ret
  40dfbc:	mov	w22, #0x62                  	// #98
  40dfc0:	mov	w21, #0x0                   	// #0
  40dfc4:	b	40df40 <__fxstatat@plt+0xaa60>
  40dfc8:	mov	w22, #0x61                  	// #97
  40dfcc:	mov	w21, #0x0                   	// #0
  40dfd0:	b	40df40 <__fxstatat@plt+0xaa60>
  40dfd4:	ldrb	w22, [x27, x20]
  40dfd8:	cmp	w22, #0x7e
  40dfdc:	b.ls	40e044 <__fxstatat@plt+0xab64>  // b.plast
  40dfe0:	ldr	x0, [sp, #176]
  40dfe4:	mov	w5, #0x0                   	// #0
  40dfe8:	cmp	x0, #0x1
  40dfec:	b.ne	40da68 <__fxstatat@plt+0xa588>  // b.any
  40dff0:	str	w5, [sp, #128]
  40dff4:	str	x12, [sp, #136]
  40dff8:	stp	w10, w7, [sp, #148]
  40dffc:	str	w11, [sp, #156]
  40e000:	str	x4, [sp, #160]
  40e004:	bl	403140 <__ctype_b_loc@plt>
  40e008:	ldr	x0, [x0]
  40e00c:	ldr	w5, [sp, #128]
  40e010:	ldp	w10, w7, [sp, #148]
  40e014:	ldrh	w21, [x0, w22, uxtw #1]
  40e018:	ldr	w11, [sp, #156]
  40e01c:	ands	w0, w21, #0x4000
  40e020:	ldr	w0, [sp, #120]
  40e024:	cset	w1, eq  // eq = none
  40e028:	ubfx	x21, x21, #14, #1
  40e02c:	and	w1, w0, w1
  40e030:	ldr	x12, [sp, #136]
  40e034:	ldr	x4, [sp, #160]
  40e038:	ldr	x8, [sp, #176]
  40e03c:	cbz	w1, 40e064 <__fxstatat@plt+0xab84>
  40e040:	b	40db70 <__fxstatat@plt+0xa690>
  40e044:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e048:	add	x0, x0, #0x920
  40e04c:	ldrh	w0, [x0, w22, uxtw #1]
  40e050:	adr	x1, 40e05c <__fxstatat@plt+0xab7c>
  40e054:	add	x0, x1, w0, sxth #2
  40e058:	br	x0
  40e05c:	mov	w21, w11
  40e060:	mov	w5, #0x0                   	// #0
  40e064:	ldr	w1, [sp, #124]
  40e068:	mov	w0, w25
  40e06c:	cbz	w1, 40dde8 <__fxstatat@plt+0xa908>
  40e070:	mov	w0, w25
  40e074:	cbnz	w10, 40dde8 <__fxstatat@plt+0xa908>
  40e078:	mov	w0, w25
  40e07c:	cbnz	w5, 40ddfc <__fxstatat@plt+0xa91c>
  40e080:	b	40defc <__fxstatat@plt+0xaa1c>
  40e084:	mov	w5, #0x0                   	// #0
  40e088:	mov	w21, #0x0                   	// #0
  40e08c:	ldr	w0, [sp, #144]
  40e090:	cbz	w0, 40e064 <__fxstatat@plt+0xab84>
  40e094:	mov	w0, #0x2                   	// #2
  40e098:	str	w0, [sp, #116]
  40e09c:	ldp	w1, w0, [sp, #116]
  40e0a0:	cmp	w0, #0x0
  40e0a4:	mov	w0, #0x4                   	// #4
  40e0a8:	csel	w0, w1, w0, eq  // eq = none
  40e0ac:	str	w0, [sp, #116]
  40e0b0:	b	40df64 <__fxstatat@plt+0xaa84>
  40e0b4:	ldr	w0, [sp, #116]
  40e0b8:	cmp	w0, #0x2
  40e0bc:	b.eq	40e3e0 <__fxstatat@plt+0xaf00>  // b.none
  40e0c0:	mov	w5, #0x0                   	// #0
  40e0c4:	ldr	w0, [sp, #116]
  40e0c8:	cmp	w0, #0x5
  40e0cc:	b.ne	40e0f0 <__fxstatat@plt+0xac10>  // b.any
  40e0d0:	ldr	w0, [sp, #216]
  40e0d4:	cbz	w0, 40e0f0 <__fxstatat@plt+0xac10>
  40e0d8:	add	x6, x20, #0x2
  40e0dc:	cmp	x6, x24
  40e0e0:	b.cs	40e0f0 <__fxstatat@plt+0xac10>  // b.hs, b.nlast
  40e0e4:	ldrb	w22, [x3, #1]
  40e0e8:	cmp	w22, #0x3f
  40e0ec:	b.eq	40e734 <__fxstatat@plt+0xb254>  // b.none
  40e0f0:	mov	w21, #0x0                   	// #0
  40e0f4:	mov	w22, #0x3f                  	// #63
  40e0f8:	b	40e064 <__fxstatat@plt+0xab84>
  40e0fc:	ldr	w0, [sp, #116]
  40e100:	cmp	w0, #0x2
  40e104:	b.eq	40de80 <__fxstatat@plt+0xa9a0>  // b.none
  40e108:	mov	w5, #0x0                   	// #0
  40e10c:	mov	w22, #0x27                  	// #39
  40e110:	str	w21, [sp, #188]
  40e114:	b	40e064 <__fxstatat@plt+0xab84>
  40e118:	mov	w5, #0x0                   	// #0
  40e11c:	mov	w0, #0x74                  	// #116
  40e120:	ldr	w1, [sp, #144]
  40e124:	cbnz	w1, 40e094 <__fxstatat@plt+0xabb4>
  40e128:	ldr	w1, [sp, #120]
  40e12c:	cbnz	w1, 40e140 <__fxstatat@plt+0xac60>
  40e130:	mov	w0, w25
  40e134:	mov	w21, #0x0                   	// #0
  40e138:	cbnz	w10, 40dde8 <__fxstatat@plt+0xa908>
  40e13c:	b	40e078 <__fxstatat@plt+0xab98>
  40e140:	mov	w22, w0
  40e144:	mov	w21, #0x0                   	// #0
  40e148:	b	40df40 <__fxstatat@plt+0xaa60>
  40e14c:	mov	w5, #0x0                   	// #0
  40e150:	mov	w0, #0x66                  	// #102
  40e154:	b	40e128 <__fxstatat@plt+0xac48>
  40e158:	mov	w5, #0x0                   	// #0
  40e15c:	mov	w0, #0x62                  	// #98
  40e160:	b	40e128 <__fxstatat@plt+0xac48>
  40e164:	ldr	w0, [sp, #120]
  40e168:	cbnz	w0, 40e1b0 <__fxstatat@plt+0xacd0>
  40e16c:	ldr	w0, [sp, #212]
  40e170:	mov	w5, #0x0                   	// #0
  40e174:	cbz	w0, 40e130 <__fxstatat@plt+0xac50>
  40e178:	add	x20, x20, #0x1
  40e17c:	b	40d9b0 <__fxstatat@plt+0xa4d0>
  40e180:	ldrb	w22, [x3]
  40e184:	cmp	w22, #0x7e
  40e188:	b.hi	40dfe0 <__fxstatat@plt+0xab00>  // b.pmore
  40e18c:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e190:	add	x0, x0, #0xa20
  40e194:	ldrh	w0, [x0, w22, uxtw #1]
  40e198:	adr	x1, 40e1a4 <__fxstatat@plt+0xacc4>
  40e19c:	add	x0, x1, w0, sxth #2
  40e1a0:	br	x0
  40e1a4:	mov	w5, #0x0                   	// #0
  40e1a8:	mov	w21, #0x0                   	// #0
  40e1ac:	b	40e064 <__fxstatat@plt+0xab84>
  40e1b0:	cbnz	w10, 40e47c <__fxstatat@plt+0xaf9c>
  40e1b4:	mov	w5, #0x0                   	// #0
  40e1b8:	eor	w0, w25, #0x1
  40e1bc:	ands	w0, w7, w0
  40e1c0:	b.eq	40e37c <__fxstatat@plt+0xae9c>  // b.none
  40e1c4:	cmp	x23, x19
  40e1c8:	b.ls	40e1d4 <__fxstatat@plt+0xacf4>  // b.plast
  40e1cc:	mov	w1, #0x27                  	// #39
  40e1d0:	strb	w1, [x28, x19]
  40e1d4:	add	x1, x19, #0x1
  40e1d8:	cmp	x23, x1
  40e1dc:	b.ls	40e1e8 <__fxstatat@plt+0xad08>  // b.plast
  40e1e0:	mov	w2, #0x24                  	// #36
  40e1e4:	strb	w2, [x28, x1]
  40e1e8:	add	x1, x19, #0x2
  40e1ec:	cmp	x23, x1
  40e1f0:	b.ls	40e1fc <__fxstatat@plt+0xad1c>  // b.plast
  40e1f4:	mov	w2, #0x27                  	// #39
  40e1f8:	strb	w2, [x28, x1]
  40e1fc:	add	x1, x19, #0x3
  40e200:	cmp	x23, x1
  40e204:	b.ls	40e448 <__fxstatat@plt+0xaf68>  // b.plast
  40e208:	mov	w25, w0
  40e20c:	mov	w0, #0x5c                  	// #92
  40e210:	strb	w0, [x28, x1]
  40e214:	ldr	w0, [sp, #116]
  40e218:	add	x19, x1, #0x1
  40e21c:	cmp	w0, #0x2
  40e220:	b.eq	40e450 <__fxstatat@plt+0xaf70>  // b.none
  40e224:	add	x0, x20, #0x1
  40e228:	cmp	x0, x24
  40e22c:	b.cs	40e464 <__fxstatat@plt+0xaf84>  // b.hs, b.nlast
  40e230:	ldrb	w2, [x27, x0]
  40e234:	mov	w22, #0x30                  	// #48
  40e238:	mov	w0, #0x0                   	// #0
  40e23c:	sub	w2, w2, #0x30
  40e240:	and	w2, w2, #0xff
  40e244:	cmp	w2, #0x9
  40e248:	b.ls	40e4c4 <__fxstatat@plt+0xafe4>  // b.plast
  40e24c:	ldr	w1, [sp, #124]
  40e250:	mov	w21, #0x0                   	// #0
  40e254:	cbz	w1, 40dde8 <__fxstatat@plt+0xa908>
  40e258:	cbnz	w5, 40ddfc <__fxstatat@plt+0xa91c>
  40e25c:	b	40defc <__fxstatat@plt+0xaa1c>
  40e260:	cbnz	w0, 40ea44 <__fxstatat@plt+0xb564>
  40e264:	ldr	w0, [sp, #184]
  40e268:	mov	w5, #0x1                   	// #1
  40e26c:	mov	w7, #0x0                   	// #0
  40e270:	mov	w11, #0x0                   	// #0
  40e274:	and	w1, w0, w5
  40e278:	mov	w25, #0x0                   	// #0
  40e27c:	and	w0, w0, #0x4
  40e280:	mov	w10, #0x0                   	// #0
  40e284:	mov	x12, #0x0                   	// #0
  40e288:	mov	x19, #0x0                   	// #0
  40e28c:	stp	wzr, w5, [sp, #120]
  40e290:	str	wzr, [sp, #144]
  40e294:	str	xzr, [sp, #168]
  40e298:	str	wzr, [sp, #188]
  40e29c:	str	xzr, [sp, #192]
  40e2a0:	stp	wzr, w1, [sp, #208]
  40e2a4:	str	w0, [sp, #216]
  40e2a8:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40e2ac:	cmp	w0, #0x5
  40e2b0:	b.ne	40e314 <__fxstatat@plt+0xae34>  // b.any
  40e2b4:	ldr	w0, [sp, #184]
  40e2b8:	and	w1, w0, #0x1
  40e2bc:	and	w0, w0, #0x4
  40e2c0:	stp	w1, w0, [sp, #212]
  40e2c4:	cbnz	w20, 40e7bc <__fxstatat@plt+0xb2dc>
  40e2c8:	cbz	x23, 40e6d8 <__fxstatat@plt+0xb1f8>
  40e2cc:	mov	w11, #0x1                   	// #1
  40e2d0:	mov	w0, #0x22                  	// #34
  40e2d4:	mov	x12, #0x1                   	// #1
  40e2d8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40e2dc:	mov	w5, w11
  40e2e0:	add	x1, x1, #0x778
  40e2e4:	mov	x19, x12
  40e2e8:	mov	w7, #0x0                   	// #0
  40e2ec:	mov	w25, #0x0                   	// #0
  40e2f0:	mov	w10, #0x0                   	// #0
  40e2f4:	strb	w0, [x28]
  40e2f8:	stp	w11, wzr, [sp, #120]
  40e2fc:	str	wzr, [sp, #144]
  40e300:	str	x1, [sp, #168]
  40e304:	str	wzr, [sp, #188]
  40e308:	str	xzr, [sp, #192]
  40e30c:	str	wzr, [sp, #208]
  40e310:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40e314:	cmp	w0, #0x6
  40e318:	b.ne	40ea44 <__fxstatat@plt+0xb564>  // b.any
  40e31c:	mov	w0, #0x1                   	// #1
  40e320:	mov	w1, w0
  40e324:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e328:	add	x0, x0, #0x778
  40e32c:	str	x0, [sp, #168]
  40e330:	mov	w11, w1
  40e334:	ldr	w0, [sp, #184]
  40e338:	mov	w5, w1
  40e33c:	mov	w10, w1
  40e340:	stp	w1, wzr, [sp, #120]
  40e344:	str	w1, [sp, #208]
  40e348:	and	w1, w0, w1
  40e34c:	and	w0, w0, #0x4
  40e350:	mov	w7, #0x0                   	// #0
  40e354:	mov	w25, #0x0                   	// #0
  40e358:	mov	x12, #0x1                   	// #1
  40e35c:	mov	x19, #0x0                   	// #0
  40e360:	str	wzr, [sp, #144]
  40e364:	str	wzr, [sp, #188]
  40e368:	str	xzr, [sp, #192]
  40e36c:	stp	w1, w0, [sp, #212]
  40e370:	mov	w0, #0x5                   	// #5
  40e374:	str	w0, [sp, #116]
  40e378:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40e37c:	mov	x1, x19
  40e380:	cmp	x23, x19
  40e384:	b.ls	40e214 <__fxstatat@plt+0xad34>  // b.plast
  40e388:	mov	w0, w25
  40e38c:	mov	w25, w0
  40e390:	mov	w0, #0x5c                  	// #92
  40e394:	strb	w0, [x28, x1]
  40e398:	b	40e214 <__fxstatat@plt+0xad34>
  40e39c:	mov	w5, #0x0                   	// #0
  40e3a0:	cmp	x24, #0x1
  40e3a4:	cset	w0, ne  // ne = any
  40e3a8:	cmn	x24, #0x1
  40e3ac:	b.eq	40e3c0 <__fxstatat@plt+0xaee0>  // b.none
  40e3b0:	cbnz	w0, 40e1a8 <__fxstatat@plt+0xacc8>
  40e3b4:	cbz	x20, 40e08c <__fxstatat@plt+0xabac>
  40e3b8:	mov	w21, #0x0                   	// #0
  40e3bc:	b	40e064 <__fxstatat@plt+0xab84>
  40e3c0:	ldrb	w0, [x27, #1]
  40e3c4:	cmp	w0, #0x0
  40e3c8:	cset	w0, ne  // ne = any
  40e3cc:	cbnz	w0, 40e1a8 <__fxstatat@plt+0xacc8>
  40e3d0:	b	40e3b4 <__fxstatat@plt+0xaed4>
  40e3d4:	mov	w5, #0x0                   	// #0
  40e3d8:	cbnz	x20, 40e3b8 <__fxstatat@plt+0xaed8>
  40e3dc:	b	40e08c <__fxstatat@plt+0xabac>
  40e3e0:	cbnz	w10, 40e09c <__fxstatat@plt+0xabbc>
  40e3e4:	mov	w5, #0x0                   	// #0
  40e3e8:	mov	w0, w25
  40e3ec:	mov	w21, #0x0                   	// #0
  40e3f0:	mov	w22, #0x3f                  	// #63
  40e3f4:	cbnz	w5, 40ddfc <__fxstatat@plt+0xa91c>
  40e3f8:	b	40defc <__fxstatat@plt+0xaa1c>
  40e3fc:	cmp	x0, #0x1
  40e400:	b.eq	40db10 <__fxstatat@plt+0xa630>  // b.none
  40e404:	add	x2, x25, #0x1
  40e408:	add	x0, x27, x0
  40e40c:	add	x2, x27, x2
  40e410:	add	x9, x0, x25
  40e414:	b	40e424 <__fxstatat@plt+0xaf44>
  40e418:	add	x2, x2, #0x1
  40e41c:	cmp	x9, x2
  40e420:	b.eq	40db10 <__fxstatat@plt+0xa630>  // b.none
  40e424:	ldrb	w0, [x2]
  40e428:	sub	w0, w0, #0x5b
  40e42c:	and	w0, w0, #0xff
  40e430:	cmp	w0, #0x21
  40e434:	b.hi	40e418 <__fxstatat@plt+0xaf38>  // b.pmore
  40e438:	lsl	x0, x6, x0
  40e43c:	tst	x0, x13
  40e440:	b.eq	40e418 <__fxstatat@plt+0xaf38>  // b.none
  40e444:	b	40e094 <__fxstatat@plt+0xabb4>
  40e448:	add	x19, x19, #0x4
  40e44c:	mov	w25, w0
  40e450:	mov	w0, #0x0                   	// #0
  40e454:	mov	w21, #0x0                   	// #0
  40e458:	mov	w22, #0x30                  	// #48
  40e45c:	cbnz	w5, 40ddfc <__fxstatat@plt+0xa91c>
  40e460:	b	40defc <__fxstatat@plt+0xaa1c>
  40e464:	ldr	w1, [sp, #124]
  40e468:	mov	w0, #0x0                   	// #0
  40e46c:	mov	w22, #0x30                  	// #48
  40e470:	mov	w21, #0x0                   	// #0
  40e474:	cbz	w1, 40dde8 <__fxstatat@plt+0xa908>
  40e478:	b	40e258 <__fxstatat@plt+0xad78>
  40e47c:	str	w7, [sp, #120]
  40e480:	b	40e09c <__fxstatat@plt+0xabbc>
  40e484:	mov	w5, w11
  40e488:	mov	w21, #0x0                   	// #0
  40e48c:	b	40e064 <__fxstatat@plt+0xab84>
  40e490:	mov	w1, w19
  40e494:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e498:	add	x0, x0, #0x7a8
  40e49c:	str	w10, [sp, #120]
  40e4a0:	bl	40d740 <__fxstatat@plt+0xa260>
  40e4a4:	str	x0, [sp, #200]
  40e4a8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  40e4ac:	add	x0, x1, #0x7a0
  40e4b0:	mov	w1, w19
  40e4b4:	bl	40d740 <__fxstatat@plt+0xa260>
  40e4b8:	ldr	w10, [sp, #120]
  40e4bc:	str	x0, [sp, #256]
  40e4c0:	b	40d93c <__fxstatat@plt+0xa45c>
  40e4c4:	cmp	x23, x19
  40e4c8:	b.ls	40e4d0 <__fxstatat@plt+0xaff0>  // b.plast
  40e4cc:	strb	w22, [x28, x19]
  40e4d0:	add	x0, x1, #0x2
  40e4d4:	cmp	x23, x0
  40e4d8:	b.ls	40e4e4 <__fxstatat@plt+0xb004>  // b.plast
  40e4dc:	mov	w2, #0x30                  	// #48
  40e4e0:	strb	w2, [x28, x0]
  40e4e4:	add	x19, x1, #0x3
  40e4e8:	mov	w0, #0x0                   	// #0
  40e4ec:	mov	w22, #0x30                  	// #48
  40e4f0:	b	40e24c <__fxstatat@plt+0xad6c>
  40e4f4:	mov	w5, #0x0                   	// #0
  40e4f8:	ldr	w0, [sp, #116]
  40e4fc:	cmp	w0, #0x2
  40e500:	b.eq	40e580 <__fxstatat@plt+0xb0a0>  // b.none
  40e504:	ldr	w1, [sp, #208]
  40e508:	mov	w22, #0x5c                  	// #92
  40e50c:	mov	w0, w22
  40e510:	cbz	w1, 40e128 <__fxstatat@plt+0xac48>
  40e514:	add	x20, x20, #0x1
  40e518:	mov	w0, w25
  40e51c:	mov	w21, #0x0                   	// #0
  40e520:	b	40df00 <__fxstatat@plt+0xaa20>
  40e524:	mov	w5, #0x0                   	// #0
  40e528:	mov	w0, #0x76                  	// #118
  40e52c:	b	40e128 <__fxstatat@plt+0xac48>
  40e530:	mov	w21, w11
  40e534:	mov	w5, #0x0                   	// #0
  40e538:	b	40e08c <__fxstatat@plt+0xabac>
  40e53c:	mov	w5, #0x0                   	// #0
  40e540:	mov	w0, #0x72                  	// #114
  40e544:	b	40e120 <__fxstatat@plt+0xac40>
  40e548:	mov	w5, #0x0                   	// #0
  40e54c:	mov	w0, #0x6e                  	// #110
  40e550:	b	40e120 <__fxstatat@plt+0xac40>
  40e554:	mov	w5, #0x0                   	// #0
  40e558:	mov	w0, #0x61                  	// #97
  40e55c:	b	40e128 <__fxstatat@plt+0xac48>
  40e560:	mov	w5, #0x0                   	// #0
  40e564:	mov	w22, #0xa                   	// #10
  40e568:	mov	w0, #0x6e                  	// #110
  40e56c:	b	40e128 <__fxstatat@plt+0xac48>
  40e570:	mov	w5, #0x0                   	// #0
  40e574:	mov	w22, #0xd                   	// #13
  40e578:	mov	w0, #0x72                  	// #114
  40e57c:	b	40e128 <__fxstatat@plt+0xac48>
  40e580:	cbnz	w10, 40e09c <__fxstatat@plt+0xabbc>
  40e584:	add	x20, x20, #0x1
  40e588:	mov	w0, w25
  40e58c:	mov	w21, #0x0                   	// #0
  40e590:	mov	w22, #0x5c                  	// #92
  40e594:	b	40df00 <__fxstatat@plt+0xaa20>
  40e598:	ldr	w0, [sp, #184]
  40e59c:	and	w1, w0, #0x1
  40e5a0:	and	w0, w0, #0x4
  40e5a4:	stp	w1, w0, [sp, #212]
  40e5a8:	cbnz	w20, 40e654 <__fxstatat@plt+0xb174>
  40e5ac:	mov	w0, #0x1                   	// #1
  40e5b0:	str	w0, [sp, #120]
  40e5b4:	cbnz	x23, 40ea2c <__fxstatat@plt+0xb54c>
  40e5b8:	mov	w0, #0x1                   	// #1
  40e5bc:	mov	w5, w0
  40e5c0:	mov	w7, w0
  40e5c4:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e5c8:	add	x0, x0, #0x7a0
  40e5cc:	mov	x12, #0x1                   	// #1
  40e5d0:	mov	w11, #0x0                   	// #0
  40e5d4:	mov	x19, x12
  40e5d8:	mov	w25, #0x0                   	// #0
  40e5dc:	mov	w10, #0x0                   	// #0
  40e5e0:	str	w5, [sp, #124]
  40e5e4:	str	wzr, [sp, #144]
  40e5e8:	str	x0, [sp, #168]
  40e5ec:	mov	w0, #0x2                   	// #2
  40e5f0:	str	w0, [sp, #116]
  40e5f4:	str	wzr, [sp, #188]
  40e5f8:	str	xzr, [sp, #192]
  40e5fc:	str	wzr, [sp, #208]
  40e600:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40e604:	ldr	w0, [sp, #184]
  40e608:	mov	w11, #0x1                   	// #1
  40e60c:	mov	w7, #0x0                   	// #0
  40e610:	mov	w5, w11
  40e614:	and	w1, w0, w11
  40e618:	mov	w25, #0x0                   	// #0
  40e61c:	and	w0, w0, #0x4
  40e620:	mov	w10, #0x0                   	// #0
  40e624:	mov	x12, #0x0                   	// #0
  40e628:	mov	x19, #0x0                   	// #0
  40e62c:	stp	w11, wzr, [sp, #120]
  40e630:	str	wzr, [sp, #144]
  40e634:	str	xzr, [sp, #168]
  40e638:	str	wzr, [sp, #188]
  40e63c:	str	xzr, [sp, #192]
  40e640:	stp	wzr, w1, [sp, #208]
  40e644:	str	w0, [sp, #216]
  40e648:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40e64c:	mov	w5, #0x0                   	// #0
  40e650:	b	40dc2c <__fxstatat@plt+0xa74c>
  40e654:	mov	w1, #0x1                   	// #1
  40e658:	mov	w10, w1
  40e65c:	mov	w7, w1
  40e660:	mov	w5, w1
  40e664:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e668:	add	x0, x0, #0x7a0
  40e66c:	str	w1, [sp, #124]
  40e670:	str	w1, [sp, #144]
  40e674:	str	x0, [sp, #168]
  40e678:	mov	w0, #0x2                   	// #2
  40e67c:	mov	w11, #0x0                   	// #0
  40e680:	mov	w25, #0x0                   	// #0
  40e684:	mov	x12, #0x1                   	// #1
  40e688:	mov	x19, #0x0                   	// #0
  40e68c:	stp	w0, wzr, [sp, #116]
  40e690:	str	wzr, [sp, #188]
  40e694:	str	xzr, [sp, #192]
  40e698:	str	wzr, [sp, #208]
  40e69c:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40e6a0:	ldr	w1, [sp, #184]
  40e6a4:	mov	w10, w0
  40e6a8:	mov	w7, w0
  40e6ac:	mov	w5, w0
  40e6b0:	str	w0, [sp, #124]
  40e6b4:	and	w2, w1, #0x1
  40e6b8:	str	w0, [sp, #144]
  40e6bc:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e6c0:	add	x0, x0, #0x7a0
  40e6c4:	str	x0, [sp, #168]
  40e6c8:	and	w0, w1, #0x4
  40e6cc:	str	w2, [sp, #212]
  40e6d0:	str	w0, [sp, #216]
  40e6d4:	b	40e678 <__fxstatat@plt+0xb198>
  40e6d8:	mov	w11, #0x1                   	// #1
  40e6dc:	mov	x12, #0x1                   	// #1
  40e6e0:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e6e4:	mov	w5, w11
  40e6e8:	add	x0, x0, #0x778
  40e6ec:	mov	x19, x12
  40e6f0:	mov	w7, #0x0                   	// #0
  40e6f4:	mov	w25, #0x0                   	// #0
  40e6f8:	mov	w10, #0x0                   	// #0
  40e6fc:	stp	w11, wzr, [sp, #120]
  40e700:	str	wzr, [sp, #144]
  40e704:	str	x0, [sp, #168]
  40e708:	str	wzr, [sp, #188]
  40e70c:	str	xzr, [sp, #192]
  40e710:	str	wzr, [sp, #208]
  40e714:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40e718:	ldr	w0, [sp, #184]
  40e71c:	and	w1, w0, #0x1
  40e720:	and	w0, w0, #0x4
  40e724:	stp	w1, w0, [sp, #212]
  40e728:	cbnz	w20, 40e9e8 <__fxstatat@plt+0xb508>
  40e72c:	str	wzr, [sp, #120]
  40e730:	b	40e5b4 <__fxstatat@plt+0xb0d4>
  40e734:	ldrb	w2, [x27, x6]
  40e738:	cmp	w2, #0x3e
  40e73c:	b.hi	40e1a8 <__fxstatat@plt+0xacc8>  // b.pmore
  40e740:	mov	x1, #0x1                   	// #1
  40e744:	mov	x0, #0xa38200000000        	// #179778741075968
  40e748:	movk	x0, #0x7000, lsl #48
  40e74c:	lsl	x1, x1, x2
  40e750:	mov	w21, #0x0                   	// #0
  40e754:	tst	x1, x0
  40e758:	b.eq	40e064 <__fxstatat@plt+0xab84>  // b.none
  40e75c:	cbnz	w10, 40df64 <__fxstatat@plt+0xaa84>
  40e760:	cmp	x23, x19
  40e764:	b.ls	40e76c <__fxstatat@plt+0xb28c>  // b.plast
  40e768:	strb	w22, [x28, x19]
  40e76c:	add	x0, x19, #0x1
  40e770:	cmp	x23, x0
  40e774:	b.ls	40e780 <__fxstatat@plt+0xb2a0>  // b.plast
  40e778:	mov	w1, #0x22                  	// #34
  40e77c:	strb	w1, [x28, x0]
  40e780:	add	x0, x19, #0x2
  40e784:	cmp	x23, x0
  40e788:	b.ls	40e794 <__fxstatat@plt+0xb2b4>  // b.plast
  40e78c:	mov	w1, #0x22                  	// #34
  40e790:	strb	w1, [x28, x0]
  40e794:	add	x0, x19, #0x3
  40e798:	cmp	x23, x0
  40e79c:	b.ls	40e7a8 <__fxstatat@plt+0xb2c8>  // b.plast
  40e7a0:	mov	w1, #0x3f                  	// #63
  40e7a4:	strb	w1, [x28, x0]
  40e7a8:	add	x19, x19, #0x4
  40e7ac:	mov	w22, w2
  40e7b0:	mov	x20, x6
  40e7b4:	mov	w0, w25
  40e7b8:	b	40e24c <__fxstatat@plt+0xad6c>
  40e7bc:	mov	w0, #0x1                   	// #1
  40e7c0:	mov	w1, w0
  40e7c4:	mov	w11, w1
  40e7c8:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e7cc:	mov	w5, w1
  40e7d0:	add	x0, x0, #0x778
  40e7d4:	mov	w10, w1
  40e7d8:	mov	w7, #0x0                   	// #0
  40e7dc:	mov	w25, #0x0                   	// #0
  40e7e0:	mov	x12, #0x1                   	// #1
  40e7e4:	mov	x19, #0x0                   	// #0
  40e7e8:	stp	w1, wzr, [sp, #120]
  40e7ec:	str	wzr, [sp, #144]
  40e7f0:	str	x0, [sp, #168]
  40e7f4:	str	wzr, [sp, #188]
  40e7f8:	str	xzr, [sp, #192]
  40e7fc:	str	w1, [sp, #208]
  40e800:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40e804:	mov	w5, w11
  40e808:	cbnz	x20, 40e3b8 <__fxstatat@plt+0xaed8>
  40e80c:	b	40e08c <__fxstatat@plt+0xabac>
  40e810:	mov	w5, w11
  40e814:	b	40e3a0 <__fxstatat@plt+0xaec0>
  40e818:	mov	w5, w11
  40e81c:	b	40e574 <__fxstatat@plt+0xb094>
  40e820:	mov	w5, w11
  40e824:	mov	w0, #0x76                  	// #118
  40e828:	b	40e128 <__fxstatat@plt+0xac48>
  40e82c:	mov	w5, w11
  40e830:	b	40e4f8 <__fxstatat@plt+0xb018>
  40e834:	ldr	w0, [sp, #116]
  40e838:	mov	w5, w11
  40e83c:	cmp	w0, #0x2
  40e840:	b.ne	40e0c4 <__fxstatat@plt+0xabe4>  // b.any
  40e844:	b	40e3e8 <__fxstatat@plt+0xaf08>
  40e848:	mov	w5, w11
  40e84c:	mov	w21, w11
  40e850:	b	40e08c <__fxstatat@plt+0xabac>
  40e854:	mov	w5, w11
  40e858:	b	40e564 <__fxstatat@plt+0xb084>
  40e85c:	mov	w5, w11
  40e860:	mov	w0, #0x74                  	// #116
  40e864:	b	40e120 <__fxstatat@plt+0xac40>
  40e868:	mov	w5, w11
  40e86c:	b	40e1b8 <__fxstatat@plt+0xacd8>
  40e870:	ldr	w0, [sp, #116]
  40e874:	mov	w5, w11
  40e878:	cmp	w0, #0x2
  40e87c:	b.ne	40e10c <__fxstatat@plt+0xac2c>  // b.any
  40e880:	b	40de88 <__fxstatat@plt+0xa9a8>
  40e884:	ldr	x0, [sp, #200]
  40e888:	ldrb	w0, [x0]
  40e88c:	cbz	w0, 40d944 <__fxstatat@plt+0xa464>
  40e890:	cmp	x23, x19
  40e894:	b.ls	40e8b4 <__fxstatat@plt+0xb3d4>  // b.plast
  40e898:	strb	w0, [x28, x19]
  40e89c:	add	x19, x19, #0x1
  40e8a0:	ldr	x0, [sp, #200]
  40e8a4:	ldrb	w0, [x0, x19]
  40e8a8:	cbz	w0, 40d944 <__fxstatat@plt+0xa464>
  40e8ac:	cmp	x23, x19
  40e8b0:	b.hi	40e898 <__fxstatat@plt+0xb3b8>  // b.pmore
  40e8b4:	ldr	x0, [sp, #200]
  40e8b8:	add	x19, x19, #0x1
  40e8bc:	ldrb	w0, [x0, x19]
  40e8c0:	cbnz	w0, 40e890 <__fxstatat@plt+0xb3b0>
  40e8c4:	b	40d944 <__fxstatat@plt+0xa464>
  40e8c8:	mov	x8, x21
  40e8cc:	ldr	w1, [sp, #120]
  40e8d0:	ldr	w10, [sp, #136]
  40e8d4:	mov	w21, #0x0                   	// #0
  40e8d8:	ldp	w25, w5, [sp, #148]
  40e8dc:	ldp	w7, w11, [sp, #156]
  40e8e0:	ldr	w22, [sp, #220]
  40e8e4:	ldr	x12, [sp, #128]
  40e8e8:	ldp	x19, x4, [sp, #224]
  40e8ec:	b	40db60 <__fxstatat@plt+0xa680>
  40e8f0:	ldr	w5, [sp, #124]
  40e8f4:	mov	w0, w25
  40e8f8:	mov	w21, w5
  40e8fc:	b	40e07c <__fxstatat@plt+0xab9c>
  40e900:	mov	x9, x25
  40e904:	cmp	x25, x24
  40e908:	ldr	w10, [sp, #136]
  40e90c:	mov	x8, x21
  40e910:	ldp	w25, w5, [sp, #148]
  40e914:	ldp	w7, w11, [sp, #156]
  40e918:	ldr	w22, [sp, #220]
  40e91c:	ldr	x12, [sp, #128]
  40e920:	ldp	x19, x4, [sp, #224]
  40e924:	b.cc	40e93c <__fxstatat@plt+0xb45c>  // b.lo, b.ul, b.last
  40e928:	b	40e944 <__fxstatat@plt+0xb464>
  40e92c:	add	x8, x8, #0x1
  40e930:	add	x9, x20, x8
  40e934:	cmp	x24, x9
  40e938:	b.ls	40e944 <__fxstatat@plt+0xb464>  // b.plast
  40e93c:	ldrb	w0, [x27, x9]
  40e940:	cbnz	w0, 40e92c <__fxstatat@plt+0xb44c>
  40e944:	ldr	w1, [sp, #120]
  40e948:	mov	w21, #0x0                   	// #0
  40e94c:	b	40db60 <__fxstatat@plt+0xa680>
  40e950:	mov	w7, w10
  40e954:	ldr	x0, [sp, #168]
  40e958:	cmp	x0, #0x0
  40e95c:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  40e960:	b.eq	40e988 <__fxstatat@plt+0xb4a8>  // b.none
  40e964:	ldrb	w1, [x0]
  40e968:	cbz	w1, 40e988 <__fxstatat@plt+0xb4a8>
  40e96c:	sub	x0, x0, x19
  40e970:	cmp	x23, x19
  40e974:	b.ls	40e998 <__fxstatat@plt+0xb4b8>  // b.plast
  40e978:	strb	w1, [x28, x19]
  40e97c:	add	x19, x19, #0x1
  40e980:	ldrb	w1, [x0, x19]
  40e984:	cbnz	w1, 40e970 <__fxstatat@plt+0xb490>
  40e988:	cmp	x23, x19
  40e98c:	b.ls	40df98 <__fxstatat@plt+0xaab8>  // b.plast
  40e990:	strb	wzr, [x28, x19]
  40e994:	b	40df98 <__fxstatat@plt+0xaab8>
  40e998:	add	x19, x19, #0x1
  40e99c:	ldrb	w1, [x0, x19]
  40e9a0:	cbnz	w1, 40e970 <__fxstatat@plt+0xb490>
  40e9a4:	b	40e988 <__fxstatat@plt+0xb4a8>
  40e9a8:	ldr	w7, [sp, #188]
  40e9ac:	b	40e954 <__fxstatat@plt+0xb474>
  40e9b0:	ldp	x1, x7, [sp, #192]
  40e9b4:	mov	x6, x4
  40e9b8:	ldr	w5, [sp, #184]
  40e9bc:	mov	x3, x24
  40e9c0:	ldr	x0, [sp, #256]
  40e9c4:	str	x0, [sp]
  40e9c8:	mov	x2, x27
  40e9cc:	mov	x0, x28
  40e9d0:	mov	w4, #0x5                   	// #5
  40e9d4:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40e9d8:	mov	x19, x0
  40e9dc:	b	40df98 <__fxstatat@plt+0xaab8>
  40e9e0:	ldr	x23, [sp, #192]
  40e9e4:	b	40dedc <__fxstatat@plt+0xa9fc>
  40e9e8:	mov	w1, #0x1                   	// #1
  40e9ec:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  40e9f0:	mov	w10, w1
  40e9f4:	add	x0, x0, #0x7a0
  40e9f8:	mov	w7, w1
  40e9fc:	mov	w5, w1
  40ea00:	mov	w11, #0x0                   	// #0
  40ea04:	mov	w25, #0x0                   	// #0
  40ea08:	mov	x12, #0x1                   	// #1
  40ea0c:	mov	x19, #0x0                   	// #0
  40ea10:	stp	wzr, w1, [sp, #120]
  40ea14:	str	w1, [sp, #144]
  40ea18:	str	x0, [sp, #168]
  40ea1c:	str	wzr, [sp, #188]
  40ea20:	str	xzr, [sp, #192]
  40ea24:	str	wzr, [sp, #208]
  40ea28:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40ea2c:	mov	w25, #0x0                   	// #0
  40ea30:	mov	w0, #0x0                   	// #0
  40ea34:	mov	w5, #0x1                   	// #1
  40ea38:	mov	x1, #0x0                   	// #0
  40ea3c:	str	x23, [sp, #192]
  40ea40:	b	40dd6c <__fxstatat@plt+0xa88c>
  40ea44:	bl	403070 <abort@plt>
  40ea48:	sub	sp, sp, #0x80
  40ea4c:	stp	x29, x30, [sp, #16]
  40ea50:	add	x29, sp, #0x10
  40ea54:	stp	x19, x20, [sp, #32]
  40ea58:	mov	w19, w0
  40ea5c:	mov	x20, x3
  40ea60:	stp	x21, x22, [sp, #48]
  40ea64:	stp	x23, x24, [sp, #64]
  40ea68:	mov	x23, x1
  40ea6c:	mov	x24, x2
  40ea70:	stp	x25, x26, [sp, #80]
  40ea74:	stp	x27, x28, [sp, #96]
  40ea78:	bl	4033f0 <__errno_location@plt>
  40ea7c:	mov	x22, x0
  40ea80:	ldr	w0, [x0]
  40ea84:	adrp	x27, 42e000 <__fxstatat@plt+0x2ab20>
  40ea88:	str	w0, [sp, #116]
  40ea8c:	ldr	x21, [x27, #1224]
  40ea90:	tbnz	w19, #31, 40ebe8 <__fxstatat@plt+0xb708>
  40ea94:	add	x26, x27, #0x4c8
  40ea98:	ldr	w0, [x26, #8]
  40ea9c:	cmp	w0, w19
  40eaa0:	b.gt	40eaf0 <__fxstatat@plt+0xb610>
  40eaa4:	mov	w0, #0x7fffffff            	// #2147483647
  40eaa8:	cmp	w19, w0
  40eaac:	b.eq	40ebe4 <__fxstatat@plt+0xb704>  // b.none
  40eab0:	add	w28, w19, #0x1
  40eab4:	add	x0, x26, #0x10
  40eab8:	cmp	x21, x0
  40eabc:	sbfiz	x1, x28, #4, #32
  40eac0:	b.eq	40ebc8 <__fxstatat@plt+0xb6e8>  // b.none
  40eac4:	mov	x0, x21
  40eac8:	bl	414920 <__fxstatat@plt+0x11440>
  40eacc:	mov	x21, x0
  40ead0:	str	x0, [x27, #1224]
  40ead4:	ldr	w0, [x26, #8]
  40ead8:	mov	w1, #0x0                   	// #0
  40eadc:	sub	w2, w28, w0
  40eae0:	add	x0, x21, w0, sxtw #4
  40eae4:	sbfiz	x2, x2, #4, #32
  40eae8:	bl	402f40 <memset@plt>
  40eaec:	str	w28, [x26, #8]
  40eaf0:	sbfiz	x19, x19, #4, #32
  40eaf4:	add	x26, x20, #0x8
  40eaf8:	add	x0, x21, x19
  40eafc:	str	x0, [sp, #120]
  40eb00:	ldp	w4, w5, [x20]
  40eb04:	mov	x6, x26
  40eb08:	ldr	x7, [x20, #40]
  40eb0c:	orr	w25, w5, #0x1
  40eb10:	ldr	x27, [x21, x19]
  40eb14:	mov	x3, x24
  40eb18:	ldr	x28, [x0, #8]
  40eb1c:	mov	x1, x27
  40eb20:	ldr	x0, [x20, #48]
  40eb24:	str	x0, [sp]
  40eb28:	mov	x2, x23
  40eb2c:	mov	w5, w25
  40eb30:	mov	x0, x28
  40eb34:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40eb38:	cmp	x27, x0
  40eb3c:	b.hi	40eb9c <__fxstatat@plt+0xb6bc>  // b.pmore
  40eb40:	add	x27, x0, #0x1
  40eb44:	str	x27, [x21, x19]
  40eb48:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40eb4c:	add	x0, x0, #0x9f0
  40eb50:	cmp	x28, x0
  40eb54:	b.eq	40eb60 <__fxstatat@plt+0xb680>  // b.none
  40eb58:	mov	x0, x28
  40eb5c:	bl	4031b0 <free@plt>
  40eb60:	mov	x0, x27
  40eb64:	bl	4148f0 <__fxstatat@plt+0x11410>
  40eb68:	ldr	x1, [sp, #120]
  40eb6c:	mov	x28, x0
  40eb70:	ldr	w4, [x20]
  40eb74:	mov	x6, x26
  40eb78:	ldr	x7, [x20, #40]
  40eb7c:	str	x0, [x1, #8]
  40eb80:	ldr	x1, [x20, #48]
  40eb84:	str	x1, [sp]
  40eb88:	mov	w5, w25
  40eb8c:	mov	x3, x24
  40eb90:	mov	x2, x23
  40eb94:	mov	x1, x27
  40eb98:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40eb9c:	ldr	w0, [sp, #116]
  40eba0:	ldp	x29, x30, [sp, #16]
  40eba4:	ldp	x19, x20, [sp, #32]
  40eba8:	ldp	x23, x24, [sp, #64]
  40ebac:	ldp	x25, x26, [sp, #80]
  40ebb0:	str	w0, [x22]
  40ebb4:	mov	x0, x28
  40ebb8:	ldp	x21, x22, [sp, #48]
  40ebbc:	ldp	x27, x28, [sp, #96]
  40ebc0:	add	sp, sp, #0x80
  40ebc4:	ret
  40ebc8:	mov	x0, #0x0                   	// #0
  40ebcc:	bl	414920 <__fxstatat@plt+0x11440>
  40ebd0:	mov	x21, x0
  40ebd4:	str	x0, [x27, #1224]
  40ebd8:	ldp	x0, x1, [x26, #16]
  40ebdc:	stp	x0, x1, [x21]
  40ebe0:	b	40ead4 <__fxstatat@plt+0xb5f4>
  40ebe4:	bl	414ab8 <__fxstatat@plt+0x115d8>
  40ebe8:	bl	403070 <abort@plt>
  40ebec:	nop
  40ebf0:	stp	x29, x30, [sp, #-48]!
  40ebf4:	mov	x29, sp
  40ebf8:	stp	x19, x20, [sp, #16]
  40ebfc:	mov	x20, x0
  40ec00:	str	x21, [sp, #32]
  40ec04:	bl	4033f0 <__errno_location@plt>
  40ec08:	adrp	x2, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ec0c:	mov	x19, x0
  40ec10:	add	x2, x2, #0x9f0
  40ec14:	cmp	x20, #0x0
  40ec18:	add	x2, x2, #0x100
  40ec1c:	mov	x1, #0x38                  	// #56
  40ec20:	ldr	w21, [x19]
  40ec24:	csel	x0, x2, x20, eq  // eq = none
  40ec28:	bl	414a38 <__fxstatat@plt+0x11558>
  40ec2c:	str	w21, [x19]
  40ec30:	ldp	x19, x20, [sp, #16]
  40ec34:	ldr	x21, [sp, #32]
  40ec38:	ldp	x29, x30, [sp], #48
  40ec3c:	ret
  40ec40:	adrp	x1, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ec44:	add	x1, x1, #0x9f0
  40ec48:	cmp	x0, #0x0
  40ec4c:	add	x1, x1, #0x100
  40ec50:	csel	x0, x1, x0, eq  // eq = none
  40ec54:	ldr	w0, [x0]
  40ec58:	ret
  40ec5c:	nop
  40ec60:	adrp	x2, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ec64:	add	x2, x2, #0x9f0
  40ec68:	cmp	x0, #0x0
  40ec6c:	add	x2, x2, #0x100
  40ec70:	csel	x0, x2, x0, eq  // eq = none
  40ec74:	str	w1, [x0]
  40ec78:	ret
  40ec7c:	nop
  40ec80:	adrp	x3, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ec84:	add	x3, x3, #0x9f0
  40ec88:	cmp	x0, #0x0
  40ec8c:	add	x3, x3, #0x100
  40ec90:	csel	x0, x3, x0, eq  // eq = none
  40ec94:	ubfx	x4, x1, #5, #3
  40ec98:	add	x3, x0, #0x8
  40ec9c:	and	w1, w1, #0x1f
  40eca0:	ldr	w5, [x3, x4, lsl #2]
  40eca4:	lsr	w0, w5, w1
  40eca8:	eor	w2, w0, w2
  40ecac:	and	w2, w2, #0x1
  40ecb0:	and	w0, w0, #0x1
  40ecb4:	lsl	w2, w2, w1
  40ecb8:	eor	w2, w2, w5
  40ecbc:	str	w2, [x3, x4, lsl #2]
  40ecc0:	ret
  40ecc4:	nop
  40ecc8:	adrp	x3, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40eccc:	add	x3, x3, #0x9f0
  40ecd0:	cmp	x0, #0x0
  40ecd4:	add	x3, x3, #0x100
  40ecd8:	csel	x2, x3, x0, eq  // eq = none
  40ecdc:	ldr	w0, [x2, #4]
  40ece0:	str	w1, [x2, #4]
  40ece4:	ret
  40ece8:	adrp	x3, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ecec:	add	x3, x3, #0x9f0
  40ecf0:	cmp	x0, #0x0
  40ecf4:	add	x3, x3, #0x100
  40ecf8:	csel	x0, x3, x0, eq  // eq = none
  40ecfc:	mov	w3, #0xa                   	// #10
  40ed00:	cmp	x1, #0x0
  40ed04:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40ed08:	str	w3, [x0]
  40ed0c:	b.eq	40ed18 <__fxstatat@plt+0xb838>  // b.none
  40ed10:	stp	x1, x2, [x0, #40]
  40ed14:	ret
  40ed18:	stp	x29, x30, [sp, #-16]!
  40ed1c:	mov	x29, sp
  40ed20:	bl	403070 <abort@plt>
  40ed24:	nop
  40ed28:	sub	sp, sp, #0x50
  40ed2c:	adrp	x5, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ed30:	stp	x29, x30, [sp, #16]
  40ed34:	add	x29, sp, #0x10
  40ed38:	stp	x19, x20, [sp, #32]
  40ed3c:	mov	x19, x4
  40ed40:	add	x4, x5, #0x9f0
  40ed44:	cmp	x19, #0x0
  40ed48:	add	x4, x4, #0x100
  40ed4c:	csel	x19, x4, x19, eq  // eq = none
  40ed50:	mov	x20, x3
  40ed54:	stp	x21, x22, [sp, #48]
  40ed58:	mov	x21, x0
  40ed5c:	mov	x22, x1
  40ed60:	str	x23, [sp, #64]
  40ed64:	mov	x23, x2
  40ed68:	bl	4033f0 <__errno_location@plt>
  40ed6c:	ldp	x7, x8, [x19, #40]
  40ed70:	mov	x3, x20
  40ed74:	mov	x20, x0
  40ed78:	mov	x0, x21
  40ed7c:	ldp	w4, w5, [x19]
  40ed80:	mov	x2, x23
  40ed84:	ldr	w21, [x20]
  40ed88:	mov	x1, x22
  40ed8c:	str	x8, [sp]
  40ed90:	add	x6, x19, #0x8
  40ed94:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40ed98:	ldp	x29, x30, [sp, #16]
  40ed9c:	ldr	x23, [sp, #64]
  40eda0:	str	w21, [x20]
  40eda4:	ldp	x19, x20, [sp, #32]
  40eda8:	ldp	x21, x22, [sp, #48]
  40edac:	add	sp, sp, #0x50
  40edb0:	ret
  40edb4:	nop
  40edb8:	sub	sp, sp, #0x60
  40edbc:	adrp	x4, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40edc0:	add	x4, x4, #0x9f0
  40edc4:	cmp	x2, #0x0
  40edc8:	add	x4, x4, #0x100
  40edcc:	stp	x29, x30, [sp, #16]
  40edd0:	add	x29, sp, #0x10
  40edd4:	stp	x19, x20, [sp, #32]
  40edd8:	csel	x19, x4, x2, eq  // eq = none
  40eddc:	stp	x21, x22, [sp, #48]
  40ede0:	mov	x22, x0
  40ede4:	stp	x23, x24, [sp, #64]
  40ede8:	mov	x23, x1
  40edec:	stp	x25, x26, [sp, #80]
  40edf0:	bl	4033f0 <__errno_location@plt>
  40edf4:	ldr	w26, [x0]
  40edf8:	ldp	w4, w24, [x19]
  40edfc:	mov	x20, x0
  40ee00:	ldp	x7, x0, [x19, #40]
  40ee04:	add	x25, x19, #0x8
  40ee08:	orr	w24, w24, #0x1
  40ee0c:	mov	x6, x25
  40ee10:	mov	x3, x23
  40ee14:	mov	x2, x22
  40ee18:	mov	w5, w24
  40ee1c:	str	x0, [sp]
  40ee20:	mov	x1, #0x0                   	// #0
  40ee24:	mov	x0, #0x0                   	// #0
  40ee28:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40ee2c:	add	x21, x0, #0x1
  40ee30:	mov	x0, x21
  40ee34:	bl	4148f0 <__fxstatat@plt+0x11410>
  40ee38:	ldp	x7, x1, [x19, #40]
  40ee3c:	mov	w5, w24
  40ee40:	ldr	w4, [x19]
  40ee44:	mov	x6, x25
  40ee48:	str	x1, [sp]
  40ee4c:	mov	x3, x23
  40ee50:	mov	x2, x22
  40ee54:	mov	x19, x0
  40ee58:	mov	x1, x21
  40ee5c:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40ee60:	mov	x0, x19
  40ee64:	ldp	x29, x30, [sp, #16]
  40ee68:	ldp	x21, x22, [sp, #48]
  40ee6c:	ldp	x23, x24, [sp, #64]
  40ee70:	str	w26, [x20]
  40ee74:	ldp	x19, x20, [sp, #32]
  40ee78:	ldp	x25, x26, [sp, #80]
  40ee7c:	add	sp, sp, #0x60
  40ee80:	ret
  40ee84:	nop
  40ee88:	sub	sp, sp, #0x70
  40ee8c:	adrp	x4, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40ee90:	add	x4, x4, #0x9f0
  40ee94:	cmp	x3, #0x0
  40ee98:	add	x4, x4, #0x100
  40ee9c:	stp	x29, x30, [sp, #16]
  40eea0:	add	x29, sp, #0x10
  40eea4:	stp	x19, x20, [sp, #32]
  40eea8:	csel	x19, x4, x3, eq  // eq = none
  40eeac:	mov	x20, x2
  40eeb0:	stp	x21, x22, [sp, #48]
  40eeb4:	mov	x22, x0
  40eeb8:	stp	x23, x24, [sp, #64]
  40eebc:	mov	x23, x1
  40eec0:	stp	x25, x26, [sp, #80]
  40eec4:	stp	x27, x28, [sp, #96]
  40eec8:	bl	4033f0 <__errno_location@plt>
  40eecc:	ldr	w28, [x0]
  40eed0:	ldp	w4, w5, [x19]
  40eed4:	mov	x21, x0
  40eed8:	ldp	x7, x0, [x19, #40]
  40eedc:	cmp	x20, #0x0
  40eee0:	cset	w24, eq  // eq = none
  40eee4:	add	x27, x19, #0x8
  40eee8:	orr	w24, w24, w5
  40eeec:	mov	x6, x27
  40eef0:	mov	x3, x23
  40eef4:	mov	x2, x22
  40eef8:	mov	w5, w24
  40eefc:	str	x0, [sp]
  40ef00:	mov	x1, #0x0                   	// #0
  40ef04:	mov	x0, #0x0                   	// #0
  40ef08:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40ef0c:	add	x26, x0, #0x1
  40ef10:	mov	x25, x0
  40ef14:	mov	x0, x26
  40ef18:	bl	4148f0 <__fxstatat@plt+0x11410>
  40ef1c:	ldp	x7, x1, [x19, #40]
  40ef20:	mov	w5, w24
  40ef24:	ldr	w4, [x19]
  40ef28:	mov	x6, x27
  40ef2c:	str	x1, [sp]
  40ef30:	mov	x3, x23
  40ef34:	mov	x2, x22
  40ef38:	mov	x19, x0
  40ef3c:	mov	x1, x26
  40ef40:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40ef44:	str	w28, [x21]
  40ef48:	cbz	x20, 40ef50 <__fxstatat@plt+0xba70>
  40ef4c:	str	x25, [x20]
  40ef50:	mov	x0, x19
  40ef54:	ldp	x29, x30, [sp, #16]
  40ef58:	ldp	x19, x20, [sp, #32]
  40ef5c:	ldp	x21, x22, [sp, #48]
  40ef60:	ldp	x23, x24, [sp, #64]
  40ef64:	ldp	x25, x26, [sp, #80]
  40ef68:	ldp	x27, x28, [sp, #96]
  40ef6c:	add	sp, sp, #0x70
  40ef70:	ret
  40ef74:	nop
  40ef78:	stp	x29, x30, [sp, #-64]!
  40ef7c:	mov	x29, sp
  40ef80:	stp	x21, x22, [sp, #32]
  40ef84:	str	x23, [sp, #48]
  40ef88:	adrp	x23, 42e000 <__fxstatat@plt+0x2ab20>
  40ef8c:	add	x22, x23, #0x4c8
  40ef90:	stp	x19, x20, [sp, #16]
  40ef94:	ldr	x21, [x23, #1224]
  40ef98:	ldr	w20, [x22, #8]
  40ef9c:	cmp	w20, #0x1
  40efa0:	b.le	40efc8 <__fxstatat@plt+0xbae8>
  40efa4:	sub	w0, w20, #0x2
  40efa8:	add	x20, x21, #0x28
  40efac:	add	x19, x21, #0x18
  40efb0:	add	x20, x20, w0, uxtw #4
  40efb4:	nop
  40efb8:	ldr	x0, [x19], #16
  40efbc:	bl	4031b0 <free@plt>
  40efc0:	cmp	x19, x20
  40efc4:	b.ne	40efb8 <__fxstatat@plt+0xbad8>  // b.any
  40efc8:	ldr	x0, [x21, #8]
  40efcc:	adrp	x19, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40efd0:	add	x19, x19, #0x9f0
  40efd4:	cmp	x0, x19
  40efd8:	b.eq	40efe8 <__fxstatat@plt+0xbb08>  // b.none
  40efdc:	bl	4031b0 <free@plt>
  40efe0:	mov	x0, #0x100                 	// #256
  40efe4:	stp	x0, x19, [x22, #16]
  40efe8:	add	x19, x22, #0x10
  40efec:	cmp	x21, x19
  40eff0:	b.eq	40f000 <__fxstatat@plt+0xbb20>  // b.none
  40eff4:	mov	x0, x21
  40eff8:	bl	4031b0 <free@plt>
  40effc:	str	x19, [x23, #1224]
  40f000:	mov	w0, #0x1                   	// #1
  40f004:	str	w0, [x22, #8]
  40f008:	ldp	x19, x20, [sp, #16]
  40f00c:	ldp	x21, x22, [sp, #32]
  40f010:	ldr	x23, [sp, #48]
  40f014:	ldp	x29, x30, [sp], #64
  40f018:	ret
  40f01c:	nop
  40f020:	sub	sp, sp, #0x70
  40f024:	stp	x29, x30, [sp, #16]
  40f028:	add	x29, sp, #0x10
  40f02c:	stp	x21, x22, [sp, #48]
  40f030:	adrp	x22, 42e000 <__fxstatat@plt+0x2ab20>
  40f034:	stp	x19, x20, [sp, #32]
  40f038:	mov	w19, w0
  40f03c:	stp	x23, x24, [sp, #64]
  40f040:	mov	x24, x1
  40f044:	stp	x25, x26, [sp, #80]
  40f048:	stp	x27, x28, [sp, #96]
  40f04c:	bl	4033f0 <__errno_location@plt>
  40f050:	ldr	w25, [x0]
  40f054:	ldr	x20, [x22, #1224]
  40f058:	tbnz	w19, #31, 40f1a0 <__fxstatat@plt+0xbcc0>
  40f05c:	add	x21, x22, #0x4c8
  40f060:	mov	x23, x0
  40f064:	ldr	w0, [x21, #8]
  40f068:	cmp	w19, w0
  40f06c:	b.lt	40f0bc <__fxstatat@plt+0xbbdc>  // b.tstop
  40f070:	mov	w0, #0x7fffffff            	// #2147483647
  40f074:	cmp	w19, w0
  40f078:	b.eq	40f19c <__fxstatat@plt+0xbcbc>  // b.none
  40f07c:	add	w26, w19, #0x1
  40f080:	add	x0, x21, #0x10
  40f084:	cmp	x20, x0
  40f088:	sbfiz	x1, x26, #4, #32
  40f08c:	b.eq	40f180 <__fxstatat@plt+0xbca0>  // b.none
  40f090:	mov	x0, x20
  40f094:	bl	414920 <__fxstatat@plt+0x11440>
  40f098:	mov	x20, x0
  40f09c:	str	x0, [x22, #1224]
  40f0a0:	ldr	w0, [x21, #8]
  40f0a4:	mov	w1, #0x0                   	// #0
  40f0a8:	sub	w2, w26, w0
  40f0ac:	add	x0, x20, w0, sxtw #4
  40f0b0:	sbfiz	x2, x2, #4, #32
  40f0b4:	bl	402f40 <memset@plt>
  40f0b8:	str	w26, [x21, #8]
  40f0bc:	adrp	x21, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40f0c0:	add	x21, x21, #0x9f0
  40f0c4:	sbfiz	x19, x19, #4, #32
  40f0c8:	add	x6, x21, #0x108
  40f0cc:	add	x26, x20, x19
  40f0d0:	mov	x2, x24
  40f0d4:	ldp	x7, x0, [x21, #296]
  40f0d8:	mov	x3, #0xffffffffffffffff    	// #-1
  40f0dc:	ldr	w4, [x21, #256]
  40f0e0:	ldr	w28, [x21, #260]
  40f0e4:	ldr	x22, [x20, x19]
  40f0e8:	orr	w28, w28, #0x1
  40f0ec:	ldr	x27, [x26, #8]
  40f0f0:	str	x0, [sp]
  40f0f4:	mov	x1, x22
  40f0f8:	mov	w5, w28
  40f0fc:	mov	x0, x27
  40f100:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f104:	cmp	x22, x0
  40f108:	b.hi	40f158 <__fxstatat@plt+0xbc78>  // b.pmore
  40f10c:	add	x22, x0, #0x1
  40f110:	str	x22, [x20, x19]
  40f114:	cmp	x27, x21
  40f118:	b.eq	40f124 <__fxstatat@plt+0xbc44>  // b.none
  40f11c:	mov	x0, x27
  40f120:	bl	4031b0 <free@plt>
  40f124:	mov	x0, x22
  40f128:	bl	4148f0 <__fxstatat@plt+0x11410>
  40f12c:	ldp	x7, x1, [x21, #296]
  40f130:	str	x0, [x26, #8]
  40f134:	ldr	w4, [x21, #256]
  40f138:	mov	x27, x0
  40f13c:	str	x1, [sp]
  40f140:	mov	w5, w28
  40f144:	mov	x2, x24
  40f148:	add	x6, x21, #0x108
  40f14c:	mov	x1, x22
  40f150:	mov	x3, #0xffffffffffffffff    	// #-1
  40f154:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f158:	mov	x0, x27
  40f15c:	ldp	x29, x30, [sp, #16]
  40f160:	ldp	x19, x20, [sp, #32]
  40f164:	ldp	x21, x22, [sp, #48]
  40f168:	ldp	x27, x28, [sp, #96]
  40f16c:	str	w25, [x23]
  40f170:	ldp	x23, x24, [sp, #64]
  40f174:	ldp	x25, x26, [sp, #80]
  40f178:	add	sp, sp, #0x70
  40f17c:	ret
  40f180:	mov	x0, #0x0                   	// #0
  40f184:	bl	414920 <__fxstatat@plt+0x11440>
  40f188:	mov	x20, x0
  40f18c:	str	x0, [x22, #1224]
  40f190:	ldp	x0, x1, [x21, #16]
  40f194:	stp	x0, x1, [x20]
  40f198:	b	40f0a0 <__fxstatat@plt+0xbbc0>
  40f19c:	bl	414ab8 <__fxstatat@plt+0x115d8>
  40f1a0:	bl	403070 <abort@plt>
  40f1a4:	nop
  40f1a8:	sub	sp, sp, #0x80
  40f1ac:	stp	x29, x30, [sp, #16]
  40f1b0:	add	x29, sp, #0x10
  40f1b4:	stp	x19, x20, [sp, #32]
  40f1b8:	mov	w19, w0
  40f1bc:	stp	x21, x22, [sp, #48]
  40f1c0:	stp	x23, x24, [sp, #64]
  40f1c4:	mov	x23, x1
  40f1c8:	mov	x24, x2
  40f1cc:	stp	x25, x26, [sp, #80]
  40f1d0:	adrp	x26, 42e000 <__fxstatat@plt+0x2ab20>
  40f1d4:	stp	x27, x28, [sp, #96]
  40f1d8:	bl	4033f0 <__errno_location@plt>
  40f1dc:	mov	x22, x0
  40f1e0:	ldr	w0, [x0]
  40f1e4:	str	w0, [sp, #124]
  40f1e8:	ldr	x20, [x26, #1224]
  40f1ec:	tbnz	w19, #31, 40f334 <__fxstatat@plt+0xbe54>
  40f1f0:	add	x21, x26, #0x4c8
  40f1f4:	ldr	w0, [x21, #8]
  40f1f8:	cmp	w19, w0
  40f1fc:	b.lt	40f24c <__fxstatat@plt+0xbd6c>  // b.tstop
  40f200:	mov	w0, #0x7fffffff            	// #2147483647
  40f204:	cmp	w19, w0
  40f208:	b.eq	40f330 <__fxstatat@plt+0xbe50>  // b.none
  40f20c:	add	w27, w19, #0x1
  40f210:	add	x0, x21, #0x10
  40f214:	cmp	x20, x0
  40f218:	sbfiz	x1, x27, #4, #32
  40f21c:	b.eq	40f314 <__fxstatat@plt+0xbe34>  // b.none
  40f220:	mov	x0, x20
  40f224:	bl	414920 <__fxstatat@plt+0x11440>
  40f228:	mov	x20, x0
  40f22c:	str	x0, [x26, #1224]
  40f230:	ldr	w0, [x21, #8]
  40f234:	mov	w1, #0x0                   	// #0
  40f238:	sub	w2, w27, w0
  40f23c:	add	x0, x20, w0, sxtw #4
  40f240:	sbfiz	x2, x2, #4, #32
  40f244:	bl	402f40 <memset@plt>
  40f248:	str	w27, [x21, #8]
  40f24c:	adrp	x21, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40f250:	add	x21, x21, #0x9f0
  40f254:	sbfiz	x19, x19, #4, #32
  40f258:	add	x6, x21, #0x108
  40f25c:	add	x26, x20, x19
  40f260:	mov	x3, x24
  40f264:	ldp	x7, x0, [x21, #296]
  40f268:	mov	x2, x23
  40f26c:	ldr	w4, [x21, #256]
  40f270:	ldr	w5, [x21, #260]
  40f274:	ldr	x27, [x20, x19]
  40f278:	orr	w25, w5, #0x1
  40f27c:	ldr	x28, [x26, #8]
  40f280:	str	x0, [sp]
  40f284:	mov	x1, x27
  40f288:	mov	w5, w25
  40f28c:	mov	x0, x28
  40f290:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f294:	cmp	x27, x0
  40f298:	b.hi	40f2e8 <__fxstatat@plt+0xbe08>  // b.pmore
  40f29c:	add	x27, x0, #0x1
  40f2a0:	str	x27, [x20, x19]
  40f2a4:	cmp	x28, x21
  40f2a8:	b.eq	40f2b4 <__fxstatat@plt+0xbdd4>  // b.none
  40f2ac:	mov	x0, x28
  40f2b0:	bl	4031b0 <free@plt>
  40f2b4:	mov	x0, x27
  40f2b8:	bl	4148f0 <__fxstatat@plt+0x11410>
  40f2bc:	ldp	x7, x1, [x21, #296]
  40f2c0:	str	x0, [x26, #8]
  40f2c4:	ldr	w4, [x21, #256]
  40f2c8:	mov	x28, x0
  40f2cc:	str	x1, [sp]
  40f2d0:	mov	w5, w25
  40f2d4:	mov	x3, x24
  40f2d8:	mov	x2, x23
  40f2dc:	add	x6, x21, #0x108
  40f2e0:	mov	x1, x27
  40f2e4:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f2e8:	ldr	w0, [sp, #124]
  40f2ec:	ldp	x29, x30, [sp, #16]
  40f2f0:	ldp	x19, x20, [sp, #32]
  40f2f4:	ldp	x23, x24, [sp, #64]
  40f2f8:	ldp	x25, x26, [sp, #80]
  40f2fc:	str	w0, [x22]
  40f300:	mov	x0, x28
  40f304:	ldp	x21, x22, [sp, #48]
  40f308:	ldp	x27, x28, [sp, #96]
  40f30c:	add	sp, sp, #0x80
  40f310:	ret
  40f314:	mov	x0, #0x0                   	// #0
  40f318:	bl	414920 <__fxstatat@plt+0x11440>
  40f31c:	mov	x20, x0
  40f320:	str	x0, [x26, #1224]
  40f324:	ldp	x0, x1, [x21, #16]
  40f328:	stp	x0, x1, [x20]
  40f32c:	b	40f230 <__fxstatat@plt+0xbd50>
  40f330:	bl	414ab8 <__fxstatat@plt+0x115d8>
  40f334:	bl	403070 <abort@plt>
  40f338:	sub	sp, sp, #0x60
  40f33c:	stp	x29, x30, [sp, #16]
  40f340:	add	x29, sp, #0x10
  40f344:	stp	x19, x20, [sp, #32]
  40f348:	stp	x21, x22, [sp, #48]
  40f34c:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  40f350:	add	x20, x21, #0x4c8
  40f354:	stp	x23, x24, [sp, #64]
  40f358:	mov	x24, x0
  40f35c:	stp	x25, x26, [sp, #80]
  40f360:	bl	4033f0 <__errno_location@plt>
  40f364:	mov	x23, x0
  40f368:	ldr	w0, [x20, #8]
  40f36c:	ldr	x19, [x21, #1224]
  40f370:	cmp	w0, #0x0
  40f374:	ldr	w25, [x23]
  40f378:	b.gt	40f3bc <__fxstatat@plt+0xbedc>
  40f37c:	add	x0, x20, #0x10
  40f380:	cmp	x19, x0
  40f384:	b.eq	40f470 <__fxstatat@plt+0xbf90>  // b.none
  40f388:	mov	x0, x19
  40f38c:	mov	x1, #0x10                  	// #16
  40f390:	bl	414920 <__fxstatat@plt+0x11440>
  40f394:	mov	x19, x0
  40f398:	str	x0, [x21, #1224]
  40f39c:	ldr	w0, [x20, #8]
  40f3a0:	mov	w21, #0x1                   	// #1
  40f3a4:	mov	w1, #0x0                   	// #0
  40f3a8:	sub	w2, w21, w0
  40f3ac:	add	x0, x19, w0, sxtw #4
  40f3b0:	sbfiz	x2, x2, #4, #32
  40f3b4:	bl	402f40 <memset@plt>
  40f3b8:	str	w21, [x20, #8]
  40f3bc:	adrp	x20, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40f3c0:	add	x20, x20, #0x9f0
  40f3c4:	ldp	x21, x22, [x19]
  40f3c8:	add	x6, x20, #0x108
  40f3cc:	ldp	x7, x0, [x20, #296]
  40f3d0:	mov	x2, x24
  40f3d4:	ldr	w4, [x20, #256]
  40f3d8:	mov	x3, #0xffffffffffffffff    	// #-1
  40f3dc:	ldr	w26, [x20, #260]
  40f3e0:	str	x0, [sp]
  40f3e4:	mov	x1, x21
  40f3e8:	orr	w26, w26, #0x1
  40f3ec:	mov	x0, x22
  40f3f0:	mov	w5, w26
  40f3f4:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f3f8:	cmp	x21, x0
  40f3fc:	b.hi	40f44c <__fxstatat@plt+0xbf6c>  // b.pmore
  40f400:	add	x21, x0, #0x1
  40f404:	str	x21, [x19]
  40f408:	cmp	x22, x20
  40f40c:	b.eq	40f418 <__fxstatat@plt+0xbf38>  // b.none
  40f410:	mov	x0, x22
  40f414:	bl	4031b0 <free@plt>
  40f418:	mov	x0, x21
  40f41c:	bl	4148f0 <__fxstatat@plt+0x11410>
  40f420:	ldp	x7, x1, [x20, #296]
  40f424:	str	x0, [x19, #8]
  40f428:	ldr	w4, [x20, #256]
  40f42c:	mov	x22, x0
  40f430:	str	x1, [sp]
  40f434:	mov	w5, w26
  40f438:	mov	x2, x24
  40f43c:	add	x6, x20, #0x108
  40f440:	mov	x1, x21
  40f444:	mov	x3, #0xffffffffffffffff    	// #-1
  40f448:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f44c:	mov	x0, x22
  40f450:	ldp	x29, x30, [sp, #16]
  40f454:	ldp	x19, x20, [sp, #32]
  40f458:	ldp	x21, x22, [sp, #48]
  40f45c:	str	w25, [x23]
  40f460:	ldp	x23, x24, [sp, #64]
  40f464:	ldp	x25, x26, [sp, #80]
  40f468:	add	sp, sp, #0x60
  40f46c:	ret
  40f470:	mov	x1, #0x10                  	// #16
  40f474:	mov	x0, #0x0                   	// #0
  40f478:	bl	414920 <__fxstatat@plt+0x11440>
  40f47c:	mov	x19, x0
  40f480:	str	x0, [x21, #1224]
  40f484:	ldp	x0, x1, [x20, #16]
  40f488:	stp	x0, x1, [x19]
  40f48c:	b	40f39c <__fxstatat@plt+0xbebc>
  40f490:	sub	sp, sp, #0x70
  40f494:	stp	x29, x30, [sp, #16]
  40f498:	add	x29, sp, #0x10
  40f49c:	stp	x19, x20, [sp, #32]
  40f4a0:	stp	x21, x22, [sp, #48]
  40f4a4:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  40f4a8:	add	x20, x21, #0x4c8
  40f4ac:	stp	x23, x24, [sp, #64]
  40f4b0:	mov	x23, x0
  40f4b4:	mov	x24, x1
  40f4b8:	stp	x25, x26, [sp, #80]
  40f4bc:	str	x27, [sp, #96]
  40f4c0:	bl	4033f0 <__errno_location@plt>
  40f4c4:	mov	x22, x0
  40f4c8:	ldr	w0, [x20, #8]
  40f4cc:	ldr	x19, [x21, #1224]
  40f4d0:	cmp	w0, #0x0
  40f4d4:	ldr	w25, [x22]
  40f4d8:	b.gt	40f51c <__fxstatat@plt+0xc03c>
  40f4dc:	add	x0, x20, #0x10
  40f4e0:	cmp	x19, x0
  40f4e4:	b.eq	40f5d4 <__fxstatat@plt+0xc0f4>  // b.none
  40f4e8:	mov	x0, x19
  40f4ec:	mov	x1, #0x10                  	// #16
  40f4f0:	bl	414920 <__fxstatat@plt+0x11440>
  40f4f4:	mov	x19, x0
  40f4f8:	str	x0, [x21, #1224]
  40f4fc:	ldr	w0, [x20, #8]
  40f500:	mov	w21, #0x1                   	// #1
  40f504:	mov	w1, #0x0                   	// #0
  40f508:	sub	w2, w21, w0
  40f50c:	add	x0, x19, w0, sxtw #4
  40f510:	sbfiz	x2, x2, #4, #32
  40f514:	bl	402f40 <memset@plt>
  40f518:	str	w21, [x20, #8]
  40f51c:	adrp	x20, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40f520:	add	x20, x20, #0x9f0
  40f524:	ldp	x21, x26, [x19]
  40f528:	add	x6, x20, #0x108
  40f52c:	ldp	x7, x0, [x20, #296]
  40f530:	mov	x3, x24
  40f534:	ldr	w4, [x20, #256]
  40f538:	mov	x2, x23
  40f53c:	ldr	w27, [x20, #260]
  40f540:	str	x0, [sp]
  40f544:	mov	x1, x21
  40f548:	orr	w27, w27, #0x1
  40f54c:	mov	x0, x26
  40f550:	mov	w5, w27
  40f554:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f558:	cmp	x21, x0
  40f55c:	b.hi	40f5ac <__fxstatat@plt+0xc0cc>  // b.pmore
  40f560:	add	x21, x0, #0x1
  40f564:	str	x21, [x19]
  40f568:	cmp	x26, x20
  40f56c:	b.eq	40f578 <__fxstatat@plt+0xc098>  // b.none
  40f570:	mov	x0, x26
  40f574:	bl	4031b0 <free@plt>
  40f578:	mov	x0, x21
  40f57c:	bl	4148f0 <__fxstatat@plt+0x11410>
  40f580:	ldp	x7, x1, [x20, #296]
  40f584:	str	x0, [x19, #8]
  40f588:	ldr	w4, [x20, #256]
  40f58c:	mov	x26, x0
  40f590:	str	x1, [sp]
  40f594:	mov	w5, w27
  40f598:	mov	x3, x24
  40f59c:	mov	x2, x23
  40f5a0:	add	x6, x20, #0x108
  40f5a4:	mov	x1, x21
  40f5a8:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f5ac:	mov	x0, x26
  40f5b0:	ldp	x29, x30, [sp, #16]
  40f5b4:	ldp	x19, x20, [sp, #32]
  40f5b8:	ldp	x23, x24, [sp, #64]
  40f5bc:	ldr	x27, [sp, #96]
  40f5c0:	str	w25, [x22]
  40f5c4:	ldp	x21, x22, [sp, #48]
  40f5c8:	ldp	x25, x26, [sp, #80]
  40f5cc:	add	sp, sp, #0x70
  40f5d0:	ret
  40f5d4:	mov	x1, #0x10                  	// #16
  40f5d8:	mov	x0, #0x0                   	// #0
  40f5dc:	bl	414920 <__fxstatat@plt+0x11440>
  40f5e0:	mov	x19, x0
  40f5e4:	str	x0, [x21, #1224]
  40f5e8:	ldp	x0, x1, [x20, #16]
  40f5ec:	stp	x0, x1, [x19]
  40f5f0:	b	40f4fc <__fxstatat@plt+0xc01c>
  40f5f4:	nop
  40f5f8:	stp	x29, x30, [sp, #-128]!
  40f5fc:	cmp	w1, #0xa
  40f600:	mov	x29, sp
  40f604:	stp	xzr, xzr, [sp, #72]
  40f608:	b.eq	40f640 <__fxstatat@plt+0xc160>  // b.none
  40f60c:	mov	w3, w1
  40f610:	str	w3, [sp, #72]
  40f614:	mov	x1, x2
  40f618:	add	x3, sp, #0x10
  40f61c:	ldp	x4, x5, [sp, #72]
  40f620:	mov	x2, #0xffffffffffffffff    	// #-1
  40f624:	stp	x4, x5, [sp, #16]
  40f628:	stp	xzr, xzr, [sp, #32]
  40f62c:	stp	xzr, xzr, [sp, #48]
  40f630:	str	xzr, [sp, #64]
  40f634:	bl	40ea48 <__fxstatat@plt+0xb568>
  40f638:	ldp	x29, x30, [sp], #128
  40f63c:	ret
  40f640:	bl	403070 <abort@plt>
  40f644:	nop
  40f648:	stp	x29, x30, [sp, #-128]!
  40f64c:	cmp	w1, #0xa
  40f650:	mov	x29, sp
  40f654:	stp	xzr, xzr, [sp, #72]
  40f658:	b.eq	40f690 <__fxstatat@plt+0xc1b0>  // b.none
  40f65c:	mov	w4, w1
  40f660:	str	w4, [sp, #72]
  40f664:	mov	x1, x2
  40f668:	mov	x2, x3
  40f66c:	ldp	x4, x5, [sp, #72]
  40f670:	add	x3, sp, #0x10
  40f674:	stp	x4, x5, [sp, #16]
  40f678:	stp	xzr, xzr, [sp, #32]
  40f67c:	stp	xzr, xzr, [sp, #48]
  40f680:	str	xzr, [sp, #64]
  40f684:	bl	40ea48 <__fxstatat@plt+0xb568>
  40f688:	ldp	x29, x30, [sp], #128
  40f68c:	ret
  40f690:	bl	403070 <abort@plt>
  40f694:	nop
  40f698:	sub	sp, sp, #0xd0
  40f69c:	cmp	w0, #0xa
  40f6a0:	stp	x29, x30, [sp, #16]
  40f6a4:	add	x29, sp, #0x10
  40f6a8:	stp	x19, x20, [sp, #32]
  40f6ac:	stp	x21, x22, [sp, #48]
  40f6b0:	stp	x23, x24, [sp, #64]
  40f6b4:	str	x25, [sp, #80]
  40f6b8:	stp	xzr, xzr, [sp, #152]
  40f6bc:	stp	xzr, xzr, [sp, #168]
  40f6c0:	stp	xzr, xzr, [sp, #184]
  40f6c4:	str	xzr, [sp, #200]
  40f6c8:	b.eq	40f81c <__fxstatat@plt+0xc33c>  // b.none
  40f6cc:	str	w0, [sp, #152]
  40f6d0:	mov	x23, x1
  40f6d4:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  40f6d8:	add	x20, x21, #0x4c8
  40f6dc:	ldp	x0, x1, [sp, #152]
  40f6e0:	stp	x0, x1, [sp, #96]
  40f6e4:	stp	xzr, xzr, [sp, #112]
  40f6e8:	stp	xzr, xzr, [sp, #128]
  40f6ec:	str	xzr, [sp, #144]
  40f6f0:	bl	4033f0 <__errno_location@plt>
  40f6f4:	ldr	w1, [x20, #8]
  40f6f8:	mov	x22, x0
  40f6fc:	ldr	x19, [x21, #1224]
  40f700:	cmp	w1, #0x0
  40f704:	ldr	w25, [x0]
  40f708:	b.gt	40f74c <__fxstatat@plt+0xc26c>
  40f70c:	add	x0, x20, #0x10
  40f710:	cmp	x19, x0
  40f714:	b.eq	40f7fc <__fxstatat@plt+0xc31c>  // b.none
  40f718:	mov	x0, x19
  40f71c:	mov	x1, #0x10                  	// #16
  40f720:	bl	414920 <__fxstatat@plt+0x11440>
  40f724:	mov	x19, x0
  40f728:	str	x0, [x21, #1224]
  40f72c:	ldr	w0, [x20, #8]
  40f730:	mov	w21, #0x1                   	// #1
  40f734:	mov	w1, #0x0                   	// #0
  40f738:	sub	w2, w21, w0
  40f73c:	add	x0, x19, w0, sxtw #4
  40f740:	sbfiz	x2, x2, #4, #32
  40f744:	bl	402f40 <memset@plt>
  40f748:	str	w21, [x20, #8]
  40f74c:	ldp	x20, x21, [x19]
  40f750:	add	x6, sp, #0x68
  40f754:	ldp	x7, x0, [sp, #136]
  40f758:	str	x0, [sp]
  40f75c:	ldp	w4, w24, [sp, #96]
  40f760:	mov	x2, x23
  40f764:	mov	x1, x20
  40f768:	mov	x0, x21
  40f76c:	orr	w24, w24, #0x1
  40f770:	mov	x3, #0xffffffffffffffff    	// #-1
  40f774:	mov	w5, w24
  40f778:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f77c:	cmp	x20, x0
  40f780:	b.hi	40f7d8 <__fxstatat@plt+0xc2f8>  // b.pmore
  40f784:	add	x20, x0, #0x1
  40f788:	str	x20, [x19]
  40f78c:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40f790:	add	x0, x0, #0x9f0
  40f794:	cmp	x21, x0
  40f798:	b.eq	40f7a4 <__fxstatat@plt+0xc2c4>  // b.none
  40f79c:	mov	x0, x21
  40f7a0:	bl	4031b0 <free@plt>
  40f7a4:	mov	x0, x20
  40f7a8:	bl	4148f0 <__fxstatat@plt+0x11410>
  40f7ac:	ldp	x7, x1, [sp, #136]
  40f7b0:	str	x0, [x19, #8]
  40f7b4:	ldr	w4, [sp, #96]
  40f7b8:	mov	x21, x0
  40f7bc:	str	x1, [sp]
  40f7c0:	add	x6, sp, #0x68
  40f7c4:	mov	w5, w24
  40f7c8:	mov	x2, x23
  40f7cc:	mov	x1, x20
  40f7d0:	mov	x3, #0xffffffffffffffff    	// #-1
  40f7d4:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f7d8:	ldp	x29, x30, [sp, #16]
  40f7dc:	mov	x0, x21
  40f7e0:	ldp	x19, x20, [sp, #32]
  40f7e4:	ldp	x23, x24, [sp, #64]
  40f7e8:	str	w25, [x22]
  40f7ec:	ldp	x21, x22, [sp, #48]
  40f7f0:	ldr	x25, [sp, #80]
  40f7f4:	add	sp, sp, #0xd0
  40f7f8:	ret
  40f7fc:	mov	x1, #0x10                  	// #16
  40f800:	mov	x0, #0x0                   	// #0
  40f804:	bl	414920 <__fxstatat@plt+0x11440>
  40f808:	mov	x19, x0
  40f80c:	str	x0, [x21, #1224]
  40f810:	ldp	x0, x1, [x20, #16]
  40f814:	stp	x0, x1, [x19]
  40f818:	b	40f72c <__fxstatat@plt+0xc24c>
  40f81c:	bl	403070 <abort@plt>
  40f820:	sub	sp, sp, #0xd0
  40f824:	cmp	w0, #0xa
  40f828:	stp	x29, x30, [sp, #16]
  40f82c:	add	x29, sp, #0x10
  40f830:	stp	x19, x20, [sp, #32]
  40f834:	stp	x21, x22, [sp, #48]
  40f838:	stp	x23, x24, [sp, #64]
  40f83c:	stp	x25, x26, [sp, #80]
  40f840:	stp	xzr, xzr, [sp, #152]
  40f844:	stp	xzr, xzr, [sp, #168]
  40f848:	stp	xzr, xzr, [sp, #184]
  40f84c:	str	xzr, [sp, #200]
  40f850:	b.eq	40f9a8 <__fxstatat@plt+0xc4c8>  // b.none
  40f854:	str	w0, [sp, #152]
  40f858:	mov	x23, x1
  40f85c:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  40f860:	add	x20, x21, #0x4c8
  40f864:	ldp	x0, x1, [sp, #152]
  40f868:	mov	x24, x2
  40f86c:	stp	x0, x1, [sp, #96]
  40f870:	stp	xzr, xzr, [sp, #112]
  40f874:	stp	xzr, xzr, [sp, #128]
  40f878:	str	xzr, [sp, #144]
  40f87c:	bl	4033f0 <__errno_location@plt>
  40f880:	ldr	w1, [x20, #8]
  40f884:	mov	x22, x0
  40f888:	ldr	x19, [x21, #1224]
  40f88c:	cmp	w1, #0x0
  40f890:	ldr	w25, [x0]
  40f894:	b.gt	40f8d8 <__fxstatat@plt+0xc3f8>
  40f898:	add	x0, x20, #0x10
  40f89c:	cmp	x19, x0
  40f8a0:	b.eq	40f988 <__fxstatat@plt+0xc4a8>  // b.none
  40f8a4:	mov	x0, x19
  40f8a8:	mov	x1, #0x10                  	// #16
  40f8ac:	bl	414920 <__fxstatat@plt+0x11440>
  40f8b0:	mov	x19, x0
  40f8b4:	str	x0, [x21, #1224]
  40f8b8:	ldr	w0, [x20, #8]
  40f8bc:	mov	w21, #0x1                   	// #1
  40f8c0:	mov	w1, #0x0                   	// #0
  40f8c4:	sub	w2, w21, w0
  40f8c8:	add	x0, x19, w0, sxtw #4
  40f8cc:	sbfiz	x2, x2, #4, #32
  40f8d0:	bl	402f40 <memset@plt>
  40f8d4:	str	w21, [x20, #8]
  40f8d8:	ldp	x20, x21, [x19]
  40f8dc:	add	x6, sp, #0x68
  40f8e0:	ldp	x7, x0, [sp, #136]
  40f8e4:	str	x0, [sp]
  40f8e8:	ldp	w4, w26, [sp, #96]
  40f8ec:	mov	x3, x24
  40f8f0:	mov	x2, x23
  40f8f4:	mov	x1, x20
  40f8f8:	orr	w26, w26, #0x1
  40f8fc:	mov	x0, x21
  40f900:	mov	w5, w26
  40f904:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f908:	cmp	x20, x0
  40f90c:	b.hi	40f964 <__fxstatat@plt+0xc484>  // b.pmore
  40f910:	add	x20, x0, #0x1
  40f914:	str	x20, [x19]
  40f918:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40f91c:	add	x0, x0, #0x9f0
  40f920:	cmp	x21, x0
  40f924:	b.eq	40f930 <__fxstatat@plt+0xc450>  // b.none
  40f928:	mov	x0, x21
  40f92c:	bl	4031b0 <free@plt>
  40f930:	mov	x0, x20
  40f934:	bl	4148f0 <__fxstatat@plt+0x11410>
  40f938:	ldp	x7, x1, [sp, #136]
  40f93c:	str	x0, [x19, #8]
  40f940:	ldr	w4, [sp, #96]
  40f944:	mov	x21, x0
  40f948:	str	x1, [sp]
  40f94c:	add	x6, sp, #0x68
  40f950:	mov	w5, w26
  40f954:	mov	x3, x24
  40f958:	mov	x2, x23
  40f95c:	mov	x1, x20
  40f960:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40f964:	ldp	x29, x30, [sp, #16]
  40f968:	mov	x0, x21
  40f96c:	ldp	x19, x20, [sp, #32]
  40f970:	ldp	x23, x24, [sp, #64]
  40f974:	str	w25, [x22]
  40f978:	ldp	x21, x22, [sp, #48]
  40f97c:	ldp	x25, x26, [sp, #80]
  40f980:	add	sp, sp, #0xd0
  40f984:	ret
  40f988:	mov	x1, #0x10                  	// #16
  40f98c:	mov	x0, #0x0                   	// #0
  40f990:	bl	414920 <__fxstatat@plt+0x11440>
  40f994:	mov	x19, x0
  40f998:	str	x0, [x21, #1224]
  40f99c:	ldp	x0, x1, [x20, #16]
  40f9a0:	stp	x0, x1, [x19]
  40f9a4:	b	40f8b8 <__fxstatat@plt+0xc3d8>
  40f9a8:	bl	403070 <abort@plt>
  40f9ac:	nop
  40f9b0:	sub	sp, sp, #0xb0
  40f9b4:	ubfx	x6, x2, #5, #3
  40f9b8:	add	x5, sp, #0x80
  40f9bc:	and	w2, w2, #0x1f
  40f9c0:	stp	x29, x30, [sp, #16]
  40f9c4:	add	x29, sp, #0x10
  40f9c8:	stp	x19, x20, [sp, #32]
  40f9cc:	adrp	x20, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40f9d0:	add	x20, x20, #0x9f0
  40f9d4:	stp	x21, x22, [sp, #48]
  40f9d8:	mov	x22, x1
  40f9dc:	mov	x21, x0
  40f9e0:	ldp	x8, x9, [x20, #256]
  40f9e4:	stp	x8, x9, [sp, #120]
  40f9e8:	ldp	x8, x9, [x20, #272]
  40f9ec:	stp	x8, x9, [sp, #136]
  40f9f0:	ldp	x8, x9, [x20, #288]
  40f9f4:	stp	x8, x9, [sp, #152]
  40f9f8:	ldr	x3, [x20, #304]
  40f9fc:	str	x3, [sp, #168]
  40fa00:	stp	x23, x24, [sp, #64]
  40fa04:	adrp	x24, 42e000 <__fxstatat@plt+0x2ab20>
  40fa08:	ldr	w4, [x5, x6, lsl #2]
  40fa0c:	stp	x25, x26, [sp, #80]
  40fa10:	add	x23, x24, #0x4c8
  40fa14:	lsr	w3, w4, w2
  40fa18:	mvn	w3, w3
  40fa1c:	and	w3, w3, #0x1
  40fa20:	str	x27, [sp, #96]
  40fa24:	lsl	w3, w3, w2
  40fa28:	eor	w3, w3, w4
  40fa2c:	str	w3, [x5, x6, lsl #2]
  40fa30:	bl	4033f0 <__errno_location@plt>
  40fa34:	ldr	w26, [x0]
  40fa38:	ldr	w1, [x23, #8]
  40fa3c:	mov	x25, x0
  40fa40:	ldr	x19, [x24, #1224]
  40fa44:	cmp	w1, #0x0
  40fa48:	b.gt	40fa8c <__fxstatat@plt+0xc5ac>
  40fa4c:	add	x0, x23, #0x10
  40fa50:	cmp	x19, x0
  40fa54:	b.eq	40fb38 <__fxstatat@plt+0xc658>  // b.none
  40fa58:	mov	x0, x19
  40fa5c:	mov	x1, #0x10                  	// #16
  40fa60:	bl	414920 <__fxstatat@plt+0x11440>
  40fa64:	mov	x19, x0
  40fa68:	str	x0, [x24, #1224]
  40fa6c:	ldr	w0, [x23, #8]
  40fa70:	mov	w24, #0x1                   	// #1
  40fa74:	mov	w1, #0x0                   	// #0
  40fa78:	sub	w2, w24, w0
  40fa7c:	add	x0, x19, w0, sxtw #4
  40fa80:	sbfiz	x2, x2, #4, #32
  40fa84:	bl	402f40 <memset@plt>
  40fa88:	str	w24, [x23, #8]
  40fa8c:	ldp	x23, x24, [x19]
  40fa90:	add	x6, sp, #0x80
  40fa94:	ldp	x7, x0, [sp, #160]
  40fa98:	str	x0, [sp]
  40fa9c:	ldp	w4, w27, [sp, #120]
  40faa0:	mov	x3, x22
  40faa4:	mov	x2, x21
  40faa8:	mov	x1, x23
  40faac:	orr	w27, w27, #0x1
  40fab0:	mov	x0, x24
  40fab4:	mov	w5, w27
  40fab8:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40fabc:	cmp	x23, x0
  40fac0:	b.hi	40fb10 <__fxstatat@plt+0xc630>  // b.pmore
  40fac4:	add	x23, x0, #0x1
  40fac8:	str	x23, [x19]
  40facc:	cmp	x24, x20
  40fad0:	b.eq	40fadc <__fxstatat@plt+0xc5fc>  // b.none
  40fad4:	mov	x0, x24
  40fad8:	bl	4031b0 <free@plt>
  40fadc:	mov	x0, x23
  40fae0:	bl	4148f0 <__fxstatat@plt+0x11410>
  40fae4:	ldp	x7, x1, [sp, #160]
  40fae8:	str	x0, [x19, #8]
  40faec:	ldr	w4, [sp, #120]
  40faf0:	mov	x24, x0
  40faf4:	str	x1, [sp]
  40faf8:	add	x6, sp, #0x80
  40fafc:	mov	w5, w27
  40fb00:	mov	x3, x22
  40fb04:	mov	x2, x21
  40fb08:	mov	x1, x23
  40fb0c:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40fb10:	mov	x0, x24
  40fb14:	ldp	x29, x30, [sp, #16]
  40fb18:	ldp	x19, x20, [sp, #32]
  40fb1c:	ldp	x21, x22, [sp, #48]
  40fb20:	ldp	x23, x24, [sp, #64]
  40fb24:	ldr	x27, [sp, #96]
  40fb28:	str	w26, [x25]
  40fb2c:	ldp	x25, x26, [sp, #80]
  40fb30:	add	sp, sp, #0xb0
  40fb34:	ret
  40fb38:	mov	x1, #0x10                  	// #16
  40fb3c:	mov	x0, #0x0                   	// #0
  40fb40:	bl	414920 <__fxstatat@plt+0x11440>
  40fb44:	mov	x19, x0
  40fb48:	str	x0, [x24, #1224]
  40fb4c:	ldp	x0, x1, [x23, #16]
  40fb50:	stp	x0, x1, [x19]
  40fb54:	b	40fa6c <__fxstatat@plt+0xc58c>
  40fb58:	sub	sp, sp, #0xa0
  40fb5c:	ubfx	x5, x1, #5, #3
  40fb60:	add	x4, sp, #0x70
  40fb64:	and	w1, w1, #0x1f
  40fb68:	stp	x29, x30, [sp, #16]
  40fb6c:	add	x29, sp, #0x10
  40fb70:	stp	x21, x22, [sp, #48]
  40fb74:	adrp	x21, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40fb78:	add	x21, x21, #0x9f0
  40fb7c:	mov	x22, x0
  40fb80:	stp	x19, x20, [sp, #32]
  40fb84:	ldp	x6, x7, [x21, #256]
  40fb88:	stp	x6, x7, [sp, #104]
  40fb8c:	ldp	x6, x7, [x21, #272]
  40fb90:	stp	x6, x7, [sp, #120]
  40fb94:	ldp	x6, x7, [x21, #288]
  40fb98:	stp	x6, x7, [sp, #136]
  40fb9c:	ldr	x2, [x21, #304]
  40fba0:	str	x2, [sp, #152]
  40fba4:	stp	x23, x24, [sp, #64]
  40fba8:	adrp	x23, 42e000 <__fxstatat@plt+0x2ab20>
  40fbac:	ldr	w0, [x4, x5, lsl #2]
  40fbb0:	stp	x25, x26, [sp, #80]
  40fbb4:	add	x20, x23, #0x4c8
  40fbb8:	lsr	w2, w0, w1
  40fbbc:	mvn	w2, w2
  40fbc0:	and	w2, w2, #0x1
  40fbc4:	lsl	w2, w2, w1
  40fbc8:	eor	w2, w2, w0
  40fbcc:	str	w2, [x4, x5, lsl #2]
  40fbd0:	bl	4033f0 <__errno_location@plt>
  40fbd4:	ldr	w25, [x0]
  40fbd8:	ldr	w1, [x20, #8]
  40fbdc:	mov	x24, x0
  40fbe0:	ldr	x19, [x23, #1224]
  40fbe4:	cmp	w1, #0x0
  40fbe8:	b.gt	40fc2c <__fxstatat@plt+0xc74c>
  40fbec:	add	x0, x20, #0x10
  40fbf0:	cmp	x19, x0
  40fbf4:	b.eq	40fcd4 <__fxstatat@plt+0xc7f4>  // b.none
  40fbf8:	mov	x0, x19
  40fbfc:	mov	x1, #0x10                  	// #16
  40fc00:	bl	414920 <__fxstatat@plt+0x11440>
  40fc04:	mov	x19, x0
  40fc08:	str	x0, [x23, #1224]
  40fc0c:	ldr	w0, [x20, #8]
  40fc10:	mov	w23, #0x1                   	// #1
  40fc14:	mov	w1, #0x0                   	// #0
  40fc18:	sub	w2, w23, w0
  40fc1c:	add	x0, x19, w0, sxtw #4
  40fc20:	sbfiz	x2, x2, #4, #32
  40fc24:	bl	402f40 <memset@plt>
  40fc28:	str	w23, [x20, #8]
  40fc2c:	ldp	x20, x23, [x19]
  40fc30:	add	x6, sp, #0x70
  40fc34:	ldp	x7, x0, [sp, #144]
  40fc38:	str	x0, [sp]
  40fc3c:	ldp	w4, w26, [sp, #104]
  40fc40:	mov	x2, x22
  40fc44:	mov	x1, x20
  40fc48:	mov	x0, x23
  40fc4c:	orr	w26, w26, #0x1
  40fc50:	mov	x3, #0xffffffffffffffff    	// #-1
  40fc54:	mov	w5, w26
  40fc58:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40fc5c:	cmp	x20, x0
  40fc60:	b.hi	40fcb0 <__fxstatat@plt+0xc7d0>  // b.pmore
  40fc64:	add	x20, x0, #0x1
  40fc68:	str	x20, [x19]
  40fc6c:	cmp	x23, x21
  40fc70:	b.eq	40fc7c <__fxstatat@plt+0xc79c>  // b.none
  40fc74:	mov	x0, x23
  40fc78:	bl	4031b0 <free@plt>
  40fc7c:	mov	x0, x20
  40fc80:	bl	4148f0 <__fxstatat@plt+0x11410>
  40fc84:	ldp	x7, x1, [sp, #144]
  40fc88:	str	x0, [x19, #8]
  40fc8c:	ldr	w4, [sp, #104]
  40fc90:	mov	x23, x0
  40fc94:	str	x1, [sp]
  40fc98:	add	x6, sp, #0x70
  40fc9c:	mov	w5, w26
  40fca0:	mov	x2, x22
  40fca4:	mov	x1, x20
  40fca8:	mov	x3, #0xffffffffffffffff    	// #-1
  40fcac:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40fcb0:	ldp	x29, x30, [sp, #16]
  40fcb4:	mov	x0, x23
  40fcb8:	ldp	x19, x20, [sp, #32]
  40fcbc:	ldp	x21, x22, [sp, #48]
  40fcc0:	str	w25, [x24]
  40fcc4:	ldp	x23, x24, [sp, #64]
  40fcc8:	ldp	x25, x26, [sp, #80]
  40fccc:	add	sp, sp, #0xa0
  40fcd0:	ret
  40fcd4:	mov	x1, #0x10                  	// #16
  40fcd8:	mov	x0, #0x0                   	// #0
  40fcdc:	bl	414920 <__fxstatat@plt+0x11440>
  40fce0:	mov	x19, x0
  40fce4:	str	x0, [x23, #1224]
  40fce8:	ldp	x0, x1, [x20, #16]
  40fcec:	stp	x0, x1, [x19]
  40fcf0:	b	40fc0c <__fxstatat@plt+0xc72c>
  40fcf4:	nop
  40fcf8:	sub	sp, sp, #0xa0
  40fcfc:	stp	x29, x30, [sp, #16]
  40fd00:	add	x29, sp, #0x10
  40fd04:	stp	x23, x24, [sp, #64]
  40fd08:	adrp	x23, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40fd0c:	add	x23, x23, #0x9f0
  40fd10:	stp	x21, x22, [sp, #48]
  40fd14:	mov	x22, x0
  40fd18:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  40fd1c:	ldp	x4, x5, [x23, #256]
  40fd20:	stp	x4, x5, [sp, #104]
  40fd24:	ldr	w0, [sp, #116]
  40fd28:	ldp	x4, x5, [x23, #272]
  40fd2c:	stp	x4, x5, [sp, #120]
  40fd30:	mvn	w1, w0, lsr #26
  40fd34:	ldp	x4, x5, [x23, #288]
  40fd38:	ubfiz	w1, w1, #26, #1
  40fd3c:	ldr	x2, [x23, #304]
  40fd40:	eor	w1, w1, w0
  40fd44:	stp	x19, x20, [sp, #32]
  40fd48:	add	x20, x21, #0x4c8
  40fd4c:	stp	x25, x26, [sp, #80]
  40fd50:	str	w1, [sp, #116]
  40fd54:	stp	x4, x5, [sp, #136]
  40fd58:	str	x2, [sp, #152]
  40fd5c:	bl	4033f0 <__errno_location@plt>
  40fd60:	ldr	w1, [x20, #8]
  40fd64:	mov	x24, x0
  40fd68:	ldr	x19, [x21, #1224]
  40fd6c:	cmp	w1, #0x0
  40fd70:	ldr	w25, [x0]
  40fd74:	b.gt	40fdb8 <__fxstatat@plt+0xc8d8>
  40fd78:	add	x0, x20, #0x10
  40fd7c:	cmp	x19, x0
  40fd80:	b.eq	40fe60 <__fxstatat@plt+0xc980>  // b.none
  40fd84:	mov	x0, x19
  40fd88:	mov	x1, #0x10                  	// #16
  40fd8c:	bl	414920 <__fxstatat@plt+0x11440>
  40fd90:	mov	x19, x0
  40fd94:	str	x0, [x21, #1224]
  40fd98:	ldr	w0, [x20, #8]
  40fd9c:	mov	w21, #0x1                   	// #1
  40fda0:	mov	w1, #0x0                   	// #0
  40fda4:	sub	w2, w21, w0
  40fda8:	add	x0, x19, w0, sxtw #4
  40fdac:	sbfiz	x2, x2, #4, #32
  40fdb0:	bl	402f40 <memset@plt>
  40fdb4:	str	w21, [x20, #8]
  40fdb8:	ldp	x20, x21, [x19]
  40fdbc:	add	x6, sp, #0x70
  40fdc0:	ldp	x7, x0, [sp, #144]
  40fdc4:	str	x0, [sp]
  40fdc8:	ldp	w4, w26, [sp, #104]
  40fdcc:	mov	x2, x22
  40fdd0:	mov	x1, x20
  40fdd4:	mov	x0, x21
  40fdd8:	orr	w26, w26, #0x1
  40fddc:	mov	x3, #0xffffffffffffffff    	// #-1
  40fde0:	mov	w5, w26
  40fde4:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40fde8:	cmp	x20, x0
  40fdec:	b.hi	40fe3c <__fxstatat@plt+0xc95c>  // b.pmore
  40fdf0:	add	x20, x0, #0x1
  40fdf4:	str	x20, [x19]
  40fdf8:	cmp	x21, x23
  40fdfc:	b.eq	40fe08 <__fxstatat@plt+0xc928>  // b.none
  40fe00:	mov	x0, x21
  40fe04:	bl	4031b0 <free@plt>
  40fe08:	mov	x0, x20
  40fe0c:	bl	4148f0 <__fxstatat@plt+0x11410>
  40fe10:	ldp	x7, x1, [sp, #144]
  40fe14:	str	x0, [x19, #8]
  40fe18:	ldr	w4, [sp, #104]
  40fe1c:	mov	x21, x0
  40fe20:	str	x1, [sp]
  40fe24:	add	x6, sp, #0x70
  40fe28:	mov	w5, w26
  40fe2c:	mov	x2, x22
  40fe30:	mov	x1, x20
  40fe34:	mov	x3, #0xffffffffffffffff    	// #-1
  40fe38:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40fe3c:	mov	x0, x21
  40fe40:	ldp	x29, x30, [sp, #16]
  40fe44:	ldp	x19, x20, [sp, #32]
  40fe48:	ldp	x21, x22, [sp, #48]
  40fe4c:	str	w25, [x24]
  40fe50:	ldp	x23, x24, [sp, #64]
  40fe54:	ldp	x25, x26, [sp, #80]
  40fe58:	add	sp, sp, #0xa0
  40fe5c:	ret
  40fe60:	mov	x1, #0x10                  	// #16
  40fe64:	mov	x0, #0x0                   	// #0
  40fe68:	bl	414920 <__fxstatat@plt+0x11440>
  40fe6c:	mov	x19, x0
  40fe70:	str	x0, [x21, #1224]
  40fe74:	ldp	x0, x1, [x20, #16]
  40fe78:	stp	x0, x1, [x19]
  40fe7c:	b	40fd98 <__fxstatat@plt+0xc8b8>
  40fe80:	sub	sp, sp, #0xb0
  40fe84:	stp	x29, x30, [sp, #16]
  40fe88:	add	x29, sp, #0x10
  40fe8c:	stp	x21, x22, [sp, #48]
  40fe90:	adrp	x21, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  40fe94:	add	x21, x21, #0x9f0
  40fe98:	mov	x22, x0
  40fe9c:	stp	x19, x20, [sp, #32]
  40fea0:	ldp	x4, x5, [x21, #256]
  40fea4:	stp	x4, x5, [sp, #120]
  40fea8:	ldr	w4, [sp, #132]
  40feac:	ldp	x6, x7, [x21, #272]
  40feb0:	stp	x6, x7, [sp, #136]
  40feb4:	mvn	w2, w4, lsr #26
  40feb8:	ldp	x6, x7, [x21, #288]
  40febc:	ubfiz	w2, w2, #26, #1
  40fec0:	ldr	x0, [x21, #304]
  40fec4:	eor	w2, w2, w4
  40fec8:	stp	x23, x24, [sp, #64]
  40fecc:	adrp	x24, 42e000 <__fxstatat@plt+0x2ab20>
  40fed0:	add	x20, x24, #0x4c8
  40fed4:	mov	x23, x1
  40fed8:	stp	x25, x26, [sp, #80]
  40fedc:	str	x27, [sp, #96]
  40fee0:	str	w2, [sp, #132]
  40fee4:	stp	x6, x7, [sp, #152]
  40fee8:	str	x0, [sp, #168]
  40feec:	bl	4033f0 <__errno_location@plt>
  40fef0:	ldr	w1, [x20, #8]
  40fef4:	mov	x25, x0
  40fef8:	ldr	x19, [x24, #1224]
  40fefc:	cmp	w1, #0x0
  40ff00:	ldr	w26, [x0]
  40ff04:	b.gt	40ff48 <__fxstatat@plt+0xca68>
  40ff08:	add	x0, x20, #0x10
  40ff0c:	cmp	x19, x0
  40ff10:	b.eq	40fff4 <__fxstatat@plt+0xcb14>  // b.none
  40ff14:	mov	x0, x19
  40ff18:	mov	x1, #0x10                  	// #16
  40ff1c:	bl	414920 <__fxstatat@plt+0x11440>
  40ff20:	mov	x19, x0
  40ff24:	str	x0, [x24, #1224]
  40ff28:	ldr	w0, [x20, #8]
  40ff2c:	mov	w24, #0x1                   	// #1
  40ff30:	mov	w1, #0x0                   	// #0
  40ff34:	sub	w2, w24, w0
  40ff38:	add	x0, x19, w0, sxtw #4
  40ff3c:	sbfiz	x2, x2, #4, #32
  40ff40:	bl	402f40 <memset@plt>
  40ff44:	str	w24, [x20, #8]
  40ff48:	ldp	x20, x24, [x19]
  40ff4c:	add	x6, sp, #0x80
  40ff50:	ldp	x7, x0, [sp, #160]
  40ff54:	str	x0, [sp]
  40ff58:	ldp	w4, w27, [sp, #120]
  40ff5c:	mov	x3, x23
  40ff60:	mov	x2, x22
  40ff64:	mov	x1, x20
  40ff68:	orr	w27, w27, #0x1
  40ff6c:	mov	x0, x24
  40ff70:	mov	w5, w27
  40ff74:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40ff78:	cmp	x20, x0
  40ff7c:	b.hi	40ffcc <__fxstatat@plt+0xcaec>  // b.pmore
  40ff80:	add	x20, x0, #0x1
  40ff84:	str	x20, [x19]
  40ff88:	cmp	x24, x21
  40ff8c:	b.eq	40ff98 <__fxstatat@plt+0xcab8>  // b.none
  40ff90:	mov	x0, x24
  40ff94:	bl	4031b0 <free@plt>
  40ff98:	mov	x0, x20
  40ff9c:	bl	4148f0 <__fxstatat@plt+0x11410>
  40ffa0:	ldp	x7, x1, [sp, #160]
  40ffa4:	str	x0, [x19, #8]
  40ffa8:	ldr	w4, [sp, #120]
  40ffac:	mov	x24, x0
  40ffb0:	str	x1, [sp]
  40ffb4:	add	x6, sp, #0x80
  40ffb8:	mov	w5, w27
  40ffbc:	mov	x3, x23
  40ffc0:	mov	x2, x22
  40ffc4:	mov	x1, x20
  40ffc8:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  40ffcc:	mov	x0, x24
  40ffd0:	ldp	x29, x30, [sp, #16]
  40ffd4:	ldp	x19, x20, [sp, #32]
  40ffd8:	ldp	x21, x22, [sp, #48]
  40ffdc:	ldp	x23, x24, [sp, #64]
  40ffe0:	ldr	x27, [sp, #96]
  40ffe4:	str	w26, [x25]
  40ffe8:	ldp	x25, x26, [sp, #80]
  40ffec:	add	sp, sp, #0xb0
  40fff0:	ret
  40fff4:	mov	x1, #0x10                  	// #16
  40fff8:	mov	x0, #0x0                   	// #0
  40fffc:	bl	414920 <__fxstatat@plt+0x11440>
  410000:	mov	x19, x0
  410004:	str	x0, [x24, #1224]
  410008:	ldp	x0, x1, [x20, #16]
  41000c:	stp	x0, x1, [x19]
  410010:	b	40ff28 <__fxstatat@plt+0xca48>
  410014:	nop
  410018:	stp	x29, x30, [sp, #-128]!
  41001c:	cmp	w1, #0xa
  410020:	mov	x29, sp
  410024:	stp	xzr, xzr, [sp, #16]
  410028:	stp	xzr, xzr, [sp, #32]
  41002c:	stp	xzr, xzr, [sp, #48]
  410030:	str	xzr, [sp, #64]
  410034:	b.eq	410060 <__fxstatat@plt+0xcb80>  // b.none
  410038:	mov	w4, w1
  41003c:	mov	w5, #0x4000000             	// #67108864
  410040:	mov	x1, x2
  410044:	add	x3, sp, #0x10
  410048:	mov	x2, #0xffffffffffffffff    	// #-1
  41004c:	str	w4, [sp, #16]
  410050:	str	w5, [sp, #28]
  410054:	bl	40ea48 <__fxstatat@plt+0xb568>
  410058:	ldp	x29, x30, [sp], #128
  41005c:	ret
  410060:	bl	403070 <abort@plt>
  410064:	nop
  410068:	adrp	x4, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  41006c:	add	x4, x4, #0x9f0
  410070:	stp	x29, x30, [sp, #-80]!
  410074:	mov	x5, x1
  410078:	mov	w1, #0xa                   	// #10
  41007c:	mov	x29, sp
  410080:	ldp	x8, x9, [x4, #256]
  410084:	stp	x8, x9, [sp, #24]
  410088:	cmp	x5, #0x0
  41008c:	str	w1, [sp, #24]
  410090:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  410094:	ldp	x10, x11, [x4, #272]
  410098:	stp	x10, x11, [sp, #40]
  41009c:	ldp	x8, x9, [x4, #288]
  4100a0:	stp	x8, x9, [sp, #56]
  4100a4:	ldr	x1, [x4, #304]
  4100a8:	str	x1, [sp, #72]
  4100ac:	b.eq	4100d0 <__fxstatat@plt+0xcbf0>  // b.none
  4100b0:	mov	x4, x2
  4100b4:	mov	x1, x3
  4100b8:	mov	x2, #0xffffffffffffffff    	// #-1
  4100bc:	add	x3, sp, #0x18
  4100c0:	stp	x5, x4, [sp, #64]
  4100c4:	bl	40ea48 <__fxstatat@plt+0xb568>
  4100c8:	ldp	x29, x30, [sp], #80
  4100cc:	ret
  4100d0:	bl	403070 <abort@plt>
  4100d4:	nop
  4100d8:	adrp	x5, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  4100dc:	add	x5, x5, #0x9f0
  4100e0:	stp	x29, x30, [sp, #-80]!
  4100e4:	mov	x6, x1
  4100e8:	mov	w1, #0xa                   	// #10
  4100ec:	mov	x29, sp
  4100f0:	ldp	x8, x9, [x5, #256]
  4100f4:	stp	x8, x9, [sp, #24]
  4100f8:	cmp	x6, #0x0
  4100fc:	str	w1, [sp, #24]
  410100:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  410104:	ldp	x10, x11, [x5, #272]
  410108:	stp	x10, x11, [sp, #40]
  41010c:	ldp	x8, x9, [x5, #288]
  410110:	stp	x8, x9, [sp, #56]
  410114:	ldr	x1, [x5, #304]
  410118:	str	x1, [sp, #72]
  41011c:	b.eq	410140 <__fxstatat@plt+0xcc60>  // b.none
  410120:	mov	x5, x2
  410124:	mov	x1, x3
  410128:	mov	x2, x4
  41012c:	add	x3, sp, #0x18
  410130:	stp	x6, x5, [sp, #64]
  410134:	bl	40ea48 <__fxstatat@plt+0xb568>
  410138:	ldp	x29, x30, [sp], #80
  41013c:	ret
  410140:	bl	403070 <abort@plt>
  410144:	nop
  410148:	sub	sp, sp, #0xb0
  41014c:	cmp	x0, #0x0
  410150:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  410154:	stp	x29, x30, [sp, #16]
  410158:	add	x29, sp, #0x10
  41015c:	stp	x21, x22, [sp, #48]
  410160:	adrp	x22, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  410164:	add	x22, x22, #0x9f0
  410168:	mov	x21, x0
  41016c:	stp	x19, x20, [sp, #32]
  410170:	mov	w19, #0xa                   	// #10
  410174:	ldp	x4, x5, [x22, #256]
  410178:	stp	x4, x5, [sp, #120]
  41017c:	ldp	x4, x5, [x22, #272]
  410180:	stp	x23, x24, [sp, #64]
  410184:	ldp	x6, x7, [x22, #288]
  410188:	stp	x25, x26, [sp, #80]
  41018c:	ldr	x0, [x22, #304]
  410190:	str	x27, [sp, #96]
  410194:	str	w19, [sp, #120]
  410198:	stp	x4, x5, [sp, #136]
  41019c:	stp	x6, x7, [sp, #152]
  4101a0:	str	x0, [sp, #168]
  4101a4:	b.eq	4102f4 <__fxstatat@plt+0xce14>  // b.none
  4101a8:	adrp	x27, 42e000 <__fxstatat@plt+0x2ab20>
  4101ac:	add	x26, x27, #0x4c8
  4101b0:	mov	x20, x1
  4101b4:	mov	x24, x2
  4101b8:	stp	x21, x1, [sp, #160]
  4101bc:	bl	4033f0 <__errno_location@plt>
  4101c0:	ldr	w1, [x26, #8]
  4101c4:	mov	w4, w19
  4101c8:	ldr	w25, [x0]
  4101cc:	ldr	x19, [x27, #1224]
  4101d0:	mov	x23, x0
  4101d4:	cmp	w1, #0x0
  4101d8:	b.gt	410228 <__fxstatat@plt+0xcd48>
  4101dc:	add	x0, x26, #0x10
  4101e0:	cmp	x19, x0
  4101e4:	b.eq	4102d4 <__fxstatat@plt+0xcdf4>  // b.none
  4101e8:	mov	x0, x19
  4101ec:	mov	x1, #0x10                  	// #16
  4101f0:	bl	414920 <__fxstatat@plt+0x11440>
  4101f4:	mov	x19, x0
  4101f8:	str	x0, [x27, #1224]
  4101fc:	ldr	w0, [x26, #8]
  410200:	mov	w20, #0x1                   	// #1
  410204:	mov	w1, #0x0                   	// #0
  410208:	sub	w2, w20, w0
  41020c:	add	x0, x19, w0, sxtw #4
  410210:	sbfiz	x2, x2, #4, #32
  410214:	bl	402f40 <memset@plt>
  410218:	ldr	w4, [sp, #120]
  41021c:	str	w20, [x26, #8]
  410220:	ldr	x21, [sp, #160]
  410224:	ldr	x20, [sp, #168]
  410228:	mov	x7, x21
  41022c:	ldp	x27, x21, [x19]
  410230:	str	x20, [sp]
  410234:	ldr	w26, [sp, #124]
  410238:	add	x6, sp, #0x80
  41023c:	mov	x2, x24
  410240:	mov	x3, #0xffffffffffffffff    	// #-1
  410244:	orr	w26, w26, #0x1
  410248:	mov	w5, w26
  41024c:	mov	x1, x27
  410250:	mov	x0, x21
  410254:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  410258:	cmp	x27, x0
  41025c:	b.hi	4102ac <__fxstatat@plt+0xcdcc>  // b.pmore
  410260:	add	x20, x0, #0x1
  410264:	str	x20, [x19]
  410268:	cmp	x21, x22
  41026c:	b.eq	410278 <__fxstatat@plt+0xcd98>  // b.none
  410270:	mov	x0, x21
  410274:	bl	4031b0 <free@plt>
  410278:	mov	x0, x20
  41027c:	bl	4148f0 <__fxstatat@plt+0x11410>
  410280:	ldp	x7, x1, [sp, #160]
  410284:	str	x0, [x19, #8]
  410288:	ldr	w4, [sp, #120]
  41028c:	mov	x21, x0
  410290:	str	x1, [sp]
  410294:	add	x6, sp, #0x80
  410298:	mov	w5, w26
  41029c:	mov	x2, x24
  4102a0:	mov	x1, x20
  4102a4:	mov	x3, #0xffffffffffffffff    	// #-1
  4102a8:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  4102ac:	mov	x0, x21
  4102b0:	ldp	x29, x30, [sp, #16]
  4102b4:	ldp	x19, x20, [sp, #32]
  4102b8:	ldp	x21, x22, [sp, #48]
  4102bc:	ldr	x27, [sp, #96]
  4102c0:	str	w25, [x23]
  4102c4:	ldp	x23, x24, [sp, #64]
  4102c8:	ldp	x25, x26, [sp, #80]
  4102cc:	add	sp, sp, #0xb0
  4102d0:	ret
  4102d4:	mov	x1, #0x10                  	// #16
  4102d8:	mov	x0, #0x0                   	// #0
  4102dc:	bl	414920 <__fxstatat@plt+0x11440>
  4102e0:	mov	x19, x0
  4102e4:	str	x0, [x27, #1224]
  4102e8:	ldp	x0, x1, [x26, #16]
  4102ec:	stp	x0, x1, [x19]
  4102f0:	b	4101fc <__fxstatat@plt+0xcd1c>
  4102f4:	bl	403070 <abort@plt>
  4102f8:	sub	sp, sp, #0xb0
  4102fc:	cmp	x0, #0x0
  410300:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  410304:	stp	x29, x30, [sp, #16]
  410308:	add	x29, sp, #0x10
  41030c:	stp	x21, x22, [sp, #48]
  410310:	adrp	x22, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  410314:	add	x22, x22, #0x9f0
  410318:	mov	x21, x0
  41031c:	stp	x19, x20, [sp, #32]
  410320:	mov	w19, #0xa                   	// #10
  410324:	ldp	x6, x7, [x22, #256]
  410328:	stp	x6, x7, [sp, #120]
  41032c:	add	x4, x22, #0x100
  410330:	ldp	x6, x7, [x4, #16]
  410334:	stp	x23, x24, [sp, #64]
  410338:	ldp	x8, x9, [x4, #32]
  41033c:	stp	x25, x26, [sp, #80]
  410340:	ldr	x0, [x4, #48]
  410344:	stp	x27, x28, [sp, #96]
  410348:	str	w19, [sp, #120]
  41034c:	stp	x6, x7, [sp, #136]
  410350:	stp	x8, x9, [sp, #152]
  410354:	str	x0, [sp, #168]
  410358:	b.eq	4104ac <__fxstatat@plt+0xcfcc>  // b.none
  41035c:	adrp	x28, 42e000 <__fxstatat@plt+0x2ab20>
  410360:	add	x27, x28, #0x4c8
  410364:	mov	x20, x1
  410368:	mov	x24, x2
  41036c:	mov	x25, x3
  410370:	stp	x21, x1, [sp, #160]
  410374:	bl	4033f0 <__errno_location@plt>
  410378:	ldr	w1, [x27, #8]
  41037c:	mov	w4, w19
  410380:	ldr	w26, [x0]
  410384:	mov	x23, x0
  410388:	ldr	x19, [x28, #1224]
  41038c:	cmp	w1, #0x0
  410390:	b.gt	4103e0 <__fxstatat@plt+0xcf00>
  410394:	add	x0, x27, #0x10
  410398:	cmp	x19, x0
  41039c:	b.eq	41048c <__fxstatat@plt+0xcfac>  // b.none
  4103a0:	mov	x0, x19
  4103a4:	mov	x1, #0x10                  	// #16
  4103a8:	bl	414920 <__fxstatat@plt+0x11440>
  4103ac:	mov	x19, x0
  4103b0:	str	x0, [x28, #1224]
  4103b4:	ldr	w0, [x27, #8]
  4103b8:	mov	w20, #0x1                   	// #1
  4103bc:	mov	w1, #0x0                   	// #0
  4103c0:	sub	w2, w20, w0
  4103c4:	add	x0, x19, w0, sxtw #4
  4103c8:	sbfiz	x2, x2, #4, #32
  4103cc:	bl	402f40 <memset@plt>
  4103d0:	ldr	w4, [sp, #120]
  4103d4:	str	w20, [x27, #8]
  4103d8:	ldr	x21, [sp, #160]
  4103dc:	ldr	x20, [sp, #168]
  4103e0:	mov	x7, x21
  4103e4:	ldp	x28, x21, [x19]
  4103e8:	str	x20, [sp]
  4103ec:	ldr	w27, [sp, #124]
  4103f0:	add	x6, sp, #0x80
  4103f4:	mov	x3, x25
  4103f8:	mov	x2, x24
  4103fc:	orr	w27, w27, #0x1
  410400:	mov	w5, w27
  410404:	mov	x1, x28
  410408:	mov	x0, x21
  41040c:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  410410:	cmp	x28, x0
  410414:	b.hi	410464 <__fxstatat@plt+0xcf84>  // b.pmore
  410418:	add	x20, x0, #0x1
  41041c:	str	x20, [x19]
  410420:	cmp	x21, x22
  410424:	b.eq	410430 <__fxstatat@plt+0xcf50>  // b.none
  410428:	mov	x0, x21
  41042c:	bl	4031b0 <free@plt>
  410430:	mov	x0, x20
  410434:	bl	4148f0 <__fxstatat@plt+0x11410>
  410438:	ldp	x7, x1, [sp, #160]
  41043c:	str	x0, [x19, #8]
  410440:	ldr	w4, [sp, #120]
  410444:	mov	x21, x0
  410448:	str	x1, [sp]
  41044c:	add	x6, sp, #0x80
  410450:	mov	w5, w27
  410454:	mov	x3, x25
  410458:	mov	x2, x24
  41045c:	mov	x1, x20
  410460:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  410464:	mov	x0, x21
  410468:	ldp	x29, x30, [sp, #16]
  41046c:	ldp	x19, x20, [sp, #32]
  410470:	ldp	x21, x22, [sp, #48]
  410474:	ldp	x27, x28, [sp, #96]
  410478:	str	w26, [x23]
  41047c:	ldp	x23, x24, [sp, #64]
  410480:	ldp	x25, x26, [sp, #80]
  410484:	add	sp, sp, #0xb0
  410488:	ret
  41048c:	mov	x1, #0x10                  	// #16
  410490:	mov	x0, #0x0                   	// #0
  410494:	bl	414920 <__fxstatat@plt+0x11440>
  410498:	mov	x19, x0
  41049c:	str	x0, [x28, #1224]
  4104a0:	ldp	x0, x1, [x27, #16]
  4104a4:	stp	x0, x1, [x19]
  4104a8:	b	4103b4 <__fxstatat@plt+0xced4>
  4104ac:	bl	403070 <abort@plt>
  4104b0:	sub	sp, sp, #0x80
  4104b4:	stp	x29, x30, [sp, #16]
  4104b8:	add	x29, sp, #0x10
  4104bc:	stp	x19, x20, [sp, #32]
  4104c0:	mov	w19, w0
  4104c4:	stp	x21, x22, [sp, #48]
  4104c8:	stp	x23, x24, [sp, #64]
  4104cc:	mov	x23, x1
  4104d0:	mov	x24, x2
  4104d4:	stp	x25, x26, [sp, #80]
  4104d8:	adrp	x26, 42e000 <__fxstatat@plt+0x2ab20>
  4104dc:	stp	x27, x28, [sp, #96]
  4104e0:	bl	4033f0 <__errno_location@plt>
  4104e4:	mov	x22, x0
  4104e8:	ldr	w0, [x0]
  4104ec:	str	w0, [sp, #124]
  4104f0:	ldr	x21, [x26, #1224]
  4104f4:	tbnz	w19, #31, 410638 <__fxstatat@plt+0xd158>
  4104f8:	add	x20, x26, #0x4c8
  4104fc:	ldr	w0, [x20, #8]
  410500:	cmp	w19, w0
  410504:	b.lt	410554 <__fxstatat@plt+0xd074>  // b.tstop
  410508:	mov	w0, #0x7fffffff            	// #2147483647
  41050c:	cmp	w19, w0
  410510:	b.eq	410634 <__fxstatat@plt+0xd154>  // b.none
  410514:	add	w27, w19, #0x1
  410518:	add	x0, x20, #0x10
  41051c:	cmp	x21, x0
  410520:	sbfiz	x1, x27, #4, #32
  410524:	b.eq	410618 <__fxstatat@plt+0xd138>  // b.none
  410528:	mov	x0, x21
  41052c:	bl	414920 <__fxstatat@plt+0x11440>
  410530:	mov	x21, x0
  410534:	str	x0, [x26, #1224]
  410538:	ldr	w0, [x20, #8]
  41053c:	mov	w1, #0x0                   	// #0
  410540:	sub	w2, w27, w0
  410544:	add	x0, x21, w0, sxtw #4
  410548:	sbfiz	x2, x2, #4, #32
  41054c:	bl	402f40 <memset@plt>
  410550:	str	w27, [x20, #8]
  410554:	sbfiz	x19, x19, #4, #32
  410558:	add	x6, x20, #0x28
  41055c:	add	x26, x21, x19
  410560:	mov	x3, x24
  410564:	ldp	x7, x0, [x20, #72]
  410568:	mov	x2, x23
  41056c:	ldp	w4, w5, [x20, #32]
  410570:	ldr	x27, [x21, x19]
  410574:	orr	w25, w5, #0x1
  410578:	ldr	x28, [x26, #8]
  41057c:	str	x0, [sp]
  410580:	mov	x1, x27
  410584:	mov	w5, w25
  410588:	mov	x0, x28
  41058c:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  410590:	cmp	x27, x0
  410594:	b.hi	4105ec <__fxstatat@plt+0xd10c>  // b.pmore
  410598:	add	x27, x0, #0x1
  41059c:	str	x27, [x21, x19]
  4105a0:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  4105a4:	add	x0, x0, #0x9f0
  4105a8:	cmp	x28, x0
  4105ac:	b.eq	4105b8 <__fxstatat@plt+0xd0d8>  // b.none
  4105b0:	mov	x0, x28
  4105b4:	bl	4031b0 <free@plt>
  4105b8:	mov	x0, x27
  4105bc:	bl	4148f0 <__fxstatat@plt+0x11410>
  4105c0:	ldp	x7, x1, [x20, #72]
  4105c4:	str	x0, [x26, #8]
  4105c8:	ldr	w4, [x20, #32]
  4105cc:	mov	x28, x0
  4105d0:	str	x1, [sp]
  4105d4:	mov	w5, w25
  4105d8:	mov	x3, x24
  4105dc:	mov	x2, x23
  4105e0:	add	x6, x20, #0x28
  4105e4:	mov	x1, x27
  4105e8:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  4105ec:	ldr	w0, [sp, #124]
  4105f0:	ldp	x29, x30, [sp, #16]
  4105f4:	ldp	x19, x20, [sp, #32]
  4105f8:	ldp	x23, x24, [sp, #64]
  4105fc:	ldp	x25, x26, [sp, #80]
  410600:	str	w0, [x22]
  410604:	mov	x0, x28
  410608:	ldp	x21, x22, [sp, #48]
  41060c:	ldp	x27, x28, [sp, #96]
  410610:	add	sp, sp, #0x80
  410614:	ret
  410618:	mov	x0, #0x0                   	// #0
  41061c:	bl	414920 <__fxstatat@plt+0x11440>
  410620:	mov	x21, x0
  410624:	str	x0, [x26, #1224]
  410628:	ldp	x0, x1, [x20, #16]
  41062c:	stp	x0, x1, [x21]
  410630:	b	410538 <__fxstatat@plt+0xd058>
  410634:	bl	414ab8 <__fxstatat@plt+0x115d8>
  410638:	bl	403070 <abort@plt>
  41063c:	nop
  410640:	sub	sp, sp, #0x70
  410644:	stp	x29, x30, [sp, #16]
  410648:	add	x29, sp, #0x10
  41064c:	stp	x19, x20, [sp, #32]
  410650:	stp	x21, x22, [sp, #48]
  410654:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  410658:	add	x19, x21, #0x4c8
  41065c:	stp	x23, x24, [sp, #64]
  410660:	mov	x24, x0
  410664:	stp	x25, x26, [sp, #80]
  410668:	mov	x25, x1
  41066c:	str	x27, [sp, #96]
  410670:	bl	4033f0 <__errno_location@plt>
  410674:	mov	x23, x0
  410678:	ldr	w0, [x19, #8]
  41067c:	ldr	x20, [x21, #1224]
  410680:	cmp	w0, #0x0
  410684:	ldr	w26, [x23]
  410688:	b.gt	4106cc <__fxstatat@plt+0xd1ec>
  41068c:	add	x0, x19, #0x10
  410690:	cmp	x20, x0
  410694:	b.eq	410780 <__fxstatat@plt+0xd2a0>  // b.none
  410698:	mov	x0, x20
  41069c:	mov	x1, #0x10                  	// #16
  4106a0:	bl	414920 <__fxstatat@plt+0x11440>
  4106a4:	mov	x20, x0
  4106a8:	str	x0, [x21, #1224]
  4106ac:	ldr	w0, [x19, #8]
  4106b0:	mov	w21, #0x1                   	// #1
  4106b4:	mov	w1, #0x0                   	// #0
  4106b8:	sub	w2, w21, w0
  4106bc:	add	x0, x20, w0, sxtw #4
  4106c0:	sbfiz	x2, x2, #4, #32
  4106c4:	bl	402f40 <memset@plt>
  4106c8:	str	w21, [x19, #8]
  4106cc:	ldp	x21, x22, [x20]
  4106d0:	add	x6, x19, #0x28
  4106d4:	ldp	x7, x0, [x19, #72]
  4106d8:	str	x0, [sp]
  4106dc:	ldp	w4, w27, [x19, #32]
  4106e0:	mov	x3, x25
  4106e4:	mov	x2, x24
  4106e8:	mov	x1, x21
  4106ec:	orr	w27, w27, #0x1
  4106f0:	mov	x0, x22
  4106f4:	mov	w5, w27
  4106f8:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  4106fc:	cmp	x21, x0
  410700:	b.hi	410758 <__fxstatat@plt+0xd278>  // b.pmore
  410704:	add	x21, x0, #0x1
  410708:	str	x21, [x20]
  41070c:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  410710:	add	x0, x0, #0x9f0
  410714:	cmp	x22, x0
  410718:	b.eq	410724 <__fxstatat@plt+0xd244>  // b.none
  41071c:	mov	x0, x22
  410720:	bl	4031b0 <free@plt>
  410724:	mov	x0, x21
  410728:	bl	4148f0 <__fxstatat@plt+0x11410>
  41072c:	ldp	x7, x1, [x19, #72]
  410730:	str	x0, [x20, #8]
  410734:	ldr	w4, [x19, #32]
  410738:	mov	x22, x0
  41073c:	str	x1, [sp]
  410740:	mov	w5, w27
  410744:	mov	x3, x25
  410748:	mov	x2, x24
  41074c:	add	x6, x19, #0x28
  410750:	mov	x1, x21
  410754:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  410758:	mov	x0, x22
  41075c:	ldp	x29, x30, [sp, #16]
  410760:	ldp	x19, x20, [sp, #32]
  410764:	ldp	x21, x22, [sp, #48]
  410768:	ldr	x27, [sp, #96]
  41076c:	str	w26, [x23]
  410770:	ldp	x23, x24, [sp, #64]
  410774:	ldp	x25, x26, [sp, #80]
  410778:	add	sp, sp, #0x70
  41077c:	ret
  410780:	mov	x1, #0x10                  	// #16
  410784:	mov	x0, #0x0                   	// #0
  410788:	bl	414920 <__fxstatat@plt+0x11440>
  41078c:	mov	x20, x0
  410790:	str	x0, [x21, #1224]
  410794:	ldp	x0, x1, [x19, #16]
  410798:	stp	x0, x1, [x20]
  41079c:	b	4106ac <__fxstatat@plt+0xd1cc>
  4107a0:	sub	sp, sp, #0x70
  4107a4:	stp	x29, x30, [sp, #16]
  4107a8:	add	x29, sp, #0x10
  4107ac:	stp	x21, x22, [sp, #48]
  4107b0:	adrp	x22, 42e000 <__fxstatat@plt+0x2ab20>
  4107b4:	stp	x19, x20, [sp, #32]
  4107b8:	mov	w19, w0
  4107bc:	stp	x23, x24, [sp, #64]
  4107c0:	mov	x24, x1
  4107c4:	stp	x25, x26, [sp, #80]
  4107c8:	stp	x27, x28, [sp, #96]
  4107cc:	bl	4033f0 <__errno_location@plt>
  4107d0:	ldr	w25, [x0]
  4107d4:	ldr	x21, [x22, #1224]
  4107d8:	tbnz	w19, #31, 41091c <__fxstatat@plt+0xd43c>
  4107dc:	add	x20, x22, #0x4c8
  4107e0:	mov	x23, x0
  4107e4:	ldr	w0, [x20, #8]
  4107e8:	cmp	w19, w0
  4107ec:	b.lt	41083c <__fxstatat@plt+0xd35c>  // b.tstop
  4107f0:	mov	w0, #0x7fffffff            	// #2147483647
  4107f4:	cmp	w19, w0
  4107f8:	b.eq	410918 <__fxstatat@plt+0xd438>  // b.none
  4107fc:	add	w26, w19, #0x1
  410800:	add	x0, x20, #0x10
  410804:	cmp	x21, x0
  410808:	sbfiz	x1, x26, #4, #32
  41080c:	b.eq	4108fc <__fxstatat@plt+0xd41c>  // b.none
  410810:	mov	x0, x21
  410814:	bl	414920 <__fxstatat@plt+0x11440>
  410818:	mov	x21, x0
  41081c:	str	x0, [x22, #1224]
  410820:	ldr	w0, [x20, #8]
  410824:	mov	w1, #0x0                   	// #0
  410828:	sub	w2, w26, w0
  41082c:	add	x0, x21, w0, sxtw #4
  410830:	sbfiz	x2, x2, #4, #32
  410834:	bl	402f40 <memset@plt>
  410838:	str	w26, [x20, #8]
  41083c:	sbfiz	x19, x19, #4, #32
  410840:	add	x6, x20, #0x28
  410844:	add	x26, x21, x19
  410848:	mov	x2, x24
  41084c:	ldp	x7, x0, [x20, #72]
  410850:	mov	x3, #0xffffffffffffffff    	// #-1
  410854:	ldp	w4, w28, [x20, #32]
  410858:	ldr	x22, [x21, x19]
  41085c:	orr	w28, w28, #0x1
  410860:	ldr	x27, [x26, #8]
  410864:	str	x0, [sp]
  410868:	mov	x1, x22
  41086c:	mov	w5, w28
  410870:	mov	x0, x27
  410874:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  410878:	cmp	x22, x0
  41087c:	b.hi	4108d4 <__fxstatat@plt+0xd3f4>  // b.pmore
  410880:	add	x22, x0, #0x1
  410884:	str	x22, [x21, x19]
  410888:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  41088c:	add	x0, x0, #0x9f0
  410890:	cmp	x27, x0
  410894:	b.eq	4108a0 <__fxstatat@plt+0xd3c0>  // b.none
  410898:	mov	x0, x27
  41089c:	bl	4031b0 <free@plt>
  4108a0:	mov	x0, x22
  4108a4:	bl	4148f0 <__fxstatat@plt+0x11410>
  4108a8:	ldp	x7, x1, [x20, #72]
  4108ac:	str	x0, [x26, #8]
  4108b0:	ldr	w4, [x20, #32]
  4108b4:	mov	x27, x0
  4108b8:	str	x1, [sp]
  4108bc:	mov	w5, w28
  4108c0:	mov	x2, x24
  4108c4:	add	x6, x20, #0x28
  4108c8:	mov	x1, x22
  4108cc:	mov	x3, #0xffffffffffffffff    	// #-1
  4108d0:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  4108d4:	mov	x0, x27
  4108d8:	ldp	x29, x30, [sp, #16]
  4108dc:	ldp	x19, x20, [sp, #32]
  4108e0:	ldp	x21, x22, [sp, #48]
  4108e4:	ldp	x27, x28, [sp, #96]
  4108e8:	str	w25, [x23]
  4108ec:	ldp	x23, x24, [sp, #64]
  4108f0:	ldp	x25, x26, [sp, #80]
  4108f4:	add	sp, sp, #0x70
  4108f8:	ret
  4108fc:	mov	x0, #0x0                   	// #0
  410900:	bl	414920 <__fxstatat@plt+0x11440>
  410904:	mov	x21, x0
  410908:	str	x0, [x22, #1224]
  41090c:	ldp	x0, x1, [x20, #16]
  410910:	stp	x0, x1, [x21]
  410914:	b	410820 <__fxstatat@plt+0xd340>
  410918:	bl	414ab8 <__fxstatat@plt+0x115d8>
  41091c:	bl	403070 <abort@plt>
  410920:	sub	sp, sp, #0x60
  410924:	stp	x29, x30, [sp, #16]
  410928:	add	x29, sp, #0x10
  41092c:	stp	x19, x20, [sp, #32]
  410930:	stp	x21, x22, [sp, #48]
  410934:	adrp	x21, 42e000 <__fxstatat@plt+0x2ab20>
  410938:	add	x19, x21, #0x4c8
  41093c:	stp	x23, x24, [sp, #64]
  410940:	mov	x24, x0
  410944:	stp	x25, x26, [sp, #80]
  410948:	bl	4033f0 <__errno_location@plt>
  41094c:	mov	x23, x0
  410950:	ldr	w0, [x19, #8]
  410954:	ldr	x20, [x21, #1224]
  410958:	cmp	w0, #0x0
  41095c:	ldr	w25, [x23]
  410960:	b.gt	4109a4 <__fxstatat@plt+0xd4c4>
  410964:	add	x0, x19, #0x10
  410968:	cmp	x20, x0
  41096c:	b.eq	410a54 <__fxstatat@plt+0xd574>  // b.none
  410970:	mov	x0, x20
  410974:	mov	x1, #0x10                  	// #16
  410978:	bl	414920 <__fxstatat@plt+0x11440>
  41097c:	mov	x20, x0
  410980:	str	x0, [x21, #1224]
  410984:	ldr	w0, [x19, #8]
  410988:	mov	w21, #0x1                   	// #1
  41098c:	mov	w1, #0x0                   	// #0
  410990:	sub	w2, w21, w0
  410994:	add	x0, x20, w0, sxtw #4
  410998:	sbfiz	x2, x2, #4, #32
  41099c:	bl	402f40 <memset@plt>
  4109a0:	str	w21, [x19, #8]
  4109a4:	ldp	x21, x22, [x20]
  4109a8:	add	x6, x19, #0x28
  4109ac:	ldp	x7, x0, [x19, #72]
  4109b0:	str	x0, [sp]
  4109b4:	ldp	w4, w26, [x19, #32]
  4109b8:	mov	x2, x24
  4109bc:	mov	x1, x21
  4109c0:	mov	x0, x22
  4109c4:	orr	w26, w26, #0x1
  4109c8:	mov	x3, #0xffffffffffffffff    	// #-1
  4109cc:	mov	w5, w26
  4109d0:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  4109d4:	cmp	x21, x0
  4109d8:	b.hi	410a30 <__fxstatat@plt+0xd550>  // b.pmore
  4109dc:	add	x21, x0, #0x1
  4109e0:	str	x21, [x20]
  4109e4:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  4109e8:	add	x0, x0, #0x9f0
  4109ec:	cmp	x22, x0
  4109f0:	b.eq	4109fc <__fxstatat@plt+0xd51c>  // b.none
  4109f4:	mov	x0, x22
  4109f8:	bl	4031b0 <free@plt>
  4109fc:	mov	x0, x21
  410a00:	bl	4148f0 <__fxstatat@plt+0x11410>
  410a04:	ldp	x7, x1, [x19, #72]
  410a08:	str	x0, [x20, #8]
  410a0c:	ldr	w4, [x19, #32]
  410a10:	mov	x22, x0
  410a14:	str	x1, [sp]
  410a18:	mov	w5, w26
  410a1c:	mov	x2, x24
  410a20:	add	x6, x19, #0x28
  410a24:	mov	x1, x21
  410a28:	mov	x3, #0xffffffffffffffff    	// #-1
  410a2c:	bl	40d8a8 <__fxstatat@plt+0xa3c8>
  410a30:	mov	x0, x22
  410a34:	ldp	x29, x30, [sp, #16]
  410a38:	ldp	x19, x20, [sp, #32]
  410a3c:	ldp	x21, x22, [sp, #48]
  410a40:	str	w25, [x23]
  410a44:	ldp	x23, x24, [sp, #64]
  410a48:	ldp	x25, x26, [sp, #80]
  410a4c:	add	sp, sp, #0x60
  410a50:	ret
  410a54:	mov	x1, #0x10                  	// #16
  410a58:	mov	x0, #0x0                   	// #0
  410a5c:	bl	414920 <__fxstatat@plt+0x11440>
  410a60:	mov	x20, x0
  410a64:	str	x0, [x21, #1224]
  410a68:	ldp	x0, x1, [x19, #16]
  410a6c:	stp	x0, x1, [x20]
  410a70:	b	410984 <__fxstatat@plt+0xd4a4>
  410a74:	nop
  410a78:	stp	x29, x30, [sp, #-336]!
  410a7c:	mov	x29, sp
  410a80:	stp	x19, x20, [sp, #16]
  410a84:	mov	x20, x3
  410a88:	stp	x21, x22, [sp, #32]
  410a8c:	mov	x21, x1
  410a90:	stp	x23, x24, [sp, #48]
  410a94:	mov	w24, w2
  410a98:	stp	x25, x26, [sp, #64]
  410a9c:	mov	w25, w0
  410aa0:	mov	w26, w4
  410aa4:	bl	4031c0 <renameat2@plt>
  410aa8:	mov	w19, w0
  410aac:	tbz	w0, #31, 410aec <__fxstatat@plt+0xd60c>
  410ab0:	bl	4033f0 <__errno_location@plt>
  410ab4:	mov	x22, x0
  410ab8:	ldr	w0, [x0]
  410abc:	sub	w1, w0, #0x16
  410ac0:	tst	w1, #0xffffffef
  410ac4:	cset	w23, ne  // ne = any
  410ac8:	cmp	w0, #0x5f
  410acc:	csel	w23, w23, wzr, ne  // ne = any
  410ad0:	cbnz	w23, 410aec <__fxstatat@plt+0xd60c>
  410ad4:	cbz	w26, 410b40 <__fxstatat@plt+0xd660>
  410ad8:	tst	w26, #0xfffffffe
  410adc:	b.eq	410b08 <__fxstatat@plt+0xd628>  // b.none
  410ae0:	mov	w0, #0x5f                  	// #95
  410ae4:	mov	w19, #0xffffffff            	// #-1
  410ae8:	str	w0, [x22]
  410aec:	mov	w0, w19
  410af0:	ldp	x19, x20, [sp, #16]
  410af4:	ldp	x21, x22, [sp, #32]
  410af8:	ldp	x23, x24, [sp, #48]
  410afc:	ldp	x25, x26, [sp, #64]
  410b00:	ldp	x29, x30, [sp], #336
  410b04:	ret
  410b08:	add	x3, sp, #0xd0
  410b0c:	mov	x2, x20
  410b10:	mov	w1, w24
  410b14:	mov	w4, #0x100                 	// #256
  410b18:	mov	w0, #0x0                   	// #0
  410b1c:	bl	4034e0 <__fxstatat@plt>
  410b20:	cbz	w0, 410c30 <__fxstatat@plt+0xd750>
  410b24:	ldr	w0, [x22]
  410b28:	cmp	w0, #0x4b
  410b2c:	b.eq	410c30 <__fxstatat@plt+0xd750>  // b.none
  410b30:	cmp	w0, #0x2
  410b34:	b.ne	410c28 <__fxstatat@plt+0xd748>  // b.any
  410b38:	mov	w23, #0x1                   	// #1
  410b3c:	nop
  410b40:	mov	x0, x21
  410b44:	bl	402c50 <strlen@plt>
  410b48:	mov	x19, x0
  410b4c:	mov	x0, x20
  410b50:	bl	402c50 <strlen@plt>
  410b54:	cmp	x19, #0x0
  410b58:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  410b5c:	b.eq	410bf4 <__fxstatat@plt+0xd714>  // b.none
  410b60:	add	x19, x21, x19
  410b64:	add	x0, x20, x0
  410b68:	mov	w1, #0x2f                  	// #47
  410b6c:	ldurb	w2, [x19, #-1]
  410b70:	ldurb	w0, [x0, #-1]
  410b74:	cmp	w2, w1
  410b78:	ccmp	w0, w1, #0x4, ne  // ne = any
  410b7c:	b.ne	410bf4 <__fxstatat@plt+0xd714>  // b.any
  410b80:	add	x3, sp, #0x50
  410b84:	mov	x2, x21
  410b88:	mov	w1, w25
  410b8c:	mov	w4, #0x100                 	// #256
  410b90:	mov	w0, #0x0                   	// #0
  410b94:	bl	4034e0 <__fxstatat@plt>
  410b98:	cbnz	w0, 410c28 <__fxstatat@plt+0xd748>
  410b9c:	cbz	w23, 410bc0 <__fxstatat@plt+0xd6e0>
  410ba0:	ldr	w0, [sp, #96]
  410ba4:	and	w0, w0, #0xf000
  410ba8:	cmp	w0, #0x4, lsl #12
  410bac:	b.eq	410bf4 <__fxstatat@plt+0xd714>  // b.none
  410bb0:	mov	w0, #0x2                   	// #2
  410bb4:	mov	w19, #0xffffffff            	// #-1
  410bb8:	str	w0, [x22]
  410bbc:	b	410aec <__fxstatat@plt+0xd60c>
  410bc0:	add	x3, sp, #0xd0
  410bc4:	mov	x2, x20
  410bc8:	mov	w1, w24
  410bcc:	mov	w4, #0x100                 	// #256
  410bd0:	bl	4034e0 <__fxstatat@plt>
  410bd4:	cbz	w0, 410c40 <__fxstatat@plt+0xd760>
  410bd8:	ldr	w0, [x22]
  410bdc:	cmp	w0, #0x2
  410be0:	b.ne	410c28 <__fxstatat@plt+0xd748>  // b.any
  410be4:	ldr	w0, [sp, #96]
  410be8:	and	w0, w0, #0xf000
  410bec:	cmp	w0, #0x4, lsl #12
  410bf0:	b.ne	410c28 <__fxstatat@plt+0xd748>  // b.any
  410bf4:	mov	x3, x20
  410bf8:	mov	w2, w24
  410bfc:	mov	x1, x21
  410c00:	mov	w0, w25
  410c04:	bl	403200 <renameat@plt>
  410c08:	mov	w19, w0
  410c0c:	mov	w0, w19
  410c10:	ldp	x19, x20, [sp, #16]
  410c14:	ldp	x21, x22, [sp, #32]
  410c18:	ldp	x23, x24, [sp, #48]
  410c1c:	ldp	x25, x26, [sp, #64]
  410c20:	ldp	x29, x30, [sp], #336
  410c24:	ret
  410c28:	mov	w19, #0xffffffff            	// #-1
  410c2c:	b	410aec <__fxstatat@plt+0xd60c>
  410c30:	mov	w0, #0x11                  	// #17
  410c34:	mov	w19, #0xffffffff            	// #-1
  410c38:	str	w0, [x22]
  410c3c:	b	410aec <__fxstatat@plt+0xd60c>
  410c40:	ldr	w0, [sp, #224]
  410c44:	and	w0, w0, #0xf000
  410c48:	cmp	w0, #0x4, lsl #12
  410c4c:	b.eq	410c60 <__fxstatat@plt+0xd780>  // b.none
  410c50:	mov	w0, #0x14                  	// #20
  410c54:	mov	w19, #0xffffffff            	// #-1
  410c58:	str	w0, [x22]
  410c5c:	b	410aec <__fxstatat@plt+0xd60c>
  410c60:	ldr	w0, [sp, #96]
  410c64:	and	w0, w0, #0xf000
  410c68:	cmp	w0, #0x4, lsl #12
  410c6c:	b.eq	410bf4 <__fxstatat@plt+0xd714>  // b.none
  410c70:	mov	w0, #0x15                  	// #21
  410c74:	mov	w19, #0xffffffff            	// #-1
  410c78:	str	w0, [x22]
  410c7c:	b	410aec <__fxstatat@plt+0xd60c>
  410c80:	stp	x29, x30, [sp, #-64]!
  410c84:	mov	x29, sp
  410c88:	stp	x19, x20, [sp, #16]
  410c8c:	mov	x20, x2
  410c90:	stp	x21, x22, [sp, #32]
  410c94:	mov	w22, w0
  410c98:	mov	x21, x1
  410c9c:	str	x23, [sp, #48]
  410ca0:	mov	x23, #0x7ff00000            	// #2146435072
  410ca4:	nop
  410ca8:	mov	x2, x20
  410cac:	mov	x1, x21
  410cb0:	mov	w0, w22
  410cb4:	bl	403320 <read@plt>
  410cb8:	mov	x19, x0
  410cbc:	tbz	x0, #63, 410ce0 <__fxstatat@plt+0xd800>
  410cc0:	bl	4033f0 <__errno_location@plt>
  410cc4:	ldr	w2, [x0]
  410cc8:	cmp	w2, #0x4
  410ccc:	b.eq	410ca8 <__fxstatat@plt+0xd7c8>  // b.none
  410cd0:	cmp	x20, x23
  410cd4:	mov	x20, #0x7ff00000            	// #2146435072
  410cd8:	ccmp	w2, #0x16, #0x0, hi  // hi = pmore
  410cdc:	b.eq	410ca8 <__fxstatat@plt+0xd7c8>  // b.none
  410ce0:	mov	x0, x19
  410ce4:	ldp	x19, x20, [sp, #16]
  410ce8:	ldp	x21, x22, [sp, #32]
  410cec:	ldr	x23, [sp, #48]
  410cf0:	ldp	x29, x30, [sp], #64
  410cf4:	ret
  410cf8:	stp	x29, x30, [sp, #-64]!
  410cfc:	mov	x29, sp
  410d00:	stp	x19, x20, [sp, #16]
  410d04:	mov	x20, x2
  410d08:	stp	x21, x22, [sp, #32]
  410d0c:	mov	w22, w0
  410d10:	mov	x21, x1
  410d14:	str	x23, [sp, #48]
  410d18:	mov	x23, #0x7ff00000            	// #2146435072
  410d1c:	nop
  410d20:	mov	x2, x20
  410d24:	mov	x1, x21
  410d28:	mov	w0, w22
  410d2c:	bl	403060 <write@plt>
  410d30:	mov	x19, x0
  410d34:	tbz	x0, #63, 410d58 <__fxstatat@plt+0xd878>
  410d38:	bl	4033f0 <__errno_location@plt>
  410d3c:	ldr	w2, [x0]
  410d40:	cmp	w2, #0x4
  410d44:	b.eq	410d20 <__fxstatat@plt+0xd840>  // b.none
  410d48:	cmp	w2, #0x16
  410d4c:	ccmp	x20, x23, #0x0, eq  // eq = none
  410d50:	mov	x20, #0x7ff00000            	// #2146435072
  410d54:	b.hi	410d20 <__fxstatat@plt+0xd840>  // b.pmore
  410d58:	mov	x0, x19
  410d5c:	ldp	x19, x20, [sp, #16]
  410d60:	ldp	x21, x22, [sp, #32]
  410d64:	ldr	x23, [sp, #48]
  410d68:	ldp	x29, x30, [sp], #64
  410d6c:	ret
  410d70:	stp	x29, x30, [sp, #-320]!
  410d74:	mov	x29, sp
  410d78:	stp	x19, x20, [sp, #16]
  410d7c:	stp	x21, x22, [sp, #32]
  410d80:	mov	x22, x1
  410d84:	str	x23, [sp, #48]
  410d88:	mov	x23, x0
  410d8c:	bl	40af70 <__fxstatat@plt+0x7a90>
  410d90:	mov	x19, x0
  410d94:	mov	x0, x22
  410d98:	bl	40af70 <__fxstatat@plt+0x7a90>
  410d9c:	mov	x20, x0
  410da0:	mov	x0, x19
  410da4:	bl	40afc8 <__fxstatat@plt+0x7ae8>
  410da8:	mov	x21, x0
  410dac:	mov	x0, x20
  410db0:	bl	40afc8 <__fxstatat@plt+0x7ae8>
  410db4:	cmp	x21, x0
  410db8:	b.eq	410dd8 <__fxstatat@plt+0xd8f8>  // b.none
  410dbc:	mov	w19, #0x0                   	// #0
  410dc0:	mov	w0, w19
  410dc4:	ldp	x19, x20, [sp, #16]
  410dc8:	ldp	x21, x22, [sp, #32]
  410dcc:	ldr	x23, [sp, #48]
  410dd0:	ldp	x29, x30, [sp], #320
  410dd4:	ret
  410dd8:	mov	x2, x21
  410ddc:	mov	x1, x20
  410de0:	mov	x0, x19
  410de4:	bl	4030e0 <memcmp@plt>
  410de8:	cbnz	w0, 410dbc <__fxstatat@plt+0xd8dc>
  410dec:	mov	x0, x23
  410df0:	bl	40ae40 <__fxstatat@plt+0x7960>
  410df4:	add	x3, sp, #0x40
  410df8:	mov	x19, x0
  410dfc:	mov	x2, x0
  410e00:	mov	w4, #0x100                 	// #256
  410e04:	mov	w1, #0xffffff9c            	// #-100
  410e08:	mov	w0, #0x0                   	// #0
  410e0c:	bl	4034e0 <__fxstatat@plt>
  410e10:	cbnz	w0, 410eac <__fxstatat@plt+0xd9cc>
  410e14:	mov	x0, x19
  410e18:	bl	4031b0 <free@plt>
  410e1c:	mov	x0, x22
  410e20:	bl	40ae40 <__fxstatat@plt+0x7960>
  410e24:	add	x3, sp, #0xc0
  410e28:	mov	x20, x0
  410e2c:	mov	x2, x0
  410e30:	mov	w4, #0x100                 	// #256
  410e34:	mov	w1, #0xffffff9c            	// #-100
  410e38:	mov	w0, #0x0                   	// #0
  410e3c:	bl	4034e0 <__fxstatat@plt>
  410e40:	cbnz	w0, 410e88 <__fxstatat@plt+0xd9a8>
  410e44:	ldr	x1, [sp, #72]
  410e48:	mov	w19, #0x0                   	// #0
  410e4c:	ldr	x0, [sp, #200]
  410e50:	cmp	x1, x0
  410e54:	b.ne	410e68 <__fxstatat@plt+0xd988>  // b.any
  410e58:	ldr	x1, [sp, #64]
  410e5c:	ldr	x0, [sp, #192]
  410e60:	cmp	x1, x0
  410e64:	cset	w19, eq  // eq = none
  410e68:	mov	x0, x20
  410e6c:	bl	4031b0 <free@plt>
  410e70:	mov	w0, w19
  410e74:	ldp	x19, x20, [sp, #16]
  410e78:	ldp	x21, x22, [sp, #32]
  410e7c:	ldr	x23, [sp, #48]
  410e80:	ldp	x29, x30, [sp], #320
  410e84:	ret
  410e88:	bl	4033f0 <__errno_location@plt>
  410e8c:	mov	x1, x0
  410e90:	mov	x3, x20
  410e94:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  410e98:	mov	w0, #0x1                   	// #1
  410e9c:	add	x2, x2, #0xdd0
  410ea0:	ldr	w1, [x1]
  410ea4:	bl	402c90 <error@plt>
  410ea8:	b	410e44 <__fxstatat@plt+0xd964>
  410eac:	bl	4033f0 <__errno_location@plt>
  410eb0:	mov	x1, x0
  410eb4:	mov	x3, x19
  410eb8:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  410ebc:	mov	w0, #0x1                   	// #1
  410ec0:	add	x2, x2, #0xdd0
  410ec4:	ldr	w1, [x1]
  410ec8:	bl	402c90 <error@plt>
  410ecc:	b	410e14 <__fxstatat@plt+0xd934>
  410ed0:	stp	x29, x30, [sp, #-336]!
  410ed4:	mov	x29, sp
  410ed8:	stp	x19, x20, [sp, #16]
  410edc:	stp	x21, x22, [sp, #32]
  410ee0:	mov	x22, x3
  410ee4:	stp	x23, x24, [sp, #48]
  410ee8:	mov	x23, x1
  410eec:	mov	w24, w2
  410ef0:	str	x25, [sp, #64]
  410ef4:	mov	w25, w0
  410ef8:	mov	x0, x1
  410efc:	bl	40af70 <__fxstatat@plt+0x7a90>
  410f00:	mov	x19, x0
  410f04:	mov	x0, x22
  410f08:	bl	40af70 <__fxstatat@plt+0x7a90>
  410f0c:	mov	x20, x0
  410f10:	mov	x0, x19
  410f14:	bl	40afc8 <__fxstatat@plt+0x7ae8>
  410f18:	mov	x21, x0
  410f1c:	mov	x0, x20
  410f20:	bl	40afc8 <__fxstatat@plt+0x7ae8>
  410f24:	cmp	x21, x0
  410f28:	b.eq	410f4c <__fxstatat@plt+0xda6c>  // b.none
  410f2c:	mov	w19, #0x0                   	// #0
  410f30:	mov	w0, w19
  410f34:	ldp	x19, x20, [sp, #16]
  410f38:	ldp	x21, x22, [sp, #32]
  410f3c:	ldp	x23, x24, [sp, #48]
  410f40:	ldr	x25, [sp, #64]
  410f44:	ldp	x29, x30, [sp], #336
  410f48:	ret
  410f4c:	mov	x2, x21
  410f50:	mov	x1, x20
  410f54:	mov	x0, x19
  410f58:	bl	4030e0 <memcmp@plt>
  410f5c:	cbnz	w0, 410f2c <__fxstatat@plt+0xda4c>
  410f60:	mov	x0, x23
  410f64:	bl	40ae40 <__fxstatat@plt+0x7960>
  410f68:	mov	w1, w25
  410f6c:	mov	x19, x0
  410f70:	mov	x2, x0
  410f74:	add	x3, sp, #0x50
  410f78:	mov	w4, #0x100                 	// #256
  410f7c:	mov	w0, #0x0                   	// #0
  410f80:	bl	4034e0 <__fxstatat@plt>
  410f84:	cbnz	w0, 411024 <__fxstatat@plt+0xdb44>
  410f88:	mov	x0, x19
  410f8c:	bl	4031b0 <free@plt>
  410f90:	mov	x0, x22
  410f94:	bl	40ae40 <__fxstatat@plt+0x7960>
  410f98:	mov	w1, w24
  410f9c:	mov	x20, x0
  410fa0:	mov	x2, x0
  410fa4:	add	x3, sp, #0xd0
  410fa8:	mov	w4, #0x100                 	// #256
  410fac:	mov	w0, #0x0                   	// #0
  410fb0:	bl	4034e0 <__fxstatat@plt>
  410fb4:	cbnz	w0, 411000 <__fxstatat@plt+0xdb20>
  410fb8:	ldr	x1, [sp, #88]
  410fbc:	mov	w19, #0x0                   	// #0
  410fc0:	ldr	x0, [sp, #216]
  410fc4:	cmp	x1, x0
  410fc8:	b.ne	410fdc <__fxstatat@plt+0xdafc>  // b.any
  410fcc:	ldr	x1, [sp, #80]
  410fd0:	ldr	x0, [sp, #208]
  410fd4:	cmp	x1, x0
  410fd8:	cset	w19, eq  // eq = none
  410fdc:	mov	x0, x20
  410fe0:	bl	4031b0 <free@plt>
  410fe4:	mov	w0, w19
  410fe8:	ldp	x19, x20, [sp, #16]
  410fec:	ldp	x21, x22, [sp, #32]
  410ff0:	ldp	x23, x24, [sp, #48]
  410ff4:	ldr	x25, [sp, #64]
  410ff8:	ldp	x29, x30, [sp], #336
  410ffc:	ret
  411000:	bl	4033f0 <__errno_location@plt>
  411004:	mov	x1, x0
  411008:	mov	x3, x20
  41100c:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  411010:	mov	w0, #0x1                   	// #1
  411014:	add	x2, x2, #0xdd0
  411018:	ldr	w1, [x1]
  41101c:	bl	402c90 <error@plt>
  411020:	b	410fb8 <__fxstatat@plt+0xdad8>
  411024:	bl	4033f0 <__errno_location@plt>
  411028:	mov	x1, x0
  41102c:	mov	x3, x19
  411030:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  411034:	mov	w0, #0x1                   	// #1
  411038:	add	x2, x2, #0xdd0
  41103c:	ldr	w1, [x1]
  411040:	bl	402c90 <error@plt>
  411044:	b	410f88 <__fxstatat@plt+0xdaa8>
  411048:	ldr	x2, [x0, #8]
  41104c:	mov	w3, #0xffffffff            	// #-1
  411050:	ldr	x1, [x1, #8]
  411054:	cmp	x2, x1
  411058:	cset	w0, hi  // hi = pmore
  41105c:	csel	w0, w0, w3, cs  // cs = hs, nlast
  411060:	ret
  411064:	nop
  411068:	ldr	x0, [x0]
  41106c:	ldr	x1, [x1]
  411070:	b	403130 <strcmp@plt>
  411074:	nop
  411078:	stp	x29, x30, [sp, #-128]!
  41107c:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  411080:	add	x2, x2, #0xbb0
  411084:	mov	x29, sp
  411088:	stp	x23, x24, [sp, #48]
  41108c:	stp	x25, x26, [sp, #64]
  411090:	ldr	x26, [x2, w1, uxtw #3]
  411094:	cbz	x0, 411310 <__fxstatat@plt+0xde30>
  411098:	stp	x19, x20, [sp, #16]
  41109c:	mov	x19, x0
  4110a0:	mov	x24, #0x0                   	// #0
  4110a4:	stp	x21, x22, [sp, #32]
  4110a8:	mov	x25, #0x0                   	// #0
  4110ac:	mov	x22, #0x0                   	// #0
  4110b0:	stp	x27, x28, [sp, #80]
  4110b4:	bl	4033f0 <__errno_location@plt>
  4110b8:	mov	x20, x0
  4110bc:	mov	x21, #0x0                   	// #0
  4110c0:	mov	x23, #0x0                   	// #0
  4110c4:	str	xzr, [sp, #96]
  4110c8:	str	wzr, [x20]
  4110cc:	mov	x0, x19
  4110d0:	bl	402fb0 <readdir@plt>
  4110d4:	mov	x27, x0
  4110d8:	cbz	x0, 411158 <__fxstatat@plt+0xdc78>
  4110dc:	ldrb	w0, [x0, #19]
  4110e0:	add	x28, x27, #0x13
  4110e4:	cmp	w0, #0x2e
  4110e8:	b.eq	411180 <__fxstatat@plt+0xdca0>  // b.none
  4110ec:	cbz	w0, 4110c8 <__fxstatat@plt+0xdbe8>
  4110f0:	mov	x0, x28
  4110f4:	bl	402c50 <strlen@plt>
  4110f8:	add	x2, x0, #0x1
  4110fc:	cbz	x26, 411228 <__fxstatat@plt+0xdd48>
  411100:	ldr	x0, [sp, #96]
  411104:	lsl	x5, x22, #4
  411108:	cmp	x22, x0
  41110c:	add	x22, x22, #0x1
  411110:	b.eq	411298 <__fxstatat@plt+0xddb8>  // b.none
  411114:	add	x1, x25, x5
  411118:	mov	x0, x28
  41111c:	stp	x1, x5, [sp, #104]
  411120:	str	x2, [sp, #120]
  411124:	bl	414a78 <__fxstatat@plt+0x11598>
  411128:	ldp	x1, x5, [sp, #104]
  41112c:	ldr	x2, [sp, #120]
  411130:	add	x24, x24, x2
  411134:	str	x0, [x25, x5]
  411138:	ldr	x0, [x27]
  41113c:	str	x0, [x1, #8]
  411140:	str	wzr, [x20]
  411144:	mov	x0, x19
  411148:	bl	402fb0 <readdir@plt>
  41114c:	mov	x27, x0
  411150:	cbnz	x0, 4110dc <__fxstatat@plt+0xdbfc>
  411154:	nop
  411158:	ldr	w19, [x20]
  41115c:	cbnz	w19, 4112e8 <__fxstatat@plt+0xde08>
  411160:	cbz	x26, 411288 <__fxstatat@plt+0xdda8>
  411164:	add	x24, x24, #0x1
  411168:	cbnz	x22, 411198 <__fxstatat@plt+0xdcb8>
  41116c:	mov	x0, x24
  411170:	bl	4148f0 <__fxstatat@plt+0x11410>
  411174:	mov	x23, x0
  411178:	mov	x20, x0
  41117c:	b	4111fc <__fxstatat@plt+0xdd1c>
  411180:	ldrb	w0, [x27, #20]
  411184:	cmp	w0, #0x2e
  411188:	b.ne	4110ec <__fxstatat@plt+0xdc0c>  // b.any
  41118c:	ldrb	w0, [x27, #21]
  411190:	cbz	w0, 4110c8 <__fxstatat@plt+0xdbe8>
  411194:	b	4110f0 <__fxstatat@plt+0xdc10>
  411198:	mov	x1, x22
  41119c:	mov	x3, x26
  4111a0:	mov	x2, #0x10                  	// #16
  4111a4:	mov	x0, x25
  4111a8:	bl	402d70 <qsort@plt>
  4111ac:	add	x22, x25, x22, lsl #4
  4111b0:	mov	x0, x24
  4111b4:	mov	x19, x25
  4111b8:	bl	4148f0 <__fxstatat@plt+0x11410>
  4111bc:	mov	x23, x0
  4111c0:	mov	x20, #0x0                   	// #0
  4111c4:	nop
  4111c8:	ldr	x1, [x19]
  4111cc:	add	x21, x23, x20
  4111d0:	mov	x0, x21
  4111d4:	bl	402e00 <stpcpy@plt>
  4111d8:	mov	x1, x0
  4111dc:	sub	x1, x1, x21
  4111e0:	ldr	x0, [x19], #16
  4111e4:	add	x1, x1, #0x1
  4111e8:	add	x20, x20, x1
  4111ec:	bl	4031b0 <free@plt>
  4111f0:	cmp	x19, x22
  4111f4:	b.ne	4111c8 <__fxstatat@plt+0xdce8>  // b.any
  4111f8:	add	x20, x23, x20
  4111fc:	mov	x0, x25
  411200:	bl	4031b0 <free@plt>
  411204:	strb	wzr, [x20]
  411208:	ldp	x19, x20, [sp, #16]
  41120c:	ldp	x21, x22, [sp, #32]
  411210:	ldp	x27, x28, [sp, #80]
  411214:	mov	x0, x23
  411218:	ldp	x23, x24, [sp, #48]
  41121c:	ldp	x25, x26, [sp, #64]
  411220:	ldp	x29, x30, [sp], #128
  411224:	ret
  411228:	adds	x3, x24, x2
  41122c:	sub	x0, x21, x24
  411230:	cset	x1, cs  // cs = hs, nlast
  411234:	cmp	x0, x2
  411238:	b.hi	411274 <__fxstatat@plt+0xdd94>  // b.pmore
  41123c:	cbnz	x1, 411368 <__fxstatat@plt+0xde88>
  411240:	cbz	x23, 411318 <__fxstatat@plt+0xde38>
  411244:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  411248:	movk	x0, #0x5553
  41124c:	cmp	x3, x0
  411250:	b.hi	411368 <__fxstatat@plt+0xde88>  // b.pmore
  411254:	add	x21, x3, #0x1
  411258:	add	x21, x21, x3, lsr #1
  41125c:	mov	x0, x23
  411260:	mov	x1, x21
  411264:	stp	x2, x3, [sp, #104]
  411268:	bl	414920 <__fxstatat@plt+0x11440>
  41126c:	mov	x23, x0
  411270:	ldp	x2, x3, [sp, #104]
  411274:	add	x0, x23, x24
  411278:	mov	x1, x28
  41127c:	mov	x24, x3
  411280:	bl	402c10 <memcpy@plt>
  411284:	b	4110c8 <__fxstatat@plt+0xdbe8>
  411288:	cmp	x21, x24
  41128c:	b.eq	4112d0 <__fxstatat@plt+0xddf0>  // b.none
  411290:	add	x20, x23, x24
  411294:	b	411204 <__fxstatat@plt+0xdd24>
  411298:	cbz	x25, 411334 <__fxstatat@plt+0xde54>
  41129c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4112a0:	movk	x1, #0x555, lsl #48
  4112a4:	cmp	x0, x1
  4112a8:	b.cs	411368 <__fxstatat@plt+0xde88>  // b.hs, b.nlast
  4112ac:	add	x0, x22, x0, lsr #1
  4112b0:	str	x0, [sp, #96]
  4112b4:	lsl	x1, x0, #4
  4112b8:	mov	x0, x25
  4112bc:	stp	x2, x5, [sp, #104]
  4112c0:	bl	414920 <__fxstatat@plt+0x11440>
  4112c4:	mov	x25, x0
  4112c8:	ldp	x2, x5, [sp, #104]
  4112cc:	b	411114 <__fxstatat@plt+0xdc34>
  4112d0:	mov	x0, x23
  4112d4:	add	x1, x21, #0x1
  4112d8:	bl	414920 <__fxstatat@plt+0x11440>
  4112dc:	mov	x23, x0
  4112e0:	add	x20, x0, x21
  4112e4:	b	411204 <__fxstatat@plt+0xdd24>
  4112e8:	mov	x0, x25
  4112ec:	bl	4031b0 <free@plt>
  4112f0:	mov	x0, x23
  4112f4:	mov	x23, #0x0                   	// #0
  4112f8:	bl	4031b0 <free@plt>
  4112fc:	ldp	x21, x22, [sp, #32]
  411300:	ldp	x27, x28, [sp, #80]
  411304:	str	w19, [x20]
  411308:	ldp	x19, x20, [sp, #16]
  41130c:	b	411214 <__fxstatat@plt+0xdd34>
  411310:	mov	x23, #0x0                   	// #0
  411314:	b	411214 <__fxstatat@plt+0xdd34>
  411318:	cmp	x3, #0x0
  41131c:	cbz	x3, 41132c <__fxstatat@plt+0xde4c>
  411320:	b.lt	411368 <__fxstatat@plt+0xde88>  // b.tstop
  411324:	mov	x21, x3
  411328:	b	41125c <__fxstatat@plt+0xdd7c>
  41132c:	mov	x21, #0x80                  	// #128
  411330:	b	41125c <__fxstatat@plt+0xdd7c>
  411334:	cbz	x0, 411350 <__fxstatat@plt+0xde70>
  411338:	cmp	xzr, x0, lsr #60
  41133c:	cset	x0, ne  // ne = any
  411340:	tbnz	x5, #63, 411368 <__fxstatat@plt+0xde88>
  411344:	cbnz	x0, 411368 <__fxstatat@plt+0xde88>
  411348:	mov	x1, x5
  41134c:	b	4112b8 <__fxstatat@plt+0xddd8>
  411350:	mov	x0, #0x8                   	// #8
  411354:	mov	x1, #0x80                  	// #128
  411358:	mov	x5, #0x0                   	// #0
  41135c:	mov	x22, #0x1                   	// #1
  411360:	str	x0, [sp, #96]
  411364:	b	4112b8 <__fxstatat@plt+0xddd8>
  411368:	bl	414ab8 <__fxstatat@plt+0x115d8>
  41136c:	nop
  411370:	stp	x29, x30, [sp, #-48]!
  411374:	mov	x29, sp
  411378:	stp	x19, x20, [sp, #16]
  41137c:	mov	w20, w1
  411380:	bl	415e28 <__fxstatat@plt+0x12948>
  411384:	cbz	x0, 4113b8 <__fxstatat@plt+0xded8>
  411388:	mov	w1, w20
  41138c:	mov	x19, x0
  411390:	bl	411078 <__fxstatat@plt+0xdb98>
  411394:	mov	x1, x0
  411398:	mov	x0, x19
  41139c:	mov	x19, x1
  4113a0:	bl	403010 <closedir@plt>
  4113a4:	cbnz	w0, 4113cc <__fxstatat@plt+0xdeec>
  4113a8:	mov	x0, x19
  4113ac:	ldp	x19, x20, [sp, #16]
  4113b0:	ldp	x29, x30, [sp], #48
  4113b4:	ret
  4113b8:	mov	x19, #0x0                   	// #0
  4113bc:	mov	x0, x19
  4113c0:	ldp	x19, x20, [sp, #16]
  4113c4:	ldp	x29, x30, [sp], #48
  4113c8:	ret
  4113cc:	str	x21, [sp, #32]
  4113d0:	bl	4033f0 <__errno_location@plt>
  4113d4:	mov	x20, x0
  4113d8:	mov	x0, x19
  4113dc:	mov	x19, #0x0                   	// #0
  4113e0:	ldr	w21, [x20]
  4113e4:	bl	4031b0 <free@plt>
  4113e8:	str	w21, [x20]
  4113ec:	mov	x0, x19
  4113f0:	ldp	x19, x20, [sp, #16]
  4113f4:	ldr	x21, [sp, #32]
  4113f8:	ldp	x29, x30, [sp], #48
  4113fc:	ret
  411400:	str	wzr, [x0]
  411404:	ret
  411408:	ldr	w1, [x0]
  41140c:	cmp	w1, #0x4
  411410:	b.eq	41141c <__fxstatat@plt+0xdf3c>  // b.none
  411414:	mov	w0, #0x0                   	// #0
  411418:	ret
  41141c:	ldr	w0, [x0, #4]
  411420:	ret
  411424:	nop
  411428:	stp	x29, x30, [sp, #-64]!
  41142c:	mov	x29, sp
  411430:	stp	x19, x20, [sp, #16]
  411434:	mov	x19, x3
  411438:	stp	x21, x22, [sp, #32]
  41143c:	mov	x21, x0
  411440:	mov	w22, w2
  411444:	str	x23, [sp, #48]
  411448:	mov	x23, x1
  41144c:	cbz	x3, 4115f4 <__fxstatat@plt+0xe114>
  411450:	ubfiz	w2, w2, #15, #1
  411454:	mov	w1, #0x4900                	// #18688
  411458:	orr	w1, w2, w1
  41145c:	mov	x0, x23
  411460:	bl	4034a0 <__open_2@plt>
  411464:	str	w0, [x19]
  411468:	mov	w20, w0
  41146c:	bl	4033f0 <__errno_location@plt>
  411470:	ldr	w0, [x0]
  411474:	str	w0, [x19, #4]
  411478:	tbnz	w20, #31, 411570 <__fxstatat@plt+0xe090>
  41147c:	tbnz	w22, #1, 411500 <__fxstatat@plt+0xe020>
  411480:	ldr	w0, [x21]
  411484:	cmp	w0, #0x3
  411488:	b.eq	41167c <__fxstatat@plt+0xe19c>  // b.none
  41148c:	b.hi	411548 <__fxstatat@plt+0xe068>  // b.pmore
  411490:	cbnz	w0, 411554 <__fxstatat@plt+0xe074>
  411494:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  411498:	mov	w1, #0x0                   	// #0
  41149c:	add	x0, x0, #0x38
  4114a0:	bl	40b048 <__fxstatat@plt+0x7b68>
  4114a4:	tbnz	w0, #31, 411618 <__fxstatat@plt+0xe138>
  4114a8:	mov	w1, #0x1                   	// #1
  4114ac:	stp	w1, w0, [x21]
  4114b0:	tbz	w20, #31, 411554 <__fxstatat@plt+0xe074>
  4114b4:	nop
  4114b8:	mov	x0, x23
  4114bc:	bl	4031a0 <chdir@plt>
  4114c0:	mov	w22, w0
  4114c4:	cbnz	w0, 411530 <__fxstatat@plt+0xe050>
  4114c8:	ldr	w0, [x21]
  4114cc:	cmp	w0, #0x3
  4114d0:	b.eq	411694 <__fxstatat@plt+0xe1b4>  // b.none
  4114d4:	b.hi	4115c4 <__fxstatat@plt+0xe0e4>  // b.pmore
  4114d8:	cmp	w0, #0x1
  4114dc:	b.ne	4114f8 <__fxstatat@plt+0xe018>  // b.any
  4114e0:	cmp	x19, #0x0
  4114e4:	mov	w1, #0x2                   	// #2
  4114e8:	cset	w0, eq  // eq = none
  4114ec:	mov	w22, #0x0                   	// #0
  4114f0:	str	w1, [x21]
  4114f4:	b	41150c <__fxstatat@plt+0xe02c>
  4114f8:	cmp	w0, #0x2
  4114fc:	b.ne	4115d0 <__fxstatat@plt+0xe0f0>  // b.any
  411500:	cmp	x19, #0x0
  411504:	mov	w22, #0x0                   	// #0
  411508:	cset	w0, eq  // eq = none
  41150c:	cmp	w20, #0x0
  411510:	ccmp	w0, #0x0, #0x4, ge  // ge = tcont
  411514:	b.eq	411530 <__fxstatat@plt+0xe050>  // b.none
  411518:	bl	4033f0 <__errno_location@plt>
  41151c:	mov	x19, x0
  411520:	mov	w0, w20
  411524:	ldr	w20, [x19]
  411528:	bl	403020 <close@plt>
  41152c:	str	w20, [x19]
  411530:	mov	w0, w22
  411534:	ldp	x19, x20, [sp, #16]
  411538:	ldp	x21, x22, [sp, #32]
  41153c:	ldr	x23, [sp, #48]
  411540:	ldp	x29, x30, [sp], #64
  411544:	ret
  411548:	sub	w0, w0, #0x4
  41154c:	cmp	w0, #0x1
  411550:	b.hi	4115a4 <__fxstatat@plt+0xe0c4>  // b.pmore
  411554:	mov	w0, w20
  411558:	bl	402ca0 <fchdir@plt>
  41155c:	mov	w22, w0
  411560:	cbz	w0, 4114c8 <__fxstatat@plt+0xdfe8>
  411564:	cmp	x19, #0x0
  411568:	cset	w0, eq  // eq = none
  41156c:	b	41150c <__fxstatat@plt+0xe02c>
  411570:	bl	4033f0 <__errno_location@plt>
  411574:	ldr	w0, [x0]
  411578:	cmp	w0, #0xd
  41157c:	b.ne	4116e4 <__fxstatat@plt+0xe204>  // b.any
  411580:	ldr	w0, [x21]
  411584:	cmp	w0, #0x3
  411588:	b.eq	411664 <__fxstatat@plt+0xe184>  // b.none
  41158c:	b.hi	411598 <__fxstatat@plt+0xe0b8>  // b.pmore
  411590:	cbz	w0, 411494 <__fxstatat@plt+0xdfb4>
  411594:	b	4114b8 <__fxstatat@plt+0xdfd8>
  411598:	sub	w0, w0, #0x4
  41159c:	cmp	w0, #0x1
  4115a0:	b.ls	4114b8 <__fxstatat@plt+0xdfd8>  // b.plast
  4115a4:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  4115a8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4115ac:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  4115b0:	add	x3, x3, #0xc28
  4115b4:	add	x1, x1, #0xbc8
  4115b8:	add	x0, x0, #0xc20
  4115bc:	mov	w2, #0x63                  	// #99
  4115c0:	bl	4033e0 <__assert_fail@plt>
  4115c4:	sub	w0, w0, #0x4
  4115c8:	cmp	w0, #0x1
  4115cc:	b.ls	411500 <__fxstatat@plt+0xe020>  // b.plast
  4115d0:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  4115d4:	add	x3, x3, #0xc28
  4115d8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4115dc:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  4115e0:	add	x3, x3, #0x10
  4115e4:	add	x1, x1, #0xbc8
  4115e8:	add	x0, x0, #0xc20
  4115ec:	mov	w2, #0x9f                  	// #159
  4115f0:	bl	4033e0 <__assert_fail@plt>
  4115f4:	mov	w20, #0xffffffff            	// #-1
  4115f8:	tbz	w22, #0, 411580 <__fxstatat@plt+0xe0a0>
  4115fc:	ubfiz	w1, w2, #15, #1
  411600:	mov	w2, #0x4900                	// #18688
  411604:	mov	x0, x23
  411608:	orr	w1, w1, w2
  41160c:	bl	4034a0 <__open_2@plt>
  411610:	mov	w20, w0
  411614:	b	411478 <__fxstatat@plt+0xdf98>
  411618:	bl	4033f0 <__errno_location@plt>
  41161c:	ldr	w1, [x0]
  411620:	cmp	w1, #0x74
  411624:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  411628:	b.ne	4116c0 <__fxstatat@plt+0xe1e0>  // b.any
  41162c:	mov	x0, #0xffffffff00000003    	// #-4294967293
  411630:	str	x0, [x21]
  411634:	bl	402db0 <fork@plt>
  411638:	str	w0, [x21, #4]
  41163c:	cbz	w0, 4114b0 <__fxstatat@plt+0xdfd0>
  411640:	cmp	w0, #0x0
  411644:	b.gt	4116d8 <__fxstatat@plt+0xe1f8>
  411648:	mov	w0, #0x4                   	// #4
  41164c:	str	w0, [x21]
  411650:	bl	4033f0 <__errno_location@plt>
  411654:	ldr	w0, [x0]
  411658:	str	w0, [x21, #4]
  41165c:	tbz	w20, #31, 411554 <__fxstatat@plt+0xe074>
  411660:	b	4114b8 <__fxstatat@plt+0xdfd8>
  411664:	ldr	w0, [x21, #4]
  411668:	tbz	w0, #31, 4114b8 <__fxstatat@plt+0xdfd8>
  41166c:	bl	402db0 <fork@plt>
  411670:	str	w0, [x21, #4]
  411674:	cbnz	w0, 411640 <__fxstatat@plt+0xe160>
  411678:	b	4114b8 <__fxstatat@plt+0xdfd8>
  41167c:	ldr	w0, [x21, #4]
  411680:	tbz	w0, #31, 411554 <__fxstatat@plt+0xe074>
  411684:	bl	402db0 <fork@plt>
  411688:	str	w0, [x21, #4]
  41168c:	cbz	w0, 411554 <__fxstatat@plt+0xe074>
  411690:	b	411640 <__fxstatat@plt+0xe160>
  411694:	ldr	w22, [x21, #4]
  411698:	cbz	w22, 411564 <__fxstatat@plt+0xe084>
  41169c:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  4116a0:	add	x3, x3, #0xc28
  4116a4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4116a8:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  4116ac:	add	x3, x3, #0x10
  4116b0:	add	x1, x1, #0xbc8
  4116b4:	add	x0, x0, #0xbd8
  4116b8:	mov	w2, #0x9b                  	// #155
  4116bc:	bl	4033e0 <__assert_fail@plt>
  4116c0:	mov	w1, #0x4                   	// #4
  4116c4:	str	w1, [x21]
  4116c8:	ldr	w0, [x0]
  4116cc:	str	w0, [x21, #4]
  4116d0:	tbz	w20, #31, 411554 <__fxstatat@plt+0xe074>
  4116d4:	b	4114b8 <__fxstatat@plt+0xdfd8>
  4116d8:	mov	w0, #0x1                   	// #1
  4116dc:	mov	w22, #0xfffffffe            	// #-2
  4116e0:	b	41150c <__fxstatat@plt+0xe02c>
  4116e4:	mov	w22, #0xffffffff            	// #-1
  4116e8:	b	411530 <__fxstatat@plt+0xe050>
  4116ec:	nop
  4116f0:	stp	x29, x30, [sp, #-64]!
  4116f4:	mov	x29, sp
  4116f8:	ldr	w2, [x0]
  4116fc:	stp	x19, x20, [sp, #16]
  411700:	mov	x19, x0
  411704:	cmp	w2, #0x3
  411708:	b.eq	411768 <__fxstatat@plt+0xe288>  // b.none
  41170c:	b.hi	411738 <__fxstatat@plt+0xe258>  // b.pmore
  411710:	cmp	w2, #0x2
  411714:	b.ne	411778 <__fxstatat@plt+0xe298>  // b.any
  411718:	ldr	w0, [x0, #4]
  41171c:	bl	402ca0 <fchdir@plt>
  411720:	cbnz	w0, 4117e0 <__fxstatat@plt+0xe300>
  411724:	mov	w1, #0x1                   	// #1
  411728:	str	w1, [x19]
  41172c:	ldp	x19, x20, [sp, #16]
  411730:	ldp	x29, x30, [sp], #64
  411734:	ret
  411738:	str	x21, [sp, #32]
  41173c:	cmp	w2, #0x4
  411740:	b.ne	41182c <__fxstatat@plt+0xe34c>  // b.any
  411744:	bl	4033f0 <__errno_location@plt>
  411748:	ldr	w21, [x19, #4]
  41174c:	mov	x20, x0
  411750:	str	w21, [x20]
  411754:	mov	w0, #0xffffffff            	// #-1
  411758:	ldp	x19, x20, [sp, #16]
  41175c:	ldr	x21, [sp, #32]
  411760:	ldp	x29, x30, [sp], #64
  411764:	ret
  411768:	ldr	w20, [x0, #4]
  41176c:	cmp	w20, #0x0
  411770:	cbz	w20, 411850 <__fxstatat@plt+0xe370>
  411774:	b.gt	411798 <__fxstatat@plt+0xe2b8>
  411778:	mov	w0, #0x0                   	// #0
  41177c:	ldp	x19, x20, [sp, #16]
  411780:	ldp	x29, x30, [sp], #64
  411784:	ret
  411788:	bl	4033f0 <__errno_location@plt>
  41178c:	ldr	w0, [x0]
  411790:	cmp	w0, #0x4
  411794:	b.ne	411804 <__fxstatat@plt+0xe324>  // b.any
  411798:	add	x1, sp, #0x3c
  41179c:	mov	w0, w20
  4117a0:	mov	w2, #0x0                   	// #0
  4117a4:	bl	403450 <waitpid@plt>
  4117a8:	tbnz	w0, #31, 411788 <__fxstatat@plt+0xe2a8>
  4117ac:	mov	w0, #0xffffffff            	// #-1
  4117b0:	ldr	w1, [sp, #60]
  4117b4:	str	w0, [x19, #4]
  4117b8:	ands	w0, w1, #0x7f
  4117bc:	b.ne	4117d0 <__fxstatat@plt+0xe2f0>  // b.any
  4117c0:	ubfx	x0, x1, #8, #8
  4117c4:	ldp	x19, x20, [sp, #16]
  4117c8:	ldp	x29, x30, [sp], #64
  4117cc:	ret
  4117d0:	bl	402c80 <raise@plt>
  4117d4:	ldr	w1, [sp, #60]
  4117d8:	ubfx	x0, x1, #8, #8
  4117dc:	b	4117c4 <__fxstatat@plt+0xe2e4>
  4117e0:	str	x21, [sp, #32]
  4117e4:	bl	4033f0 <__errno_location@plt>
  4117e8:	mov	x20, x0
  4117ec:	ldr	w0, [x19, #4]
  4117f0:	ldr	w21, [x20]
  4117f4:	bl	403020 <close@plt>
  4117f8:	mov	w0, #0x4                   	// #4
  4117fc:	stp	w0, w21, [x19]
  411800:	b	411750 <__fxstatat@plt+0xe270>
  411804:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  411808:	add	x3, x3, #0xc28
  41180c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  411810:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  411814:	add	x3, x3, #0x20
  411818:	add	x1, x1, #0xbc8
  41181c:	add	x0, x0, #0xbf0
  411820:	mov	w2, #0xd8                  	// #216
  411824:	str	x21, [sp, #32]
  411828:	bl	4033e0 <__assert_fail@plt>
  41182c:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  411830:	add	x3, x3, #0xc28
  411834:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  411838:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  41183c:	add	x3, x3, #0x20
  411840:	add	x1, x1, #0xbc8
  411844:	add	x0, x0, #0xc20
  411848:	mov	w2, #0xe2                  	// #226
  41184c:	bl	4033e0 <__assert_fail@plt>
  411850:	mov	w0, w1
  411854:	str	x21, [sp, #32]
  411858:	bl	402c20 <_exit@plt>
  41185c:	nop
  411860:	stp	x29, x30, [sp, #-32]!
  411864:	mov	x29, sp
  411868:	str	x19, [sp, #16]
  41186c:	mov	x19, x0
  411870:	ldr	w0, [x0]
  411874:	cmp	w0, #0x3
  411878:	b.eq	4118cc <__fxstatat@plt+0xe3ec>  // b.none
  41187c:	b.hi	4118a0 <__fxstatat@plt+0xe3c0>  // b.pmore
  411880:	cbz	w0, 41188c <__fxstatat@plt+0xe3ac>
  411884:	ldr	w0, [x19, #4]
  411888:	bl	403020 <close@plt>
  41188c:	mov	w0, #0x5                   	// #5
  411890:	str	w0, [x19]
  411894:	ldr	x19, [sp, #16]
  411898:	ldp	x29, x30, [sp], #32
  41189c:	ret
  4118a0:	cmp	w0, #0x4
  4118a4:	b.eq	41188c <__fxstatat@plt+0xe3ac>  // b.none
  4118a8:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  4118ac:	add	x3, x3, #0xc28
  4118b0:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4118b4:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  4118b8:	add	x3, x3, #0x30
  4118bc:	add	x1, x1, #0xbc8
  4118c0:	add	x0, x0, #0xc20
  4118c4:	mov	w2, #0xfb                  	// #251
  4118c8:	bl	4033e0 <__assert_fail@plt>
  4118cc:	ldr	w0, [x19, #4]
  4118d0:	tbnz	w0, #31, 41188c <__fxstatat@plt+0xe3ac>
  4118d4:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  4118d8:	add	x3, x3, #0xc28
  4118dc:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4118e0:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  4118e4:	add	x3, x3, #0x30
  4118e8:	add	x1, x1, #0xbc8
  4118ec:	add	x0, x0, #0xc10
  4118f0:	mov	w2, #0xf7                  	// #247
  4118f4:	bl	4033e0 <__assert_fail@plt>
  4118f8:	stp	x29, x30, [sp, #-112]!
  4118fc:	mov	x29, sp
  411900:	stp	x19, x20, [sp, #16]
  411904:	stp	x21, x22, [sp, #32]
  411908:	mov	x22, x2
  41190c:	stp	x23, x24, [sp, #48]
  411910:	mov	x23, x3
  411914:	subs	w24, w0, #0x1
  411918:	stp	x25, x26, [sp, #64]
  41191c:	mov	w25, w0
  411920:	str	x27, [sp, #80]
  411924:	mov	x27, x1
  411928:	str	wzr, [sp, #104]
  41192c:	b.mi	411ac8 <__fxstatat@plt+0xe5e8>  // b.first
  411930:	sxtw	x4, w24
  411934:	b	411944 <__fxstatat@plt+0xe464>
  411938:	sub	w20, w4, #0x1
  41193c:	sub	x4, x4, #0x1
  411940:	tbnz	w4, #31, 411958 <__fxstatat@plt+0xe478>
  411944:	ldr	x0, [x27, x4, lsl #3]
  411948:	mov	w20, w4
  41194c:	ldrb	w0, [x0]
  411950:	cmp	w0, #0x2f
  411954:	b.eq	411938 <__fxstatat@plt+0xe458>  // b.none
  411958:	cmp	w20, #0x0
  41195c:	b.le	411ac8 <__fxstatat@plt+0xe5e8>
  411960:	sub	w26, w20, #0x1
  411964:	add	x0, x27, #0x8
  411968:	mov	x21, x27
  41196c:	mov	w2, #0x0                   	// #0
  411970:	add	x26, x0, w26, uxtw #3
  411974:	mov	w19, #0x0                   	// #0
  411978:	cmp	w2, #0x3
  41197c:	b.eq	411a60 <__fxstatat@plt+0xe580>  // b.none
  411980:	ldr	x0, [x21]
  411984:	mov	x2, x23
  411988:	add	x1, sp, #0x68
  41198c:	blr	x22
  411990:	cmp	w19, w0
  411994:	csel	w19, w19, w0, ge  // ge = tcont
  411998:	ldr	x0, [x21, #8]
  41199c:	ldrb	w0, [x0]
  4119a0:	cmp	w0, #0x2f
  4119a4:	b.eq	411a48 <__fxstatat@plt+0xe568>  // b.none
  4119a8:	mov	w1, w19
  4119ac:	add	x0, sp, #0x68
  4119b0:	add	x21, x21, #0x8
  4119b4:	bl	4116f0 <__fxstatat@plt+0xe210>
  4119b8:	cmp	w19, w0
  4119bc:	ldr	w2, [sp, #104]
  4119c0:	csel	w19, w19, w0, ge  // ge = tcont
  4119c4:	cmp	x21, x26
  4119c8:	b.ne	411978 <__fxstatat@plt+0xe498>  // b.any
  4119cc:	cmp	w2, #0x3
  4119d0:	b.eq	411a9c <__fxstatat@plt+0xe5bc>  // b.none
  4119d4:	b.hi	411a70 <__fxstatat@plt+0xe590>  // b.pmore
  4119d8:	cbz	w2, 4119e4 <__fxstatat@plt+0xe504>
  4119dc:	ldr	w0, [sp, #108]
  4119e0:	bl	403020 <close@plt>
  4119e4:	mov	w0, #0x5                   	// #5
  4119e8:	str	w0, [sp, #104]
  4119ec:	cmp	w25, w20
  4119f0:	b.le	411a28 <__fxstatat@plt+0xe548>
  4119f4:	sub	w21, w24, w20
  4119f8:	add	x0, x27, #0x8
  4119fc:	add	x21, x21, w20, sxtw
  411a00:	add	x20, x27, w20, sxtw #3
  411a04:	add	x21, x0, x21, lsl #3
  411a08:	ldr	x0, [x20], #8
  411a0c:	mov	x2, x23
  411a10:	add	x1, sp, #0x68
  411a14:	blr	x22
  411a18:	cmp	w19, w0
  411a1c:	csel	w19, w19, w0, ge  // ge = tcont
  411a20:	cmp	x21, x20
  411a24:	b.ne	411a08 <__fxstatat@plt+0xe528>  // b.any
  411a28:	mov	w0, w19
  411a2c:	ldp	x19, x20, [sp, #16]
  411a30:	ldp	x21, x22, [sp, #32]
  411a34:	ldp	x23, x24, [sp, #48]
  411a38:	ldp	x25, x26, [sp, #64]
  411a3c:	ldr	x27, [sp, #80]
  411a40:	ldp	x29, x30, [sp], #112
  411a44:	ret
  411a48:	add	x21, x21, #0x8
  411a4c:	ldr	w2, [sp, #104]
  411a50:	cmp	x26, x21
  411a54:	b.eq	4119cc <__fxstatat@plt+0xe4ec>  // b.none
  411a58:	cmp	w2, #0x3
  411a5c:	b.ne	411980 <__fxstatat@plt+0xe4a0>  // b.any
  411a60:	ldr	w0, [sp, #108]
  411a64:	cmp	w0, #0x0
  411a68:	b.gt	411998 <__fxstatat@plt+0xe4b8>
  411a6c:	b	411980 <__fxstatat@plt+0xe4a0>
  411a70:	cmp	w2, #0x4
  411a74:	b.eq	4119e4 <__fxstatat@plt+0xe504>  // b.none
  411a78:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  411a7c:	add	x3, x3, #0xc28
  411a80:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  411a84:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  411a88:	add	x3, x3, #0x30
  411a8c:	add	x1, x1, #0xbc8
  411a90:	add	x0, x0, #0xc20
  411a94:	mov	w2, #0xfb                  	// #251
  411a98:	bl	4033e0 <__assert_fail@plt>
  411a9c:	ldr	w0, [sp, #108]
  411aa0:	tbnz	w0, #31, 4119e4 <__fxstatat@plt+0xe504>
  411aa4:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  411aa8:	add	x3, x3, #0xc28
  411aac:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  411ab0:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  411ab4:	add	x3, x3, #0x30
  411ab8:	add	x1, x1, #0xbc8
  411abc:	add	x0, x0, #0xc10
  411ac0:	mov	w2, #0xf7                  	// #247
  411ac4:	bl	4033e0 <__assert_fail@plt>
  411ac8:	mov	w20, #0x0                   	// #0
  411acc:	mov	w19, #0x0                   	// #0
  411ad0:	b	4119e4 <__fxstatat@plt+0xe504>
  411ad4:	nop
  411ad8:	stp	x29, x30, [sp, #-160]!
  411adc:	mov	x1, x0
  411ae0:	mov	w0, #0x0                   	// #0
  411ae4:	add	x2, sp, #0x20
  411ae8:	mov	x29, sp
  411aec:	str	x19, [sp, #16]
  411af0:	bl	403310 <__lxstat@plt>
  411af4:	mov	w19, w0
  411af8:	bl	4033f0 <__errno_location@plt>
  411afc:	mov	x1, x0
  411b00:	cbz	w19, 411b24 <__fxstatat@plt+0xe644>
  411b04:	ldr	w0, [x0]
  411b08:	cmp	w0, #0x4b
  411b0c:	b.eq	411b24 <__fxstatat@plt+0xe644>  // b.none
  411b10:	cmp	w0, #0x2
  411b14:	csetm	w0, ne  // ne = any
  411b18:	ldr	x19, [sp, #16]
  411b1c:	ldp	x29, x30, [sp], #160
  411b20:	ret
  411b24:	mov	w2, #0x11                  	// #17
  411b28:	str	w2, [x1]
  411b2c:	mov	w0, #0xffffffff            	// #-1
  411b30:	ldr	x19, [sp, #16]
  411b34:	ldp	x29, x30, [sp], #160
  411b38:	ret
  411b3c:	nop
  411b40:	mov	w1, #0x1c0                 	// #448
  411b44:	b	403480 <mkdir@plt>
  411b48:	ldr	w3, [x1]
  411b4c:	mov	w5, #0xffffff3c            	// #-196
  411b50:	mov	w4, #0xc2                  	// #194
  411b54:	mov	w2, #0x180                 	// #384
  411b58:	and	w1, w3, w5
  411b5c:	orr	w1, w1, w4
  411b60:	b	402eb0 <open@plt>
  411b64:	nop
  411b68:	stp	x29, x30, [sp, #-16]!
  411b6c:	adrp	x3, 419000 <__fxstatat@plt+0x15b20>
  411b70:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  411b74:	mov	x29, sp
  411b78:	adrp	x0, 419000 <__fxstatat@plt+0x15b20>
  411b7c:	add	x3, x3, #0xcb0
  411b80:	add	x1, x1, #0xc68
  411b84:	add	x0, x0, #0xc78
  411b88:	mov	w2, #0x147                 	// #327
  411b8c:	bl	4033e0 <__assert_fail@plt>
  411b90:	stp	x29, x30, [sp, #-112]!
  411b94:	mov	x29, sp
  411b98:	stp	x19, x20, [sp, #16]
  411b9c:	sxtw	x20, w1
  411ba0:	stp	x23, x24, [sp, #48]
  411ba4:	stp	x25, x26, [sp, #64]
  411ba8:	mov	x25, x0
  411bac:	mov	x26, x2
  411bb0:	stp	x27, x28, [sp, #80]
  411bb4:	mov	x27, x3
  411bb8:	bl	4033f0 <__errno_location@plt>
  411bbc:	mov	x24, x0
  411bc0:	mov	x0, x25
  411bc4:	bl	402c50 <strlen@plt>
  411bc8:	add	x1, x20, #0x6
  411bcc:	ldr	w28, [x24]
  411bd0:	cmp	x0, x1
  411bd4:	b.cc	411cf4 <__fxstatat@plt+0xe814>  // b.lo, b.ul, b.last
  411bd8:	sub	x20, x0, x20
  411bdc:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  411be0:	sub	x20, x20, #0x6
  411be4:	add	x1, x1, #0xca0
  411be8:	add	x20, x25, x20
  411bec:	mov	x0, x20
  411bf0:	bl	403230 <strspn@plt>
  411bf4:	cmp	x0, #0x5
  411bf8:	b.ls	411cf4 <__fxstatat@plt+0xe814>  // b.plast
  411bfc:	mov	x1, #0x6                   	// #6
  411c00:	mov	x0, #0x0                   	// #0
  411c04:	stp	x21, x22, [sp, #32]
  411c08:	bl	416288 <__fxstatat@plt+0x12da8>
  411c0c:	mov	x22, x0
  411c10:	cbz	x0, 411d04 <__fxstatat@plt+0xe824>
  411c14:	adrp	x21, 419000 <__fxstatat@plt+0x15b20>
  411c18:	add	x21, x21, #0xcb0
  411c1c:	mov	w23, #0xa2f8                	// #41720
  411c20:	add	x21, x21, #0x20
  411c24:	movk	w23, #0x3, lsl #16
  411c28:	mov	x19, #0x0                   	// #0
  411c2c:	nop
  411c30:	mov	x0, x22
  411c34:	mov	x1, #0x3d                  	// #61
  411c38:	bl	4162d0 <__fxstatat@plt+0x12df0>
  411c3c:	ldrb	w0, [x21, x0]
  411c40:	strb	w0, [x20, x19]
  411c44:	add	x19, x19, #0x1
  411c48:	cmp	x19, #0x6
  411c4c:	b.ne	411c30 <__fxstatat@plt+0xe750>  // b.any
  411c50:	mov	x1, x26
  411c54:	mov	x0, x25
  411c58:	blr	x27
  411c5c:	mov	w19, w0
  411c60:	tbz	w0, #31, 411cb0 <__fxstatat@plt+0xe7d0>
  411c64:	ldr	w1, [x24]
  411c68:	cmp	w1, #0x11
  411c6c:	b.ne	411cec <__fxstatat@plt+0xe80c>  // b.any
  411c70:	subs	w23, w23, #0x1
  411c74:	b.ne	411c28 <__fxstatat@plt+0xe748>  // b.any
  411c78:	mov	x0, x22
  411c7c:	str	w1, [sp, #108]
  411c80:	bl	416490 <__fxstatat@plt+0x12fb0>
  411c84:	mov	w19, #0xffffffff            	// #-1
  411c88:	ldr	w1, [sp, #108]
  411c8c:	mov	w0, w19
  411c90:	ldp	x21, x22, [sp, #32]
  411c94:	str	w1, [x24]
  411c98:	ldp	x19, x20, [sp, #16]
  411c9c:	ldp	x23, x24, [sp, #48]
  411ca0:	ldp	x25, x26, [sp, #64]
  411ca4:	ldp	x27, x28, [sp, #80]
  411ca8:	ldp	x29, x30, [sp], #112
  411cac:	ret
  411cb0:	mov	w1, w28
  411cb4:	str	w28, [x24]
  411cb8:	mov	x0, x22
  411cbc:	str	w1, [sp, #108]
  411cc0:	bl	416490 <__fxstatat@plt+0x12fb0>
  411cc4:	ldr	w1, [sp, #108]
  411cc8:	ldp	x21, x22, [sp, #32]
  411ccc:	str	w1, [x24]
  411cd0:	mov	w0, w19
  411cd4:	ldp	x19, x20, [sp, #16]
  411cd8:	ldp	x23, x24, [sp, #48]
  411cdc:	ldp	x25, x26, [sp, #64]
  411ce0:	ldp	x27, x28, [sp, #80]
  411ce4:	ldp	x29, x30, [sp], #112
  411ce8:	ret
  411cec:	mov	w19, #0xffffffff            	// #-1
  411cf0:	b	411cb8 <__fxstatat@plt+0xe7d8>
  411cf4:	mov	w0, #0x16                  	// #22
  411cf8:	mov	w19, #0xffffffff            	// #-1
  411cfc:	str	w0, [x24]
  411d00:	b	411cd0 <__fxstatat@plt+0xe7f0>
  411d04:	mov	w19, #0xffffffff            	// #-1
  411d08:	ldp	x21, x22, [sp, #32]
  411d0c:	b	411cd0 <__fxstatat@plt+0xe7f0>
  411d10:	stp	x29, x30, [sp, #-112]!
  411d14:	mov	x29, sp
  411d18:	stp	x19, x20, [sp, #16]
  411d1c:	mov	w19, w1
  411d20:	stp	x23, x24, [sp, #48]
  411d24:	mov	x23, x4
  411d28:	mov	x24, x0
  411d2c:	stp	x25, x26, [sp, #64]
  411d30:	mov	x26, x2
  411d34:	str	x3, [sp, #96]
  411d38:	bl	4033f0 <__errno_location@plt>
  411d3c:	mov	x25, x0
  411d40:	mov	x0, x24
  411d44:	bl	402c50 <strlen@plt>
  411d48:	add	x1, x23, w19, sxtw
  411d4c:	ldr	w2, [x25]
  411d50:	cmp	x1, x0
  411d54:	str	w2, [sp, #108]
  411d58:	b.hi	411ea0 <__fxstatat@plt+0xe9c0>  // b.pmore
  411d5c:	stp	x21, x22, [sp, #32]
  411d60:	sub	x22, x0, x1
  411d64:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  411d68:	stp	x27, x28, [sp, #80]
  411d6c:	add	x28, x24, x22
  411d70:	add	x1, x1, #0xca0
  411d74:	mov	x0, x28
  411d78:	bl	403230 <strspn@plt>
  411d7c:	cmp	x23, x0
  411d80:	b.hi	411e98 <__fxstatat@plt+0xe9b8>  // b.pmore
  411d84:	mov	x1, x23
  411d88:	mov	x0, #0x0                   	// #0
  411d8c:	bl	416288 <__fxstatat@plt+0x12da8>
  411d90:	mov	x21, x0
  411d94:	cbz	x0, 411eb0 <__fxstatat@plt+0xe9d0>
  411d98:	add	x20, x24, x23
  411d9c:	adrp	x19, 419000 <__fxstatat@plt+0x15b20>
  411da0:	add	x19, x19, #0xcb0
  411da4:	add	x20, x20, x22
  411da8:	add	x19, x19, #0x20
  411dac:	mov	w22, #0xa2f8                	// #41720
  411db0:	movk	w22, #0x3, lsl #16
  411db4:	nop
  411db8:	mov	x27, x28
  411dbc:	cbz	x23, 411ddc <__fxstatat@plt+0xe8fc>
  411dc0:	mov	x0, x21
  411dc4:	mov	x1, #0x3d                  	// #61
  411dc8:	bl	4162d0 <__fxstatat@plt+0x12df0>
  411dcc:	ldrb	w0, [x19, x0]
  411dd0:	strb	w0, [x27], #1
  411dd4:	cmp	x27, x20
  411dd8:	b.ne	411dc0 <__fxstatat@plt+0xe8e0>  // b.any
  411ddc:	ldr	x2, [sp, #96]
  411de0:	mov	x1, x26
  411de4:	mov	x0, x24
  411de8:	blr	x2
  411dec:	mov	w1, w0
  411df0:	tbz	w0, #31, 411e48 <__fxstatat@plt+0xe968>
  411df4:	ldr	w2, [x25]
  411df8:	cmp	w2, #0x11
  411dfc:	b.ne	411e90 <__fxstatat@plt+0xe9b0>  // b.any
  411e00:	subs	w22, w22, #0x1
  411e04:	b.ne	411db8 <__fxstatat@plt+0xe8d8>  // b.any
  411e08:	mov	w1, #0xffffffff            	// #-1
  411e0c:	mov	x0, x21
  411e10:	str	w1, [sp, #96]
  411e14:	str	w2, [sp, #108]
  411e18:	bl	416490 <__fxstatat@plt+0x12fb0>
  411e1c:	ldr	w2, [sp, #108]
  411e20:	ldr	w1, [sp, #96]
  411e24:	ldp	x21, x22, [sp, #32]
  411e28:	mov	w0, w1
  411e2c:	ldp	x27, x28, [sp, #80]
  411e30:	str	w2, [x25]
  411e34:	ldp	x19, x20, [sp, #16]
  411e38:	ldp	x23, x24, [sp, #48]
  411e3c:	ldp	x25, x26, [sp, #64]
  411e40:	ldp	x29, x30, [sp], #112
  411e44:	ret
  411e48:	ldr	w0, [sp, #108]
  411e4c:	str	w0, [x25]
  411e50:	mov	w2, w0
  411e54:	mov	x0, x21
  411e58:	str	w2, [sp, #96]
  411e5c:	str	w1, [sp, #108]
  411e60:	bl	416490 <__fxstatat@plt+0x12fb0>
  411e64:	ldr	w1, [sp, #108]
  411e68:	ldr	w2, [sp, #96]
  411e6c:	ldp	x21, x22, [sp, #32]
  411e70:	ldp	x27, x28, [sp, #80]
  411e74:	str	w2, [x25]
  411e78:	mov	w0, w1
  411e7c:	ldp	x19, x20, [sp, #16]
  411e80:	ldp	x23, x24, [sp, #48]
  411e84:	ldp	x25, x26, [sp, #64]
  411e88:	ldp	x29, x30, [sp], #112
  411e8c:	ret
  411e90:	mov	w1, #0xffffffff            	// #-1
  411e94:	b	411e54 <__fxstatat@plt+0xe974>
  411e98:	ldp	x21, x22, [sp, #32]
  411e9c:	ldp	x27, x28, [sp, #80]
  411ea0:	mov	w0, #0x16                  	// #22
  411ea4:	mov	w1, #0xffffffff            	// #-1
  411ea8:	str	w0, [x25]
  411eac:	b	411e78 <__fxstatat@plt+0xe998>
  411eb0:	mov	w1, #0xffffffff            	// #-1
  411eb4:	ldp	x21, x22, [sp, #32]
  411eb8:	ldp	x27, x28, [sp, #80]
  411ebc:	b	411e78 <__fxstatat@plt+0xe998>
  411ec0:	stp	x29, x30, [sp, #-32]!
  411ec4:	cmp	w3, #0x2
  411ec8:	mov	x29, sp
  411ecc:	str	w2, [sp, #28]
  411ed0:	b.hi	411ef4 <__fxstatat@plt+0xea14>  // b.pmore
  411ed4:	adrp	x5, 419000 <__fxstatat@plt+0x15b20>
  411ed8:	add	x5, x5, #0xcb0
  411edc:	add	x5, x5, #0x60
  411ee0:	add	x2, sp, #0x1c
  411ee4:	ldr	x3, [x5, w3, uxtw #3]
  411ee8:	bl	411d10 <__fxstatat@plt+0xe830>
  411eec:	ldp	x29, x30, [sp], #32
  411ef0:	ret
  411ef4:	bl	411b68 <__fxstatat@plt+0xe688>
  411ef8:	stp	x29, x30, [sp, #-32]!
  411efc:	cmp	w3, #0x2
  411f00:	mov	x29, sp
  411f04:	str	w2, [sp, #28]
  411f08:	b.hi	411f2c <__fxstatat@plt+0xea4c>  // b.pmore
  411f0c:	adrp	x4, 419000 <__fxstatat@plt+0x15b20>
  411f10:	add	x4, x4, #0xcb0
  411f14:	add	x4, x4, #0x60
  411f18:	add	x2, sp, #0x1c
  411f1c:	ldr	x3, [x4, w3, uxtw #3]
  411f20:	bl	411b90 <__fxstatat@plt+0xe6b0>
  411f24:	ldp	x29, x30, [sp], #32
  411f28:	ret
  411f2c:	bl	411b68 <__fxstatat@plt+0xe688>
  411f30:	b	411b90 <__fxstatat@plt+0xe6b0>
  411f34:	nop
  411f38:	stp	x29, x30, [sp, #-48]!
  411f3c:	cmp	w0, #0x2
  411f40:	mov	x29, sp
  411f44:	stp	x19, x20, [sp, #16]
  411f48:	mov	w19, w0
  411f4c:	b.ls	411f60 <__fxstatat@plt+0xea80>  // b.plast
  411f50:	mov	w0, w19
  411f54:	ldp	x19, x20, [sp, #16]
  411f58:	ldp	x29, x30, [sp], #48
  411f5c:	ret
  411f60:	str	x21, [sp, #32]
  411f64:	bl	416e28 <__fxstatat@plt+0x13948>
  411f68:	mov	w21, w0
  411f6c:	bl	4033f0 <__errno_location@plt>
  411f70:	mov	x20, x0
  411f74:	mov	w0, w19
  411f78:	mov	w19, w21
  411f7c:	ldr	w21, [x20]
  411f80:	bl	403020 <close@plt>
  411f84:	str	w21, [x20]
  411f88:	mov	w0, w19
  411f8c:	ldp	x19, x20, [sp, #16]
  411f90:	ldr	x21, [sp, #32]
  411f94:	ldp	x29, x30, [sp], #48
  411f98:	ret
  411f9c:	nop
  411fa0:	ldr	x0, [x0]
  411fa4:	udiv	x2, x0, x1
  411fa8:	msub	x0, x2, x1, x0
  411fac:	ret
  411fb0:	ldr	x2, [x0]
  411fb4:	ldr	x0, [x1]
  411fb8:	cmp	x2, x0
  411fbc:	cset	w0, eq  // eq = none
  411fc0:	ret
  411fc4:	nop
  411fc8:	stp	x29, x30, [sp, #-288]!
  411fcc:	mov	x29, sp
  411fd0:	stp	x21, x22, [sp, #32]
  411fd4:	ldp	x21, x22, [x2, #88]
  411fd8:	stp	x19, x20, [sp, #16]
  411fdc:	stp	x23, x24, [sp, #48]
  411fe0:	stp	x25, x26, [sp, #64]
  411fe4:	mov	w26, w22
  411fe8:	ldp	x23, x24, [x1, #88]
  411fec:	tbz	w3, #0, 4120b0 <__fxstatat@plt+0xebd0>
  411ff0:	cmp	x23, x21
  411ff4:	stp	x27, x28, [sp, #80]
  411ff8:	cset	w5, eq  // eq = none
  411ffc:	cmp	w24, w22
  412000:	csel	w27, w5, wzr, eq  // eq = none
  412004:	cbnz	w27, 4120e8 <__fxstatat@plt+0xec08>
  412008:	mov	x25, x0
  41200c:	sub	x0, x21, #0x1
  412010:	cmp	x23, x0
  412014:	b.lt	412114 <__fxstatat@plt+0xec34>  // b.tstop
  412018:	sub	x0, x23, #0x1
  41201c:	and	w20, w3, #0x1
  412020:	cmp	x21, x0
  412024:	b.lt	41210c <__fxstatat@plt+0xec2c>  // b.tstop
  412028:	adrp	x6, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  41202c:	mov	x19, x1
  412030:	ldr	x28, [x6, #2856]
  412034:	cbz	x28, 412138 <__fxstatat@plt+0xec58>
  412038:	add	x2, x6, #0xb28
  41203c:	ldr	x1, [x2, #8]
  412040:	cbz	x1, 412794 <__fxstatat@plt+0xf2b4>
  412044:	ldr	x0, [x19]
  412048:	str	x0, [x1]
  41204c:	mov	x0, x28
  412050:	str	w5, [sp, #96]
  412054:	bl	40c630 <__fxstatat@plt+0x9150>
  412058:	mov	x28, x0
  41205c:	ldr	w5, [sp, #96]
  412060:	adrp	x6, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  412064:	cbz	x0, 41275c <__fxstatat@plt+0xf27c>
  412068:	add	x2, x6, #0xb28
  41206c:	ldr	x0, [x2, #8]
  412070:	cmp	x28, x0
  412074:	b.eq	4127cc <__fxstatat@plt+0xf2ec>  // b.none
  412078:	ldrb	w0, [x28, #12]
  41207c:	ldr	w1, [x28, #8]
  412080:	cbz	w0, 412190 <__fxstatat@plt+0xecb0>
  412084:	sdiv	w26, w22, w1
  412088:	mov	w0, #0x9400                	// #37888
  41208c:	movk	w0, #0x7735, lsl #16
  412090:	cmp	w1, w0
  412094:	cset	w0, eq  // eq = none
  412098:	mvn	w0, w0
  41209c:	ldp	x27, x28, [sp, #80]
  4120a0:	msub	w26, w26, w1, w22
  4120a4:	sxtw	x0, w0
  4120a8:	and	x21, x21, x0
  4120ac:	sub	w26, w22, w26
  4120b0:	cmp	x23, x21
  4120b4:	b.lt	4127d4 <__fxstatat@plt+0xf2f4>  // b.tstop
  4120b8:	mov	w20, #0x1                   	// #1
  4120bc:	b.ne	4120cc <__fxstatat@plt+0xebec>  // b.any
  4120c0:	cmp	w24, w26
  4120c4:	b.lt	4127d4 <__fxstatat@plt+0xf2f4>  // b.tstop
  4120c8:	cset	w20, gt
  4120cc:	mov	w0, w20
  4120d0:	ldp	x19, x20, [sp, #16]
  4120d4:	ldp	x21, x22, [sp, #32]
  4120d8:	ldp	x23, x24, [sp, #48]
  4120dc:	ldp	x25, x26, [sp, #64]
  4120e0:	ldp	x29, x30, [sp], #288
  4120e4:	ret
  4120e8:	mov	w20, #0x0                   	// #0
  4120ec:	mov	w0, w20
  4120f0:	ldp	x19, x20, [sp, #16]
  4120f4:	ldp	x21, x22, [sp, #32]
  4120f8:	ldp	x23, x24, [sp, #48]
  4120fc:	ldp	x25, x26, [sp, #64]
  412100:	ldp	x27, x28, [sp, #80]
  412104:	ldp	x29, x30, [sp], #288
  412108:	ret
  41210c:	ldp	x27, x28, [sp, #80]
  412110:	b	4120cc <__fxstatat@plt+0xebec>
  412114:	mov	w20, #0xffffffff            	// #-1
  412118:	mov	w0, w20
  41211c:	ldp	x19, x20, [sp, #16]
  412120:	ldp	x21, x22, [sp, #32]
  412124:	ldp	x23, x24, [sp, #48]
  412128:	ldp	x25, x26, [sp, #64]
  41212c:	ldp	x27, x28, [sp, #80]
  412130:	ldp	x29, x30, [sp], #288
  412134:	ret
  412138:	adrp	x4, 403000 <acl_get_fd@plt>
  41213c:	adrp	x3, 411000 <__fxstatat@plt+0xdb20>
  412140:	add	x4, x4, #0x1b0
  412144:	add	x3, x3, #0xfb0
  412148:	adrp	x2, 411000 <__fxstatat@plt+0xdb20>
  41214c:	mov	x1, #0x0                   	// #0
  412150:	add	x2, x2, #0xfa0
  412154:	mov	x0, #0x10                  	// #16
  412158:	str	w5, [sp, #96]
  41215c:	bl	40be58 <__fxstatat@plt+0x8978>
  412160:	adrp	x6, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  412164:	ldr	w5, [sp, #96]
  412168:	mov	x28, x0
  41216c:	str	x0, [x6, #2856]
  412170:	cbnz	x0, 412038 <__fxstatat@plt+0xeb58>
  412174:	add	x1, sp, #0x70
  412178:	mov	w0, #0x9400                	// #37888
  41217c:	mov	x28, x1
  412180:	movk	w0, #0x7735, lsl #16
  412184:	mov	w1, w0
  412188:	str	w0, [sp, #120]
  41218c:	strb	wzr, [sp, #124]
  412190:	ldr	x8, [x19, #80]
  412194:	mov	w0, #0x6667                	// #26215
  412198:	ldr	x10, [x19, #112]
  41219c:	movk	w0, #0x6666, lsl #16
  4121a0:	smull	x3, w8, w0
  4121a4:	smull	x4, w10, w0
  4121a8:	smull	x2, w24, w0
  4121ac:	asr	x3, x3, #34
  4121b0:	asr	x4, x4, #34
  4121b4:	sub	w3, w3, w8, asr #31
  4121b8:	asr	x2, x2, #34
  4121bc:	sub	w4, w4, w10, asr #31
  4121c0:	sub	w2, w2, w24, asr #31
  4121c4:	add	w6, w3, w3, lsl #2
  4121c8:	add	w9, w4, w4, lsl #2
  4121cc:	add	w7, w2, w2, lsl #2
  4121d0:	sub	w6, w8, w6, lsl #1
  4121d4:	sub	w9, w10, w9, lsl #1
  4121d8:	sub	w7, w24, w7, lsl #1
  4121dc:	orr	w6, w6, w9
  4121e0:	orr	w6, w6, w7
  4121e4:	cbnz	w6, 412748 <__fxstatat@plt+0xf268>
  4121e8:	cmp	w1, #0xa
  4121ec:	ldr	x9, [x19, #72]
  4121f0:	b.le	412814 <__fxstatat@plt+0xf334>
  4121f4:	smull	x10, w4, w0
  4121f8:	smull	x7, w3, w0
  4121fc:	smull	x6, w2, w0
  412200:	asr	x10, x10, #34
  412204:	sub	w10, w10, w4, asr #31
  412208:	asr	x7, x7, #34
  41220c:	sub	w7, w7, w3, asr #31
  412210:	asr	x6, x6, #34
  412214:	sub	w6, w6, w2, asr #31
  412218:	add	w11, w10, w10, lsl #2
  41221c:	add	w12, w7, w7, lsl #2
  412220:	sub	w4, w4, w11, lsl #1
  412224:	add	w11, w6, w6, lsl #2
  412228:	sub	w3, w3, w12, lsl #1
  41222c:	orr	w3, w4, w3
  412230:	sub	w2, w2, w11, lsl #1
  412234:	orr	w2, w3, w2
  412238:	cbnz	w2, 412814 <__fxstatat@plt+0xf334>
  41223c:	cmp	w1, #0x64
  412240:	b.le	41281c <__fxstatat@plt+0xf33c>
  412244:	smull	x4, w10, w0
  412248:	smull	x3, w7, w0
  41224c:	smull	x2, w6, w0
  412250:	asr	x4, x4, #34
  412254:	sub	w4, w4, w10, asr #31
  412258:	asr	x3, x3, #34
  41225c:	sub	w3, w3, w7, asr #31
  412260:	asr	x2, x2, #34
  412264:	sub	w2, w2, w6, asr #31
  412268:	add	w11, w4, w4, lsl #2
  41226c:	add	w12, w3, w3, lsl #2
  412270:	sub	w10, w10, w11, lsl #1
  412274:	add	w11, w2, w2, lsl #2
  412278:	sub	w7, w7, w12, lsl #1
  41227c:	orr	w7, w10, w7
  412280:	sub	w6, w6, w11, lsl #1
  412284:	orr	w6, w7, w6
  412288:	cbnz	w6, 41281c <__fxstatat@plt+0xf33c>
  41228c:	cmp	w1, #0x3e8
  412290:	b.le	412824 <__fxstatat@plt+0xf344>
  412294:	smull	x10, w4, w0
  412298:	smull	x7, w3, w0
  41229c:	smull	x6, w2, w0
  4122a0:	asr	x10, x10, #34
  4122a4:	sub	w10, w10, w4, asr #31
  4122a8:	asr	x7, x7, #34
  4122ac:	sub	w7, w7, w3, asr #31
  4122b0:	asr	x6, x6, #34
  4122b4:	sub	w6, w6, w2, asr #31
  4122b8:	add	w11, w10, w10, lsl #2
  4122bc:	add	w12, w7, w7, lsl #2
  4122c0:	sub	w4, w4, w11, lsl #1
  4122c4:	add	w11, w6, w6, lsl #2
  4122c8:	sub	w3, w3, w12, lsl #1
  4122cc:	orr	w3, w4, w3
  4122d0:	sub	w2, w2, w11, lsl #1
  4122d4:	orr	w2, w3, w2
  4122d8:	cbnz	w2, 412824 <__fxstatat@plt+0xf344>
  4122dc:	mov	w3, #0x2710                	// #10000
  4122e0:	cmp	w1, w3
  4122e4:	b.le	4127f8 <__fxstatat@plt+0xf318>
  4122e8:	smull	x11, w10, w0
  4122ec:	smull	x4, w7, w0
  4122f0:	smull	x0, w6, w0
  4122f4:	asr	x11, x11, #34
  4122f8:	sub	w11, w11, w10, asr #31
  4122fc:	asr	x4, x4, #34
  412300:	sub	w4, w4, w7, asr #31
  412304:	asr	x0, x0, #34
  412308:	sub	w0, w0, w6, asr #31
  41230c:	add	w2, w11, w11, lsl #2
  412310:	add	w12, w4, w4, lsl #2
  412314:	sub	w2, w10, w2, lsl #1
  412318:	add	w10, w0, w0, lsl #2
  41231c:	sub	w7, w7, w12, lsl #1
  412320:	orr	w2, w2, w7
  412324:	sub	w6, w6, w10, lsl #1
  412328:	orr	w2, w2, w6
  41232c:	cbnz	w2, 4127f8 <__fxstatat@plt+0xf318>
  412330:	mov	w2, #0x86a0                	// #34464
  412334:	movk	w2, #0x1, lsl #16
  412338:	cmp	w1, w2
  41233c:	b.le	41282c <__fxstatat@plt+0xf34c>
  412340:	mov	w2, #0x6667                	// #26215
  412344:	movk	w2, #0x6666, lsl #16
  412348:	smull	x10, w11, w2
  41234c:	smull	x7, w4, w2
  412350:	smull	x6, w0, w2
  412354:	asr	x10, x10, #34
  412358:	sub	w10, w10, w11, asr #31
  41235c:	asr	x7, x7, #34
  412360:	sub	w7, w7, w4, asr #31
  412364:	asr	x6, x6, #34
  412368:	sub	w6, w6, w0, asr #31
  41236c:	add	w3, w10, w10, lsl #2
  412370:	add	w12, w7, w7, lsl #2
  412374:	sub	w3, w11, w3, lsl #1
  412378:	add	w11, w6, w6, lsl #2
  41237c:	sub	w4, w4, w12, lsl #1
  412380:	orr	w3, w3, w4
  412384:	sub	w0, w0, w11, lsl #1
  412388:	orr	w0, w3, w0
  41238c:	cbnz	w0, 41282c <__fxstatat@plt+0xf34c>
  412390:	mov	w3, #0x4240                	// #16960
  412394:	movk	w3, #0xf, lsl #16
  412398:	cmp	w1, w3
  41239c:	b.le	4127f8 <__fxstatat@plt+0xf318>
  4123a0:	smull	x12, w10, w2
  4123a4:	smull	x0, w7, w2
  4123a8:	smull	x4, w6, w2
  4123ac:	asr	x12, x12, #34
  4123b0:	asr	x0, x0, #34
  4123b4:	sub	w12, w12, w10, asr #31
  4123b8:	sub	w13, w0, w7, asr #31
  4123bc:	asr	x4, x4, #34
  4123c0:	sub	w4, w4, w6, asr #31
  4123c4:	add	w0, w12, w12, lsl #2
  4123c8:	add	w11, w13, w13, lsl #2
  4123cc:	sub	w0, w10, w0, lsl #1
  4123d0:	add	w10, w4, w4, lsl #2
  4123d4:	sub	w7, w7, w11, lsl #1
  4123d8:	orr	w0, w0, w7
  4123dc:	sub	w6, w6, w10, lsl #1
  4123e0:	orr	w0, w0, w6
  4123e4:	cbnz	w0, 4127f8 <__fxstatat@plt+0xf318>
  4123e8:	mov	w3, #0x9680                	// #38528
  4123ec:	movk	w3, #0x98, lsl #16
  4123f0:	cmp	w1, w3
  4123f4:	b.le	4127f8 <__fxstatat@plt+0xf318>
  4123f8:	smull	x11, w12, w2
  4123fc:	smull	x10, w13, w2
  412400:	smull	x7, w4, w2
  412404:	asr	x11, x11, #34
  412408:	asr	x10, x10, #34
  41240c:	sub	w11, w11, w12, asr #31
  412410:	sub	w10, w10, w13, asr #31
  412414:	asr	x7, x7, #34
  412418:	sub	w7, w7, w4, asr #31
  41241c:	add	w14, w11, w11, lsl #2
  412420:	add	w0, w10, w10, lsl #2
  412424:	add	w6, w7, w7, lsl #2
  412428:	sub	w12, w12, w14, lsl #1
  41242c:	sub	w0, w13, w0, lsl #1
  412430:	orr	w0, w0, w12
  412434:	sub	w4, w4, w6, lsl #1
  412438:	orr	w0, w0, w4
  41243c:	cbnz	w0, 4127f8 <__fxstatat@plt+0xf318>
  412440:	mov	w6, #0xe100                	// #57600
  412444:	movk	w6, #0x5f5, lsl #16
  412448:	cmp	w1, w6
  41244c:	b.le	412838 <__fxstatat@plt+0xf358>
  412450:	smull	x4, w11, w2
  412454:	smull	x3, w10, w2
  412458:	smull	x0, w7, w2
  41245c:	asr	x4, x4, #34
  412460:	asr	x2, x3, #34
  412464:	sub	w4, w4, w11, asr #31
  412468:	sub	w2, w2, w10, asr #31
  41246c:	asr	x0, x0, #34
  412470:	sub	w0, w0, w7, asr #31
  412474:	add	w3, w4, w4, lsl #2
  412478:	add	w12, w2, w2, lsl #2
  41247c:	sub	w3, w11, w3, lsl #1
  412480:	add	w11, w0, w0, lsl #2
  412484:	sub	w10, w10, w12, lsl #1
  412488:	orr	w3, w3, w10
  41248c:	sub	w7, w7, w11, lsl #1
  412490:	orr	w3, w3, w7
  412494:	cbnz	w3, 412838 <__fxstatat@plt+0xf358>
  412498:	mov	w3, #0xca00                	// #51712
  41249c:	movk	w3, #0x3b9a, lsl #16
  4124a0:	cmp	w1, w3
  4124a4:	b.le	4127f8 <__fxstatat@plt+0xf318>
  4124a8:	orr	w2, w2, w4
  4124ac:	orr	w0, w2, w0
  4124b0:	cbnz	w0, 4127f8 <__fxstatat@plt+0xf318>
  4124b4:	ldr	x1, [x19, #104]
  4124b8:	orr	x0, x23, x9
  4124bc:	orr	x0, x0, x1
  4124c0:	tbz	w0, #0, 4127dc <__fxstatat@plt+0xf2fc>
  4124c4:	mov	w1, #0xca00                	// #51712
  4124c8:	mov	x0, x21
  4124cc:	movk	w1, #0x3b9a, lsl #16
  4124d0:	mov	w19, w1
  4124d4:	str	w1, [x28, #8]
  4124d8:	cmp	x23, x21
  4124dc:	b.gt	41210c <__fxstatat@plt+0xec2c>
  4124e0:	cmp	w5, #0x0
  4124e4:	ccmp	w24, w22, #0x1, ne  // ne = any
  4124e8:	b.ge	41210c <__fxstatat@plt+0xec2c>  // b.tcont
  4124ec:	cmp	x23, x0
  4124f0:	b.lt	412114 <__fxstatat@plt+0xec34>  // b.tstop
  4124f4:	b.ne	41250c <__fxstatat@plt+0xf02c>  // b.any
  4124f8:	sdiv	w0, w22, w19
  4124fc:	msub	w0, w0, w19, w22
  412500:	sub	w0, w22, w0
  412504:	cmp	w24, w0
  412508:	b.lt	412114 <__fxstatat@plt+0xec34>  // b.tstop
  41250c:	mov	w4, #0x8e39                	// #36409
  412510:	and	x5, x27, #0xff
  412514:	movk	w4, #0x38e3, lsl #16
  412518:	orr	x5, x5, x23
  41251c:	sxtw	x8, w8
  412520:	add	x2, sp, #0x80
  412524:	umull	x4, w19, w4
  412528:	mov	x1, x25
  41252c:	mov	w3, #0x100                 	// #256
  412530:	mov	w0, #0xffffff9c            	// #-100
  412534:	stp	x9, x8, [sp, #128]
  412538:	lsr	x4, x4, #33
  41253c:	add	w4, w4, w24
  412540:	sxtw	x4, w4
  412544:	stp	x5, x4, [sp, #144]
  412548:	bl	403250 <utimensat@plt>
  41254c:	cbnz	w0, 412808 <__fxstatat@plt+0xf328>
  412550:	add	x3, sp, #0xa0
  412554:	mov	x2, x25
  412558:	mov	w4, #0x100                 	// #256
  41255c:	mov	w1, #0xffffff9c            	// #-100
  412560:	bl	4034e0 <__fxstatat@plt>
  412564:	sxtw	x2, w0
  412568:	ldp	x1, x3, [sp, #248]
  41256c:	sxtw	x4, w24
  412570:	mov	x26, x2
  412574:	eor	x0, x23, x1
  412578:	eor	x5, x3, x4
  41257c:	orr	x0, x0, x5
  412580:	orr	x0, x0, x2
  412584:	cbnz	x0, 412840 <__fxstatat@plt+0xf360>
  412588:	and	w0, w1, #0x1
  41258c:	mov	w4, #0xca00                	// #51712
  412590:	movk	w4, #0x3b9a, lsl #16
  412594:	mov	w2, #0xcccd                	// #52429
  412598:	mov	w1, #0x9998                	// #39320
  41259c:	movk	w2, #0xcccc, lsl #16
  4125a0:	madd	w0, w0, w4, w3
  4125a4:	movk	w1, #0x1999, lsl #16
  4125a8:	madd	w3, w0, w2, w1
  4125ac:	ror	w3, w3, #1
  4125b0:	cmp	w3, w1
  4125b4:	b.hi	412864 <__fxstatat@plt+0xf384>  // b.pmore
  4125b8:	cmp	w19, #0xa
  4125bc:	b.eq	412718 <__fxstatat@plt+0xf238>  // b.none
  4125c0:	mov	w3, #0x6667                	// #26215
  4125c4:	movk	w3, #0x6666, lsl #16
  4125c8:	smull	x4, w0, w3
  4125cc:	asr	x4, x4, #34
  4125d0:	sub	w0, w4, w0, asr #31
  4125d4:	madd	w4, w0, w2, w1
  4125d8:	ror	w4, w4, #1
  4125dc:	cmp	w4, w1
  4125e0:	b.hi	412898 <__fxstatat@plt+0xf3b8>  // b.pmore
  4125e4:	cmp	w19, #0x64
  4125e8:	b.eq	412718 <__fxstatat@plt+0xf238>  // b.none
  4125ec:	smull	x4, w0, w3
  4125f0:	asr	x4, x4, #34
  4125f4:	sub	w0, w4, w0, asr #31
  4125f8:	madd	w4, w0, w2, w1
  4125fc:	ror	w4, w4, #1
  412600:	cmp	w4, w1
  412604:	b.hi	412890 <__fxstatat@plt+0xf3b0>  // b.pmore
  412608:	cmp	w19, #0x3e8
  41260c:	b.eq	412718 <__fxstatat@plt+0xf238>  // b.none
  412610:	smull	x4, w0, w3
  412614:	asr	x4, x4, #34
  412618:	sub	w0, w4, w0, asr #31
  41261c:	madd	w4, w0, w2, w1
  412620:	ror	w4, w4, #1
  412624:	cmp	w4, w1
  412628:	b.hi	412888 <__fxstatat@plt+0xf3a8>  // b.pmore
  41262c:	mov	w4, #0x2710                	// #10000
  412630:	cmp	w19, w4
  412634:	b.eq	412718 <__fxstatat@plt+0xf238>  // b.none
  412638:	smull	x3, w0, w3
  41263c:	asr	x3, x3, #34
  412640:	sub	w0, w3, w0, asr #31
  412644:	madd	w2, w0, w2, w1
  412648:	ror	w2, w2, #1
  41264c:	cmp	w2, w1
  412650:	b.hi	412880 <__fxstatat@plt+0xf3a0>  // b.pmore
  412654:	mov	w1, #0x86a0                	// #34464
  412658:	movk	w1, #0x1, lsl #16
  41265c:	cmp	w19, w1
  412660:	b.eq	412718 <__fxstatat@plt+0xf238>  // b.none
  412664:	mov	w2, #0x6667                	// #26215
  412668:	mov	w1, #0xcccd                	// #52429
  41266c:	movk	w2, #0x6666, lsl #16
  412670:	mov	w3, #0x9998                	// #39320
  412674:	movk	w3, #0x1999, lsl #16
  412678:	movk	w1, #0xcccc, lsl #16
  41267c:	smull	x2, w0, w2
  412680:	asr	x2, x2, #34
  412684:	sub	w0, w2, w0, asr #31
  412688:	madd	w1, w0, w1, w3
  41268c:	ror	w1, w1, #1
  412690:	cmp	w1, w3
  412694:	b.hi	412874 <__fxstatat@plt+0xf394>  // b.pmore
  412698:	mov	w3, #0x4240                	// #16960
  41269c:	movk	w3, #0xf, lsl #16
  4126a0:	cmp	w19, w3
  4126a4:	b.eq	412718 <__fxstatat@plt+0xf238>  // b.none
  4126a8:	mov	w1, #0xa                   	// #10
  4126ac:	sdiv	w0, w0, w1
  4126b0:	sdiv	w2, w0, w1
  4126b4:	msub	w0, w2, w1, w0
  4126b8:	cbnz	w0, 41286c <__fxstatat@plt+0xf38c>
  4126bc:	mov	w3, #0x9680                	// #38528
  4126c0:	movk	w3, #0x98, lsl #16
  4126c4:	cmp	w19, w3
  4126c8:	b.eq	412718 <__fxstatat@plt+0xf238>  // b.none
  4126cc:	sdiv	w0, w2, w1
  4126d0:	msub	w2, w0, w1, w2
  4126d4:	cbnz	w2, 41286c <__fxstatat@plt+0xf38c>
  4126d8:	mov	w3, #0xe100                	// #57600
  4126dc:	movk	w3, #0x5f5, lsl #16
  4126e0:	cmp	w19, w3
  4126e4:	b.eq	412718 <__fxstatat@plt+0xf238>  // b.none
  4126e8:	sdiv	w2, w0, w1
  4126ec:	msub	w1, w2, w1, w0
  4126f0:	cbnz	w1, 41286c <__fxstatat@plt+0xf38c>
  4126f4:	mov	w1, #0xca00                	// #51712
  4126f8:	movk	w1, #0x3b9a, lsl #16
  4126fc:	cmp	w19, w1
  412700:	b.eq	412718 <__fxstatat@plt+0xf238>  // b.none
  412704:	add	w0, w0, #0x9
  412708:	mov	w19, #0x9400                	// #37888
  41270c:	cmp	w0, #0x13
  412710:	movk	w19, #0x7735, lsl #16
  412714:	csel	w19, w19, w1, cc  // cc = lo, ul, last
  412718:	sdiv	w26, w22, w19
  41271c:	mov	w0, #0x9400                	// #37888
  412720:	movk	w0, #0x7735, lsl #16
  412724:	cmp	w19, w0
  412728:	cset	w0, eq  // eq = none
  41272c:	mov	w20, w19
  412730:	mvn	w0, w0
  412734:	msub	w19, w26, w19, w22
  412738:	sxtw	x0, w0
  41273c:	and	x21, x21, x0
  412740:	sub	w26, w22, w19
  412744:	nop
  412748:	mov	w0, #0x1                   	// #1
  41274c:	str	w20, [x28, #8]
  412750:	strb	w0, [x28, #12]
  412754:	ldp	x27, x28, [sp, #80]
  412758:	b	4120b0 <__fxstatat@plt+0xebd0>
  41275c:	ldr	x28, [x6, #2856]
  412760:	cbz	x28, 412174 <__fxstatat@plt+0xec94>
  412764:	ldr	x2, [x19]
  412768:	add	x1, sp, #0x70
  41276c:	mov	x0, x28
  412770:	str	x1, [sp, #96]
  412774:	str	w5, [sp, #108]
  412778:	str	x2, [sp, #112]
  41277c:	bl	40bb78 <__fxstatat@plt+0x8698>
  412780:	ldr	w5, [sp, #108]
  412784:	mov	x28, x0
  412788:	ldr	x1, [sp, #96]
  41278c:	cbnz	x0, 412078 <__fxstatat@plt+0xeb98>
  412790:	b	412178 <__fxstatat@plt+0xec98>
  412794:	mov	x0, #0x10                  	// #16
  412798:	str	w5, [sp, #96]
  41279c:	bl	402e80 <malloc@plt>
  4127a0:	mov	x1, x0
  4127a4:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  4127a8:	add	x2, x0, #0xb28
  4127ac:	ldr	w5, [sp, #96]
  4127b0:	str	x1, [x2, #8]
  4127b4:	cbz	x1, 412764 <__fxstatat@plt+0xf284>
  4127b8:	mov	w0, #0x9400                	// #37888
  4127bc:	strb	wzr, [x1, #12]
  4127c0:	movk	w0, #0x7735, lsl #16
  4127c4:	str	w0, [x1, #8]
  4127c8:	b	412044 <__fxstatat@plt+0xeb64>
  4127cc:	str	xzr, [x2, #8]
  4127d0:	b	412078 <__fxstatat@plt+0xeb98>
  4127d4:	mov	w20, #0xffffffff            	// #-1
  4127d8:	b	4120cc <__fxstatat@plt+0xebec>
  4127dc:	mov	w1, #0x9400                	// #37888
  4127e0:	and	x0, x21, #0xfffffffffffffffe
  4127e4:	movk	w1, #0x7735, lsl #16
  4127e8:	mov	w27, #0x1                   	// #1
  4127ec:	mov	w19, w1
  4127f0:	str	w1, [x28, #8]
  4127f4:	b	4124d8 <__fxstatat@plt+0xeff8>
  4127f8:	mov	w19, w3
  4127fc:	mov	x0, x21
  412800:	str	w19, [x28, #8]
  412804:	b	4124d8 <__fxstatat@plt+0xeff8>
  412808:	mov	w20, #0xfffffffe            	// #-2
  41280c:	ldp	x27, x28, [sp, #80]
  412810:	b	4120cc <__fxstatat@plt+0xebec>
  412814:	mov	w19, #0xa                   	// #10
  412818:	b	4127fc <__fxstatat@plt+0xf31c>
  41281c:	mov	w19, #0x64                  	// #100
  412820:	b	4127fc <__fxstatat@plt+0xf31c>
  412824:	mov	w19, #0x3e8                 	// #1000
  412828:	b	4127fc <__fxstatat@plt+0xf31c>
  41282c:	mov	w19, #0x86a0                	// #34464
  412830:	movk	w19, #0x1, lsl #16
  412834:	b	4127fc <__fxstatat@plt+0xf31c>
  412838:	mov	w19, w6
  41283c:	b	4127fc <__fxstatat@plt+0xf31c>
  412840:	add	x2, sp, #0x80
  412844:	mov	x1, x25
  412848:	mov	w3, #0x100                 	// #256
  41284c:	mov	w0, #0xffffff9c            	// #-100
  412850:	stp	x23, x4, [sp, #144]
  412854:	bl	403250 <utimensat@plt>
  412858:	cbnz	w26, 412808 <__fxstatat@plt+0xf328>
  41285c:	ldp	x1, x3, [sp, #248]
  412860:	b	412588 <__fxstatat@plt+0xf0a8>
  412864:	mov	w19, w20
  412868:	b	412718 <__fxstatat@plt+0xf238>
  41286c:	mov	w19, w3
  412870:	b	412718 <__fxstatat@plt+0xf238>
  412874:	mov	w19, #0x86a0                	// #34464
  412878:	movk	w19, #0x1, lsl #16
  41287c:	b	412718 <__fxstatat@plt+0xf238>
  412880:	mov	w19, w4
  412884:	b	412718 <__fxstatat@plt+0xf238>
  412888:	mov	w19, #0x3e8                 	// #1000
  41288c:	b	412718 <__fxstatat@plt+0xf238>
  412890:	mov	w19, #0x64                  	// #100
  412894:	b	412718 <__fxstatat@plt+0xf238>
  412898:	mov	w19, #0xa                   	// #10
  41289c:	b	412718 <__fxstatat@plt+0xf238>
  4128a0:	stp	x29, x30, [sp, #-288]!
  4128a4:	mov	x29, sp
  4128a8:	stp	x21, x22, [sp, #32]
  4128ac:	stp	x25, x26, [sp, #64]
  4128b0:	ldp	x21, x26, [x3, #88]
  4128b4:	stp	x19, x20, [sp, #16]
  4128b8:	stp	x23, x24, [sp, #48]
  4128bc:	stp	x27, x28, [sp, #80]
  4128c0:	mov	w27, w26
  4128c4:	ldp	x22, x23, [x2, #88]
  4128c8:	tbz	w4, #0, 412998 <__fxstatat@plt+0xf4b8>
  4128cc:	cmp	x22, x21
  4128d0:	mov	w20, #0x0                   	// #0
  4128d4:	cset	w6, eq  // eq = none
  4128d8:	cmp	w23, w26
  4128dc:	csel	w5, w6, wzr, eq  // eq = none
  4128e0:	cbnz	w5, 4129b4 <__fxstatat@plt+0xf4d4>
  4128e4:	mov	w25, w0
  4128e8:	sub	x0, x21, #0x1
  4128ec:	cmp	x0, x22
  4128f0:	b.gt	4129d4 <__fxstatat@plt+0xf4f4>
  4128f4:	sub	x0, x22, #0x1
  4128f8:	and	w20, w4, #0x1
  4128fc:	cmp	x0, x21
  412900:	b.gt	4129b4 <__fxstatat@plt+0xf4d4>
  412904:	adrp	x7, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  412908:	mov	x19, x2
  41290c:	mov	x24, x1
  412910:	ldr	x28, [x7, #2856]
  412914:	cbz	x28, 4129f8 <__fxstatat@plt+0xf518>
  412918:	add	x2, x7, #0xb28
  41291c:	ldr	x1, [x2, #8]
  412920:	cbz	x1, 413058 <__fxstatat@plt+0xfb78>
  412924:	ldr	x0, [x19]
  412928:	str	x0, [x1]
  41292c:	mov	x0, x28
  412930:	str	w6, [sp, #96]
  412934:	str	w5, [sp, #104]
  412938:	bl	40c630 <__fxstatat@plt+0x9150>
  41293c:	ldr	w6, [sp, #96]
  412940:	mov	x28, x0
  412944:	ldr	w5, [sp, #104]
  412948:	adrp	x7, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  41294c:	cbz	x0, 413020 <__fxstatat@plt+0xfb40>
  412950:	add	x2, x7, #0xb28
  412954:	ldr	x0, [x2, #8]
  412958:	cmp	x0, x28
  41295c:	b.eq	413098 <__fxstatat@plt+0xfbb8>  // b.none
  412960:	ldrb	w0, [x28, #12]
  412964:	ldr	w1, [x28, #8]
  412968:	cbz	w0, 412a58 <__fxstatat@plt+0xf578>
  41296c:	sdiv	w27, w26, w1
  412970:	mov	w0, #0x9400                	// #37888
  412974:	movk	w0, #0x7735, lsl #16
  412978:	cmp	w1, w0
  41297c:	cset	w0, eq  // eq = none
  412980:	mvn	w0, w0
  412984:	msub	w27, w27, w1, w26
  412988:	sxtw	x0, w0
  41298c:	and	x21, x21, x0
  412990:	sub	w27, w26, w27
  412994:	nop
  412998:	cmp	x21, x22
  41299c:	b.gt	4129d4 <__fxstatat@plt+0xf4f4>
  4129a0:	mov	w20, #0x1                   	// #1
  4129a4:	b.ne	4129b4 <__fxstatat@plt+0xf4d4>  // b.any
  4129a8:	cmp	w27, w23
  4129ac:	b.gt	4129d4 <__fxstatat@plt+0xf4f4>
  4129b0:	cset	w20, lt  // lt = tstop
  4129b4:	mov	w0, w20
  4129b8:	ldp	x19, x20, [sp, #16]
  4129bc:	ldp	x21, x22, [sp, #32]
  4129c0:	ldp	x23, x24, [sp, #48]
  4129c4:	ldp	x25, x26, [sp, #64]
  4129c8:	ldp	x27, x28, [sp, #80]
  4129cc:	ldp	x29, x30, [sp], #288
  4129d0:	ret
  4129d4:	mov	w20, #0xffffffff            	// #-1
  4129d8:	mov	w0, w20
  4129dc:	ldp	x19, x20, [sp, #16]
  4129e0:	ldp	x21, x22, [sp, #32]
  4129e4:	ldp	x23, x24, [sp, #48]
  4129e8:	ldp	x25, x26, [sp, #64]
  4129ec:	ldp	x27, x28, [sp, #80]
  4129f0:	ldp	x29, x30, [sp], #288
  4129f4:	ret
  4129f8:	adrp	x4, 403000 <acl_get_fd@plt>
  4129fc:	adrp	x3, 411000 <__fxstatat@plt+0xdb20>
  412a00:	add	x4, x4, #0x1b0
  412a04:	add	x3, x3, #0xfb0
  412a08:	adrp	x2, 411000 <__fxstatat@plt+0xdb20>
  412a0c:	mov	x1, #0x0                   	// #0
  412a10:	add	x2, x2, #0xfa0
  412a14:	mov	x0, #0x10                  	// #16
  412a18:	str	w6, [sp, #96]
  412a1c:	str	w5, [sp, #104]
  412a20:	bl	40be58 <__fxstatat@plt+0x8978>
  412a24:	adrp	x7, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  412a28:	ldr	w6, [sp, #96]
  412a2c:	ldr	w5, [sp, #104]
  412a30:	mov	x28, x0
  412a34:	str	x0, [x7, #2856]
  412a38:	cbnz	x0, 412918 <__fxstatat@plt+0xf438>
  412a3c:	add	x1, sp, #0x70
  412a40:	mov	w0, #0x9400                	// #37888
  412a44:	mov	x28, x1
  412a48:	movk	w0, #0x7735, lsl #16
  412a4c:	mov	w1, w0
  412a50:	str	w0, [sp, #120]
  412a54:	strb	wzr, [sp, #124]
  412a58:	ldr	x8, [x19, #80]
  412a5c:	mov	w0, #0x6667                	// #26215
  412a60:	ldr	x11, [x19, #112]
  412a64:	movk	w0, #0x6666, lsl #16
  412a68:	smull	x4, w8, w0
  412a6c:	smull	x3, w11, w0
  412a70:	smull	x2, w23, w0
  412a74:	asr	x4, x4, #34
  412a78:	asr	x3, x3, #34
  412a7c:	sub	w4, w4, w8, asr #31
  412a80:	asr	x2, x2, #34
  412a84:	sub	w3, w3, w11, asr #31
  412a88:	sub	w2, w2, w23, asr #31
  412a8c:	add	w7, w4, w4, lsl #2
  412a90:	add	w10, w3, w3, lsl #2
  412a94:	add	w9, w2, w2, lsl #2
  412a98:	sub	w7, w8, w7, lsl #1
  412a9c:	sub	w10, w11, w10, lsl #1
  412aa0:	sub	w9, w23, w9, lsl #1
  412aa4:	orr	w7, w7, w10
  412aa8:	orr	w7, w7, w9
  412aac:	cbnz	w7, 413010 <__fxstatat@plt+0xfb30>
  412ab0:	cmp	w1, #0xa
  412ab4:	ldr	x7, [x19, #72]
  412ab8:	b.le	4130d4 <__fxstatat@plt+0xfbf4>
  412abc:	smull	x10, w4, w0
  412ac0:	smull	x11, w3, w0
  412ac4:	smull	x9, w2, w0
  412ac8:	asr	x10, x10, #34
  412acc:	sub	w10, w10, w4, asr #31
  412ad0:	asr	x11, x11, #34
  412ad4:	sub	w11, w11, w3, asr #31
  412ad8:	asr	x9, x9, #34
  412adc:	sub	w9, w9, w2, asr #31
  412ae0:	add	w12, w10, w10, lsl #2
  412ae4:	add	w13, w11, w11, lsl #2
  412ae8:	sub	w4, w4, w12, lsl #1
  412aec:	add	w12, w9, w9, lsl #2
  412af0:	sub	w3, w3, w13, lsl #1
  412af4:	orr	w3, w4, w3
  412af8:	sub	w2, w2, w12, lsl #1
  412afc:	orr	w2, w3, w2
  412b00:	cbnz	w2, 4130d4 <__fxstatat@plt+0xfbf4>
  412b04:	cmp	w1, #0x64
  412b08:	b.le	4130e8 <__fxstatat@plt+0xfc08>
  412b0c:	smull	x4, w11, w0
  412b10:	smull	x3, w10, w0
  412b14:	smull	x2, w9, w0
  412b18:	asr	x4, x4, #34
  412b1c:	sub	w4, w4, w11, asr #31
  412b20:	asr	x3, x3, #34
  412b24:	sub	w3, w3, w10, asr #31
  412b28:	asr	x2, x2, #34
  412b2c:	sub	w2, w2, w9, asr #31
  412b30:	add	w12, w4, w4, lsl #2
  412b34:	add	w13, w3, w3, lsl #2
  412b38:	sub	w11, w11, w12, lsl #1
  412b3c:	add	w12, w2, w2, lsl #2
  412b40:	sub	w10, w10, w13, lsl #1
  412b44:	orr	w10, w11, w10
  412b48:	sub	w9, w9, w12, lsl #1
  412b4c:	orr	w9, w10, w9
  412b50:	cbnz	w9, 4130e8 <__fxstatat@plt+0xfc08>
  412b54:	cmp	w1, #0x3e8
  412b58:	b.le	4130f0 <__fxstatat@plt+0xfc10>
  412b5c:	smull	x12, w4, w0
  412b60:	smull	x11, w3, w0
  412b64:	smull	x10, w2, w0
  412b68:	asr	x12, x12, #34
  412b6c:	sub	w12, w12, w4, asr #31
  412b70:	asr	x11, x11, #34
  412b74:	sub	w11, w11, w3, asr #31
  412b78:	asr	x10, x10, #34
  412b7c:	sub	w10, w10, w2, asr #31
  412b80:	add	w9, w12, w12, lsl #2
  412b84:	add	w13, w11, w11, lsl #2
  412b88:	sub	w4, w4, w9, lsl #1
  412b8c:	add	w9, w10, w10, lsl #2
  412b90:	sub	w3, w3, w13, lsl #1
  412b94:	orr	w3, w4, w3
  412b98:	sub	w2, w2, w9, lsl #1
  412b9c:	orr	w2, w3, w2
  412ba0:	cbnz	w2, 4130f0 <__fxstatat@plt+0xfc10>
  412ba4:	mov	w3, #0x2710                	// #10000
  412ba8:	cmp	w1, w3
  412bac:	b.le	4130bc <__fxstatat@plt+0xfbdc>
  412bb0:	smull	x9, w12, w0
  412bb4:	smull	x4, w11, w0
  412bb8:	smull	x0, w10, w0
  412bbc:	asr	x9, x9, #34
  412bc0:	sub	w9, w9, w12, asr #31
  412bc4:	asr	x4, x4, #34
  412bc8:	sub	w4, w4, w11, asr #31
  412bcc:	asr	x0, x0, #34
  412bd0:	sub	w0, w0, w10, asr #31
  412bd4:	add	w2, w9, w9, lsl #2
  412bd8:	add	w13, w4, w4, lsl #2
  412bdc:	sub	w2, w12, w2, lsl #1
  412be0:	add	w12, w0, w0, lsl #2
  412be4:	sub	w11, w11, w13, lsl #1
  412be8:	orr	w2, w2, w11
  412bec:	sub	w10, w10, w12, lsl #1
  412bf0:	orr	w2, w2, w10
  412bf4:	cbnz	w2, 4130bc <__fxstatat@plt+0xfbdc>
  412bf8:	mov	w2, #0x86a0                	// #34464
  412bfc:	movk	w2, #0x1, lsl #16
  412c00:	cmp	w1, w2
  412c04:	b.le	4130f8 <__fxstatat@plt+0xfc18>
  412c08:	mov	w2, #0x6667                	// #26215
  412c0c:	movk	w2, #0x6666, lsl #16
  412c10:	smull	x12, w9, w2
  412c14:	smull	x11, w4, w2
  412c18:	smull	x10, w0, w2
  412c1c:	asr	x12, x12, #34
  412c20:	sub	w12, w12, w9, asr #31
  412c24:	asr	x11, x11, #34
  412c28:	sub	w11, w11, w4, asr #31
  412c2c:	asr	x10, x10, #34
  412c30:	sub	w10, w10, w0, asr #31
  412c34:	add	w3, w12, w12, lsl #2
  412c38:	add	w13, w11, w11, lsl #2
  412c3c:	sub	w3, w9, w3, lsl #1
  412c40:	add	w9, w10, w10, lsl #2
  412c44:	sub	w4, w4, w13, lsl #1
  412c48:	orr	w3, w3, w4
  412c4c:	sub	w0, w0, w9, lsl #1
  412c50:	orr	w0, w3, w0
  412c54:	cbnz	w0, 4130f8 <__fxstatat@plt+0xfc18>
  412c58:	mov	w3, #0x4240                	// #16960
  412c5c:	movk	w3, #0xf, lsl #16
  412c60:	cmp	w1, w3
  412c64:	b.le	4130bc <__fxstatat@plt+0xfbdc>
  412c68:	smull	x9, w12, w2
  412c6c:	smull	x0, w11, w2
  412c70:	smull	x4, w10, w2
  412c74:	asr	x9, x9, #34
  412c78:	asr	x0, x0, #34
  412c7c:	sub	w9, w9, w12, asr #31
  412c80:	sub	w13, w0, w11, asr #31
  412c84:	asr	x4, x4, #34
  412c88:	sub	w4, w4, w10, asr #31
  412c8c:	add	w0, w9, w9, lsl #2
  412c90:	add	w14, w13, w13, lsl #2
  412c94:	sub	w0, w12, w0, lsl #1
  412c98:	add	w12, w4, w4, lsl #2
  412c9c:	sub	w11, w11, w14, lsl #1
  412ca0:	orr	w0, w0, w11
  412ca4:	sub	w10, w10, w12, lsl #1
  412ca8:	orr	w0, w0, w10
  412cac:	cbnz	w0, 4130bc <__fxstatat@plt+0xfbdc>
  412cb0:	mov	w3, #0x9680                	// #38528
  412cb4:	movk	w3, #0x98, lsl #16
  412cb8:	cmp	w1, w3
  412cbc:	b.le	4130bc <__fxstatat@plt+0xfbdc>
  412cc0:	smull	x12, w13, w2
  412cc4:	smull	x11, w9, w2
  412cc8:	smull	x10, w4, w2
  412ccc:	asr	x12, x12, #34
  412cd0:	sub	w12, w12, w13, asr #31
  412cd4:	asr	x11, x11, #34
  412cd8:	sub	w11, w11, w9, asr #31
  412cdc:	asr	x10, x10, #34
  412ce0:	sub	w10, w10, w4, asr #31
  412ce4:	add	w0, w12, w12, lsl #2
  412ce8:	add	w14, w11, w11, lsl #2
  412cec:	sub	w0, w13, w0, lsl #1
  412cf0:	add	w13, w10, w10, lsl #2
  412cf4:	sub	w9, w9, w14, lsl #1
  412cf8:	orr	w0, w0, w9
  412cfc:	sub	w4, w4, w13, lsl #1
  412d00:	orr	w0, w0, w4
  412d04:	cbnz	w0, 4130bc <__fxstatat@plt+0xfbdc>
  412d08:	mov	w9, #0xe100                	// #57600
  412d0c:	movk	w9, #0x5f5, lsl #16
  412d10:	cmp	w1, w9
  412d14:	b.le	413104 <__fxstatat@plt+0xfc24>
  412d18:	smull	x3, w12, w2
  412d1c:	smull	x4, w11, w2
  412d20:	smull	x0, w10, w2
  412d24:	asr	x2, x3, #34
  412d28:	sub	w2, w2, w12, asr #31
  412d2c:	asr	x4, x4, #34
  412d30:	sub	w4, w4, w11, asr #31
  412d34:	asr	x0, x0, #34
  412d38:	sub	w0, w0, w10, asr #31
  412d3c:	add	w3, w2, w2, lsl #2
  412d40:	add	w13, w4, w4, lsl #2
  412d44:	sub	w3, w12, w3, lsl #1
  412d48:	add	w12, w0, w0, lsl #2
  412d4c:	sub	w11, w11, w13, lsl #1
  412d50:	orr	w3, w3, w11
  412d54:	sub	w10, w10, w12, lsl #1
  412d58:	orr	w3, w3, w10
  412d5c:	cbnz	w3, 413104 <__fxstatat@plt+0xfc24>
  412d60:	mov	w3, #0xca00                	// #51712
  412d64:	movk	w3, #0x3b9a, lsl #16
  412d68:	cmp	w1, w3
  412d6c:	b.le	4130bc <__fxstatat@plt+0xfbdc>
  412d70:	orr	w2, w2, w4
  412d74:	orr	w0, w2, w0
  412d78:	cbnz	w0, 4130bc <__fxstatat@plt+0xfbdc>
  412d7c:	ldr	x1, [x19, #104]
  412d80:	orr	x0, x22, x7
  412d84:	orr	x0, x0, x1
  412d88:	tbz	w0, #0, 4130a0 <__fxstatat@plt+0xfbc0>
  412d8c:	mov	w1, #0xca00                	// #51712
  412d90:	mov	x0, x21
  412d94:	movk	w1, #0x3b9a, lsl #16
  412d98:	mov	w19, w1
  412d9c:	str	w1, [x28, #8]
  412da0:	cmp	x22, x21
  412da4:	b.gt	4129b4 <__fxstatat@plt+0xf4d4>
  412da8:	cmp	w6, #0x0
  412dac:	ccmp	w23, w26, #0x1, ne  // ne = any
  412db0:	b.ge	4129b4 <__fxstatat@plt+0xf4d4>  // b.tcont
  412db4:	cmp	x22, x0
  412db8:	b.lt	4129d4 <__fxstatat@plt+0xf4f4>  // b.tstop
  412dbc:	b.ne	412dd4 <__fxstatat@plt+0xf8f4>  // b.any
  412dc0:	sdiv	w0, w26, w19
  412dc4:	msub	w0, w0, w19, w26
  412dc8:	sub	w0, w26, w0
  412dcc:	cmp	w0, w23
  412dd0:	b.gt	4129d4 <__fxstatat@plt+0xf4f4>
  412dd4:	mov	w0, #0x8e39                	// #36409
  412dd8:	and	x4, x5, #0xff
  412ddc:	movk	w0, #0x38e3, lsl #16
  412de0:	orr	x4, x4, x22
  412de4:	sxtw	x8, w8
  412de8:	str	x4, [sp, #144]
  412dec:	umull	x5, w19, w0
  412df0:	add	x2, sp, #0x80
  412df4:	mov	x1, x24
  412df8:	mov	w0, w25
  412dfc:	mov	w3, #0x100                 	// #256
  412e00:	stp	x7, x8, [sp, #128]
  412e04:	lsr	x5, x5, #33
  412e08:	add	w5, w5, w23
  412e0c:	sxtw	x4, w5
  412e10:	str	x4, [sp, #152]
  412e14:	bl	403250 <utimensat@plt>
  412e18:	cbnz	w0, 4130cc <__fxstatat@plt+0xfbec>
  412e1c:	add	x3, sp, #0xa0
  412e20:	mov	x2, x24
  412e24:	mov	w1, w25
  412e28:	mov	w4, #0x100                 	// #256
  412e2c:	bl	4034e0 <__fxstatat@plt>
  412e30:	sxtw	x2, w0
  412e34:	ldp	x1, x3, [sp, #248]
  412e38:	sxtw	x4, w23
  412e3c:	mov	x27, x2
  412e40:	eor	x0, x1, x22
  412e44:	eor	x5, x4, x3
  412e48:	orr	x0, x0, x5
  412e4c:	orr	x0, x0, x2
  412e50:	cbnz	x0, 41310c <__fxstatat@plt+0xfc2c>
  412e54:	and	w0, w1, #0x1
  412e58:	mov	w4, #0xca00                	// #51712
  412e5c:	movk	w4, #0x3b9a, lsl #16
  412e60:	mov	w2, #0xcccd                	// #52429
  412e64:	mov	w1, #0x9998                	// #39320
  412e68:	movk	w2, #0xcccc, lsl #16
  412e6c:	madd	w0, w0, w4, w3
  412e70:	movk	w1, #0x1999, lsl #16
  412e74:	madd	w3, w0, w2, w1
  412e78:	ror	w3, w3, #1
  412e7c:	cmp	w3, w1
  412e80:	b.hi	413130 <__fxstatat@plt+0xfc50>  // b.pmore
  412e84:	cmp	w19, #0xa
  412e88:	b.eq	412fe4 <__fxstatat@plt+0xfb04>  // b.none
  412e8c:	mov	w3, #0x6667                	// #26215
  412e90:	movk	w3, #0x6666, lsl #16
  412e94:	smull	x4, w0, w3
  412e98:	asr	x4, x4, #34
  412e9c:	sub	w0, w4, w0, asr #31
  412ea0:	madd	w4, w0, w2, w1
  412ea4:	ror	w4, w4, #1
  412ea8:	cmp	w4, w1
  412eac:	b.hi	413164 <__fxstatat@plt+0xfc84>  // b.pmore
  412eb0:	cmp	w19, #0x64
  412eb4:	b.eq	412fe4 <__fxstatat@plt+0xfb04>  // b.none
  412eb8:	smull	x4, w0, w3
  412ebc:	asr	x4, x4, #34
  412ec0:	sub	w0, w4, w0, asr #31
  412ec4:	madd	w4, w0, w2, w1
  412ec8:	ror	w4, w4, #1
  412ecc:	cmp	w4, w1
  412ed0:	b.hi	41315c <__fxstatat@plt+0xfc7c>  // b.pmore
  412ed4:	cmp	w19, #0x3e8
  412ed8:	b.eq	412fe4 <__fxstatat@plt+0xfb04>  // b.none
  412edc:	smull	x4, w0, w3
  412ee0:	asr	x4, x4, #34
  412ee4:	sub	w0, w4, w0, asr #31
  412ee8:	madd	w4, w0, w2, w1
  412eec:	ror	w4, w4, #1
  412ef0:	cmp	w4, w1
  412ef4:	b.hi	413154 <__fxstatat@plt+0xfc74>  // b.pmore
  412ef8:	mov	w4, #0x2710                	// #10000
  412efc:	cmp	w19, w4
  412f00:	b.eq	412fe4 <__fxstatat@plt+0xfb04>  // b.none
  412f04:	smull	x3, w0, w3
  412f08:	asr	x3, x3, #34
  412f0c:	sub	w0, w3, w0, asr #31
  412f10:	madd	w2, w0, w2, w1
  412f14:	ror	w2, w2, #1
  412f18:	cmp	w2, w1
  412f1c:	b.hi	41314c <__fxstatat@plt+0xfc6c>  // b.pmore
  412f20:	mov	w1, #0x86a0                	// #34464
  412f24:	movk	w1, #0x1, lsl #16
  412f28:	cmp	w19, w1
  412f2c:	b.eq	412fe4 <__fxstatat@plt+0xfb04>  // b.none
  412f30:	mov	w2, #0x6667                	// #26215
  412f34:	mov	w1, #0xcccd                	// #52429
  412f38:	movk	w2, #0x6666, lsl #16
  412f3c:	mov	w3, #0x9998                	// #39320
  412f40:	movk	w3, #0x1999, lsl #16
  412f44:	movk	w1, #0xcccc, lsl #16
  412f48:	smull	x2, w0, w2
  412f4c:	asr	x2, x2, #34
  412f50:	sub	w0, w2, w0, asr #31
  412f54:	madd	w1, w0, w1, w3
  412f58:	ror	w1, w1, #1
  412f5c:	cmp	w1, w3
  412f60:	b.hi	413140 <__fxstatat@plt+0xfc60>  // b.pmore
  412f64:	mov	w3, #0x4240                	// #16960
  412f68:	movk	w3, #0xf, lsl #16
  412f6c:	cmp	w19, w3
  412f70:	b.eq	412fe4 <__fxstatat@plt+0xfb04>  // b.none
  412f74:	mov	w1, #0xa                   	// #10
  412f78:	sdiv	w0, w0, w1
  412f7c:	sdiv	w2, w0, w1
  412f80:	msub	w0, w2, w1, w0
  412f84:	cbnz	w0, 413138 <__fxstatat@plt+0xfc58>
  412f88:	mov	w3, #0x9680                	// #38528
  412f8c:	movk	w3, #0x98, lsl #16
  412f90:	cmp	w19, w3
  412f94:	b.eq	412fe4 <__fxstatat@plt+0xfb04>  // b.none
  412f98:	sdiv	w0, w2, w1
  412f9c:	msub	w2, w0, w1, w2
  412fa0:	cbnz	w2, 413138 <__fxstatat@plt+0xfc58>
  412fa4:	mov	w3, #0xe100                	// #57600
  412fa8:	movk	w3, #0x5f5, lsl #16
  412fac:	cmp	w19, w3
  412fb0:	b.eq	412fe4 <__fxstatat@plt+0xfb04>  // b.none
  412fb4:	sdiv	w2, w0, w1
  412fb8:	msub	w1, w2, w1, w0
  412fbc:	cbnz	w1, 413138 <__fxstatat@plt+0xfc58>
  412fc0:	mov	w1, #0xca00                	// #51712
  412fc4:	movk	w1, #0x3b9a, lsl #16
  412fc8:	cmp	w19, w1
  412fcc:	b.eq	412fe4 <__fxstatat@plt+0xfb04>  // b.none
  412fd0:	add	w0, w0, #0x9
  412fd4:	mov	w19, #0x9400                	// #37888
  412fd8:	cmp	w0, #0x13
  412fdc:	movk	w19, #0x7735, lsl #16
  412fe0:	csel	w19, w19, w1, cc  // cc = lo, ul, last
  412fe4:	sdiv	w27, w26, w19
  412fe8:	mov	w0, #0x9400                	// #37888
  412fec:	movk	w0, #0x7735, lsl #16
  412ff0:	cmp	w19, w0
  412ff4:	cset	w0, eq  // eq = none
  412ff8:	mov	w20, w19
  412ffc:	mvn	w0, w0
  413000:	msub	w19, w27, w19, w26
  413004:	sxtw	x0, w0
  413008:	and	x21, x21, x0
  41300c:	sub	w27, w26, w19
  413010:	mov	w0, #0x1                   	// #1
  413014:	str	w20, [x28, #8]
  413018:	strb	w0, [x28, #12]
  41301c:	b	412998 <__fxstatat@plt+0xf4b8>
  413020:	ldr	x28, [x7, #2856]
  413024:	cbz	x28, 412a3c <__fxstatat@plt+0xf55c>
  413028:	ldr	x2, [x19]
  41302c:	add	x1, sp, #0x70
  413030:	mov	x0, x28
  413034:	str	x1, [sp, #96]
  413038:	stp	w6, w5, [sp, #104]
  41303c:	str	x2, [sp, #112]
  413040:	bl	40bb78 <__fxstatat@plt+0x8698>
  413044:	ldp	w6, w5, [sp, #104]
  413048:	mov	x28, x0
  41304c:	ldr	x1, [sp, #96]
  413050:	cbnz	x0, 412960 <__fxstatat@plt+0xf480>
  413054:	b	412a40 <__fxstatat@plt+0xf560>
  413058:	mov	x0, #0x10                  	// #16
  41305c:	str	w6, [sp, #96]
  413060:	str	w5, [sp, #104]
  413064:	bl	402e80 <malloc@plt>
  413068:	mov	x1, x0
  41306c:	adrp	x0, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  413070:	add	x2, x0, #0xb28
  413074:	ldr	w6, [sp, #96]
  413078:	ldr	w5, [sp, #104]
  41307c:	str	x1, [x2, #8]
  413080:	cbz	x1, 413028 <__fxstatat@plt+0xfb48>
  413084:	mov	w0, #0x9400                	// #37888
  413088:	strb	wzr, [x1, #12]
  41308c:	movk	w0, #0x7735, lsl #16
  413090:	str	w0, [x1, #8]
  413094:	b	412924 <__fxstatat@plt+0xf444>
  413098:	str	xzr, [x2, #8]
  41309c:	b	412960 <__fxstatat@plt+0xf480>
  4130a0:	mov	w1, #0x9400                	// #37888
  4130a4:	and	x0, x21, #0xfffffffffffffffe
  4130a8:	movk	w1, #0x7735, lsl #16
  4130ac:	mov	w5, #0x1                   	// #1
  4130b0:	mov	w19, w1
  4130b4:	str	w1, [x28, #8]
  4130b8:	b	412da0 <__fxstatat@plt+0xf8c0>
  4130bc:	mov	w19, w3
  4130c0:	mov	x0, x21
  4130c4:	str	w19, [x28, #8]
  4130c8:	b	412da0 <__fxstatat@plt+0xf8c0>
  4130cc:	mov	w20, #0xfffffffe            	// #-2
  4130d0:	b	4129b4 <__fxstatat@plt+0xf4d4>
  4130d4:	mov	w1, #0xa                   	// #10
  4130d8:	mov	x0, x21
  4130dc:	mov	w19, w1
  4130e0:	str	w1, [x28, #8]
  4130e4:	b	412da0 <__fxstatat@plt+0xf8c0>
  4130e8:	mov	w19, #0x64                  	// #100
  4130ec:	b	4130c0 <__fxstatat@plt+0xfbe0>
  4130f0:	mov	w19, #0x3e8                 	// #1000
  4130f4:	b	4130c0 <__fxstatat@plt+0xfbe0>
  4130f8:	mov	w19, #0x86a0                	// #34464
  4130fc:	movk	w19, #0x1, lsl #16
  413100:	b	4130c0 <__fxstatat@plt+0xfbe0>
  413104:	mov	w19, w9
  413108:	b	4130c0 <__fxstatat@plt+0xfbe0>
  41310c:	add	x2, sp, #0x80
  413110:	mov	x1, x24
  413114:	mov	w0, w25
  413118:	mov	w3, #0x100                 	// #256
  41311c:	stp	x22, x4, [sp, #144]
  413120:	bl	403250 <utimensat@plt>
  413124:	cbnz	w27, 4130cc <__fxstatat@plt+0xfbec>
  413128:	ldp	x1, x3, [sp, #248]
  41312c:	b	412e54 <__fxstatat@plt+0xf974>
  413130:	mov	w19, w20
  413134:	b	412fe4 <__fxstatat@plt+0xfb04>
  413138:	mov	w19, w3
  41313c:	b	412fe4 <__fxstatat@plt+0xfb04>
  413140:	mov	w19, #0x86a0                	// #34464
  413144:	movk	w19, #0x1, lsl #16
  413148:	b	412fe4 <__fxstatat@plt+0xfb04>
  41314c:	mov	w19, w4
  413150:	b	412fe4 <__fxstatat@plt+0xfb04>
  413154:	mov	w19, #0x3e8                 	// #1000
  413158:	b	412fe4 <__fxstatat@plt+0xfb04>
  41315c:	mov	w19, #0x64                  	// #100
  413160:	b	412fe4 <__fxstatat@plt+0xfb04>
  413164:	mov	w19, #0xa                   	// #10
  413168:	b	412fe4 <__fxstatat@plt+0xfb04>
  41316c:	nop
  413170:	mov	w3, #0x100                 	// #256
  413174:	b	403250 <utimensat@plt>
  413178:	stp	x29, x30, [sp, #-304]!
  41317c:	mov	x29, sp
  413180:	stp	x19, x20, [sp, #16]
  413184:	mov	x19, x2
  413188:	stp	x21, x22, [sp, #32]
  41318c:	mov	w22, w0
  413190:	stp	x23, x24, [sp, #48]
  413194:	mov	x23, x1
  413198:	cbz	x2, 4133e4 <__fxstatat@plt+0xff04>
  41319c:	ldp	x0, x1, [x2]
  4131a0:	stp	x0, x1, [sp, #80]
  4131a4:	mov	x2, #0xffffffffffff0002    	// #-65534
  4131a8:	ldr	x0, [sp, #88]
  4131ac:	movk	x2, #0xc000, lsl #16
  4131b0:	ldp	x6, x7, [x19, #16]
  4131b4:	add	x4, x0, x2
  4131b8:	stp	x6, x7, [sp, #96]
  4131bc:	cmp	x4, #0x1
  4131c0:	mov	x1, #0xc9ff                	// #51711
  4131c4:	movk	x1, #0x3b9a, lsl #16
  4131c8:	ccmp	x0, x1, #0x0, hi  // hi = pmore
  4131cc:	b.hi	413630 <__fxstatat@plt+0x10150>  // b.pmore
  4131d0:	ldr	x3, [sp, #104]
  4131d4:	add	x2, x3, x2
  4131d8:	cmp	x2, #0x1
  4131dc:	cset	w20, hi  // hi = pmore
  4131e0:	cmp	x3, x1
  4131e4:	cset	w1, hi  // hi = pmore
  4131e8:	ands	w20, w20, w1
  4131ec:	b.ne	413630 <__fxstatat@plt+0x10150>  // b.any
  4131f0:	cmp	x4, #0x1
  4131f4:	mov	w1, #0x0                   	// #0
  4131f8:	mov	w4, #0x0                   	// #0
  4131fc:	b.ls	4132ec <__fxstatat@plt+0xfe0c>  // b.plast
  413200:	cmp	x2, #0x1
  413204:	b.ls	4132d0 <__fxstatat@plt+0xfdf0>  // b.plast
  413208:	add	w20, w20, w1
  41320c:	add	x19, sp, #0x50
  413210:	cmp	w22, #0x0
  413214:	ccmp	x23, #0x0, #0x0, lt  // lt = tstop
  413218:	b.eq	413644 <__fxstatat@plt+0x10164>  // b.none
  41321c:	adrp	x24, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  413220:	str	x25, [sp, #64]
  413224:	add	x25, x24, #0xb38
  413228:	ldr	w0, [x24, #2872]
  41322c:	tbnz	w0, #31, 413310 <__fxstatat@plt+0xfe30>
  413230:	cmp	w20, #0x2
  413234:	b.eq	413470 <__fxstatat@plt+0xff90>  // b.none
  413238:	tbnz	w22, #31, 4134c0 <__fxstatat@plt+0xffe0>
  41323c:	mov	x1, x19
  413240:	mov	w0, w22
  413244:	bl	402ee0 <futimens@plt>
  413248:	mov	w21, w0
  41324c:	cmp	w0, #0x0
  413250:	b.le	4134e0 <__fxstatat@plt+0x10000>
  413254:	bl	4033f0 <__errno_location@plt>
  413258:	mov	w1, #0x26                  	// #38
  41325c:	str	w1, [x0]
  413260:	mov	w0, #0xffffffff            	// #-1
  413264:	str	w0, [x24, #2872]
  413268:	str	w0, [x25, #4]
  41326c:	cbz	w20, 41334c <__fxstatat@plt+0xfe6c>
  413270:	cmp	w20, #0x3
  413274:	b.ne	413320 <__fxstatat@plt+0xfe40>  // b.any
  413278:	cbz	x19, 413438 <__fxstatat@plt+0xff58>
  41327c:	ldr	x0, [x19, #8]
  413280:	mov	x1, #0x3ffffffe            	// #1073741822
  413284:	ldr	x3, [x19, #24]
  413288:	cmp	x0, x1
  41328c:	b.eq	413524 <__fxstatat@plt+0x10044>  // b.none
  413290:	mov	x1, #0x3fffffff            	// #1073741823
  413294:	cmp	x0, x1
  413298:	b.ne	4132b0 <__fxstatat@plt+0xfdd0>  // b.any
  41329c:	cmp	x3, x0
  4132a0:	b.eq	413438 <__fxstatat@plt+0xff58>  // b.none
  4132a4:	mov	x0, x19
  4132a8:	bl	415ed0 <__fxstatat@plt+0x129f0>
  4132ac:	ldr	x3, [x19, #24]
  4132b0:	mov	x0, #0x3ffffffe            	// #1073741822
  4132b4:	cmp	x3, x0
  4132b8:	b.ne	413538 <__fxstatat@plt+0x10058>  // b.any
  4132bc:	add	x0, sp, #0x200
  4132c0:	ldp	x1, x3, [sp, #264]
  4132c4:	ldur	q0, [x0, #-248]
  4132c8:	str	q0, [x19, #16]
  4132cc:	b	413354 <__fxstatat@plt+0xfe74>
  4132d0:	eor	w4, w4, #0x1
  4132d4:	mov	x0, #0x3ffffffe            	// #1073741822
  4132d8:	cmp	x3, x0
  4132dc:	mov	w1, #0x1                   	// #1
  4132e0:	csel	w20, w4, w20, eq  // eq = none
  4132e4:	str	xzr, [sp, #96]
  4132e8:	b	413208 <__fxstatat@plt+0xfd28>
  4132ec:	mov	x1, #0x3ffffffe            	// #1073741822
  4132f0:	cmp	x0, x1
  4132f4:	str	xzr, [sp, #80]
  4132f8:	cset	w20, eq  // eq = none
  4132fc:	mov	w4, w20
  413300:	cmp	x2, #0x1
  413304:	mov	w1, #0x1                   	// #1
  413308:	b.hi	413208 <__fxstatat@plt+0xfd28>  // b.pmore
  41330c:	b	4132d0 <__fxstatat@plt+0xfdf0>
  413310:	mov	w0, #0xffffffff            	// #-1
  413314:	str	w0, [x24, #2872]
  413318:	str	w0, [x25, #4]
  41331c:	cbz	w20, 41334c <__fxstatat@plt+0xfe6c>
  413320:	add	x2, sp, #0xb0
  413324:	tbnz	w22, #31, 413508 <__fxstatat@plt+0x10028>
  413328:	mov	w1, w22
  41332c:	mov	w0, #0x0                   	// #0
  413330:	bl	403340 <__fxstat@plt>
  413334:	cmp	w0, #0x0
  413338:	cset	w0, ne  // ne = any
  41333c:	cbz	w0, 413278 <__fxstatat@plt+0xfd98>
  413340:	mov	w21, #0xffffffff            	// #-1
  413344:	ldr	x25, [sp, #64]
  413348:	b	4133cc <__fxstatat@plt+0xfeec>
  41334c:	cbz	x19, 413438 <__fxstatat@plt+0xff58>
  413350:	ldp	x1, x3, [x19, #16]
  413354:	mov	x2, #0xf7cf                	// #63439
  413358:	movk	x2, #0xe353, lsl #16
  41335c:	add	x20, sp, #0x70
  413360:	ldr	x4, [x19, #8]
  413364:	movk	x2, #0x9ba5, lsl #32
  413368:	movk	x2, #0x20c4, lsl #48
  41336c:	smulh	x0, x3, x2
  413370:	smulh	x2, x4, x2
  413374:	asr	x0, x0, #7
  413378:	asr	x2, x2, #7
  41337c:	sub	x3, x0, x3, asr #63
  413380:	sub	x2, x2, x4, asr #63
  413384:	stp	x2, x1, [sp, #120]
  413388:	mov	x2, x20
  41338c:	ldr	x1, [x19]
  413390:	str	x1, [sp, #112]
  413394:	str	x3, [sp, #136]
  413398:	tbnz	w22, #31, 413444 <__fxstatat@plt+0xff64>
  41339c:	mov	w0, w22
  4133a0:	mov	x1, #0x0                   	// #0
  4133a4:	bl	402e90 <futimesat@plt>
  4133a8:	mov	w21, w0
  4133ac:	cbz	w0, 4133ec <__fxstatat@plt+0xff0c>
  4133b0:	mov	w21, #0xffffffff            	// #-1
  4133b4:	cbz	x23, 41341c <__fxstatat@plt+0xff3c>
  4133b8:	mov	x1, x20
  4133bc:	mov	x0, x23
  4133c0:	bl	403330 <utimes@plt>
  4133c4:	mov	w21, w0
  4133c8:	ldr	x25, [sp, #64]
  4133cc:	mov	w0, w21
  4133d0:	ldp	x19, x20, [sp, #16]
  4133d4:	ldp	x21, x22, [sp, #32]
  4133d8:	ldp	x23, x24, [sp, #48]
  4133dc:	ldp	x29, x30, [sp], #304
  4133e0:	ret
  4133e4:	mov	w20, #0x0                   	// #0
  4133e8:	b	413210 <__fxstatat@plt+0xfd30>
  4133ec:	cbz	x20, 41341c <__fxstatat@plt+0xff3c>
  4133f0:	ldr	x3, [x20, #8]
  4133f4:	mov	x1, #0xa11f                	// #41247
  4133f8:	ldr	x2, [x20, #24]
  4133fc:	movk	x1, #0x7, lsl #16
  413400:	cmp	x3, x1
  413404:	cset	w23, gt
  413408:	cmp	x2, x1
  41340c:	cset	w19, gt
  413410:	cmp	w23, #0x0
  413414:	ccmp	w19, #0x0, #0x0, eq  // eq = none
  413418:	b.ne	413578 <__fxstatat@plt+0x10098>  // b.any
  41341c:	mov	w0, w21
  413420:	ldp	x19, x20, [sp, #16]
  413424:	ldp	x21, x22, [sp, #32]
  413428:	ldp	x23, x24, [sp, #48]
  41342c:	ldr	x25, [sp, #64]
  413430:	ldp	x29, x30, [sp], #304
  413434:	ret
  413438:	mov	x20, #0x0                   	// #0
  41343c:	mov	x2, x20
  413440:	tbz	w22, #31, 41339c <__fxstatat@plt+0xfebc>
  413444:	mov	x1, x23
  413448:	mov	w0, #0xffffff9c            	// #-100
  41344c:	bl	402e90 <futimesat@plt>
  413450:	mov	w21, w0
  413454:	mov	w0, w21
  413458:	ldp	x19, x20, [sp, #16]
  41345c:	ldp	x21, x22, [sp, #32]
  413460:	ldp	x23, x24, [sp, #48]
  413464:	ldr	x25, [sp, #64]
  413468:	ldp	x29, x30, [sp], #304
  41346c:	ret
  413470:	add	x2, sp, #0xb0
  413474:	tbnz	w22, #31, 41354c <__fxstatat@plt+0x1006c>
  413478:	mov	w1, w22
  41347c:	mov	w0, #0x0                   	// #0
  413480:	bl	403340 <__fxstat@plt>
  413484:	cmp	w0, #0x0
  413488:	cset	w0, ne  // ne = any
  41348c:	cbnz	w0, 413340 <__fxstatat@plt+0xfe60>
  413490:	ldr	x1, [x19, #8]
  413494:	mov	x0, #0x3ffffffe            	// #1073741822
  413498:	cmp	x1, x0
  41349c:	b.eq	413564 <__fxstatat@plt+0x10084>  // b.none
  4134a0:	ldr	x1, [x19, #24]
  4134a4:	mov	w20, #0x3                   	// #3
  4134a8:	cmp	x1, x0
  4134ac:	b.ne	413238 <__fxstatat@plt+0xfd58>  // b.any
  4134b0:	add	x0, sp, #0x200
  4134b4:	ldur	q0, [x0, #-248]
  4134b8:	str	q0, [x19, #16]
  4134bc:	tbz	w22, #31, 41323c <__fxstatat@plt+0xfd5c>
  4134c0:	mov	x2, x19
  4134c4:	mov	x1, x23
  4134c8:	mov	w3, #0x0                   	// #0
  4134cc:	mov	w0, #0xffffff9c            	// #-100
  4134d0:	bl	403250 <utimensat@plt>
  4134d4:	mov	w21, w0
  4134d8:	cmp	w0, #0x0
  4134dc:	b.gt	413254 <__fxstatat@plt+0xfd74>
  4134e0:	b.ne	4135f8 <__fxstatat@plt+0x10118>  // b.any
  4134e4:	mov	w0, #0x1                   	// #1
  4134e8:	str	w0, [x24, #2872]
  4134ec:	mov	w0, w21
  4134f0:	ldp	x19, x20, [sp, #16]
  4134f4:	ldp	x21, x22, [sp, #32]
  4134f8:	ldp	x23, x24, [sp, #48]
  4134fc:	ldr	x25, [sp, #64]
  413500:	ldp	x29, x30, [sp], #304
  413504:	ret
  413508:	mov	x1, x23
  41350c:	mov	w0, #0x0                   	// #0
  413510:	bl	403420 <__xstat@plt>
  413514:	cmp	w0, #0x0
  413518:	cset	w0, ne  // ne = any
  41351c:	cbz	w0, 413278 <__fxstatat@plt+0xfd98>
  413520:	b	413340 <__fxstatat@plt+0xfe60>
  413524:	cmp	x3, x0
  413528:	mov	w21, #0x0                   	// #0
  41352c:	b.eq	41341c <__fxstatat@plt+0xff3c>  // b.none
  413530:	ldur	q0, [sp, #248]
  413534:	str	q0, [x19]
  413538:	mov	x0, #0x3fffffff            	// #1073741823
  41353c:	cmp	x3, x0
  413540:	b.eq	41360c <__fxstatat@plt+0x1012c>  // b.none
  413544:	ldr	x1, [x19, #16]
  413548:	b	413354 <__fxstatat@plt+0xfe74>
  41354c:	mov	x1, x23
  413550:	mov	w0, #0x0                   	// #0
  413554:	bl	403420 <__xstat@plt>
  413558:	cmp	w0, #0x0
  41355c:	cset	w0, ne  // ne = any
  413560:	b	41348c <__fxstatat@plt+0xffac>
  413564:	ldur	q0, [sp, #248]
  413568:	mov	w20, #0x3                   	// #3
  41356c:	str	q0, [x19]
  413570:	tbz	w22, #31, 41323c <__fxstatat@plt+0xfd5c>
  413574:	b	4134c0 <__fxstatat@plt+0xffe0>
  413578:	add	x2, sp, #0xb0
  41357c:	mov	w1, w22
  413580:	bl	403340 <__fxstat@plt>
  413584:	cbnz	w0, 41341c <__fxstatat@plt+0xff3c>
  413588:	ldr	x2, [x20, #16]
  41358c:	ldr	x1, [sp, #264]
  413590:	ldp	x4, x5, [x20]
  413594:	sub	x1, x1, x2
  413598:	ldr	x2, [x20]
  41359c:	stp	x4, x5, [sp, #144]
  4135a0:	cmp	x1, #0x1
  4135a4:	ldr	x0, [sp, #248]
  4135a8:	csel	w19, w19, wzr, eq  // eq = none
  4135ac:	ldp	x4, x5, [x20, #16]
  4135b0:	stp	x4, x5, [sp, #160]
  4135b4:	cmp	w23, #0x0
  4135b8:	sub	x0, x0, x2
  4135bc:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  4135c0:	b.ne	41361c <__fxstatat@plt+0x1013c>  // b.any
  4135c4:	ldr	x0, [sp, #256]
  4135c8:	cbnz	x0, 41361c <__fxstatat@plt+0x1013c>
  4135cc:	str	xzr, [sp, #152]
  4135d0:	cbz	w19, 4135dc <__fxstatat@plt+0x100fc>
  4135d4:	ldr	x0, [sp, #272]
  4135d8:	cbz	x0, 413628 <__fxstatat@plt+0x10148>
  4135dc:	mov	w0, w22
  4135e0:	add	x2, sp, #0x90
  4135e4:	mov	x1, #0x0                   	// #0
  4135e8:	bl	402e90 <futimesat@plt>
  4135ec:	mov	w21, #0x0                   	// #0
  4135f0:	ldr	x25, [sp, #64]
  4135f4:	b	4133cc <__fxstatat@plt+0xfeec>
  4135f8:	bl	4033f0 <__errno_location@plt>
  4135fc:	ldr	w0, [x0]
  413600:	cmp	w0, #0x26
  413604:	b.ne	4134e4 <__fxstatat@plt+0x10004>  // b.any
  413608:	b	413260 <__fxstatat@plt+0xfd80>
  41360c:	add	x0, x19, #0x10
  413610:	bl	415ed0 <__fxstatat@plt+0x129f0>
  413614:	ldp	x1, x3, [x19, #16]
  413618:	b	413354 <__fxstatat@plt+0xfe74>
  41361c:	cbz	w19, 4135ec <__fxstatat@plt+0x1010c>
  413620:	ldr	x0, [sp, #272]
  413624:	cbnz	x0, 4135ec <__fxstatat@plt+0x1010c>
  413628:	str	xzr, [sp, #168]
  41362c:	b	4135dc <__fxstatat@plt+0x100fc>
  413630:	bl	4033f0 <__errno_location@plt>
  413634:	mov	w21, #0xffffffff            	// #-1
  413638:	mov	w1, #0x16                  	// #22
  41363c:	str	w1, [x0]
  413640:	b	4133cc <__fxstatat@plt+0xfeec>
  413644:	bl	4033f0 <__errno_location@plt>
  413648:	mov	w21, #0xffffffff            	// #-1
  41364c:	mov	w1, #0x9                   	// #9
  413650:	str	w1, [x0]
  413654:	b	4133cc <__fxstatat@plt+0xfeec>
  413658:	stp	x29, x30, [sp, #-256]!
  41365c:	mov	x29, sp
  413660:	stp	x19, x20, [sp, #16]
  413664:	mov	x19, x1
  413668:	stp	x21, x22, [sp, #32]
  41366c:	stp	x23, x24, [sp, #48]
  413670:	mov	x23, x0
  413674:	cbz	x1, 41385c <__fxstatat@plt+0x1037c>
  413678:	ldp	x0, x1, [x1]
  41367c:	stp	x0, x1, [sp, #64]
  413680:	mov	x2, #0xffffffffffff0002    	// #-65534
  413684:	ldr	x1, [sp, #72]
  413688:	movk	x2, #0xc000, lsl #16
  41368c:	ldp	x6, x7, [x19, #16]
  413690:	add	x4, x1, x2
  413694:	stp	x6, x7, [sp, #80]
  413698:	cmp	x4, #0x1
  41369c:	mov	x3, #0xc9ff                	// #51711
  4136a0:	movk	x3, #0x3b9a, lsl #16
  4136a4:	ccmp	x1, x3, #0x0, hi  // hi = pmore
  4136a8:	b.hi	4139bc <__fxstatat@plt+0x104dc>  // b.pmore
  4136ac:	ldr	x0, [sp, #88]
  4136b0:	add	x2, x0, x2
  4136b4:	cmp	x2, #0x1
  4136b8:	cset	w20, hi  // hi = pmore
  4136bc:	cmp	x0, x3
  4136c0:	cset	w3, hi  // hi = pmore
  4136c4:	ands	w20, w20, w3
  4136c8:	b.ne	4139bc <__fxstatat@plt+0x104dc>  // b.any
  4136cc:	cmp	x4, #0x1
  4136d0:	mov	w3, #0x0                   	// #0
  4136d4:	mov	w4, #0x0                   	// #0
  4136d8:	b.ls	413838 <__fxstatat@plt+0x10358>  // b.plast
  4136dc:	cmp	x2, #0x1
  4136e0:	b.ls	41381c <__fxstatat@plt+0x1033c>  // b.plast
  4136e4:	add	w20, w20, w3
  4136e8:	cbz	x23, 4139d0 <__fxstatat@plt+0x104f0>
  4136ec:	adrp	x22, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  4136f0:	add	x24, x22, #0xb38
  4136f4:	ldr	w2, [x22, #2872]
  4136f8:	tbnz	w2, #31, 4137b4 <__fxstatat@plt+0x102d4>
  4136fc:	cmp	w20, #0x2
  413700:	b.ne	41392c <__fxstatat@plt+0x1044c>  // b.any
  413704:	add	x2, sp, #0x80
  413708:	mov	x1, x23
  41370c:	mov	w0, #0x0                   	// #0
  413710:	bl	403420 <__xstat@plt>
  413714:	cbnz	w0, 413988 <__fxstatat@plt+0x104a8>
  413718:	ldr	x1, [sp, #72]
  41371c:	mov	x0, #0x3ffffffe            	// #1073741822
  413720:	cmp	x1, x0
  413724:	b.eq	413934 <__fxstatat@plt+0x10454>  // b.none
  413728:	ldr	x1, [sp, #88]
  41372c:	add	x19, sp, #0x40
  413730:	mov	w20, #0x3                   	// #3
  413734:	cmp	x1, x0
  413738:	b.eq	413948 <__fxstatat@plt+0x10468>  // b.none
  41373c:	nop
  413740:	mov	x2, x19
  413744:	mov	x1, x23
  413748:	mov	w3, #0x0                   	// #0
  41374c:	mov	w0, #0xffffff9c            	// #-100
  413750:	bl	403250 <utimensat@plt>
  413754:	mov	w21, w0
  413758:	cmp	w0, #0x0
  41375c:	b.le	413884 <__fxstatat@plt+0x103a4>
  413760:	bl	4033f0 <__errno_location@plt>
  413764:	mov	w1, #0x26                  	// #38
  413768:	str	w1, [x0]
  41376c:	mov	w0, #0xffffffff            	// #-1
  413770:	str	w0, [x22, #2872]
  413774:	str	w0, [x24, #4]
  413778:	cbz	w20, 4138a8 <__fxstatat@plt+0x103c8>
  41377c:	cmp	w20, #0x3
  413780:	b.ne	413970 <__fxstatat@plt+0x10490>  // b.any
  413784:	cbnz	x19, 4137dc <__fxstatat@plt+0x102fc>
  413788:	mov	x2, #0x0                   	// #0
  41378c:	mov	x1, x23
  413790:	mov	w0, #0xffffff9c            	// #-100
  413794:	bl	402e90 <futimesat@plt>
  413798:	mov	w21, w0
  41379c:	mov	w0, w21
  4137a0:	ldp	x19, x20, [sp, #16]
  4137a4:	ldp	x21, x22, [sp, #32]
  4137a8:	ldp	x23, x24, [sp, #48]
  4137ac:	ldp	x29, x30, [sp], #256
  4137b0:	ret
  4137b4:	mov	w2, #0xffffffff            	// #-1
  4137b8:	str	w2, [x22, #2872]
  4137bc:	str	w2, [x24, #4]
  4137c0:	cbz	w20, 4138b8 <__fxstatat@plt+0x103d8>
  4137c4:	add	x2, sp, #0x80
  4137c8:	mov	x1, x23
  4137cc:	mov	w0, #0x0                   	// #0
  4137d0:	bl	403420 <__xstat@plt>
  4137d4:	cbnz	w0, 413988 <__fxstatat@plt+0x104a8>
  4137d8:	add	x19, sp, #0x40
  4137dc:	ldr	x1, [x19, #8]
  4137e0:	mov	x2, #0x3ffffffe            	// #1073741822
  4137e4:	ldr	x0, [x19, #24]
  4137e8:	cmp	x1, x2
  4137ec:	b.eq	413904 <__fxstatat@plt+0x10424>  // b.none
  4137f0:	mov	x2, #0x3fffffff            	// #1073741823
  4137f4:	cmp	x1, x2
  4137f8:	b.eq	413990 <__fxstatat@plt+0x104b0>  // b.none
  4137fc:	mov	x1, #0x3ffffffe            	// #1073741822
  413800:	cmp	x0, x1
  413804:	b.ne	413918 <__fxstatat@plt+0x10438>  // b.any
  413808:	ldur	q0, [sp, #216]
  41380c:	ldr	x1, [x19, #8]
  413810:	str	q0, [x19, #16]
  413814:	ldp	x4, x0, [sp, #216]
  413818:	b	4138c0 <__fxstatat@plt+0x103e0>
  41381c:	eor	w4, w4, #0x1
  413820:	mov	x2, #0x3ffffffe            	// #1073741822
  413824:	cmp	x0, x2
  413828:	mov	w3, #0x1                   	// #1
  41382c:	csel	w20, w4, w20, eq  // eq = none
  413830:	str	xzr, [sp, #80]
  413834:	b	4136e4 <__fxstatat@plt+0x10204>
  413838:	mov	x3, #0x3ffffffe            	// #1073741822
  41383c:	cmp	x1, x3
  413840:	str	xzr, [sp, #64]
  413844:	cset	w20, eq  // eq = none
  413848:	mov	w4, w20
  41384c:	cmp	x2, #0x1
  413850:	mov	w3, #0x1                   	// #1
  413854:	b.hi	4136e4 <__fxstatat@plt+0x10204>  // b.pmore
  413858:	b	41381c <__fxstatat@plt+0x1033c>
  41385c:	cbz	x0, 4139d0 <__fxstatat@plt+0x104f0>
  413860:	adrp	x22, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  413864:	mov	w20, #0x0                   	// #0
  413868:	add	x24, x22, #0xb38
  41386c:	ldr	w0, [x22, #2872]
  413870:	tbz	w0, #31, 413740 <__fxstatat@plt+0x10260>
  413874:	mov	w0, #0xffffffff            	// #-1
  413878:	str	w0, [x22, #2872]
  41387c:	str	w0, [x24, #4]
  413880:	b	413788 <__fxstatat@plt+0x102a8>
  413884:	b.ne	41395c <__fxstatat@plt+0x1047c>  // b.any
  413888:	mov	w0, #0x1                   	// #1
  41388c:	str	w0, [x22, #2872]
  413890:	mov	w0, w21
  413894:	ldp	x19, x20, [sp, #16]
  413898:	ldp	x21, x22, [sp, #32]
  41389c:	ldp	x23, x24, [sp, #48]
  4138a0:	ldp	x29, x30, [sp], #256
  4138a4:	ret
  4138a8:	cbz	x19, 413788 <__fxstatat@plt+0x102a8>
  4138ac:	ldp	x1, x4, [x19, #8]
  4138b0:	ldr	x0, [x19, #24]
  4138b4:	b	4138c0 <__fxstatat@plt+0x103e0>
  4138b8:	ldr	x4, [sp, #80]
  4138bc:	add	x19, sp, #0x40
  4138c0:	mov	x3, #0xf7cf                	// #63439
  4138c4:	str	x4, [sp, #112]
  4138c8:	movk	x3, #0xe353, lsl #16
  4138cc:	add	x2, sp, #0x60
  4138d0:	movk	x3, #0x9ba5, lsl #32
  4138d4:	movk	x3, #0x20c4, lsl #48
  4138d8:	ldr	x5, [x19]
  4138dc:	smulh	x4, x1, x3
  4138e0:	smulh	x3, x0, x3
  4138e4:	str	x5, [sp, #96]
  4138e8:	asr	x4, x4, #7
  4138ec:	asr	x3, x3, #7
  4138f0:	sub	x4, x4, x1, asr #63
  4138f4:	sub	x3, x3, x0, asr #63
  4138f8:	str	x4, [sp, #104]
  4138fc:	str	x3, [sp, #120]
  413900:	b	41378c <__fxstatat@plt+0x102ac>
  413904:	cmp	x0, x1
  413908:	mov	w21, #0x0                   	// #0
  41390c:	b.eq	413890 <__fxstatat@plt+0x103b0>  // b.none
  413910:	ldur	q0, [sp, #200]
  413914:	str	q0, [x19]
  413918:	mov	x1, #0x3fffffff            	// #1073741823
  41391c:	cmp	x0, x1
  413920:	b.eq	4139a8 <__fxstatat@plt+0x104c8>  // b.none
  413924:	ldp	x1, x4, [x19, #8]
  413928:	b	4138c0 <__fxstatat@plt+0x103e0>
  41392c:	add	x19, sp, #0x40
  413930:	b	413740 <__fxstatat@plt+0x10260>
  413934:	ldur	q0, [sp, #200]
  413938:	add	x19, sp, #0x40
  41393c:	mov	w20, #0x3                   	// #3
  413940:	str	q0, [sp, #64]
  413944:	b	413740 <__fxstatat@plt+0x10260>
  413948:	ldur	q0, [sp, #216]
  41394c:	add	x19, sp, #0x40
  413950:	mov	w20, #0x3                   	// #3
  413954:	str	q0, [sp, #80]
  413958:	b	413740 <__fxstatat@plt+0x10260>
  41395c:	bl	4033f0 <__errno_location@plt>
  413960:	ldr	w0, [x0]
  413964:	cmp	w0, #0x26
  413968:	b.ne	413888 <__fxstatat@plt+0x103a8>  // b.any
  41396c:	b	41376c <__fxstatat@plt+0x1028c>
  413970:	add	x2, sp, #0x80
  413974:	mov	x1, x23
  413978:	mov	w0, #0x0                   	// #0
  41397c:	bl	403420 <__xstat@plt>
  413980:	cbz	w0, 413784 <__fxstatat@plt+0x102a4>
  413984:	nop
  413988:	mov	w21, #0xffffffff            	// #-1
  41398c:	b	413890 <__fxstatat@plt+0x103b0>
  413990:	cmp	x0, x1
  413994:	b.eq	413788 <__fxstatat@plt+0x102a8>  // b.none
  413998:	mov	x0, x19
  41399c:	bl	415ed0 <__fxstatat@plt+0x129f0>
  4139a0:	ldr	x0, [x19, #24]
  4139a4:	b	4137fc <__fxstatat@plt+0x1031c>
  4139a8:	add	x0, x19, #0x10
  4139ac:	bl	415ed0 <__fxstatat@plt+0x129f0>
  4139b0:	ldp	x1, x4, [x19, #8]
  4139b4:	ldr	x0, [x19, #24]
  4139b8:	b	4138c0 <__fxstatat@plt+0x103e0>
  4139bc:	bl	4033f0 <__errno_location@plt>
  4139c0:	mov	w21, #0xffffffff            	// #-1
  4139c4:	mov	w1, #0x16                  	// #22
  4139c8:	str	w1, [x0]
  4139cc:	b	413890 <__fxstatat@plt+0x103b0>
  4139d0:	bl	4033f0 <__errno_location@plt>
  4139d4:	mov	w21, #0xffffffff            	// #-1
  4139d8:	mov	w1, #0x9                   	// #9
  4139dc:	str	w1, [x0]
  4139e0:	b	413890 <__fxstatat@plt+0x103b0>
  4139e4:	nop
  4139e8:	stp	x29, x30, [sp, #-224]!
  4139ec:	mov	x29, sp
  4139f0:	stp	x19, x20, [sp, #16]
  4139f4:	mov	x19, x1
  4139f8:	stp	x21, x22, [sp, #32]
  4139fc:	stp	x23, x24, [sp, #48]
  413a00:	mov	x23, x0
  413a04:	cbz	x1, 413bcc <__fxstatat@plt+0x106ec>
  413a08:	ldp	x0, x1, [x1]
  413a0c:	stp	x0, x1, [sp, #64]
  413a10:	mov	x2, #0xffffffffffff0002    	// #-65534
  413a14:	ldr	x0, [sp, #72]
  413a18:	movk	x2, #0xc000, lsl #16
  413a1c:	ldp	x6, x7, [x19, #16]
  413a20:	add	x4, x0, x2
  413a24:	stp	x6, x7, [sp, #80]
  413a28:	cmp	x4, #0x1
  413a2c:	mov	x1, #0xc9ff                	// #51711
  413a30:	movk	x1, #0x3b9a, lsl #16
  413a34:	ccmp	x0, x1, #0x0, hi  // hi = pmore
  413a38:	b.hi	413d14 <__fxstatat@plt+0x10834>  // b.pmore
  413a3c:	ldr	x3, [sp, #88]
  413a40:	add	x2, x3, x2
  413a44:	cmp	x2, #0x1
  413a48:	cset	w20, hi  // hi = pmore
  413a4c:	cmp	x3, x1
  413a50:	cset	w1, hi  // hi = pmore
  413a54:	ands	w20, w20, w1
  413a58:	b.ne	413d14 <__fxstatat@plt+0x10834>  // b.any
  413a5c:	cmp	x4, #0x1
  413a60:	mov	w1, #0x0                   	// #0
  413a64:	mov	w4, #0x0                   	// #0
  413a68:	b.ls	413ba0 <__fxstatat@plt+0x106c0>  // b.plast
  413a6c:	adrp	x22, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  413a70:	cmp	x2, #0x1
  413a74:	add	x24, x22, #0xb38
  413a78:	b.ls	413b14 <__fxstatat@plt+0x10634>  // b.plast
  413a7c:	ldr	w0, [x24, #4]
  413a80:	add	w20, w20, w4
  413a84:	tbnz	w0, #31, 413c68 <__fxstatat@plt+0x10788>
  413a88:	cmp	w20, #0x2
  413a8c:	b.ne	413c60 <__fxstatat@plt+0x10780>  // b.any
  413a90:	add	x2, sp, #0x60
  413a94:	mov	x1, x23
  413a98:	mov	w0, #0x0                   	// #0
  413a9c:	bl	403310 <__lxstat@plt>
  413aa0:	cbnz	w0, 413cf8 <__fxstatat@plt+0x10818>
  413aa4:	ldr	x1, [sp, #72]
  413aa8:	mov	x0, #0x3ffffffe            	// #1073741822
  413aac:	cmp	x1, x0
  413ab0:	b.eq	413ca8 <__fxstatat@plt+0x107c8>  // b.none
  413ab4:	ldr	x1, [sp, #88]
  413ab8:	add	x19, sp, #0x40
  413abc:	mov	w20, #0x3                   	// #3
  413ac0:	cmp	x1, x0
  413ac4:	b.eq	413cbc <__fxstatat@plt+0x107dc>  // b.none
  413ac8:	mov	x2, x19
  413acc:	mov	x1, x23
  413ad0:	mov	w3, #0x100                 	// #256
  413ad4:	mov	w0, #0xffffff9c            	// #-100
  413ad8:	bl	403250 <utimensat@plt>
  413adc:	mov	w21, w0
  413ae0:	cmp	w0, #0x0
  413ae4:	b.le	413c38 <__fxstatat@plt+0x10758>
  413ae8:	bl	4033f0 <__errno_location@plt>
  413aec:	mov	w1, #0x26                  	// #38
  413af0:	str	w1, [x0]
  413af4:	mov	w0, #0xffffffff            	// #-1
  413af8:	str	w0, [x24, #4]
  413afc:	cbz	w20, 413be8 <__fxstatat@plt+0x10708>
  413b00:	cmp	w20, #0x3
  413b04:	b.ne	413ce4 <__fxstatat@plt+0x10804>  // b.any
  413b08:	cbnz	x19, 413b54 <__fxstatat@plt+0x10674>
  413b0c:	mov	x19, #0x0                   	// #0
  413b10:	b	413bfc <__fxstatat@plt+0x1071c>
  413b14:	mov	x0, #0x3ffffffe            	// #1073741822
  413b18:	cmp	x3, x0
  413b1c:	ldr	w0, [x24, #4]
  413b20:	eor	w1, w1, #0x1
  413b24:	str	xzr, [sp, #80]
  413b28:	csel	w20, w1, w20, eq  // eq = none
  413b2c:	add	w20, w20, #0x1
  413b30:	tbz	w0, #31, 413a88 <__fxstatat@plt+0x105a8>
  413b34:	mov	w0, #0xffffffff            	// #-1
  413b38:	str	w0, [x24, #4]
  413b3c:	add	x2, sp, #0x60
  413b40:	mov	x1, x23
  413b44:	mov	w0, #0x0                   	// #0
  413b48:	bl	403310 <__lxstat@plt>
  413b4c:	cbnz	w0, 413cf8 <__fxstatat@plt+0x10818>
  413b50:	add	x19, sp, #0x40
  413b54:	ldr	x0, [x19, #8]
  413b58:	mov	x2, #0x3ffffffe            	// #1073741822
  413b5c:	ldr	x1, [x19, #24]
  413b60:	cmp	x0, x2
  413b64:	b.eq	413c7c <__fxstatat@plt+0x1079c>  // b.none
  413b68:	mov	x2, #0x3fffffff            	// #1073741823
  413b6c:	cmp	x0, x2
  413b70:	b.ne	413b88 <__fxstatat@plt+0x106a8>  // b.any
  413b74:	cmp	x1, x0
  413b78:	b.eq	413b0c <__fxstatat@plt+0x1062c>  // b.none
  413b7c:	mov	x0, x19
  413b80:	bl	415ed0 <__fxstatat@plt+0x129f0>
  413b84:	ldr	x1, [x19, #24]
  413b88:	mov	x0, #0x3ffffffe            	// #1073741822
  413b8c:	cmp	x1, x0
  413b90:	b.ne	413c90 <__fxstatat@plt+0x107b0>  // b.any
  413b94:	ldur	q0, [sp, #184]
  413b98:	str	q0, [x19, #16]
  413b9c:	b	413bfc <__fxstatat@plt+0x1071c>
  413ba0:	mov	x1, #0x3ffffffe            	// #1073741822
  413ba4:	cmp	x0, x1
  413ba8:	str	xzr, [sp, #64]
  413bac:	cset	w20, eq  // eq = none
  413bb0:	adrp	x22, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  413bb4:	mov	w1, w20
  413bb8:	add	x24, x22, #0xb38
  413bbc:	cmp	x2, #0x1
  413bc0:	mov	w4, #0x1                   	// #1
  413bc4:	b.hi	413a7c <__fxstatat@plt+0x1059c>  // b.pmore
  413bc8:	b	413b14 <__fxstatat@plt+0x10634>
  413bcc:	adrp	x22, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  413bd0:	add	x24, x22, #0xb38
  413bd4:	mov	w20, #0x0                   	// #0
  413bd8:	ldr	w0, [x24, #4]
  413bdc:	tbz	w0, #31, 413ac8 <__fxstatat@plt+0x105e8>
  413be0:	mov	w0, #0xffffffff            	// #-1
  413be4:	str	w0, [x24, #4]
  413be8:	add	x2, sp, #0x60
  413bec:	mov	x1, x23
  413bf0:	mov	w0, #0x0                   	// #0
  413bf4:	bl	403310 <__lxstat@plt>
  413bf8:	cbnz	w0, 413cf8 <__fxstatat@plt+0x10818>
  413bfc:	ldr	w2, [sp, #112]
  413c00:	and	w2, w2, #0xf000
  413c04:	cmp	w2, #0xa, lsl #12
  413c08:	b.eq	413d00 <__fxstatat@plt+0x10820>  // b.none
  413c0c:	mov	x2, x19
  413c10:	mov	x1, x23
  413c14:	mov	w0, #0xffffffff            	// #-1
  413c18:	bl	413178 <__fxstatat@plt+0xfc98>
  413c1c:	mov	w21, w0
  413c20:	mov	w0, w21
  413c24:	ldp	x19, x20, [sp, #16]
  413c28:	ldp	x21, x22, [sp, #32]
  413c2c:	ldp	x23, x24, [sp, #48]
  413c30:	ldp	x29, x30, [sp], #224
  413c34:	ret
  413c38:	b.ne	413cd0 <__fxstatat@plt+0x107f0>  // b.any
  413c3c:	mov	w0, #0x1                   	// #1
  413c40:	str	w0, [x22, #2872]
  413c44:	str	w0, [x24, #4]
  413c48:	mov	w0, w21
  413c4c:	ldp	x19, x20, [sp, #16]
  413c50:	ldp	x21, x22, [sp, #32]
  413c54:	ldp	x23, x24, [sp, #48]
  413c58:	ldp	x29, x30, [sp], #224
  413c5c:	ret
  413c60:	add	x19, sp, #0x40
  413c64:	b	413ac8 <__fxstatat@plt+0x105e8>
  413c68:	mov	w0, #0xffffffff            	// #-1
  413c6c:	str	w0, [x24, #4]
  413c70:	add	x19, sp, #0x40
  413c74:	cbz	w20, 413be8 <__fxstatat@plt+0x10708>
  413c78:	b	413b3c <__fxstatat@plt+0x1065c>
  413c7c:	cmp	x1, x0
  413c80:	mov	w21, #0x0                   	// #0
  413c84:	b.eq	413c20 <__fxstatat@plt+0x10740>  // b.none
  413c88:	ldur	q0, [sp, #168]
  413c8c:	str	q0, [x19]
  413c90:	mov	x0, #0x3fffffff            	// #1073741823
  413c94:	cmp	x1, x0
  413c98:	b.ne	413bfc <__fxstatat@plt+0x1071c>  // b.any
  413c9c:	add	x0, x19, #0x10
  413ca0:	bl	415ed0 <__fxstatat@plt+0x129f0>
  413ca4:	b	413bfc <__fxstatat@plt+0x1071c>
  413ca8:	ldur	q0, [sp, #168]
  413cac:	add	x19, sp, #0x40
  413cb0:	mov	w20, #0x3                   	// #3
  413cb4:	str	q0, [sp, #64]
  413cb8:	b	413ac8 <__fxstatat@plt+0x105e8>
  413cbc:	ldur	q0, [sp, #184]
  413cc0:	add	x19, sp, #0x40
  413cc4:	mov	w20, #0x3                   	// #3
  413cc8:	str	q0, [sp, #80]
  413ccc:	b	413ac8 <__fxstatat@plt+0x105e8>
  413cd0:	bl	4033f0 <__errno_location@plt>
  413cd4:	ldr	w0, [x0]
  413cd8:	cmp	w0, #0x26
  413cdc:	b.ne	413c3c <__fxstatat@plt+0x1075c>  // b.any
  413ce0:	b	413af4 <__fxstatat@plt+0x10614>
  413ce4:	add	x2, sp, #0x60
  413ce8:	mov	x1, x23
  413cec:	mov	w0, #0x0                   	// #0
  413cf0:	bl	403310 <__lxstat@plt>
  413cf4:	cbz	w0, 413b08 <__fxstatat@plt+0x10628>
  413cf8:	mov	w21, #0xffffffff            	// #-1
  413cfc:	b	413c20 <__fxstatat@plt+0x10740>
  413d00:	bl	4033f0 <__errno_location@plt>
  413d04:	mov	w21, #0xffffffff            	// #-1
  413d08:	mov	w1, #0x26                  	// #38
  413d0c:	str	w1, [x0]
  413d10:	b	413c20 <__fxstatat@plt+0x10740>
  413d14:	bl	4033f0 <__errno_location@plt>
  413d18:	mov	w21, #0xffffffff            	// #-1
  413d1c:	mov	w1, #0x16                  	// #22
  413d20:	str	w1, [x0]
  413d24:	b	413c20 <__fxstatat@plt+0x10740>
  413d28:	stp	x29, x30, [sp, #-112]!
  413d2c:	mov	x29, sp
  413d30:	stp	x19, x20, [sp, #16]
  413d34:	mov	w20, w0
  413d38:	mov	x0, x2
  413d3c:	ldp	x4, x5, [x3]
  413d40:	stp	x4, x5, [sp, #80]
  413d44:	ldp	x2, x3, [x3, #16]
  413d48:	str	x21, [sp, #32]
  413d4c:	mov	w21, w1
  413d50:	add	x1, sp, #0x30
  413d54:	stp	x4, x5, [sp, #48]
  413d58:	stp	x2, x3, [sp, #64]
  413d5c:	stp	x2, x3, [sp, #96]
  413d60:	bl	415170 <__fxstatat@plt+0x11c90>
  413d64:	cbz	x0, 413d98 <__fxstatat@plt+0x108b8>
  413d68:	mov	x19, x0
  413d6c:	mov	w1, w21
  413d70:	mov	w0, w20
  413d74:	mov	x3, x19
  413d78:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  413d7c:	add	x2, x2, #0xdd0
  413d80:	bl	402c90 <error@plt>
  413d84:	mov	x0, x19
  413d88:	ldp	x19, x20, [sp, #16]
  413d8c:	ldr	x21, [sp, #32]
  413d90:	ldp	x29, x30, [sp], #112
  413d94:	b	4031b0 <free@plt>
  413d98:	bl	4033f0 <__errno_location@plt>
  413d9c:	mov	x3, x0
  413da0:	mov	w2, #0x5                   	// #5
  413da4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  413da8:	mov	x0, #0x0                   	// #0
  413dac:	add	x1, x1, #0xd28
  413db0:	ldr	w19, [x3]
  413db4:	bl	403350 <dcgettext@plt>
  413db8:	mov	x2, x0
  413dbc:	mov	w0, #0x0                   	// #0
  413dc0:	mov	w1, w19
  413dc4:	bl	402c90 <error@plt>
  413dc8:	bl	403070 <abort@plt>
  413dcc:	nop
  413dd0:	stp	x29, x30, [sp, #-96]!
  413dd4:	mov	x29, sp
  413dd8:	ldp	x8, x9, [x5]
  413ddc:	stp	x19, x20, [sp, #16]
  413de0:	mov	x20, x2
  413de4:	ldp	x6, x7, [x5, #16]
  413de8:	stp	x21, x22, [sp, #32]
  413dec:	mov	w21, w0
  413df0:	mov	w22, w1
  413df4:	mov	x0, x4
  413df8:	add	x1, sp, #0x40
  413dfc:	str	x23, [sp, #48]
  413e00:	mov	w23, w3
  413e04:	stp	x8, x9, [sp, #64]
  413e08:	stp	x6, x7, [sp, #80]
  413e0c:	bl	415170 <__fxstatat@plt+0x11c90>
  413e10:	cbz	x0, 413e84 <__fxstatat@plt+0x109a4>
  413e14:	mov	x19, x0
  413e18:	cbz	x20, 413e54 <__fxstatat@plt+0x10974>
  413e1c:	mov	w3, w23
  413e20:	mov	x2, x20
  413e24:	mov	w1, w22
  413e28:	mov	w0, w21
  413e2c:	mov	x5, x19
  413e30:	adrp	x4, 418000 <__fxstatat@plt+0x14b20>
  413e34:	add	x4, x4, #0xdd0
  413e38:	bl	403490 <error_at_line@plt>
  413e3c:	mov	x0, x19
  413e40:	ldp	x19, x20, [sp, #16]
  413e44:	ldp	x21, x22, [sp, #32]
  413e48:	ldr	x23, [sp, #48]
  413e4c:	ldp	x29, x30, [sp], #96
  413e50:	b	4031b0 <free@plt>
  413e54:	mov	w1, w22
  413e58:	mov	w0, w21
  413e5c:	mov	x3, x19
  413e60:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  413e64:	add	x2, x2, #0xdd0
  413e68:	bl	402c90 <error@plt>
  413e6c:	mov	x0, x19
  413e70:	ldp	x19, x20, [sp, #16]
  413e74:	ldp	x21, x22, [sp, #32]
  413e78:	ldr	x23, [sp, #48]
  413e7c:	ldp	x29, x30, [sp], #96
  413e80:	b	4031b0 <free@plt>
  413e84:	bl	4033f0 <__errno_location@plt>
  413e88:	mov	x3, x0
  413e8c:	mov	w2, #0x5                   	// #5
  413e90:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  413e94:	mov	x0, #0x0                   	// #0
  413e98:	add	x1, x1, #0xd28
  413e9c:	ldr	w19, [x3]
  413ea0:	bl	403350 <dcgettext@plt>
  413ea4:	mov	x2, x0
  413ea8:	mov	w0, #0x0                   	// #0
  413eac:	mov	w1, w19
  413eb0:	bl	402c90 <error@plt>
  413eb4:	bl	403070 <abort@plt>
  413eb8:	sub	sp, sp, #0x50
  413ebc:	stp	x29, x30, [sp, #32]
  413ec0:	add	x29, sp, #0x20
  413ec4:	stp	x19, x20, [sp, #48]
  413ec8:	mov	x19, x5
  413ecc:	mov	x20, x4
  413ed0:	str	x21, [sp, #64]
  413ed4:	mov	x5, x3
  413ed8:	mov	x21, x0
  413edc:	cbz	x1, 4140b8 <__fxstatat@plt+0x10bd8>
  413ee0:	mov	x4, x2
  413ee4:	mov	x3, x1
  413ee8:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  413eec:	mov	w1, #0x1                   	// #1
  413ef0:	add	x2, x2, #0xd48
  413ef4:	bl	403120 <__fprintf_chk@plt>
  413ef8:	mov	w2, #0x5                   	// #5
  413efc:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  413f00:	mov	x0, #0x0                   	// #0
  413f04:	add	x1, x1, #0xd60
  413f08:	bl	403350 <dcgettext@plt>
  413f0c:	mov	x3, x0
  413f10:	mov	w4, #0x7e3                 	// #2019
  413f14:	mov	w1, #0x1                   	// #1
  413f18:	mov	x0, x21
  413f1c:	adrp	x2, 41a000 <__fxstatat@plt+0x16b20>
  413f20:	add	x2, x2, #0x60
  413f24:	bl	403120 <__fprintf_chk@plt>
  413f28:	mov	w2, #0x5                   	// #5
  413f2c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  413f30:	mov	x0, #0x0                   	// #0
  413f34:	add	x1, x1, #0xd68
  413f38:	bl	403350 <dcgettext@plt>
  413f3c:	mov	x1, x21
  413f40:	bl	403360 <fputs_unlocked@plt>
  413f44:	cmp	x19, #0x5
  413f48:	b.eq	4140d4 <__fxstatat@plt+0x10bf4>  // b.none
  413f4c:	b.hi	413fa0 <__fxstatat@plt+0x10ac0>  // b.pmore
  413f50:	cmp	x19, #0x2
  413f54:	b.eq	414114 <__fxstatat@plt+0x10c34>  // b.none
  413f58:	b.ls	414014 <__fxstatat@plt+0x10b34>  // b.plast
  413f5c:	cmp	x19, #0x3
  413f60:	b.eq	414194 <__fxstatat@plt+0x10cb4>  // b.none
  413f64:	mov	w2, #0x5                   	// #5
  413f68:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  413f6c:	mov	x0, #0x0                   	// #0
  413f70:	add	x1, x1, #0xe80
  413f74:	bl	403350 <dcgettext@plt>
  413f78:	mov	x2, x0
  413f7c:	ldp	x3, x4, [x20]
  413f80:	mov	x0, x21
  413f84:	ldp	x5, x6, [x20, #16]
  413f88:	mov	w1, #0x1                   	// #1
  413f8c:	ldp	x29, x30, [sp, #32]
  413f90:	ldp	x19, x20, [sp, #48]
  413f94:	ldr	x21, [sp, #64]
  413f98:	add	sp, sp, #0x50
  413f9c:	b	403120 <__fprintf_chk@plt>
  413fa0:	cmp	x19, #0x8
  413fa4:	b.eq	4141d0 <__fxstatat@plt+0x10cf0>  // b.none
  413fa8:	b.ls	414058 <__fxstatat@plt+0x10b78>  // b.plast
  413fac:	cmp	x19, #0x9
  413fb0:	b.ne	414184 <__fxstatat@plt+0x10ca4>  // b.any
  413fb4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  413fb8:	add	x1, x1, #0xf50
  413fbc:	mov	w2, #0x5                   	// #5
  413fc0:	mov	x0, #0x0                   	// #0
  413fc4:	bl	403350 <dcgettext@plt>
  413fc8:	ldp	x7, x8, [x20, #32]
  413fcc:	mov	x2, x0
  413fd0:	ldp	x3, x4, [x20]
  413fd4:	mov	x0, x21
  413fd8:	ldp	x5, x6, [x20, #16]
  413fdc:	str	x8, [sp]
  413fe0:	mov	w1, #0x1                   	// #1
  413fe4:	ldr	x8, [x20, #48]
  413fe8:	str	x8, [sp, #8]
  413fec:	ldr	x8, [x20, #56]
  413ff0:	str	x8, [sp, #16]
  413ff4:	ldr	x8, [x20, #64]
  413ff8:	str	x8, [sp, #24]
  413ffc:	bl	403120 <__fprintf_chk@plt>
  414000:	ldp	x29, x30, [sp, #32]
  414004:	ldp	x19, x20, [sp, #48]
  414008:	ldr	x21, [sp, #64]
  41400c:	add	sp, sp, #0x50
  414010:	ret
  414014:	cbz	x19, 4140a4 <__fxstatat@plt+0x10bc4>
  414018:	cmp	x19, #0x1
  41401c:	b.ne	414184 <__fxstatat@plt+0x10ca4>  // b.any
  414020:	mov	w2, #0x5                   	// #5
  414024:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  414028:	mov	x0, #0x0                   	// #0
  41402c:	add	x1, x1, #0xe38
  414030:	bl	403350 <dcgettext@plt>
  414034:	mov	x2, x0
  414038:	mov	w1, w19
  41403c:	mov	x0, x21
  414040:	ldr	x3, [x20]
  414044:	ldp	x29, x30, [sp, #32]
  414048:	ldp	x19, x20, [sp, #48]
  41404c:	ldr	x21, [sp, #64]
  414050:	add	sp, sp, #0x50
  414054:	b	403120 <__fprintf_chk@plt>
  414058:	cmp	x19, #0x6
  41405c:	b.eq	41414c <__fxstatat@plt+0x10c6c>  // b.none
  414060:	cmp	x19, #0x7
  414064:	b.ne	414184 <__fxstatat@plt+0x10ca4>  // b.any
  414068:	mov	w2, #0x5                   	// #5
  41406c:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  414070:	mov	x0, #0x0                   	// #0
  414074:	add	x1, x1, #0xef0
  414078:	bl	403350 <dcgettext@plt>
  41407c:	mov	x2, x0
  414080:	ldp	x7, x8, [x20, #32]
  414084:	mov	x0, x21
  414088:	ldp	x3, x4, [x20]
  41408c:	mov	w1, #0x1                   	// #1
  414090:	ldp	x5, x6, [x20, #16]
  414094:	str	x8, [sp]
  414098:	ldr	x8, [x20, #48]
  41409c:	str	x8, [sp, #8]
  4140a0:	bl	403120 <__fprintf_chk@plt>
  4140a4:	ldp	x29, x30, [sp, #32]
  4140a8:	ldp	x19, x20, [sp, #48]
  4140ac:	ldr	x21, [sp, #64]
  4140b0:	add	sp, sp, #0x50
  4140b4:	ret
  4140b8:	mov	x4, x3
  4140bc:	mov	w1, #0x1                   	// #1
  4140c0:	mov	x3, x2
  4140c4:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  4140c8:	add	x2, x2, #0xd58
  4140cc:	bl	403120 <__fprintf_chk@plt>
  4140d0:	b	413ef8 <__fxstatat@plt+0x10a18>
  4140d4:	mov	w2, w19
  4140d8:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4140dc:	mov	x0, #0x0                   	// #0
  4140e0:	add	x1, x1, #0xea0
  4140e4:	bl	403350 <dcgettext@plt>
  4140e8:	mov	x2, x0
  4140ec:	ldp	x3, x4, [x20]
  4140f0:	mov	x0, x21
  4140f4:	ldp	x5, x6, [x20, #16]
  4140f8:	mov	w1, #0x1                   	// #1
  4140fc:	ldp	x29, x30, [sp, #32]
  414100:	ldr	x7, [x20, #32]
  414104:	ldp	x19, x20, [sp, #48]
  414108:	ldr	x21, [sp, #64]
  41410c:	add	sp, sp, #0x50
  414110:	b	403120 <__fprintf_chk@plt>
  414114:	mov	w2, #0x5                   	// #5
  414118:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  41411c:	mov	x0, #0x0                   	// #0
  414120:	add	x1, x1, #0xe48
  414124:	bl	403350 <dcgettext@plt>
  414128:	mov	x2, x0
  41412c:	ldp	x3, x4, [x20]
  414130:	mov	x0, x21
  414134:	ldp	x29, x30, [sp, #32]
  414138:	mov	w1, #0x1                   	// #1
  41413c:	ldp	x19, x20, [sp, #48]
  414140:	ldr	x21, [sp, #64]
  414144:	add	sp, sp, #0x50
  414148:	b	403120 <__fprintf_chk@plt>
  41414c:	mov	w2, #0x5                   	// #5
  414150:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  414154:	mov	x0, #0x0                   	// #0
  414158:	add	x1, x1, #0xec8
  41415c:	bl	403350 <dcgettext@plt>
  414160:	mov	x2, x0
  414164:	ldp	x3, x4, [x20]
  414168:	mov	x0, x21
  41416c:	ldp	x5, x6, [x20, #16]
  414170:	mov	w1, #0x1                   	// #1
  414174:	ldp	x7, x8, [x20, #32]
  414178:	str	x8, [sp]
  41417c:	bl	403120 <__fprintf_chk@plt>
  414180:	b	4140a4 <__fxstatat@plt+0x10bc4>
  414184:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  414188:	mov	w2, #0x5                   	// #5
  41418c:	add	x1, x1, #0xf88
  414190:	b	413fc0 <__fxstatat@plt+0x10ae0>
  414194:	mov	w2, #0x5                   	// #5
  414198:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  41419c:	mov	x0, #0x0                   	// #0
  4141a0:	add	x1, x1, #0xe60
  4141a4:	bl	403350 <dcgettext@plt>
  4141a8:	mov	x2, x0
  4141ac:	ldp	x3, x4, [x20]
  4141b0:	mov	x0, x21
  4141b4:	ldr	x5, [x20, #16]
  4141b8:	mov	w1, #0x1                   	// #1
  4141bc:	ldp	x29, x30, [sp, #32]
  4141c0:	ldp	x19, x20, [sp, #48]
  4141c4:	ldr	x21, [sp, #64]
  4141c8:	add	sp, sp, #0x50
  4141cc:	b	403120 <__fprintf_chk@plt>
  4141d0:	mov	w2, #0x5                   	// #5
  4141d4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4141d8:	mov	x0, #0x0                   	// #0
  4141dc:	add	x1, x1, #0xf20
  4141e0:	bl	403350 <dcgettext@plt>
  4141e4:	mov	x2, x0
  4141e8:	ldp	x7, x8, [x20, #32]
  4141ec:	mov	x0, x21
  4141f0:	ldp	x3, x4, [x20]
  4141f4:	mov	w1, #0x1                   	// #1
  4141f8:	ldp	x5, x6, [x20, #16]
  4141fc:	str	x8, [sp]
  414200:	ldr	x8, [x20, #48]
  414204:	str	x8, [sp, #8]
  414208:	ldr	x8, [x20, #56]
  41420c:	str	x8, [sp, #16]
  414210:	bl	403120 <__fprintf_chk@plt>
  414214:	b	4140a4 <__fxstatat@plt+0x10bc4>
  414218:	ldr	x5, [x4]
  41421c:	cbz	x5, 414238 <__fxstatat@plt+0x10d58>
  414220:	mov	x5, #0x0                   	// #0
  414224:	nop
  414228:	add	x5, x5, #0x1
  41422c:	ldr	x6, [x4, x5, lsl #3]
  414230:	cbnz	x6, 414228 <__fxstatat@plt+0x10d48>
  414234:	b	413eb8 <__fxstatat@plt+0x109d8>
  414238:	mov	x5, #0x0                   	// #0
  41423c:	b	413eb8 <__fxstatat@plt+0x109d8>
  414240:	stp	x29, x30, [sp, #-96]!
  414244:	mov	x29, sp
  414248:	ldp	x6, x8, [x4]
  41424c:	ldr	w7, [x4, #24]
  414250:	add	x5, x6, #0xf
  414254:	and	x5, x5, #0xfffffffffffffff8
  414258:	tbnz	w7, #31, 414340 <__fxstatat@plt+0x10e60>
  41425c:	ldr	x4, [x6]
  414260:	str	x4, [sp, #16]
  414264:	cbz	x4, 414390 <__fxstatat@plt+0x10eb0>
  414268:	add	x4, x5, #0xf
  41426c:	ldr	x5, [x5]
  414270:	str	x5, [sp, #24]
  414274:	and	x4, x4, #0xfffffffffffffff8
  414278:	cbz	x5, 41437c <__fxstatat@plt+0x10e9c>
  41427c:	add	x5, x4, #0xf
  414280:	and	x5, x5, #0xfffffffffffffff8
  414284:	ldr	x4, [x4]
  414288:	str	x4, [sp, #32]
  41428c:	cbz	x4, 41432c <__fxstatat@plt+0x10e4c>
  414290:	add	x6, x5, #0xf
  414294:	and	x6, x6, #0xfffffffffffffff8
  414298:	ldr	x4, [x5]
  41429c:	str	x4, [sp, #40]
  4142a0:	cbz	x4, 4143a4 <__fxstatat@plt+0x10ec4>
  4142a4:	ldr	x5, [x6]
  4142a8:	str	x5, [sp, #48]
  4142ac:	add	x4, x6, #0xf
  4142b0:	and	x4, x4, #0xfffffffffffffff8
  4142b4:	cbz	x5, 4143b8 <__fxstatat@plt+0x10ed8>
  4142b8:	add	x6, x4, #0xf
  4142bc:	and	x6, x6, #0xfffffffffffffff8
  4142c0:	ldr	x4, [x4]
  4142c4:	str	x4, [sp, #56]
  4142c8:	cbz	x4, 4143c0 <__fxstatat@plt+0x10ee0>
  4142cc:	ldr	x5, [x6]
  4142d0:	str	x5, [sp, #64]
  4142d4:	add	x4, x6, #0xf
  4142d8:	and	x4, x4, #0xfffffffffffffff8
  4142dc:	cbz	x5, 4143c8 <__fxstatat@plt+0x10ee8>
  4142e0:	add	x5, x4, #0xf
  4142e4:	and	x5, x5, #0xfffffffffffffff8
  4142e8:	ldr	x4, [x4]
  4142ec:	str	x4, [sp, #72]
  4142f0:	cbz	x4, 4143d0 <__fxstatat@plt+0x10ef0>
  4142f4:	add	x6, x5, #0xf
  4142f8:	and	x6, x6, #0xfffffffffffffff8
  4142fc:	ldr	x4, [x5]
  414300:	str	x4, [sp, #80]
  414304:	cbz	x4, 4143d8 <__fxstatat@plt+0x10ef8>
  414308:	ldr	x4, [x6]
  41430c:	str	x4, [sp, #88]
  414310:	cmp	x4, #0x0
  414314:	cset	x5, ne  // ne = any
  414318:	add	x5, x5, #0x9
  41431c:	add	x4, sp, #0x10
  414320:	bl	413eb8 <__fxstatat@plt+0x109d8>
  414324:	ldp	x29, x30, [sp], #96
  414328:	ret
  41432c:	add	x4, sp, #0x10
  414330:	mov	x5, #0x2                   	// #2
  414334:	bl	413eb8 <__fxstatat@plt+0x109d8>
  414338:	ldp	x29, x30, [sp], #96
  41433c:	ret
  414340:	add	w4, w7, #0x8
  414344:	cmp	w4, #0x0
  414348:	b.gt	41425c <__fxstatat@plt+0x10d7c>
  41434c:	ldr	x9, [x8, w7, sxtw]
  414350:	str	x9, [sp, #16]
  414354:	cbz	x9, 414390 <__fxstatat@plt+0x10eb0>
  414358:	cbz	w4, 414508 <__fxstatat@plt+0x11028>
  41435c:	add	w9, w7, #0x10
  414360:	cmp	w9, #0x0
  414364:	b.le	4143e0 <__fxstatat@plt+0x10f00>
  414368:	mov	x4, x5
  41436c:	mov	x5, x6
  414370:	ldr	x5, [x5]
  414374:	str	x5, [sp, #24]
  414378:	cbnz	x5, 41427c <__fxstatat@plt+0x10d9c>
  41437c:	add	x4, sp, #0x10
  414380:	mov	x5, #0x1                   	// #1
  414384:	bl	413eb8 <__fxstatat@plt+0x109d8>
  414388:	ldp	x29, x30, [sp], #96
  41438c:	ret
  414390:	add	x4, sp, #0x10
  414394:	mov	x5, #0x0                   	// #0
  414398:	bl	413eb8 <__fxstatat@plt+0x109d8>
  41439c:	ldp	x29, x30, [sp], #96
  4143a0:	ret
  4143a4:	add	x4, sp, #0x10
  4143a8:	mov	x5, #0x3                   	// #3
  4143ac:	bl	413eb8 <__fxstatat@plt+0x109d8>
  4143b0:	ldp	x29, x30, [sp], #96
  4143b4:	ret
  4143b8:	mov	x5, #0x4                   	// #4
  4143bc:	b	41431c <__fxstatat@plt+0x10e3c>
  4143c0:	mov	x5, #0x5                   	// #5
  4143c4:	b	41431c <__fxstatat@plt+0x10e3c>
  4143c8:	mov	x5, #0x6                   	// #6
  4143cc:	b	41431c <__fxstatat@plt+0x10e3c>
  4143d0:	mov	x5, #0x7                   	// #7
  4143d4:	b	41431c <__fxstatat@plt+0x10e3c>
  4143d8:	mov	x5, #0x8                   	// #8
  4143dc:	b	41431c <__fxstatat@plt+0x10e3c>
  4143e0:	ldr	x4, [x8, w4, sxtw]
  4143e4:	str	x4, [sp, #24]
  4143e8:	cbz	x4, 41437c <__fxstatat@plt+0x10e9c>
  4143ec:	cbz	w9, 414530 <__fxstatat@plt+0x11050>
  4143f0:	add	w10, w7, #0x18
  4143f4:	mov	x4, x6
  4143f8:	cmp	w10, #0x0
  4143fc:	b.gt	414284 <__fxstatat@plt+0x10da4>
  414400:	ldr	x4, [x8, w9, sxtw]
  414404:	str	x4, [sp, #32]
  414408:	cbz	x4, 41432c <__fxstatat@plt+0x10e4c>
  41440c:	cbz	w10, 414528 <__fxstatat@plt+0x11048>
  414410:	add	w4, w7, #0x20
  414414:	cmp	w4, #0x0
  414418:	b.le	41442c <__fxstatat@plt+0x10f4c>
  41441c:	add	x4, x6, #0xf
  414420:	mov	x5, x6
  414424:	and	x6, x4, #0xfffffffffffffff8
  414428:	b	414298 <__fxstatat@plt+0x10db8>
  41442c:	ldr	x5, [x8, w10, sxtw]
  414430:	str	x5, [sp, #40]
  414434:	cbz	x5, 4143a4 <__fxstatat@plt+0x10ec4>
  414438:	cbz	w4, 4142a4 <__fxstatat@plt+0x10dc4>
  41443c:	add	w5, w7, #0x28
  414440:	cmp	w5, #0x0
  414444:	b.gt	4142a4 <__fxstatat@plt+0x10dc4>
  414448:	ldr	x4, [x8, w4, sxtw]
  41444c:	str	x4, [sp, #48]
  414450:	cbz	x4, 4143b8 <__fxstatat@plt+0x10ed8>
  414454:	cbz	w5, 414520 <__fxstatat@plt+0x11040>
  414458:	add	w4, w7, #0x30
  41445c:	cmp	w4, #0x0
  414460:	b.le	414474 <__fxstatat@plt+0x10f94>
  414464:	add	x5, x6, #0xf
  414468:	mov	x4, x6
  41446c:	and	x6, x5, #0xfffffffffffffff8
  414470:	b	4142c0 <__fxstatat@plt+0x10de0>
  414474:	ldr	x5, [x8, w5, sxtw]
  414478:	str	x5, [sp, #56]
  41447c:	cbz	x5, 4143c0 <__fxstatat@plt+0x10ee0>
  414480:	cbz	w4, 4142cc <__fxstatat@plt+0x10dec>
  414484:	add	w5, w7, #0x38
  414488:	cmp	w5, #0x0
  41448c:	b.gt	4142cc <__fxstatat@plt+0x10dec>
  414490:	ldr	x4, [x8, w4, sxtw]
  414494:	str	x4, [sp, #64]
  414498:	cbz	x4, 4143c8 <__fxstatat@plt+0x10ee8>
  41449c:	cbz	w5, 414518 <__fxstatat@plt+0x11038>
  4144a0:	add	w9, w7, #0x40
  4144a4:	cmp	w9, #0x0
  4144a8:	b.le	4144bc <__fxstatat@plt+0x10fdc>
  4144ac:	add	x5, x6, #0xf
  4144b0:	mov	x4, x6
  4144b4:	and	x5, x5, #0xfffffffffffffff8
  4144b8:	b	4142e8 <__fxstatat@plt+0x10e08>
  4144bc:	ldr	x4, [x8, w5, sxtw]
  4144c0:	str	x4, [sp, #72]
  4144c4:	cbz	x4, 4143d0 <__fxstatat@plt+0x10ef0>
  4144c8:	cbz	w9, 414510 <__fxstatat@plt+0x11030>
  4144cc:	add	w4, w7, #0x48
  4144d0:	cmp	w4, #0x0
  4144d4:	b.le	4144e8 <__fxstatat@plt+0x11008>
  4144d8:	add	x4, x6, #0xf
  4144dc:	mov	x5, x6
  4144e0:	and	x6, x4, #0xfffffffffffffff8
  4144e4:	b	4142fc <__fxstatat@plt+0x10e1c>
  4144e8:	ldr	x5, [x8, w9, sxtw]
  4144ec:	str	x5, [sp, #80]
  4144f0:	cbz	x5, 4143d8 <__fxstatat@plt+0x10ef8>
  4144f4:	cbz	w4, 414308 <__fxstatat@plt+0x10e28>
  4144f8:	add	x8, x8, w4, sxtw
  4144fc:	cmn	w7, #0x4f
  414500:	csel	x6, x8, x6, lt  // lt = tstop
  414504:	b	414308 <__fxstatat@plt+0x10e28>
  414508:	mov	x5, x6
  41450c:	b	414268 <__fxstatat@plt+0x10d88>
  414510:	mov	x5, x6
  414514:	b	4142f4 <__fxstatat@plt+0x10e14>
  414518:	mov	x4, x6
  41451c:	b	4142e0 <__fxstatat@plt+0x10e00>
  414520:	mov	x4, x6
  414524:	b	4142b8 <__fxstatat@plt+0x10dd8>
  414528:	mov	x5, x6
  41452c:	b	414290 <__fxstatat@plt+0x10db0>
  414530:	mov	x4, x6
  414534:	b	41427c <__fxstatat@plt+0x10d9c>
  414538:	stp	x29, x30, [sp, #-288]!
  41453c:	mov	w10, #0xffffffe0            	// #-32
  414540:	mov	w9, #0xffffff80            	// #-128
  414544:	mov	x29, sp
  414548:	add	x11, sp, #0x100
  41454c:	add	x12, sp, #0x120
  414550:	stp	x12, x12, [sp, #16]
  414554:	str	x11, [sp, #32]
  414558:	stp	w10, w9, [sp, #40]
  41455c:	str	x4, [sp, #48]
  414560:	str	q0, [sp, #128]
  414564:	str	q1, [sp, #144]
  414568:	str	q2, [sp, #160]
  41456c:	str	q3, [sp, #176]
  414570:	str	q4, [sp, #192]
  414574:	str	q5, [sp, #208]
  414578:	str	q6, [sp, #224]
  41457c:	str	q7, [sp, #240]
  414580:	stp	x4, x5, [sp, #256]
  414584:	stp	x6, x7, [sp, #272]
  414588:	cbz	x4, 414678 <__fxstatat@plt+0x11198>
  41458c:	str	x5, [sp, #56]
  414590:	cbz	x5, 414670 <__fxstatat@plt+0x11190>
  414594:	str	x6, [sp, #64]
  414598:	mov	x5, #0x2                   	// #2
  41459c:	cbz	x6, 414610 <__fxstatat@plt+0x11130>
  4145a0:	str	x7, [sp, #72]
  4145a4:	mov	x5, #0x3                   	// #3
  4145a8:	cbz	x7, 414610 <__fxstatat@plt+0x11130>
  4145ac:	ldr	x4, [sp, #288]
  4145b0:	str	x4, [sp, #80]
  4145b4:	mov	x5, #0x4                   	// #4
  4145b8:	cbz	x4, 414610 <__fxstatat@plt+0x11130>
  4145bc:	ldr	x5, [sp, #296]
  4145c0:	str	x5, [sp, #88]
  4145c4:	add	x4, sp, #0x130
  4145c8:	cbz	x5, 414620 <__fxstatat@plt+0x11140>
  4145cc:	ldr	x5, [x4]
  4145d0:	str	x5, [sp, #96]
  4145d4:	add	x4, x4, #0x8
  4145d8:	cbz	x5, 414634 <__fxstatat@plt+0x11154>
  4145dc:	ldr	x5, [x4]
  4145e0:	str	x5, [sp, #104]
  4145e4:	add	x4, x4, #0x8
  4145e8:	cbz	x5, 414648 <__fxstatat@plt+0x11168>
  4145ec:	ldr	x5, [x4]
  4145f0:	str	x5, [sp, #112]
  4145f4:	add	x4, x4, #0x8
  4145f8:	cbz	x5, 41465c <__fxstatat@plt+0x1117c>
  4145fc:	ldr	x4, [x4]
  414600:	str	x4, [sp, #120]
  414604:	cmp	x4, #0x0
  414608:	cset	x5, ne  // ne = any
  41460c:	add	x5, x5, #0x9
  414610:	add	x4, sp, #0x30
  414614:	bl	413eb8 <__fxstatat@plt+0x109d8>
  414618:	ldp	x29, x30, [sp], #288
  41461c:	ret
  414620:	add	x4, sp, #0x30
  414624:	mov	x5, #0x5                   	// #5
  414628:	bl	413eb8 <__fxstatat@plt+0x109d8>
  41462c:	ldp	x29, x30, [sp], #288
  414630:	ret
  414634:	add	x4, sp, #0x30
  414638:	mov	x5, #0x6                   	// #6
  41463c:	bl	413eb8 <__fxstatat@plt+0x109d8>
  414640:	ldp	x29, x30, [sp], #288
  414644:	ret
  414648:	add	x4, sp, #0x30
  41464c:	mov	x5, #0x7                   	// #7
  414650:	bl	413eb8 <__fxstatat@plt+0x109d8>
  414654:	ldp	x29, x30, [sp], #288
  414658:	ret
  41465c:	add	x4, sp, #0x30
  414660:	mov	x5, #0x8                   	// #8
  414664:	bl	413eb8 <__fxstatat@plt+0x109d8>
  414668:	ldp	x29, x30, [sp], #288
  41466c:	ret
  414670:	mov	x5, #0x1                   	// #1
  414674:	b	414610 <__fxstatat@plt+0x11130>
  414678:	mov	x5, #0x0                   	// #0
  41467c:	b	414610 <__fxstatat@plt+0x11130>
  414680:	stp	x29, x30, [sp, #-16]!
  414684:	mov	w2, #0x5                   	// #5
  414688:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  41468c:	mov	x29, sp
  414690:	add	x1, x1, #0xfc8
  414694:	mov	x0, #0x0                   	// #0
  414698:	bl	403350 <dcgettext@plt>
  41469c:	mov	x1, x0
  4146a0:	adrp	x2, 419000 <__fxstatat@plt+0x15b20>
  4146a4:	mov	w0, #0x1                   	// #1
  4146a8:	add	x2, x2, #0xfe0
  4146ac:	bl	402f20 <__printf_chk@plt>
  4146b0:	mov	w2, #0x5                   	// #5
  4146b4:	adrp	x1, 419000 <__fxstatat@plt+0x15b20>
  4146b8:	mov	x0, #0x0                   	// #0
  4146bc:	add	x1, x1, #0xff8
  4146c0:	bl	403350 <dcgettext@plt>
  4146c4:	mov	x1, x0
  4146c8:	adrp	x3, 418000 <__fxstatat@plt+0x14b20>
  4146cc:	add	x3, x3, #0xb8
  4146d0:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  4146d4:	mov	w0, #0x1                   	// #1
  4146d8:	add	x2, x2, #0xe0
  4146dc:	bl	402f20 <__printf_chk@plt>
  4146e0:	mov	w2, #0x5                   	// #5
  4146e4:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  4146e8:	mov	x0, #0x0                   	// #0
  4146ec:	add	x1, x1, #0x10
  4146f0:	bl	403350 <dcgettext@plt>
  4146f4:	ldp	x29, x30, [sp], #16
  4146f8:	adrp	x1, 42e000 <__fxstatat@plt+0x2ab20>
  4146fc:	ldr	x1, [x1, #1360]
  414700:	b	403360 <fputs_unlocked@plt>
  414704:	nop
  414708:	stp	x29, x30, [sp, #-32]!
  41470c:	mov	x29, sp
  414710:	stp	x19, x20, [sp, #16]
  414714:	adrp	x19, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  414718:	add	x20, x19, #0xb40
  41471c:	ldrb	w0, [x19, #2880]
  414720:	cbz	w0, 414734 <__fxstatat@plt+0x11254>
  414724:	ldrb	w0, [x20, #1]
  414728:	ldp	x19, x20, [sp, #16]
  41472c:	ldp	x29, x30, [sp], #32
  414730:	ret
  414734:	bl	402cd0 <geteuid@plt>
  414738:	cmp	w0, #0x0
  41473c:	cset	w0, eq  // eq = none
  414740:	mov	w1, #0x1                   	// #1
  414744:	strb	w1, [x19, #2880]
  414748:	strb	w0, [x20, #1]
  41474c:	ldp	x19, x20, [sp, #16]
  414750:	ldp	x29, x30, [sp], #32
  414754:	ret
  414758:	stp	x29, x30, [sp, #-32]!
  41475c:	umulh	x2, x0, x1
  414760:	mov	x29, sp
  414764:	str	x19, [sp, #16]
  414768:	mul	x19, x0, x1
  41476c:	cmp	x2, #0x0
  414770:	cset	x0, ne  // ne = any
  414774:	tbnz	x19, #63, 41479c <__fxstatat@plt+0x112bc>
  414778:	cbnz	x0, 41479c <__fxstatat@plt+0x112bc>
  41477c:	mov	x0, x19
  414780:	bl	402e80 <malloc@plt>
  414784:	cmp	x0, #0x0
  414788:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  41478c:	b.ne	41479c <__fxstatat@plt+0x112bc>  // b.any
  414790:	ldr	x19, [sp, #16]
  414794:	ldp	x29, x30, [sp], #32
  414798:	ret
  41479c:	bl	414ab8 <__fxstatat@plt+0x115d8>
  4147a0:	stp	x29, x30, [sp, #-32]!
  4147a4:	umulh	x4, x1, x2
  4147a8:	mov	x29, sp
  4147ac:	str	x19, [sp, #16]
  4147b0:	mul	x19, x1, x2
  4147b4:	cmp	x4, #0x0
  4147b8:	cset	x1, ne  // ne = any
  4147bc:	tbnz	x19, #63, 414804 <__fxstatat@plt+0x11324>
  4147c0:	cbnz	x1, 414804 <__fxstatat@plt+0x11324>
  4147c4:	cmp	x19, #0x0
  4147c8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4147cc:	b.ne	4147f0 <__fxstatat@plt+0x11310>  // b.any
  4147d0:	mov	x1, x19
  4147d4:	bl	402fc0 <realloc@plt>
  4147d8:	cmp	x0, #0x0
  4147dc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4147e0:	b.ne	414804 <__fxstatat@plt+0x11324>  // b.any
  4147e4:	ldr	x19, [sp, #16]
  4147e8:	ldp	x29, x30, [sp], #32
  4147ec:	ret
  4147f0:	bl	4031b0 <free@plt>
  4147f4:	mov	x0, #0x0                   	// #0
  4147f8:	ldr	x19, [sp, #16]
  4147fc:	ldp	x29, x30, [sp], #32
  414800:	ret
  414804:	bl	414ab8 <__fxstatat@plt+0x115d8>
  414808:	stp	x29, x30, [sp, #-32]!
  41480c:	mov	x4, x0
  414810:	mov	x29, sp
  414814:	ldr	x3, [x1]
  414818:	str	x19, [sp, #16]
  41481c:	cbz	x0, 41486c <__fxstatat@plt+0x1138c>
  414820:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  414824:	movk	x5, #0x5554
  414828:	udiv	x5, x5, x2
  41482c:	cmp	x5, x3
  414830:	b.ls	4148b8 <__fxstatat@plt+0x113d8>  // b.plast
  414834:	add	x19, x3, #0x1
  414838:	add	x19, x19, x3, lsr #1
  41483c:	str	x19, [x1]
  414840:	mul	x19, x2, x19
  414844:	cbz	x19, 4148a4 <__fxstatat@plt+0x113c4>
  414848:	mov	x0, x4
  41484c:	mov	x1, x19
  414850:	bl	402fc0 <realloc@plt>
  414854:	cmp	x0, #0x0
  414858:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  41485c:	b.ne	4148b8 <__fxstatat@plt+0x113d8>  // b.any
  414860:	ldr	x19, [sp, #16]
  414864:	ldp	x29, x30, [sp], #32
  414868:	ret
  41486c:	cbz	x3, 414890 <__fxstatat@plt+0x113b0>
  414870:	umulh	x0, x3, x2
  414874:	mul	x19, x3, x2
  414878:	cmp	x0, #0x0
  41487c:	cset	x0, ne  // ne = any
  414880:	tbnz	x19, #63, 4148b8 <__fxstatat@plt+0x113d8>
  414884:	cbnz	x0, 4148b8 <__fxstatat@plt+0x113d8>
  414888:	str	x3, [x1]
  41488c:	b	414848 <__fxstatat@plt+0x11368>
  414890:	mov	x3, #0x80                  	// #128
  414894:	cmp	x2, x3
  414898:	udiv	x3, x3, x2
  41489c:	cinc	x3, x3, hi  // hi = pmore
  4148a0:	b	414870 <__fxstatat@plt+0x11390>
  4148a4:	bl	4031b0 <free@plt>
  4148a8:	mov	x0, #0x0                   	// #0
  4148ac:	ldr	x19, [sp, #16]
  4148b0:	ldp	x29, x30, [sp], #32
  4148b4:	ret
  4148b8:	bl	414ab8 <__fxstatat@plt+0x115d8>
  4148bc:	nop
  4148c0:	stp	x29, x30, [sp, #-32]!
  4148c4:	mov	x29, sp
  4148c8:	str	x19, [sp, #16]
  4148cc:	mov	x19, x0
  4148d0:	bl	402e80 <malloc@plt>
  4148d4:	cmp	x0, #0x0
  4148d8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4148dc:	b.ne	4148ec <__fxstatat@plt+0x1140c>  // b.any
  4148e0:	ldr	x19, [sp, #16]
  4148e4:	ldp	x29, x30, [sp], #32
  4148e8:	ret
  4148ec:	bl	414ab8 <__fxstatat@plt+0x115d8>
  4148f0:	stp	x29, x30, [sp, #-32]!
  4148f4:	mov	x29, sp
  4148f8:	str	x19, [sp, #16]
  4148fc:	mov	x19, x0
  414900:	bl	402e80 <malloc@plt>
  414904:	cmp	x0, #0x0
  414908:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  41490c:	b.ne	41491c <__fxstatat@plt+0x1143c>  // b.any
  414910:	ldr	x19, [sp, #16]
  414914:	ldp	x29, x30, [sp], #32
  414918:	ret
  41491c:	bl	414ab8 <__fxstatat@plt+0x115d8>
  414920:	stp	x29, x30, [sp, #-32]!
  414924:	cmp	x1, #0x0
  414928:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  41492c:	mov	x29, sp
  414930:	b.ne	414958 <__fxstatat@plt+0x11478>  // b.any
  414934:	str	x19, [sp, #16]
  414938:	mov	x19, x1
  41493c:	bl	402fc0 <realloc@plt>
  414940:	cmp	x0, #0x0
  414944:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  414948:	b.ne	414968 <__fxstatat@plt+0x11488>  // b.any
  41494c:	ldr	x19, [sp, #16]
  414950:	ldp	x29, x30, [sp], #32
  414954:	ret
  414958:	bl	4031b0 <free@plt>
  41495c:	mov	x0, #0x0                   	// #0
  414960:	ldp	x29, x30, [sp], #32
  414964:	ret
  414968:	bl	414ab8 <__fxstatat@plt+0x115d8>
  41496c:	nop
  414970:	stp	x29, x30, [sp, #-16]!
  414974:	mov	x2, x1
  414978:	mov	x29, sp
  41497c:	ldr	x1, [x1]
  414980:	cbz	x0, 4149b0 <__fxstatat@plt+0x114d0>
  414984:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  414988:	movk	x3, #0x5553
  41498c:	cmp	x1, x3
  414990:	b.hi	4149c4 <__fxstatat@plt+0x114e4>  // b.pmore
  414994:	add	x3, x1, #0x1
  414998:	add	x1, x3, x1, lsr #1
  41499c:	str	x1, [x2]
  4149a0:	bl	402fc0 <realloc@plt>
  4149a4:	cbz	x0, 4149c4 <__fxstatat@plt+0x114e4>
  4149a8:	ldp	x29, x30, [sp], #16
  4149ac:	ret
  4149b0:	cmp	x1, #0x0
  4149b4:	cbnz	x1, 4149c0 <__fxstatat@plt+0x114e0>
  4149b8:	mov	x1, #0x80                  	// #128
  4149bc:	b	41499c <__fxstatat@plt+0x114bc>
  4149c0:	b.ge	41499c <__fxstatat@plt+0x114bc>  // b.tcont
  4149c4:	bl	414ab8 <__fxstatat@plt+0x115d8>
  4149c8:	stp	x29, x30, [sp, #-32]!
  4149cc:	mov	x1, #0x1                   	// #1
  4149d0:	mov	x29, sp
  4149d4:	str	x19, [sp, #16]
  4149d8:	mov	x19, x0
  4149dc:	bl	402fa0 <calloc@plt>
  4149e0:	cmp	x0, #0x0
  4149e4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4149e8:	b.ne	4149f8 <__fxstatat@plt+0x11518>  // b.any
  4149ec:	ldr	x19, [sp, #16]
  4149f0:	ldp	x29, x30, [sp], #32
  4149f4:	ret
  4149f8:	bl	414ab8 <__fxstatat@plt+0x115d8>
  4149fc:	nop
  414a00:	umulh	x4, x0, x1
  414a04:	stp	x29, x30, [sp, #-16]!
  414a08:	mul	x2, x0, x1
  414a0c:	cmp	x4, #0x0
  414a10:	mov	x29, sp
  414a14:	cset	x3, ne  // ne = any
  414a18:	tbnz	x2, #63, 414a30 <__fxstatat@plt+0x11550>
  414a1c:	cbnz	x3, 414a30 <__fxstatat@plt+0x11550>
  414a20:	bl	402fa0 <calloc@plt>
  414a24:	cbz	x0, 414a30 <__fxstatat@plt+0x11550>
  414a28:	ldp	x29, x30, [sp], #16
  414a2c:	ret
  414a30:	bl	414ab8 <__fxstatat@plt+0x115d8>
  414a34:	nop
  414a38:	stp	x29, x30, [sp, #-32]!
  414a3c:	mov	x29, sp
  414a40:	stp	x19, x20, [sp, #16]
  414a44:	mov	x19, x1
  414a48:	mov	x20, x0
  414a4c:	mov	x0, x1
  414a50:	bl	402e80 <malloc@plt>
  414a54:	cmp	x0, #0x0
  414a58:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  414a5c:	b.ne	414a74 <__fxstatat@plt+0x11594>  // b.any
  414a60:	mov	x2, x19
  414a64:	mov	x1, x20
  414a68:	ldp	x19, x20, [sp, #16]
  414a6c:	ldp	x29, x30, [sp], #32
  414a70:	b	402c10 <memcpy@plt>
  414a74:	bl	414ab8 <__fxstatat@plt+0x115d8>
  414a78:	stp	x29, x30, [sp, #-32]!
  414a7c:	mov	x29, sp
  414a80:	stp	x19, x20, [sp, #16]
  414a84:	mov	x20, x0
  414a88:	bl	402c50 <strlen@plt>
  414a8c:	add	x19, x0, #0x1
  414a90:	mov	x0, x19
  414a94:	bl	402e80 <malloc@plt>
  414a98:	cbz	x0, 414ab0 <__fxstatat@plt+0x115d0>
  414a9c:	mov	x2, x19
  414aa0:	mov	x1, x20
  414aa4:	ldp	x19, x20, [sp, #16]
  414aa8:	ldp	x29, x30, [sp], #32
  414aac:	b	402c10 <memcpy@plt>
  414ab0:	bl	414ab8 <__fxstatat@plt+0x115d8>
  414ab4:	nop
  414ab8:	stp	x29, x30, [sp, #-32]!
  414abc:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  414ac0:	mov	w2, #0x5                   	// #5
  414ac4:	mov	x29, sp
  414ac8:	str	x19, [sp, #16]
  414acc:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  414ad0:	ldr	w19, [x0, #1216]
  414ad4:	add	x1, x1, #0x90
  414ad8:	mov	x0, #0x0                   	// #0
  414adc:	bl	403350 <dcgettext@plt>
  414ae0:	adrp	x2, 418000 <__fxstatat@plt+0x14b20>
  414ae4:	mov	x3, x0
  414ae8:	add	x2, x2, #0xdd0
  414aec:	mov	w0, w19
  414af0:	mov	w1, #0x0                   	// #0
  414af4:	bl	402c90 <error@plt>
  414af8:	bl	403070 <abort@plt>
  414afc:	nop
  414b00:	stp	x29, x30, [sp, #-112]!
  414b04:	cmp	w2, #0x24
  414b08:	mov	x29, sp
  414b0c:	stp	x19, x20, [sp, #16]
  414b10:	stp	x21, x22, [sp, #32]
  414b14:	stp	x23, x24, [sp, #48]
  414b18:	stp	x25, x26, [sp, #64]
  414b1c:	b.hi	414f90 <__fxstatat@plt+0x11ab0>  // b.pmore
  414b20:	cmp	x1, #0x0
  414b24:	mov	x19, x0
  414b28:	add	x0, sp, #0x68
  414b2c:	mov	w24, w2
  414b30:	mov	x21, x3
  414b34:	mov	x20, x4
  414b38:	csel	x23, x0, x1, eq  // eq = none
  414b3c:	bl	4033f0 <__errno_location@plt>
  414b40:	str	wzr, [x0]
  414b44:	mov	x22, x0
  414b48:	bl	403140 <__ctype_b_loc@plt>
  414b4c:	ldrb	w5, [x19]
  414b50:	ldr	x6, [x0]
  414b54:	ubfiz	x0, x5, #1, #8
  414b58:	ldrh	w0, [x6, x0]
  414b5c:	tbz	w0, #13, 414b78 <__fxstatat@plt+0x11698>
  414b60:	mov	x3, x19
  414b64:	nop
  414b68:	ldrb	w5, [x3, #1]!
  414b6c:	ubfiz	x4, x5, #1, #8
  414b70:	ldrh	w4, [x6, x4]
  414b74:	tbnz	w4, #13, 414b68 <__fxstatat@plt+0x11688>
  414b78:	cmp	w5, #0x2d
  414b7c:	b.eq	414bf4 <__fxstatat@plt+0x11714>  // b.none
  414b80:	mov	w2, w24
  414b84:	mov	x1, x23
  414b88:	mov	x0, x19
  414b8c:	bl	402c40 <strtoul@plt>
  414b90:	ldr	x25, [x23]
  414b94:	mov	x24, x0
  414b98:	cmp	x25, x19
  414b9c:	b.eq	414be8 <__fxstatat@plt+0x11708>  // b.none
  414ba0:	ldr	w0, [x22]
  414ba4:	cbz	w0, 414be0 <__fxstatat@plt+0x11700>
  414ba8:	cmp	w0, #0x22
  414bac:	mov	w26, #0x1                   	// #1
  414bb0:	b.ne	414bf4 <__fxstatat@plt+0x11714>  // b.any
  414bb4:	cbz	x20, 414bc0 <__fxstatat@plt+0x116e0>
  414bb8:	ldrb	w22, [x25]
  414bbc:	cbnz	w22, 414cb8 <__fxstatat@plt+0x117d8>
  414bc0:	str	x24, [x21]
  414bc4:	mov	w0, w26
  414bc8:	ldp	x19, x20, [sp, #16]
  414bcc:	ldp	x21, x22, [sp, #32]
  414bd0:	ldp	x23, x24, [sp, #48]
  414bd4:	ldp	x25, x26, [sp, #64]
  414bd8:	ldp	x29, x30, [sp], #112
  414bdc:	ret
  414be0:	mov	w26, #0x0                   	// #0
  414be4:	b	414bb4 <__fxstatat@plt+0x116d4>
  414be8:	cbz	x20, 414bf4 <__fxstatat@plt+0x11714>
  414bec:	ldrb	w22, [x19]
  414bf0:	cbnz	w22, 414c14 <__fxstatat@plt+0x11734>
  414bf4:	mov	w26, #0x4                   	// #4
  414bf8:	mov	w0, w26
  414bfc:	ldp	x19, x20, [sp, #16]
  414c00:	ldp	x21, x22, [sp, #32]
  414c04:	ldp	x23, x24, [sp, #48]
  414c08:	ldp	x25, x26, [sp, #64]
  414c0c:	ldp	x29, x30, [sp], #112
  414c10:	ret
  414c14:	mov	w1, w22
  414c18:	mov	x0, x20
  414c1c:	mov	w26, #0x0                   	// #0
  414c20:	mov	x24, #0x1                   	// #1
  414c24:	bl	403240 <strchr@plt>
  414c28:	cbz	x0, 414bf4 <__fxstatat@plt+0x11714>
  414c2c:	sub	w2, w22, #0x45
  414c30:	and	w2, w2, #0xff
  414c34:	cmp	w2, #0x2f
  414c38:	b.hi	414cd0 <__fxstatat@plt+0x117f0>  // b.pmore
  414c3c:	mov	x6, #0x8945                	// #35141
  414c40:	mov	x5, #0x1                   	// #1
  414c44:	movk	x6, #0x30, lsl #16
  414c48:	lsl	x2, x5, x2
  414c4c:	movk	x6, #0x8144, lsl #32
  414c50:	mov	x19, #0x400                 	// #1024
  414c54:	tst	x2, x6
  414c58:	b.ne	414e14 <__fxstatat@plt+0x11934>  // b.any
  414c5c:	cmp	w22, #0x5a
  414c60:	b.eq	414d18 <__fxstatat@plt+0x11838>  // b.none
  414c64:	b.hi	414d34 <__fxstatat@plt+0x11854>  // b.pmore
  414c68:	cmp	w22, #0x4d
  414c6c:	b.eq	414df4 <__fxstatat@plt+0x11914>  // b.none
  414c70:	b.hi	414cfc <__fxstatat@plt+0x1181c>  // b.pmore
  414c74:	cmp	w22, #0x45
  414c78:	b.eq	414f58 <__fxstatat@plt+0x11a78>  // b.none
  414c7c:	b.ls	414cdc <__fxstatat@plt+0x117fc>  // b.plast
  414c80:	cmp	w22, #0x47
  414c84:	b.eq	414d50 <__fxstatat@plt+0x11870>  // b.none
  414c88:	cmp	w22, #0x4b
  414c8c:	b.ne	414cc8 <__fxstatat@plt+0x117e8>  // b.any
  414c90:	umulh	x0, x24, x19
  414c94:	cbnz	x0, 414e08 <__fxstatat@plt+0x11928>
  414c98:	mul	x24, x24, x19
  414c9c:	add	x0, x25, x5
  414ca0:	str	x0, [x23]
  414ca4:	orr	w0, w26, #0x2
  414ca8:	ldrb	w1, [x25, x5]
  414cac:	cmp	w1, #0x0
  414cb0:	csel	w26, w0, w26, ne  // ne = any
  414cb4:	b	414bc0 <__fxstatat@plt+0x116e0>
  414cb8:	mov	w1, w22
  414cbc:	mov	x0, x20
  414cc0:	bl	403240 <strchr@plt>
  414cc4:	cbnz	x0, 414c2c <__fxstatat@plt+0x1174c>
  414cc8:	orr	w26, w26, #0x2
  414ccc:	b	414bc0 <__fxstatat@plt+0x116e0>
  414cd0:	mov	x19, #0x400                 	// #1024
  414cd4:	mov	x5, #0x1                   	// #1
  414cd8:	b	414c5c <__fxstatat@plt+0x1177c>
  414cdc:	cmp	w22, #0x42
  414ce0:	b.ne	414cc8 <__fxstatat@plt+0x117e8>  // b.any
  414ce4:	lsr	x0, x24, #54
  414ce8:	lsl	x24, x24, #10
  414cec:	cmp	x0, #0x0
  414cf0:	csinc	w26, w26, wzr, eq  // eq = none
  414cf4:	csinv	x24, x24, xzr, eq  // eq = none
  414cf8:	b	414c9c <__fxstatat@plt+0x117bc>
  414cfc:	cmp	w22, #0x54
  414d00:	b.eq	414ddc <__fxstatat@plt+0x118fc>  // b.none
  414d04:	cmp	w22, #0x59
  414d08:	b.ne	414dc8 <__fxstatat@plt+0x118e8>  // b.any
  414d0c:	umulh	x0, x24, x19
  414d10:	cbnz	x0, 414f60 <__fxstatat@plt+0x11a80>
  414d14:	mul	x24, x19, x24
  414d18:	umulh	x0, x24, x19
  414d1c:	cbnz	x0, 414f60 <__fxstatat@plt+0x11a80>
  414d20:	mul	x24, x19, x24
  414d24:	umulh	x0, x24, x19
  414d28:	cbnz	x0, 414f60 <__fxstatat@plt+0x11a80>
  414d2c:	mul	x24, x19, x24
  414d30:	b	414dd0 <__fxstatat@plt+0x118f0>
  414d34:	cmp	w22, #0x6b
  414d38:	b.eq	414c90 <__fxstatat@plt+0x117b0>  // b.none
  414d3c:	b.hi	414da0 <__fxstatat@plt+0x118c0>  // b.pmore
  414d40:	cmp	w22, #0x63
  414d44:	b.eq	414c9c <__fxstatat@plt+0x117bc>  // b.none
  414d48:	cmp	w22, #0x67
  414d4c:	b.ne	414d80 <__fxstatat@plt+0x118a0>  // b.any
  414d50:	umulh	x0, x24, x19
  414d54:	cbnz	x0, 414f60 <__fxstatat@plt+0x11a80>
  414d58:	mul	x24, x24, x19
  414d5c:	umulh	x0, x24, x19
  414d60:	cbnz	x0, 414f60 <__fxstatat@plt+0x11a80>
  414d64:	mul	x24, x24, x19
  414d68:	umulh	x0, x24, x19
  414d6c:	cbnz	x0, 414f60 <__fxstatat@plt+0x11a80>
  414d70:	mov	w0, #0x0                   	// #0
  414d74:	mul	x24, x24, x19
  414d78:	orr	w26, w26, w0
  414d7c:	b	414c9c <__fxstatat@plt+0x117bc>
  414d80:	cmp	w22, #0x62
  414d84:	b.ne	414cc8 <__fxstatat@plt+0x117e8>  // b.any
  414d88:	lsr	x0, x24, #55
  414d8c:	lsl	x24, x24, #9
  414d90:	cmp	x0, #0x0
  414d94:	csinc	w26, w26, wzr, eq  // eq = none
  414d98:	csinv	x24, x24, xzr, eq  // eq = none
  414d9c:	b	414c9c <__fxstatat@plt+0x117bc>
  414da0:	cmp	w22, #0x74
  414da4:	b.eq	414ddc <__fxstatat@plt+0x118fc>  // b.none
  414da8:	cmp	w22, #0x77
  414dac:	b.ne	414dec <__fxstatat@plt+0x1190c>  // b.any
  414db0:	lsr	x0, x24, #63
  414db4:	lsl	x24, x24, #1
  414db8:	cmp	x0, #0x0
  414dbc:	csinc	w26, w26, wzr, eq  // eq = none
  414dc0:	csinv	x24, x24, xzr, eq  // eq = none
  414dc4:	b	414c9c <__fxstatat@plt+0x117bc>
  414dc8:	cmp	w22, #0x50
  414dcc:	b.ne	414cc8 <__fxstatat@plt+0x117e8>  // b.any
  414dd0:	umulh	x0, x24, x19
  414dd4:	cbnz	x0, 414f60 <__fxstatat@plt+0x11a80>
  414dd8:	mul	x24, x24, x19
  414ddc:	umulh	x0, x24, x19
  414de0:	cbnz	x0, 414f60 <__fxstatat@plt+0x11a80>
  414de4:	mul	x24, x24, x19
  414de8:	b	414d50 <__fxstatat@plt+0x11870>
  414dec:	cmp	w22, #0x6d
  414df0:	b.ne	414cc8 <__fxstatat@plt+0x117e8>  // b.any
  414df4:	umulh	x0, x24, x19
  414df8:	cbnz	x0, 414e08 <__fxstatat@plt+0x11928>
  414dfc:	mul	x24, x19, x24
  414e00:	umulh	x0, x24, x19
  414e04:	cbz	x0, 414c98 <__fxstatat@plt+0x117b8>
  414e08:	mov	w26, #0x1                   	// #1
  414e0c:	mov	x24, #0xffffffffffffffff    	// #-1
  414e10:	b	414c9c <__fxstatat@plt+0x117bc>
  414e14:	mov	x0, x20
  414e18:	mov	w1, #0x30                  	// #48
  414e1c:	str	x5, [sp, #88]
  414e20:	bl	403240 <strchr@plt>
  414e24:	ldr	x5, [sp, #88]
  414e28:	cbz	x0, 414c5c <__fxstatat@plt+0x1177c>
  414e2c:	ldrb	w0, [x25, #1]
  414e30:	cmp	w0, #0x44
  414e34:	b.eq	414e9c <__fxstatat@plt+0x119bc>  // b.none
  414e38:	cmp	w0, #0x69
  414e3c:	b.eq	414e88 <__fxstatat@plt+0x119a8>  // b.none
  414e40:	cmp	w0, #0x42
  414e44:	b.eq	414e9c <__fxstatat@plt+0x119bc>  // b.none
  414e48:	cmp	w22, #0x5a
  414e4c:	b.eq	414d18 <__fxstatat@plt+0x11838>  // b.none
  414e50:	b.hi	414ed8 <__fxstatat@plt+0x119f8>  // b.pmore
  414e54:	cmp	w22, #0x4d
  414e58:	b.eq	414df4 <__fxstatat@plt+0x11914>  // b.none
  414e5c:	b.hi	414ebc <__fxstatat@plt+0x119dc>  // b.pmore
  414e60:	cmp	w22, #0x45
  414e64:	b.eq	414f50 <__fxstatat@plt+0x11a70>  // b.none
  414e68:	b.ls	414ea8 <__fxstatat@plt+0x119c8>  // b.plast
  414e6c:	cmp	w22, #0x47
  414e70:	b.eq	414f70 <__fxstatat@plt+0x11a90>  // b.none
  414e74:	cmp	w22, #0x4b
  414e78:	b.ne	414cc8 <__fxstatat@plt+0x117e8>  // b.any
  414e7c:	mov	x5, #0x1                   	// #1
  414e80:	mov	x19, #0x400                 	// #1024
  414e84:	b	414c90 <__fxstatat@plt+0x117b0>
  414e88:	ldrb	w1, [x25, #2]
  414e8c:	mov	x0, #0x3                   	// #3
  414e90:	cmp	w1, #0x42
  414e94:	csel	x5, x5, x0, ne  // ne = any
  414e98:	b	414c5c <__fxstatat@plt+0x1177c>
  414e9c:	mov	x19, #0x3e8                 	// #1000
  414ea0:	mov	x5, #0x2                   	// #2
  414ea4:	b	414c5c <__fxstatat@plt+0x1177c>
  414ea8:	cmp	w22, #0x42
  414eac:	mov	x5, #0x1                   	// #1
  414eb0:	b.eq	414ce4 <__fxstatat@plt+0x11804>  // b.none
  414eb4:	orr	w26, w26, #0x2
  414eb8:	b	414bc0 <__fxstatat@plt+0x116e0>
  414ebc:	cmp	w22, #0x54
  414ec0:	b.eq	414f84 <__fxstatat@plt+0x11aa4>  // b.none
  414ec4:	cmp	w22, #0x59
  414ec8:	b.ne	414f04 <__fxstatat@plt+0x11a24>  // b.any
  414ecc:	mov	x5, #0x1                   	// #1
  414ed0:	mov	x19, #0x400                 	// #1024
  414ed4:	b	414d0c <__fxstatat@plt+0x1182c>
  414ed8:	cmp	w22, #0x67
  414edc:	b.eq	414d50 <__fxstatat@plt+0x11870>  // b.none
  414ee0:	b.ls	414f34 <__fxstatat@plt+0x11a54>  // b.plast
  414ee4:	cmp	w22, #0x74
  414ee8:	b.eq	414f84 <__fxstatat@plt+0x11aa4>  // b.none
  414eec:	b.ls	414f18 <__fxstatat@plt+0x11a38>  // b.plast
  414ef0:	cmp	w22, #0x77
  414ef4:	mov	x5, #0x1                   	// #1
  414ef8:	b.eq	414db0 <__fxstatat@plt+0x118d0>  // b.none
  414efc:	orr	w26, w26, #0x2
  414f00:	b	414bc0 <__fxstatat@plt+0x116e0>
  414f04:	cmp	w22, #0x50
  414f08:	b.ne	414cc8 <__fxstatat@plt+0x117e8>  // b.any
  414f0c:	mov	x5, #0x1                   	// #1
  414f10:	mov	x19, #0x400                 	// #1024
  414f14:	b	414dd0 <__fxstatat@plt+0x118f0>
  414f18:	cmp	w22, #0x6b
  414f1c:	b.eq	414e7c <__fxstatat@plt+0x1199c>  // b.none
  414f20:	cmp	w22, #0x6d
  414f24:	b.ne	414cc8 <__fxstatat@plt+0x117e8>  // b.any
  414f28:	mov	x5, #0x1                   	// #1
  414f2c:	mov	x19, #0x400                 	// #1024
  414f30:	b	414df4 <__fxstatat@plt+0x11914>
  414f34:	cmp	w22, #0x62
  414f38:	b.eq	414f7c <__fxstatat@plt+0x11a9c>  // b.none
  414f3c:	cmp	w22, #0x63
  414f40:	mov	x5, #0x1                   	// #1
  414f44:	b.eq	414c9c <__fxstatat@plt+0x117bc>  // b.none
  414f48:	orr	w26, w26, #0x2
  414f4c:	b	414bc0 <__fxstatat@plt+0x116e0>
  414f50:	mov	x5, #0x1                   	// #1
  414f54:	mov	x19, #0x400                 	// #1024
  414f58:	umulh	x0, x24, x19
  414f5c:	cbz	x0, 414d2c <__fxstatat@plt+0x1184c>
  414f60:	mov	w0, #0x1                   	// #1
  414f64:	mov	x24, #0xffffffffffffffff    	// #-1
  414f68:	orr	w26, w26, w0
  414f6c:	b	414c9c <__fxstatat@plt+0x117bc>
  414f70:	mov	x5, #0x1                   	// #1
  414f74:	mov	x19, #0x400                 	// #1024
  414f78:	b	414d50 <__fxstatat@plt+0x11870>
  414f7c:	mov	x5, #0x1                   	// #1
  414f80:	b	414d88 <__fxstatat@plt+0x118a8>
  414f84:	mov	x5, #0x1                   	// #1
  414f88:	mov	x19, #0x400                 	// #1024
  414f8c:	b	414ddc <__fxstatat@plt+0x118fc>
  414f90:	adrp	x3, 41a000 <__fxstatat@plt+0x16b20>
  414f94:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  414f98:	adrp	x0, 41a000 <__fxstatat@plt+0x16b20>
  414f9c:	add	x3, x3, #0xe0
  414fa0:	add	x1, x1, #0xa8
  414fa4:	add	x0, x0, #0xb8
  414fa8:	mov	w2, #0x54                  	// #84
  414fac:	bl	4033e0 <__assert_fail@plt>
  414fb0:	stp	x29, x30, [sp, #-128]!
  414fb4:	mov	x29, sp
  414fb8:	stp	x23, x24, [sp, #48]
  414fbc:	mov	x24, x1
  414fc0:	stp	x19, x20, [sp, #16]
  414fc4:	mov	x20, x0
  414fc8:	ldp	x0, x1, [x1]
  414fcc:	stp	x0, x1, [sp, #96]
  414fd0:	ldp	x0, x1, [x24, #16]
  414fd4:	stp	x21, x22, [sp, #32]
  414fd8:	ldr	w22, [x24, #24]
  414fdc:	stp	x25, x26, [sp, #64]
  414fe0:	stp	x0, x1, [sp, #112]
  414fe4:	ldr	x21, [x24]
  414fe8:	cbz	x20, 41515c <__fxstatat@plt+0x11c7c>
  414fec:	mov	x19, #0x0                   	// #0
  414ff0:	mov	x23, #0xffffffffffffffff    	// #-1
  414ff4:	stp	x27, x28, [sp, #80]
  414ff8:	mov	x28, x20
  414ffc:	ldr	w27, [sp, #120]
  415000:	ldp	x26, x25, [sp, #96]
  415004:	b	41502c <__fxstatat@plt+0x11b4c>
  415008:	mov	x3, x26
  41500c:	mov	x26, x2
  415010:	str	x2, [sp, #96]
  415014:	ldr	x0, [x3]
  415018:	bl	402c50 <strlen@plt>
  41501c:	adds	x19, x0, x19
  415020:	csel	x19, x19, x23, cc  // cc = lo, ul, last
  415024:	subs	x28, x28, #0x1
  415028:	b.eq	41507c <__fxstatat@plt+0x11b9c>  // b.none
  41502c:	add	x2, x26, #0xf
  415030:	add	w1, w27, #0x8
  415034:	and	x2, x2, #0xfffffffffffffff8
  415038:	tbz	w27, #31, 415008 <__fxstatat@plt+0x11b28>
  41503c:	str	w1, [sp, #120]
  415040:	add	x0, x26, #0xf
  415044:	add	x3, x25, w27, sxtw
  415048:	and	x0, x0, #0xfffffffffffffff8
  41504c:	mov	w27, w1
  415050:	cmp	w1, #0x0
  415054:	b.le	415014 <__fxstatat@plt+0x11b34>
  415058:	mov	x3, x26
  41505c:	str	x0, [sp, #96]
  415060:	mov	x26, x0
  415064:	ldr	x0, [x3]
  415068:	bl	402c50 <strlen@plt>
  41506c:	adds	x19, x0, x19
  415070:	csel	x19, x19, x23, cc  // cc = lo, ul, last
  415074:	subs	x28, x28, #0x1
  415078:	b.ne	41502c <__fxstatat@plt+0x11b4c>  // b.any
  41507c:	mov	x0, #0x7fffffff            	// #2147483647
  415080:	cmp	x19, x0
  415084:	b.hi	41512c <__fxstatat@plt+0x11c4c>  // b.pmore
  415088:	add	x0, x19, #0x1
  41508c:	bl	4148f0 <__fxstatat@plt+0x11410>
  415090:	mov	x25, x0
  415094:	mov	x23, x0
  415098:	b	4150d0 <__fxstatat@plt+0x11bf0>
  41509c:	mov	x1, x21
  4150a0:	and	x21, x2, #0xfffffffffffffff8
  4150a4:	ldr	x19, [x1]
  4150a8:	mov	x0, x19
  4150ac:	bl	402c50 <strlen@plt>
  4150b0:	mov	x1, x19
  4150b4:	mov	x19, x0
  4150b8:	mov	x2, x19
  4150bc:	mov	x0, x23
  4150c0:	bl	402c10 <memcpy@plt>
  4150c4:	add	x23, x23, x19
  4150c8:	subs	x20, x20, #0x1
  4150cc:	b.eq	415108 <__fxstatat@plt+0x11c28>  // b.none
  4150d0:	add	x2, x21, #0xf
  4150d4:	add	w0, w22, #0x8
  4150d8:	tbz	w22, #31, 41509c <__fxstatat@plt+0x11bbc>
  4150dc:	add	x2, x21, #0xf
  4150e0:	cmp	w0, #0x0
  4150e4:	b.le	4150f8 <__fxstatat@plt+0x11c18>
  4150e8:	mov	x1, x21
  4150ec:	mov	w22, w0
  4150f0:	and	x21, x2, #0xfffffffffffffff8
  4150f4:	b	4150a4 <__fxstatat@plt+0x11bc4>
  4150f8:	ldr	x1, [x24, #8]
  4150fc:	add	x1, x1, w22, sxtw
  415100:	mov	w22, w0
  415104:	b	4150a4 <__fxstatat@plt+0x11bc4>
  415108:	ldp	x27, x28, [sp, #80]
  41510c:	strb	wzr, [x23]
  415110:	mov	x0, x25
  415114:	ldp	x19, x20, [sp, #16]
  415118:	ldp	x21, x22, [sp, #32]
  41511c:	ldp	x23, x24, [sp, #48]
  415120:	ldp	x25, x26, [sp, #64]
  415124:	ldp	x29, x30, [sp], #128
  415128:	ret
  41512c:	bl	4033f0 <__errno_location@plt>
  415130:	mov	x25, #0x0                   	// #0
  415134:	mov	w1, #0x4b                  	// #75
  415138:	ldp	x27, x28, [sp, #80]
  41513c:	str	w1, [x0]
  415140:	mov	x0, x25
  415144:	ldp	x19, x20, [sp, #16]
  415148:	ldp	x21, x22, [sp, #32]
  41514c:	ldp	x23, x24, [sp, #48]
  415150:	ldp	x25, x26, [sp, #64]
  415154:	ldp	x29, x30, [sp], #128
  415158:	ret
  41515c:	mov	x0, #0x1                   	// #1
  415160:	bl	4148f0 <__fxstatat@plt+0x11410>
  415164:	mov	x23, x0
  415168:	mov	x25, x0
  41516c:	b	41510c <__fxstatat@plt+0x11c2c>
  415170:	mov	x2, x0
  415174:	stp	x29, x30, [sp, #-96]!
  415178:	mov	x4, x0
  41517c:	mov	x29, sp
  415180:	ldrb	w3, [x2]
  415184:	mov	x0, #0x0                   	// #0
  415188:	cbnz	w3, 4151a8 <__fxstatat@plt+0x11cc8>
  41518c:	b	415204 <__fxstatat@plt+0x11d24>
  415190:	ldrb	w3, [x4, #1]
  415194:	cmp	w3, #0x73
  415198:	b.ne	4151b0 <__fxstatat@plt+0x11cd0>  // b.any
  41519c:	ldrb	w3, [x4, #2]!
  4151a0:	add	x0, x0, #0x1
  4151a4:	cbz	w3, 415204 <__fxstatat@plt+0x11d24>
  4151a8:	cmp	w3, #0x25
  4151ac:	b.eq	415190 <__fxstatat@plt+0x11cb0>  // b.none
  4151b0:	ldp	x6, x7, [x1]
  4151b4:	add	x3, sp, #0x10
  4151b8:	ldp	x4, x5, [x1, #16]
  4151bc:	add	x0, sp, #0x38
  4151c0:	mov	w1, #0x1                   	// #1
  4151c4:	stp	x6, x7, [sp, #16]
  4151c8:	stp	x4, x5, [sp, #32]
  4151cc:	stp	x6, x7, [sp, #64]
  4151d0:	stp	x4, x5, [sp, #80]
  4151d4:	bl	402ec0 <__vasprintf_chk@plt>
  4151d8:	tbnz	w0, #31, 4151e8 <__fxstatat@plt+0x11d08>
  4151dc:	ldr	x0, [sp, #56]
  4151e0:	ldp	x29, x30, [sp], #96
  4151e4:	ret
  4151e8:	bl	4033f0 <__errno_location@plt>
  4151ec:	mov	x1, x0
  4151f0:	mov	x0, #0x0                   	// #0
  4151f4:	ldr	w1, [x1]
  4151f8:	cmp	w1, #0xc
  4151fc:	b.ne	4151e0 <__fxstatat@plt+0x11d00>  // b.any
  415200:	bl	414ab8 <__fxstatat@plt+0x115d8>
  415204:	ldp	x4, x5, [x1]
  415208:	ldp	x2, x3, [x1, #16]
  41520c:	add	x1, sp, #0x10
  415210:	stp	x4, x5, [sp, #16]
  415214:	stp	x2, x3, [sp, #32]
  415218:	bl	414fb0 <__fxstatat@plt+0x11ad0>
  41521c:	ldp	x29, x30, [sp], #96
  415220:	ret
  415224:	nop
  415228:	stp	x29, x30, [sp, #-48]!
  41522c:	adrp	x3, 42e000 <__fxstatat@plt+0x2ab20>
  415230:	mov	w2, #0xa                   	// #10
  415234:	mov	x29, sp
  415238:	ldr	x3, [x3, #1368]
  41523c:	add	x1, sp, #0x28
  415240:	add	x0, sp, #0x20
  415244:	str	x19, [sp, #16]
  415248:	mov	w19, #0x0                   	// #0
  41524c:	stp	xzr, xzr, [sp, #32]
  415250:	bl	403440 <__getdelim@plt>
  415254:	cmp	x0, #0x0
  415258:	b.le	41527c <__fxstatat@plt+0x11d9c>
  41525c:	sub	x1, x0, #0x1
  415260:	ldr	x0, [sp, #32]
  415264:	ldrb	w2, [x0, x1]
  415268:	cmp	w2, #0xa
  41526c:	b.eq	415294 <__fxstatat@plt+0x11db4>  // b.none
  415270:	bl	402cb0 <rpmatch@plt>
  415274:	cmp	w0, #0x0
  415278:	cset	w19, gt
  41527c:	ldr	x0, [sp, #32]
  415280:	bl	4031b0 <free@plt>
  415284:	mov	w0, w19
  415288:	ldr	x19, [sp, #16]
  41528c:	ldp	x29, x30, [sp], #48
  415290:	ret
  415294:	strb	wzr, [x0, x1]
  415298:	ldr	x0, [sp, #32]
  41529c:	b	415270 <__fxstatat@plt+0x11d90>
  4152a0:	stp	x29, x30, [sp, #-32]!
  4152a4:	mov	x29, sp
  4152a8:	str	x19, [sp, #16]
  4152ac:	mov	x19, x0
  4152b0:	cbz	x0, 4152c4 <__fxstatat@plt+0x11de4>
  4152b4:	bl	403370 <__freading@plt>
  4152b8:	cbz	w0, 4152c4 <__fxstatat@plt+0x11de4>
  4152bc:	ldr	w0, [x19]
  4152c0:	tbnz	w0, #8, 4152d4 <__fxstatat@plt+0x11df4>
  4152c4:	mov	x0, x19
  4152c8:	ldr	x19, [sp, #16]
  4152cc:	ldp	x29, x30, [sp], #32
  4152d0:	b	4032b0 <fflush@plt>
  4152d4:	mov	x0, x19
  4152d8:	mov	w2, #0x1                   	// #1
  4152dc:	mov	x1, #0x0                   	// #0
  4152e0:	bl	415338 <__fxstatat@plt+0x11e58>
  4152e4:	mov	x0, x19
  4152e8:	ldr	x19, [sp, #16]
  4152ec:	ldp	x29, x30, [sp], #32
  4152f0:	b	4032b0 <fflush@plt>
  4152f4:	nop
  4152f8:	ldp	x1, x2, [x0, #32]
  4152fc:	cmp	x2, x1
  415300:	b.hi	41532c <__fxstatat@plt+0x11e4c>  // b.pmore
  415304:	ldp	x3, x1, [x0, #8]
  415308:	ldr	w2, [x0]
  41530c:	sub	x1, x1, x3
  415310:	tbz	w2, #8, 415324 <__fxstatat@plt+0x11e44>
  415314:	ldr	x2, [x0, #72]
  415318:	ldr	x0, [x0, #88]
  41531c:	sub	x0, x0, x2
  415320:	add	x1, x1, x0
  415324:	mov	x0, x1
  415328:	ret
  41532c:	mov	x0, #0x0                   	// #0
  415330:	ret
  415334:	nop
  415338:	stp	x29, x30, [sp, #-48]!
  41533c:	mov	x29, sp
  415340:	ldp	x3, x4, [x0, #8]
  415344:	str	x19, [sp, #16]
  415348:	mov	x19, x0
  41534c:	cmp	x4, x3
  415350:	b.eq	415364 <__fxstatat@plt+0x11e84>  // b.none
  415354:	mov	x0, x19
  415358:	ldr	x19, [sp, #16]
  41535c:	ldp	x29, x30, [sp], #48
  415360:	b	403190 <fseeko@plt>
  415364:	ldp	x3, x4, [x0, #32]
  415368:	cmp	x4, x3
  41536c:	b.ne	415354 <__fxstatat@plt+0x11e74>  // b.any
  415370:	ldr	x3, [x0, #72]
  415374:	cbnz	x3, 415354 <__fxstatat@plt+0x11e74>
  415378:	str	x1, [sp, #32]
  41537c:	str	w2, [sp, #44]
  415380:	bl	402e10 <fileno@plt>
  415384:	ldr	w2, [sp, #44]
  415388:	ldr	x1, [sp, #32]
  41538c:	bl	402dd0 <lseek@plt>
  415390:	mov	x1, x0
  415394:	cmn	x0, #0x1
  415398:	b.eq	4153b0 <__fxstatat@plt+0x11ed0>  // b.none
  41539c:	ldr	w2, [x19]
  4153a0:	mov	w0, #0x0                   	// #0
  4153a4:	str	x1, [x19, #144]
  4153a8:	and	w1, w2, #0xffffffef
  4153ac:	str	w1, [x19]
  4153b0:	ldr	x19, [sp, #16]
  4153b4:	ldp	x29, x30, [sp], #48
  4153b8:	ret
  4153bc:	nop
  4153c0:	stp	x29, x30, [sp, #-64]!
  4153c4:	cmp	x0, #0x0
  4153c8:	add	x4, sp, #0x3c
  4153cc:	mov	x29, sp
  4153d0:	stp	x19, x20, [sp, #16]
  4153d4:	csel	x19, x4, x0, eq  // eq = none
  4153d8:	mov	x20, x2
  4153dc:	mov	x0, x19
  4153e0:	str	x21, [sp, #32]
  4153e4:	mov	x21, x1
  4153e8:	bl	402c00 <mbrtowc@plt>
  4153ec:	cmp	x20, #0x0
  4153f0:	mov	x20, x0
  4153f4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4153f8:	b.hi	415410 <__fxstatat@plt+0x11f30>  // b.pmore
  4153fc:	mov	x0, x20
  415400:	ldp	x19, x20, [sp, #16]
  415404:	ldr	x21, [sp, #32]
  415408:	ldp	x29, x30, [sp], #64
  41540c:	ret
  415410:	mov	w0, #0x0                   	// #0
  415414:	bl	415f00 <__fxstatat@plt+0x12a20>
  415418:	tst	w0, #0xff
  41541c:	b.ne	4153fc <__fxstatat@plt+0x11f1c>  // b.any
  415420:	ldrb	w0, [x21]
  415424:	mov	x20, #0x1                   	// #1
  415428:	str	w0, [x19]
  41542c:	mov	x0, x20
  415430:	ldp	x19, x20, [sp, #16]
  415434:	ldr	x21, [sp, #32]
  415438:	ldp	x29, x30, [sp], #64
  41543c:	ret
  415440:	stp	x29, x30, [sp, #-32]!
  415444:	mov	w3, w1
  415448:	and	w1, w1, #0xf000
  41544c:	mov	x29, sp
  415450:	cmp	w1, #0x1, lsl #12
  415454:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  415458:	b.eq	415480 <__fxstatat@plt+0x11fa0>  // b.none
  41545c:	mov	x4, x2
  415460:	mov	x1, x0
  415464:	mov	w2, w3
  415468:	mov	w0, #0x0                   	// #0
  41546c:	add	x3, sp, #0x18
  415470:	str	x4, [sp, #24]
  415474:	bl	402ce0 <__xmknod@plt>
  415478:	ldp	x29, x30, [sp], #32
  41547c:	ret
  415480:	and	w1, w3, #0xffffefff
  415484:	bl	402de0 <mkfifo@plt>
  415488:	ldp	x29, x30, [sp], #32
  41548c:	ret
  415490:	stp	x29, x30, [sp, #-48]!
  415494:	mov	w1, #0x0                   	// #0
  415498:	mov	x29, sp
  41549c:	add	x2, sp, #0x28
  4154a0:	stp	x19, x20, [sp, #16]
  4154a4:	mov	x19, x0
  4154a8:	bl	403220 <acl_get_entry@plt>
  4154ac:	cmp	w0, #0x0
  4154b0:	b.le	415500 <__fxstatat@plt+0x12020>
  4154b4:	mov	w20, #0x20                  	// #32
  4154b8:	b	4154dc <__fxstatat@plt+0x11ffc>
  4154bc:	ldr	w3, [sp, #36]
  4154c0:	cmp	w3, w1
  4154c4:	ccmp	w3, #0x4, #0x4, ne  // ne = any
  4154c8:	ccmp	w3, w20, #0x4, ne  // ne = any
  4154cc:	b.ne	41550c <__fxstatat@plt+0x1202c>  // b.any
  4154d0:	bl	403220 <acl_get_entry@plt>
  4154d4:	cmp	w0, #0x0
  4154d8:	b.le	415500 <__fxstatat@plt+0x12020>
  4154dc:	ldr	x0, [sp, #40]
  4154e0:	add	x1, sp, #0x24
  4154e4:	bl	402f30 <acl_get_tag_type@plt>
  4154e8:	mov	w3, w0
  4154ec:	add	x2, sp, #0x28
  4154f0:	mov	x0, x19
  4154f4:	mov	w1, #0x1                   	// #1
  4154f8:	tbz	w3, #31, 4154bc <__fxstatat@plt+0x11fdc>
  4154fc:	mov	w0, #0xffffffff            	// #-1
  415500:	ldp	x19, x20, [sp, #16]
  415504:	ldp	x29, x30, [sp], #48
  415508:	ret
  41550c:	mov	w0, #0x1                   	// #1
  415510:	ldp	x19, x20, [sp, #16]
  415514:	ldp	x29, x30, [sp], #48
  415518:	ret
  41551c:	nop
  415520:	stp	x29, x30, [sp, #-16]!
  415524:	mov	x29, sp
  415528:	bl	402cc0 <acl_entries@plt>
  41552c:	cmp	w0, #0x0
  415530:	cset	w0, gt
  415534:	ldp	x29, x30, [sp], #16
  415538:	ret
  41553c:	nop
  415540:	stp	x29, x30, [sp, #-32]!
  415544:	mov	x29, sp
  415548:	str	x19, [sp, #16]
  41554c:	mov	x19, x0
  415550:	ldr	x0, [x0, #8]
  415554:	cbz	x0, 41555c <__fxstatat@plt+0x1207c>
  415558:	bl	4034d0 <acl_free@plt>
  41555c:	ldr	x0, [x19, #16]
  415560:	cbz	x0, 415570 <__fxstatat@plt+0x12090>
  415564:	ldr	x19, [sp, #16]
  415568:	ldp	x29, x30, [sp], #32
  41556c:	b	4034d0 <acl_free@plt>
  415570:	ldr	x19, [sp, #16]
  415574:	ldp	x29, x30, [sp], #32
  415578:	ret
  41557c:	nop
  415580:	stp	x29, x30, [sp, #-48]!
  415584:	cmn	w1, #0x1
  415588:	mov	x29, sp
  41558c:	stp	xzr, xzr, [x3]
  415590:	str	w2, [x3]
  415594:	stp	x19, x20, [sp, #16]
  415598:	mov	x19, x3
  41559c:	mov	w20, w2
  4155a0:	stp	xzr, xzr, [x3, #16]
  4155a4:	str	x21, [sp, #32]
  4155a8:	mov	x21, x0
  4155ac:	b.eq	4155e0 <__fxstatat@plt+0x12100>  // b.none
  4155b0:	mov	w0, w1
  4155b4:	bl	403000 <acl_get_fd@plt>
  4155b8:	str	x0, [x19, #8]
  4155bc:	cbz	x0, 4155f0 <__fxstatat@plt+0x12110>
  4155c0:	and	w1, w20, #0xf000
  4155c4:	mov	w0, #0x0                   	// #0
  4155c8:	cmp	w1, #0x4, lsl #12
  4155cc:	b.eq	415614 <__fxstatat@plt+0x12134>  // b.none
  4155d0:	ldp	x19, x20, [sp, #16]
  4155d4:	ldr	x21, [sp, #32]
  4155d8:	ldp	x29, x30, [sp], #48
  4155dc:	ret
  4155e0:	mov	w1, #0x8000                	// #32768
  4155e4:	bl	403180 <acl_get_file@plt>
  4155e8:	str	x0, [x19, #8]
  4155ec:	cbnz	x0, 4155c0 <__fxstatat@plt+0x120e0>
  4155f0:	bl	4033f0 <__errno_location@plt>
  4155f4:	ldr	w0, [x0]
  4155f8:	bl	417120 <__fxstatat@plt+0x13c40>
  4155fc:	and	w0, w0, #0xff
  415600:	neg	w0, w0
  415604:	ldp	x19, x20, [sp, #16]
  415608:	ldr	x21, [sp, #32]
  41560c:	ldp	x29, x30, [sp], #48
  415610:	ret
  415614:	mov	x0, x21
  415618:	bl	403180 <acl_get_file@plt>
  41561c:	str	x0, [x19, #16]
  415620:	cmp	x0, #0x0
  415624:	csetm	w0, eq  // eq = none
  415628:	ldp	x19, x20, [sp, #16]
  41562c:	ldr	x21, [sp, #32]
  415630:	ldp	x29, x30, [sp], #48
  415634:	ret
  415638:	mov	w3, w1
  41563c:	mov	w1, w2
  415640:	cmn	w3, #0x1
  415644:	b.eq	415650 <__fxstatat@plt+0x12170>  // b.none
  415648:	mov	w0, w3
  41564c:	b	402f80 <fchmod@plt>
  415650:	b	402ea0 <chmod@plt>
  415654:	nop
  415658:	stp	x29, x30, [sp, #-64]!
  41565c:	mov	x29, sp
  415660:	stp	x19, x20, [sp, #16]
  415664:	mov	x19, x0
  415668:	stp	x21, x22, [sp, #32]
  41566c:	mov	x22, x1
  415670:	ldr	w1, [x0]
  415674:	stp	x23, x24, [sp, #48]
  415678:	mov	w21, w2
  41567c:	ands	w23, w1, #0xe00
  415680:	b.ne	415708 <__fxstatat@plt+0x12228>  // b.any
  415684:	ldrb	w0, [x0, #24]
  415688:	cbnz	w0, 415850 <__fxstatat@plt+0x12370>
  41568c:	ldr	x1, [x19, #8]
  415690:	cbz	x1, 415730 <__fxstatat@plt+0x12250>
  415694:	cmn	w21, #0x1
  415698:	b.eq	415800 <__fxstatat@plt+0x12320>  // b.none
  41569c:	mov	w0, w21
  4156a0:	bl	402c60 <acl_set_fd@plt>
  4156a4:	mov	w20, w0
  4156a8:	cbz	w20, 41578c <__fxstatat@plt+0x122ac>
  4156ac:	bl	4033f0 <__errno_location@plt>
  4156b0:	ldr	w24, [x0]
  4156b4:	mov	x20, x0
  4156b8:	mov	w0, w24
  4156bc:	bl	417120 <__fxstatat@plt+0x13c40>
  4156c0:	tst	w0, #0xff
  4156c4:	b.ne	4157c8 <__fxstatat@plt+0x122e8>  // b.any
  4156c8:	ldr	x0, [x19, #8]
  4156cc:	mov	w1, #0x1                   	// #1
  4156d0:	strb	w1, [x19, #24]
  4156d4:	bl	415490 <__fxstatat@plt+0x11fb0>
  4156d8:	mov	w24, w0
  4156dc:	cbnz	w0, 4157c4 <__fxstatat@plt+0x122e4>
  4156e0:	ldrb	w0, [x19, #24]
  4156e4:	cbz	w0, 4157d0 <__fxstatat@plt+0x122f0>
  4156e8:	mov	w20, #0x0                   	// #0
  4156ec:	cbz	w23, 4158b4 <__fxstatat@plt+0x123d4>
  4156f0:	mov	w0, w20
  4156f4:	ldp	x19, x20, [sp, #16]
  4156f8:	ldp	x21, x22, [sp, #32]
  4156fc:	ldp	x23, x24, [sp, #48]
  415700:	ldp	x29, x30, [sp], #64
  415704:	ret
  415708:	cmn	w2, #0x1
  41570c:	b.eq	41581c <__fxstatat@plt+0x1233c>  // b.none
  415710:	mov	w0, w2
  415714:	bl	402f80 <fchmod@plt>
  415718:	mov	w20, w0
  41571c:	cbnz	w20, 4157f8 <__fxstatat@plt+0x12318>
  415720:	ldrb	w0, [x19, #24]
  415724:	cbnz	w0, 4156f0 <__fxstatat@plt+0x12210>
  415728:	ldr	x1, [x19, #8]
  41572c:	cbnz	x1, 415694 <__fxstatat@plt+0x121b4>
  415730:	ldr	w0, [x19]
  415734:	bl	402ff0 <acl_from_mode@plt>
  415738:	str	x0, [x19, #8]
  41573c:	cbz	x0, 4157f0 <__fxstatat@plt+0x12310>
  415740:	mov	w24, #0x0                   	// #0
  415744:	cmn	w21, #0x1
  415748:	b.eq	415884 <__fxstatat@plt+0x123a4>  // b.none
  41574c:	mov	x1, x0
  415750:	mov	w0, w21
  415754:	bl	402c60 <acl_set_fd@plt>
  415758:	mov	w20, w0
  41575c:	cbz	w20, 41582c <__fxstatat@plt+0x1234c>
  415760:	bl	4033f0 <__errno_location@plt>
  415764:	ldr	w0, [x0]
  415768:	bl	417120 <__fxstatat@plt+0x13c40>
  41576c:	tst	w0, #0xff
  415770:	b.eq	41589c <__fxstatat@plt+0x123bc>  // b.none
  415774:	cbnz	w24, 4158a8 <__fxstatat@plt+0x123c8>
  415778:	cbnz	w23, 4156f0 <__fxstatat@plt+0x12210>
  41577c:	bl	4033f0 <__errno_location@plt>
  415780:	ldr	w24, [x0]
  415784:	ldr	w1, [x19]
  415788:	b	415854 <__fxstatat@plt+0x12374>
  41578c:	ldr	w21, [x19]
  415790:	and	w21, w21, #0xf000
  415794:	cmp	w21, #0x4, lsl #12
  415798:	b.ne	4156f0 <__fxstatat@plt+0x12210>  // b.any
  41579c:	ldr	x0, [x19, #16]
  4157a0:	cbz	x0, 4157ac <__fxstatat@plt+0x122cc>
  4157a4:	bl	415520 <__fxstatat@plt+0x12040>
  4157a8:	cbnz	w0, 4158e0 <__fxstatat@plt+0x12400>
  4157ac:	mov	x0, x22
  4157b0:	ldp	x19, x20, [sp, #16]
  4157b4:	ldp	x21, x22, [sp, #32]
  4157b8:	ldp	x23, x24, [sp, #48]
  4157bc:	ldp	x29, x30, [sp], #64
  4157c0:	b	402e30 <acl_delete_def_file@plt>
  4157c4:	ldr	w24, [x20]
  4157c8:	ldrb	w0, [x19, #24]
  4157cc:	cbnz	w0, 415900 <__fxstatat@plt+0x12420>
  4157d0:	ldr	x0, [x19, #8]
  4157d4:	cbz	x0, 4157dc <__fxstatat@plt+0x122fc>
  4157d8:	bl	4034d0 <acl_free@plt>
  4157dc:	ldr	w0, [x19]
  4157e0:	bl	402ff0 <acl_from_mode@plt>
  4157e4:	str	x0, [x19, #8]
  4157e8:	cbnz	x0, 415744 <__fxstatat@plt+0x12264>
  4157ec:	cbnz	w24, 4158a8 <__fxstatat@plt+0x123c8>
  4157f0:	cbz	w23, 41577c <__fxstatat@plt+0x1229c>
  4157f4:	nop
  4157f8:	mov	w20, #0xffffffff            	// #-1
  4157fc:	b	4156f0 <__fxstatat@plt+0x12210>
  415800:	mov	x2, x1
  415804:	mov	x0, x22
  415808:	mov	w1, #0x8000                	// #32768
  41580c:	bl	402fd0 <acl_set_file@plt>
  415810:	mov	w20, w0
  415814:	cbz	w20, 41578c <__fxstatat@plt+0x122ac>
  415818:	b	4156ac <__fxstatat@plt+0x121cc>
  41581c:	mov	x0, x22
  415820:	bl	402ea0 <chmod@plt>
  415824:	mov	w20, w0
  415828:	b	41571c <__fxstatat@plt+0x1223c>
  41582c:	ldr	w0, [x19]
  415830:	and	w0, w0, #0xf000
  415834:	cmp	w0, #0x4, lsl #12
  415838:	b.eq	4158bc <__fxstatat@plt+0x123dc>  // b.none
  41583c:	cbz	w24, 4156f0 <__fxstatat@plt+0x12210>
  415840:	bl	4033f0 <__errno_location@plt>
  415844:	mov	w20, #0xffffffff            	// #-1
  415848:	str	w24, [x0]
  41584c:	b	4156f0 <__fxstatat@plt+0x12210>
  415850:	mov	w24, #0x0                   	// #0
  415854:	cmn	w21, #0x1
  415858:	b.eq	4158cc <__fxstatat@plt+0x123ec>  // b.none
  41585c:	mov	w0, w21
  415860:	bl	402f80 <fchmod@plt>
  415864:	mov	w20, w0
  415868:	cbnz	w24, 415840 <__fxstatat@plt+0x12360>
  41586c:	mov	w0, w20
  415870:	ldp	x19, x20, [sp, #16]
  415874:	ldp	x21, x22, [sp, #32]
  415878:	ldp	x23, x24, [sp, #48]
  41587c:	ldp	x29, x30, [sp], #64
  415880:	ret
  415884:	mov	x2, x0
  415888:	mov	w1, #0x8000                	// #32768
  41588c:	mov	x0, x22
  415890:	bl	402fd0 <acl_set_file@plt>
  415894:	mov	w20, w0
  415898:	b	41575c <__fxstatat@plt+0x1227c>
  41589c:	mov	w0, #0x1                   	// #1
  4158a0:	strb	w0, [x19, #24]
  4158a4:	cbz	w24, 4156e8 <__fxstatat@plt+0x12208>
  4158a8:	bl	4033f0 <__errno_location@plt>
  4158ac:	str	w24, [x0]
  4158b0:	cbnz	w23, 4157f8 <__fxstatat@plt+0x12318>
  4158b4:	ldr	w1, [x19]
  4158b8:	b	415854 <__fxstatat@plt+0x12374>
  4158bc:	mov	x0, x22
  4158c0:	bl	402e30 <acl_delete_def_file@plt>
  4158c4:	mov	w20, w0
  4158c8:	b	41583c <__fxstatat@plt+0x1235c>
  4158cc:	mov	x0, x22
  4158d0:	bl	402ea0 <chmod@plt>
  4158d4:	mov	w20, w0
  4158d8:	cbz	w24, 41586c <__fxstatat@plt+0x1238c>
  4158dc:	b	415840 <__fxstatat@plt+0x12360>
  4158e0:	mov	w1, w21
  4158e4:	mov	x0, x22
  4158e8:	ldr	x2, [x19, #16]
  4158ec:	ldp	x19, x20, [sp, #16]
  4158f0:	ldp	x21, x22, [sp, #32]
  4158f4:	ldp	x23, x24, [sp, #48]
  4158f8:	ldp	x29, x30, [sp], #64
  4158fc:	b	402fd0 <acl_set_file@plt>
  415900:	cbnz	w24, 4158a8 <__fxstatat@plt+0x123c8>
  415904:	b	4156e8 <__fxstatat@plt+0x12208>
  415908:	mov	w0, #0x1                   	// #1
  41590c:	b	404a58 <__fxstatat@plt+0x1578>
  415910:	stp	x29, x30, [sp, #-96]!
  415914:	mov	x29, sp
  415918:	stp	x23, x24, [sp, #48]
  41591c:	mov	x23, x1
  415920:	stp	x21, x22, [sp, #32]
  415924:	mov	x22, x3
  415928:	stp	x25, x26, [sp, #64]
  41592c:	mov	x26, x2
  415930:	mov	x25, x0
  415934:	stp	x27, x28, [sp, #80]
  415938:	bl	402c50 <strlen@plt>
  41593c:	ldr	x28, [x23]
  415940:	cbz	x28, 415a80 <__fxstatat@plt+0x125a0>
  415944:	stp	x19, x20, [sp, #16]
  415948:	mov	x21, x0
  41594c:	cbz	x26, 415a28 <__fxstatat@plt+0x12548>
  415950:	mov	x20, x26
  415954:	mov	w27, #0x0                   	// #0
  415958:	mov	x24, #0xffffffffffffffff    	// #-1
  41595c:	mov	x19, #0x0                   	// #0
  415960:	b	415980 <__fxstatat@plt+0x124a0>
  415964:	bl	4030e0 <memcmp@plt>
  415968:	cmp	w0, #0x0
  41596c:	csinc	w27, w27, wzr, eq  // eq = none
  415970:	add	x19, x19, #0x1
  415974:	add	x20, x20, x22
  415978:	ldr	x28, [x23, x19, lsl #3]
  41597c:	cbz	x28, 4159d8 <__fxstatat@plt+0x124f8>
  415980:	mov	x1, x25
  415984:	mov	x2, x21
  415988:	mov	x0, x28
  41598c:	bl	402ef0 <strncmp@plt>
  415990:	mov	w1, w0
  415994:	mov	x0, x28
  415998:	cbnz	w1, 415970 <__fxstatat@plt+0x12490>
  41599c:	bl	402c50 <strlen@plt>
  4159a0:	mov	x3, x0
  4159a4:	mov	x2, x22
  4159a8:	madd	x0, x24, x22, x26
  4159ac:	mov	x1, x20
  4159b0:	cmp	x21, x3
  4159b4:	b.eq	415a04 <__fxstatat@plt+0x12524>  // b.none
  4159b8:	cmn	x24, #0x1
  4159bc:	b.ne	415964 <__fxstatat@plt+0x12484>  // b.any
  4159c0:	mov	x24, x19
  4159c4:	add	x19, x19, #0x1
  4159c8:	add	x20, x20, x22
  4159cc:	ldr	x28, [x23, x19, lsl #3]
  4159d0:	cbnz	x28, 415980 <__fxstatat@plt+0x124a0>
  4159d4:	nop
  4159d8:	ldp	x19, x20, [sp, #16]
  4159dc:	cmp	w27, #0x0
  4159e0:	mov	x0, #0xfffffffffffffffe    	// #-2
  4159e4:	csel	x24, x24, x0, eq  // eq = none
  4159e8:	mov	x0, x24
  4159ec:	ldp	x21, x22, [sp, #32]
  4159f0:	ldp	x23, x24, [sp, #48]
  4159f4:	ldp	x25, x26, [sp, #64]
  4159f8:	ldp	x27, x28, [sp, #80]
  4159fc:	ldp	x29, x30, [sp], #96
  415a00:	ret
  415a04:	mov	x24, x19
  415a08:	mov	x0, x24
  415a0c:	ldp	x19, x20, [sp, #16]
  415a10:	ldp	x21, x22, [sp, #32]
  415a14:	ldp	x23, x24, [sp, #48]
  415a18:	ldp	x25, x26, [sp, #64]
  415a1c:	ldp	x27, x28, [sp, #80]
  415a20:	ldp	x29, x30, [sp], #96
  415a24:	ret
  415a28:	mov	w27, #0x0                   	// #0
  415a2c:	mov	x24, #0xffffffffffffffff    	// #-1
  415a30:	mov	x19, #0x0                   	// #0
  415a34:	b	415a48 <__fxstatat@plt+0x12568>
  415a38:	mov	w27, #0x1                   	// #1
  415a3c:	add	x19, x19, #0x1
  415a40:	ldr	x28, [x23, x19, lsl #3]
  415a44:	cbz	x28, 4159d8 <__fxstatat@plt+0x124f8>
  415a48:	mov	x1, x25
  415a4c:	mov	x2, x21
  415a50:	mov	x0, x28
  415a54:	bl	402ef0 <strncmp@plt>
  415a58:	mov	w1, w0
  415a5c:	mov	x0, x28
  415a60:	cbnz	w1, 415a3c <__fxstatat@plt+0x1255c>
  415a64:	bl	402c50 <strlen@plt>
  415a68:	cmp	x0, x21
  415a6c:	b.eq	415a04 <__fxstatat@plt+0x12524>  // b.none
  415a70:	cmn	x24, #0x1
  415a74:	b.ne	415a38 <__fxstatat@plt+0x12558>  // b.any
  415a78:	mov	x24, x19
  415a7c:	b	415a3c <__fxstatat@plt+0x1255c>
  415a80:	mov	x24, #0xffffffffffffffff    	// #-1
  415a84:	b	4159e8 <__fxstatat@plt+0x12508>
  415a88:	stp	x29, x30, [sp, #-48]!
  415a8c:	cmn	x2, #0x1
  415a90:	mov	x29, sp
  415a94:	stp	x19, x20, [sp, #16]
  415a98:	mov	x20, x0
  415a9c:	str	x21, [sp, #32]
  415aa0:	mov	x21, x1
  415aa4:	b.eq	415b04 <__fxstatat@plt+0x12624>  // b.none
  415aa8:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  415aac:	mov	w2, #0x5                   	// #5
  415ab0:	add	x1, x1, #0x110
  415ab4:	mov	x0, #0x0                   	// #0
  415ab8:	bl	403350 <dcgettext@plt>
  415abc:	mov	x19, x0
  415ac0:	mov	x2, x21
  415ac4:	mov	w1, #0x8                   	// #8
  415ac8:	mov	w0, #0x0                   	// #0
  415acc:	bl	40f5f8 <__fxstatat@plt+0xc118>
  415ad0:	mov	x1, x20
  415ad4:	mov	x20, x0
  415ad8:	mov	w0, #0x1                   	// #1
  415adc:	bl	4107a0 <__fxstatat@plt+0xd2c0>
  415ae0:	mov	x3, x20
  415ae4:	mov	x2, x19
  415ae8:	ldp	x19, x20, [sp, #16]
  415aec:	mov	x4, x0
  415af0:	ldr	x21, [sp, #32]
  415af4:	mov	w1, #0x0                   	// #0
  415af8:	ldp	x29, x30, [sp], #48
  415afc:	mov	w0, #0x0                   	// #0
  415b00:	b	402c90 <error@plt>
  415b04:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  415b08:	mov	w2, #0x5                   	// #5
  415b0c:	add	x1, x1, #0xf0
  415b10:	mov	x0, #0x0                   	// #0
  415b14:	bl	403350 <dcgettext@plt>
  415b18:	mov	x19, x0
  415b1c:	b	415ac0 <__fxstatat@plt+0x125e0>
  415b20:	stp	x29, x30, [sp, #-112]!
  415b24:	mov	x29, sp
  415b28:	stp	x27, x28, [sp, #80]
  415b2c:	adrp	x28, 42e000 <__fxstatat@plt+0x2ab20>
  415b30:	stp	x19, x20, [sp, #16]
  415b34:	mov	x20, x1
  415b38:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  415b3c:	add	x1, x1, #0x130
  415b40:	stp	x21, x22, [sp, #32]
  415b44:	mov	x22, x2
  415b48:	mov	w2, #0x5                   	// #5
  415b4c:	stp	x23, x24, [sp, #48]
  415b50:	mov	x24, x0
  415b54:	mov	x0, #0x0                   	// #0
  415b58:	bl	403350 <dcgettext@plt>
  415b5c:	ldr	x1, [x28, #1336]
  415b60:	bl	403360 <fputs_unlocked@plt>
  415b64:	ldr	x21, [x24]
  415b68:	cbz	x21, 415be0 <__fxstatat@plt+0x12700>
  415b6c:	adrp	x27, 418000 <__fxstatat@plt+0x14b20>
  415b70:	add	x27, x27, #0xed8
  415b74:	stp	x25, x26, [sp, #64]
  415b78:	adrp	x26, 41a000 <__fxstatat@plt+0x16b20>
  415b7c:	add	x25, x28, #0x538
  415b80:	add	x26, x26, #0x148
  415b84:	mov	x23, #0x0                   	// #0
  415b88:	mov	x19, #0x0                   	// #0
  415b8c:	nop
  415b90:	cbz	x19, 415ba8 <__fxstatat@plt+0x126c8>
  415b94:	mov	x2, x22
  415b98:	mov	x1, x20
  415b9c:	mov	x0, x23
  415ba0:	bl	4030e0 <memcmp@plt>
  415ba4:	cbz	w0, 415c18 <__fxstatat@plt+0x12738>
  415ba8:	ldr	x23, [x25]
  415bac:	mov	x0, x21
  415bb0:	bl	410920 <__fxstatat@plt+0xd440>
  415bb4:	mov	x3, x0
  415bb8:	mov	x2, x26
  415bbc:	mov	x0, x23
  415bc0:	mov	w1, #0x1                   	// #1
  415bc4:	mov	x23, x20
  415bc8:	bl	403120 <__fprintf_chk@plt>
  415bcc:	add	x19, x19, #0x1
  415bd0:	add	x20, x20, x22
  415bd4:	ldr	x21, [x24, x19, lsl #3]
  415bd8:	cbnz	x21, 415b90 <__fxstatat@plt+0x126b0>
  415bdc:	ldp	x25, x26, [sp, #64]
  415be0:	ldr	x0, [x28, #1336]
  415be4:	ldp	x1, x2, [x0, #40]
  415be8:	cmp	x1, x2
  415bec:	b.cs	415c44 <__fxstatat@plt+0x12764>  // b.hs, b.nlast
  415bf0:	add	x2, x1, #0x1
  415bf4:	str	x2, [x0, #40]
  415bf8:	mov	w0, #0xa                   	// #10
  415bfc:	strb	w0, [x1]
  415c00:	ldp	x19, x20, [sp, #16]
  415c04:	ldp	x21, x22, [sp, #32]
  415c08:	ldp	x23, x24, [sp, #48]
  415c0c:	ldp	x27, x28, [sp, #80]
  415c10:	ldp	x29, x30, [sp], #112
  415c14:	ret
  415c18:	ldr	x1, [x25]
  415c1c:	mov	x0, x21
  415c20:	str	x1, [sp, #104]
  415c24:	bl	410920 <__fxstatat@plt+0xd440>
  415c28:	mov	x3, x0
  415c2c:	ldr	x1, [sp, #104]
  415c30:	mov	x2, x27
  415c34:	mov	x0, x1
  415c38:	mov	w1, #0x1                   	// #1
  415c3c:	bl	403120 <__fprintf_chk@plt>
  415c40:	b	415bcc <__fxstatat@plt+0x126ec>
  415c44:	ldp	x19, x20, [sp, #16]
  415c48:	mov	w1, #0xa                   	// #10
  415c4c:	ldp	x21, x22, [sp, #32]
  415c50:	ldp	x23, x24, [sp, #48]
  415c54:	ldp	x27, x28, [sp, #80]
  415c58:	ldp	x29, x30, [sp], #112
  415c5c:	b	4030a0 <__overflow@plt>
  415c60:	stp	x29, x30, [sp, #-80]!
  415c64:	mov	x29, sp
  415c68:	stp	x19, x20, [sp, #16]
  415c6c:	mov	x19, x2
  415c70:	mov	x20, x3
  415c74:	stp	x21, x22, [sp, #32]
  415c78:	mov	x22, x1
  415c7c:	mov	x21, x4
  415c80:	mov	x3, x4
  415c84:	mov	x2, x20
  415c88:	mov	x1, x19
  415c8c:	stp	x23, x24, [sp, #48]
  415c90:	mov	x24, x0
  415c94:	mov	x23, x5
  415c98:	mov	x0, x22
  415c9c:	bl	415910 <__fxstatat@plt+0x12430>
  415ca0:	tbnz	x0, #63, 415cb8 <__fxstatat@plt+0x127d8>
  415ca4:	ldp	x19, x20, [sp, #16]
  415ca8:	ldp	x21, x22, [sp, #32]
  415cac:	ldp	x23, x24, [sp, #48]
  415cb0:	ldp	x29, x30, [sp], #80
  415cb4:	ret
  415cb8:	str	x25, [sp, #64]
  415cbc:	cmn	x0, #0x1
  415cc0:	b.eq	415d34 <__fxstatat@plt+0x12854>  // b.none
  415cc4:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  415cc8:	mov	w2, #0x5                   	// #5
  415ccc:	add	x1, x1, #0x110
  415cd0:	mov	x0, #0x0                   	// #0
  415cd4:	bl	403350 <dcgettext@plt>
  415cd8:	mov	x25, x0
  415cdc:	mov	x2, x22
  415ce0:	mov	w1, #0x8                   	// #8
  415ce4:	mov	w0, #0x0                   	// #0
  415ce8:	bl	40f5f8 <__fxstatat@plt+0xc118>
  415cec:	mov	x1, x24
  415cf0:	mov	x22, x0
  415cf4:	mov	w0, #0x1                   	// #1
  415cf8:	bl	4107a0 <__fxstatat@plt+0xd2c0>
  415cfc:	mov	x3, x22
  415d00:	mov	x4, x0
  415d04:	mov	x2, x25
  415d08:	mov	w1, #0x0                   	// #0
  415d0c:	mov	w0, #0x0                   	// #0
  415d10:	bl	402c90 <error@plt>
  415d14:	mov	x0, x19
  415d18:	mov	x2, x21
  415d1c:	mov	x1, x20
  415d20:	bl	415b20 <__fxstatat@plt+0x12640>
  415d24:	blr	x23
  415d28:	mov	x0, #0xffffffffffffffff    	// #-1
  415d2c:	ldr	x25, [sp, #64]
  415d30:	b	415ca4 <__fxstatat@plt+0x127c4>
  415d34:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  415d38:	mov	w2, #0x5                   	// #5
  415d3c:	add	x1, x1, #0xf0
  415d40:	mov	x0, #0x0                   	// #0
  415d44:	bl	403350 <dcgettext@plt>
  415d48:	mov	x25, x0
  415d4c:	b	415cdc <__fxstatat@plt+0x127fc>
  415d50:	stp	x29, x30, [sp, #-64]!
  415d54:	mov	x29, sp
  415d58:	stp	x21, x22, [sp, #32]
  415d5c:	ldr	x22, [x1]
  415d60:	cbz	x22, 415da8 <__fxstatat@plt+0x128c8>
  415d64:	mov	x21, x3
  415d68:	stp	x19, x20, [sp, #16]
  415d6c:	mov	x19, x2
  415d70:	add	x20, x1, #0x8
  415d74:	str	x23, [sp, #48]
  415d78:	mov	x23, x0
  415d7c:	b	415d8c <__fxstatat@plt+0x128ac>
  415d80:	ldr	x22, [x20], #8
  415d84:	add	x19, x19, x21
  415d88:	cbz	x22, 415da0 <__fxstatat@plt+0x128c0>
  415d8c:	mov	x2, x21
  415d90:	mov	x1, x19
  415d94:	mov	x0, x23
  415d98:	bl	4030e0 <memcmp@plt>
  415d9c:	cbnz	w0, 415d80 <__fxstatat@plt+0x128a0>
  415da0:	ldp	x19, x20, [sp, #16]
  415da4:	ldr	x23, [sp, #48]
  415da8:	mov	x0, x22
  415dac:	ldp	x21, x22, [sp, #32]
  415db0:	ldp	x29, x30, [sp], #64
  415db4:	ret
  415db8:	stp	x29, x30, [sp, #-32]!
  415dbc:	mov	x29, sp
  415dc0:	stp	x19, x20, [sp, #16]
  415dc4:	mov	x19, x0
  415dc8:	bl	402df0 <__fpending@plt>
  415dcc:	mov	x20, x0
  415dd0:	mov	x0, x19
  415dd4:	ldr	w19, [x19]
  415dd8:	and	w19, w19, #0x20
  415ddc:	bl	416e38 <__fxstatat@plt+0x13958>
  415de0:	cbnz	w19, 415e08 <__fxstatat@plt+0x12928>
  415de4:	cbz	w0, 415dfc <__fxstatat@plt+0x1291c>
  415de8:	cbnz	x20, 415e20 <__fxstatat@plt+0x12940>
  415dec:	bl	4033f0 <__errno_location@plt>
  415df0:	ldr	w0, [x0]
  415df4:	cmp	w0, #0x9
  415df8:	csetm	w0, ne  // ne = any
  415dfc:	ldp	x19, x20, [sp, #16]
  415e00:	ldp	x29, x30, [sp], #32
  415e04:	ret
  415e08:	cbnz	w0, 415e20 <__fxstatat@plt+0x12940>
  415e0c:	bl	4033f0 <__errno_location@plt>
  415e10:	mov	x1, x0
  415e14:	mov	w0, #0xffffffff            	// #-1
  415e18:	str	wzr, [x1]
  415e1c:	b	415dfc <__fxstatat@plt+0x1291c>
  415e20:	mov	w0, #0xffffffff            	// #-1
  415e24:	b	415dfc <__fxstatat@plt+0x1291c>
  415e28:	stp	x29, x30, [sp, #-64]!
  415e2c:	mov	x29, sp
  415e30:	stp	x19, x20, [sp, #16]
  415e34:	bl	402d30 <opendir@plt>
  415e38:	mov	x19, x0
  415e3c:	cbz	x0, 415e4c <__fxstatat@plt+0x1296c>
  415e40:	bl	4032e0 <dirfd@plt>
  415e44:	cmp	w0, #0x2
  415e48:	b.ls	415e5c <__fxstatat@plt+0x1297c>  // b.plast
  415e4c:	mov	x0, x19
  415e50:	ldp	x19, x20, [sp, #16]
  415e54:	ldp	x29, x30, [sp], #64
  415e58:	ret
  415e5c:	mov	w2, #0x3                   	// #3
  415e60:	mov	w1, #0x406                 	// #1030
  415e64:	stp	x21, x22, [sp, #32]
  415e68:	str	x23, [sp, #48]
  415e6c:	bl	416ec8 <__fxstatat@plt+0x139e8>
  415e70:	mov	w21, w0
  415e74:	bl	4033f0 <__errno_location@plt>
  415e78:	mov	x20, x0
  415e7c:	tbz	w21, #31, 415eb0 <__fxstatat@plt+0x129d0>
  415e80:	ldr	w23, [x0]
  415e84:	mov	x22, #0x0                   	// #0
  415e88:	mov	x0, x19
  415e8c:	mov	x19, x22
  415e90:	bl	403010 <closedir@plt>
  415e94:	ldp	x21, x22, [sp, #32]
  415e98:	str	w23, [x20]
  415e9c:	mov	x0, x19
  415ea0:	ldp	x19, x20, [sp, #16]
  415ea4:	ldr	x23, [sp, #48]
  415ea8:	ldp	x29, x30, [sp], #64
  415eac:	ret
  415eb0:	mov	w0, w21
  415eb4:	bl	403050 <fdopendir@plt>
  415eb8:	ldr	w23, [x20]
  415ebc:	mov	x22, x0
  415ec0:	cbnz	x0, 415e88 <__fxstatat@plt+0x129a8>
  415ec4:	mov	w0, w21
  415ec8:	bl	403020 <close@plt>
  415ecc:	b	415e88 <__fxstatat@plt+0x129a8>
  415ed0:	mov	x1, x0
  415ed4:	mov	w0, #0x0                   	// #0
  415ed8:	b	402d60 <clock_gettime@plt>
  415edc:	nop
  415ee0:	stp	x29, x30, [sp, #-32]!
  415ee4:	mov	w0, #0x0                   	// #0
  415ee8:	mov	x29, sp
  415eec:	add	x1, sp, #0x10
  415ef0:	bl	402d60 <clock_gettime@plt>
  415ef4:	ldp	x0, x1, [sp, #16]
  415ef8:	ldp	x29, x30, [sp], #32
  415efc:	ret
  415f00:	stp	x29, x30, [sp, #-16]!
  415f04:	mov	x1, #0x0                   	// #0
  415f08:	mov	x29, sp
  415f0c:	bl	4034c0 <setlocale@plt>
  415f10:	mov	w1, #0x1                   	// #1
  415f14:	cbz	x0, 415f38 <__fxstatat@plt+0x12a58>
  415f18:	ldrb	w1, [x0]
  415f1c:	cmp	w1, #0x43
  415f20:	b.eq	415f44 <__fxstatat@plt+0x12a64>  // b.none
  415f24:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  415f28:	add	x1, x1, #0x150
  415f2c:	bl	403130 <strcmp@plt>
  415f30:	cmp	w0, #0x0
  415f34:	cset	w1, ne  // ne = any
  415f38:	mov	w0, w1
  415f3c:	ldp	x29, x30, [sp], #16
  415f40:	ret
  415f44:	ldrb	w2, [x0, #1]
  415f48:	mov	w1, #0x0                   	// #0
  415f4c:	cbnz	w2, 415f24 <__fxstatat@plt+0x12a44>
  415f50:	mov	w0, w1
  415f54:	ldp	x29, x30, [sp], #16
  415f58:	ret
  415f5c:	nop
  415f60:	ldrb	w3, [x0]
  415f64:	cbz	w3, 415f8c <__fxstatat@plt+0x12aac>
  415f68:	mov	x2, #0x0                   	// #0
  415f6c:	nop
  415f70:	ror	x2, x2, #55
  415f74:	add	x2, x2, w3, uxtb
  415f78:	ldrb	w3, [x0, #1]!
  415f7c:	cbnz	w3, 415f70 <__fxstatat@plt+0x12a90>
  415f80:	udiv	x0, x2, x1
  415f84:	msub	x0, x0, x1, x2
  415f88:	ret
  415f8c:	mov	x0, #0x0                   	// #0
  415f90:	ret
  415f94:	nop
  415f98:	stp	x29, x30, [sp, #-16]!
  415f9c:	mov	w0, #0xe                   	// #14
  415fa0:	mov	x29, sp
  415fa4:	bl	402e60 <nl_langinfo@plt>
  415fa8:	cbz	x0, 415fc8 <__fxstatat@plt+0x12ae8>
  415fac:	ldrb	w2, [x0]
  415fb0:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  415fb4:	add	x1, x1, #0x158
  415fb8:	cmp	w2, #0x0
  415fbc:	csel	x0, x1, x0, eq  // eq = none
  415fc0:	ldp	x29, x30, [sp], #16
  415fc4:	ret
  415fc8:	ldp	x29, x30, [sp], #16
  415fcc:	adrp	x0, 41a000 <__fxstatat@plt+0x16b20>
  415fd0:	add	x0, x0, #0x158
  415fd4:	ret
  415fd8:	stp	x29, x30, [sp, #-224]!
  415fdc:	mov	x29, sp
  415fe0:	stp	x19, x20, [sp, #16]
  415fe4:	mov	w20, w5
  415fe8:	stp	x21, x22, [sp, #32]
  415fec:	mov	w21, w6
  415ff0:	mov	x22, x1
  415ff4:	stp	x23, x24, [sp, #48]
  415ff8:	mov	w23, w2
  415ffc:	mov	w24, w0
  416000:	stp	x25, x26, [sp, #64]
  416004:	add	x2, sp, #0x60
  416008:	mov	w25, w3
  41600c:	mov	w26, w4
  416010:	tbnz	w0, #31, 41607c <__fxstatat@plt+0x12b9c>
  416014:	mov	w1, w0
  416018:	mov	w0, #0x0                   	// #0
  41601c:	bl	403340 <__fxstat@plt>
  416020:	mov	w19, w0
  416024:	cbnz	w0, 416138 <__fxstatat@plt+0x12c58>
  416028:	str	x27, [sp, #80]
  41602c:	ldr	w27, [sp, #112]
  416030:	and	w0, w27, #0xf000
  416034:	cmp	w0, #0x4, lsl #12
  416038:	b.ne	4160a8 <__fxstatat@plt+0x12bc8>  // b.any
  41603c:	cmn	w25, #0x1
  416040:	b.eq	4160ec <__fxstatat@plt+0x12c0c>  // b.none
  416044:	ldr	w0, [sp, #120]
  416048:	cmp	w0, w25
  41604c:	b.eq	4160ec <__fxstatat@plt+0x12c0c>  // b.none
  416050:	mov	w2, w26
  416054:	mov	w1, w25
  416058:	tbz	w24, #31, 4161ac <__fxstatat@plt+0x12ccc>
  41605c:	mov	x0, x22
  416060:	cmn	w23, #0x1
  416064:	b.eq	416178 <__fxstatat@plt+0x12c98>  // b.none
  416068:	bl	403170 <lchown@plt>
  41606c:	mov	w19, w0
  416070:	cbz	w19, 4161bc <__fxstatat@plt+0x12cdc>
  416074:	ldr	x27, [sp, #80]
  416078:	b	41608c <__fxstatat@plt+0x12bac>
  41607c:	mov	w0, #0x0                   	// #0
  416080:	bl	403420 <__xstat@plt>
  416084:	mov	w19, w0
  416088:	cbz	w0, 4161dc <__fxstatat@plt+0x12cfc>
  41608c:	mov	w0, w19
  416090:	ldp	x19, x20, [sp, #16]
  416094:	ldp	x21, x22, [sp, #32]
  416098:	ldp	x23, x24, [sp, #48]
  41609c:	ldp	x25, x26, [sp, #64]
  4160a0:	ldp	x29, x30, [sp], #224
  4160a4:	ret
  4160a8:	bl	4033f0 <__errno_location@plt>
  4160ac:	mov	x20, x0
  4160b0:	mov	w0, #0x14                  	// #20
  4160b4:	mov	w21, w0
  4160b8:	mov	w19, #0xffffffff            	// #-1
  4160bc:	ldr	x27, [sp, #80]
  4160c0:	str	w0, [x20]
  4160c4:	mov	w0, w24
  4160c8:	bl	403020 <close@plt>
  4160cc:	str	w21, [x20]
  4160d0:	mov	w0, w19
  4160d4:	ldp	x19, x20, [sp, #16]
  4160d8:	ldp	x21, x22, [sp, #32]
  4160dc:	ldp	x23, x24, [sp, #48]
  4160e0:	ldp	x25, x26, [sp, #64]
  4160e4:	ldp	x29, x30, [sp], #224
  4160e8:	ret
  4160ec:	cmn	w26, #0x1
  4160f0:	b.eq	416100 <__fxstatat@plt+0x12c20>  // b.none
  4160f4:	ldr	w0, [sp, #124]
  4160f8:	cmp	w0, w26
  4160fc:	b.ne	416050 <__fxstatat@plt+0x12b70>  // b.any
  416100:	mov	w1, #0x0                   	// #0
  416104:	eor	w0, w27, w20
  416108:	orr	w0, w0, w1
  41610c:	tst	w0, w21
  416110:	b.eq	416148 <__fxstatat@plt+0x12c68>  // b.none
  416114:	bic	w1, w27, w21
  416118:	and	w1, w1, #0xfff
  41611c:	orr	w1, w1, w20
  416120:	tbz	w24, #31, 416184 <__fxstatat@plt+0x12ca4>
  416124:	mov	x0, x22
  416128:	bl	402ea0 <chmod@plt>
  41612c:	mov	w19, w0
  416130:	ldr	x27, [sp, #80]
  416134:	b	41608c <__fxstatat@plt+0x12bac>
  416138:	bl	4033f0 <__errno_location@plt>
  41613c:	ldr	w21, [x0]
  416140:	mov	x20, x0
  416144:	b	4160c4 <__fxstatat@plt+0x12be4>
  416148:	tbnz	w24, #31, 4161d0 <__fxstatat@plt+0x12cf0>
  41614c:	mov	w0, w24
  416150:	bl	403020 <close@plt>
  416154:	mov	w19, w0
  416158:	mov	w0, w19
  41615c:	ldp	x19, x20, [sp, #16]
  416160:	ldp	x21, x22, [sp, #32]
  416164:	ldp	x23, x24, [sp, #48]
  416168:	ldp	x25, x26, [sp, #64]
  41616c:	ldr	x27, [sp, #80]
  416170:	ldp	x29, x30, [sp], #224
  416174:	ret
  416178:	bl	403430 <chown@plt>
  41617c:	mov	w19, w0
  416180:	b	416070 <__fxstatat@plt+0x12b90>
  416184:	mov	w0, w24
  416188:	bl	402f80 <fchmod@plt>
  41618c:	mov	w19, w0
  416190:	cbz	w0, 41614c <__fxstatat@plt+0x12c6c>
  416194:	nop
  416198:	bl	4033f0 <__errno_location@plt>
  41619c:	ldr	w21, [x0]
  4161a0:	mov	x20, x0
  4161a4:	ldr	x27, [sp, #80]
  4161a8:	b	4160c4 <__fxstatat@plt+0x12be4>
  4161ac:	mov	w0, w24
  4161b0:	bl	403470 <fchown@plt>
  4161b4:	mov	w19, w0
  4161b8:	cbnz	w0, 416198 <__fxstatat@plt+0x12cb8>
  4161bc:	mov	w0, #0x49                  	// #73
  4161c0:	tst	w27, w0
  4161c4:	b.eq	416100 <__fxstatat@plt+0x12c20>  // b.none
  4161c8:	and	w1, w27, #0xc00
  4161cc:	b	416104 <__fxstatat@plt+0x12c24>
  4161d0:	mov	w19, #0x0                   	// #0
  4161d4:	ldr	x27, [sp, #80]
  4161d8:	b	41608c <__fxstatat@plt+0x12bac>
  4161dc:	str	x27, [sp, #80]
  4161e0:	ldr	w27, [sp, #112]
  4161e4:	and	w0, w27, #0xf000
  4161e8:	cmp	w0, #0x4, lsl #12
  4161ec:	b.eq	41603c <__fxstatat@plt+0x12b5c>  // b.none
  4161f0:	bl	4033f0 <__errno_location@plt>
  4161f4:	mov	w19, #0xffffffff            	// #-1
  4161f8:	mov	w1, #0x14                  	// #20
  4161fc:	ldr	x27, [sp, #80]
  416200:	str	w1, [x0]
  416204:	b	41608c <__fxstatat@plt+0x12bac>
  416208:	stp	x29, x30, [sp, #-64]!
  41620c:	mov	x29, sp
  416210:	str	x3, [sp, #56]
  416214:	mov	w3, #0x0                   	// #0
  416218:	tbnz	w2, #6, 41622c <__fxstatat@plt+0x12d4c>
  41621c:	bl	4033d0 <openat@plt>
  416220:	bl	411f38 <__fxstatat@plt+0xea58>
  416224:	ldp	x29, x30, [sp], #64
  416228:	ret
  41622c:	mov	w3, #0xfffffff8            	// #-8
  416230:	stp	w3, wzr, [sp, #40]
  416234:	ldr	w3, [sp, #56]
  416238:	add	x4, sp, #0x30
  41623c:	add	x5, sp, #0x40
  416240:	stp	x5, x5, [sp, #16]
  416244:	str	x4, [sp, #32]
  416248:	bl	4033d0 <openat@plt>
  41624c:	bl	411f38 <__fxstatat@plt+0xea58>
  416250:	ldp	x29, x30, [sp], #64
  416254:	ret
  416258:	stp	x29, x30, [sp, #-32]!
  41625c:	mov	x29, sp
  416260:	str	x19, [sp, #16]
  416264:	mov	x19, x0
  416268:	mov	x0, #0x18                  	// #24
  41626c:	bl	4148f0 <__fxstatat@plt+0x11410>
  416270:	str	x19, [x0]
  416274:	stp	xzr, xzr, [x0, #8]
  416278:	ldr	x19, [sp, #16]
  41627c:	ldp	x29, x30, [sp], #32
  416280:	ret
  416284:	nop
  416288:	stp	x29, x30, [sp, #-32]!
  41628c:	mov	x29, sp
  416290:	bl	416570 <__fxstatat@plt+0x13090>
  416294:	cbz	x0, 4162bc <__fxstatat@plt+0x12ddc>
  416298:	str	x19, [sp, #16]
  41629c:	mov	x19, x0
  4162a0:	mov	x0, #0x18                  	// #24
  4162a4:	bl	4148f0 <__fxstatat@plt+0x11410>
  4162a8:	str	x19, [x0]
  4162ac:	stp	xzr, xzr, [x0, #8]
  4162b0:	ldr	x19, [sp, #16]
  4162b4:	ldp	x29, x30, [sp], #32
  4162b8:	ret
  4162bc:	mov	x0, #0x0                   	// #0
  4162c0:	ldp	x29, x30, [sp], #32
  4162c4:	ret
  4162c8:	ldr	x0, [x0]
  4162cc:	ret
  4162d0:	stp	x29, x30, [sp, #-80]!
  4162d4:	mov	x29, sp
  4162d8:	stp	x19, x20, [sp, #16]
  4162dc:	mov	x20, x1
  4162e0:	stp	x21, x22, [sp, #32]
  4162e4:	add	x22, x1, #0x1
  4162e8:	stp	x23, x24, [sp, #48]
  4162ec:	mov	x23, x0
  4162f0:	ldp	x24, x21, [x0]
  4162f4:	ldr	x19, [x0, #16]
  4162f8:	b	41632c <__fxstatat@plt+0x12e4c>
  4162fc:	cmp	x19, x20
  416300:	b.eq	416420 <__fxstatat@plt+0x12f40>  // b.none
  416304:	udiv	x3, x21, x22
  416308:	sub	x1, x19, x20
  41630c:	udiv	x2, x1, x22
  416310:	msub	x4, x3, x22, x21
  416314:	msub	x1, x2, x22, x1
  416318:	sub	x19, x19, x1
  41631c:	cmp	x21, x19
  416320:	b.ls	41643c <__fxstatat@plt+0x12f5c>  // b.plast
  416324:	sub	x19, x1, #0x1
  416328:	mov	x21, x4
  41632c:	cmp	x19, x20
  416330:	b.cs	4162fc <__fxstatat@plt+0x12e1c>  // b.hs, b.nlast
  416334:	mov	x3, x19
  416338:	mov	x2, #0x0                   	// #0
  41633c:	nop
  416340:	lsl	x3, x3, #8
  416344:	add	x2, x2, #0x1
  416348:	add	x3, x3, #0xff
  41634c:	cmp	x20, x3
  416350:	b.hi	416340 <__fxstatat@plt+0x12e60>  // b.pmore
  416354:	add	x1, sp, #0x48
  416358:	mov	x0, x24
  41635c:	bl	416828 <__fxstatat@plt+0x13348>
  416360:	lsl	x19, x19, #8
  416364:	ldrb	w1, [sp, #72]
  416368:	add	x19, x19, #0xff
  41636c:	cmp	x19, x20
  416370:	add	x21, x1, x21, lsl #8
  416374:	b.cs	4162fc <__fxstatat@plt+0x12e1c>  // b.hs, b.nlast
  416378:	ldrb	w1, [sp, #73]
  41637c:	lsl	x19, x19, #8
  416380:	add	x19, x19, #0xff
  416384:	cmp	x20, x19
  416388:	add	x21, x1, x21, lsl #8
  41638c:	b.ls	4162fc <__fxstatat@plt+0x12e1c>  // b.plast
  416390:	ldrb	w0, [sp, #74]
  416394:	lsl	x19, x19, #8
  416398:	add	x19, x19, #0xff
  41639c:	cmp	x20, x19
  4163a0:	add	x21, x0, x21, lsl #8
  4163a4:	b.ls	4162fc <__fxstatat@plt+0x12e1c>  // b.plast
  4163a8:	ldrb	w0, [sp, #75]
  4163ac:	lsl	x19, x19, #8
  4163b0:	add	x19, x19, #0xff
  4163b4:	cmp	x20, x19
  4163b8:	add	x21, x0, x21, lsl #8
  4163bc:	b.ls	4162fc <__fxstatat@plt+0x12e1c>  // b.plast
  4163c0:	ldrb	w0, [sp, #76]
  4163c4:	lsl	x19, x19, #8
  4163c8:	add	x19, x19, #0xff
  4163cc:	cmp	x20, x19
  4163d0:	add	x21, x0, x21, lsl #8
  4163d4:	b.ls	4162fc <__fxstatat@plt+0x12e1c>  // b.plast
  4163d8:	ldrb	w0, [sp, #77]
  4163dc:	lsl	x19, x19, #8
  4163e0:	add	x19, x19, #0xff
  4163e4:	cmp	x20, x19
  4163e8:	add	x21, x0, x21, lsl #8
  4163ec:	b.ls	4162fc <__fxstatat@plt+0x12e1c>  // b.plast
  4163f0:	ldrb	w0, [sp, #78]
  4163f4:	lsl	x19, x19, #8
  4163f8:	add	x19, x19, #0xff
  4163fc:	cmp	x20, x19
  416400:	add	x21, x0, x21, lsl #8
  416404:	b.ls	4162fc <__fxstatat@plt+0x12e1c>  // b.plast
  416408:	ldrb	w0, [sp, #79]
  41640c:	lsl	x19, x19, #8
  416410:	add	x19, x19, #0xff
  416414:	cmp	x19, x20
  416418:	add	x21, x0, x21, lsl #8
  41641c:	b.ne	416304 <__fxstatat@plt+0x12e24>  // b.any
  416420:	stp	xzr, xzr, [x23, #8]
  416424:	mov	x0, x21
  416428:	ldp	x19, x20, [sp, #16]
  41642c:	ldp	x21, x22, [sp, #32]
  416430:	ldp	x23, x24, [sp, #48]
  416434:	ldp	x29, x30, [sp], #80
  416438:	ret
  41643c:	stp	x3, x2, [x23, #8]
  416440:	mov	x21, x4
  416444:	mov	x0, x21
  416448:	ldp	x19, x20, [sp, #16]
  41644c:	ldp	x21, x22, [sp, #32]
  416450:	ldp	x23, x24, [sp, #48]
  416454:	ldp	x29, x30, [sp], #80
  416458:	ret
  41645c:	nop
  416460:	stp	x29, x30, [sp, #-32]!
  416464:	mov	x2, #0xffffffffffffffff    	// #-1
  416468:	mov	x1, #0x18                  	// #24
  41646c:	mov	x29, sp
  416470:	str	x19, [sp, #16]
  416474:	mov	x19, x0
  416478:	bl	403300 <__explicit_bzero_chk@plt>
  41647c:	mov	x0, x19
  416480:	ldr	x19, [sp, #16]
  416484:	ldp	x29, x30, [sp], #32
  416488:	b	4031b0 <free@plt>
  41648c:	nop
  416490:	stp	x29, x30, [sp, #-48]!
  416494:	mov	x29, sp
  416498:	stp	x19, x20, [sp, #16]
  41649c:	mov	x19, x0
  4164a0:	ldr	x0, [x0]
  4164a4:	stp	x21, x22, [sp, #32]
  4164a8:	bl	4169a0 <__fxstatat@plt+0x134c0>
  4164ac:	mov	w21, w0
  4164b0:	bl	4033f0 <__errno_location@plt>
  4164b4:	mov	x20, x0
  4164b8:	mov	x2, #0xffffffffffffffff    	// #-1
  4164bc:	mov	x1, #0x18                  	// #24
  4164c0:	mov	x0, x19
  4164c4:	ldr	w22, [x20]
  4164c8:	bl	403300 <__explicit_bzero_chk@plt>
  4164cc:	mov	x0, x19
  4164d0:	bl	4031b0 <free@plt>
  4164d4:	str	w22, [x20]
  4164d8:	mov	w0, w21
  4164dc:	ldp	x19, x20, [sp, #16]
  4164e0:	ldp	x21, x22, [sp, #32]
  4164e4:	ldp	x29, x30, [sp], #48
  4164e8:	ret
  4164ec:	nop
  4164f0:	stp	x29, x30, [sp, #-48]!
  4164f4:	mov	x29, sp
  4164f8:	stp	x19, x20, [sp, #16]
  4164fc:	stp	x21, x22, [sp, #32]
  416500:	cbz	x0, 416550 <__fxstatat@plt+0x13070>
  416504:	mov	x19, x0
  416508:	adrp	x0, 42e000 <__fxstatat@plt+0x2ab20>
  41650c:	ldr	w22, [x0, #1216]
  416510:	bl	4033f0 <__errno_location@plt>
  416514:	ldr	w21, [x0]
  416518:	cbnz	w21, 416554 <__fxstatat@plt+0x13074>
  41651c:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  416520:	mov	w2, #0x5                   	// #5
  416524:	add	x1, x1, #0x160
  416528:	mov	x0, #0x0                   	// #0
  41652c:	bl	403350 <dcgettext@plt>
  416530:	mov	x20, x0
  416534:	mov	x0, x19
  416538:	bl	410920 <__fxstatat@plt+0xd440>
  41653c:	mov	x2, x20
  416540:	mov	x3, x0
  416544:	mov	w1, w21
  416548:	mov	w0, w22
  41654c:	bl	402c90 <error@plt>
  416550:	bl	403070 <abort@plt>
  416554:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  416558:	mov	w2, #0x5                   	// #5
  41655c:	add	x1, x1, #0x170
  416560:	mov	x0, #0x0                   	// #0
  416564:	bl	403350 <dcgettext@plt>
  416568:	mov	x20, x0
  41656c:	b	416534 <__fxstatat@plt+0x13054>
  416570:	stp	x29, x30, [sp, #-96]!
  416574:	mov	x29, sp
  416578:	stp	x19, x20, [sp, #16]
  41657c:	cbz	x1, 416678 <__fxstatat@plt+0x13198>
  416580:	stp	x21, x22, [sp, #32]
  416584:	mov	x20, x1
  416588:	mov	x21, x0
  41658c:	cbz	x0, 4165f0 <__fxstatat@plt+0x13110>
  416590:	adrp	x1, 41a000 <__fxstatat@plt+0x16b20>
  416594:	add	x1, x1, #0x190
  416598:	bl	417160 <__fxstatat@plt+0x13c80>
  41659c:	mov	x22, x0
  4165a0:	cbz	x0, 41677c <__fxstatat@plt+0x1329c>
  4165a4:	mov	x0, #0x1038                	// #4152
  4165a8:	bl	4148f0 <__fxstatat@plt+0x11410>
  4165ac:	mov	x19, x0
  4165b0:	cmp	x20, #0x1, lsl #12
  4165b4:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  4165b8:	add	x2, x2, #0x4f0
  4165bc:	mov	x0, x22
  4165c0:	add	x1, x19, #0x18
  4165c4:	stp	x22, x2, [x19]
  4165c8:	mov	x3, #0x1000                	// #4096
  4165cc:	mov	w2, #0x0                   	// #0
  4165d0:	str	x21, [x19, #16]
  4165d4:	csel	x3, x20, x3, ls  // ls = plast
  4165d8:	bl	402d80 <setvbuf@plt>
  4165dc:	ldp	x21, x22, [sp, #32]
  4165e0:	mov	x0, x19
  4165e4:	ldp	x19, x20, [sp, #16]
  4165e8:	ldp	x29, x30, [sp], #96
  4165ec:	ret
  4165f0:	mov	x0, #0x1038                	// #4152
  4165f4:	stp	x23, x24, [sp, #48]
  4165f8:	bl	4148f0 <__fxstatat@plt+0x11410>
  4165fc:	mov	x19, x0
  416600:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  416604:	add	x2, x2, #0x4f0
  416608:	adrp	x0, 41a000 <__fxstatat@plt+0x16b20>
  41660c:	mov	w1, #0x0                   	// #0
  416610:	add	x0, x0, #0x180
  416614:	stp	xzr, x2, [x19]
  416618:	add	x22, x19, #0x20
  41661c:	stp	xzr, xzr, [x19, #16]
  416620:	bl	402eb0 <open@plt>
  416624:	mov	w21, w0
  416628:	tbnz	w0, #31, 4166a4 <__fxstatat@plt+0x131c4>
  41662c:	cmp	x20, #0x800
  416630:	mov	x1, x22
  416634:	mov	x23, #0x800                 	// #2048
  416638:	csel	x2, x20, x23, ls  // ls = plast
  41663c:	mov	x3, #0x1018                	// #4120
  416640:	bl	403280 <__read_chk@plt>
  416644:	mov	x20, x0
  416648:	mov	w0, w21
  41664c:	bl	403020 <close@plt>
  416650:	cmp	x20, #0x7ff
  416654:	b.le	416788 <__fxstatat@plt+0x132a8>
  416658:	mov	x0, x22
  41665c:	bl	416c18 <__fxstatat@plt+0x13738>
  416660:	mov	x0, x19
  416664:	ldp	x19, x20, [sp, #16]
  416668:	ldp	x21, x22, [sp, #32]
  41666c:	ldp	x23, x24, [sp, #48]
  416670:	ldp	x29, x30, [sp], #96
  416674:	ret
  416678:	mov	x0, #0x1038                	// #4152
  41667c:	bl	4148f0 <__fxstatat@plt+0x11410>
  416680:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  416684:	add	x1, x1, #0x4f0
  416688:	stp	xzr, x1, [x0]
  41668c:	mov	x19, x0
  416690:	str	xzr, [x0, #16]
  416694:	mov	x0, x19
  416698:	ldp	x19, x20, [sp, #16]
  41669c:	ldp	x29, x30, [sp], #96
  4166a0:	ret
  4166a4:	add	x21, sp, #0x50
  4166a8:	mov	x1, #0x0                   	// #0
  4166ac:	mov	x0, x21
  4166b0:	stp	x25, x26, [sp, #64]
  4166b4:	bl	402f60 <gettimeofday@plt>
  4166b8:	ldp	x0, x1, [sp, #80]
  4166bc:	stp	x0, x1, [x19, #32]
  4166c0:	mov	x25, #0x14                  	// #20
  4166c4:	bl	402e50 <getpid@plt>
  4166c8:	mov	w3, w0
  4166cc:	mov	x1, x21
  4166d0:	add	x0, x19, #0x30
  4166d4:	mov	x2, #0x4                   	// #4
  4166d8:	str	w3, [sp, #80]
  4166dc:	bl	402c10 <memcpy@plt>
  4166e0:	mov	x20, #0x800                 	// #2048
  4166e4:	sub	x23, x20, x25
  4166e8:	cmp	x23, #0x4
  4166ec:	mov	x26, #0x4                   	// #4
  4166f0:	csel	x23, x23, x26, ls  // ls = plast
  4166f4:	add	x24, x23, x25
  4166f8:	bl	402ed0 <getppid@plt>
  4166fc:	mov	w3, w0
  416700:	mov	x2, x23
  416704:	add	x0, x22, x25
  416708:	mov	x1, x21
  41670c:	str	w3, [sp, #80]
  416710:	bl	402c10 <memcpy@plt>
  416714:	cmp	x24, #0x7ff
  416718:	b.hi	41680c <__fxstatat@plt+0x1332c>  // b.pmore
  41671c:	sub	x23, x20, x24
  416720:	cmp	x23, x26
  416724:	csel	x23, x23, x26, ls  // ls = plast
  416728:	add	x25, x24, x23
  41672c:	bl	402d20 <getuid@plt>
  416730:	mov	w3, w0
  416734:	mov	x2, x23
  416738:	add	x0, x22, x24
  41673c:	mov	x1, x21
  416740:	str	w3, [sp, #80]
  416744:	bl	402c10 <memcpy@plt>
  416748:	cmp	x25, #0x7ff
  41674c:	b.hi	41680c <__fxstatat@plt+0x1332c>  // b.pmore
  416750:	bl	4031e0 <getgid@plt>
  416754:	mov	w3, w0
  416758:	sub	x2, x20, x25
  41675c:	add	x0, x22, x25
  416760:	cmp	x2, x26
  416764:	mov	x1, x21
  416768:	csel	x2, x2, x26, ls  // ls = plast
  41676c:	str	w3, [sp, #80]
  416770:	bl	402c10 <memcpy@plt>
  416774:	ldp	x25, x26, [sp, #64]
  416778:	b	416658 <__fxstatat@plt+0x13178>
  41677c:	mov	x19, #0x0                   	// #0
  416780:	ldp	x21, x22, [sp, #32]
  416784:	b	4165e0 <__fxstatat@plt+0x13100>
  416788:	cmp	x20, #0x0
  41678c:	mov	x1, #0x10                  	// #16
  416790:	csel	x20, x20, xzr, ge  // ge = tcont
  416794:	add	x21, sp, #0x50
  416798:	sub	x24, x23, x20
  41679c:	mov	x0, x21
  4167a0:	cmp	x24, x1
  4167a4:	stp	x25, x26, [sp, #64]
  4167a8:	csel	x24, x24, x1, ls  // ls = plast
  4167ac:	add	x25, x22, x20
  4167b0:	mov	x1, #0x0                   	// #0
  4167b4:	bl	402f60 <gettimeofday@plt>
  4167b8:	add	x20, x24, x20
  4167bc:	mov	x2, x24
  4167c0:	mov	x1, x21
  4167c4:	mov	x0, x25
  4167c8:	bl	402c10 <memcpy@plt>
  4167cc:	cmp	x20, #0x7ff
  4167d0:	b.hi	41680c <__fxstatat@plt+0x1332c>  // b.pmore
  4167d4:	sub	x23, x23, x20
  4167d8:	mov	x0, #0x4                   	// #4
  4167dc:	cmp	x23, x0
  4167e0:	csel	x23, x23, x0, ls  // ls = plast
  4167e4:	add	x25, x20, x23
  4167e8:	bl	402e50 <getpid@plt>
  4167ec:	mov	w3, w0
  4167f0:	mov	x2, x23
  4167f4:	add	x0, x22, x20
  4167f8:	mov	x1, x21
  4167fc:	str	w3, [sp, #80]
  416800:	bl	402c10 <memcpy@plt>
  416804:	cmp	x25, #0x7ff
  416808:	b.ls	4166e0 <__fxstatat@plt+0x13200>  // b.plast
  41680c:	ldp	x25, x26, [sp, #64]
  416810:	b	416658 <__fxstatat@plt+0x13178>
  416814:	nop
  416818:	str	x1, [x0, #8]
  41681c:	ret
  416820:	str	x1, [x0, #16]
  416824:	ret
  416828:	stp	x29, x30, [sp, #-80]!
  41682c:	mov	x29, sp
  416830:	stp	x23, x24, [sp, #48]
  416834:	ldr	x23, [x0]
  416838:	stp	x19, x20, [sp, #16]
  41683c:	mov	x20, x1
  416840:	stp	x21, x22, [sp, #32]
  416844:	mov	x19, x2
  416848:	mov	x21, x0
  41684c:	cbz	x23, 4168b4 <__fxstatat@plt+0x133d4>
  416850:	bl	4033f0 <__errno_location@plt>
  416854:	mov	x22, x0
  416858:	b	41687c <__fxstatat@plt+0x1339c>
  41685c:	ldp	x0, x2, [x21]
  416860:	ldr	w3, [x0]
  416864:	ldr	x0, [x21, #16]
  416868:	tst	x3, #0x20
  41686c:	csel	w1, w1, wzr, ne  // ne = any
  416870:	str	w1, [x22]
  416874:	blr	x2
  416878:	ldr	x23, [x21]
  41687c:	mov	x2, x19
  416880:	mov	x0, x20
  416884:	mov	x1, #0x1                   	// #1
  416888:	mov	x3, x23
  41688c:	bl	4030c0 <fread_unlocked@plt>
  416890:	ldr	w1, [x22]
  416894:	add	x20, x20, x0
  416898:	subs	x19, x19, x0
  41689c:	b.ne	41685c <__fxstatat@plt+0x1337c>  // b.any
  4168a0:	ldp	x19, x20, [sp, #16]
  4168a4:	ldp	x21, x22, [sp, #32]
  4168a8:	ldp	x23, x24, [sp, #48]
  4168ac:	ldp	x29, x30, [sp], #80
  4168b0:	ret
  4168b4:	ldr	x23, [x0, #24]
  4168b8:	str	x25, [sp, #64]
  4168bc:	add	x24, x0, #0x838
  4168c0:	add	x25, x0, #0x20
  4168c4:	cmp	x2, x23
  4168c8:	mov	x22, #0x800                 	// #2048
  4168cc:	b.ls	41698c <__fxstatat@plt+0x134ac>  // b.plast
  4168d0:	mov	x0, x20
  4168d4:	sub	x1, x22, x23
  4168d8:	add	x20, x20, x23
  4168dc:	add	x1, x24, x1
  4168e0:	mov	x2, x23
  4168e4:	bl	402c10 <memcpy@plt>
  4168e8:	mov	x1, x24
  4168ec:	mov	x0, x25
  4168f0:	sub	x19, x19, x23
  4168f4:	tst	x20, #0x7
  4168f8:	b.eq	416934 <__fxstatat@plt+0x13454>  // b.none
  4168fc:	bl	4169f0 <__fxstatat@plt+0x13510>
  416900:	mov	x23, #0x800                 	// #2048
  416904:	cmp	x19, x23
  416908:	b.hi	4168d0 <__fxstatat@plt+0x133f0>  // b.pmore
  41690c:	mov	x22, x19
  416910:	mov	x23, #0x800                 	// #2048
  416914:	mov	x2, x22
  416918:	mov	x1, x24
  41691c:	mov	x0, x20
  416920:	sub	x22, x23, x22
  416924:	bl	402c10 <memcpy@plt>
  416928:	ldr	x25, [sp, #64]
  41692c:	str	x22, [x21, #24]
  416930:	b	4168a0 <__fxstatat@plt+0x133c0>
  416934:	mov	x22, x19
  416938:	and	x19, x19, #0x7ff
  41693c:	add	x23, x20, x22
  416940:	b	416954 <__fxstatat@plt+0x13474>
  416944:	mov	x1, x20
  416948:	bl	4169f0 <__fxstatat@plt+0x13510>
  41694c:	subs	x22, x22, #0x800
  416950:	b.eq	416970 <__fxstatat@plt+0x13490>  // b.none
  416954:	mov	x0, x25
  416958:	cmp	x19, x22
  41695c:	sub	x20, x23, x22
  416960:	b.ne	416944 <__fxstatat@plt+0x13464>  // b.any
  416964:	mov	x1, x24
  416968:	bl	4169f0 <__fxstatat@plt+0x13510>
  41696c:	b	416910 <__fxstatat@plt+0x13430>
  416970:	ldr	x25, [sp, #64]
  416974:	str	xzr, [x21, #24]
  416978:	ldp	x19, x20, [sp, #16]
  41697c:	ldp	x21, x22, [sp, #32]
  416980:	ldp	x23, x24, [sp, #48]
  416984:	ldp	x29, x30, [sp], #80
  416988:	ret
  41698c:	sub	x24, x24, x23
  416990:	mov	x22, x2
  416994:	add	x24, x24, #0x800
  416998:	b	416914 <__fxstatat@plt+0x13434>
  41699c:	nop
  4169a0:	stp	x29, x30, [sp, #-32]!
  4169a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4169a8:	mov	x1, #0x1038                	// #4152
  4169ac:	mov	x29, sp
  4169b0:	stp	x19, x20, [sp, #16]
  4169b4:	mov	x19, x0
  4169b8:	ldr	x20, [x0]
  4169bc:	bl	403300 <__explicit_bzero_chk@plt>
  4169c0:	mov	x0, x19
  4169c4:	bl	4031b0 <free@plt>
  4169c8:	cbz	x20, 4169dc <__fxstatat@plt+0x134fc>
  4169cc:	mov	x0, x20
  4169d0:	ldp	x19, x20, [sp, #16]
  4169d4:	ldp	x29, x30, [sp], #32
  4169d8:	b	416e38 <__fxstatat@plt+0x13958>
  4169dc:	mov	w0, #0x0                   	// #0
  4169e0:	ldp	x19, x20, [sp, #16]
  4169e4:	ldp	x29, x30, [sp], #32
  4169e8:	ret
  4169ec:	nop
  4169f0:	ldr	x8, [x0, #2064]
  4169f4:	add	x6, x0, #0x400
  4169f8:	ldr	x4, [x0, #2056]
  4169fc:	add	x8, x8, #0x1
  416a00:	ldr	x2, [x0, #2048]
  416a04:	mov	x5, x1
  416a08:	mov	x3, x0
  416a0c:	add	x7, x4, x8
  416a10:	str	x8, [x0, #2064]
  416a14:	nop
  416a18:	ldr	x8, [x3]
  416a1c:	eor	x9, x2, x2, lsl #21
  416a20:	ldr	x2, [x3, #1024]
  416a24:	and	x4, x8, #0x7f8
  416a28:	add	x3, x3, #0x20
  416a2c:	add	x5, x5, #0x20
  416a30:	sub	x2, x2, #0x1
  416a34:	ldr	x4, [x0, x4]
  416a38:	sub	x2, x2, x9
  416a3c:	add	x4, x2, x4
  416a40:	eor	x2, x2, x2, lsr #5
  416a44:	add	x4, x4, x7
  416a48:	stur	x4, [x3, #-32]
  416a4c:	lsr	x4, x4, #8
  416a50:	and	x4, x4, #0x7f8
  416a54:	ldr	x4, [x0, x4]
  416a58:	add	x8, x8, x4
  416a5c:	stur	x8, [x5, #-32]
  416a60:	ldur	x7, [x3, #-24]
  416a64:	ldr	x9, [x3, #1000]
  416a68:	and	x4, x7, #0x7f8
  416a6c:	add	x2, x2, x9
  416a70:	ldr	x9, [x0, x4]
  416a74:	eor	x4, x2, x2, lsl #12
  416a78:	add	x2, x2, x9
  416a7c:	add	x2, x2, x8
  416a80:	stur	x2, [x3, #-24]
  416a84:	lsr	x2, x2, #8
  416a88:	and	x2, x2, #0x7f8
  416a8c:	ldr	x2, [x0, x2]
  416a90:	add	x7, x7, x2
  416a94:	stur	x7, [x5, #-24]
  416a98:	ldur	x8, [x3, #-16]
  416a9c:	ldr	x9, [x3, #1008]
  416aa0:	and	x2, x8, #0x7f8
  416aa4:	add	x4, x4, x9
  416aa8:	ldr	x2, [x0, x2]
  416aac:	eor	x9, x4, x4, lsr #33
  416ab0:	add	x4, x4, x2
  416ab4:	add	x4, x4, x7
  416ab8:	stur	x4, [x3, #-16]
  416abc:	lsr	x4, x4, #8
  416ac0:	and	x4, x4, #0x7f8
  416ac4:	ldr	x4, [x0, x4]
  416ac8:	add	x8, x8, x4
  416acc:	stur	x8, [x5, #-16]
  416ad0:	ldur	x7, [x3, #-8]
  416ad4:	ldr	x2, [x3, #1016]
  416ad8:	and	x4, x7, #0x7f8
  416adc:	add	x2, x9, x2
  416ae0:	ldr	x4, [x0, x4]
  416ae4:	add	x4, x2, x4
  416ae8:	add	x4, x4, x8
  416aec:	stur	x4, [x3, #-8]
  416af0:	cmp	x3, x6
  416af4:	lsr	x4, x4, #8
  416af8:	and	x4, x4, #0x7f8
  416afc:	ldr	x4, [x0, x4]
  416b00:	add	x7, x7, x4
  416b04:	stur	x7, [x5, #-8]
  416b08:	b.ne	416a18 <__fxstatat@plt+0x13538>  // b.any
  416b0c:	add	x6, x1, #0x400
  416b10:	mov	x5, x0
  416b14:	add	x1, x1, #0x800
  416b18:	ldr	x8, [x5, #1024]
  416b1c:	eor	x2, x2, x2, lsl #21
  416b20:	ldr	x3, [x5]
  416b24:	and	x4, x8, #0x7f8
  416b28:	add	x6, x6, #0x20
  416b2c:	add	x5, x5, #0x20
  416b30:	sub	x3, x3, #0x1
  416b34:	ldr	x4, [x0, x4]
  416b38:	sub	x2, x3, x2
  416b3c:	add	x4, x2, x4
  416b40:	eor	x2, x2, x2, lsr #5
  416b44:	add	x4, x4, x7
  416b48:	str	x4, [x5, #992]
  416b4c:	lsr	x4, x4, #8
  416b50:	and	x4, x4, #0x7f8
  416b54:	ldr	x7, [x0, x4]
  416b58:	add	x7, x8, x7
  416b5c:	stur	x7, [x6, #-32]
  416b60:	ldr	x4, [x5, #1000]
  416b64:	ldur	x8, [x5, #-24]
  416b68:	and	x3, x4, #0x7f8
  416b6c:	add	x2, x2, x8
  416b70:	ldr	x8, [x0, x3]
  416b74:	eor	x3, x2, x2, lsl #12
  416b78:	add	x2, x2, x8
  416b7c:	add	x2, x2, x7
  416b80:	str	x2, [x5, #1000]
  416b84:	lsr	x2, x2, #8
  416b88:	and	x2, x2, #0x7f8
  416b8c:	ldr	x2, [x0, x2]
  416b90:	add	x4, x4, x2
  416b94:	stur	x4, [x6, #-24]
  416b98:	ldr	x7, [x5, #1008]
  416b9c:	ldur	x8, [x5, #-16]
  416ba0:	and	x2, x7, #0x7f8
  416ba4:	add	x3, x3, x8
  416ba8:	ldr	x2, [x0, x2]
  416bac:	eor	x8, x3, x3, lsr #33
  416bb0:	add	x3, x3, x2
  416bb4:	add	x3, x3, x4
  416bb8:	str	x3, [x5, #1008]
  416bbc:	lsr	x3, x3, #8
  416bc0:	and	x3, x3, #0x7f8
  416bc4:	ldr	x3, [x0, x3]
  416bc8:	add	x7, x7, x3
  416bcc:	stur	x7, [x6, #-16]
  416bd0:	ldr	x4, [x5, #1016]
  416bd4:	ldur	x2, [x5, #-8]
  416bd8:	and	x3, x4, #0x7f8
  416bdc:	add	x2, x8, x2
  416be0:	ldr	x3, [x0, x3]
  416be4:	add	x3, x2, x3
  416be8:	add	x3, x3, x7
  416bec:	str	x3, [x5, #1016]
  416bf0:	lsr	x3, x3, #8
  416bf4:	and	x3, x3, #0x7f8
  416bf8:	ldr	x7, [x0, x3]
  416bfc:	add	x7, x4, x7
  416c00:	stur	x7, [x6, #-8]
  416c04:	cmp	x6, x1
  416c08:	b.ne	416b18 <__fxstatat@plt+0x13638>  // b.any
  416c0c:	str	x2, [x0, #2048]
  416c10:	str	x7, [x0, #2056]
  416c14:	ret
  416c18:	mov	x3, #0xc0ab                	// #49323
  416c1c:	mov	x14, #0x89ed                	// #35309
  416c20:	mov	x1, #0x9315                	// #37653
  416c24:	mov	x2, #0xe0ce                	// #57550
  416c28:	mov	x7, #0x5524                	// #21796
  416c2c:	mov	x6, #0x12a0                	// #4768
  416c30:	mov	x10, #0xc862                	// #51298
  416c34:	mov	x9, #0x4b7c                	// #19324
  416c38:	movk	x3, #0x6c44, lsl #16
  416c3c:	movk	x14, #0xcbfc, lsl #16
  416c40:	movk	x1, #0xa5a0, lsl #16
  416c44:	movk	x2, #0x8355, lsl #16
  416c48:	movk	x7, #0x4a59, lsl #16
  416c4c:	movk	x6, #0x3d47, lsl #16
  416c50:	movk	x10, #0xc73a, lsl #16
  416c54:	movk	x9, #0xa288, lsl #16
  416c58:	movk	x3, #0x704f, lsl #32
  416c5c:	movk	x14, #0x5bf2, lsl #32
  416c60:	movk	x1, #0x4a0f, lsl #32
  416c64:	movk	x2, #0x53db, lsl #32
  416c68:	movk	x7, #0x2e82, lsl #32
  416c6c:	movk	x6, #0xa505, lsl #32
  416c70:	movk	x10, #0xb322, lsl #32
  416c74:	movk	x9, #0x4677, lsl #32
  416c78:	mov	x5, x0
  416c7c:	add	x8, x0, #0x800
  416c80:	mov	x4, x0
  416c84:	movk	x3, #0x98f5, lsl #48
  416c88:	movk	x14, #0xae98, lsl #48
  416c8c:	movk	x1, #0x48fe, lsl #48
  416c90:	movk	x2, #0x82f0, lsl #48
  416c94:	movk	x7, #0xb29b, lsl #48
  416c98:	movk	x6, #0x8c0e, lsl #48
  416c9c:	movk	x10, #0xb9f8, lsl #48
  416ca0:	movk	x9, #0x647c, lsl #48
  416ca4:	nop
  416ca8:	ldr	x12, [x4, #32]
  416cac:	ldr	x13, [x4]
  416cb0:	add	x2, x2, x12
  416cb4:	ldr	x11, [x4, #56]
  416cb8:	sub	x13, x13, x2
  416cbc:	add	x9, x13, x9
  416cc0:	ldp	x12, x13, [x4, #8]
  416cc4:	add	x3, x3, x11
  416cc8:	ldr	x11, [x4, #40]
  416ccc:	add	x1, x1, x11
  416cd0:	ldr	x11, [x4, #48]
  416cd4:	eor	x1, x1, x3, lsr #9
  416cd8:	sub	x12, x12, x1
  416cdc:	add	x3, x3, x9
  416ce0:	add	x10, x12, x10
  416ce4:	add	x11, x14, x11
  416ce8:	ldr	x12, [x4, #24]
  416cec:	eor	x11, x11, x9, lsl #9
  416cf0:	eor	x3, x3, x10, lsr #23
  416cf4:	sub	x13, x13, x11
  416cf8:	add	x6, x13, x6
  416cfc:	sub	x12, x12, x3
  416d00:	add	x7, x12, x7
  416d04:	add	x9, x9, x10
  416d08:	eor	x9, x9, x6, lsl #15
  416d0c:	add	x10, x10, x6
  416d10:	eor	x10, x10, x7, lsr #14
  416d14:	sub	x2, x2, x9
  416d18:	sub	x1, x1, x10
  416d1c:	add	x6, x6, x7
  416d20:	eor	x6, x6, x2, lsl #20
  416d24:	add	x7, x7, x2
  416d28:	eor	x7, x7, x1, lsr #17
  416d2c:	sub	x11, x11, x6
  416d30:	sub	x3, x3, x7
  416d34:	add	x2, x2, x1
  416d38:	eor	x2, x2, x11, lsl #14
  416d3c:	add	x1, x1, x11
  416d40:	add	x14, x11, x3
  416d44:	stp	x9, x10, [x4]
  416d48:	stp	x6, x7, [x4, #16]
  416d4c:	stp	x2, x1, [x4, #32]
  416d50:	stp	x14, x3, [x4, #48]
  416d54:	add	x4, x4, #0x40
  416d58:	cmp	x8, x4
  416d5c:	b.ne	416ca8 <__fxstatat@plt+0x137c8>  // b.any
  416d60:	ldp	x12, x13, [x5]
  416d64:	ldr	x11, [x5, #32]
  416d68:	ldr	x4, [x5, #56]
  416d6c:	add	x2, x2, x11
  416d70:	sub	x12, x12, x2
  416d74:	add	x3, x3, x4
  416d78:	add	x9, x12, x9
  416d7c:	ldr	x4, [x5, #40]
  416d80:	ldp	x12, x11, [x5, #16]
  416d84:	add	x1, x1, x4
  416d88:	ldr	x4, [x5, #48]
  416d8c:	eor	x1, x1, x3, lsr #9
  416d90:	sub	x13, x13, x1
  416d94:	add	x3, x3, x9
  416d98:	add	x10, x13, x10
  416d9c:	add	x4, x14, x4
  416da0:	eor	x4, x4, x9, lsl #9
  416da4:	add	x9, x9, x10
  416da8:	eor	x3, x3, x10, lsr #23
  416dac:	sub	x12, x12, x4
  416db0:	add	x6, x12, x6
  416db4:	sub	x11, x11, x3
  416db8:	add	x7, x11, x7
  416dbc:	add	x10, x10, x6
  416dc0:	eor	x9, x9, x6, lsl #15
  416dc4:	add	x6, x6, x7
  416dc8:	eor	x10, x10, x7, lsr #14
  416dcc:	sub	x2, x2, x9
  416dd0:	sub	x1, x1, x10
  416dd4:	add	x7, x7, x2
  416dd8:	eor	x6, x6, x2, lsl #20
  416ddc:	add	x2, x2, x1
  416de0:	eor	x7, x7, x1, lsr #17
  416de4:	sub	x4, x4, x6
  416de8:	sub	x3, x3, x7
  416dec:	add	x1, x1, x4
  416df0:	eor	x2, x2, x4, lsl #14
  416df4:	add	x14, x4, x3
  416df8:	stp	x9, x10, [x5]
  416dfc:	stp	x6, x7, [x5, #16]
  416e00:	stp	x2, x1, [x5, #32]
  416e04:	stp	x14, x3, [x5, #48]
  416e08:	add	x5, x5, #0x40
  416e0c:	cmp	x5, x8
  416e10:	b.ne	416d60 <__fxstatat@plt+0x13880>  // b.any
  416e14:	add	x1, x0, #0x800
  416e18:	stp	xzr, xzr, [x1]
  416e1c:	str	xzr, [x0, #2064]
  416e20:	ret
  416e24:	nop
  416e28:	mov	w2, #0x3                   	// #3
  416e2c:	mov	w1, #0x0                   	// #0
  416e30:	b	416ec8 <__fxstatat@plt+0x139e8>
  416e34:	nop
  416e38:	stp	x29, x30, [sp, #-32]!
  416e3c:	mov	x29, sp
  416e40:	stp	x19, x20, [sp, #16]
  416e44:	mov	x19, x0
  416e48:	bl	402e10 <fileno@plt>
  416e4c:	tbnz	w0, #31, 416ea8 <__fxstatat@plt+0x139c8>
  416e50:	mov	x0, x19
  416e54:	bl	403370 <__freading@plt>
  416e58:	cbnz	w0, 416e8c <__fxstatat@plt+0x139ac>
  416e5c:	mov	x0, x19
  416e60:	bl	4152a0 <__fxstatat@plt+0x11dc0>
  416e64:	cbz	w0, 416ea8 <__fxstatat@plt+0x139c8>
  416e68:	bl	4033f0 <__errno_location@plt>
  416e6c:	mov	x20, x0
  416e70:	mov	x0, x19
  416e74:	ldr	w19, [x20]
  416e78:	bl	402e40 <fclose@plt>
  416e7c:	cbnz	w19, 416eb8 <__fxstatat@plt+0x139d8>
  416e80:	ldp	x19, x20, [sp, #16]
  416e84:	ldp	x29, x30, [sp], #32
  416e88:	ret
  416e8c:	mov	x0, x19
  416e90:	bl	402e10 <fileno@plt>
  416e94:	mov	w2, #0x1                   	// #1
  416e98:	mov	x1, #0x0                   	// #0
  416e9c:	bl	402dd0 <lseek@plt>
  416ea0:	cmn	x0, #0x1
  416ea4:	b.ne	416e5c <__fxstatat@plt+0x1397c>  // b.any
  416ea8:	mov	x0, x19
  416eac:	ldp	x19, x20, [sp, #16]
  416eb0:	ldp	x29, x30, [sp], #32
  416eb4:	b	402e40 <fclose@plt>
  416eb8:	mov	w0, #0xffffffff            	// #-1
  416ebc:	str	w19, [x20]
  416ec0:	b	416e80 <__fxstatat@plt+0x139a0>
  416ec4:	nop
  416ec8:	stp	x29, x30, [sp, #-112]!
  416ecc:	mov	w6, #0xffffffe0            	// #-32
  416ed0:	mov	x29, sp
  416ed4:	add	x7, sp, #0x50
  416ed8:	stp	x19, x20, [sp, #16]
  416edc:	str	x7, [sp, #64]
  416ee0:	stp	w6, wzr, [sp, #72]
  416ee4:	stp	x2, x3, [sp, #80]
  416ee8:	add	x2, sp, #0x70
  416eec:	stp	x2, x2, [sp, #48]
  416ef0:	stp	x4, x5, [sp, #96]
  416ef4:	cbz	w1, 416fb4 <__fxstatat@plt+0x13ad4>
  416ef8:	mov	w20, w0
  416efc:	mov	w3, w1
  416f00:	cmp	w1, #0x406
  416f04:	b.eq	416fd0 <__fxstatat@plt+0x13af0>  // b.none
  416f08:	cmp	w1, #0xb
  416f0c:	b.gt	416f58 <__fxstatat@plt+0x13a78>
  416f10:	cmp	w1, #0x0
  416f14:	b.le	416f84 <__fxstatat@plt+0x13aa4>
  416f18:	mov	x1, #0x1                   	// #1
  416f1c:	mov	x2, #0x514                 	// #1300
  416f20:	lsl	x1, x1, x3
  416f24:	tst	x1, x2
  416f28:	b.ne	41704c <__fxstatat@plt+0x13b6c>  // b.any
  416f2c:	mov	x2, #0xa0a                 	// #2570
  416f30:	tst	x1, x2
  416f34:	b.eq	416f84 <__fxstatat@plt+0x13aa4>  // b.none
  416f38:	mov	w1, w3
  416f3c:	mov	w0, w20
  416f40:	bl	403290 <fcntl@plt>
  416f44:	mov	w19, w0
  416f48:	mov	w0, w19
  416f4c:	ldp	x19, x20, [sp, #16]
  416f50:	ldp	x29, x30, [sp], #112
  416f54:	ret
  416f58:	sub	w0, w1, #0x400
  416f5c:	cmp	w0, #0xa
  416f60:	b.hi	416f84 <__fxstatat@plt+0x13aa4>  // b.pmore
  416f64:	mov	x1, #0x1                   	// #1
  416f68:	mov	x2, #0x2c5                 	// #709
  416f6c:	lsl	x1, x1, x0
  416f70:	tst	x1, x2
  416f74:	b.ne	41704c <__fxstatat@plt+0x13b6c>  // b.any
  416f78:	mov	x2, #0x502                 	// #1282
  416f7c:	tst	x1, x2
  416f80:	b.ne	416f38 <__fxstatat@plt+0x13a58>  // b.any
  416f84:	ldr	w0, [sp, #72]
  416f88:	ldr	x1, [sp, #48]
  416f8c:	tbnz	w0, #31, 4170f8 <__fxstatat@plt+0x13c18>
  416f90:	ldr	x2, [x1]
  416f94:	mov	w0, w20
  416f98:	mov	w1, w3
  416f9c:	bl	403290 <fcntl@plt>
  416fa0:	mov	w19, w0
  416fa4:	mov	w0, w19
  416fa8:	ldp	x19, x20, [sp, #16]
  416fac:	ldp	x29, x30, [sp], #112
  416fb0:	ret
  416fb4:	ldr	w2, [sp, #80]
  416fb8:	bl	403290 <fcntl@plt>
  416fbc:	mov	w19, w0
  416fc0:	mov	w0, w19
  416fc4:	ldp	x19, x20, [sp, #16]
  416fc8:	ldp	x29, x30, [sp], #112
  416fcc:	ret
  416fd0:	stp	x21, x22, [sp, #32]
  416fd4:	adrp	x21, 430000 <__progname@@GLIBC_2.17+0x1aa0>
  416fd8:	mov	w2, #0xffffffe8            	// #-24
  416fdc:	str	w2, [sp, #72]
  416fe0:	ldr	w2, [x21, #2884]
  416fe4:	ldr	w22, [sp, #80]
  416fe8:	tbnz	w2, #31, 417018 <__fxstatat@plt+0x13b38>
  416fec:	mov	w2, w22
  416ff0:	bl	403290 <fcntl@plt>
  416ff4:	mov	w19, w0
  416ff8:	tbnz	w0, #31, 41707c <__fxstatat@plt+0x13b9c>
  416ffc:	mov	w0, #0x1                   	// #1
  417000:	str	w0, [x21, #2884]
  417004:	mov	w0, w19
  417008:	ldp	x19, x20, [sp, #16]
  41700c:	ldp	x21, x22, [sp, #32]
  417010:	ldp	x29, x30, [sp], #112
  417014:	ret
  417018:	mov	w2, w22
  41701c:	mov	w1, #0x0                   	// #0
  417020:	bl	403290 <fcntl@plt>
  417024:	mov	w19, w0
  417028:	tbnz	w0, #31, 417038 <__fxstatat@plt+0x13b58>
  41702c:	ldr	w0, [x21, #2884]
  417030:	cmn	w0, #0x1
  417034:	b.eq	4170ac <__fxstatat@plt+0x13bcc>  // b.none
  417038:	mov	w0, w19
  41703c:	ldp	x19, x20, [sp, #16]
  417040:	ldp	x21, x22, [sp, #32]
  417044:	ldp	x29, x30, [sp], #112
  417048:	ret
  41704c:	ldr	w0, [sp, #72]
  417050:	ldr	x1, [sp, #48]
  417054:	tbnz	w0, #31, 41710c <__fxstatat@plt+0x13c2c>
  417058:	ldr	w2, [x1]
  41705c:	mov	w0, w20
  417060:	mov	w1, w3
  417064:	bl	403290 <fcntl@plt>
  417068:	mov	w19, w0
  41706c:	mov	w0, w19
  417070:	ldp	x19, x20, [sp, #16]
  417074:	ldp	x29, x30, [sp], #112
  417078:	ret
  41707c:	bl	4033f0 <__errno_location@plt>
  417080:	ldr	w0, [x0]
  417084:	cmp	w0, #0x16
  417088:	b.ne	416ffc <__fxstatat@plt+0x13b1c>  // b.any
  41708c:	mov	w2, w22
  417090:	mov	w0, w20
  417094:	mov	w1, #0x0                   	// #0
  417098:	bl	403290 <fcntl@plt>
  41709c:	mov	w19, w0
  4170a0:	tbnz	w0, #31, 417038 <__fxstatat@plt+0x13b58>
  4170a4:	mov	w0, #0xffffffff            	// #-1
  4170a8:	str	w0, [x21, #2884]
  4170ac:	mov	w0, w19
  4170b0:	mov	w1, #0x1                   	// #1
  4170b4:	bl	403290 <fcntl@plt>
  4170b8:	tbnz	w0, #31, 4170d4 <__fxstatat@plt+0x13bf4>
  4170bc:	orr	w2, w0, #0x1
  4170c0:	mov	w1, #0x2                   	// #2
  4170c4:	mov	w0, w19
  4170c8:	bl	403290 <fcntl@plt>
  4170cc:	cmn	w0, #0x1
  4170d0:	b.ne	417038 <__fxstatat@plt+0x13b58>  // b.any
  4170d4:	bl	4033f0 <__errno_location@plt>
  4170d8:	mov	x20, x0
  4170dc:	mov	w0, w19
  4170e0:	mov	w19, #0xffffffff            	// #-1
  4170e4:	ldr	w21, [x20]
  4170e8:	bl	403020 <close@plt>
  4170ec:	str	w21, [x20]
  4170f0:	ldp	x21, x22, [sp, #32]
  4170f4:	b	416f48 <__fxstatat@plt+0x13a68>
  4170f8:	cmn	w0, #0x7
  4170fc:	b.ge	416f90 <__fxstatat@plt+0x13ab0>  // b.tcont
  417100:	ldr	x1, [sp, #56]
  417104:	add	x1, x1, w0, sxtw
  417108:	b	416f90 <__fxstatat@plt+0x13ab0>
  41710c:	cmn	w0, #0x7
  417110:	b.ge	417058 <__fxstatat@plt+0x13b78>  // b.tcont
  417114:	ldr	x1, [sp, #56]
  417118:	add	x1, x1, w0, sxtw
  41711c:	b	417058 <__fxstatat@plt+0x13b78>
  417120:	mov	w1, w0
  417124:	cmp	w0, #0x26
  417128:	b.eq	417154 <__fxstatat@plt+0x13c74>  // b.none
  41712c:	b.gt	417148 <__fxstatat@plt+0x13c68>
  417130:	cmp	w0, #0x10
  417134:	mov	w0, #0x0                   	// #0
  417138:	b.eq	417144 <__fxstatat@plt+0x13c64>  // b.none
  41713c:	cmp	w1, #0x16
  417140:	cset	w0, ne  // ne = any
  417144:	ret
  417148:	cmp	w0, #0x5f
  41714c:	cset	w0, ne  // ne = any
  417150:	ret
  417154:	mov	w0, #0x0                   	// #0
  417158:	ret
  41715c:	nop
  417160:	stp	x29, x30, [sp, #-48]!
  417164:	mov	x29, sp
  417168:	stp	x19, x20, [sp, #16]
  41716c:	mov	x20, x1
  417170:	bl	402e70 <fopen@plt>
  417174:	mov	x19, x0
  417178:	cbz	x0, 417188 <__fxstatat@plt+0x13ca8>
  41717c:	bl	402e10 <fileno@plt>
  417180:	cmp	w0, #0x2
  417184:	b.ls	417198 <__fxstatat@plt+0x13cb8>  // b.plast
  417188:	mov	x0, x19
  41718c:	ldp	x19, x20, [sp, #16]
  417190:	ldp	x29, x30, [sp], #48
  417194:	ret
  417198:	str	x21, [sp, #32]
  41719c:	bl	416e28 <__fxstatat@plt+0x13948>
  4171a0:	mov	w21, w0
  4171a4:	tbnz	w0, #31, 417200 <__fxstatat@plt+0x13d20>
  4171a8:	mov	x0, x19
  4171ac:	bl	416e38 <__fxstatat@plt+0x13958>
  4171b0:	cbnz	w0, 4171dc <__fxstatat@plt+0x13cfc>
  4171b4:	mov	x1, x20
  4171b8:	mov	w0, w21
  4171bc:	bl	402f50 <fdopen@plt>
  4171c0:	mov	x19, x0
  4171c4:	cbz	x0, 4171dc <__fxstatat@plt+0x13cfc>
  4171c8:	mov	x0, x19
  4171cc:	ldp	x19, x20, [sp, #16]
  4171d0:	ldr	x21, [sp, #32]
  4171d4:	ldp	x29, x30, [sp], #48
  4171d8:	ret
  4171dc:	bl	4033f0 <__errno_location@plt>
  4171e0:	mov	x20, x0
  4171e4:	mov	w0, w21
  4171e8:	mov	x19, #0x0                   	// #0
  4171ec:	ldr	w21, [x20]
  4171f0:	bl	403020 <close@plt>
  4171f4:	str	w21, [x20]
  4171f8:	ldr	x21, [sp, #32]
  4171fc:	b	417188 <__fxstatat@plt+0x13ca8>
  417200:	bl	4033f0 <__errno_location@plt>
  417204:	mov	x20, x0
  417208:	mov	x0, x19
  41720c:	mov	x19, #0x0                   	// #0
  417210:	ldr	w21, [x20]
  417214:	bl	416e38 <__fxstatat@plt+0x13958>
  417218:	str	w21, [x20]
  41721c:	ldr	x21, [sp, #32]
  417220:	b	417188 <__fxstatat@plt+0x13ca8>
  417224:	nop
  417228:	stp	x29, x30, [sp, #-64]!
  41722c:	mov	x29, sp
  417230:	stp	x19, x20, [sp, #16]
  417234:	adrp	x20, 42d000 <__fxstatat@plt+0x29b20>
  417238:	add	x20, x20, #0xdd0
  41723c:	stp	x21, x22, [sp, #32]
  417240:	adrp	x21, 42d000 <__fxstatat@plt+0x29b20>
  417244:	add	x21, x21, #0xdc8
  417248:	sub	x20, x20, x21
  41724c:	mov	w22, w0
  417250:	stp	x23, x24, [sp, #48]
  417254:	mov	x23, x1
  417258:	mov	x24, x2
  41725c:	bl	402bc8 <mbrtowc@plt-0x38>
  417260:	cmp	xzr, x20, asr #3
  417264:	b.eq	417290 <__fxstatat@plt+0x13db0>  // b.none
  417268:	asr	x20, x20, #3
  41726c:	mov	x19, #0x0                   	// #0
  417270:	ldr	x3, [x21, x19, lsl #3]
  417274:	mov	x2, x24
  417278:	add	x19, x19, #0x1
  41727c:	mov	x1, x23
  417280:	mov	w0, w22
  417284:	blr	x3
  417288:	cmp	x20, x19
  41728c:	b.ne	417270 <__fxstatat@plt+0x13d90>  // b.any
  417290:	ldp	x19, x20, [sp, #16]
  417294:	ldp	x21, x22, [sp, #32]
  417298:	ldp	x23, x24, [sp, #48]
  41729c:	ldp	x29, x30, [sp], #64
  4172a0:	ret
  4172a4:	nop
  4172a8:	ret
  4172ac:	nop
  4172b0:	adrp	x2, 42e000 <__fxstatat@plt+0x2ab20>
  4172b4:	mov	x1, #0x0                   	// #0
  4172b8:	ldr	x2, [x2, #1152]
  4172bc:	b	402d40 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004172c0 <.fini>:
  4172c0:	stp	x29, x30, [sp, #-16]!
  4172c4:	mov	x29, sp
  4172c8:	ldp	x29, x30, [sp], #16
  4172cc:	ret
