Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep  2 22:26:11 2023
| Host         : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command      : report_utilization -file RFSoC_Main_blk_wrapper_utilization_placed.rpt -pb RFSoC_Main_blk_wrapper_utilization_placed.pb
| Design       : RFSoC_Main_blk_wrapper
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 14348 |     0 |    425280 |  3.37 |
|   LUT as Logic             | 14246 |     0 |    425280 |  3.35 |
|   LUT as Memory            |   102 |     0 |    213600 |  0.05 |
|     LUT as Distributed RAM |    56 |     0 |           |       |
|     LUT as Shift Register  |    46 |     0 |           |       |
| CLB Registers              |  9191 |     0 |    850560 |  1.08 |
|   Register as Flip Flop    |  9191 |     0 |    850560 |  1.08 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |   344 |     0 |     53160 |  0.65 |
| F7 Muxes                   |    66 |     0 |    212640 |  0.03 |
| F8 Muxes                   |     2 |     0 |    106320 | <0.01 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 304   |          Yes |         Set |            - |
| 8785  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  4740 |     0 |     53160 |  8.92 |
|   CLBL                                     |  2107 |     0 |           |       |
|   CLBM                                     |  2633 |     0 |           |       |
| LUT as Logic                               | 14246 |     0 |    425280 |  3.35 |
|   using O5 output only                     |   195 |       |           |       |
|   using O6 output only                     |  9636 |       |           |       |
|   using O5 and O6                          |  4415 |       |           |       |
| LUT as Memory                              |   102 |     0 |    213600 |  0.05 |
|   LUT as Distributed RAM                   |    56 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    56 |       |           |       |
|   LUT as Shift Register                    |    46 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    46 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
| CLB Registers                              |  9191 |     0 |    850560 |  1.08 |
|   Register driven from within the CLB      |  4445 |       |           |       |
|   Register driven from outside the CLB     |  4746 |       |           |       |
|     LUT in front of the register is unused |  3325 |       |           |       |
|     LUT in front of the register is used   |  1421 |       |           |       |
| Unique Control Sets                        |   574 |       |    106320 |  0.54 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  512 |     0 |      1080 | 47.41 |
|   RAMB36/FIFO*    |  512 |     0 |      1080 | 47.41 |
|     FIFO36E2 only |  256 |       |           |       |
|     RAMB36E2 only |  256 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           | 1408 |     0 |      4272 | 32.96 |
|   DSP48E2 only | 1408 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       347 |  0.00 |
| HPIOB_M          |    0 |     0 |       138 |  0.00 |
| HPIOB_S          |    0 |     0 |       138 |  0.00 |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |         4 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       696 |  0.29 |
|   BUFGCE             |    1 |     0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     4 |         4 | 100.00 |
| HSDAC           |    2 |     2 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 8785 |            Register |
| LUT2     | 4907 |                 CLB |
| LUT4     | 4181 |                 CLB |
| LUT6     | 4158 |                 CLB |
| LUT5     | 2879 |                 CLB |
| LUT3     | 2409 |                 CLB |
| DSP48E2  | 1408 |          Arithmetic |
| CARRY8   |  344 |                 CLB |
| FDSE     |  304 |            Register |
| RAMB36E2 |  256 |            BLOCKRAM |
| FIFO36E2 |  256 |            BLOCKRAM |
| LUT1     |  127 |                 CLB |
| RAMD32   |   98 |                 CLB |
| FDCE     |   69 |            Register |
| MUXF7    |   66 |                 CLB |
| SRLC32E  |   33 |                 CLB |
| FDPE     |   33 |            Register |
| RAMS32   |   14 |                 CLB |
| SRL16E   |   13 |                 CLB |
| HSADC    |    4 |            Advanced |
| MUXF8    |    2 |                 CLB |
| HSDAC    |    2 |            Advanced |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------+------+
|                 Ref Name                 | Used |
+------------------------------------------+------+
| RFSoC_Main_blk_zynq_ultra_ps_e_0_0       |    1 |
| RFSoC_Main_blk_xbar_0                    |    1 |
| RFSoC_Main_blk_usp_rf_data_converter_0_0 |    1 |
| RFSoC_Main_blk_proc_sys_reset_0_0        |    1 |
| RFSoC_Main_blk_auto_pc_0                 |    1 |
| RFSoC_Main_blk_auto_ds_0                 |    1 |
| RFSoC_Main_blk_TimeController_0_0        |    1 |
| RFSoC_Main_blk_DAC_Controller_7_0        |    1 |
| RFSoC_Main_blk_DAC_Controller_6_0        |    1 |
| RFSoC_Main_blk_DAC_Controller_5_0        |    1 |
| RFSoC_Main_blk_DAC_Controller_4_0        |    1 |
| RFSoC_Main_blk_DAC_Controller_3_0        |    1 |
| RFSoC_Main_blk_DAC_Controller_2_0        |    1 |
| RFSoC_Main_blk_DAC_Controller_1_0        |    1 |
| RFSoC_Main_blk_DAC_Controller_0_0        |    1 |
+------------------------------------------+------+


