Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jun 18 00:45:47 2017
| Host         : DESKTOP-TAPUO4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_greedy_snake_timing_summary_routed.rpt -rpx top_greedy_snake_timing_summary_routed.rpx
| Design       : top_greedy_snake
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[9]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: U4/myclk/clk_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/myclk/clk_tmp_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U6/point_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.190        0.000                      0                  713        0.072        0.000                      0                  713        4.500        0.000                       0                   444  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.190        0.000                      0                  713        0.072        0.000                      0                  713        4.500        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 1.393ns (18.660%)  route 6.072ns (81.340%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.913    12.049    U3/cube_y
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    12.173 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.603    12.777    U3/cube_y[0][5]_i_1_n_0
    SLICE_X4Y97          FDCE                                         r  U3/cube_y_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.604    15.027    U3/CLK
    SLICE_X4Y97          FDCE                                         r  U3/cube_y_reg[0][4]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDCE (Setup_fdce_C_CE)      -0.205    14.966    U3/cube_y_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 1.393ns (18.660%)  route 6.072ns (81.340%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.913    12.049    U3/cube_y
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    12.173 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.603    12.777    U3/cube_y[0][5]_i_1_n_0
    SLICE_X4Y97          FDCE                                         r  U3/cube_y_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.604    15.027    U3/CLK
    SLICE_X4Y97          FDCE                                         r  U3/cube_y_reg[0][5]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDCE (Setup_fdce_C_CE)      -0.205    14.966    U3/cube_y_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.393ns (18.957%)  route 5.955ns (81.043%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.913    12.049    U3/cube_y
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    12.173 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.486    12.660    U3/cube_y[0][5]_i_1_n_0
    SLICE_X6Y98          FDPE                                         r  U3/cube_y_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.604    15.027    U3/CLK
    SLICE_X6Y98          FDPE                                         r  U3/cube_y_reg[0][0]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X6Y98          FDPE (Setup_fdpe_C_CE)      -0.169    15.002    U3/cube_y_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 1.393ns (19.145%)  route 5.883ns (80.855%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.913    12.049    U3/cube_y
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    12.173 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.414    12.587    U3/cube_y[0][5]_i_1_n_0
    SLICE_X5Y97          FDPE                                         r  U3/cube_y_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.604    15.027    U3/CLK
    SLICE_X5Y97          FDPE                                         r  U3/cube_y_reg[0][2]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y97          FDPE (Setup_fdpe_C_CE)      -0.205    14.966    U3/cube_y_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 1.393ns (19.199%)  route 5.863ns (80.801%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.766    11.901    U3/cube_y
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.124    12.025 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.542    12.567    U3/cube_x[0][5]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  U3/cube_x_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.606    15.029    U3/CLK
    SLICE_X2Y97          FDCE                                         r  U3/cube_x_reg[0][0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDCE (Setup_fdce_C_CE)      -0.169    15.004    U3/cube_x_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 1.393ns (19.199%)  route 5.863ns (80.801%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.766    11.901    U3/cube_y
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.124    12.025 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.542    12.567    U3/cube_x[0][5]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  U3/cube_x_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.606    15.029    U3/CLK
    SLICE_X2Y97          FDCE                                         r  U3/cube_x_reg[0][5]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDCE (Setup_fdce_C_CE)      -0.169    15.004    U3/cube_x_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 1.393ns (19.306%)  route 5.822ns (80.694%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.913    12.049    U3/cube_y
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    12.173 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.354    12.527    U3/cube_y[0][5]_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  U3/cube_y_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.604    15.027    U3/CLK
    SLICE_X4Y98          FDCE                                         r  U3/cube_y_reg[0][1]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y98          FDCE (Setup_fdce_C_CE)      -0.205    14.966    U3/cube_y_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 1.393ns (19.306%)  route 5.822ns (80.694%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.913    12.049    U3/cube_y
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    12.173 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.354    12.527    U3/cube_y[0][5]_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  U3/cube_y_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.604    15.027    U3/CLK
    SLICE_X4Y98          FDCE                                         r  U3/cube_y_reg[0][3]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y98          FDCE (Setup_fdce_C_CE)      -0.205    14.966    U3/cube_y_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.393ns (19.327%)  route 5.814ns (80.673%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.766    11.901    U3/cube_y
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.124    12.025 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.493    12.519    U3/cube_x[0][5]_i_1_n_0
    SLICE_X3Y96          FDPE                                         r  U3/cube_x_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.605    15.028    U3/CLK
    SLICE_X3Y96          FDPE                                         r  U3/cube_x_reg[0][1]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X3Y96          FDPE (Setup_fdpe_C_CE)      -0.205    14.967    U3/cube_x_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.393ns (19.327%)  route 5.814ns (80.673%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.709     5.311    U3/CLK
    SLICE_X6Y100         FDCE                                         r  U3/cube_x_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  U3/cube_x_reg[2][0]/Q
                         net (fo=3, routed)           1.187     6.976    U3/cube_x_reg[3][5]_0[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.295     7.271 r  U3/cube_y[1][5]_i_92/O
                         net (fo=1, routed)           0.814     8.085    U3/cube_y[1][5]_i_92_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.209 f  U3/cube_y[1][5]_i_39/O
                         net (fo=1, routed)           1.063     9.272    U3/cube_y[1][5]_i_39_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.396 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.661    10.057    U3/cube_y[1][5]_i_13_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.181 f  U3/cube_y[1][5]_i_3/O
                         net (fo=2, routed)           0.830    11.012    U3/cube_y[1][5]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124    11.136 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.766    11.901    U3/cube_y
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.124    12.025 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.493    12.519    U3/cube_x[0][5]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  U3/cube_x_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.605    15.028    U3/CLK
    SLICE_X3Y96          FDCE                                         r  U3/cube_x_reg[0][2]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X3Y96          FDCE (Setup_fdce_C_CE)      -0.205    14.967    U3/cube_x_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.619%)  route 0.249ns (54.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.576     1.495    U3/CLK
    SLICE_X12Y99         FDCE                                         r  U3/cube_y_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  U3/cube_y_reg[3][2]/Q
                         net (fo=4, routed)           0.249     1.908    U3/cube_y_reg[4][2]_0[2]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.953 r  U3/cube_y[4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.953    U3/cube_y[4][2]_i_1_n_0
    SLICE_X12Y100        FDCE                                         r  U3/cube_y_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.841     2.006    U3/CLK
    SLICE_X12Y100        FDCE                                         r  U3/cube_y_reg[4][2]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDCE (Hold_fdce_C_D)         0.121     1.881    U3/cube_y_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.732%)  route 0.220ns (51.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.576     1.495    U3/CLK
    SLICE_X12Y98         FDCE                                         r  U3/cube_y_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  U3/cube_y_reg[3][0]/Q
                         net (fo=4, routed)           0.220     1.879    U3/cube_y_reg[4][2]_0[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.924 r  U3/cube_y[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.924    U3/cube_y[4][0]_i_1_n_0
    SLICE_X13Y100        FDCE                                         r  U3/cube_y_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.841     2.006    U3/CLK
    SLICE_X13Y100        FDCE                                         r  U3/cube_y_reg[4][0]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDCE (Hold_fdce_C_D)         0.091     1.851    U3/cube_y_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.211ns (42.618%)  route 0.284ns (57.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.570     1.489    U3/CLK
    SLICE_X8Y100         FDCE                                         r  U3/cube_y_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.164     1.653 r  U3/cube_y_reg[1][1]/Q
                         net (fo=3, routed)           0.284     1.938    U3/cube_y_reg[2][2]_0[1]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.047     1.985 r  U3/cube_y[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.985    U3/cube_y[2][1]_i_1_n_0
    SLICE_X8Y99          FDCE                                         r  U3/cube_y_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.847     2.012    U3/CLK
    SLICE_X8Y99          FDCE                                         r  U3/cube_y_reg[2][1]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.131     1.897    U3/cube_y_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[12][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.532%)  route 0.262ns (58.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.604     1.523    U3/CLK
    SLICE_X7Y99          FDCE                                         r  U3/cube_x_reg[12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U3/cube_x_reg[12][0]/Q
                         net (fo=4, routed)           0.262     1.926    U3/cube_x_reg[12]_20[0]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.045     1.971 r  U3/cube_x[13][0]_i_1/O
                         net (fo=1, routed)           0.000     1.971    U3/cube_x[13][0]_i_1_n_0
    SLICE_X3Y101         FDCE                                         r  U3/cube_x_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.872     2.037    U3/CLK
    SLICE_X3Y101         FDCE                                         r  U3/cube_x_reg[13][0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.091     1.882    U3/cube_x_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.227ns (50.399%)  route 0.223ns (49.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.576     1.495    U3/CLK
    SLICE_X11Y98         FDCE                                         r  U3/cube_x_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.128     1.623 r  U3/cube_x_reg[3][5]/Q
                         net (fo=3, routed)           0.223     1.847    U3/cube_x_reg[3]_4[5]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.099     1.946 r  U3/cube_x[4][5]_i_1/O
                         net (fo=1, routed)           0.000     1.946    U3/cube_x[4][5]_i_1_n_0
    SLICE_X11Y100        FDCE                                         r  U3/cube_x_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.841     2.006    U3/CLK
    SLICE_X11Y100        FDCE                                         r  U3/cube_x_reg[4][5]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.091     1.851    U3/cube_x_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[11][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[12][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.880%)  route 0.305ns (62.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.598     1.517    U3/CLK
    SLICE_X4Y100         FDCE                                         r  U3/cube_x_reg[11][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U3/cube_x_reg[11][3]/Q
                         net (fo=5, routed)           0.305     1.963    U3/cube_x_reg[12][5]_0[0]
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.045     2.008 r  U3/cube_x[12][3]_i_1/O
                         net (fo=1, routed)           0.000     2.008    U3/cube_x[12][3]_i_1_n_0
    SLICE_X4Y99          FDCE                                         r  U3/cube_x_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.875     2.040    U3/CLK
    SLICE_X4Y99          FDCE                                         r  U3/cube_x_reg[12][3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.092     1.886    U3/cube_x_reg[12][3]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U5/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.190ns (37.241%)  route 0.320ns (62.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.604     1.523    U5/CLK
    SLICE_X0Y94          FDCE                                         r  U5/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U5/clk_cnt_reg[0]/Q
                         net (fo=38, routed)          0.320     1.985    U5/clk_cnt_reg_n_0_[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.049     2.034 r  U5/clk_cnt[7]_i_1__2/O
                         net (fo=1, routed)           0.000     2.034    U5/clk_cnt[7]
    SLICE_X0Y101         FDCE                                         r  U5/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.872     2.037    U5/CLK
    SLICE_X0Y101         FDCE                                         r  U5/clk_cnt_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.107     1.898    U5/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[2][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.246ns (46.110%)  route 0.288ns (53.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.570     1.489    U3/CLK
    SLICE_X8Y100         FDPE                                         r  U3/cube_y_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_fdpe_C_Q)         0.148     1.637 r  U3/cube_y_reg[1][0]/Q
                         net (fo=3, routed)           0.288     1.925    U3/cube_y_reg[2][2]_0[0]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.098     2.023 r  U3/cube_y[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.023    U3/cube_y[2][0]_i_1_n_0
    SLICE_X8Y98          FDPE                                         r  U3/cube_y_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.847     2.012    U3/CLK
    SLICE_X8Y98          FDPE                                         r  U3/cube_y_reg[2][0]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y98          FDPE (Hold_fdpe_C_D)         0.121     1.887    U3/cube_y_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.246ns (49.662%)  route 0.249ns (50.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.576     1.495    U3/CLK
    SLICE_X12Y99         FDCE                                         r  U3/cube_y_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.148     1.643 r  U3/cube_y_reg[3][3]/Q
                         net (fo=3, routed)           0.249     1.893    U3/cube_y_reg[3]_3[3]
    SLICE_X13Y101        LUT2 (Prop_lut2_I0_O)        0.098     1.991 r  U3/cube_y[4][3]_i_1/O
                         net (fo=1, routed)           0.000     1.991    U3/cube_y[4][3]_i_1_n_0
    SLICE_X13Y101        FDCE                                         r  U3/cube_y_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.841     2.006    U3/CLK
    SLICE_X13Y101        FDCE                                         r  U3/cube_y_reg[4][3]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y101        FDCE (Hold_fdce_C_D)         0.091     1.851    U3/cube_y_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[9][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.229ns (41.414%)  route 0.324ns (58.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.570     1.489    U3/CLK
    SLICE_X11Y102        FDCE                                         r  U3/cube_y_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     1.617 r  U3/cube_y_reg[9][0]/Q
                         net (fo=4, routed)           0.324     1.941    U3/cube_y_reg[10][5]_0[0]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.101     2.042 r  U3/cube_y[10][0]_i_1/O
                         net (fo=1, routed)           0.000     2.042    U3/cube_y[10][0]_i_1_n_0
    SLICE_X10Y99         FDCE                                         r  U3/cube_y_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.847     2.012    U3/CLK
    SLICE_X10Y99         FDCE                                         r  U3/cube_y_reg[10][0]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X10Y99         FDCE (Hold_fdce_C_D)         0.131     1.897    U3/cube_y_reg[10][0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     U1/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y95    U1/clk_cnt_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y95    U1/clk_cnt_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     U1/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     U1/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     U1/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y93     U1/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y93     U1/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y93     U1/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     U1/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y95    U1/clk_cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    U1/clk_cnt_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     U1/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     U1/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     U1/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     U1/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    U1/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    U1/clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    U1/clk_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     U3/cube_y_reg[1][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    U3/cube_y_reg[1][5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     U3/cube_y_reg[2][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y97    U2/add_cube_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     U3/cube_x_reg[10][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     U3/cube_x_reg[10][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     U3/cube_y_reg[2][1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     U3/cube_y_reg[2][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    U3/cube_y_reg[2][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    U3/cube_y_reg[2][4]/C



