\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{Interrupt vector numbers for S32\+K148}{\pageref{group___interrupt__vector__numbers___s32_k148}}{}
\item \contentsline{section}{Cortex M4 Core Configuration}{\pageref{group___cortex___core___configuration}}{}
\item \contentsline{section}{Device Peripheral Access Layer for S32\+K148}{\pageref{group___peripheral__access__layer___s32_k148}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Peripheral Access Layer}{\pageref{group___a_d_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Register Masks}{\pageref{group___a_d_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{AIPS Peripheral Access Layer}{\pageref{group___a_i_p_s___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{AIPS Register Masks}{\pageref{group___a_i_p_s___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CAN Peripheral Access Layer}{\pageref{group___c_a_n___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CAN Register Masks}{\pageref{group___c_a_n___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CMP Peripheral Access Layer}{\pageref{group___c_m_p___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMP Register Masks}{\pageref{group___c_m_p___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CRC Peripheral Access Layer}{\pageref{group___c_r_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CRC Register Masks}{\pageref{group___c_r_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CSE\+\_\+\+PRAM Peripheral Access Layer}{\pageref{group___c_s_e___p_r_a_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CSE\+\_\+\+PRAM Register Masks}{\pageref{group___c_s_e___p_r_a_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMA Peripheral Access Layer}{\pageref{group___d_m_a___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMA Register Masks}{\pageref{group___d_m_a___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMAMUX Peripheral Access Layer}{\pageref{group___d_m_a_m_u_x___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMAMUX Register Masks}{\pageref{group___d_m_a_m_u_x___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{EIM Peripheral Access Layer}{\pageref{group___e_i_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EIM Register Masks}{\pageref{group___e_i_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ENET Peripheral Access Layer}{\pageref{group___e_n_e_t___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ENET Register Masks}{\pageref{group___e_n_e_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ERM Peripheral Access Layer}{\pageref{group___e_r_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ERM Register Masks}{\pageref{group___e_r_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{EWM Peripheral Access Layer}{\pageref{group___e_w_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EWM Register Masks}{\pageref{group___e_w_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FLEXIO Peripheral Access Layer}{\pageref{group___f_l_e_x_i_o___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLEXIO Register Masks}{\pageref{group___f_l_e_x_i_o___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FTFC Peripheral Access Layer}{\pageref{group___f_t_f_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FTFC Register Masks}{\pageref{group___f_t_f_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FTM Peripheral Access Layer}{\pageref{group___f_t_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FTM Register Masks}{\pageref{group___f_t_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Peripheral Access Layer}{\pageref{group___g_p_i_o___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Register Masks}{\pageref{group___g_p_i_o___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{LMEM Peripheral Access Layer}{\pageref{group___l_m_e_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{LMEM Register Masks}{\pageref{group___l_m_e_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{LPI2C Peripheral Access Layer}{\pageref{group___l_p_i2_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{LPI2C Register Masks}{\pageref{group___l_p_i2_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{LPIT Peripheral Access Layer}{\pageref{group___l_p_i_t___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{LPIT Register Masks}{\pageref{group___l_p_i_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{LPSPI Peripheral Access Layer}{\pageref{group___l_p_s_p_i___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{LPSPI Register Masks}{\pageref{group___l_p_s_p_i___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{LPTMR Peripheral Access Layer}{\pageref{group___l_p_t_m_r___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{LPTMR Register Masks}{\pageref{group___l_p_t_m_r___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{LPUART Peripheral Access Layer}{\pageref{group___l_p_u_a_r_t___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{LPUART Register Masks}{\pageref{group___l_p_u_a_r_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{MCM Peripheral Access Layer}{\pageref{group___m_c_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MCM Register Masks}{\pageref{group___m_c_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{MPU Peripheral Access Layer}{\pageref{group___m_p_u___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MPU Register Masks}{\pageref{group___m_p_u___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{MSCM Peripheral Access Layer}{\pageref{group___m_s_c_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MSCM Register Masks}{\pageref{group___m_s_c_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PCC Peripheral Access Layer}{\pageref{group___p_c_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PCC Register Masks}{\pageref{group___p_c_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PDB Peripheral Access Layer}{\pageref{group___p_d_b___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PDB Register Masks}{\pageref{group___p_d_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PMC Peripheral Access Layer}{\pageref{group___p_m_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PMC Register Masks}{\pageref{group___p_m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PORT Peripheral Access Layer}{\pageref{group___p_o_r_t___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PORT Register Masks}{\pageref{group___p_o_r_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Quad\+SPI Peripheral Access Layer}{\pageref{group___quad_s_p_i___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Quad\+SPI Register Masks}{\pageref{group___quad_s_p_i___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCM Peripheral Access Layer}{\pageref{group___r_c_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCM Register Masks}{\pageref{group___r_c_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RTC Peripheral Access Layer}{\pageref{group___r_t_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RTC Register Masks}{\pageref{group___r_t_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S32\+\_\+\+NVIC Peripheral Access Layer}{\pageref{group___s32___n_v_i_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S32\+\_\+\+NVIC Register Masks}{\pageref{group___s32___n_v_i_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S32\+\_\+\+SCB Peripheral Access Layer}{\pageref{group___s32___s_c_b___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S32\+\_\+\+SCB Register Masks}{\pageref{group___s32___s_c_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S32\+\_\+\+Sys\+Tick Peripheral Access Layer}{\pageref{group___s32___sys_tick___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S32\+\_\+\+Sys\+Tick Register Masks}{\pageref{group___s32___sys_tick___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SAI Peripheral Access Layer}{\pageref{group___s_a_i___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SAI Register Masks}{\pageref{group___s_a_i___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SCG Peripheral Access Layer}{\pageref{group___s_c_g___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SCG Register Masks}{\pageref{group___s_c_g___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SIM Peripheral Access Layer}{\pageref{group___s_i_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SIM Register Masks}{\pageref{group___s_i_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SMC Peripheral Access Layer}{\pageref{group___s_m_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SMC Register Masks}{\pageref{group___s_m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{TRGMUX Peripheral Access Layer}{\pageref{group___t_r_g_m_u_x___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TRGMUX Register Masks}{\pageref{group___t_r_g_m_u_x___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{WDOG Peripheral Access Layer}{\pageref{group___w_d_o_g___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{WDOG Register Masks}{\pageref{group___w_d_o_g___register___masks}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Backward Compatibility for S32\+K148}{\pageref{group___backward___compatibility___symbols___s32_k148}}{}
\item \contentsline{section}{Soc\+\_\+support\+\_\+\+S32\+K148}{\pageref{group__soc__support___s32_k148}}{}
\end{DoxyCompactList}
