// Seed: 1053766021
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd16
) (
    input  uwire _id_0,
    output wand  id_1,
    output tri   id_2,
    input  wand  id_3,
    output wor   id_4,
    output wand  id_5
);
  assign id_5 = id_3;
  final $unsigned(5);
  ;
  wire id_7;
  logic [id_0 : -1] id_8;
  ;
  logic id_9;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd2
) (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    input supply0 id_10,
    input supply1 _id_11,
    output tri1 id_12,
    output tri1 id_13,
    output tri0 id_14,
    input supply1 id_15
);
  wire id_17;
  parameter id_18 = -1;
  assign id_12 = 1'd0;
  logic [-1 : id_11] id_19;
  ;
  wire id_20;
  module_0 modCall_1 ();
endmodule
