$date
	Tue Dec 14 08:05:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sound $end
$var wire 1 ! sound $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ shock $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ shock $end
$var wire 1 % sound_end $end
$var reg 1 & en $end
$var reg 1 ! sound $end
$scope module count $end
$var wire 1 " clk $end
$var wire 1 & en $end
$var wire 1 % sound $end
$var reg 3 ' count [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
1&
x%
0$
1#
0"
0!
$end
#1
1"
#2
0"
#3
1"
#4
0"
0#
#5
1"
#6
0"
#7
1"
#8
0"
1$
#9
0&
1!
1"
#10
0"
#11
1%
b0 '
1"
#12
b1 '
1&
0"
0$
#13
b10 '
1"
#14
0"
#15
b11 '
1"
#16
0"
1$
#17
b100 '
0&
1"
#18
0"
#19
b0 '
1"
#20
b1 '
1&
0"
0$
#21
b10 '
1"
#22
0"
#23
b11 '
1"
#24
0"
#25
b100 '
1"
#26
0"
#27
b101 '
1"
#28
0"
#29
b110 '
1"
#30
0"
#31
0%
b111 '
1"
#32
0"
#33
1%
b0 '
0!
1"
#34
0"
#35
b1 '
1"
#36
0"
#37
b10 '
1"
#38
0"
#39
b11 '
1"
#40
0"
#41
b100 '
1"
#42
0"
#43
b101 '
1"
#44
0"
#45
b110 '
1"
#46
0"
#47
0%
b111 '
1"
#48
0"
#49
1%
b0 '
1"
#50
0"
#51
b1 '
1"
#52
0"
#53
b10 '
1"
#54
0"
#55
b11 '
1"
#56
0"
#57
b100 '
1"
#58
0"
#59
b101 '
1"
#60
0"
