
CAN_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ecc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f4  08007fd8  08007fd8  00017fd8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080085cc  080085cc  000185cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080085d0  080085d0  000185d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a8  20000000  080085d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000035d4  200000a8  0800867c  000200a8  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  2000367c  0800867c  0002367c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
  9 .debug_info   00020515  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004c9b  00000000  00000000  000405e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000d2a6  00000000  00000000  00045281  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ff0  00000000  00000000  00052528  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001740  00000000  00000000  00053518  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00017b9a  00000000  00000000  00054c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000120fd  00000000  00000000  0006c7f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00075567  00000000  00000000  0007e8ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  000f3e56  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000031fc  00000000  00000000  000f3ed4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a8 	.word	0x200000a8
 8000128:	00000000 	.word	0x00000000
 800012c:	08007fc0 	.word	0x08007fc0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ac 	.word	0x200000ac
 8000148:	08007fc0 	.word	0x08007fc0

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000218:	f1a2 0201 	sub.w	r2, r2, #1
 800021c:	d1ed      	bne.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__gesf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295
 800061c:	e006      	b.n	800062c <__cmpsf2+0x4>
 800061e:	bf00      	nop

08000620 <__lesf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpsf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d011      	beq.n	8000668 <__cmpsf2+0x40>
 8000644:	b001      	add	sp, #4
 8000646:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064a:	bf18      	it	ne
 800064c:	ea90 0f01 	teqne	r0, r1
 8000650:	bf58      	it	pl
 8000652:	ebb2 0003 	subspl.w	r0, r2, r3
 8000656:	bf88      	it	hi
 8000658:	17c8      	asrhi	r0, r1, #31
 800065a:	bf38      	it	cc
 800065c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000660:	bf18      	it	ne
 8000662:	f040 0001 	orrne.w	r0, r0, #1
 8000666:	4770      	bx	lr
 8000668:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800066c:	d102      	bne.n	8000674 <__cmpsf2+0x4c>
 800066e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000672:	d105      	bne.n	8000680 <__cmpsf2+0x58>
 8000674:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000678:	d1e4      	bne.n	8000644 <__cmpsf2+0x1c>
 800067a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800067e:	d0e1      	beq.n	8000644 <__cmpsf2+0x1c>
 8000680:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <__aeabi_cfrcmple>:
 8000688:	4684      	mov	ip, r0
 800068a:	4608      	mov	r0, r1
 800068c:	4661      	mov	r1, ip
 800068e:	e7ff      	b.n	8000690 <__aeabi_cfcmpeq>

08000690 <__aeabi_cfcmpeq>:
 8000690:	b50f      	push	{r0, r1, r2, r3, lr}
 8000692:	f7ff ffc9 	bl	8000628 <__cmpsf2>
 8000696:	2800      	cmp	r0, #0
 8000698:	bf48      	it	mi
 800069a:	f110 0f00 	cmnmi.w	r0, #0
 800069e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a0 <__aeabi_fcmpeq>:
 80006a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a4:	f7ff fff4 	bl	8000690 <__aeabi_cfcmpeq>
 80006a8:	bf0c      	ite	eq
 80006aa:	2001      	moveq	r0, #1
 80006ac:	2000      	movne	r0, #0
 80006ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b2:	bf00      	nop

080006b4 <__aeabi_fcmplt>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff ffea 	bl	8000690 <__aeabi_cfcmpeq>
 80006bc:	bf34      	ite	cc
 80006be:	2001      	movcc	r0, #1
 80006c0:	2000      	movcs	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmple>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffe0 	bl	8000690 <__aeabi_cfcmpeq>
 80006d0:	bf94      	ite	ls
 80006d2:	2001      	movls	r0, #1
 80006d4:	2000      	movhi	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmpge>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffd2 	bl	8000688 <__aeabi_cfrcmple>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpgt>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffc8 	bl	8000688 <__aeabi_cfrcmple>
 80006f8:	bf34      	ite	cc
 80006fa:	2001      	movcc	r0, #1
 80006fc:	2000      	movcs	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_f2uiz>:
 8000704:	0042      	lsls	r2, r0, #1
 8000706:	d20e      	bcs.n	8000726 <__aeabi_f2uiz+0x22>
 8000708:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800070c:	d30b      	bcc.n	8000726 <__aeabi_f2uiz+0x22>
 800070e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000712:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000716:	d409      	bmi.n	800072c <__aeabi_f2uiz+0x28>
 8000718:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800071c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000720:	fa23 f002 	lsr.w	r0, r3, r2
 8000724:	4770      	bx	lr
 8000726:	f04f 0000 	mov.w	r0, #0
 800072a:	4770      	bx	lr
 800072c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000730:	d101      	bne.n	8000736 <__aeabi_f2uiz+0x32>
 8000732:	0242      	lsls	r2, r0, #9
 8000734:	d102      	bne.n	800073c <__aeabi_f2uiz+0x38>
 8000736:	f04f 30ff 	mov.w	r0, #4294967295
 800073a:	4770      	bx	lr
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop

08000744 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000744:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000746:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <HAL_InitTick+0x3c>)
{
 8000748:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800074a:	7818      	ldrb	r0, [r3, #0]
 800074c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000750:	fbb3 f3f0 	udiv	r3, r3, r0
 8000754:	4a0b      	ldr	r2, [pc, #44]	; (8000784 <HAL_InitTick+0x40>)
 8000756:	6810      	ldr	r0, [r2, #0]
 8000758:	fbb0 f0f3 	udiv	r0, r0, r3
 800075c:	f000 fc06 	bl	8000f6c <HAL_SYSTICK_Config>
 8000760:	4604      	mov	r4, r0
 8000762:	b958      	cbnz	r0, 800077c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000764:	2d0f      	cmp	r5, #15
 8000766:	d809      	bhi.n	800077c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000768:	4602      	mov	r2, r0
 800076a:	4629      	mov	r1, r5
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f000 fba6 	bl	8000ec0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000774:	4620      	mov	r0, r4
 8000776:	4b04      	ldr	r3, [pc, #16]	; (8000788 <HAL_InitTick+0x44>)
 8000778:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800077a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800077c:	2001      	movs	r0, #1
 800077e:	e7fc      	b.n	800077a <HAL_InitTick+0x36>
 8000780:	20000000 	.word	0x20000000
 8000784:	2000002c 	.word	0x2000002c
 8000788:	20000004 	.word	0x20000004

0800078c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800078c:	4a07      	ldr	r2, [pc, #28]	; (80007ac <HAL_Init+0x20>)
{
 800078e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000790:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000792:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000794:	f043 0310 	orr.w	r3, r3, #16
 8000798:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800079a:	f000 fb7f 	bl	8000e9c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800079e:	2000      	movs	r0, #0
 80007a0:	f7ff ffd0 	bl	8000744 <HAL_InitTick>
  HAL_MspInit();
 80007a4:	f006 fd0a 	bl	80071bc <HAL_MspInit>
}
 80007a8:	2000      	movs	r0, #0
 80007aa:	bd08      	pop	{r3, pc}
 80007ac:	40022000 	.word	0x40022000

080007b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80007b0:	4a03      	ldr	r2, [pc, #12]	; (80007c0 <HAL_IncTick+0x10>)
 80007b2:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <HAL_IncTick+0x14>)
 80007b4:	6811      	ldr	r1, [r2, #0]
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	440b      	add	r3, r1
 80007ba:	6013      	str	r3, [r2, #0]
}
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000164 	.word	0x20000164
 80007c4:	20000000 	.word	0x20000000

080007c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80007c8:	4b01      	ldr	r3, [pc, #4]	; (80007d0 <HAL_GetTick+0x8>)
 80007ca:	6818      	ldr	r0, [r3, #0]
}
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	20000164 	.word	0x20000164

080007d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007d4:	b538      	push	{r3, r4, r5, lr}
 80007d6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80007d8:	f7ff fff6 	bl	80007c8 <HAL_GetTick>
 80007dc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007de:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80007e0:	bf1e      	ittt	ne
 80007e2:	4b04      	ldrne	r3, [pc, #16]	; (80007f4 <HAL_Delay+0x20>)
 80007e4:	781b      	ldrbne	r3, [r3, #0]
 80007e6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	1b40      	subs	r0, r0, r5
 80007ee:	42a0      	cmp	r0, r4
 80007f0:	d3fa      	bcc.n	80007e8 <HAL_Delay+0x14>
  {
  }
}
 80007f2:	bd38      	pop	{r3, r4, r5, pc}
 80007f4:	20000000 	.word	0x20000000

080007f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80007f8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80007fa:	4604      	mov	r4, r0
 80007fc:	2800      	cmp	r0, #0
 80007fe:	d06e      	beq.n	80008de <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000800:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000804:	b90b      	cbnz	r3, 800080a <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000806:	f005 f9e3 	bl	8005bd0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800080a:	6822      	ldr	r2, [r4, #0]
 800080c:	6813      	ldr	r3, [r2, #0]
 800080e:	f023 0302 	bic.w	r3, r3, #2
 8000812:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000814:	f7ff ffd8 	bl	80007c8 <HAL_GetTick>
 8000818:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800081a:	6823      	ldr	r3, [r4, #0]
 800081c:	685a      	ldr	r2, [r3, #4]
 800081e:	0791      	lsls	r1, r2, #30
 8000820:	d451      	bmi.n	80008c6 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	f042 0201 	orr.w	r2, r2, #1
 8000828:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800082a:	f7ff ffcd 	bl	80007c8 <HAL_GetTick>
 800082e:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000830:	6823      	ldr	r3, [r4, #0]
 8000832:	685a      	ldr	r2, [r3, #4]
 8000834:	07d2      	lsls	r2, r2, #31
 8000836:	d554      	bpl.n	80008e2 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000838:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800083a:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800083c:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	bf0c      	ite	eq
 8000842:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000846:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 800084a:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 800084c:	7e62      	ldrb	r2, [r4, #25]
 800084e:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	bf0c      	ite	eq
 8000854:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000858:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 800085c:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 800085e:	7ea2      	ldrb	r2, [r4, #26]
 8000860:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	bf0c      	ite	eq
 8000866:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800086a:	f022 0220 	bicne.w	r2, r2, #32
 800086e:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000870:	7ee2      	ldrb	r2, [r4, #27]
 8000872:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	bf0c      	ite	eq
 8000878:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800087c:	f042 0210 	orrne.w	r2, r2, #16
 8000880:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000882:	7f22      	ldrb	r2, [r4, #28]
 8000884:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	bf0c      	ite	eq
 800088a:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800088e:	f022 0208 	bicne.w	r2, r2, #8
 8000892:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000894:	7f62      	ldrb	r2, [r4, #29]
 8000896:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	bf0c      	ite	eq
 800089c:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80008a0:	f022 0204 	bicne.w	r2, r2, #4
 80008a4:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80008a6:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80008aa:	430a      	orrs	r2, r1
 80008ac:	6921      	ldr	r1, [r4, #16]
 80008ae:	430a      	orrs	r2, r1
 80008b0:	6961      	ldr	r1, [r4, #20]
 80008b2:	430a      	orrs	r2, r1
 80008b4:	6861      	ldr	r1, [r4, #4]
 80008b6:	3901      	subs	r1, #1
 80008b8:	430a      	orrs	r2, r1
 80008ba:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80008bc:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80008be:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80008c0:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 80008c4:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008c6:	f7ff ff7f 	bl	80007c8 <HAL_GetTick>
 80008ca:	1b40      	subs	r0, r0, r5
 80008cc:	280a      	cmp	r0, #10
 80008ce:	d9a4      	bls.n	800081a <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d6:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80008d8:	2305      	movs	r3, #5
 80008da:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 80008de:	2001      	movs	r0, #1
 80008e0:	e7f0      	b.n	80008c4 <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008e2:	f7ff ff71 	bl	80007c8 <HAL_GetTick>
 80008e6:	1b40      	subs	r0, r0, r5
 80008e8:	280a      	cmp	r0, #10
 80008ea:	d9a1      	bls.n	8000830 <HAL_CAN_Init+0x38>
 80008ec:	e7f0      	b.n	80008d0 <HAL_CAN_Init+0xd8>

080008ee <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80008ee:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 80008f2:	b570      	push	{r4, r5, r6, lr}

  if ((state == HAL_CAN_STATE_READY) ||
 80008f4:	3b01      	subs	r3, #1
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d85f      	bhi.n	80009ba <HAL_CAN_ConfigFilter+0xcc>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80008fa:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 80008fc:	6803      	ldr	r3, [r0, #0]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80008fe:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000902:	f042 0201 	orr.w	r2, r2, #1
 8000906:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800090a:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800090c:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000910:	f002 001f 	and.w	r0, r2, #31
 8000914:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000918:	43c4      	mvns	r4, r0
 800091a:	4025      	ands	r5, r4
 800091c:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000920:	69cd      	ldr	r5, [r1, #28]
 8000922:	bb85      	cbnz	r5, 8000986 <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000924:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000928:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800092a:	4025      	ands	r5, r4
 800092c:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000930:	888d      	ldrh	r5, [r1, #4]
 8000932:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000936:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800093a:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800093e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000940:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000942:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000946:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800094a:	698a      	ldr	r2, [r1, #24]
 800094c:	bb6a      	cbnz	r2, 80009aa <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800094e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000952:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000954:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000958:	690a      	ldr	r2, [r1, #16]
 800095a:	bb52      	cbnz	r2, 80009b2 <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800095c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000960:	4022      	ands	r2, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000962:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000966:	6a0a      	ldr	r2, [r1, #32]
 8000968:	2a01      	cmp	r2, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800096a:	bf02      	ittt	eq
 800096c:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 8000970:	4310      	orreq	r0, r2
 8000972:	f8c3 021c 	streq.w	r0, [r3, #540]	; 0x21c

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 8000976:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000978:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800097c:	f022 0201 	bic.w	r2, r2, #1
 8000980:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8000984:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000986:	2d01      	cmp	r5, #1
 8000988:	d1df      	bne.n	800094a <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800098a:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800098e:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000990:	4305      	orrs	r5, r0
 8000992:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000996:	888d      	ldrh	r5, [r1, #4]
 8000998:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800099c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009a0:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009a4:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80009a6:	898d      	ldrh	r5, [r1, #12]
 80009a8:	e7cb      	b.n	8000942 <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80009aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80009ae:	4302      	orrs	r2, r0
 80009b0:	e7d0      	b.n	8000954 <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80009b2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80009b6:	4302      	orrs	r2, r0
 80009b8:	e7d3      	b.n	8000962 <HAL_CAN_ConfigFilter+0x74>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80009ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80009bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009c0:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 80009c2:	2001      	movs	r0, #1
 80009c4:	e7de      	b.n	8000984 <HAL_CAN_ConfigFilter+0x96>

080009c6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80009c6:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80009c8:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 80009cc:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d11f      	bne.n	8000a12 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80009d2:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009d4:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80009d6:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009da:	6813      	ldr	r3, [r2, #0]
 80009dc:	f023 0301 	bic.w	r3, r3, #1
 80009e0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80009e2:	f7ff fef1 	bl	80007c8 <HAL_GetTick>
 80009e6:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80009e8:	6823      	ldr	r3, [r4, #0]
 80009ea:	6858      	ldr	r0, [r3, #4]
 80009ec:	f010 0001 	ands.w	r0, r0, #1
 80009f0:	d101      	bne.n	80009f6 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80009f2:	6260      	str	r0, [r4, #36]	; 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 80009f4:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80009f6:	f7ff fee7 	bl	80007c8 <HAL_GetTick>
 80009fa:	1b40      	subs	r0, r0, r5
 80009fc:	280a      	cmp	r0, #10
 80009fe:	d9f3      	bls.n	80009e8 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a06:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000a08:	2305      	movs	r3, #5
 8000a0a:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8000a0e:	2001      	movs	r0, #1
 8000a10:	e7f0      	b.n	80009f4 <HAL_CAN_Start+0x2e>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000a12:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a18:	6243      	str	r3, [r0, #36]	; 0x24
 8000a1a:	e7f8      	b.n	8000a0e <HAL_CAN_Start+0x48>

08000a1c <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8000a1c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8000a1e:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8000a22:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	d122      	bne.n	8000a6e <HAL_CAN_Stop+0x52>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a28:	6802      	ldr	r2, [r0, #0]
 8000a2a:	6813      	ldr	r3, [r2, #0]
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000a32:	f7ff fec9 	bl	80007c8 <HAL_GetTick>
 8000a36:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a38:	6823      	ldr	r3, [r4, #0]
 8000a3a:	685a      	ldr	r2, [r3, #4]
 8000a3c:	07d2      	lsls	r2, r2, #31
 8000a3e:	d508      	bpl.n	8000a52 <HAL_CAN_Stop+0x36>
        return HAL_ERROR;
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a40:	681a      	ldr	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;

    /* Return function status */
    return HAL_OK;
 8000a42:	2000      	movs	r0, #0
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a44:	f022 0202 	bic.w	r2, r2, #2
 8000a48:	601a      	str	r2, [r3, #0]
    hcan->State = HAL_CAN_STATE_READY;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	f884 3020 	strb.w	r3, [r4, #32]
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;

    return HAL_ERROR;
  }
}
 8000a50:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a52:	f7ff feb9 	bl	80007c8 <HAL_GetTick>
 8000a56:	1b40      	subs	r0, r0, r5
 8000a58:	280a      	cmp	r0, #10
 8000a5a:	d9ed      	bls.n	8000a38 <HAL_CAN_Stop+0x1c>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a62:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000a64:	2305      	movs	r3, #5
 8000a66:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8000a6a:	2001      	movs	r0, #1
 8000a6c:	e7f0      	b.n	8000a50 <HAL_CAN_Stop+0x34>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8000a6e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a74:	6243      	str	r3, [r0, #36]	; 0x24
 8000a76:	e7f8      	b.n	8000a6a <HAL_CAN_Stop+0x4e>

08000a78 <HAL_CAN_DeInit>:
{
 8000a78:	b510      	push	{r4, lr}
  if (hcan == NULL)
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	b170      	cbz	r0, 8000a9c <HAL_CAN_DeInit+0x24>
  (void)HAL_CAN_Stop(hcan);
 8000a7e:	f7ff ffcd 	bl	8000a1c <HAL_CAN_Stop>
  HAL_CAN_MspDeInit(hcan);
 8000a82:	4620      	mov	r0, r4
 8000a84:	f005 f8f8 	bl	8005c78 <HAL_CAN_MspDeInit>
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a88:	2000      	movs	r0, #0
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8000a8a:	6822      	ldr	r2, [r4, #0]
 8000a8c:	6813      	ldr	r3, [r2, #0]
 8000a8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a92:	6013      	str	r3, [r2, #0]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a94:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_RESET;
 8000a96:	f884 0020 	strb.w	r0, [r4, #32]
}
 8000a9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000a9c:	2001      	movs	r0, #1
 8000a9e:	e7fc      	b.n	8000a9a <HAL_CAN_DeInit+0x22>

08000aa0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000aa2:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000aa6:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000aa8:	3d01      	subs	r5, #1
 8000aaa:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000aac:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8000aae:	d840      	bhi.n	8000b32 <HAL_CAN_AddTxMessage+0x92>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000ab0:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8000ab4:	d039      	beq.n	8000b2a <HAL_CAN_AddTxMessage+0x8a>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000ab6:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000aba:	2c03      	cmp	r4, #3
 8000abc:	f04f 0501 	mov.w	r5, #1
 8000ac0:	d105      	bne.n	8000ace <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000ac2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ac4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ac8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000aca:	2001      	movs	r0, #1
 8000acc:	e027      	b.n	8000b1e <HAL_CAN_AddTxMessage+0x7e>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000ace:	40a5      	lsls	r5, r4
 8000ad0:	601d      	str	r5, [r3, #0]
 8000ad2:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 8000ad6:	f104 0318 	add.w	r3, r4, #24
      if (pHeader->IDE == CAN_ID_STD)
 8000ada:	bb08      	cbnz	r0, 8000b20 <HAL_CAN_AddTxMessage+0x80>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000adc:	6808      	ldr	r0, [r1, #0]
 8000ade:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ae2:	011b      	lsls	r3, r3, #4
 8000ae4:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000ae6:	6908      	ldr	r0, [r1, #16]
 8000ae8:	0124      	lsls	r4, r4, #4
 8000aea:	1933      	adds	r3, r6, r4
 8000aec:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      return HAL_OK;
 8000af0:	2000      	movs	r0, #0
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000af2:	7d09      	ldrb	r1, [r1, #20]
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000af4:	4434      	add	r4, r6
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000af6:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000af8:	bf02      	ittt	eq
 8000afa:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8000afe:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8000b02:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000b06:	6851      	ldr	r1, [r2, #4]
 8000b08:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000b0c:	6812      	ldr	r2, [r2, #0]
 8000b0e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000b12:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000b16:	f042 0201 	orr.w	r2, r2, #1
 8000b1a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8000b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000b20:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8000b22:	4338      	orrs	r0, r7
 8000b24:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8000b28:	e7db      	b.n	8000ae2 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000b2a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000b2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b30:	e7ca      	b.n	8000ac8 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b32:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000b34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b38:	e7c6      	b.n	8000ac8 <HAL_CAN_AddTxMessage+0x28>

08000b3a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000b3a:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8000b3c:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000b40:	3c01      	subs	r4, #1
 8000b42:	2c01      	cmp	r4, #1
 8000b44:	d86b      	bhi.n	8000c1e <HAL_CAN_GetRxMessage+0xe4>
 8000b46:	6806      	ldr	r6, [r0, #0]
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000b48:	b941      	cbnz	r1, 8000b5c <HAL_CAN_GetRxMessage+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000b4a:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000b4c:	07a4      	lsls	r4, r4, #30
 8000b4e:	d107      	bne.n	8000b60 <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000b50:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000b52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b56:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000b58:	2001      	movs	r0, #1
 8000b5a:	e055      	b.n	8000c08 <HAL_CAN_GetRxMessage+0xce>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000b5c:	6934      	ldr	r4, [r6, #16]
 8000b5e:	e7f5      	b.n	8000b4c <HAL_CAN_GetRxMessage+0x12>
 8000b60:	010c      	lsls	r4, r1, #4
 8000b62:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000b64:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000b68:	f007 0704 	and.w	r7, r7, #4
 8000b6c:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000b6e:	2f00      	cmp	r7, #0
 8000b70:	d14b      	bne.n	8000c0a <HAL_CAN_GetRxMessage+0xd0>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000b72:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000b76:	0d7f      	lsrs	r7, r7, #21
 8000b78:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000b7a:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000b7e:	4426      	add	r6, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000b80:	f007 0702 	and.w	r7, r7, #2
 8000b84:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000b86:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8000b8a:	f007 070f 	and.w	r7, r7, #15
 8000b8e:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b90:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b94:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b98:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b9c:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b9e:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000ba0:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000ba2:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8000ba6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000ba8:	6802      	ldr	r2, [r0, #0]
 8000baa:	4422      	add	r2, r4
 8000bac:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000bb0:	0a12      	lsrs	r2, r2, #8
 8000bb2:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000bb4:	6802      	ldr	r2, [r0, #0]
 8000bb6:	4422      	add	r2, r4
 8000bb8:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000bbc:	0c12      	lsrs	r2, r2, #16
 8000bbe:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000bc0:	6802      	ldr	r2, [r0, #0]
 8000bc2:	4422      	add	r2, r4
 8000bc4:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000bc8:	0e12      	lsrs	r2, r2, #24
 8000bca:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000bcc:	6802      	ldr	r2, [r0, #0]
 8000bce:	4422      	add	r2, r4
 8000bd0:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000bd4:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000bd6:	6802      	ldr	r2, [r0, #0]
 8000bd8:	4422      	add	r2, r4
 8000bda:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000bde:	0a12      	lsrs	r2, r2, #8
 8000be0:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000be2:	6802      	ldr	r2, [r0, #0]
 8000be4:	4422      	add	r2, r4
 8000be6:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000bea:	0c12      	lsrs	r2, r2, #16
 8000bec:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000bee:	6802      	ldr	r2, [r0, #0]
 8000bf0:	4414      	add	r4, r2
 8000bf2:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8000bf6:	0e12      	lsrs	r2, r2, #24
 8000bf8:	71da      	strb	r2, [r3, #7]
 8000bfa:	6803      	ldr	r3, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000bfc:	b951      	cbnz	r1, 8000c14 <HAL_CAN_GetRxMessage+0xda>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000bfe:	68da      	ldr	r2, [r3, #12]
 8000c00:	f042 0220 	orr.w	r2, r2, #32
 8000c04:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8000c06:	2000      	movs	r0, #0
  }
}
 8000c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000c0a:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000c0e:	08ff      	lsrs	r7, r7, #3
 8000c10:	6057      	str	r7, [r2, #4]
 8000c12:	e7b2      	b.n	8000b7a <HAL_CAN_GetRxMessage+0x40>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000c14:	691a      	ldr	r2, [r3, #16]
 8000c16:	f042 0220 	orr.w	r2, r2, #32
 8000c1a:	611a      	str	r2, [r3, #16]
 8000c1c:	e7f3      	b.n	8000c06 <HAL_CAN_GetRxMessage+0xcc>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c1e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000c20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c24:	e797      	b.n	8000b56 <HAL_CAN_GetRxMessage+0x1c>

08000c26 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c26:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d805      	bhi.n	8000c3c <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000c30:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 8000c32:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000c34:	6953      	ldr	r3, [r2, #20]
 8000c36:	4319      	orrs	r1, r3
 8000c38:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8000c3a:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c3c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000c3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c42:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000c44:	2001      	movs	r0, #1
  }
}
 8000c46:	4770      	bx	lr

08000c48 <HAL_CAN_TxMailbox0AbortCallback>:
 8000c48:	4770      	bx	lr

08000c4a <HAL_CAN_TxMailbox1AbortCallback>:
 8000c4a:	4770      	bx	lr

08000c4c <HAL_CAN_TxMailbox2AbortCallback>:
 8000c4c:	4770      	bx	lr

08000c4e <HAL_CAN_RxFifo0FullCallback>:
 8000c4e:	4770      	bx	lr

08000c50 <HAL_CAN_RxFifo1FullCallback>:
 8000c50:	4770      	bx	lr

08000c52 <HAL_CAN_SleepCallback>:
 8000c52:	4770      	bx	lr

08000c54 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8000c54:	4770      	bx	lr

08000c56 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000c56:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000c5a:	6803      	ldr	r3, [r0, #0]
{
 8000c5c:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000c5e:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000c60:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000c64:	f016 0401 	ands.w	r4, r6, #1
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000c68:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000c6a:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000c6e:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000c72:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000c76:	d022      	beq.n	8000cbe <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000c78:	f017 0401 	ands.w	r4, r7, #1
 8000c7c:	d007      	beq.n	8000c8e <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c7e:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000c80:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c82:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000c84:	f140 80a3 	bpl.w	8000dce <HAL_CAN_IRQHandler+0x178>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000c88:	f003 fd28 	bl	80046dc <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000c8c:	2400      	movs	r4, #0
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000c8e:	05fb      	lsls	r3, r7, #23
 8000c90:	d509      	bpl.n	8000ca6 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c96:	682b      	ldr	r3, [r5, #0]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000c98:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c9a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000c9c:	f140 80a5 	bpl.w	8000dea <HAL_CAN_IRQHandler+0x194>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000ca0:	4628      	mov	r0, r5
 8000ca2:	f003 fd1c 	bl	80046de <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000ca6:	03fb      	lsls	r3, r7, #15
 8000ca8:	d509      	bpl.n	8000cbe <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000caa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000cae:	682b      	ldr	r3, [r5, #0]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000cb0:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000cb2:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000cb4:	f140 80a7 	bpl.w	8000e06 <HAL_CAN_IRQHandler+0x1b0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000cb8:	4628      	mov	r0, r5
 8000cba:	f003 fd11 	bl	80046e0 <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000cbe:	0733      	lsls	r3, r6, #28
 8000cc0:	d507      	bpl.n	8000cd2 <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000cc2:	f01b 0f10 	tst.w	fp, #16
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000cc6:	bf1f      	itttt	ne
 8000cc8:	2210      	movne	r2, #16
 8000cca:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000ccc:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000cd0:	60da      	strne	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000cd2:	0777      	lsls	r7, r6, #29
 8000cd4:	d508      	bpl.n	8000ce8 <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000cd6:	f01b 0f08 	tst.w	fp, #8
 8000cda:	d005      	beq.n	8000ce8 <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000cdc:	2208      	movs	r2, #8
 8000cde:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000ce0:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000ce2:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000ce4:	f7ff ffb3 	bl	8000c4e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000ce8:	07b0      	lsls	r0, r6, #30
 8000cea:	d506      	bpl.n	8000cfa <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000cec:	682b      	ldr	r3, [r5, #0]
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	0799      	lsls	r1, r3, #30
 8000cf2:	d002      	beq.n	8000cfa <HAL_CAN_IRQHandler+0xa4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000cf4:	4628      	mov	r0, r5
 8000cf6:	f005 fdb3 	bl	8006860 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000cfa:	0672      	lsls	r2, r6, #25
 8000cfc:	d507      	bpl.n	8000d0e <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000cfe:	f01a 0f10 	tst.w	sl, #16
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000d02:	bf1f      	itttt	ne
 8000d04:	2210      	movne	r2, #16
 8000d06:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000d08:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000d0c:	611a      	strne	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000d0e:	06b3      	lsls	r3, r6, #26
 8000d10:	d508      	bpl.n	8000d24 <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000d12:	f01a 0f08 	tst.w	sl, #8
 8000d16:	d005      	beq.n	8000d24 <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000d18:	2208      	movs	r2, #8
 8000d1a:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000d1c:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000d1e:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000d20:	f7ff ff96 	bl	8000c50 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000d24:	06f7      	lsls	r7, r6, #27
 8000d26:	d506      	bpl.n	8000d36 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000d28:	682b      	ldr	r3, [r5, #0]
 8000d2a:	691b      	ldr	r3, [r3, #16]
 8000d2c:	0798      	lsls	r0, r3, #30
 8000d2e:	d002      	beq.n	8000d36 <HAL_CAN_IRQHandler+0xe0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000d30:	4628      	mov	r0, r5
 8000d32:	f005 fd5b 	bl	80067ec <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000d36:	03b1      	lsls	r1, r6, #14
 8000d38:	d508      	bpl.n	8000d4c <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000d3a:	f019 0f10 	tst.w	r9, #16
 8000d3e:	d005      	beq.n	8000d4c <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000d40:	2210      	movs	r2, #16
 8000d42:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000d44:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000d46:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8000d48:	f7ff ff83 	bl	8000c52 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000d4c:	03f2      	lsls	r2, r6, #15
 8000d4e:	d508      	bpl.n	8000d62 <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000d50:	f019 0f08 	tst.w	r9, #8
 8000d54:	d005      	beq.n	8000d62 <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000d56:	2208      	movs	r2, #8
 8000d58:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000d5a:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000d5c:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000d5e:	f7ff ff79 	bl	8000c54 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000d62:	0433      	lsls	r3, r6, #16
 8000d64:	d52a      	bpl.n	8000dbc <HAL_CAN_IRQHandler+0x166>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000d66:	f019 0f04 	tst.w	r9, #4
 8000d6a:	682a      	ldr	r2, [r5, #0]
 8000d6c:	d024      	beq.n	8000db8 <HAL_CAN_IRQHandler+0x162>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000d6e:	05f7      	lsls	r7, r6, #23
 8000d70:	d504      	bpl.n	8000d7c <HAL_CAN_IRQHandler+0x126>
 8000d72:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000d76:	bf18      	it	ne
 8000d78:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000d7c:	05b0      	lsls	r0, r6, #22
 8000d7e:	d504      	bpl.n	8000d8a <HAL_CAN_IRQHandler+0x134>
 8000d80:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000d84:	bf18      	it	ne
 8000d86:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000d8a:	0571      	lsls	r1, r6, #21
 8000d8c:	d504      	bpl.n	8000d98 <HAL_CAN_IRQHandler+0x142>
 8000d8e:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000d92:	bf18      	it	ne
 8000d94:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000d98:	0533      	lsls	r3, r6, #20
 8000d9a:	d50d      	bpl.n	8000db8 <HAL_CAN_IRQHandler+0x162>
 8000d9c:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8000da0:	d00a      	beq.n	8000db8 <HAL_CAN_IRQHandler+0x162>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 8000da2:	2b30      	cmp	r3, #48	; 0x30
 8000da4:	d04c      	beq.n	8000e40 <HAL_CAN_IRQHandler+0x1ea>
 8000da6:	d83c      	bhi.n	8000e22 <HAL_CAN_IRQHandler+0x1cc>
 8000da8:	2b10      	cmp	r3, #16
 8000daa:	d043      	beq.n	8000e34 <HAL_CAN_IRQHandler+0x1de>
 8000dac:	2b20      	cmp	r3, #32
 8000dae:	d044      	beq.n	8000e3a <HAL_CAN_IRQHandler+0x1e4>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000db0:	6993      	ldr	r3, [r2, #24]
 8000db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000db6:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000db8:	2304      	movs	r3, #4
 8000dba:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000dbc:	b12c      	cbz	r4, 8000dca <HAL_CAN_IRQHandler+0x174>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000dbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000dc0:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8000dc2:	431c      	orrs	r4, r3
 8000dc4:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000dc6:	f003 fc8d 	bl	80046e4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8000dca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000dce:	077a      	lsls	r2, r7, #29
 8000dd0:	d405      	bmi.n	8000dde <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000dd2:	f017 0408 	ands.w	r4, r7, #8
 8000dd6:	d105      	bne.n	8000de4 <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000dd8:	f7ff ff36 	bl	8000c48 <HAL_CAN_TxMailbox0AbortCallback>
 8000ddc:	e757      	b.n	8000c8e <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000dde:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8000de2:	e754      	b.n	8000c8e <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000de4:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8000de8:	e751      	b.n	8000c8e <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000dea:	0579      	lsls	r1, r7, #21
 8000dec:	d502      	bpl.n	8000df4 <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000dee:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8000df2:	e758      	b.n	8000ca6 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000df4:	053a      	lsls	r2, r7, #20
 8000df6:	d502      	bpl.n	8000dfe <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000df8:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000dfc:	e753      	b.n	8000ca6 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000dfe:	4628      	mov	r0, r5
 8000e00:	f7ff ff23 	bl	8000c4a <HAL_CAN_TxMailbox1AbortCallback>
 8000e04:	e74f      	b.n	8000ca6 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000e06:	0379      	lsls	r1, r7, #13
 8000e08:	d502      	bpl.n	8000e10 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000e0a:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8000e0e:	e756      	b.n	8000cbe <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000e10:	033a      	lsls	r2, r7, #12
 8000e12:	d502      	bpl.n	8000e1a <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000e14:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8000e18:	e751      	b.n	8000cbe <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000e1a:	4628      	mov	r0, r5
 8000e1c:	f7ff ff16 	bl	8000c4c <HAL_CAN_TxMailbox2AbortCallback>
 8000e20:	e74d      	b.n	8000cbe <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8000e22:	2b50      	cmp	r3, #80	; 0x50
 8000e24:	d00f      	beq.n	8000e46 <HAL_CAN_IRQHandler+0x1f0>
 8000e26:	2b60      	cmp	r3, #96	; 0x60
 8000e28:	d010      	beq.n	8000e4c <HAL_CAN_IRQHandler+0x1f6>
 8000e2a:	2b40      	cmp	r3, #64	; 0x40
 8000e2c:	d1c0      	bne.n	8000db0 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 8000e2e:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8000e32:	e7bd      	b.n	8000db0 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 8000e34:	f044 0408 	orr.w	r4, r4, #8
            break;
 8000e38:	e7ba      	b.n	8000db0 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000e3a:	f044 0410 	orr.w	r4, r4, #16
            break;
 8000e3e:	e7b7      	b.n	8000db0 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000e40:	f044 0420 	orr.w	r4, r4, #32
            break;
 8000e44:	e7b4      	b.n	8000db0 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 8000e46:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8000e4a:	e7b1      	b.n	8000db0 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000e4c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8000e50:	e7ae      	b.n	8000db0 <HAL_CAN_IRQHandler+0x15a>

08000e52 <HAL_CAN_GetState>:
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef *hcan)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e52:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000e56:	b2db      	uxtb	r3, r3

  if ((state == HAL_CAN_STATE_READY) ||
 8000e58:	1e5a      	subs	r2, r3, #1
 8000e5a:	2a01      	cmp	r2, #1
 8000e5c:	d808      	bhi.n	8000e70 <HAL_CAN_GetState+0x1e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check sleep mode acknowledge flag */
    if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e5e:	6802      	ldr	r2, [r0, #0]
 8000e60:	6851      	ldr	r1, [r2, #4]
 8000e62:	0789      	lsls	r1, r1, #30
 8000e64:	d406      	bmi.n	8000e74 <HAL_CAN_GetState+0x22>
    {
      /* Sleep mode is active */
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
    }
    /* Check sleep mode request flag */
    else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
 8000e66:	6812      	ldr	r2, [r2, #0]
 8000e68:	f012 0f02 	tst.w	r2, #2
    {
      /* Sleep mode request is pending */
      state = HAL_CAN_STATE_SLEEP_PENDING;
 8000e6c:	bf18      	it	ne
 8000e6e:	2303      	movne	r3, #3
    }
  }

  /* Return CAN state */
  return state;
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	4770      	bx	lr
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
 8000e74:	2304      	movs	r3, #4
 8000e76:	e7fb      	b.n	8000e70 <HAL_CAN_GetState+0x1e>

08000e78 <HAL_CAN_GetError>:
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
  /* Return CAN error code */
  return hcan->ErrorCode;
 8000e78:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 8000e7a:	4770      	bx	lr

08000e7c <HAL_CAN_ResetError>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
  HAL_StatusTypeDef status = HAL_OK;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e7c:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e80:	3b01      	subs	r3, #1
 8000e82:	2b01      	cmp	r3, #1
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Reset CAN error code */
    hcan->ErrorCode = 0U;
 8000e84:	bf95      	itete	ls
 8000e86:	2300      	movls	r3, #0
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e88:	6a43      	ldrhi	r3, [r0, #36]	; 0x24
    hcan->ErrorCode = 0U;
 8000e8a:	6243      	strls	r3, [r0, #36]	; 0x24
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e8c:	f443 2380 	orrhi.w	r3, r3, #262144	; 0x40000
  HAL_StatusTypeDef status = HAL_OK;
 8000e90:	bf92      	itee	ls
 8000e92:	4618      	movls	r0, r3
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e94:	6243      	strhi	r3, [r0, #36]	; 0x24

    status = HAL_ERROR;
 8000e96:	2001      	movhi	r0, #1
  }

  /* Return the status */
  return status;
}
 8000e98:	4770      	bx	lr
	...

08000e9c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e9c:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e9e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ea2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ea6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000eaa:	041b      	lsls	r3, r3, #16
 8000eac:	0c1b      	lsrs	r3, r3, #16
 8000eae:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000eb6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000eb8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000eba:	4770      	bx	lr
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec0:	4b17      	ldr	r3, [pc, #92]	; (8000f20 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ec2:	b570      	push	{r4, r5, r6, lr}
 8000ec4:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec6:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eca:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ece:	f1c4 0507 	rsb	r5, r4, #7
 8000ed2:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed4:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed8:	bf28      	it	cs
 8000eda:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000edc:	2b06      	cmp	r3, #6
 8000ede:	bf98      	it	ls
 8000ee0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee2:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ee6:	bf88      	it	hi
 8000ee8:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eea:	ea21 0303 	bic.w	r3, r1, r3
 8000eee:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef0:	fa06 f404 	lsl.w	r4, r6, r4
 8000ef4:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000ef8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000efa:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efe:	bfa8      	it	ge
 8000f00:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8000f04:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f08:	bfb8      	it	lt
 8000f0a:	4a06      	ldrlt	r2, [pc, #24]	; (8000f24 <HAL_NVIC_SetPriority+0x64>)
 8000f0c:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0e:	bfab      	itete	ge
 8000f10:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f14:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f18:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1c:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000f1e:	bd70      	pop	{r4, r5, r6, pc}
 8000f20:	e000ed00 	.word	0xe000ed00
 8000f24:	e000ed14 	.word	0xe000ed14

08000f28 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000f28:	2800      	cmp	r0, #0
 8000f2a:	db08      	blt.n	8000f3e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	0942      	lsrs	r2, r0, #5
 8000f30:	f000 001f 	and.w	r0, r0, #31
 8000f34:	fa03 f000 	lsl.w	r0, r3, r0
 8000f38:	4b01      	ldr	r3, [pc, #4]	; (8000f40 <HAL_NVIC_EnableIRQ+0x18>)
 8000f3a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000f3e:	4770      	bx	lr
 8000f40:	e000e100 	.word	0xe000e100

08000f44 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000f44:	2800      	cmp	r0, #0
 8000f46:	db0d      	blt.n	8000f64 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f48:	2201      	movs	r2, #1
 8000f4a:	0943      	lsrs	r3, r0, #5
 8000f4c:	f000 001f 	and.w	r0, r0, #31
 8000f50:	fa02 f000 	lsl.w	r0, r2, r0
 8000f54:	4a04      	ldr	r2, [pc, #16]	; (8000f68 <HAL_NVIC_DisableIRQ+0x24>)
 8000f56:	3320      	adds	r3, #32
 8000f58:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f5c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000f60:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	e000e100 	.word	0xe000e100

08000f6c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f6c:	3801      	subs	r0, #1
 8000f6e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f72:	d20a      	bcs.n	8000f8a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f74:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f76:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f78:	4a06      	ldr	r2, [pc, #24]	; (8000f94 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f7a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f80:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f82:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f84:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f8a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	e000e010 	.word	0xe000e010
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f98:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f9a:	b330      	cbz	r0, 8000fea <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f9c:	2214      	movs	r2, #20
 8000f9e:	6801      	ldr	r1, [r0, #0]
 8000fa0:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <HAL_DMA_Init+0x58>)
 8000fa2:	440b      	add	r3, r1
 8000fa4:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000fac:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <HAL_DMA_Init+0x5c>)

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000fae:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8000fb0:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000fb2:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8000fb6:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fb8:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000fba:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fbe:	4323      	orrs	r3, r4
 8000fc0:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000fc2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fc6:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fc8:	6944      	ldr	r4, [r0, #20]
 8000fca:	4323      	orrs	r3, r4
 8000fcc:	6984      	ldr	r4, [r0, #24]
 8000fce:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fd0:	69c4      	ldr	r4, [r0, #28]
 8000fd2:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000fd4:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000fd6:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000fd8:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fda:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000fdc:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fe0:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000fe2:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000fe6:	4618      	mov	r0, r3
}
 8000fe8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000fea:	2001      	movs	r0, #1
 8000fec:	e7fc      	b.n	8000fe8 <HAL_DMA_Init+0x50>
 8000fee:	bf00      	nop
 8000ff0:	bffdfff8 	.word	0xbffdfff8
 8000ff4:	40020000 	.word	0x40020000

08000ff8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8000ff8:	b510      	push	{r4, lr}
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000ffa:	b308      	cbz	r0, 8001040 <HAL_DMA_DeInit+0x48>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8000ffc:	6801      	ldr	r1, [r0, #0]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000ffe:	4a11      	ldr	r2, [pc, #68]	; (8001044 <HAL_DMA_DeInit+0x4c>)
  __HAL_DMA_DISABLE(hdma);
 8001000:	680b      	ldr	r3, [r1, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001002:	440a      	add	r2, r1
  __HAL_DMA_DISABLE(hdma);
 8001004:	f023 0301 	bic.w	r3, r3, #1
 8001008:	600b      	str	r3, [r1, #0]
  hdma->Instance->CCR  = 0U;
 800100a:	2300      	movs	r3, #0
 800100c:	600b      	str	r3, [r1, #0]
  hdma->Instance->CNDTR = 0U;
 800100e:	604b      	str	r3, [r1, #4]
  hdma->Instance->CPAR  = 0U;
 8001010:	608b      	str	r3, [r1, #8]
  hdma->Instance->CMAR = 0U;
 8001012:	60cb      	str	r3, [r1, #12]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001014:	2114      	movs	r1, #20
 8001016:	fbb2 f2f1 	udiv	r2, r2, r1
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 800101a:	2101      	movs	r1, #1
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800101c:	0092      	lsls	r2, r2, #2
  hdma->DmaBaseAddress = DMA1;
 800101e:	4c0a      	ldr	r4, [pc, #40]	; (8001048 <HAL_DMA_DeInit+0x50>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001020:	6402      	str	r2, [r0, #64]	; 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001022:	fa01 f202 	lsl.w	r2, r1, r2
  hdma->DmaBaseAddress = DMA1;
 8001026:	63c4      	str	r4, [r0, #60]	; 0x3c
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001028:	6062      	str	r2, [r4, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
  hdma->XferHalfCpltCallback = NULL;
 800102a:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
  hdma->XferErrorCallback = NULL;
  hdma->XferAbortCallback = NULL;
 800102e:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001032:	6383      	str	r3, [r0, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001034:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001038:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 800103c:	4618      	mov	r0, r3
}
 800103e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001040:	2001      	movs	r0, #1
 8001042:	e7fc      	b.n	800103e <HAL_DMA_DeInit+0x46>
 8001044:	bffdfff8 	.word	0xbffdfff8
 8001048:	40020000 	.word	0x40020000

0800104c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800104c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800104e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001052:	2c01      	cmp	r4, #1
 8001054:	d035      	beq.n	80010c2 <HAL_DMA_Start_IT+0x76>
 8001056:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001058:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800105c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001060:	42a5      	cmp	r5, r4
 8001062:	f04f 0600 	mov.w	r6, #0
 8001066:	f04f 0402 	mov.w	r4, #2
 800106a:	d128      	bne.n	80010be <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800106c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001070:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001072:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001074:	6826      	ldr	r6, [r4, #0]
 8001076:	f026 0601 	bic.w	r6, r6, #1
 800107a:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800107c:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 8001080:	40bd      	lsls	r5, r7
 8001082:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001084:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001086:	6843      	ldr	r3, [r0, #4]
 8001088:	6805      	ldr	r5, [r0, #0]
 800108a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800108c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800108e:	bf0b      	itete	eq
 8001090:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001092:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001094:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001096:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001098:	b14b      	cbz	r3, 80010ae <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800109a:	6823      	ldr	r3, [r4, #0]
 800109c:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 80010a0:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010a2:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80010a4:	682b      	ldr	r3, [r5, #0]
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	602b      	str	r3, [r5, #0]
}
 80010ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010ae:	6823      	ldr	r3, [r4, #0]
 80010b0:	f023 0304 	bic.w	r3, r3, #4
 80010b4:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010b6:	6823      	ldr	r3, [r4, #0]
 80010b8:	f043 030a 	orr.w	r3, r3, #10
 80010bc:	e7f0      	b.n	80010a0 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80010be:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80010c2:	2002      	movs	r0, #2
 80010c4:	e7f2      	b.n	80010ac <HAL_DMA_Start_IT+0x60>
	...

080010c8 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010c8:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80010cc:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d003      	beq.n	80010da <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010d2:	2304      	movs	r3, #4
 80010d4:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80010d6:	2001      	movs	r0, #1
}
 80010d8:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010da:	6803      	ldr	r3, [r0, #0]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	f022 020e 	bic.w	r2, r2, #14
 80010e2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	f022 0201 	bic.w	r2, r2, #1
 80010ea:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010ec:	4a18      	ldr	r2, [pc, #96]	; (8001150 <HAL_DMA_Abort_IT+0x88>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d01f      	beq.n	8001132 <HAL_DMA_Abort_IT+0x6a>
 80010f2:	3214      	adds	r2, #20
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d01e      	beq.n	8001136 <HAL_DMA_Abort_IT+0x6e>
 80010f8:	3214      	adds	r2, #20
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d01d      	beq.n	800113a <HAL_DMA_Abort_IT+0x72>
 80010fe:	3214      	adds	r2, #20
 8001100:	4293      	cmp	r3, r2
 8001102:	d01d      	beq.n	8001140 <HAL_DMA_Abort_IT+0x78>
 8001104:	3214      	adds	r2, #20
 8001106:	4293      	cmp	r3, r2
 8001108:	d01d      	beq.n	8001146 <HAL_DMA_Abort_IT+0x7e>
 800110a:	3214      	adds	r2, #20
 800110c:	4293      	cmp	r3, r2
 800110e:	bf0c      	ite	eq
 8001110:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001114:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001118:	4a0e      	ldr	r2, [pc, #56]	; (8001154 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 800111a:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800111c:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800111e:	2301      	movs	r3, #1
 8001120:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001124:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001126:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800112a:	b17b      	cbz	r3, 800114c <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 800112c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800112e:	4620      	mov	r0, r4
 8001130:	e7d2      	b.n	80010d8 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001132:	2301      	movs	r3, #1
 8001134:	e7f0      	b.n	8001118 <HAL_DMA_Abort_IT+0x50>
 8001136:	2310      	movs	r3, #16
 8001138:	e7ee      	b.n	8001118 <HAL_DMA_Abort_IT+0x50>
 800113a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800113e:	e7eb      	b.n	8001118 <HAL_DMA_Abort_IT+0x50>
 8001140:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001144:	e7e8      	b.n	8001118 <HAL_DMA_Abort_IT+0x50>
 8001146:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800114a:	e7e5      	b.n	8001118 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 800114c:	4618      	mov	r0, r3
 800114e:	e7c3      	b.n	80010d8 <HAL_DMA_Abort_IT+0x10>
 8001150:	40020008 	.word	0x40020008
 8001154:	40020000 	.word	0x40020000

08001158 <HAL_DMA_IRQHandler>:
{
 8001158:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800115a:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800115c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800115e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001160:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001162:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001164:	4095      	lsls	r5, r2
 8001166:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001168:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800116a:	d032      	beq.n	80011d2 <HAL_DMA_IRQHandler+0x7a>
 800116c:	074d      	lsls	r5, r1, #29
 800116e:	d530      	bpl.n	80011d2 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001174:	bf5e      	ittt	pl
 8001176:	681a      	ldrpl	r2, [r3, #0]
 8001178:	f022 0204 	bicpl.w	r2, r2, #4
 800117c:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800117e:	4a3e      	ldr	r2, [pc, #248]	; (8001278 <HAL_DMA_IRQHandler+0x120>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d019      	beq.n	80011b8 <HAL_DMA_IRQHandler+0x60>
 8001184:	3214      	adds	r2, #20
 8001186:	4293      	cmp	r3, r2
 8001188:	d018      	beq.n	80011bc <HAL_DMA_IRQHandler+0x64>
 800118a:	3214      	adds	r2, #20
 800118c:	4293      	cmp	r3, r2
 800118e:	d017      	beq.n	80011c0 <HAL_DMA_IRQHandler+0x68>
 8001190:	3214      	adds	r2, #20
 8001192:	4293      	cmp	r3, r2
 8001194:	d017      	beq.n	80011c6 <HAL_DMA_IRQHandler+0x6e>
 8001196:	3214      	adds	r2, #20
 8001198:	4293      	cmp	r3, r2
 800119a:	d017      	beq.n	80011cc <HAL_DMA_IRQHandler+0x74>
 800119c:	3214      	adds	r2, #20
 800119e:	4293      	cmp	r3, r2
 80011a0:	bf0c      	ite	eq
 80011a2:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80011a6:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80011aa:	4a34      	ldr	r2, [pc, #208]	; (800127c <HAL_DMA_IRQHandler+0x124>)
 80011ac:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80011ae:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d05e      	beq.n	8001272 <HAL_DMA_IRQHandler+0x11a>
}
 80011b4:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80011b6:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80011b8:	2304      	movs	r3, #4
 80011ba:	e7f6      	b.n	80011aa <HAL_DMA_IRQHandler+0x52>
 80011bc:	2340      	movs	r3, #64	; 0x40
 80011be:	e7f4      	b.n	80011aa <HAL_DMA_IRQHandler+0x52>
 80011c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011c4:	e7f1      	b.n	80011aa <HAL_DMA_IRQHandler+0x52>
 80011c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80011ca:	e7ee      	b.n	80011aa <HAL_DMA_IRQHandler+0x52>
 80011cc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80011d0:	e7eb      	b.n	80011aa <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80011d2:	2502      	movs	r5, #2
 80011d4:	4095      	lsls	r5, r2
 80011d6:	4225      	tst	r5, r4
 80011d8:	d035      	beq.n	8001246 <HAL_DMA_IRQHandler+0xee>
 80011da:	078d      	lsls	r5, r1, #30
 80011dc:	d533      	bpl.n	8001246 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	0694      	lsls	r4, r2, #26
 80011e2:	d406      	bmi.n	80011f2 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	f022 020a 	bic.w	r2, r2, #10
 80011ea:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80011ec:	2201      	movs	r2, #1
 80011ee:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80011f2:	4a21      	ldr	r2, [pc, #132]	; (8001278 <HAL_DMA_IRQHandler+0x120>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d019      	beq.n	800122c <HAL_DMA_IRQHandler+0xd4>
 80011f8:	3214      	adds	r2, #20
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d018      	beq.n	8001230 <HAL_DMA_IRQHandler+0xd8>
 80011fe:	3214      	adds	r2, #20
 8001200:	4293      	cmp	r3, r2
 8001202:	d017      	beq.n	8001234 <HAL_DMA_IRQHandler+0xdc>
 8001204:	3214      	adds	r2, #20
 8001206:	4293      	cmp	r3, r2
 8001208:	d017      	beq.n	800123a <HAL_DMA_IRQHandler+0xe2>
 800120a:	3214      	adds	r2, #20
 800120c:	4293      	cmp	r3, r2
 800120e:	d017      	beq.n	8001240 <HAL_DMA_IRQHandler+0xe8>
 8001210:	3214      	adds	r2, #20
 8001212:	4293      	cmp	r3, r2
 8001214:	bf0c      	ite	eq
 8001216:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800121a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800121e:	4a17      	ldr	r2, [pc, #92]	; (800127c <HAL_DMA_IRQHandler+0x124>)
 8001220:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001222:	2300      	movs	r3, #0
 8001224:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001228:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800122a:	e7c1      	b.n	80011b0 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800122c:	2302      	movs	r3, #2
 800122e:	e7f6      	b.n	800121e <HAL_DMA_IRQHandler+0xc6>
 8001230:	2320      	movs	r3, #32
 8001232:	e7f4      	b.n	800121e <HAL_DMA_IRQHandler+0xc6>
 8001234:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001238:	e7f1      	b.n	800121e <HAL_DMA_IRQHandler+0xc6>
 800123a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800123e:	e7ee      	b.n	800121e <HAL_DMA_IRQHandler+0xc6>
 8001240:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001244:	e7eb      	b.n	800121e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001246:	2508      	movs	r5, #8
 8001248:	4095      	lsls	r5, r2
 800124a:	4225      	tst	r5, r4
 800124c:	d011      	beq.n	8001272 <HAL_DMA_IRQHandler+0x11a>
 800124e:	0709      	lsls	r1, r1, #28
 8001250:	d50f      	bpl.n	8001272 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001252:	6819      	ldr	r1, [r3, #0]
 8001254:	f021 010e 	bic.w	r1, r1, #14
 8001258:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800125a:	2301      	movs	r3, #1
 800125c:	fa03 f202 	lsl.w	r2, r3, r2
 8001260:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001262:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001264:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001268:	2300      	movs	r3, #0
 800126a:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800126e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001270:	e79e      	b.n	80011b0 <HAL_DMA_IRQHandler+0x58>
}
 8001272:	bc70      	pop	{r4, r5, r6}
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	40020008 	.word	0x40020008
 800127c:	40020000 	.word	0x40020000

08001280 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001280:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001284:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8001286:	4626      	mov	r6, r4
 8001288:	4b65      	ldr	r3, [pc, #404]	; (8001420 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800128a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001430 <HAL_GPIO_Init+0x1b0>
 800128e:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001434 <HAL_GPIO_Init+0x1b4>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001292:	680a      	ldr	r2, [r1, #0]
 8001294:	fa32 f506 	lsrs.w	r5, r2, r6
 8001298:	d102      	bne.n	80012a0 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 800129a:	b003      	add	sp, #12
 800129c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80012a0:	f04f 0801 	mov.w	r8, #1
 80012a4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012a8:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80012ac:	4590      	cmp	r8, r2
 80012ae:	d17e      	bne.n	80013ae <HAL_GPIO_Init+0x12e>
      switch (GPIO_Init->Mode)
 80012b0:	684d      	ldr	r5, [r1, #4]
 80012b2:	2d12      	cmp	r5, #18
 80012b4:	f000 80a9 	beq.w	800140a <HAL_GPIO_Init+0x18a>
 80012b8:	f200 8082 	bhi.w	80013c0 <HAL_GPIO_Init+0x140>
 80012bc:	2d02      	cmp	r5, #2
 80012be:	f000 80a1 	beq.w	8001404 <HAL_GPIO_Init+0x184>
 80012c2:	d876      	bhi.n	80013b2 <HAL_GPIO_Init+0x132>
 80012c4:	2d00      	cmp	r5, #0
 80012c6:	f000 8088 	beq.w	80013da <HAL_GPIO_Init+0x15a>
 80012ca:	2d01      	cmp	r5, #1
 80012cc:	f000 8098 	beq.w	8001400 <HAL_GPIO_Init+0x180>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012d0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012d4:	2aff      	cmp	r2, #255	; 0xff
 80012d6:	bf93      	iteet	ls
 80012d8:	4682      	movls	sl, r0
 80012da:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80012de:	3d08      	subhi	r5, #8
 80012e0:	f8d0 b000 	ldrls.w	fp, [r0]
 80012e4:	bf92      	itee	ls
 80012e6:	00b5      	lslls	r5, r6, #2
 80012e8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80012ec:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012ee:	fa09 f805 	lsl.w	r8, r9, r5
 80012f2:	ea2b 0808 	bic.w	r8, fp, r8
 80012f6:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012fa:	bf88      	it	hi
 80012fc:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001300:	ea48 0505 	orr.w	r5, r8, r5
 8001304:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001308:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800130c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001310:	d04d      	beq.n	80013ae <HAL_GPIO_Init+0x12e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001312:	4f44      	ldr	r7, [pc, #272]	; (8001424 <HAL_GPIO_Init+0x1a4>)
 8001314:	f026 0803 	bic.w	r8, r6, #3
 8001318:	69bd      	ldr	r5, [r7, #24]
 800131a:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800131e:	f045 0501 	orr.w	r5, r5, #1
 8001322:	61bd      	str	r5, [r7, #24]
 8001324:	69bd      	ldr	r5, [r7, #24]
 8001326:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 800132a:	f005 0501 	and.w	r5, r5, #1
 800132e:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001330:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001334:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001336:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800133a:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800133e:	fa09 f90b 	lsl.w	r9, r9, fp
 8001342:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001346:	4d38      	ldr	r5, [pc, #224]	; (8001428 <HAL_GPIO_Init+0x1a8>)
 8001348:	42a8      	cmp	r0, r5
 800134a:	d063      	beq.n	8001414 <HAL_GPIO_Init+0x194>
 800134c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001350:	42a8      	cmp	r0, r5
 8001352:	d061      	beq.n	8001418 <HAL_GPIO_Init+0x198>
 8001354:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001358:	42a8      	cmp	r0, r5
 800135a:	d05f      	beq.n	800141c <HAL_GPIO_Init+0x19c>
 800135c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001360:	42a8      	cmp	r0, r5
 8001362:	bf0c      	ite	eq
 8001364:	2503      	moveq	r5, #3
 8001366:	2504      	movne	r5, #4
 8001368:	fa05 f50b 	lsl.w	r5, r5, fp
 800136c:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8001370:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8001374:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001376:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800137a:	bf14      	ite	ne
 800137c:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800137e:	4395      	biceq	r5, r2
 8001380:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8001382:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001384:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001388:	bf14      	ite	ne
 800138a:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800138c:	4395      	biceq	r5, r2
 800138e:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8001390:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001392:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001396:	bf14      	ite	ne
 8001398:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800139a:	4395      	biceq	r5, r2
 800139c:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 800139e:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013a0:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80013a4:	bf14      	ite	ne
 80013a6:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013a8:	ea25 0202 	biceq.w	r2, r5, r2
 80013ac:	60da      	str	r2, [r3, #12]
	position++;
 80013ae:	3601      	adds	r6, #1
 80013b0:	e76f      	b.n	8001292 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80013b2:	2d03      	cmp	r5, #3
 80013b4:	d022      	beq.n	80013fc <HAL_GPIO_Init+0x17c>
 80013b6:	2d11      	cmp	r5, #17
 80013b8:	d18a      	bne.n	80012d0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013ba:	68cc      	ldr	r4, [r1, #12]
 80013bc:	3404      	adds	r4, #4
          break;
 80013be:	e787      	b.n	80012d0 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80013c0:	4f1a      	ldr	r7, [pc, #104]	; (800142c <HAL_GPIO_Init+0x1ac>)
 80013c2:	42bd      	cmp	r5, r7
 80013c4:	d009      	beq.n	80013da <HAL_GPIO_Init+0x15a>
 80013c6:	d812      	bhi.n	80013ee <HAL_GPIO_Init+0x16e>
 80013c8:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001438 <HAL_GPIO_Init+0x1b8>
 80013cc:	454d      	cmp	r5, r9
 80013ce:	d004      	beq.n	80013da <HAL_GPIO_Init+0x15a>
 80013d0:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80013d4:	454d      	cmp	r5, r9
 80013d6:	f47f af7b 	bne.w	80012d0 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013da:	688c      	ldr	r4, [r1, #8]
 80013dc:	b1c4      	cbz	r4, 8001410 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013de:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80013e0:	bf0c      	ite	eq
 80013e2:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80013e6:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013ea:	2408      	movs	r4, #8
 80013ec:	e770      	b.n	80012d0 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80013ee:	4565      	cmp	r5, ip
 80013f0:	d0f3      	beq.n	80013da <HAL_GPIO_Init+0x15a>
 80013f2:	4575      	cmp	r5, lr
 80013f4:	d0f1      	beq.n	80013da <HAL_GPIO_Init+0x15a>
 80013f6:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800143c <HAL_GPIO_Init+0x1bc>
 80013fa:	e7eb      	b.n	80013d4 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013fc:	2400      	movs	r4, #0
 80013fe:	e767      	b.n	80012d0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001400:	68cc      	ldr	r4, [r1, #12]
          break;
 8001402:	e765      	b.n	80012d0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001404:	68cc      	ldr	r4, [r1, #12]
 8001406:	3408      	adds	r4, #8
          break;
 8001408:	e762      	b.n	80012d0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800140a:	68cc      	ldr	r4, [r1, #12]
 800140c:	340c      	adds	r4, #12
          break;
 800140e:	e75f      	b.n	80012d0 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001410:	2404      	movs	r4, #4
 8001412:	e75d      	b.n	80012d0 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001414:	2500      	movs	r5, #0
 8001416:	e7a7      	b.n	8001368 <HAL_GPIO_Init+0xe8>
 8001418:	2501      	movs	r5, #1
 800141a:	e7a5      	b.n	8001368 <HAL_GPIO_Init+0xe8>
 800141c:	2502      	movs	r5, #2
 800141e:	e7a3      	b.n	8001368 <HAL_GPIO_Init+0xe8>
 8001420:	40010400 	.word	0x40010400
 8001424:	40021000 	.word	0x40021000
 8001428:	40010800 	.word	0x40010800
 800142c:	10210000 	.word	0x10210000
 8001430:	10310000 	.word	0x10310000
 8001434:	10320000 	.word	0x10320000
 8001438:	10110000 	.word	0x10110000
 800143c:	10220000 	.word	0x10220000

08001440 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8001444:	f04f 0b04 	mov.w	fp, #4
  uint32_t position = 0x00u;
 8001448:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 800144a:	f04f 0a01 	mov.w	sl, #1
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800144e:	f04f 080f 	mov.w	r8, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001452:	eb00 020b 	add.w	r2, r0, fp
 8001456:	9201      	str	r2, [sp, #4]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8001458:	4a31      	ldr	r2, [pc, #196]	; (8001520 <HAL_GPIO_DeInit+0xe0>)
  while ((GPIO_Pin >> position) != 0u)
 800145a:	fa31 f403 	lsrs.w	r4, r1, r3
 800145e:	d102      	bne.n	8001466 <HAL_GPIO_DeInit+0x26>
      CLEAR_BIT(GPIOx->ODR, iocurrent);
    }

    position++;
  }
}
 8001460:	b003      	add	sp, #12
 8001462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001466:	fa0a f703 	lsl.w	r7, sl, r3
    if (iocurrent)
 800146a:	400f      	ands	r7, r1
 800146c:	d04f      	beq.n	800150e <HAL_GPIO_DeInit+0xce>
 800146e:	f023 0403 	bic.w	r4, r3, #3
 8001472:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001476:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800147a:	f003 0c03 	and.w	ip, r3, #3
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800147e:	4d29      	ldr	r5, [pc, #164]	; (8001524 <HAL_GPIO_DeInit+0xe4>)
      tmp = AFIO->EXTICR[position >> 2u];
 8001480:	68a6      	ldr	r6, [r4, #8]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8001482:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001486:	fa08 f90c 	lsl.w	r9, r8, ip
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800148a:	42a8      	cmp	r0, r5
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800148c:	ea09 0e06 	and.w	lr, r9, r6
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001490:	d03f      	beq.n	8001512 <HAL_GPIO_DeInit+0xd2>
 8001492:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001496:	42a8      	cmp	r0, r5
 8001498:	d03d      	beq.n	8001516 <HAL_GPIO_DeInit+0xd6>
 800149a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800149e:	42a8      	cmp	r0, r5
 80014a0:	d03b      	beq.n	800151a <HAL_GPIO_DeInit+0xda>
 80014a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80014a6:	42a8      	cmp	r0, r5
 80014a8:	bf14      	ite	ne
 80014aa:	2504      	movne	r5, #4
 80014ac:	2503      	moveq	r5, #3
 80014ae:	fa05 f50c 	lsl.w	r5, r5, ip
 80014b2:	4575      	cmp	r5, lr
 80014b4:	ea6f 0607 	mvn.w	r6, r7
 80014b8:	d10f      	bne.n	80014da <HAL_GPIO_DeInit+0x9a>
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80014ba:	68a5      	ldr	r5, [r4, #8]
 80014bc:	ea25 0509 	bic.w	r5, r5, r9
 80014c0:	60a5      	str	r5, [r4, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80014c2:	6814      	ldr	r4, [r2, #0]
 80014c4:	4034      	ands	r4, r6
 80014c6:	6014      	str	r4, [r2, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80014c8:	6854      	ldr	r4, [r2, #4]
 80014ca:	4034      	ands	r4, r6
 80014cc:	6054      	str	r4, [r2, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80014ce:	6894      	ldr	r4, [r2, #8]
 80014d0:	4034      	ands	r4, r6
 80014d2:	6094      	str	r4, [r2, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80014d4:	68d4      	ldr	r4, [r2, #12]
 80014d6:	4034      	ands	r4, r6
 80014d8:	60d4      	str	r4, [r2, #12]
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014da:	2fff      	cmp	r7, #255	; 0xff
 80014dc:	bf93      	iteet	ls
 80014de:	4607      	movls	r7, r0
 80014e0:	f103 4480 	addhi.w	r4, r3, #1073741824	; 0x40000000
 80014e4:	3c08      	subhi	r4, #8
 80014e6:	f8d0 c000 	ldrls.w	ip, [r0]
 80014ea:	bf8a      	itet	hi
 80014ec:	f8d0 c004 	ldrhi.w	ip, [r0, #4]
 80014f0:	009c      	lslls	r4, r3, #2
 80014f2:	00a4      	lslhi	r4, r4, #2
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80014f4:	fa08 f504 	lsl.w	r5, r8, r4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014f8:	bf88      	it	hi
 80014fa:	9f01      	ldrhi	r7, [sp, #4]
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80014fc:	fa0b f404 	lsl.w	r4, fp, r4
 8001500:	ea2c 0505 	bic.w	r5, ip, r5
 8001504:	4325      	orrs	r5, r4
 8001506:	603d      	str	r5, [r7, #0]
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8001508:	68c4      	ldr	r4, [r0, #12]
 800150a:	4026      	ands	r6, r4
 800150c:	60c6      	str	r6, [r0, #12]
    position++;
 800150e:	3301      	adds	r3, #1
 8001510:	e7a3      	b.n	800145a <HAL_GPIO_DeInit+0x1a>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001512:	2500      	movs	r5, #0
 8001514:	e7cb      	b.n	80014ae <HAL_GPIO_DeInit+0x6e>
 8001516:	2501      	movs	r5, #1
 8001518:	e7c9      	b.n	80014ae <HAL_GPIO_DeInit+0x6e>
 800151a:	2502      	movs	r5, #2
 800151c:	e7c7      	b.n	80014ae <HAL_GPIO_DeInit+0x6e>
 800151e:	bf00      	nop
 8001520:	40010400 	.word	0x40010400
 8001524:	40010800 	.word	0x40010800

08001528 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001528:	6883      	ldr	r3, [r0, #8]
 800152a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800152c:	bf14      	ite	ne
 800152e:	2001      	movne	r0, #1
 8001530:	2000      	moveq	r0, #0
 8001532:	4770      	bx	lr

08001534 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001534:	b10a      	cbz	r2, 800153a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001536:	6101      	str	r1, [r0, #16]
  }
}
 8001538:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800153a:	0409      	lsls	r1, r1, #16
 800153c:	e7fb      	b.n	8001536 <HAL_GPIO_WritePin+0x2>

0800153e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800153e:	68c3      	ldr	r3, [r0, #12]
 8001540:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001542:	bf14      	ite	ne
 8001544:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001546:	6101      	streq	r1, [r0, #16]
  }
}
 8001548:	4770      	bx	lr
	...

0800154c <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800154c:	2201      	movs	r2, #1
 800154e:	4b01      	ldr	r3, [pc, #4]	; (8001554 <HAL_PWR_EnableBkUpAccess+0x8>)
 8001550:	601a      	str	r2, [r3, #0]
}
 8001552:	4770      	bx	lr
 8001554:	420e0020 	.word	0x420e0020

08001558 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001558:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800155c:	4605      	mov	r5, r0
 800155e:	b908      	cbnz	r0, 8001564 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001560:	2001      	movs	r0, #1
 8001562:	e03c      	b.n	80015de <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001564:	6803      	ldr	r3, [r0, #0]
 8001566:	07db      	lsls	r3, r3, #31
 8001568:	d410      	bmi.n	800158c <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800156a:	682b      	ldr	r3, [r5, #0]
 800156c:	079f      	lsls	r7, r3, #30
 800156e:	d45d      	bmi.n	800162c <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001570:	682b      	ldr	r3, [r5, #0]
 8001572:	0719      	lsls	r1, r3, #28
 8001574:	f100 8094 	bmi.w	80016a0 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001578:	682b      	ldr	r3, [r5, #0]
 800157a:	075a      	lsls	r2, r3, #29
 800157c:	f100 80be 	bmi.w	80016fc <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001580:	69e8      	ldr	r0, [r5, #28]
 8001582:	2800      	cmp	r0, #0
 8001584:	f040 812c 	bne.w	80017e0 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001588:	2000      	movs	r0, #0
 800158a:	e028      	b.n	80015de <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800158c:	4c8f      	ldr	r4, [pc, #572]	; (80017cc <HAL_RCC_OscConfig+0x274>)
 800158e:	6863      	ldr	r3, [r4, #4]
 8001590:	f003 030c 	and.w	r3, r3, #12
 8001594:	2b04      	cmp	r3, #4
 8001596:	d007      	beq.n	80015a8 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001598:	6863      	ldr	r3, [r4, #4]
 800159a:	f003 030c 	and.w	r3, r3, #12
 800159e:	2b08      	cmp	r3, #8
 80015a0:	d109      	bne.n	80015b6 <HAL_RCC_OscConfig+0x5e>
 80015a2:	6863      	ldr	r3, [r4, #4]
 80015a4:	03de      	lsls	r6, r3, #15
 80015a6:	d506      	bpl.n	80015b6 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a8:	6823      	ldr	r3, [r4, #0]
 80015aa:	039c      	lsls	r4, r3, #14
 80015ac:	d5dd      	bpl.n	800156a <HAL_RCC_OscConfig+0x12>
 80015ae:	686b      	ldr	r3, [r5, #4]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1da      	bne.n	800156a <HAL_RCC_OscConfig+0x12>
 80015b4:	e7d4      	b.n	8001560 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015b6:	686b      	ldr	r3, [r5, #4]
 80015b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015bc:	d112      	bne.n	80015e4 <HAL_RCC_OscConfig+0x8c>
 80015be:	6823      	ldr	r3, [r4, #0]
 80015c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015c4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015c6:	f7ff f8ff 	bl	80007c8 <HAL_GetTick>
 80015ca:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015cc:	6823      	ldr	r3, [r4, #0]
 80015ce:	0398      	lsls	r0, r3, #14
 80015d0:	d4cb      	bmi.n	800156a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015d2:	f7ff f8f9 	bl	80007c8 <HAL_GetTick>
 80015d6:	1b80      	subs	r0, r0, r6
 80015d8:	2864      	cmp	r0, #100	; 0x64
 80015da:	d9f7      	bls.n	80015cc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80015dc:	2003      	movs	r0, #3
}
 80015de:	b002      	add	sp, #8
 80015e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015e4:	b99b      	cbnz	r3, 800160e <HAL_RCC_OscConfig+0xb6>
 80015e6:	6823      	ldr	r3, [r4, #0]
 80015e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015ec:	6023      	str	r3, [r4, #0]
 80015ee:	6823      	ldr	r3, [r4, #0]
 80015f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015f4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015f6:	f7ff f8e7 	bl	80007c8 <HAL_GetTick>
 80015fa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015fc:	6823      	ldr	r3, [r4, #0]
 80015fe:	0399      	lsls	r1, r3, #14
 8001600:	d5b3      	bpl.n	800156a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001602:	f7ff f8e1 	bl	80007c8 <HAL_GetTick>
 8001606:	1b80      	subs	r0, r0, r6
 8001608:	2864      	cmp	r0, #100	; 0x64
 800160a:	d9f7      	bls.n	80015fc <HAL_RCC_OscConfig+0xa4>
 800160c:	e7e6      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800160e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001612:	6823      	ldr	r3, [r4, #0]
 8001614:	d103      	bne.n	800161e <HAL_RCC_OscConfig+0xc6>
 8001616:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800161a:	6023      	str	r3, [r4, #0]
 800161c:	e7cf      	b.n	80015be <HAL_RCC_OscConfig+0x66>
 800161e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001622:	6023      	str	r3, [r4, #0]
 8001624:	6823      	ldr	r3, [r4, #0]
 8001626:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800162a:	e7cb      	b.n	80015c4 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800162c:	4c67      	ldr	r4, [pc, #412]	; (80017cc <HAL_RCC_OscConfig+0x274>)
 800162e:	6863      	ldr	r3, [r4, #4]
 8001630:	f013 0f0c 	tst.w	r3, #12
 8001634:	d007      	beq.n	8001646 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001636:	6863      	ldr	r3, [r4, #4]
 8001638:	f003 030c 	and.w	r3, r3, #12
 800163c:	2b08      	cmp	r3, #8
 800163e:	d110      	bne.n	8001662 <HAL_RCC_OscConfig+0x10a>
 8001640:	6863      	ldr	r3, [r4, #4]
 8001642:	03da      	lsls	r2, r3, #15
 8001644:	d40d      	bmi.n	8001662 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001646:	6823      	ldr	r3, [r4, #0]
 8001648:	079b      	lsls	r3, r3, #30
 800164a:	d502      	bpl.n	8001652 <HAL_RCC_OscConfig+0xfa>
 800164c:	692b      	ldr	r3, [r5, #16]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d186      	bne.n	8001560 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001652:	6823      	ldr	r3, [r4, #0]
 8001654:	696a      	ldr	r2, [r5, #20]
 8001656:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800165a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800165e:	6023      	str	r3, [r4, #0]
 8001660:	e786      	b.n	8001570 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001662:	692a      	ldr	r2, [r5, #16]
 8001664:	4b5a      	ldr	r3, [pc, #360]	; (80017d0 <HAL_RCC_OscConfig+0x278>)
 8001666:	b16a      	cbz	r2, 8001684 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001668:	2201      	movs	r2, #1
 800166a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800166c:	f7ff f8ac 	bl	80007c8 <HAL_GetTick>
 8001670:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001672:	6823      	ldr	r3, [r4, #0]
 8001674:	079f      	lsls	r7, r3, #30
 8001676:	d4ec      	bmi.n	8001652 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001678:	f7ff f8a6 	bl	80007c8 <HAL_GetTick>
 800167c:	1b80      	subs	r0, r0, r6
 800167e:	2802      	cmp	r0, #2
 8001680:	d9f7      	bls.n	8001672 <HAL_RCC_OscConfig+0x11a>
 8001682:	e7ab      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001684:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001686:	f7ff f89f 	bl	80007c8 <HAL_GetTick>
 800168a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800168c:	6823      	ldr	r3, [r4, #0]
 800168e:	0798      	lsls	r0, r3, #30
 8001690:	f57f af6e 	bpl.w	8001570 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001694:	f7ff f898 	bl	80007c8 <HAL_GetTick>
 8001698:	1b80      	subs	r0, r0, r6
 800169a:	2802      	cmp	r0, #2
 800169c:	d9f6      	bls.n	800168c <HAL_RCC_OscConfig+0x134>
 800169e:	e79d      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016a0:	69aa      	ldr	r2, [r5, #24]
 80016a2:	4c4a      	ldr	r4, [pc, #296]	; (80017cc <HAL_RCC_OscConfig+0x274>)
 80016a4:	4b4b      	ldr	r3, [pc, #300]	; (80017d4 <HAL_RCC_OscConfig+0x27c>)
 80016a6:	b1da      	cbz	r2, 80016e0 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80016a8:	2201      	movs	r2, #1
 80016aa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80016ac:	f7ff f88c 	bl	80007c8 <HAL_GetTick>
 80016b0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80016b4:	079b      	lsls	r3, r3, #30
 80016b6:	d50d      	bpl.n	80016d4 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016b8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80016bc:	4b46      	ldr	r3, [pc, #280]	; (80017d8 <HAL_RCC_OscConfig+0x280>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80016c4:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80016c6:	bf00      	nop
  }
  while (Delay --);
 80016c8:	9b01      	ldr	r3, [sp, #4]
 80016ca:	1e5a      	subs	r2, r3, #1
 80016cc:	9201      	str	r2, [sp, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f9      	bne.n	80016c6 <HAL_RCC_OscConfig+0x16e>
 80016d2:	e751      	b.n	8001578 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d4:	f7ff f878 	bl	80007c8 <HAL_GetTick>
 80016d8:	1b80      	subs	r0, r0, r6
 80016da:	2802      	cmp	r0, #2
 80016dc:	d9e9      	bls.n	80016b2 <HAL_RCC_OscConfig+0x15a>
 80016de:	e77d      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80016e0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80016e2:	f7ff f871 	bl	80007c8 <HAL_GetTick>
 80016e6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80016ea:	079f      	lsls	r7, r3, #30
 80016ec:	f57f af44 	bpl.w	8001578 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016f0:	f7ff f86a 	bl	80007c8 <HAL_GetTick>
 80016f4:	1b80      	subs	r0, r0, r6
 80016f6:	2802      	cmp	r0, #2
 80016f8:	d9f6      	bls.n	80016e8 <HAL_RCC_OscConfig+0x190>
 80016fa:	e76f      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016fc:	4c33      	ldr	r4, [pc, #204]	; (80017cc <HAL_RCC_OscConfig+0x274>)
 80016fe:	69e3      	ldr	r3, [r4, #28]
 8001700:	00d8      	lsls	r0, r3, #3
 8001702:	d424      	bmi.n	800174e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8001704:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001706:	69e3      	ldr	r3, [r4, #28]
 8001708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800170c:	61e3      	str	r3, [r4, #28]
 800170e:	69e3      	ldr	r3, [r4, #28]
 8001710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001718:	4e30      	ldr	r6, [pc, #192]	; (80017dc <HAL_RCC_OscConfig+0x284>)
 800171a:	6833      	ldr	r3, [r6, #0]
 800171c:	05d9      	lsls	r1, r3, #23
 800171e:	d518      	bpl.n	8001752 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001720:	68eb      	ldr	r3, [r5, #12]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d126      	bne.n	8001774 <HAL_RCC_OscConfig+0x21c>
 8001726:	6a23      	ldr	r3, [r4, #32]
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800172e:	f7ff f84b 	bl	80007c8 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001732:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001736:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001738:	6a23      	ldr	r3, [r4, #32]
 800173a:	079b      	lsls	r3, r3, #30
 800173c:	d53f      	bpl.n	80017be <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800173e:	2f00      	cmp	r7, #0
 8001740:	f43f af1e 	beq.w	8001580 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001744:	69e3      	ldr	r3, [r4, #28]
 8001746:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800174a:	61e3      	str	r3, [r4, #28]
 800174c:	e718      	b.n	8001580 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800174e:	2700      	movs	r7, #0
 8001750:	e7e2      	b.n	8001718 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001752:	6833      	ldr	r3, [r6, #0]
 8001754:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001758:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800175a:	f7ff f835 	bl	80007c8 <HAL_GetTick>
 800175e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001760:	6833      	ldr	r3, [r6, #0]
 8001762:	05da      	lsls	r2, r3, #23
 8001764:	d4dc      	bmi.n	8001720 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001766:	f7ff f82f 	bl	80007c8 <HAL_GetTick>
 800176a:	eba0 0008 	sub.w	r0, r0, r8
 800176e:	2864      	cmp	r0, #100	; 0x64
 8001770:	d9f6      	bls.n	8001760 <HAL_RCC_OscConfig+0x208>
 8001772:	e733      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001774:	b9ab      	cbnz	r3, 80017a2 <HAL_RCC_OscConfig+0x24a>
 8001776:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001778:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800177c:	f023 0301 	bic.w	r3, r3, #1
 8001780:	6223      	str	r3, [r4, #32]
 8001782:	6a23      	ldr	r3, [r4, #32]
 8001784:	f023 0304 	bic.w	r3, r3, #4
 8001788:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800178a:	f7ff f81d 	bl	80007c8 <HAL_GetTick>
 800178e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001790:	6a23      	ldr	r3, [r4, #32]
 8001792:	0798      	lsls	r0, r3, #30
 8001794:	d5d3      	bpl.n	800173e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001796:	f7ff f817 	bl	80007c8 <HAL_GetTick>
 800179a:	1b80      	subs	r0, r0, r6
 800179c:	4540      	cmp	r0, r8
 800179e:	d9f7      	bls.n	8001790 <HAL_RCC_OscConfig+0x238>
 80017a0:	e71c      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017a2:	2b05      	cmp	r3, #5
 80017a4:	6a23      	ldr	r3, [r4, #32]
 80017a6:	d103      	bne.n	80017b0 <HAL_RCC_OscConfig+0x258>
 80017a8:	f043 0304 	orr.w	r3, r3, #4
 80017ac:	6223      	str	r3, [r4, #32]
 80017ae:	e7ba      	b.n	8001726 <HAL_RCC_OscConfig+0x1ce>
 80017b0:	f023 0301 	bic.w	r3, r3, #1
 80017b4:	6223      	str	r3, [r4, #32]
 80017b6:	6a23      	ldr	r3, [r4, #32]
 80017b8:	f023 0304 	bic.w	r3, r3, #4
 80017bc:	e7b6      	b.n	800172c <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017be:	f7ff f803 	bl	80007c8 <HAL_GetTick>
 80017c2:	eba0 0008 	sub.w	r0, r0, r8
 80017c6:	42b0      	cmp	r0, r6
 80017c8:	d9b6      	bls.n	8001738 <HAL_RCC_OscConfig+0x1e0>
 80017ca:	e707      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
 80017cc:	40021000 	.word	0x40021000
 80017d0:	42420000 	.word	0x42420000
 80017d4:	42420480 	.word	0x42420480
 80017d8:	2000002c 	.word	0x2000002c
 80017dc:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017e0:	4b2a      	ldr	r3, [pc, #168]	; (800188c <HAL_RCC_OscConfig+0x334>)
 80017e2:	685a      	ldr	r2, [r3, #4]
 80017e4:	461c      	mov	r4, r3
 80017e6:	f002 020c 	and.w	r2, r2, #12
 80017ea:	2a08      	cmp	r2, #8
 80017ec:	d03d      	beq.n	800186a <HAL_RCC_OscConfig+0x312>
 80017ee:	2300      	movs	r3, #0
 80017f0:	4e27      	ldr	r6, [pc, #156]	; (8001890 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017f2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80017f4:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017f6:	d12b      	bne.n	8001850 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80017f8:	f7fe ffe6 	bl	80007c8 <HAL_GetTick>
 80017fc:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017fe:	6823      	ldr	r3, [r4, #0]
 8001800:	0199      	lsls	r1, r3, #6
 8001802:	d41f      	bmi.n	8001844 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001804:	6a2b      	ldr	r3, [r5, #32]
 8001806:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800180a:	d105      	bne.n	8001818 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800180c:	6862      	ldr	r2, [r4, #4]
 800180e:	68a9      	ldr	r1, [r5, #8]
 8001810:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001814:	430a      	orrs	r2, r1
 8001816:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001818:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800181a:	6862      	ldr	r2, [r4, #4]
 800181c:	430b      	orrs	r3, r1
 800181e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001822:	4313      	orrs	r3, r2
 8001824:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001826:	2301      	movs	r3, #1
 8001828:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800182a:	f7fe ffcd 	bl	80007c8 <HAL_GetTick>
 800182e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001830:	6823      	ldr	r3, [r4, #0]
 8001832:	019a      	lsls	r2, r3, #6
 8001834:	f53f aea8 	bmi.w	8001588 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001838:	f7fe ffc6 	bl	80007c8 <HAL_GetTick>
 800183c:	1b40      	subs	r0, r0, r5
 800183e:	2802      	cmp	r0, #2
 8001840:	d9f6      	bls.n	8001830 <HAL_RCC_OscConfig+0x2d8>
 8001842:	e6cb      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001844:	f7fe ffc0 	bl	80007c8 <HAL_GetTick>
 8001848:	1bc0      	subs	r0, r0, r7
 800184a:	2802      	cmp	r0, #2
 800184c:	d9d7      	bls.n	80017fe <HAL_RCC_OscConfig+0x2a6>
 800184e:	e6c5      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001850:	f7fe ffba 	bl	80007c8 <HAL_GetTick>
 8001854:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001856:	6823      	ldr	r3, [r4, #0]
 8001858:	019b      	lsls	r3, r3, #6
 800185a:	f57f ae95 	bpl.w	8001588 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800185e:	f7fe ffb3 	bl	80007c8 <HAL_GetTick>
 8001862:	1b40      	subs	r0, r0, r5
 8001864:	2802      	cmp	r0, #2
 8001866:	d9f6      	bls.n	8001856 <HAL_RCC_OscConfig+0x2fe>
 8001868:	e6b8      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800186a:	2801      	cmp	r0, #1
 800186c:	f43f aeb7 	beq.w	80015de <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001870:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001872:	6a2b      	ldr	r3, [r5, #32]
 8001874:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001878:	429a      	cmp	r2, r3
 800187a:	f47f ae71 	bne.w	8001560 <HAL_RCC_OscConfig+0x8>
 800187e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001880:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001884:	1ac0      	subs	r0, r0, r3
 8001886:	bf18      	it	ne
 8001888:	2001      	movne	r0, #1
 800188a:	e6a8      	b.n	80015de <HAL_RCC_OscConfig+0x86>
 800188c:	40021000 	.word	0x40021000
 8001890:	42420060 	.word	0x42420060

08001894 <HAL_RCC_GetSysClockFreq>:
{
 8001894:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001896:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8001898:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800189a:	ac02      	add	r4, sp, #8
 800189c:	f103 0510 	add.w	r5, r3, #16
 80018a0:	4622      	mov	r2, r4
 80018a2:	6818      	ldr	r0, [r3, #0]
 80018a4:	6859      	ldr	r1, [r3, #4]
 80018a6:	3308      	adds	r3, #8
 80018a8:	c203      	stmia	r2!, {r0, r1}
 80018aa:	42ab      	cmp	r3, r5
 80018ac:	4614      	mov	r4, r2
 80018ae:	d1f7      	bne.n	80018a0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80018b0:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80018b4:	4911      	ldr	r1, [pc, #68]	; (80018fc <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80018b6:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80018ba:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80018bc:	f003 020c 	and.w	r2, r3, #12
 80018c0:	2a08      	cmp	r2, #8
 80018c2:	d117      	bne.n	80018f4 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018c4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80018c8:	a806      	add	r0, sp, #24
 80018ca:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018cc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018ce:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018d2:	d50c      	bpl.n	80018ee <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018d4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018d6:	480a      	ldr	r0, [pc, #40]	; (8001900 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018d8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018dc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018de:	aa06      	add	r2, sp, #24
 80018e0:	4413      	add	r3, r2
 80018e2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018e6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80018ea:	b007      	add	sp, #28
 80018ec:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018ee:	4805      	ldr	r0, [pc, #20]	; (8001904 <HAL_RCC_GetSysClockFreq+0x70>)
 80018f0:	4350      	muls	r0, r2
 80018f2:	e7fa      	b.n	80018ea <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 80018f4:	4802      	ldr	r0, [pc, #8]	; (8001900 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 80018f6:	e7f8      	b.n	80018ea <HAL_RCC_GetSysClockFreq+0x56>
 80018f8:	08007fd8 	.word	0x08007fd8
 80018fc:	40021000 	.word	0x40021000
 8001900:	007a1200 	.word	0x007a1200
 8001904:	003d0900 	.word	0x003d0900

08001908 <HAL_RCC_ClockConfig>:
{
 8001908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800190c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800190e:	4604      	mov	r4, r0
 8001910:	b910      	cbnz	r0, 8001918 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001912:	2001      	movs	r0, #1
}
 8001914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001918:	4a44      	ldr	r2, [pc, #272]	; (8001a2c <HAL_RCC_ClockConfig+0x124>)
 800191a:	6813      	ldr	r3, [r2, #0]
 800191c:	f003 0307 	and.w	r3, r3, #7
 8001920:	428b      	cmp	r3, r1
 8001922:	d328      	bcc.n	8001976 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001924:	6821      	ldr	r1, [r4, #0]
 8001926:	078e      	lsls	r6, r1, #30
 8001928:	d430      	bmi.n	800198c <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800192a:	07ca      	lsls	r2, r1, #31
 800192c:	d443      	bmi.n	80019b6 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800192e:	4a3f      	ldr	r2, [pc, #252]	; (8001a2c <HAL_RCC_ClockConfig+0x124>)
 8001930:	6813      	ldr	r3, [r2, #0]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	42ab      	cmp	r3, r5
 8001938:	d865      	bhi.n	8001a06 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193a:	6822      	ldr	r2, [r4, #0]
 800193c:	4d3c      	ldr	r5, [pc, #240]	; (8001a30 <HAL_RCC_ClockConfig+0x128>)
 800193e:	f012 0f04 	tst.w	r2, #4
 8001942:	d16c      	bne.n	8001a1e <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001944:	0713      	lsls	r3, r2, #28
 8001946:	d506      	bpl.n	8001956 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001948:	686b      	ldr	r3, [r5, #4]
 800194a:	6922      	ldr	r2, [r4, #16]
 800194c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001950:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001954:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001956:	f7ff ff9d 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 800195a:	686b      	ldr	r3, [r5, #4]
 800195c:	4a35      	ldr	r2, [pc, #212]	; (8001a34 <HAL_RCC_ClockConfig+0x12c>)
 800195e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001962:	5cd3      	ldrb	r3, [r2, r3]
 8001964:	40d8      	lsrs	r0, r3
 8001966:	4b34      	ldr	r3, [pc, #208]	; (8001a38 <HAL_RCC_ClockConfig+0x130>)
 8001968:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800196a:	4b34      	ldr	r3, [pc, #208]	; (8001a3c <HAL_RCC_ClockConfig+0x134>)
 800196c:	6818      	ldr	r0, [r3, #0]
 800196e:	f7fe fee9 	bl	8000744 <HAL_InitTick>
  return HAL_OK;
 8001972:	2000      	movs	r0, #0
 8001974:	e7ce      	b.n	8001914 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001976:	6813      	ldr	r3, [r2, #0]
 8001978:	f023 0307 	bic.w	r3, r3, #7
 800197c:	430b      	orrs	r3, r1
 800197e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001980:	6813      	ldr	r3, [r2, #0]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	428b      	cmp	r3, r1
 8001988:	d1c3      	bne.n	8001912 <HAL_RCC_ClockConfig+0xa>
 800198a:	e7cb      	b.n	8001924 <HAL_RCC_ClockConfig+0x1c>
 800198c:	4b28      	ldr	r3, [pc, #160]	; (8001a30 <HAL_RCC_ClockConfig+0x128>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800198e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001992:	bf1e      	ittt	ne
 8001994:	685a      	ldrne	r2, [r3, #4]
 8001996:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800199a:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800199c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800199e:	bf42      	ittt	mi
 80019a0:	685a      	ldrmi	r2, [r3, #4]
 80019a2:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80019a6:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019a8:	685a      	ldr	r2, [r3, #4]
 80019aa:	68a0      	ldr	r0, [r4, #8]
 80019ac:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80019b0:	4302      	orrs	r2, r0
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	e7b9      	b.n	800192a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019b6:	6862      	ldr	r2, [r4, #4]
 80019b8:	4e1d      	ldr	r6, [pc, #116]	; (8001a30 <HAL_RCC_ClockConfig+0x128>)
 80019ba:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019bc:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019be:	d11a      	bne.n	80019f6 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c4:	d0a5      	beq.n	8001912 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019c6:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019cc:	f023 0303 	bic.w	r3, r3, #3
 80019d0:	4313      	orrs	r3, r2
 80019d2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80019d4:	f7fe fef8 	bl	80007c8 <HAL_GetTick>
 80019d8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019da:	6873      	ldr	r3, [r6, #4]
 80019dc:	6862      	ldr	r2, [r4, #4]
 80019de:	f003 030c 	and.w	r3, r3, #12
 80019e2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80019e6:	d0a2      	beq.n	800192e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e8:	f7fe feee 	bl	80007c8 <HAL_GetTick>
 80019ec:	1bc0      	subs	r0, r0, r7
 80019ee:	4540      	cmp	r0, r8
 80019f0:	d9f3      	bls.n	80019da <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 80019f2:	2003      	movs	r0, #3
 80019f4:	e78e      	b.n	8001914 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019f6:	2a02      	cmp	r2, #2
 80019f8:	d102      	bne.n	8001a00 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019fa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019fe:	e7e1      	b.n	80019c4 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a00:	f013 0f02 	tst.w	r3, #2
 8001a04:	e7de      	b.n	80019c4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a06:	6813      	ldr	r3, [r2, #0]
 8001a08:	f023 0307 	bic.w	r3, r3, #7
 8001a0c:	432b      	orrs	r3, r5
 8001a0e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a10:	6813      	ldr	r3, [r2, #0]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	42ab      	cmp	r3, r5
 8001a18:	f47f af7b 	bne.w	8001912 <HAL_RCC_ClockConfig+0xa>
 8001a1c:	e78d      	b.n	800193a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a1e:	686b      	ldr	r3, [r5, #4]
 8001a20:	68e1      	ldr	r1, [r4, #12]
 8001a22:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a26:	430b      	orrs	r3, r1
 8001a28:	606b      	str	r3, [r5, #4]
 8001a2a:	e78b      	b.n	8001944 <HAL_RCC_ClockConfig+0x3c>
 8001a2c:	40022000 	.word	0x40022000
 8001a30:	40021000 	.word	0x40021000
 8001a34:	08008581 	.word	0x08008581
 8001a38:	2000002c 	.word	0x2000002c
 8001a3c:	20000004 	.word	0x20000004

08001a40 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a40:	4b04      	ldr	r3, [pc, #16]	; (8001a54 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001a42:	4a05      	ldr	r2, [pc, #20]	; (8001a58 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001a4a:	5cd3      	ldrb	r3, [r2, r3]
 8001a4c:	4a03      	ldr	r2, [pc, #12]	; (8001a5c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a4e:	6810      	ldr	r0, [r2, #0]
}
 8001a50:	40d8      	lsrs	r0, r3
 8001a52:	4770      	bx	lr
 8001a54:	40021000 	.word	0x40021000
 8001a58:	08008591 	.word	0x08008591
 8001a5c:	2000002c 	.word	0x2000002c

08001a60 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a62:	4a05      	ldr	r2, [pc, #20]	; (8001a78 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001a6a:	5cd3      	ldrb	r3, [r2, r3]
 8001a6c:	4a03      	ldr	r2, [pc, #12]	; (8001a7c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a6e:	6810      	ldr	r0, [r2, #0]
}
 8001a70:	40d8      	lsrs	r0, r3
 8001a72:	4770      	bx	lr
 8001a74:	40021000 	.word	0x40021000
 8001a78:	08008591 	.word	0x08008591
 8001a7c:	2000002c 	.word	0x2000002c

08001a80 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a80:	6803      	ldr	r3, [r0, #0]
{
 8001a82:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a86:	07d9      	lsls	r1, r3, #31
{
 8001a88:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a8a:	d520      	bpl.n	8001ace <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a8c:	4c35      	ldr	r4, [pc, #212]	; (8001b64 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001a8e:	69e3      	ldr	r3, [r4, #28]
 8001a90:	00da      	lsls	r2, r3, #3
 8001a92:	d432      	bmi.n	8001afa <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001a94:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a96:	69e3      	ldr	r3, [r4, #28]
 8001a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a9c:	61e3      	str	r3, [r4, #28]
 8001a9e:	69e3      	ldr	r3, [r4, #28]
 8001aa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	9301      	str	r3, [sp, #4]
 8001aa6:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa8:	4e2f      	ldr	r6, [pc, #188]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001aaa:	6833      	ldr	r3, [r6, #0]
 8001aac:	05db      	lsls	r3, r3, #23
 8001aae:	d526      	bpl.n	8001afe <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ab0:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ab2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001ab6:	d136      	bne.n	8001b26 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ab8:	6a23      	ldr	r3, [r4, #32]
 8001aba:	686a      	ldr	r2, [r5, #4]
 8001abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ac4:	b11f      	cbz	r7, 8001ace <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ac6:	69e3      	ldr	r3, [r4, #28]
 8001ac8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001acc:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ace:	6828      	ldr	r0, [r5, #0]
 8001ad0:	0783      	lsls	r3, r0, #30
 8001ad2:	d506      	bpl.n	8001ae2 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ad4:	4a23      	ldr	r2, [pc, #140]	; (8001b64 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001ad6:	68a9      	ldr	r1, [r5, #8]
 8001ad8:	6853      	ldr	r3, [r2, #4]
 8001ada:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ade:	430b      	orrs	r3, r1
 8001ae0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001ae2:	f010 0010 	ands.w	r0, r0, #16
 8001ae6:	d01b      	beq.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ae8:	4a1e      	ldr	r2, [pc, #120]	; (8001b64 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001aea:	68e9      	ldr	r1, [r5, #12]
 8001aec:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001aee:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001af0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001af4:	430b      	orrs	r3, r1
 8001af6:	6053      	str	r3, [r2, #4]
 8001af8:	e012      	b.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001afa:	2700      	movs	r7, #0
 8001afc:	e7d4      	b.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001afe:	6833      	ldr	r3, [r6, #0]
 8001b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b04:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001b06:	f7fe fe5f 	bl	80007c8 <HAL_GetTick>
 8001b0a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0c:	6833      	ldr	r3, [r6, #0]
 8001b0e:	05d8      	lsls	r0, r3, #23
 8001b10:	d4ce      	bmi.n	8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b12:	f7fe fe59 	bl	80007c8 <HAL_GetTick>
 8001b16:	eba0 0008 	sub.w	r0, r0, r8
 8001b1a:	2864      	cmp	r0, #100	; 0x64
 8001b1c:	d9f6      	bls.n	8001b0c <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001b1e:	2003      	movs	r0, #3
}
 8001b20:	b002      	add	sp, #8
 8001b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b26:	686a      	ldr	r2, [r5, #4]
 8001b28:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d0c3      	beq.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b30:	2001      	movs	r0, #1
 8001b32:	4a0e      	ldr	r2, [pc, #56]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b34:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b36:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b38:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b3e:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001b40:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b42:	07d9      	lsls	r1, r3, #31
 8001b44:	d5b8      	bpl.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001b46:	f7fe fe3f 	bl	80007c8 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001b4e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b50:	6a23      	ldr	r3, [r4, #32]
 8001b52:	079a      	lsls	r2, r3, #30
 8001b54:	d4b0      	bmi.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b56:	f7fe fe37 	bl	80007c8 <HAL_GetTick>
 8001b5a:	1b80      	subs	r0, r0, r6
 8001b5c:	4540      	cmp	r0, r8
 8001b5e:	d9f7      	bls.n	8001b50 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001b60:	e7dd      	b.n	8001b1e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001b62:	bf00      	nop
 8001b64:	40021000 	.word	0x40021000
 8001b68:	40007000 	.word	0x40007000
 8001b6c:	42420440 	.word	0x42420440

08001b70 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001b70:	b570      	push	{r4, r5, r6, lr}
 8001b72:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b74:	4b34      	ldr	r3, [pc, #208]	; (8001c48 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>)
{
 8001b76:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b78:	ad02      	add	r5, sp, #8
 8001b7a:	f103 0610 	add.w	r6, r3, #16
 8001b7e:	462a      	mov	r2, r5
 8001b80:	6818      	ldr	r0, [r3, #0]
 8001b82:	6859      	ldr	r1, [r3, #4]
 8001b84:	3308      	adds	r3, #8
 8001b86:	c203      	stmia	r2!, {r0, r1}
 8001b88:	42b3      	cmp	r3, r6
 8001b8a:	4615      	mov	r5, r2
 8001b8c:	d1f7      	bne.n	8001b7e <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b8e:	f240 2301 	movw	r3, #513	; 0x201
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001b92:	2c02      	cmp	r4, #2
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b94:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch (PeriphClk)
 8001b98:	d047      	beq.n	8001c2a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8001b9a:	2c10      	cmp	r4, #16
 8001b9c:	d017      	beq.n	8001bce <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8001b9e:	2c01      	cmp	r4, #1
 8001ba0:	d14f      	bne.n	8001c42 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001ba2:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 8001ba6:	4a29      	ldr	r2, [pc, #164]	; (8001c4c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8001ba8:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001baa:	4019      	ands	r1, r3
 8001bac:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8001bb0:	d044      	beq.n	8001c3c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bba:	d12d      	bne.n	8001c18 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
      {
        frequency = LSI_VALUE;
 8001bbc:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001bc0:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8001bc2:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 8001bc6:	bf08      	it	eq
 8001bc8:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 8001bca:	b006      	add	sp, #24
 8001bcc:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 8001bce:	4b1f      	ldr	r3, [pc, #124]	; (8001c4c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8001bd0:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8001bd8:	d0f7      	beq.n	8001bca <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001bda:	f3c1 4283 	ubfx	r2, r1, #18, #4
 8001bde:	a806      	add	r0, sp, #24
 8001be0:	4402      	add	r2, r0
 8001be2:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001be6:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001be8:	bf41      	itttt	mi
 8001bea:	685a      	ldrmi	r2, [r3, #4]
 8001bec:	a906      	addmi	r1, sp, #24
 8001bee:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 8001bf2:	1852      	addmi	r2, r2, r1
 8001bf4:	bf44      	itt	mi
 8001bf6:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001bfa:	4a15      	ldrmi	r2, [pc, #84]	; (8001c50 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001bfc:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001bfe:	bf4c      	ite	mi
 8001c00:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c04:	4a13      	ldrpl	r2, [pc, #76]	; (8001c54 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001c06:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c08:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001c0c:	d4dd      	bmi.n	8001bca <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          frequency = (pllclk * 2) / 3;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001c12:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001c16:	e7d8      	b.n	8001bca <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001c18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c1c:	d111      	bne.n	8001c42 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8001c1e:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 8001c20:	f24f 4024 	movw	r0, #62500	; 0xf424
 8001c24:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001c28:	e7cd      	b.n	8001bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001c2a:	f7ff ff19 	bl	8001a60 <HAL_RCC_GetPCLK2Freq>
 8001c2e:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8001c36:	3301      	adds	r3, #1
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	e7ea      	b.n	8001c12 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
        frequency = LSE_VALUE;
 8001c3c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001c40:	e7c3      	b.n	8001bca <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
  uint32_t temp_reg = 0U, frequency = 0U;
 8001c42:	2000      	movs	r0, #0
 8001c44:	e7c1      	b.n	8001bca <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 8001c46:	bf00      	nop
 8001c48:	08007fe8 	.word	0x08007fe8
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	007a1200 	.word	0x007a1200
 8001c54:	003d0900 	.word	0x003d0900

08001c58 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8001c58:	b538      	push	{r3, r4, r5, lr}
 8001c5a:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  tickstart = HAL_GetTick();
 8001c5c:	f7fe fdb4 	bl	80007c8 <HAL_GetTick>
 8001c60:	4605      	mov	r5, r0
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001c62:	6823      	ldr	r3, [r4, #0]
 8001c64:	685a      	ldr	r2, [r3, #4]
 8001c66:	0692      	lsls	r2, r2, #26
 8001c68:	d505      	bpl.n	8001c76 <RTC_EnterInitMode+0x1e>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);


  return HAL_OK;
 8001c6a:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	f042 0210 	orr.w	r2, r2, #16
 8001c72:	605a      	str	r2, [r3, #4]
}
 8001c74:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001c76:	f7fe fda7 	bl	80007c8 <HAL_GetTick>
 8001c7a:	1b40      	subs	r0, r0, r5
 8001c7c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001c80:	d9ef      	bls.n	8001c62 <RTC_EnterInitMode+0xa>
      return HAL_TIMEOUT;
 8001c82:	2003      	movs	r0, #3
 8001c84:	e7f6      	b.n	8001c74 <RTC_EnterInitMode+0x1c>

08001c86 <RTC_ExitInitMode>:
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart = 0U;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c86:	6802      	ldr	r2, [r0, #0]
{
 8001c88:	b538      	push	{r3, r4, r5, lr}
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c8a:	6853      	ldr	r3, [r2, #4]
{
 8001c8c:	4604      	mov	r4, r0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c8e:	f023 0310 	bic.w	r3, r3, #16
 8001c92:	6053      	str	r3, [r2, #4]

  tickstart = HAL_GetTick();
 8001c94:	f7fe fd98 	bl	80007c8 <HAL_GetTick>
 8001c98:	4605      	mov	r5, r0
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001c9a:	6823      	ldr	r3, [r4, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	069b      	lsls	r3, r3, #26
 8001ca0:	d501      	bpl.n	8001ca6 <RTC_ExitInitMode+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8001ca2:	2000      	movs	r0, #0
}
 8001ca4:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001ca6:	f7fe fd8f 	bl	80007c8 <HAL_GetTick>
 8001caa:	1b40      	subs	r0, r0, r5
 8001cac:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001cb0:	d9f3      	bls.n	8001c9a <RTC_ExitInitMode+0x14>
      return HAL_TIMEOUT;
 8001cb2:	2003      	movs	r0, #3
 8001cb4:	e7f6      	b.n	8001ca4 <RTC_ExitInitMode+0x1e>

08001cb6 <HAL_RTC_WaitForSynchro>:
{
 8001cb6:	b538      	push	{r3, r4, r5, lr}
  if (hrtc == NULL)
 8001cb8:	4604      	mov	r4, r0
 8001cba:	b1a8      	cbz	r0, 8001ce8 <HAL_RTC_WaitForSynchro+0x32>
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8001cbc:	6802      	ldr	r2, [r0, #0]
 8001cbe:	6853      	ldr	r3, [r2, #4]
 8001cc0:	f023 0308 	bic.w	r3, r3, #8
 8001cc4:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 8001cc6:	f7fe fd7f 	bl	80007c8 <HAL_GetTick>
 8001cca:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8001ccc:	6823      	ldr	r3, [r4, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	071b      	lsls	r3, r3, #28
 8001cd2:	d501      	bpl.n	8001cd8 <HAL_RTC_WaitForSynchro+0x22>
  return HAL_OK;
 8001cd4:	2000      	movs	r0, #0
}
 8001cd6:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001cd8:	f7fe fd76 	bl	80007c8 <HAL_GetTick>
 8001cdc:	1b40      	subs	r0, r0, r5
 8001cde:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001ce2:	d9f3      	bls.n	8001ccc <HAL_RTC_WaitForSynchro+0x16>
      return HAL_TIMEOUT;
 8001ce4:	2003      	movs	r0, #3
 8001ce6:	e7f6      	b.n	8001cd6 <HAL_RTC_WaitForSynchro+0x20>
    return HAL_ERROR;
 8001ce8:	2001      	movs	r0, #1
 8001cea:	e7f4      	b.n	8001cd6 <HAL_RTC_WaitForSynchro+0x20>

08001cec <HAL_RTC_Init>:
{
 8001cec:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8001cee:	4604      	mov	r4, r0
 8001cf0:	b170      	cbz	r0, 8001d10 <HAL_RTC_Init+0x24>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001cf2:	7c43      	ldrb	r3, [r0, #17]
 8001cf4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001cf8:	b913      	cbnz	r3, 8001d00 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8001cfa:	7402      	strb	r2, [r0, #16]
    HAL_RTC_MspInit(hrtc);
 8001cfc:	f005 f992 	bl	8007024 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001d00:	2302      	movs	r3, #2
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001d02:	4620      	mov	r0, r4
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001d04:	7463      	strb	r3, [r4, #17]
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001d06:	f7ff ffd6 	bl	8001cb6 <HAL_RTC_WaitForSynchro>
 8001d0a:	b118      	cbz	r0, 8001d14 <HAL_RTC_Init+0x28>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	7463      	strb	r3, [r4, #17]
    return HAL_ERROR;
 8001d10:	2001      	movs	r0, #1
 8001d12:	e037      	b.n	8001d84 <HAL_RTC_Init+0x98>
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001d14:	4620      	mov	r0, r4
 8001d16:	f7ff ff9f 	bl	8001c58 <RTC_EnterInitMode>
 8001d1a:	2800      	cmp	r0, #0
 8001d1c:	d1f6      	bne.n	8001d0c <HAL_RTC_Init+0x20>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001d1e:	6822      	ldr	r2, [r4, #0]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001d20:	68a0      	ldr	r0, [r4, #8]
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001d22:	6853      	ldr	r3, [r2, #4]
 8001d24:	f023 0307 	bic.w	r3, r3, #7
 8001d28:	6053      	str	r3, [r2, #4]
 8001d2a:	4a17      	ldr	r2, [pc, #92]	; (8001d88 <HAL_RTC_Init+0x9c>)
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001d2c:	b118      	cbz	r0, 8001d36 <HAL_RTC_Init+0x4a>
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001d2e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001d30:	f021 0101 	bic.w	r1, r1, #1
 8001d34:	6311      	str	r1, [r2, #48]	; 0x30
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001d36:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001d38:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8001d3c:	4303      	orrs	r3, r0
 8001d3e:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001d40:	6860      	ldr	r0, [r4, #4]
 8001d42:	1c43      	adds	r3, r0, #1
 8001d44:	d105      	bne.n	8001d52 <HAL_RTC_Init+0x66>
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001d46:	2001      	movs	r0, #1
 8001d48:	f7ff ff12 	bl	8001b70 <HAL_RCCEx_GetPeriphCLKFreq>
      if (prescaler == 0U)
 8001d4c:	2800      	cmp	r0, #0
 8001d4e:	d0dd      	beq.n	8001d0c <HAL_RTC_Init+0x20>
        prescaler = prescaler - 1U;
 8001d50:	3801      	subs	r0, #1
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001d52:	6822      	ldr	r2, [r4, #0]
 8001d54:	6893      	ldr	r3, [r2, #8]
 8001d56:	f023 030f 	bic.w	r3, r3, #15
 8001d5a:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8001d5e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8001d60:	68d3      	ldr	r3, [r2, #12]
 8001d62:	b280      	uxth	r0, r0
 8001d64:	0c1b      	lsrs	r3, r3, #16
 8001d66:	041b      	lsls	r3, r3, #16
 8001d68:	4318      	orrs	r0, r3
 8001d6a:	60d0      	str	r0, [r2, #12]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001d6c:	4620      	mov	r0, r4
 8001d6e:	f7ff ff8a 	bl	8001c86 <RTC_ExitInitMode>
 8001d72:	2301      	movs	r3, #1
 8001d74:	b110      	cbz	r0, 8001d7c <HAL_RTC_Init+0x90>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001d76:	2204      	movs	r2, #4
 8001d78:	7462      	strb	r2, [r4, #17]
 8001d7a:	e7c9      	b.n	8001d10 <HAL_RTC_Init+0x24>
    hrtc->DateToUpdate.Year = 0x00U;
 8001d7c:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001d7e:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8001d80:	73a3      	strb	r3, [r4, #14]
    hrtc->State = HAL_RTC_STATE_READY;
 8001d82:	7463      	strb	r3, [r4, #17]
}
 8001d84:	bd10      	pop	{r4, pc}
 8001d86:	bf00      	nop
 8001d88:	40006c00 	.word	0x40006c00

08001d8c <SPI_WaitFlagStateUntilTimeout.constprop.6>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d8e:	4604      	mov	r4, r0
 8001d90:	460e      	mov	r6, r1
 8001d92:	4615      	mov	r5, r2
 8001d94:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001d96:	6821      	ldr	r1, [r4, #0]
 8001d98:	688a      	ldr	r2, [r1, #8]
 8001d9a:	ea36 0302 	bics.w	r3, r6, r2
 8001d9e:	d001      	beq.n	8001da4 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001da0:	2000      	movs	r0, #0
 8001da2:	e02d      	b.n	8001e00 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8001da4:	1c6b      	adds	r3, r5, #1
 8001da6:	d0f7      	beq.n	8001d98 <SPI_WaitFlagStateUntilTimeout.constprop.6+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001da8:	f7fe fd0e 	bl	80007c8 <HAL_GetTick>
 8001dac:	1bc0      	subs	r0, r0, r7
 8001dae:	4285      	cmp	r5, r0
 8001db0:	d8f1      	bhi.n	8001d96 <SPI_WaitFlagStateUntilTimeout.constprop.6+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001db2:	6823      	ldr	r3, [r4, #0]
 8001db4:	685a      	ldr	r2, [r3, #4]
 8001db6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001dba:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001dbc:	6862      	ldr	r2, [r4, #4]
 8001dbe:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001dc2:	d10a      	bne.n	8001dda <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
 8001dc4:	68a2      	ldr	r2, [r4, #8]
 8001dc6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001dca:	d002      	beq.n	8001dd2 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001dcc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001dd0:	d103      	bne.n	8001dda <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dd8:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001dda:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001ddc:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001de0:	d107      	bne.n	8001df2 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x66>
          SPI_RESET_CRC(hspi);
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001df0:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001df2:	2301      	movs	r3, #1
 8001df4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001df8:	2300      	movs	r3, #0
 8001dfa:	2003      	movs	r0, #3
 8001dfc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001e02 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8001e02:	b538      	push	{r3, r4, r5, lr}
 8001e04:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e06:	6842      	ldr	r2, [r0, #4]
{
 8001e08:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e0a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001e0e:	d116      	bne.n	8001e3e <SPI_EndRxTransaction+0x3c>
 8001e10:	6880      	ldr	r0, [r0, #8]
 8001e12:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8001e16:	d002      	beq.n	8001e1e <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001e18:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8001e1c:	d10f      	bne.n	8001e3e <SPI_EndRxTransaction+0x3c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001e1e:	6822      	ldr	r2, [r4, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8001e20:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 8001e24:	6815      	ldr	r5, [r2, #0]
 8001e26:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 8001e2a:	6015      	str	r5, [r2, #0]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8001e2c:	d107      	bne.n	8001e3e <SPI_EndRxTransaction+0x3c>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001e2e:	460a      	mov	r2, r1
 8001e30:	2101      	movs	r1, #1
 8001e32:	4620      	mov	r0, r4
 8001e34:	f7ff ffaa 	bl	8001d8c <SPI_WaitFlagStateUntilTimeout.constprop.6>
 8001e38:	b920      	cbnz	r0, 8001e44 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8001e3a:	2000      	movs	r0, #0
}
 8001e3c:	bd38      	pop	{r3, r4, r5, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001e3e:	460a      	mov	r2, r1
 8001e40:	2180      	movs	r1, #128	; 0x80
 8001e42:	e7f6      	b.n	8001e32 <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e44:	6d63      	ldr	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001e46:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e48:	f043 0320 	orr.w	r3, r3, #32
 8001e4c:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001e4e:	e7f5      	b.n	8001e3c <SPI_EndRxTransaction+0x3a>

08001e50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001e50:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001e52:	4613      	mov	r3, r2
 8001e54:	460a      	mov	r2, r1
 8001e56:	2180      	movs	r1, #128	; 0x80
{
 8001e58:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001e5a:	f7ff ff97 	bl	8001d8c <SPI_WaitFlagStateUntilTimeout.constprop.6>
 8001e5e:	b120      	cbz	r0, 8001e6a <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8001e60:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e62:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e64:	f043 0320 	orr.w	r3, r3, #32
 8001e68:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8001e6a:	bd10      	pop	{r4, pc}

08001e6c <HAL_SPI_Init>:
{
 8001e6c:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001e6e:	4604      	mov	r4, r0
 8001e70:	2800      	cmp	r0, #0
 8001e72:	d034      	beq.n	8001ede <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001e78:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001e7c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e80:	b91b      	cbnz	r3, 8001e8a <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001e82:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001e86:	f005 f92f 	bl	80070e8 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001e8a:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8001e8c:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001e8e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001e92:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001e94:	69a1      	ldr	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8001e96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e9a:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001e9c:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8001ea0:	4303      	orrs	r3, r0
 8001ea2:	68e0      	ldr	r0, [r4, #12]
 8001ea4:	4303      	orrs	r3, r0
 8001ea6:	6920      	ldr	r0, [r4, #16]
 8001ea8:	4303      	orrs	r3, r0
 8001eaa:	6960      	ldr	r0, [r4, #20]
 8001eac:	4303      	orrs	r3, r0
 8001eae:	69e0      	ldr	r0, [r4, #28]
 8001eb0:	4303      	orrs	r3, r0
 8001eb2:	6a20      	ldr	r0, [r4, #32]
 8001eb4:	4303      	orrs	r3, r0
 8001eb6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001eb8:	4303      	orrs	r3, r0
 8001eba:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001ebe:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001ec0:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001ec2:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001ec6:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001ec8:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001eca:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001ecc:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001ece:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ed2:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001ed4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001ed6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001ed8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8001edc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ede:	2001      	movs	r0, #1
 8001ee0:	e7fc      	b.n	8001edc <HAL_SPI_Init+0x70>

08001ee2 <HAL_SPI_Transmit>:
{
 8001ee2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001ee6:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001ee8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001eec:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8001eee:	2b01      	cmp	r3, #1
{
 8001ef0:	460d      	mov	r5, r1
 8001ef2:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001ef4:	f000 809c 	beq.w	8002030 <HAL_SPI_Transmit+0x14e>
 8001ef8:	2301      	movs	r3, #1
 8001efa:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001efe:	f7fe fc63 	bl	80007c8 <HAL_GetTick>
 8001f02:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001f04:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001f08:	b2c0      	uxtb	r0, r0
 8001f0a:	2801      	cmp	r0, #1
 8001f0c:	f040 808e 	bne.w	800202c <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8001f10:	2d00      	cmp	r5, #0
 8001f12:	d05e      	beq.n	8001fd2 <HAL_SPI_Transmit+0xf0>
 8001f14:	f1b8 0f00 	cmp.w	r8, #0
 8001f18:	d05b      	beq.n	8001fd2 <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001f1a:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f1c:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001f1e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f22:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f24:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001f26:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001f28:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001f2c:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001f2e:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8001f30:	e9c4 0010 	strd	r0, r0, [r4, #64]	; 0x40
 8001f34:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8001f3a:	bf08      	it	eq
 8001f3c:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001f3e:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 8001f40:	bf08      	it	eq
 8001f42:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 8001f46:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8001f4a:	bf08      	it	eq
 8001f4c:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f4e:	6803      	ldr	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001f50:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f52:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8001f54:	bf5e      	ittt	pl
 8001f56:	6803      	ldrpl	r3, [r0, #0]
 8001f58:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8001f5c:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001f5e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001f62:	6863      	ldr	r3, [r4, #4]
 8001f64:	d13e      	bne.n	8001fe4 <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f66:	b113      	cbz	r3, 8001f6e <HAL_SPI_Transmit+0x8c>
 8001f68:	f1b8 0f01 	cmp.w	r8, #1
 8001f6c:	d107      	bne.n	8001f7e <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f6e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001f72:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f74:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001f76:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001f7e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	b9a3      	cbnz	r3, 8001fae <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001f84:	463a      	mov	r2, r7
 8001f86:	4631      	mov	r1, r6
 8001f88:	4620      	mov	r0, r4
 8001f8a:	f7ff ff61 	bl	8001e50 <SPI_EndRxTxTransaction>
 8001f8e:	2800      	cmp	r0, #0
 8001f90:	d149      	bne.n	8002026 <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001f92:	68a3      	ldr	r3, [r4, #8]
 8001f94:	b933      	cbnz	r3, 8001fa4 <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f96:	9301      	str	r3, [sp, #4]
 8001f98:	6823      	ldr	r3, [r4, #0]
 8001f9a:	68da      	ldr	r2, [r3, #12]
 8001f9c:	9201      	str	r2, [sp, #4]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	9301      	str	r3, [sp, #4]
 8001fa2:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fa4:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001fa6:	3000      	adds	r0, #0
 8001fa8:	bf18      	it	ne
 8001faa:	2001      	movne	r0, #1
error:
 8001fac:	e011      	b.n	8001fd2 <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001fae:	6822      	ldr	r2, [r4, #0]
 8001fb0:	6893      	ldr	r3, [r2, #8]
 8001fb2:	0798      	lsls	r0, r3, #30
 8001fb4:	d505      	bpl.n	8001fc2 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001fb6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001fb8:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001fbc:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001fbe:	6323      	str	r3, [r4, #48]	; 0x30
 8001fc0:	e7d9      	b.n	8001f76 <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001fc2:	f7fe fc01 	bl	80007c8 <HAL_GetTick>
 8001fc6:	1bc0      	subs	r0, r0, r7
 8001fc8:	42b0      	cmp	r0, r6
 8001fca:	d3d8      	bcc.n	8001f7e <HAL_SPI_Transmit+0x9c>
 8001fcc:	1c71      	adds	r1, r6, #1
 8001fce:	d0d6      	beq.n	8001f7e <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 8001fd0:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001fd8:	2300      	movs	r3, #0
 8001fda:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001fde:	b002      	add	sp, #8
 8001fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001fe4:	b113      	cbz	r3, 8001fec <HAL_SPI_Transmit+0x10a>
 8001fe6:	f1b8 0f01 	cmp.w	r8, #1
 8001fea:	d108      	bne.n	8001ffe <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fec:	782b      	ldrb	r3, [r5, #0]
 8001fee:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ff0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001ff6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ff8:	3b01      	subs	r3, #1
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001ffe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002000:	b29b      	uxth	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d0be      	beq.n	8001f84 <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002006:	6823      	ldr	r3, [r4, #0]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	0792      	lsls	r2, r2, #30
 800200c:	d503      	bpl.n	8002016 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800200e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002010:	7812      	ldrb	r2, [r2, #0]
 8002012:	731a      	strb	r2, [r3, #12]
 8002014:	e7ec      	b.n	8001ff0 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002016:	f7fe fbd7 	bl	80007c8 <HAL_GetTick>
 800201a:	1bc0      	subs	r0, r0, r7
 800201c:	42b0      	cmp	r0, r6
 800201e:	d3ee      	bcc.n	8001ffe <HAL_SPI_Transmit+0x11c>
 8002020:	1c73      	adds	r3, r6, #1
 8002022:	d0ec      	beq.n	8001ffe <HAL_SPI_Transmit+0x11c>
 8002024:	e7d4      	b.n	8001fd0 <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002026:	2320      	movs	r3, #32
 8002028:	6563      	str	r3, [r4, #84]	; 0x54
 800202a:	e7b2      	b.n	8001f92 <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 800202c:	2002      	movs	r0, #2
 800202e:	e7d0      	b.n	8001fd2 <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 8002030:	2002      	movs	r0, #2
 8002032:	e7d4      	b.n	8001fde <HAL_SPI_Transmit+0xfc>

08002034 <HAL_SPI_TransmitReceive>:
{
 8002034:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002038:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 800203a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800203e:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002040:	2b01      	cmp	r3, #1
{
 8002042:	460d      	mov	r5, r1
 8002044:	4691      	mov	r9, r2
 8002046:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8002048:	f000 80e2 	beq.w	8002210 <HAL_SPI_TransmitReceive+0x1dc>
 800204c:	2301      	movs	r3, #1
 800204e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002052:	f7fe fbb9 	bl	80007c8 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002056:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 800205a:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 800205c:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800205e:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 8002060:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002062:	d00a      	beq.n	800207a <HAL_SPI_TransmitReceive+0x46>
 8002064:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8002068:	f040 80d0 	bne.w	800220c <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800206c:	68a0      	ldr	r0, [r4, #8]
 800206e:	2800      	cmp	r0, #0
 8002070:	f040 80cc 	bne.w	800220c <HAL_SPI_TransmitReceive+0x1d8>
 8002074:	2b04      	cmp	r3, #4
 8002076:	f040 80c9 	bne.w	800220c <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800207a:	2d00      	cmp	r5, #0
 800207c:	f000 80c4 	beq.w	8002208 <HAL_SPI_TransmitReceive+0x1d4>
 8002080:	f1b9 0f00 	cmp.w	r9, #0
 8002084:	f000 80c0 	beq.w	8002208 <HAL_SPI_TransmitReceive+0x1d4>
 8002088:	2e00      	cmp	r6, #0
 800208a:	f000 80bd 	beq.w	8002208 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800208e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002092:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002096:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002098:	bf1c      	itt	ne
 800209a:	2305      	movne	r3, #5
 800209c:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020a0:	2300      	movs	r3, #0
 80020a2:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 80020a4:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020a8:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80020aa:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80020ac:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020ae:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 80020b0:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020b2:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80020b4:	bf58      	it	pl
 80020b6:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80020b8:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 80020ba:	bf58      	it	pl
 80020bc:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 80020c0:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80020c2:	bf58      	it	pl
 80020c4:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80020c6:	68e2      	ldr	r2, [r4, #12]
 80020c8:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80020cc:	d158      	bne.n	8002180 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80020ce:	b109      	cbz	r1, 80020d4 <HAL_SPI_TransmitReceive+0xa0>
 80020d0:	2e01      	cmp	r6, #1
 80020d2:	d107      	bne.n	80020e4 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80020d4:	f835 2b02 	ldrh.w	r2, [r5], #2
 80020d8:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80020da:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80020dc:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80020de:	3b01      	subs	r3, #1
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80020e4:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020e6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	b9ab      	cbnz	r3, 8002118 <HAL_SPI_TransmitReceive+0xe4>
 80020ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	b993      	cbnz	r3, 8002118 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020f2:	4642      	mov	r2, r8
 80020f4:	4639      	mov	r1, r7
 80020f6:	4620      	mov	r0, r4
 80020f8:	f7ff feaa 	bl	8001e50 <SPI_EndRxTxTransaction>
 80020fc:	2800      	cmp	r0, #0
 80020fe:	f040 8081 	bne.w	8002204 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002102:	68a3      	ldr	r3, [r4, #8]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d132      	bne.n	800216e <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002108:	6823      	ldr	r3, [r4, #0]
 800210a:	9001      	str	r0, [sp, #4]
 800210c:	68da      	ldr	r2, [r3, #12]
 800210e:	9201      	str	r2, [sp, #4]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	9301      	str	r3, [sp, #4]
 8002114:	9b01      	ldr	r3, [sp, #4]
 8002116:	e02a      	b.n	800216e <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002118:	6822      	ldr	r2, [r4, #0]
 800211a:	6893      	ldr	r3, [r2, #8]
 800211c:	0799      	lsls	r1, r3, #30
 800211e:	d50d      	bpl.n	800213c <HAL_SPI_TransmitReceive+0x108>
 8002120:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002122:	b29b      	uxth	r3, r3
 8002124:	b153      	cbz	r3, 800213c <HAL_SPI_TransmitReceive+0x108>
 8002126:	b14d      	cbz	r5, 800213c <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 8002128:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800212a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800212c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002130:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002132:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002134:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002136:	3b01      	subs	r3, #1
 8002138:	b29b      	uxth	r3, r3
 800213a:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800213c:	6893      	ldr	r3, [r2, #8]
 800213e:	07db      	lsls	r3, r3, #31
 8002140:	d50c      	bpl.n	800215c <HAL_SPI_TransmitReceive+0x128>
 8002142:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002144:	b29b      	uxth	r3, r3
 8002146:	b14b      	cbz	r3, 800215c <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 8002148:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800214a:	68d2      	ldr	r2, [r2, #12]
 800214c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800214e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002152:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002154:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002156:	3b01      	subs	r3, #1
 8002158:	b29b      	uxth	r3, r3
 800215a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800215c:	f7fe fb34 	bl	80007c8 <HAL_GetTick>
 8002160:	eba0 0008 	sub.w	r0, r0, r8
 8002164:	4287      	cmp	r7, r0
 8002166:	d8be      	bhi.n	80020e6 <HAL_SPI_TransmitReceive+0xb2>
 8002168:	1c7e      	adds	r6, r7, #1
 800216a:	d0bc      	beq.n	80020e6 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 800216c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800216e:	2301      	movs	r3, #1
 8002170:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002174:	2300      	movs	r3, #0
 8002176:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800217a:	b003      	add	sp, #12
 800217c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002180:	b109      	cbz	r1, 8002186 <HAL_SPI_TransmitReceive+0x152>
 8002182:	2e01      	cmp	r6, #1
 8002184:	d108      	bne.n	8002198 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002186:	782a      	ldrb	r2, [r5, #0]
 8002188:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800218a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800218c:	3301      	adds	r3, #1
 800218e:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002190:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002192:	3b01      	subs	r3, #1
 8002194:	b29b      	uxth	r3, r3
 8002196:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002198:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800219a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800219c:	b29b      	uxth	r3, r3
 800219e:	b91b      	cbnz	r3, 80021a8 <HAL_SPI_TransmitReceive+0x174>
 80021a0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d0a4      	beq.n	80020f2 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021a8:	6822      	ldr	r2, [r4, #0]
 80021aa:	6893      	ldr	r3, [r2, #8]
 80021ac:	0798      	lsls	r0, r3, #30
 80021ae:	d50e      	bpl.n	80021ce <HAL_SPI_TransmitReceive+0x19a>
 80021b0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	b15b      	cbz	r3, 80021ce <HAL_SPI_TransmitReceive+0x19a>
 80021b6:	b155      	cbz	r5, 80021ce <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 80021b8:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80021ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 80021c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021c2:	3301      	adds	r3, #1
 80021c4:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80021c6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80021c8:	3b01      	subs	r3, #1
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80021ce:	6822      	ldr	r2, [r4, #0]
 80021d0:	6893      	ldr	r3, [r2, #8]
 80021d2:	07d9      	lsls	r1, r3, #31
 80021d4:	d50d      	bpl.n	80021f2 <HAL_SPI_TransmitReceive+0x1be>
 80021d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80021d8:	b29b      	uxth	r3, r3
 80021da:	b153      	cbz	r3, 80021f2 <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 80021dc:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80021de:	68d2      	ldr	r2, [r2, #12]
 80021e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80021e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80021e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80021e6:	3301      	adds	r3, #1
 80021e8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80021ea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80021ec:	3b01      	subs	r3, #1
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80021f2:	f7fe fae9 	bl	80007c8 <HAL_GetTick>
 80021f6:	eba0 0008 	sub.w	r0, r0, r8
 80021fa:	4287      	cmp	r7, r0
 80021fc:	d8cd      	bhi.n	800219a <HAL_SPI_TransmitReceive+0x166>
 80021fe:	1c7b      	adds	r3, r7, #1
 8002200:	d0cb      	beq.n	800219a <HAL_SPI_TransmitReceive+0x166>
 8002202:	e7b3      	b.n	800216c <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002204:	2320      	movs	r3, #32
 8002206:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002208:	2001      	movs	r0, #1
 800220a:	e7b0      	b.n	800216e <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 800220c:	2002      	movs	r0, #2
 800220e:	e7ae      	b.n	800216e <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8002210:	2002      	movs	r0, #2
 8002212:	e7b2      	b.n	800217a <HAL_SPI_TransmitReceive+0x146>

08002214 <HAL_SPI_Receive>:
{
 8002214:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002218:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800221a:	6843      	ldr	r3, [r0, #4]
{
 800221c:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800221e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8002222:	4688      	mov	r8, r1
 8002224:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002226:	d10c      	bne.n	8002242 <HAL_SPI_Receive+0x2e>
 8002228:	6883      	ldr	r3, [r0, #8]
 800222a:	b953      	cbnz	r3, 8002242 <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800222c:	2304      	movs	r3, #4
 800222e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002232:	4613      	mov	r3, r2
 8002234:	9500      	str	r5, [sp, #0]
 8002236:	460a      	mov	r2, r1
 8002238:	f7ff fefc 	bl	8002034 <HAL_SPI_TransmitReceive>
}
 800223c:	b002      	add	sp, #8
 800223e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8002242:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002246:	2b01      	cmp	r3, #1
 8002248:	d07b      	beq.n	8002342 <HAL_SPI_Receive+0x12e>
 800224a:	2301      	movs	r3, #1
 800224c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002250:	f7fe faba 	bl	80007c8 <HAL_GetTick>
 8002254:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002256:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800225a:	b2c0      	uxtb	r0, r0
 800225c:	2801      	cmp	r0, #1
 800225e:	d16e      	bne.n	800233e <HAL_SPI_Receive+0x12a>
  if ((pData == NULL) || (Size == 0U))
 8002260:	f1b8 0f00 	cmp.w	r8, #0
 8002264:	d059      	beq.n	800231a <HAL_SPI_Receive+0x106>
 8002266:	2f00      	cmp	r7, #0
 8002268:	d057      	beq.n	800231a <HAL_SPI_Receive+0x106>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800226a:	2304      	movs	r3, #4
 800226c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002270:	2300      	movs	r3, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002272:	68a2      	ldr	r2, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002274:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002276:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 8002278:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 800227a:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800227c:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 800227e:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
 8002282:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002284:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    SPI_1LINE_RX(hspi);
 8002288:	bf08      	it	eq
 800228a:	681a      	ldreq	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800228c:	87a7      	strh	r7, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 800228e:	bf08      	it	eq
 8002290:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002294:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
    SPI_1LINE_RX(hspi);
 8002298:	bf08      	it	eq
 800229a:	601a      	streq	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	0657      	lsls	r7, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80022a0:	bf5e      	ittt	pl
 80022a2:	681a      	ldrpl	r2, [r3, #0]
 80022a4:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 80022a8:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80022aa:	68e3      	ldr	r3, [r4, #12]
 80022ac:	b1f3      	cbz	r3, 80022ec <HAL_SPI_Receive+0xd8>
    while (hspi->RxXferCount > 0U)
 80022ae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	b1fb      	cbz	r3, 80022f4 <HAL_SPI_Receive+0xe0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80022b4:	6823      	ldr	r3, [r4, #0]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	07d2      	lsls	r2, r2, #31
 80022ba:	d535      	bpl.n	8002328 <HAL_SPI_Receive+0x114>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80022bc:	68da      	ldr	r2, [r3, #12]
 80022be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80022c0:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80022c4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80022c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80022c8:	3b01      	subs	r3, #1
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80022ce:	e7ee      	b.n	80022ae <HAL_SPI_Receive+0x9a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80022d0:	6823      	ldr	r3, [r4, #0]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	07d0      	lsls	r0, r2, #31
 80022d6:	d518      	bpl.n	800230a <HAL_SPI_Receive+0xf6>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80022d8:	7b1b      	ldrb	r3, [r3, #12]
 80022da:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80022dc:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80022de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80022e0:	3301      	adds	r3, #1
 80022e2:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80022e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80022e6:	3b01      	subs	r3, #1
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 80022ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1ed      	bne.n	80022d0 <HAL_SPI_Receive+0xbc>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80022f4:	4632      	mov	r2, r6
 80022f6:	4629      	mov	r1, r5
 80022f8:	4620      	mov	r0, r4
 80022fa:	f7ff fd82 	bl	8001e02 <SPI_EndRxTransaction>
 80022fe:	b9d8      	cbnz	r0, 8002338 <HAL_SPI_Receive+0x124>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002300:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002302:	3000      	adds	r0, #0
 8002304:	bf18      	it	ne
 8002306:	2001      	movne	r0, #1
error :
 8002308:	e007      	b.n	800231a <HAL_SPI_Receive+0x106>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800230a:	f7fe fa5d 	bl	80007c8 <HAL_GetTick>
 800230e:	1b80      	subs	r0, r0, r6
 8002310:	42a8      	cmp	r0, r5
 8002312:	d3eb      	bcc.n	80022ec <HAL_SPI_Receive+0xd8>
 8002314:	1c69      	adds	r1, r5, #1
 8002316:	d0e9      	beq.n	80022ec <HAL_SPI_Receive+0xd8>
          errorcode = HAL_TIMEOUT;
 8002318:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800231a:	2301      	movs	r3, #1
 800231c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002320:	2300      	movs	r3, #0
 8002322:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8002326:	e789      	b.n	800223c <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002328:	f7fe fa4e 	bl	80007c8 <HAL_GetTick>
 800232c:	1b80      	subs	r0, r0, r6
 800232e:	42a8      	cmp	r0, r5
 8002330:	d3bd      	bcc.n	80022ae <HAL_SPI_Receive+0x9a>
 8002332:	1c6b      	adds	r3, r5, #1
 8002334:	d0bb      	beq.n	80022ae <HAL_SPI_Receive+0x9a>
 8002336:	e7ef      	b.n	8002318 <HAL_SPI_Receive+0x104>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002338:	2320      	movs	r3, #32
 800233a:	6563      	str	r3, [r4, #84]	; 0x54
 800233c:	e7e0      	b.n	8002300 <HAL_SPI_Receive+0xec>
    errorcode = HAL_BUSY;
 800233e:	2002      	movs	r0, #2
 8002340:	e7eb      	b.n	800231a <HAL_SPI_Receive+0x106>
  __HAL_LOCK(hspi);
 8002342:	2002      	movs	r0, #2
 8002344:	e77a      	b.n	800223c <HAL_SPI_Receive+0x28>

08002346 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002346:	6803      	ldr	r3, [r0, #0]
 8002348:	68da      	ldr	r2, [r3, #12]
 800234a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800234e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002350:	695a      	ldr	r2, [r3, #20]
 8002352:	f022 0201 	bic.w	r2, r2, #1
 8002356:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002358:	2320      	movs	r3, #32
 800235a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 800235e:	4770      	bx	lr

08002360 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002360:	b538      	push	{r3, r4, r5, lr}
 8002362:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002364:	6803      	ldr	r3, [r0, #0]
 8002366:	68c1      	ldr	r1, [r0, #12]
 8002368:	691a      	ldr	r2, [r3, #16]
 800236a:	2419      	movs	r4, #25
 800236c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002370:	430a      	orrs	r2, r1
 8002372:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002374:	6882      	ldr	r2, [r0, #8]
 8002376:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002378:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800237a:	4302      	orrs	r2, r0
 800237c:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 800237e:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8002382:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002386:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002388:	430a      	orrs	r2, r1
 800238a:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800238c:	695a      	ldr	r2, [r3, #20]
 800238e:	69a9      	ldr	r1, [r5, #24]
 8002390:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002394:	430a      	orrs	r2, r1
 8002396:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002398:	4a0d      	ldr	r2, [pc, #52]	; (80023d0 <UART_SetConfig+0x70>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d114      	bne.n	80023c8 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800239e:	f7ff fb5f 	bl	8001a60 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023a2:	4360      	muls	r0, r4
 80023a4:	686c      	ldr	r4, [r5, #4]
 80023a6:	2264      	movs	r2, #100	; 0x64
 80023a8:	00a4      	lsls	r4, r4, #2
 80023aa:	fbb0 f0f4 	udiv	r0, r0, r4
 80023ae:	fbb0 f1f2 	udiv	r1, r0, r2
 80023b2:	fb02 0311 	mls	r3, r2, r1, r0
 80023b6:	011b      	lsls	r3, r3, #4
 80023b8:	3332      	adds	r3, #50	; 0x32
 80023ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80023be:	682c      	ldr	r4, [r5, #0]
 80023c0:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80023c4:	60a3      	str	r3, [r4, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 80023c6:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 80023c8:	f7ff fb3a 	bl	8001a40 <HAL_RCC_GetPCLK1Freq>
 80023cc:	e7e9      	b.n	80023a2 <UART_SetConfig+0x42>
 80023ce:	bf00      	nop
 80023d0:	40013800 	.word	0x40013800

080023d4 <HAL_UART_Init>:
{
 80023d4:	b510      	push	{r4, lr}
  if (huart == NULL)
 80023d6:	4604      	mov	r4, r0
 80023d8:	b340      	cbz	r0, 800242c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80023da:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80023de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80023e2:	b91b      	cbnz	r3, 80023ec <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80023e4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80023e8:	f005 f816 	bl	8007418 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80023ec:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80023ee:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80023f0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80023f4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80023f6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80023f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023fc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80023fe:	f7ff ffaf 	bl	8002360 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002402:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002404:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002406:	691a      	ldr	r2, [r3, #16]
 8002408:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800240c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800240e:	695a      	ldr	r2, [r3, #20]
 8002410:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002414:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002416:	68da      	ldr	r2, [r3, #12]
 8002418:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800241c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800241e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002420:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002422:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002426:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 800242a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800242c:	2001      	movs	r0, #1
 800242e:	e7fc      	b.n	800242a <HAL_UART_Init+0x56>

08002430 <HAL_LIN_Init>:
{
 8002430:	b538      	push	{r3, r4, r5, lr}
 8002432:	460d      	mov	r5, r1
  if (huart == NULL)
 8002434:	4604      	mov	r4, r0
 8002436:	2800      	cmp	r0, #0
 8002438:	d033      	beq.n	80024a2 <HAL_LIN_Init+0x72>
  if (huart->gState == HAL_UART_STATE_RESET)
 800243a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800243e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002442:	b91b      	cbnz	r3, 800244c <HAL_LIN_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 8002444:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002448:	f004 ffe6 	bl	8007418 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800244c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800244e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002450:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002454:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002456:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002458:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800245c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800245e:	f7ff ff7f 	bl	8002360 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 8002462:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002464:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 8002466:	691a      	ldr	r2, [r3, #16]
 8002468:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800246c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800246e:	695a      	ldr	r2, [r3, #20]
 8002470:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002474:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 8002476:	691a      	ldr	r2, [r3, #16]
 8002478:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800247c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 800247e:	691a      	ldr	r2, [r3, #16]
 8002480:	f022 0220 	bic.w	r2, r2, #32
 8002484:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 8002486:	6919      	ldr	r1, [r3, #16]
 8002488:	4329      	orrs	r1, r5
 800248a:	6119      	str	r1, [r3, #16]
  __HAL_UART_ENABLE(huart);
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002492:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002494:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002496:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002498:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800249c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80024a0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80024a2:	2001      	movs	r0, #1
 80024a4:	e7fc      	b.n	80024a0 <HAL_LIN_Init+0x70>

080024a6 <HAL_UART_DeInit>:
{
 80024a6:	b510      	push	{r4, lr}
  if (huart == NULL)
 80024a8:	4604      	mov	r4, r0
 80024aa:	b190      	cbz	r0, 80024d2 <HAL_UART_DeInit+0x2c>
  huart->gState = HAL_UART_STATE_BUSY;
 80024ac:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80024ae:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80024b0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80024b4:	68d3      	ldr	r3, [r2, #12]
 80024b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80024ba:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 80024bc:	f005 f89e 	bl	80075fc <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024c0:	2000      	movs	r0, #0
 80024c2:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 80024c4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 80024c8:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 80024cc:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
}
 80024d0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80024d2:	2001      	movs	r0, #1
 80024d4:	e7fc      	b.n	80024d0 <HAL_UART_DeInit+0x2a>
	...

080024d8 <HAL_UART_Transmit_DMA>:
{
 80024d8:	b538      	push	{r3, r4, r5, lr}
 80024da:	4604      	mov	r4, r0
 80024dc:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80024de:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80024e2:	2a20      	cmp	r2, #32
 80024e4:	d12a      	bne.n	800253c <HAL_UART_Transmit_DMA+0x64>
    if ((pData == NULL) || (Size == 0U))
 80024e6:	b339      	cbz	r1, 8002538 <HAL_UART_Transmit_DMA+0x60>
 80024e8:	b333      	cbz	r3, 8002538 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 80024ea:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80024ee:	2a01      	cmp	r2, #1
 80024f0:	d024      	beq.n	800253c <HAL_UART_Transmit_DMA+0x64>
 80024f2:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f4:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 80024f6:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024fa:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 80024fc:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80024fe:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002500:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002502:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002506:	4a0e      	ldr	r2, [pc, #56]	; (8002540 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8002508:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 800250a:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800250c:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800250e:	4a0d      	ldr	r2, [pc, #52]	; (8002544 <HAL_UART_Transmit_DMA+0x6c>)
 8002510:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002512:	4a0d      	ldr	r2, [pc, #52]	; (8002548 <HAL_UART_Transmit_DMA+0x70>)
    huart->hdmatx->XferAbortCallback = NULL;
 8002514:	e9c0 250c 	strd	r2, r5, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002518:	6822      	ldr	r2, [r4, #0]
 800251a:	3204      	adds	r2, #4
 800251c:	f7fe fd96 	bl	800104c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002520:	f06f 0240 	mvn.w	r2, #64	; 0x40
    return HAL_OK;
 8002524:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002526:	6823      	ldr	r3, [r4, #0]
 8002528:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800252a:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 800252c:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002530:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002534:	615a      	str	r2, [r3, #20]
}
 8002536:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002538:	2001      	movs	r0, #1
 800253a:	e7fc      	b.n	8002536 <HAL_UART_Transmit_DMA+0x5e>
    return HAL_BUSY;
 800253c:	2002      	movs	r0, #2
 800253e:	e7fa      	b.n	8002536 <HAL_UART_Transmit_DMA+0x5e>
 8002540:	0800254d 	.word	0x0800254d
 8002544:	0800257b 	.word	0x0800257b
 8002548:	080025ff 	.word	0x080025ff

0800254c <UART_DMATransmitCplt>:
{
 800254c:	b508      	push	{r3, lr}
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800254e:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002550:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f013 0320 	ands.w	r3, r3, #32
 8002558:	d10a      	bne.n	8002570 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0x00U;
 800255a:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800255c:	6813      	ldr	r3, [r2, #0]
 800255e:	695a      	ldr	r2, [r3, #20]
 8002560:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002564:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002566:	68da      	ldr	r2, [r3, #12]
 8002568:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800256c:	60da      	str	r2, [r3, #12]
}
 800256e:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8002570:	4610      	mov	r0, r2
 8002572:	f004 f933 	bl	80067dc <HAL_UART_TxCpltCallback>
}
 8002576:	e7fa      	b.n	800256e <UART_DMATransmitCplt+0x22>

08002578 <HAL_UART_TxHalfCpltCallback>:
 8002578:	4770      	bx	lr

0800257a <UART_DMATxHalfCplt>:
{
 800257a:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800257c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800257e:	f7ff fffb 	bl	8002578 <HAL_UART_TxHalfCpltCallback>
}
 8002582:	bd08      	pop	{r3, pc}

08002584 <HAL_UART_RxCpltCallback>:
 8002584:	4770      	bx	lr

08002586 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002586:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 800258a:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800258c:	2b22      	cmp	r3, #34	; 0x22
 800258e:	d133      	bne.n	80025f8 <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002590:	6881      	ldr	r1, [r0, #8]
 8002592:	6904      	ldr	r4, [r0, #16]
 8002594:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002598:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800259a:	6802      	ldr	r2, [r0, #0]
 800259c:	d123      	bne.n	80025e6 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800259e:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80025a0:	b9ec      	cbnz	r4, 80025de <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80025a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025a6:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80025aa:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80025ac:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80025ae:	3c01      	subs	r4, #1
 80025b0:	b2a4      	uxth	r4, r4
 80025b2:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80025b4:	b98c      	cbnz	r4, 80025da <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80025b6:	6803      	ldr	r3, [r0, #0]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	f022 0220 	bic.w	r2, r2, #32
 80025be:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80025c0:	68da      	ldr	r2, [r3, #12]
 80025c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025c6:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80025c8:	695a      	ldr	r2, [r3, #20]
 80025ca:	f022 0201 	bic.w	r2, r2, #1
 80025ce:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80025d0:	2320      	movs	r3, #32
 80025d2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80025d6:	f7ff ffd5 	bl	8002584 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80025da:	2000      	movs	r0, #0
 80025dc:	e00d      	b.n	80025fa <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80025de:	b2d2      	uxtb	r2, r2
 80025e0:	f823 2b01 	strh.w	r2, [r3], #1
 80025e4:	e7e1      	b.n	80025aa <UART_Receive_IT+0x24>
 80025e6:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80025e8:	6852      	ldr	r2, [r2, #4]
 80025ea:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 80025ec:	b90c      	cbnz	r4, 80025f2 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80025ee:	701a      	strb	r2, [r3, #0]
 80025f0:	e7dc      	b.n	80025ac <UART_Receive_IT+0x26>
 80025f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025f6:	e7fa      	b.n	80025ee <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80025f8:	2002      	movs	r0, #2
}
 80025fa:	bd10      	pop	{r4, pc}

080025fc <HAL_UART_ErrorCallback>:
 80025fc:	4770      	bx	lr

080025fe <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025fe:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 8002600:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002602:	680b      	ldr	r3, [r1, #0]
 8002604:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002606:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 800260a:	2821      	cmp	r0, #33	; 0x21
 800260c:	d10a      	bne.n	8002624 <UART_DMAError+0x26>
 800260e:	0612      	lsls	r2, r2, #24
 8002610:	d508      	bpl.n	8002624 <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 8002612:	2200      	movs	r2, #0
 8002614:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002616:	68da      	ldr	r2, [r3, #12]
 8002618:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800261c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800261e:	2220      	movs	r2, #32
 8002620:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002624:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002626:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 800262a:	2a22      	cmp	r2, #34	; 0x22
 800262c:	d106      	bne.n	800263c <UART_DMAError+0x3e>
 800262e:	065b      	lsls	r3, r3, #25
 8002630:	d504      	bpl.n	800263c <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 8002632:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8002634:	4608      	mov	r0, r1
    huart->RxXferCount = 0x00U;
 8002636:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002638:	f7ff fe85 	bl	8002346 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800263c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800263e:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002640:	f043 0310 	orr.w	r3, r3, #16
 8002644:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002646:	f7ff ffd9 	bl	80025fc <HAL_UART_ErrorCallback>
}
 800264a:	bd08      	pop	{r3, pc}

0800264c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800264c:	6803      	ldr	r3, [r0, #0]
{
 800264e:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002650:	681a      	ldr	r2, [r3, #0]
{
 8002652:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002654:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002656:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002658:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800265a:	d107      	bne.n	800266c <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800265c:	0696      	lsls	r6, r2, #26
 800265e:	d558      	bpl.n	8002712 <HAL_UART_IRQHandler+0xc6>
 8002660:	068d      	lsls	r5, r1, #26
 8002662:	d556      	bpl.n	8002712 <HAL_UART_IRQHandler+0xc6>
}
 8002664:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002668:	f7ff bf8d 	b.w	8002586 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800266c:	f015 0501 	ands.w	r5, r5, #1
 8002670:	d102      	bne.n	8002678 <HAL_UART_IRQHandler+0x2c>
 8002672:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002676:	d04c      	beq.n	8002712 <HAL_UART_IRQHandler+0xc6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002678:	07d3      	lsls	r3, r2, #31
 800267a:	d505      	bpl.n	8002688 <HAL_UART_IRQHandler+0x3c>
 800267c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800267e:	bf42      	ittt	mi
 8002680:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002682:	f043 0301 	orrmi.w	r3, r3, #1
 8002686:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002688:	0750      	lsls	r0, r2, #29
 800268a:	d504      	bpl.n	8002696 <HAL_UART_IRQHandler+0x4a>
 800268c:	b11d      	cbz	r5, 8002696 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800268e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002690:	f043 0302 	orr.w	r3, r3, #2
 8002694:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002696:	0793      	lsls	r3, r2, #30
 8002698:	d504      	bpl.n	80026a4 <HAL_UART_IRQHandler+0x58>
 800269a:	b11d      	cbz	r5, 80026a4 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800269c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800269e:	f043 0304 	orr.w	r3, r3, #4
 80026a2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026a4:	0716      	lsls	r6, r2, #28
 80026a6:	d504      	bpl.n	80026b2 <HAL_UART_IRQHandler+0x66>
 80026a8:	b11d      	cbz	r5, 80026b2 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80026aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80026ac:	f043 0308 	orr.w	r3, r3, #8
 80026b0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80026b2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80026b4:	b343      	cbz	r3, 8002708 <HAL_UART_IRQHandler+0xbc>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026b6:	0695      	lsls	r5, r2, #26
 80026b8:	d504      	bpl.n	80026c4 <HAL_UART_IRQHandler+0x78>
 80026ba:	0688      	lsls	r0, r1, #26
 80026bc:	d502      	bpl.n	80026c4 <HAL_UART_IRQHandler+0x78>
        UART_Receive_IT(huart);
 80026be:	4620      	mov	r0, r4
 80026c0:	f7ff ff61 	bl	8002586 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80026c4:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80026c6:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80026c8:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80026ca:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80026cc:	0711      	lsls	r1, r2, #28
 80026ce:	d402      	bmi.n	80026d6 <HAL_UART_IRQHandler+0x8a>
 80026d0:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80026d4:	d019      	beq.n	800270a <HAL_UART_IRQHandler+0xbe>
        UART_EndRxTransfer(huart);
 80026d6:	f7ff fe36 	bl	8002346 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026da:	6823      	ldr	r3, [r4, #0]
 80026dc:	695a      	ldr	r2, [r3, #20]
 80026de:	0652      	lsls	r2, r2, #25
 80026e0:	d50f      	bpl.n	8002702 <HAL_UART_IRQHandler+0xb6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026e2:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80026e4:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026ea:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80026ec:	b148      	cbz	r0, 8002702 <HAL_UART_IRQHandler+0xb6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026ee:	4b26      	ldr	r3, [pc, #152]	; (8002788 <HAL_UART_IRQHandler+0x13c>)
 80026f0:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026f2:	f7fe fce9 	bl	80010c8 <HAL_DMA_Abort_IT>
 80026f6:	b138      	cbz	r0, 8002708 <HAL_UART_IRQHandler+0xbc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026f8:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80026fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002700:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002702:	4620      	mov	r0, r4
 8002704:	f7ff ff7a 	bl	80025fc <HAL_UART_ErrorCallback>
}
 8002708:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800270a:	f7ff ff77 	bl	80025fc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800270e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002710:	e7fa      	b.n	8002708 <HAL_UART_IRQHandler+0xbc>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002712:	0616      	lsls	r6, r2, #24
 8002714:	d528      	bpl.n	8002768 <HAL_UART_IRQHandler+0x11c>
 8002716:	060d      	lsls	r5, r1, #24
 8002718:	d526      	bpl.n	8002768 <HAL_UART_IRQHandler+0x11c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800271a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800271e:	2a21      	cmp	r2, #33	; 0x21
 8002720:	d1f2      	bne.n	8002708 <HAL_UART_IRQHandler+0xbc>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002722:	68a1      	ldr	r1, [r4, #8]
 8002724:	6a22      	ldr	r2, [r4, #32]
 8002726:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800272a:	d118      	bne.n	800275e <HAL_UART_IRQHandler+0x112>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800272c:	8811      	ldrh	r1, [r2, #0]
 800272e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002732:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002734:	6921      	ldr	r1, [r4, #16]
 8002736:	b981      	cbnz	r1, 800275a <HAL_UART_IRQHandler+0x10e>
        huart->pTxBuffPtr += 2U;
 8002738:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800273a:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 800273c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800273e:	3a01      	subs	r2, #1
 8002740:	b292      	uxth	r2, r2
 8002742:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002744:	2a00      	cmp	r2, #0
 8002746:	d1df      	bne.n	8002708 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800274e:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002750:	68da      	ldr	r2, [r3, #12]
 8002752:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002756:	60da      	str	r2, [r3, #12]
 8002758:	e7d6      	b.n	8002708 <HAL_UART_IRQHandler+0xbc>
        huart->pTxBuffPtr += 1U;
 800275a:	3201      	adds	r2, #1
 800275c:	e7ed      	b.n	800273a <HAL_UART_IRQHandler+0xee>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800275e:	1c51      	adds	r1, r2, #1
 8002760:	6221      	str	r1, [r4, #32]
 8002762:	7812      	ldrb	r2, [r2, #0]
 8002764:	605a      	str	r2, [r3, #4]
 8002766:	e7e9      	b.n	800273c <HAL_UART_IRQHandler+0xf0>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002768:	0650      	lsls	r0, r2, #25
 800276a:	d5cd      	bpl.n	8002708 <HAL_UART_IRQHandler+0xbc>
 800276c:	064a      	lsls	r2, r1, #25
 800276e:	d5cb      	bpl.n	8002708 <HAL_UART_IRQHandler+0xbc>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002770:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002772:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002774:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002778:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800277a:	2320      	movs	r3, #32
 800277c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002780:	f004 f82c 	bl	80067dc <HAL_UART_TxCpltCallback>
 8002784:	e7c0      	b.n	8002708 <HAL_UART_IRQHandler+0xbc>
 8002786:	bf00      	nop
 8002788:	0800278d 	.word	0x0800278d

0800278c <UART_DMAAbortOnError>:
{
 800278c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800278e:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002790:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8002792:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002794:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002796:	f7ff ff31 	bl	80025fc <HAL_UART_ErrorCallback>
}
 800279a:	bd08      	pop	{r3, pc}

0800279c <disk_status>:
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800279c:	4b03      	ldr	r3, [pc, #12]	; (80027ac <disk_status+0x10>)
 800279e:	181a      	adds	r2, r3, r0
 80027a0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	7a10      	ldrb	r0, [r2, #8]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	4718      	bx	r3
 80027ac:	200000e4 	.word	0x200000e4

080027b0 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;
  
  if(disk.is_initialized[pdrv] == 0)
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <disk_initialize+0x1c>)
 80027b2:	5c1a      	ldrb	r2, [r3, r0]
 80027b4:	b942      	cbnz	r2, 80027c8 <disk_initialize+0x18>
  { 
    disk.is_initialized[pdrv] = 1;
 80027b6:	2201      	movs	r2, #1
 80027b8:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80027ba:	181a      	adds	r2, r3, r0
 80027bc:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	7a10      	ldrb	r0, [r2, #8]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4718      	bx	r3
  }
  return stat;
}
 80027c8:	2000      	movs	r0, #0
 80027ca:	4770      	bx	lr
 80027cc:	200000e4 	.word	0x200000e4

080027d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80027d0:	b430      	push	{r4, r5}
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80027d2:	4c05      	ldr	r4, [pc, #20]	; (80027e8 <disk_read+0x18>)
 80027d4:	1825      	adds	r5, r4, r0
 80027d6:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80027da:	6860      	ldr	r0, [r4, #4]
 80027dc:	6884      	ldr	r4, [r0, #8]
 80027de:	7a28      	ldrb	r0, [r5, #8]
 80027e0:	46a4      	mov	ip, r4
  return res;
}
 80027e2:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80027e4:	4760      	bx	ip
 80027e6:	bf00      	nop
 80027e8:	200000e4 	.word	0x200000e4

080027ec <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80027ec:	b430      	push	{r4, r5}
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80027ee:	4c05      	ldr	r4, [pc, #20]	; (8002804 <disk_write+0x18>)
 80027f0:	1825      	adds	r5, r4, r0
 80027f2:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80027f6:	6860      	ldr	r0, [r4, #4]
 80027f8:	68c4      	ldr	r4, [r0, #12]
 80027fa:	7a28      	ldrb	r0, [r5, #8]
 80027fc:	46a4      	mov	ip, r4
  return res;
}
 80027fe:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8002800:	4760      	bx	ip
 8002802:	bf00      	nop
 8002804:	200000e4 	.word	0x200000e4

08002808 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8002808:	b410      	push	{r4}
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800280a:	4b04      	ldr	r3, [pc, #16]	; (800281c <disk_ioctl+0x14>)
 800280c:	181c      	adds	r4, r3, r0
 800280e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	7a20      	ldrb	r0, [r4, #8]
 8002816:	691b      	ldr	r3, [r3, #16]
  return res;
}
 8002818:	bc10      	pop	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800281a:	4718      	bx	r3
 800281c:	200000e4 	.word	0x200000e4

08002820 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8002820:	3801      	subs	r0, #1
 8002822:	440a      	add	r2, r1
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8002824:	4291      	cmp	r1, r2
 8002826:	d100      	bne.n	800282a <mem_cpy+0xa>
		*d++ = *s++;
}
 8002828:	4770      	bx	lr
		*d++ = *s++;
 800282a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800282e:	f800 3f01 	strb.w	r3, [r0, #1]!
 8002832:	e7f7      	b.n	8002824 <mem_cpy+0x4>

08002834 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8002834:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 8002836:	4290      	cmp	r0, r2
 8002838:	d100      	bne.n	800283c <mem_set+0x8>
		*d++ = (BYTE)val;
}
 800283a:	4770      	bx	lr
		*d++ = (BYTE)val;
 800283c:	f800 1b01 	strb.w	r1, [r0], #1
 8002840:	e7f9      	b.n	8002836 <mem_set+0x2>
	...

08002844 <chk_lock>:
{
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs) {	/* Existing entry */
 8002844:	4a1e      	ldr	r2, [pc, #120]	; (80028c0 <chk_lock+0x7c>)
{
 8002846:	b530      	push	{r4, r5, lr}
		if (Files[i].fs) {	/* Existing entry */
 8002848:	6813      	ldr	r3, [r2, #0]
 800284a:	b17b      	cbz	r3, 800286c <chk_lock+0x28>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800284c:	f8d0 4400 	ldr.w	r4, [r0, #1024]	; 0x400
 8002850:	429c      	cmp	r4, r3
 8002852:	d109      	bne.n	8002868 <chk_lock+0x24>
 8002854:	6854      	ldr	r4, [r2, #4]
 8002856:	f8d0 3408 	ldr.w	r3, [r0, #1032]	; 0x408
 800285a:	429c      	cmp	r4, r3
 800285c:	d104      	bne.n	8002868 <chk_lock+0x24>
				Files[i].clu == dp->sclust &&
 800285e:	8914      	ldrh	r4, [r2, #8]
 8002860:	f8b0 3406 	ldrh.w	r3, [r0, #1030]	; 0x406
 8002864:	429c      	cmp	r4, r3
 8002866:	d024      	beq.n	80028b2 <chk_lock+0x6e>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002868:	2400      	movs	r4, #0
 800286a:	e000      	b.n	800286e <chk_lock+0x2a>
				Files[i].idx == dp->index) break;
		} else {			/* Blank entry */
			be = 1;
 800286c:	2401      	movs	r4, #1
		if (Files[i].fs) {	/* Existing entry */
 800286e:	68d3      	ldr	r3, [r2, #12]
 8002870:	b1eb      	cbz	r3, 80028ae <chk_lock+0x6a>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8002872:	f8d0 5400 	ldr.w	r5, [r0, #1024]	; 0x400
 8002876:	42ab      	cmp	r3, r5
 8002878:	d109      	bne.n	800288e <chk_lock+0x4a>
 800287a:	6915      	ldr	r5, [r2, #16]
 800287c:	f8d0 3408 	ldr.w	r3, [r0, #1032]	; 0x408
 8002880:	429d      	cmp	r5, r3
 8002882:	d104      	bne.n	800288e <chk_lock+0x4a>
				Files[i].clu == dp->sclust &&
 8002884:	8a95      	ldrh	r5, [r2, #20]
 8002886:	f8b0 3406 	ldrh.w	r3, [r0, #1030]	; 0x406
 800288a:	429d      	cmp	r5, r3
 800288c:	d016      	beq.n	80028bc <chk_lock+0x78>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800288e:	b974      	cbnz	r4, 80028ae <chk_lock+0x6a>
 8002890:	2902      	cmp	r1, #2
 8002892:	bf0c      	ite	eq
 8002894:	2000      	moveq	r0, #0
 8002896:	2012      	movne	r0, #18

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
}
 8002898:	bd30      	pop	{r4, r5, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800289a:	210c      	movs	r1, #12
 800289c:	fb01 2203 	mla	r2, r1, r3, r2
 80028a0:	8953      	ldrh	r3, [r2, #10]
 80028a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028a6:	bf14      	ite	ne
 80028a8:	2000      	movne	r0, #0
 80028aa:	2010      	moveq	r0, #16
 80028ac:	e7f4      	b.n	8002898 <chk_lock+0x54>
 80028ae:	2000      	movs	r0, #0
 80028b0:	e7f2      	b.n	8002898 <chk_lock+0x54>
	for (i = be = 0; i < _FS_LOCK; i++) {
 80028b2:	2300      	movs	r3, #0
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80028b4:	2900      	cmp	r1, #0
 80028b6:	d0f0      	beq.n	800289a <chk_lock+0x56>
 80028b8:	2010      	movs	r0, #16
 80028ba:	e7ed      	b.n	8002898 <chk_lock+0x54>
	for (i = be = 0; i < _FS_LOCK; i++) {
 80028bc:	2301      	movs	r3, #1
 80028be:	e7f9      	b.n	80028b4 <chk_lock+0x70>
 80028c0:	200000c8 	.word	0x200000c8

080028c4 <inc_lock>:
{
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->fs &&
 80028c4:	4a24      	ldr	r2, [pc, #144]	; (8002958 <inc_lock+0x94>)
{
 80028c6:	b5f0      	push	{r4, r5, r6, r7, lr}
		if (Files[i].fs == dp->fs &&
 80028c8:	6813      	ldr	r3, [r2, #0]
 80028ca:	f8d0 6400 	ldr.w	r6, [r0, #1024]	; 0x400
 80028ce:	429e      	cmp	r6, r3
 80028d0:	d109      	bne.n	80028e6 <inc_lock+0x22>
 80028d2:	6855      	ldr	r5, [r2, #4]
 80028d4:	f8d0 4408 	ldr.w	r4, [r0, #1032]	; 0x408
 80028d8:	42a5      	cmp	r5, r4
 80028da:	d104      	bne.n	80028e6 <inc_lock+0x22>
			Files[i].clu == dp->sclust &&
 80028dc:	f8b0 5406 	ldrh.w	r5, [r0, #1030]	; 0x406
 80028e0:	8914      	ldrh	r4, [r2, #8]
 80028e2:	42a5      	cmp	r5, r4
 80028e4:	d028      	beq.n	8002938 <inc_lock+0x74>
		if (Files[i].fs == dp->fs &&
 80028e6:	68d4      	ldr	r4, [r2, #12]
 80028e8:	42b4      	cmp	r4, r6
 80028ea:	d109      	bne.n	8002900 <inc_lock+0x3c>
 80028ec:	6917      	ldr	r7, [r2, #16]
 80028ee:	f8d0 5408 	ldr.w	r5, [r0, #1032]	; 0x408
 80028f2:	42af      	cmp	r7, r5
 80028f4:	d104      	bne.n	8002900 <inc_lock+0x3c>
			Files[i].clu == dp->sclust &&
 80028f6:	8a97      	ldrh	r7, [r2, #20]
 80028f8:	f8b0 5406 	ldrh.w	r5, [r0, #1030]	; 0x406
 80028fc:	42af      	cmp	r7, r5
 80028fe:	d026      	beq.n	800294e <inc_lock+0x8a>
			Files[i].idx == dp->index) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8002900:	b10b      	cbz	r3, 8002906 <inc_lock+0x42>
 8002902:	bb34      	cbnz	r4, 8002952 <inc_lock+0x8e>
 8002904:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->fs;
 8002906:	240c      	movs	r4, #12
 8002908:	435c      	muls	r4, r3
 800290a:	1915      	adds	r5, r2, r4
 800290c:	5116      	str	r6, [r2, r4]
		Files[i].clu = dp->sclust;
 800290e:	f8d0 4408 	ldr.w	r4, [r0, #1032]	; 0x408
		Files[i].idx = dp->index;
 8002912:	f8b0 0406 	ldrh.w	r0, [r0, #1030]	; 0x406
		Files[i].clu = dp->sclust;
 8002916:	606c      	str	r4, [r5, #4]
		Files[i].idx = dp->index;
 8002918:	8128      	strh	r0, [r5, #8]
		Files[i].ctr = 0;
 800291a:	2000      	movs	r0, #0
 800291c:	8168      	strh	r0, [r5, #10]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800291e:	b999      	cbnz	r1, 8002948 <inc_lock+0x84>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002920:	210c      	movs	r1, #12
 8002922:	fb01 2103 	mla	r1, r1, r3, r2
 8002926:	8949      	ldrh	r1, [r1, #10]
 8002928:	3101      	adds	r1, #1
 800292a:	b289      	uxth	r1, r1
 800292c:	200c      	movs	r0, #12
 800292e:	fb00 2203 	mla	r2, r0, r3, r2

	return i + 1;
 8002932:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002934:	8151      	strh	r1, [r2, #10]
}
 8002936:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002938:	2300      	movs	r3, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800293a:	2900      	cmp	r1, #0
 800293c:	d0f0      	beq.n	8002920 <inc_lock+0x5c>
 800293e:	210c      	movs	r1, #12
 8002940:	fb01 2103 	mla	r1, r1, r3, r2
 8002944:	8949      	ldrh	r1, [r1, #10]
 8002946:	b921      	cbnz	r1, 8002952 <inc_lock+0x8e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002948:	f44f 7180 	mov.w	r1, #256	; 0x100
 800294c:	e7ee      	b.n	800292c <inc_lock+0x68>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800294e:	2301      	movs	r3, #1
 8002950:	e7f3      	b.n	800293a <inc_lock+0x76>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8002952:	2000      	movs	r0, #0
 8002954:	e7ef      	b.n	8002936 <inc_lock+0x72>
 8002956:	bf00      	nop
 8002958:	200000c8 	.word	0x200000c8

0800295c <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800295c:	3801      	subs	r0, #1
 800295e:	2801      	cmp	r0, #1
 8002960:	d817      	bhi.n	8002992 <dec_lock+0x36>
		n = Files[i].ctr;
 8002962:	220c      	movs	r2, #12
 8002964:	490c      	ldr	r1, [pc, #48]	; (8002998 <dec_lock+0x3c>)
 8002966:	fb02 1200 	mla	r2, r2, r0, r1
 800296a:	8953      	ldrh	r3, [r2, #10]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800296c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002970:	d106      	bne.n	8002980 <dec_lock+0x24>
		if (n) n--;					/* Decrement read mode open count */
		Files[i].ctr = n;
 8002972:	2300      	movs	r3, #0
 8002974:	8153      	strh	r3, [r2, #10]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8002976:	230c      	movs	r3, #12
 8002978:	4343      	muls	r3, r0
 800297a:	2000      	movs	r0, #0
 800297c:	50c8      	str	r0, [r1, r3]
 800297e:	4770      	bx	lr
		if (n) n--;					/* Decrement read mode open count */
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0f8      	beq.n	8002976 <dec_lock+0x1a>
 8002984:	3b01      	subs	r3, #1
 8002986:	b29b      	uxth	r3, r3
		Files[i].ctr = n;
 8002988:	8153      	strh	r3, [r2, #10]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0f3      	beq.n	8002976 <dec_lock+0x1a>
		res = FR_OK;
 800298e:	2000      	movs	r0, #0
 8002990:	4770      	bx	lr
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8002992:	2002      	movs	r0, #2
	}
	return res;
}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	200000c8 	.word	0x200000c8

0800299c <clmt_clust>:
)
{
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800299c:	f8d0 2424 	ldr.w	r2, [r0, #1060]	; 0x424
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80029a0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80029a4:	3204      	adds	r2, #4
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80029a6:	f8b0 340a 	ldrh.w	r3, [r0, #1034]	; 0x40a
 80029aa:	fbb1 f1f3 	udiv	r1, r1, r3
 80029ae:	f890 3402 	ldrb.w	r3, [r0, #1026]	; 0x402
 80029b2:	fbb1 f1f3 	udiv	r1, r1, r3
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80029b6:	6810      	ldr	r0, [r2, #0]
		if (!ncl) return 0;		/* End of table? (error) */
 80029b8:	b130      	cbz	r0, 80029c8 <clmt_clust+0x2c>
		if (cl < ncl) break;	/* In this fragment? */
 80029ba:	4281      	cmp	r1, r0
 80029bc:	d302      	bcc.n	80029c4 <clmt_clust+0x28>
		cl -= ncl; tbl++;		/* Next fragment */
 80029be:	1a09      	subs	r1, r1, r0
 80029c0:	3208      	adds	r2, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80029c2:	e7f8      	b.n	80029b6 <clmt_clust+0x1a>
	}
	return cl + *tbl;	/* Return the cluster number */
 80029c4:	6850      	ldr	r0, [r2, #4]
 80029c6:	4408      	add	r0, r1
}
 80029c8:	4770      	bx	lr

080029ca <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80029ca:	6802      	ldr	r2, [r0, #0]
{
 80029cc:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 80029ce:	b152      	cbz	r2, 80029e6 <get_ldnumber+0x1c>
 80029d0:	4611      	mov	r1, r2
 80029d2:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80029d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029d8:	2c20      	cmp	r4, #32
 80029da:	d90c      	bls.n	80029f6 <get_ldnumber+0x2c>
 80029dc:	2c3a      	cmp	r4, #58	; 0x3a
 80029de:	d1f8      	bne.n	80029d2 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 80029e0:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80029e2:	428b      	cmp	r3, r1
 80029e4:	d002      	beq.n	80029ec <get_ldnumber+0x22>
	int vol = -1;
 80029e6:	f04f 30ff 	mov.w	r0, #4294967295
 80029ea:	e005      	b.n	80029f8 <get_ldnumber+0x2e>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80029ec:	7812      	ldrb	r2, [r2, #0]
 80029ee:	2a30      	cmp	r2, #48	; 0x30
 80029f0:	d1f9      	bne.n	80029e6 <get_ldnumber+0x1c>
					vol = (int)i;
					*path = ++tt;
 80029f2:	3301      	adds	r3, #1
 80029f4:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80029f6:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 80029f8:	bd10      	pop	{r4, pc}

080029fa <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80029fa:	b508      	push	{r3, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 80029fc:	b190      	cbz	r0, 8002a24 <validate+0x2a>
 80029fe:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 8002a02:	b17b      	cbz	r3, 8002a24 <validate+0x2a>
 8002a04:	f893 2400 	ldrb.w	r2, [r3, #1024]	; 0x400
 8002a08:	b162      	cbz	r2, 8002a24 <validate+0x2a>
 8002a0a:	f8b3 1406 	ldrh.w	r1, [r3, #1030]	; 0x406
 8002a0e:	f8b0 2404 	ldrh.w	r2, [r0, #1028]	; 0x404
 8002a12:	4291      	cmp	r1, r2
 8002a14:	d106      	bne.n	8002a24 <validate+0x2a>
 8002a16:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8002a1a:	f7ff febf 	bl	800279c <disk_status>
 8002a1e:	f010 0001 	ands.w	r0, r0, #1
 8002a22:	d000      	beq.n	8002a26 <validate+0x2c>
		return FR_INVALID_OBJECT;
 8002a24:	2009      	movs	r0, #9

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
}
 8002a26:	bd08      	pop	{r3, pc}

08002a28 <ld_clust.isra.0>:
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002a28:	7eca      	ldrb	r2, [r1, #27]
 8002a2a:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32)
 8002a2c:	2803      	cmp	r0, #3
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002a2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8002a32:	bf01      	itttt	eq
 8002a34:	7d48      	ldrbeq	r0, [r1, #21]
 8002a36:	7d0a      	ldrbeq	r2, [r1, #20]
 8002a38:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8002a3c:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	4770      	bx	lr

08002a44 <sync_window.part.2>:
FRESULT sync_window (
 8002a44:	b570      	push	{r4, r5, r6, lr}
		wsect = fs->winsect;	/* Current sector number */
 8002a46:	f8d0 542c 	ldr.w	r5, [r0, #1068]	; 0x42c
FRESULT sync_window (
 8002a4a:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8002a4c:	4601      	mov	r1, r0
 8002a4e:	2301      	movs	r3, #1
 8002a50:	462a      	mov	r2, r5
 8002a52:	f890 0401 	ldrb.w	r0, [r0, #1025]	; 0x401
 8002a56:	f7ff fec9 	bl	80027ec <disk_write>
 8002a5a:	b9d0      	cbnz	r0, 8002a92 <sync_window.part.2+0x4e>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002a5c:	f8d4 3420 	ldr.w	r3, [r4, #1056]	; 0x420
 8002a60:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
 8002a64:	1aeb      	subs	r3, r5, r3
 8002a66:	4293      	cmp	r3, r2
			fs->wflag = 0;
 8002a68:	f884 0404 	strb.w	r0, [r4, #1028]	; 0x404
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002a6c:	d301      	bcc.n	8002a72 <sync_window.part.2+0x2e>
	FRESULT res = FR_OK;
 8002a6e:	2000      	movs	r0, #0
}
 8002a70:	bd70      	pop	{r4, r5, r6, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002a72:	f894 6403 	ldrb.w	r6, [r4, #1027]	; 0x403
 8002a76:	2e01      	cmp	r6, #1
 8002a78:	d9f9      	bls.n	8002a6e <sync_window.part.2+0x2a>
					wsect += fs->fsize;
 8002a7a:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8002a7e:	4621      	mov	r1, r4
					wsect += fs->fsize;
 8002a80:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8002a82:	462a      	mov	r2, r5
 8002a84:	2301      	movs	r3, #1
 8002a86:	f894 0401 	ldrb.w	r0, [r4, #1025]	; 0x401
 8002a8a:	f7ff feaf 	bl	80027ec <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002a8e:	3e01      	subs	r6, #1
 8002a90:	e7f1      	b.n	8002a76 <sync_window.part.2+0x32>
			res = FR_DISK_ERR;
 8002a92:	2001      	movs	r0, #1
 8002a94:	e7ec      	b.n	8002a70 <sync_window.part.2+0x2c>

08002a96 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002a96:	f890 3404 	ldrb.w	r3, [r0, #1028]	; 0x404
 8002a9a:	b10b      	cbz	r3, 8002aa0 <sync_window+0xa>
 8002a9c:	f7ff bfd2 	b.w	8002a44 <sync_window.part.2>
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	4770      	bx	lr

08002aa4 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002aa4:	f8d0 342c 	ldr.w	r3, [r0, #1068]	; 0x42c
{
 8002aa8:	b570      	push	{r4, r5, r6, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002aaa:	428b      	cmp	r3, r1
{
 8002aac:	4606      	mov	r6, r0
 8002aae:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002ab0:	d013      	beq.n	8002ada <move_window+0x36>
		res = sync_window(fs);		/* Write-back changes */
 8002ab2:	f7ff fff0 	bl	8002a96 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002ab6:	4604      	mov	r4, r0
 8002ab8:	b968      	cbnz	r0, 8002ad6 <move_window+0x32>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8002aba:	462a      	mov	r2, r5
 8002abc:	2301      	movs	r3, #1
 8002abe:	4631      	mov	r1, r6
 8002ac0:	f896 0401 	ldrb.w	r0, [r6, #1025]	; 0x401
 8002ac4:	f7ff fe84 	bl	80027d0 <disk_read>
 8002ac8:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8002aca:	bf1c      	itt	ne
 8002acc:	f04f 35ff 	movne.w	r5, #4294967295
 8002ad0:	2401      	movne	r4, #1
			fs->winsect = sector;
 8002ad2:	f8c6 542c 	str.w	r5, [r6, #1068]	; 0x42c
}
 8002ad6:	4620      	mov	r0, r4
 8002ad8:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8002ada:	2400      	movs	r4, #0
 8002adc:	e7fb      	b.n	8002ad6 <move_window+0x32>
	...

08002ae0 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002ae0:	2300      	movs	r3, #0
{
 8002ae2:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002ae4:	f880 3404 	strb.w	r3, [r0, #1028]	; 0x404
 8002ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8002aec:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
{
 8002af0:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8002af2:	f7ff ffd7 	bl	8002aa4 <move_window>
 8002af6:	b9c0      	cbnz	r0, 8002b2a <check_fs+0x4a>
	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8002af8:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 8002afc:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
 8002b00:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002b04:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d110      	bne.n	8002b2e <check_fs+0x4e>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8002b0c:	f8d4 3036 	ldr.w	r3, [r4, #54]	; 0x36
 8002b10:	4a08      	ldr	r2, [pc, #32]	; (8002b34 <check_fs+0x54>)
 8002b12:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d006      	beq.n	8002b28 <check_fs+0x48>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8002b1a:	f8d4 0052 	ldr.w	r0, [r4, #82]	; 0x52
 8002b1e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
 8002b22:	1a80      	subs	r0, r0, r2
 8002b24:	bf18      	it	ne
 8002b26:	2001      	movne	r0, #1
}
 8002b28:	bd10      	pop	{r4, pc}
		return 3;
 8002b2a:	2003      	movs	r0, #3
 8002b2c:	e7fc      	b.n	8002b28 <check_fs+0x48>
		return 2;
 8002b2e:	2002      	movs	r0, #2
 8002b30:	e7fa      	b.n	8002b28 <check_fs+0x48>
 8002b32:	bf00      	nop
 8002b34:	00544146 	.word	0x00544146

08002b38 <find_volume>:
{
 8002b38:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	*rfs = 0;
 8002b3c:	2300      	movs	r3, #0
{
 8002b3e:	4607      	mov	r7, r0
	*rfs = 0;
 8002b40:	6003      	str	r3, [r0, #0]
	vol = get_ldnumber(path);
 8002b42:	4608      	mov	r0, r1
{
 8002b44:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8002b46:	f7ff ff40 	bl	80029ca <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8002b4a:	1e06      	subs	r6, r0, #0
 8002b4c:	f2c0 8141 	blt.w	8002dd2 <find_volume+0x29a>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002b50:	4ba4      	ldr	r3, [pc, #656]	; (8002de4 <find_volume+0x2ac>)
 8002b52:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002b56:	2c00      	cmp	r4, #0
 8002b58:	f000 813d 	beq.w	8002dd6 <find_volume+0x29e>
	*rfs = fs;							/* Return pointer to the file system object */
 8002b5c:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002b5e:	f894 3400 	ldrb.w	r3, [r4, #1024]	; 0x400
 8002b62:	b17b      	cbz	r3, 8002b84 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 8002b64:	f894 0401 	ldrb.w	r0, [r4, #1025]	; 0x401
 8002b68:	f7ff fe18 	bl	800279c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002b6c:	07c1      	lsls	r1, r0, #31
 8002b6e:	d409      	bmi.n	8002b84 <find_volume+0x4c>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8002b70:	2d00      	cmp	r5, #0
 8002b72:	f000 8132 	beq.w	8002dda <find_volume+0x2a2>
 8002b76:	f010 0004 	ands.w	r0, r0, #4
 8002b7a:	d000      	beq.n	8002b7e <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8002b7c:	200a      	movs	r0, #10
}
 8002b7e:	b004      	add	sp, #16
 8002b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8002b84:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002b86:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8002b88:	f884 3400 	strb.w	r3, [r4, #1024]	; 0x400
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002b8c:	f884 0401 	strb.w	r0, [r4, #1025]	; 0x401
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002b90:	f7ff fe0e 	bl	80027b0 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8002b94:	07c2      	lsls	r2, r0, #31
 8002b96:	f100 8122 	bmi.w	8002dde <find_volume+0x2a6>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8002b9a:	b10d      	cbz	r5, 8002ba0 <find_volume+0x68>
 8002b9c:	0743      	lsls	r3, r0, #29
 8002b9e:	d4ed      	bmi.n	8002b7c <find_volume+0x44>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8002ba0:	f204 420a 	addw	r2, r4, #1034	; 0x40a
 8002ba4:	2102      	movs	r1, #2
 8002ba6:	f894 0401 	ldrb.w	r0, [r4, #1025]	; 0x401
 8002baa:	f7ff fe2d 	bl	8002808 <disk_ioctl>
 8002bae:	4605      	mov	r5, r0
 8002bb0:	b108      	cbz	r0, 8002bb6 <find_volume+0x7e>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8002bb2:	2001      	movs	r0, #1
 8002bb4:	e7e3      	b.n	8002b7e <find_volume+0x46>
 8002bb6:	f8b4 340a 	ldrh.w	r3, [r4, #1034]	; 0x40a
 8002bba:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8002bbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bc2:	d8f6      	bhi.n	8002bb2 <find_volume+0x7a>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8002bc4:	4601      	mov	r1, r0
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	f7ff ff8a 	bl	8002ae0 <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8002bcc:	2801      	cmp	r0, #1
 8002bce:	f040 80e7 	bne.w	8002da0 <find_volume+0x268>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002bd2:	4628      	mov	r0, r5
 8002bd4:	f504 72e3 	add.w	r2, r4, #454	; 0x1c6
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002bd8:	f812 3c04 	ldrb.w	r3, [r2, #-4]
 8002bdc:	b103      	cbz	r3, 8002be0 <find_volume+0xa8>
 8002bde:	6813      	ldr	r3, [r2, #0]
 8002be0:	f84d 3020 	str.w	r3, [sp, r0, lsl #2]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002be4:	3001      	adds	r0, #1
 8002be6:	2804      	cmp	r0, #4
 8002be8:	f102 0210 	add.w	r2, r2, #16
 8002bec:	d1f4      	bne.n	8002bd8 <find_volume+0xa0>
 8002bee:	2600      	movs	r6, #0
			bsect = br[i];
 8002bf0:	f85d 5026 	ldr.w	r5, [sp, r6, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002bf4:	2d00      	cmp	r5, #0
 8002bf6:	f000 80cb 	beq.w	8002d90 <find_volume+0x258>
 8002bfa:	4629      	mov	r1, r5
 8002bfc:	4620      	mov	r0, r4
 8002bfe:	f7ff ff6f 	bl	8002ae0 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8002c02:	2800      	cmp	r0, #0
 8002c04:	f040 80c5 	bne.w	8002d92 <find_volume+0x25a>
	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002c08:	7b23      	ldrb	r3, [r4, #12]
 8002c0a:	7ae0      	ldrb	r0, [r4, #11]
 8002c0c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002c10:	f8b4 340a 	ldrh.w	r3, [r4, #1034]	; 0x40a
 8002c14:	4283      	cmp	r3, r0
 8002c16:	f040 80c7 	bne.w	8002da8 <find_volume+0x270>
	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8002c1a:	7de3      	ldrb	r3, [r4, #23]
 8002c1c:	7da1      	ldrb	r1, [r4, #22]
	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8002c1e:	f894 e010 	ldrb.w	lr, [r4, #16]
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8002c22:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
 8002c26:	bf08      	it	eq
 8002c28:	6a61      	ldreq	r1, [r4, #36]	; 0x24
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002c2a:	f10e 33ff 	add.w	r3, lr, #4294967295
 8002c2e:	2b01      	cmp	r3, #1
	fs->fsize = fasize;
 8002c30:	f8c4 1418 	str.w	r1, [r4, #1048]	; 0x418
	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8002c34:	f884 e403 	strb.w	lr, [r4, #1027]	; 0x403
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002c38:	f200 80b6 	bhi.w	8002da8 <find_volume+0x270>
	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8002c3c:	f894 800d 	ldrb.w	r8, [r4, #13]
 8002c40:	f884 8402 	strb.w	r8, [r4, #1026]	; 0x402
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8002c44:	f1b8 0f00 	cmp.w	r8, #0
 8002c48:	f000 80ae 	beq.w	8002da8 <find_volume+0x270>
 8002c4c:	f108 33ff 	add.w	r3, r8, #4294967295
 8002c50:	ea13 0f08 	tst.w	r3, r8
 8002c54:	f040 80a8 	bne.w	8002da8 <find_volume+0x270>
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8002c58:	7ca3      	ldrb	r3, [r4, #18]
 8002c5a:	f894 c011 	ldrb.w	ip, [r4, #17]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002c5e:	0946      	lsrs	r6, r0, #5
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8002c60:	ea4c 2c03 	orr.w	ip, ip, r3, lsl #8
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002c64:	fbbc f7f6 	udiv	r7, ip, r6
 8002c68:	fb06 c617 	mls	r6, r6, r7, ip
 8002c6c:	b2b6      	uxth	r6, r6
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8002c6e:	f8a4 c408 	strh.w	ip, [r4, #1032]	; 0x408
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002c72:	2e00      	cmp	r6, #0
 8002c74:	f040 8098 	bne.w	8002da8 <find_volume+0x270>
	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8002c78:	7d22      	ldrb	r2, [r4, #20]
 8002c7a:	7ce3      	ldrb	r3, [r4, #19]
	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8002c7c:	7be6      	ldrb	r6, [r4, #15]
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8002c7e:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8002c82:	7ba2      	ldrb	r2, [r4, #14]
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8002c84:	bf08      	it	eq
 8002c86:	6a23      	ldreq	r3, [r4, #32]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8002c88:	ea52 2206 	orrs.w	r2, r2, r6, lsl #8
 8002c8c:	f000 808c 	beq.w	8002da8 <find_volume+0x270>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8002c90:	fb01 fe0e 	mul.w	lr, r1, lr
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8002c94:	4417      	add	r7, r2
 8002c96:	4477      	add	r7, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002c98:	42bb      	cmp	r3, r7
 8002c9a:	f0c0 8085 	bcc.w	8002da8 <find_volume+0x270>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8002c9e:	1bdb      	subs	r3, r3, r7
 8002ca0:	fbb3 f3f8 	udiv	r3, r3, r8
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d07f      	beq.n	8002da8 <find_volume+0x270>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002ca8:	f640 76f5 	movw	r6, #4085	; 0xff5
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002cac:	f64f 78f5 	movw	r8, #65525	; 0xfff5
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002cb0:	42b3      	cmp	r3, r6
 8002cb2:	bf94      	ite	ls
 8002cb4:	2601      	movls	r6, #1
 8002cb6:	2602      	movhi	r6, #2
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002cb8:	4543      	cmp	r3, r8
 8002cba:	bf88      	it	hi
 8002cbc:	2603      	movhi	r6, #3
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002cbe:	442a      	add	r2, r5
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002cc0:	3302      	adds	r3, #2
	fs->database = bsect + sysect;						/* Data start sector */
 8002cc2:	442f      	add	r7, r5
	if (fmt == FS_FAT32) {
 8002cc4:	2e03      	cmp	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002cc6:	f8c4 3414 	str.w	r3, [r4, #1044]	; 0x414
	fs->volbase = bsect;								/* Volume start sector */
 8002cca:	f8c4 541c 	str.w	r5, [r4, #1052]	; 0x41c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002cce:	f8c4 2420 	str.w	r2, [r4, #1056]	; 0x420
	fs->database = bsect + sysect;						/* Data start sector */
 8002cd2:	f8c4 7428 	str.w	r7, [r4, #1064]	; 0x428
	if (fmt == FS_FAT32) {
 8002cd6:	d16b      	bne.n	8002db0 <find_volume+0x278>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8002cd8:	f1bc 0f00 	cmp.w	ip, #0
 8002cdc:	d164      	bne.n	8002da8 <find_volume+0x270>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8002cde:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8002ce0:	009b      	lsls	r3, r3, #2
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8002ce2:	f8c4 2424 	str.w	r2, [r4, #1060]	; 0x424
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8002ce6:	1e42      	subs	r2, r0, #1
 8002ce8:	4413      	add	r3, r2
 8002cea:	fbb3 f0f0 	udiv	r0, r3, r0
 8002cee:	4288      	cmp	r0, r1
 8002cf0:	d85a      	bhi.n	8002da8 <find_volume+0x270>
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8002cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf6:	f8c4 3410 	str.w	r3, [r4, #1040]	; 0x410
 8002cfa:	f8c4 340c 	str.w	r3, [r4, #1036]	; 0x40c
	fs->fsi_flag = 0x80;
 8002cfe:	2380      	movs	r3, #128	; 0x80
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8002d00:	2e03      	cmp	r6, #3
	fs->fsi_flag = 0x80;
 8002d02:	f884 3405 	strb.w	r3, [r4, #1029]	; 0x405
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8002d06:	d12d      	bne.n	8002d64 <find_volume+0x22c>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8002d08:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 8002d0c:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002d10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d125      	bne.n	8002d64 <find_volume+0x22c>
		&& move_window(fs, bsect + 1) == FR_OK)
 8002d18:	1c69      	adds	r1, r5, #1
 8002d1a:	4620      	mov	r0, r4
 8002d1c:	f7ff fec2 	bl	8002aa4 <move_window>
 8002d20:	bb00      	cbnz	r0, 8002d64 <find_volume+0x22c>
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002d22:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 8002d26:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
		fs->fsi_flag = 0;
 8002d2a:	f884 0405 	strb.w	r0, [r4, #1029]	; 0x405
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002d2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002d32:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d114      	bne.n	8002d64 <find_volume+0x22c>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8002d3a:	6822      	ldr	r2, [r4, #0]
 8002d3c:	4b2a      	ldr	r3, [pc, #168]	; (8002de8 <find_volume+0x2b0>)
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d110      	bne.n	8002d64 <find_volume+0x22c>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8002d42:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
 8002d46:	f8d4 21e4 	ldr.w	r2, [r4, #484]	; 0x1e4
 8002d4a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002d4e:	3320      	adds	r3, #32
 8002d50:	429a      	cmp	r2, r3
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8002d52:	bf01      	itttt	eq
 8002d54:	f8d4 31e8 	ldreq.w	r3, [r4, #488]	; 0x1e8
 8002d58:	f8c4 3410 	streq.w	r3, [r4, #1040]	; 0x410
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8002d5c:	f8d4 31ec 	ldreq.w	r3, [r4, #492]	; 0x1ec
 8002d60:	f8c4 340c 	streq.w	r3, [r4, #1036]	; 0x40c
	fs->id = ++Fsid;	/* File system mount ID */
 8002d64:	4a21      	ldr	r2, [pc, #132]	; (8002dec <find_volume+0x2b4>)
	fs->fs_type = fmt;	/* FAT sub-type */
 8002d66:	f884 6400 	strb.w	r6, [r4, #1024]	; 0x400
	fs->id = ++Fsid;	/* File system mount ID */
 8002d6a:	8813      	ldrh	r3, [r2, #0]
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	3301      	adds	r3, #1
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	8013      	strh	r3, [r2, #0]
 8002d74:	f8a4 3406 	strh.w	r3, [r4, #1030]	; 0x406
		if (Files[i].fs == fs) Files[i].fs = 0;
 8002d78:	4b1d      	ldr	r3, [pc, #116]	; (8002df0 <find_volume+0x2b8>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	4294      	cmp	r4, r2
 8002d7e:	bf04      	itt	eq
 8002d80:	2200      	moveq	r2, #0
 8002d82:	601a      	streq	r2, [r3, #0]
 8002d84:	68da      	ldr	r2, [r3, #12]
 8002d86:	4294      	cmp	r4, r2
 8002d88:	f47f aef9 	bne.w	8002b7e <find_volume+0x46>
 8002d8c:	60d8      	str	r0, [r3, #12]
 8002d8e:	e6f6      	b.n	8002b7e <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002d90:	2002      	movs	r0, #2
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8002d92:	3601      	adds	r6, #1
 8002d94:	2e04      	cmp	r6, #4
 8002d96:	f47f af2b 	bne.w	8002bf0 <find_volume+0xb8>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002d9a:	2803      	cmp	r0, #3
 8002d9c:	d104      	bne.n	8002da8 <find_volume+0x270>
 8002d9e:	e708      	b.n	8002bb2 <find_volume+0x7a>
 8002da0:	2803      	cmp	r0, #3
 8002da2:	f43f af06 	beq.w	8002bb2 <find_volume+0x7a>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8002da6:	b108      	cbz	r0, 8002dac <find_volume+0x274>
 8002da8:	200d      	movs	r0, #13
 8002daa:	e6e8      	b.n	8002b7e <find_volume+0x46>
	bsect = 0;
 8002dac:	4605      	mov	r5, r0
 8002dae:	e72b      	b.n	8002c08 <find_volume+0xd0>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8002db0:	f1bc 0f00 	cmp.w	ip, #0
 8002db4:	d0f8      	beq.n	8002da8 <find_volume+0x270>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8002db6:	4472      	add	r2, lr
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002db8:	2e02      	cmp	r6, #2
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8002dba:	f8c4 2424 	str.w	r2, [r4, #1060]	; 0x424
 8002dbe:	ea4f 0243 	mov.w	r2, r3, lsl #1
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002dc2:	bf1b      	ittet	ne
 8002dc4:	18d2      	addne	r2, r2, r3
 8002dc6:	f003 0301 	andne.w	r3, r3, #1
 8002dca:	4613      	moveq	r3, r2
 8002dcc:	eb03 0352 	addne.w	r3, r3, r2, lsr #1
 8002dd0:	e789      	b.n	8002ce6 <find_volume+0x1ae>
	if (vol < 0) return FR_INVALID_DRIVE;
 8002dd2:	200b      	movs	r0, #11
 8002dd4:	e6d3      	b.n	8002b7e <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002dd6:	200c      	movs	r0, #12
 8002dd8:	e6d1      	b.n	8002b7e <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 8002dda:	4628      	mov	r0, r5
 8002ddc:	e6cf      	b.n	8002b7e <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002dde:	2003      	movs	r0, #3
 8002de0:	e6cd      	b.n	8002b7e <find_volume+0x46>
 8002de2:	bf00      	nop
 8002de4:	200000c4 	.word	0x200000c4
 8002de8:	41615252 	.word	0x41615252
 8002dec:	200000e0 	.word	0x200000e0
 8002df0:	200000c8 	.word	0x200000c8

08002df4 <sync_fs>:
{
 8002df4:	b538      	push	{r3, r4, r5, lr}
 8002df6:	4604      	mov	r4, r0
	res = sync_window(fs);
 8002df8:	f7ff fe4d 	bl	8002a96 <sync_window>
 8002dfc:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8002dfe:	2800      	cmp	r0, #0
 8002e00:	d14b      	bne.n	8002e9a <sync_fs+0xa6>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8002e02:	f894 3400 	ldrb.w	r3, [r4, #1024]	; 0x400
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d13e      	bne.n	8002e88 <sync_fs+0x94>
 8002e0a:	f894 3405 	ldrb.w	r3, [r4, #1029]	; 0x405
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d13a      	bne.n	8002e88 <sync_fs+0x94>
			mem_set(fs->win.d8, 0, SS(fs));
 8002e12:	4601      	mov	r1, r0
 8002e14:	f8b4 240a 	ldrh.w	r2, [r4, #1034]	; 0x40a
 8002e18:	4620      	mov	r0, r4
 8002e1a:	f7ff fd0b 	bl	8002834 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8002e1e:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8002e22:	f8a4 21fe 	strh.w	r2, [r4, #510]	; 0x1fe
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8002e26:	4a1d      	ldr	r2, [pc, #116]	; (8002e9c <sync_fs+0xa8>)
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8002e28:	f894 0401 	ldrb.w	r0, [r4, #1025]	; 0x401
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8002e2c:	6022      	str	r2, [r4, #0]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002e2e:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 8002e32:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002e36:	3220      	adds	r2, #32
 8002e38:	f8c4 21e4 	str.w	r2, [r4, #484]	; 0x1e4
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8002e3c:	f8d4 2410 	ldr.w	r2, [r4, #1040]	; 0x410
 8002e40:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8002e44:	f884 21e8 	strb.w	r2, [r4, #488]	; 0x1e8
 8002e48:	f884 11e9 	strb.w	r1, [r4, #489]	; 0x1e9
 8002e4c:	0c11      	lsrs	r1, r2, #16
 8002e4e:	0e12      	lsrs	r2, r2, #24
 8002e50:	f884 21eb 	strb.w	r2, [r4, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002e54:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8002e58:	f884 11ea 	strb.w	r1, [r4, #490]	; 0x1ea
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002e5c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8002e60:	f884 21ec 	strb.w	r2, [r4, #492]	; 0x1ec
 8002e64:	f884 11ed 	strb.w	r1, [r4, #493]	; 0x1ed
 8002e68:	0c11      	lsrs	r1, r2, #16
 8002e6a:	0e12      	lsrs	r2, r2, #24
 8002e6c:	f884 21ef 	strb.w	r2, [r4, #495]	; 0x1ef
			fs->winsect = fs->volbase + 1;
 8002e70:	f8d4 241c 	ldr.w	r2, [r4, #1052]	; 0x41c
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002e74:	f884 11ee 	strb.w	r1, [r4, #494]	; 0x1ee
			fs->winsect = fs->volbase + 1;
 8002e78:	3201      	adds	r2, #1
 8002e7a:	f8c4 242c 	str.w	r2, [r4, #1068]	; 0x42c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8002e7e:	4621      	mov	r1, r4
 8002e80:	f7ff fcb4 	bl	80027ec <disk_write>
			fs->fsi_flag = 0;
 8002e84:	f884 5405 	strb.w	r5, [r4, #1029]	; 0x405
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f894 0401 	ldrb.w	r0, [r4, #1025]	; 0x401
 8002e8e:	4611      	mov	r1, r2
 8002e90:	f7ff fcba 	bl	8002808 <disk_ioctl>
			res = FR_DISK_ERR;
 8002e94:	3000      	adds	r0, #0
 8002e96:	bf18      	it	ne
 8002e98:	2001      	movne	r0, #1
}
 8002e9a:	bd38      	pop	{r3, r4, r5, pc}
 8002e9c:	41615252 	.word	0x41615252

08002ea0 <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002ea0:	f8d0 3414 	ldr.w	r3, [r0, #1044]	; 0x414
	clst -= 2;
 8002ea4:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002ea6:	3b02      	subs	r3, #2
 8002ea8:	428b      	cmp	r3, r1
	return clst * fs->csize + fs->database;
 8002eaa:	bf83      	ittte	hi
 8002eac:	f890 3402 	ldrbhi.w	r3, [r0, #1026]	; 0x402
 8002eb0:	f8d0 0428 	ldrhi.w	r0, [r0, #1064]	; 0x428
 8002eb4:	fb01 0003 	mlahi	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002eb8:	2000      	movls	r0, #0
}
 8002eba:	4770      	bx	lr

08002ebc <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002ebc:	2901      	cmp	r1, #1
{
 8002ebe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ec0:	4605      	mov	r5, r0
 8002ec2:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002ec4:	d975      	bls.n	8002fb2 <get_fat+0xf6>
 8002ec6:	f8d0 3414 	ldr.w	r3, [r0, #1044]	; 0x414
 8002eca:	428b      	cmp	r3, r1
 8002ecc:	d971      	bls.n	8002fb2 <get_fat+0xf6>
		switch (fs->fs_type) {
 8002ece:	f890 3400 	ldrb.w	r3, [r0, #1024]	; 0x400
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d033      	beq.n	8002f3e <get_fat+0x82>
 8002ed6:	2b03      	cmp	r3, #3
 8002ed8:	d04a      	beq.n	8002f70 <get_fat+0xb4>
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d169      	bne.n	8002fb2 <get_fat+0xf6>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002ede:	f8b0 340a 	ldrh.w	r3, [r0, #1034]	; 0x40a
			bc = (UINT)clst; bc += bc / 2;
 8002ee2:	eb01 0451 	add.w	r4, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002ee6:	fbb4 f3f3 	udiv	r3, r4, r3
 8002eea:	f8d0 1420 	ldr.w	r1, [r0, #1056]	; 0x420
 8002eee:	4419      	add	r1, r3
 8002ef0:	f7ff fdd8 	bl	8002aa4 <move_window>
 8002ef4:	b110      	cbz	r0, 8002efc <get_fat+0x40>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8002ef6:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win.d8[bc++ % SS(fs)];
 8002efc:	f8b5 140a 	ldrh.w	r1, [r5, #1034]	; 0x40a
 8002f00:	1c67      	adds	r7, r4, #1
 8002f02:	fbb4 f3f1 	udiv	r3, r4, r1
 8002f06:	fb01 4413 	mls	r4, r1, r3, r4
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f0a:	fbb7 f1f1 	udiv	r1, r7, r1
 8002f0e:	f8d5 3420 	ldr.w	r3, [r5, #1056]	; 0x420
 8002f12:	4628      	mov	r0, r5
 8002f14:	4419      	add	r1, r3
			wc = fs->win.d8[bc++ % SS(fs)];
 8002f16:	5d2c      	ldrb	r4, [r5, r4]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f18:	f7ff fdc4 	bl	8002aa4 <move_window>
 8002f1c:	2800      	cmp	r0, #0
 8002f1e:	d1ea      	bne.n	8002ef6 <get_fat+0x3a>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8002f20:	f8b5 240a 	ldrh.w	r2, [r5, #1034]	; 0x40a
 8002f24:	fbb7 f3f2 	udiv	r3, r7, r2
 8002f28:	fb02 7313 	mls	r3, r2, r3, r7
 8002f2c:	5ce8      	ldrb	r0, [r5, r3]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8002f2e:	07f3      	lsls	r3, r6, #31
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8002f30:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8002f34:	bf4c      	ite	mi
 8002f36:	0900      	lsrmi	r0, r0, #4
 8002f38:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8002f3c:	e7dd      	b.n	8002efa <get_fat+0x3e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002f3e:	f8b0 340a 	ldrh.w	r3, [r0, #1034]	; 0x40a
 8002f42:	085b      	lsrs	r3, r3, #1
 8002f44:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f48:	f8d0 1420 	ldr.w	r1, [r0, #1056]	; 0x420
 8002f4c:	4419      	add	r1, r3
 8002f4e:	f7ff fda9 	bl	8002aa4 <move_window>
 8002f52:	2800      	cmp	r0, #0
 8002f54:	d1cf      	bne.n	8002ef6 <get_fat+0x3a>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8002f56:	f8b5 240a 	ldrh.w	r2, [r5, #1034]	; 0x40a
 8002f5a:	0076      	lsls	r6, r6, #1
 8002f5c:	fbb6 f3f2 	udiv	r3, r6, r2
 8002f60:	fb02 6613 	mls	r6, r2, r3, r6
			val = LD_WORD(p);
 8002f64:	19ab      	adds	r3, r5, r6
 8002f66:	785b      	ldrb	r3, [r3, #1]
 8002f68:	5da8      	ldrb	r0, [r5, r6]
 8002f6a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002f6e:	e7c4      	b.n	8002efa <get_fat+0x3e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8002f70:	f8b0 340a 	ldrh.w	r3, [r0, #1034]	; 0x40a
 8002f74:	089b      	lsrs	r3, r3, #2
 8002f76:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f7a:	f8d0 1420 	ldr.w	r1, [r0, #1056]	; 0x420
 8002f7e:	4419      	add	r1, r3
 8002f80:	f7ff fd90 	bl	8002aa4 <move_window>
 8002f84:	2800      	cmp	r0, #0
 8002f86:	d1b6      	bne.n	8002ef6 <get_fat+0x3a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8002f88:	f8b5 240a 	ldrh.w	r2, [r5, #1034]	; 0x40a
 8002f8c:	00b6      	lsls	r6, r6, #2
 8002f8e:	fbb6 f3f2 	udiv	r3, r6, r2
 8002f92:	fb02 6613 	mls	r6, r2, r3, r6
 8002f96:	19ab      	adds	r3, r5, r6
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8002f98:	7898      	ldrb	r0, [r3, #2]
 8002f9a:	78da      	ldrb	r2, [r3, #3]
 8002f9c:	0400      	lsls	r0, r0, #16
 8002f9e:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8002fa2:	5daa      	ldrb	r2, [r5, r6]
 8002fa4:	785b      	ldrb	r3, [r3, #1]
 8002fa6:	4310      	orrs	r0, r2
 8002fa8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002fac:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 8002fb0:	e7a3      	b.n	8002efa <get_fat+0x3e>
			val = 1;	/* Internal error */
 8002fb2:	2001      	movs	r0, #1
	return val;
 8002fb4:	e7a1      	b.n	8002efa <get_fat+0x3e>

08002fb6 <dir_sdi>:
{
 8002fb6:	b570      	push	{r4, r5, r6, lr}
 8002fb8:	4604      	mov	r4, r0
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8002fba:	f8d0 2408 	ldr.w	r2, [r0, #1032]	; 0x408
{
 8002fbe:	460d      	mov	r5, r1
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002fc0:	2a01      	cmp	r2, #1
	dp->index = (WORD)idx;	/* Current index */
 8002fc2:	f8a4 1406 	strh.w	r1, [r4, #1030]	; 0x406
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002fc6:	d101      	bne.n	8002fcc <dir_sdi+0x16>
		return FR_INT_ERR;
 8002fc8:	2002      	movs	r0, #2
}
 8002fca:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002fcc:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 8002fd0:	f8d3 1414 	ldr.w	r1, [r3, #1044]	; 0x414
 8002fd4:	4291      	cmp	r1, r2
 8002fd6:	d9f7      	bls.n	8002fc8 <dir_sdi+0x12>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8002fd8:	bb12      	cbnz	r2, 8003020 <dir_sdi+0x6a>
 8002fda:	f893 1400 	ldrb.w	r1, [r3, #1024]	; 0x400
 8002fde:	2903      	cmp	r1, #3
 8002fe0:	d102      	bne.n	8002fe8 <dir_sdi+0x32>
		clst = dp->fs->dirbase;
 8002fe2:	f8d3 1424 	ldr.w	r1, [r3, #1060]	; 0x424
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8002fe6:	b9e1      	cbnz	r1, 8003022 <dir_sdi+0x6c>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8002fe8:	f8b3 1408 	ldrh.w	r1, [r3, #1032]	; 0x408
 8002fec:	42a9      	cmp	r1, r5
 8002fee:	d9eb      	bls.n	8002fc8 <dir_sdi+0x12>
		sect = dp->fs->dirbase;
 8002ff0:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
	dp->clust = clst;	/* Current cluster# */
 8002ff4:	f8c4 240c 	str.w	r2, [r4, #1036]	; 0x40c
	if (!sect) return FR_INT_ERR;
 8002ff8:	2800      	cmp	r0, #0
 8002ffa:	d0e5      	beq.n	8002fc8 <dir_sdi+0x12>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8002ffc:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 8003000:	f8b3 140a 	ldrh.w	r1, [r3, #1034]	; 0x40a
 8003004:	0949      	lsrs	r1, r1, #5
 8003006:	fbb5 f2f1 	udiv	r2, r5, r1
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800300a:	fb01 5512 	mls	r5, r1, r2, r5
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800300e:	4410      	add	r0, r2
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8003010:	eb03 1345 	add.w	r3, r3, r5, lsl #5
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8003014:	f8c4 0410 	str.w	r0, [r4, #1040]	; 0x410
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8003018:	f8c4 3414 	str.w	r3, [r4, #1044]	; 0x414
	return FR_OK;
 800301c:	2000      	movs	r0, #0
 800301e:	e7d4      	b.n	8002fca <dir_sdi+0x14>
 8003020:	4611      	mov	r1, r2
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8003022:	f8b3 640a 	ldrh.w	r6, [r3, #1034]	; 0x40a
 8003026:	0972      	lsrs	r2, r6, #5
 8003028:	f893 6402 	ldrb.w	r6, [r3, #1026]	; 0x402
 800302c:	4356      	muls	r6, r2
		while (idx >= ic) {	/* Follow cluster chain */
 800302e:	460a      	mov	r2, r1
 8003030:	42b5      	cmp	r5, r6
 8003032:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8003036:	4611      	mov	r1, r2
		while (idx >= ic) {	/* Follow cluster chain */
 8003038:	d202      	bcs.n	8003040 <dir_sdi+0x8a>
		sect = clust2sect(dp->fs, clst);
 800303a:	f7ff ff31 	bl	8002ea0 <clust2sect>
 800303e:	e7d9      	b.n	8002ff4 <dir_sdi+0x3e>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8003040:	f7ff ff3c 	bl	8002ebc <get_fat>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003044:	1c43      	adds	r3, r0, #1
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8003046:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003048:	d009      	beq.n	800305e <dir_sdi+0xa8>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800304a:	2801      	cmp	r0, #1
 800304c:	d9bc      	bls.n	8002fc8 <dir_sdi+0x12>
 800304e:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 8003052:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8003056:	4283      	cmp	r3, r0
 8003058:	d9b6      	bls.n	8002fc8 <dir_sdi+0x12>
			idx -= ic;
 800305a:	1bad      	subs	r5, r5, r6
 800305c:	e7e8      	b.n	8003030 <dir_sdi+0x7a>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800305e:	2001      	movs	r0, #1
 8003060:	e7b3      	b.n	8002fca <dir_sdi+0x14>

08003062 <put_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003062:	2901      	cmp	r1, #1
{
 8003064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003068:	4604      	mov	r4, r0
 800306a:	460d      	mov	r5, r1
 800306c:	4616      	mov	r6, r2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800306e:	f240 808c 	bls.w	800318a <put_fat+0x128>
 8003072:	f8d0 3414 	ldr.w	r3, [r0, #1044]	; 0x414
 8003076:	428b      	cmp	r3, r1
 8003078:	f240 8087 	bls.w	800318a <put_fat+0x128>
		switch (fs->fs_type) {
 800307c:	f890 3400 	ldrb.w	r3, [r0, #1024]	; 0x400
 8003080:	2b02      	cmp	r3, #2
 8003082:	d046      	beq.n	8003112 <put_fat+0xb0>
 8003084:	2b03      	cmp	r3, #3
 8003086:	d05d      	beq.n	8003144 <put_fat+0xe2>
 8003088:	2b01      	cmp	r3, #1
 800308a:	d17e      	bne.n	800318a <put_fat+0x128>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800308c:	f8b0 340a 	ldrh.w	r3, [r0, #1034]	; 0x40a
			bc = (UINT)clst; bc += bc / 2;
 8003090:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003094:	fbb8 f3f3 	udiv	r3, r8, r3
 8003098:	f8d0 1420 	ldr.w	r1, [r0, #1056]	; 0x420
 800309c:	4419      	add	r1, r3
 800309e:	f7ff fd01 	bl	8002aa4 <move_window>
			if (res != FR_OK) break;
 80030a2:	bb68      	cbnz	r0, 8003100 <put_fat+0x9e>
			p = &fs->win.d8[bc++ % SS(fs)];
 80030a4:	f8b4 140a 	ldrh.w	r1, [r4, #1034]	; 0x40a
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80030a8:	f015 0501 	ands.w	r5, r5, #1
			p = &fs->win.d8[bc++ % SS(fs)];
 80030ac:	fbb8 f2f1 	udiv	r2, r8, r1
 80030b0:	fb01 8212 	mls	r2, r1, r2, r8
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80030b4:	bf17      	itett	ne
 80030b6:	5ca3      	ldrbne	r3, [r4, r2]
 80030b8:	b2f3      	uxtbeq	r3, r6
 80030ba:	f003 000f 	andne.w	r0, r3, #15
 80030be:	0133      	lslne	r3, r6, #4
 80030c0:	bf1c      	itt	ne
 80030c2:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 80030c6:	4303      	orrne	r3, r0
 80030c8:	54a3      	strb	r3, [r4, r2]
			fs->wflag = 1;
 80030ca:	2301      	movs	r3, #1
			p = &fs->win.d8[bc++ % SS(fs)];
 80030cc:	f108 0701 	add.w	r7, r8, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80030d0:	fbb7 f1f1 	udiv	r1, r7, r1
			fs->wflag = 1;
 80030d4:	f884 3404 	strb.w	r3, [r4, #1028]	; 0x404
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80030d8:	f8d4 3420 	ldr.w	r3, [r4, #1056]	; 0x420
 80030dc:	4620      	mov	r0, r4
 80030de:	4419      	add	r1, r3
 80030e0:	f7ff fce0 	bl	8002aa4 <move_window>
			if (res != FR_OK) break;
 80030e4:	b960      	cbnz	r0, 8003100 <put_fat+0x9e>
			p = &fs->win.d8[bc % SS(fs)];
 80030e6:	f8b4 240a 	ldrh.w	r2, [r4, #1034]	; 0x40a
 80030ea:	fbb7 f3f2 	udiv	r3, r7, r2
 80030ee:	fb02 7713 	mls	r7, r2, r3, r7
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80030f2:	b13d      	cbz	r5, 8003104 <put_fat+0xa2>
 80030f4:	f3c6 1207 	ubfx	r2, r6, #4, #8
 80030f8:	55e2      	strb	r2, [r4, r7]
			fs->wflag = 1;
 80030fa:	2301      	movs	r3, #1
 80030fc:	f884 3404 	strb.w	r3, [r4, #1028]	; 0x404
}
 8003100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8003104:	5de2      	ldrb	r2, [r4, r7]
 8003106:	f3c6 2603 	ubfx	r6, r6, #8, #4
 800310a:	f022 020f 	bic.w	r2, r2, #15
 800310e:	4332      	orrs	r2, r6
 8003110:	e7f2      	b.n	80030f8 <put_fat+0x96>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8003112:	f8b0 340a 	ldrh.w	r3, [r0, #1034]	; 0x40a
 8003116:	085b      	lsrs	r3, r3, #1
 8003118:	fbb1 f3f3 	udiv	r3, r1, r3
 800311c:	f8d0 1420 	ldr.w	r1, [r0, #1056]	; 0x420
 8003120:	4419      	add	r1, r3
 8003122:	f7ff fcbf 	bl	8002aa4 <move_window>
			if (res != FR_OK) break;
 8003126:	2800      	cmp	r0, #0
 8003128:	d1ea      	bne.n	8003100 <put_fat+0x9e>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800312a:	f8b4 240a 	ldrh.w	r2, [r4, #1034]	; 0x40a
 800312e:	006d      	lsls	r5, r5, #1
 8003130:	fbb5 f3f2 	udiv	r3, r5, r2
 8003134:	fb02 5513 	mls	r5, r2, r3, r5
			ST_WORD(p, (WORD)val);
 8003138:	f3c6 2207 	ubfx	r2, r6, #8, #8
 800313c:	5566      	strb	r6, [r4, r5]
 800313e:	4425      	add	r5, r4
 8003140:	706a      	strb	r2, [r5, #1]
 8003142:	e7da      	b.n	80030fa <put_fat+0x98>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8003144:	f8b0 340a 	ldrh.w	r3, [r0, #1034]	; 0x40a
 8003148:	089b      	lsrs	r3, r3, #2
 800314a:	fbb1 f3f3 	udiv	r3, r1, r3
 800314e:	f8d0 1420 	ldr.w	r1, [r0, #1056]	; 0x420
 8003152:	4419      	add	r1, r3
 8003154:	f7ff fca6 	bl	8002aa4 <move_window>
			if (res != FR_OK) break;
 8003158:	2800      	cmp	r0, #0
 800315a:	d1d1      	bne.n	8003100 <put_fat+0x9e>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800315c:	f8b4 240a 	ldrh.w	r2, [r4, #1034]	; 0x40a
 8003160:	00ad      	lsls	r5, r5, #2
 8003162:	fbb5 f3f2 	udiv	r3, r5, r2
 8003166:	fb02 5513 	mls	r5, r2, r3, r5
 800316a:	1961      	adds	r1, r4, r5
			val |= LD_DWORD(p) & 0xF0000000;
 800316c:	78cb      	ldrb	r3, [r1, #3]
 800316e:	061b      	lsls	r3, r3, #24
 8003170:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003174:	ea43 0206 	orr.w	r2, r3, r6
			ST_DWORD(p, val);
 8003178:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800317c:	5562      	strb	r2, [r4, r5]
 800317e:	704b      	strb	r3, [r1, #1]
 8003180:	0c13      	lsrs	r3, r2, #16
 8003182:	0e12      	lsrs	r2, r2, #24
 8003184:	708b      	strb	r3, [r1, #2]
 8003186:	70ca      	strb	r2, [r1, #3]
 8003188:	e7b7      	b.n	80030fa <put_fat+0x98>
			res = FR_INT_ERR;
 800318a:	2002      	movs	r0, #2
 800318c:	e7b8      	b.n	8003100 <put_fat+0x9e>

0800318e <create_chain>:
{
 800318e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003190:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
 8003192:	460f      	mov	r7, r1
 8003194:	b989      	cbnz	r1, 80031ba <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 8003196:	f8d0 640c 	ldr.w	r6, [r0, #1036]	; 0x40c
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800319a:	b1fe      	cbz	r6, 80031dc <create_chain+0x4e>
 800319c:	f8d0 3414 	ldr.w	r3, [r0, #1044]	; 0x414
 80031a0:	429e      	cmp	r6, r3
 80031a2:	bf28      	it	cs
 80031a4:	2601      	movcs	r6, #1
 80031a6:	4634      	mov	r4, r6
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80031a8:	f8d5 3414 	ldr.w	r3, [r5, #1044]	; 0x414
		ncl++;							/* Next cluster */
 80031ac:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80031ae:	42a3      	cmp	r3, r4
 80031b0:	d817      	bhi.n	80031e2 <create_chain+0x54>
			if (ncl > scl) return 0;	/* No free cluster */
 80031b2:	2e01      	cmp	r6, #1
 80031b4:	d814      	bhi.n	80031e0 <create_chain+0x52>
 80031b6:	2400      	movs	r4, #0
 80031b8:	e008      	b.n	80031cc <create_chain+0x3e>
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80031ba:	f7ff fe7f 	bl	8002ebc <get_fat>
		if (cs < 2) return 1;			/* Invalid value */
 80031be:	2801      	cmp	r0, #1
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80031c0:	4604      	mov	r4, r0
		if (cs < 2) return 1;			/* Invalid value */
 80031c2:	d93b      	bls.n	800323c <create_chain+0xae>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80031c4:	3001      	adds	r0, #1
 80031c6:	d103      	bne.n	80031d0 <create_chain+0x42>
			ncl = 2;
 80031c8:	f04f 34ff 	mov.w	r4, #4294967295
}
 80031cc:	4620      	mov	r0, r4
 80031ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80031d0:	f8d5 3414 	ldr.w	r3, [r5, #1044]	; 0x414
 80031d4:	42a3      	cmp	r3, r4
 80031d6:	d8f9      	bhi.n	80031cc <create_chain+0x3e>
 80031d8:	463e      	mov	r6, r7
 80031da:	e7e4      	b.n	80031a6 <create_chain+0x18>
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80031dc:	2601      	movs	r6, #1
 80031de:	e7e2      	b.n	80031a6 <create_chain+0x18>
			ncl = 2;
 80031e0:	2402      	movs	r4, #2
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80031e2:	4621      	mov	r1, r4
 80031e4:	4628      	mov	r0, r5
 80031e6:	f7ff fe69 	bl	8002ebc <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 80031ea:	b130      	cbz	r0, 80031fa <create_chain+0x6c>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80031ec:	1c41      	adds	r1, r0, #1
 80031ee:	d0eb      	beq.n	80031c8 <create_chain+0x3a>
 80031f0:	2801      	cmp	r0, #1
 80031f2:	d023      	beq.n	800323c <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
 80031f4:	42b4      	cmp	r4, r6
 80031f6:	d1d7      	bne.n	80031a8 <create_chain+0x1a>
 80031f8:	e7dd      	b.n	80031b6 <create_chain+0x28>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80031fa:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80031fe:	4621      	mov	r1, r4
 8003200:	4628      	mov	r0, r5
 8003202:	f7ff ff2e 	bl	8003062 <put_fat>
	if (res == FR_OK && clst != 0) {
 8003206:	b9b8      	cbnz	r0, 8003238 <create_chain+0xaa>
 8003208:	b97f      	cbnz	r7, 800322a <create_chain+0x9c>
		if (fs->free_clust != 0xFFFFFFFF) {
 800320a:	f8d5 3410 	ldr.w	r3, [r5, #1040]	; 0x410
		fs->last_clust = ncl;			/* Update FSINFO */
 800320e:	f8c5 440c 	str.w	r4, [r5, #1036]	; 0x40c
		if (fs->free_clust != 0xFFFFFFFF) {
 8003212:	1c5a      	adds	r2, r3, #1
 8003214:	d0da      	beq.n	80031cc <create_chain+0x3e>
			fs->free_clust--;
 8003216:	3b01      	subs	r3, #1
 8003218:	f8c5 3410 	str.w	r3, [r5, #1040]	; 0x410
			fs->fsi_flag |= 1;
 800321c:	f895 3405 	ldrb.w	r3, [r5, #1029]	; 0x405
 8003220:	f043 0301 	orr.w	r3, r3, #1
 8003224:	f885 3405 	strb.w	r3, [r5, #1029]	; 0x405
 8003228:	e7d0      	b.n	80031cc <create_chain+0x3e>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800322a:	4622      	mov	r2, r4
 800322c:	4639      	mov	r1, r7
 800322e:	4628      	mov	r0, r5
 8003230:	f7ff ff17 	bl	8003062 <put_fat>
	if (res == FR_OK) {
 8003234:	2800      	cmp	r0, #0
 8003236:	d0e8      	beq.n	800320a <create_chain+0x7c>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8003238:	2801      	cmp	r0, #1
 800323a:	d0c5      	beq.n	80031c8 <create_chain+0x3a>
 800323c:	2401      	movs	r4, #1
 800323e:	e7c5      	b.n	80031cc <create_chain+0x3e>

08003240 <dir_next>:
{
 8003240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	i = dp->index + 1;
 8003244:	f8b0 6406 	ldrh.w	r6, [r0, #1030]	; 0x406
{
 8003248:	4604      	mov	r4, r0
	i = dp->index + 1;
 800324a:	3601      	adds	r6, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800324c:	b2b3      	uxth	r3, r6
{
 800324e:	4688      	mov	r8, r1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8003250:	b913      	cbnz	r3, 8003258 <dir_next+0x18>
		return FR_NO_FILE;
 8003252:	2004      	movs	r0, #4
}
 8003254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8003258:	f8d0 2410 	ldr.w	r2, [r0, #1040]	; 0x410
 800325c:	2a00      	cmp	r2, #0
 800325e:	d0f8      	beq.n	8003252 <dir_next+0x12>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8003260:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8003264:	f8b0 340a 	ldrh.w	r3, [r0, #1034]	; 0x40a
 8003268:	095b      	lsrs	r3, r3, #5
 800326a:	fbb6 f5f3 	udiv	r5, r6, r3
 800326e:	fb03 6315 	mls	r3, r3, r5, r6
 8003272:	b94b      	cbnz	r3, 8003288 <dir_next+0x48>
		if (!dp->clust) {		/* Static table */
 8003274:	f8d4 140c 	ldr.w	r1, [r4, #1036]	; 0x40c
		dp->sect++;					/* Next sector */
 8003278:	3201      	adds	r2, #1
 800327a:	f8c4 2410 	str.w	r2, [r4, #1040]	; 0x410
		if (!dp->clust) {		/* Static table */
 800327e:	b9a1      	cbnz	r1, 80032aa <dir_next+0x6a>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8003280:	f8b0 3408 	ldrh.w	r3, [r0, #1032]	; 0x408
 8003284:	42b3      	cmp	r3, r6
 8003286:	d9e4      	bls.n	8003252 <dir_next+0x12>
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8003288:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
	dp->index = (WORD)i;	/* Current index */
 800328c:	f8a4 6406 	strh.w	r6, [r4, #1030]	; 0x406
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8003290:	f8b3 240a 	ldrh.w	r2, [r3, #1034]	; 0x40a
	return FR_OK;
 8003294:	2000      	movs	r0, #0
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8003296:	0952      	lsrs	r2, r2, #5
 8003298:	fbb6 f1f2 	udiv	r1, r6, r2
 800329c:	fb02 6611 	mls	r6, r2, r1, r6
 80032a0:	eb03 1346 	add.w	r3, r3, r6, lsl #5
 80032a4:	f8c4 3414 	str.w	r3, [r4, #1044]	; 0x414
	return FR_OK;
 80032a8:	e7d4      	b.n	8003254 <dir_next+0x14>
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80032aa:	f890 7402 	ldrb.w	r7, [r0, #1026]	; 0x402
 80032ae:	3f01      	subs	r7, #1
 80032b0:	402f      	ands	r7, r5
 80032b2:	d1e9      	bne.n	8003288 <dir_next+0x48>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 80032b4:	f7ff fe02 	bl	8002ebc <get_fat>
				if (clst <= 1) return FR_INT_ERR;
 80032b8:	2801      	cmp	r0, #1
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 80032ba:	4605      	mov	r5, r0
				if (clst <= 1) return FR_INT_ERR;
 80032bc:	d801      	bhi.n	80032c2 <dir_next+0x82>
 80032be:	2002      	movs	r0, #2
 80032c0:	e7c8      	b.n	8003254 <dir_next+0x14>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80032c2:	1c42      	adds	r2, r0, #1
 80032c4:	d101      	bne.n	80032ca <dir_next+0x8a>
 80032c6:	2001      	movs	r0, #1
 80032c8:	e7c4      	b.n	8003254 <dir_next+0x14>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80032ca:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 80032ce:	f8d0 3414 	ldr.w	r3, [r0, #1044]	; 0x414
 80032d2:	42ab      	cmp	r3, r5
 80032d4:	d82f      	bhi.n	8003336 <dir_next+0xf6>
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80032d6:	f1b8 0f00 	cmp.w	r8, #0
 80032da:	d0ba      	beq.n	8003252 <dir_next+0x12>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80032dc:	f8d4 140c 	ldr.w	r1, [r4, #1036]	; 0x40c
 80032e0:	f7ff ff55 	bl	800318e <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80032e4:	4605      	mov	r5, r0
 80032e6:	2800      	cmp	r0, #0
 80032e8:	d03e      	beq.n	8003368 <dir_next+0x128>
					if (clst == 1) return FR_INT_ERR;
 80032ea:	2801      	cmp	r0, #1
 80032ec:	d0e7      	beq.n	80032be <dir_next+0x7e>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80032ee:	1c43      	adds	r3, r0, #1
 80032f0:	d0e9      	beq.n	80032c6 <dir_next+0x86>
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80032f2:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 80032f6:	f7ff fbce 	bl	8002a96 <sync_window>
 80032fa:	4601      	mov	r1, r0
 80032fc:	2800      	cmp	r0, #0
 80032fe:	d1e2      	bne.n	80032c6 <dir_next+0x86>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8003300:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
						dp->fs->wflag = 1;
 8003304:	f04f 0801 	mov.w	r8, #1
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8003308:	f8b0 240a 	ldrh.w	r2, [r0, #1034]	; 0x40a
 800330c:	f7ff fa92 	bl	8002834 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8003310:	f8d4 2400 	ldr.w	r2, [r4, #1024]	; 0x400
 8003314:	4629      	mov	r1, r5
 8003316:	4610      	mov	r0, r2
 8003318:	f7ff fdc2 	bl	8002ea0 <clust2sect>
 800331c:	f8c2 042c 	str.w	r0, [r2, #1068]	; 0x42c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8003320:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8003324:	f890 3402 	ldrb.w	r3, [r0, #1026]	; 0x402
 8003328:	42bb      	cmp	r3, r7
 800332a:	d80e      	bhi.n	800334a <dir_next+0x10a>
					dp->fs->winsect -= c;						/* Rewind window offset */
 800332c:	f8d0 342c 	ldr.w	r3, [r0, #1068]	; 0x42c
 8003330:	1bdf      	subs	r7, r3, r7
 8003332:	f8c0 742c 	str.w	r7, [r0, #1068]	; 0x42c
				dp->clust = clst;				/* Initialize data for new cluster */
 8003336:	f8c4 540c 	str.w	r5, [r4, #1036]	; 0x40c
				dp->sect = clust2sect(dp->fs, clst);
 800333a:	4629      	mov	r1, r5
 800333c:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8003340:	f7ff fdae 	bl	8002ea0 <clust2sect>
 8003344:	f8c4 0410 	str.w	r0, [r4, #1040]	; 0x410
 8003348:	e79e      	b.n	8003288 <dir_next+0x48>
						dp->fs->wflag = 1;
 800334a:	f880 8404 	strb.w	r8, [r0, #1028]	; 0x404
 800334e:	f7ff fb79 	bl	8002a44 <sync_window.part.2>
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8003352:	2800      	cmp	r0, #0
 8003354:	d1b7      	bne.n	80032c6 <dir_next+0x86>
						dp->fs->winsect++;
 8003356:	f8d4 2400 	ldr.w	r2, [r4, #1024]	; 0x400
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800335a:	3701      	adds	r7, #1
						dp->fs->winsect++;
 800335c:	f8d2 342c 	ldr.w	r3, [r2, #1068]	; 0x42c
 8003360:	3301      	adds	r3, #1
 8003362:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
 8003366:	e7db      	b.n	8003320 <dir_next+0xe0>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8003368:	2007      	movs	r0, #7
 800336a:	e773      	b.n	8003254 <dir_next+0x14>

0800336c <follow_path>:
{
 800336c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8003370:	780b      	ldrb	r3, [r1, #0]
{
 8003372:	4604      	mov	r4, r0
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8003374:	2b2f      	cmp	r3, #47	; 0x2f
{
 8003376:	460d      	mov	r5, r1
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8003378:	d001      	beq.n	800337e <follow_path+0x12>
 800337a:	2b5c      	cmp	r3, #92	; 0x5c
 800337c:	d100      	bne.n	8003380 <follow_path+0x14>
		path++;
 800337e:	3501      	adds	r5, #1
	dp->sclust = 0;							/* Always start from the root directory */
 8003380:	2600      	movs	r6, #0
 8003382:	f8c4 6408 	str.w	r6, [r4, #1032]	; 0x408
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8003386:	782b      	ldrb	r3, [r5, #0]
 8003388:	2b1f      	cmp	r3, #31
 800338a:	d935      	bls.n	80033f8 <follow_path+0x8c>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800338c:	4f5c      	ldr	r7, [pc, #368]	; (8003500 <follow_path+0x194>)
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800338e:	782b      	ldrb	r3, [r5, #0]
 8003390:	46a8      	mov	r8, r5
 8003392:	2b2f      	cmp	r3, #47	; 0x2f
 8003394:	f105 0501 	add.w	r5, r5, #1
 8003398:	d0f9      	beq.n	800338e <follow_path+0x22>
 800339a:	2b5c      	cmp	r3, #92	; 0x5c
 800339c:	d0f7      	beq.n	800338e <follow_path+0x22>
	sfn = dp->fn;
 800339e:	f8d4 6418 	ldr.w	r6, [r4, #1048]	; 0x418
	mem_set(sfn, ' ', 11);
 80033a2:	220b      	movs	r2, #11
 80033a4:	2120      	movs	r1, #32
 80033a6:	4630      	mov	r0, r6
 80033a8:	f7ff fa44 	bl	8002834 <mem_set>
	si = i = b = 0; ni = 8;
 80033ac:	f04f 0c00 	mov.w	ip, #0
 80033b0:	2108      	movs	r1, #8
 80033b2:	46e6      	mov	lr, ip
 80033b4:	4662      	mov	r2, ip
 80033b6:	f108 39ff 	add.w	r9, r8, #4294967295
		c = (BYTE)p[si++];
 80033ba:	f819 3f01 	ldrb.w	r3, [r9, #1]!
 80033be:	f10e 0e01 	add.w	lr, lr, #1
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 80033c2:	2b20      	cmp	r3, #32
 80033c4:	d927      	bls.n	8003416 <follow_path+0xaa>
 80033c6:	2b2f      	cmp	r3, #47	; 0x2f
 80033c8:	d025      	beq.n	8003416 <follow_path+0xaa>
 80033ca:	2b5c      	cmp	r3, #92	; 0x5c
 80033cc:	d023      	beq.n	8003416 <follow_path+0xaa>
		if (c == '.' || i >= ni) {
 80033ce:	2b2e      	cmp	r3, #46	; 0x2e
 80033d0:	f000 8082 	beq.w	80034d8 <follow_path+0x16c>
 80033d4:	4561      	cmp	r1, ip
 80033d6:	d90d      	bls.n	80033f4 <follow_path+0x88>
		if (c >= 0x80) {				/* Extended character? */
 80033d8:	0618      	lsls	r0, r3, #24
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80033da:	bf44      	itt	mi
 80033dc:	3b80      	submi	r3, #128	; 0x80
 80033de:	5cfb      	ldrbmi	r3, [r7, r3]
 80033e0:	4d48      	ldr	r5, [pc, #288]	; (8003504 <follow_path+0x198>)
			b |= 3;						/* Eliminate NT flag */
 80033e2:	bf48      	it	mi
 80033e4:	f042 0203 	orrmi.w	r2, r2, #3
	while (*str && *str != chr) str++;
 80033e8:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80033ec:	2800      	cmp	r0, #0
 80033ee:	d07a      	beq.n	80034e6 <follow_path+0x17a>
 80033f0:	4283      	cmp	r3, r0
 80033f2:	d1f9      	bne.n	80033e8 <follow_path+0x7c>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 80033f4:	2006      	movs	r0, #6
	return res;
 80033f6:	e005      	b.n	8003404 <follow_path+0x98>
		res = dir_sdi(dp, 0);
 80033f8:	4631      	mov	r1, r6
 80033fa:	4620      	mov	r0, r4
 80033fc:	f7ff fddb 	bl	8002fb6 <dir_sdi>
		dp->dir = 0;
 8003400:	f8c4 6414 	str.w	r6, [r4, #1044]	; 0x414
}
 8003404:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				b |= 2;
 8003408:	f042 0202 	orr.w	r2, r2, #2
			sfn[i++] = c;
 800340c:	f806 300c 	strb.w	r3, [r6, ip]
 8003410:	f10c 0c01 	add.w	ip, ip, #1
 8003414:	e7d1      	b.n	80033ba <follow_path+0x4e>
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8003416:	2b21      	cmp	r3, #33	; 0x21
	*path = &p[si];						/* Return pointer to the next segment */
 8003418:	eb08 050e 	add.w	r5, r8, lr
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800341c:	bf34      	ite	cc
 800341e:	2304      	movcc	r3, #4
 8003420:	2300      	movcs	r3, #0
	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8003422:	f1bc 0f00 	cmp.w	ip, #0
 8003426:	d0e5      	beq.n	80033f4 <follow_path+0x88>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8003428:	7830      	ldrb	r0, [r6, #0]
 800342a:	28e5      	cmp	r0, #229	; 0xe5
 800342c:	bf04      	itt	eq
 800342e:	2005      	moveq	r0, #5
 8003430:	7030      	strbeq	r0, [r6, #0]
	if (ni == 8) b <<= 2;
 8003432:	2908      	cmp	r1, #8
 8003434:	bf04      	itt	eq
 8003436:	0092      	lsleq	r2, r2, #2
 8003438:	b2d2      	uxtbeq	r2, r2
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800343a:	f002 0103 	and.w	r1, r2, #3
 800343e:	2901      	cmp	r1, #1
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8003440:	f002 020c 	and.w	r2, r2, #12
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8003444:	bf08      	it	eq
 8003446:	f043 0310 	orreq.w	r3, r3, #16
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800344a:	2a04      	cmp	r2, #4
 800344c:	bf08      	it	eq
 800344e:	f043 0308 	orreq.w	r3, r3, #8
	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8003452:	72f3      	strb	r3, [r6, #11]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8003454:	2100      	movs	r1, #0
 8003456:	4620      	mov	r0, r4
 8003458:	f7ff fdad 	bl	8002fb6 <dir_sdi>
	if (res != FR_OK) return res;
 800345c:	b9f8      	cbnz	r0, 800349e <follow_path+0x132>
		res = move_window(dp->fs, dp->sect);
 800345e:	f8d4 1410 	ldr.w	r1, [r4, #1040]	; 0x410
 8003462:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8003466:	f7ff fb1d 	bl	8002aa4 <move_window>
		if (res != FR_OK) break;
 800346a:	b9c0      	cbnz	r0, 800349e <follow_path+0x132>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800346c:	f8d4 2414 	ldr.w	r2, [r4, #1044]	; 0x414
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8003470:	7813      	ldrb	r3, [r2, #0]
 8003472:	b19b      	cbz	r3, 800349c <follow_path+0x130>
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8003474:	7ad3      	ldrb	r3, [r2, #11]
 8003476:	0719      	lsls	r1, r3, #28
 8003478:	d40b      	bmi.n	8003492 <follow_path+0x126>
 800347a:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
 800347e:	f103 0c0b 	add.w	ip, r3, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8003482:	459c      	cmp	ip, r3
 8003484:	d00b      	beq.n	800349e <follow_path+0x132>
 8003486:	f812 6b01 	ldrb.w	r6, [r2], #1
 800348a:	f813 1b01 	ldrb.w	r1, [r3], #1
 800348e:	428e      	cmp	r6, r1
 8003490:	d0f7      	beq.n	8003482 <follow_path+0x116>
		res = dir_next(dp, 0);		/* Next entry */
 8003492:	2100      	movs	r1, #0
 8003494:	4620      	mov	r0, r4
 8003496:	f7ff fed3 	bl	8003240 <dir_next>
 800349a:	e7df      	b.n	800345c <follow_path+0xf0>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800349c:	2004      	movs	r0, #4
			ns = dp->fn[NSFLAG];
 800349e:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
 80034a2:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80034a4:	b130      	cbz	r0, 80034b4 <follow_path+0x148>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80034a6:	2804      	cmp	r0, #4
 80034a8:	d1ac      	bne.n	8003404 <follow_path+0x98>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80034aa:	f013 0f04 	tst.w	r3, #4
 80034ae:	bf08      	it	eq
 80034b0:	2005      	moveq	r0, #5
 80034b2:	e7a7      	b.n	8003404 <follow_path+0x98>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80034b4:	075a      	lsls	r2, r3, #29
 80034b6:	d4a5      	bmi.n	8003404 <follow_path+0x98>
			dir = dp->dir;						/* Follow the sub-directory */
 80034b8:	f8d4 1414 	ldr.w	r1, [r4, #1044]	; 0x414
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80034bc:	7acb      	ldrb	r3, [r1, #11]
 80034be:	06db      	lsls	r3, r3, #27
 80034c0:	d508      	bpl.n	80034d4 <follow_path+0x168>
			dp->sclust = ld_clust(dp->fs, dir);
 80034c2:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 80034c6:	f893 0400 	ldrb.w	r0, [r3, #1024]	; 0x400
 80034ca:	f7ff faad 	bl	8002a28 <ld_clust.isra.0>
 80034ce:	f8c4 0408 	str.w	r0, [r4, #1032]	; 0x408
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80034d2:	e75c      	b.n	800338e <follow_path+0x22>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80034d4:	2005      	movs	r0, #5
 80034d6:	e795      	b.n	8003404 <follow_path+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 80034d8:	2908      	cmp	r1, #8
 80034da:	d18b      	bne.n	80033f4 <follow_path+0x88>
			b <<= 2; continue;
 80034dc:	0092      	lsls	r2, r2, #2
			i = 8; ni = 11;
 80034de:	468c      	mov	ip, r1
			b <<= 2; continue;
 80034e0:	b2d2      	uxtb	r2, r2
			i = 8; ni = 11;
 80034e2:	210b      	movs	r1, #11
 80034e4:	e769      	b.n	80033ba <follow_path+0x4e>
			if (IsUpper(c)) {			/* ASCII large capital? */
 80034e6:	f1a3 0041 	sub.w	r0, r3, #65	; 0x41
 80034ea:	2819      	cmp	r0, #25
 80034ec:	d98c      	bls.n	8003408 <follow_path+0x9c>
				if (IsLower(c)) {		/* ASCII small capital? */
 80034ee:	f1a3 0061 	sub.w	r0, r3, #97	; 0x61
 80034f2:	2819      	cmp	r0, #25
					b |= 1; c -= 0x20;
 80034f4:	bf9e      	ittt	ls
 80034f6:	3b20      	subls	r3, #32
 80034f8:	f042 0201 	orrls.w	r2, r2, #1
 80034fc:	b2db      	uxtbls	r3, r3
 80034fe:	e785      	b.n	800340c <follow_path+0xa0>
 8003500:	08007ff8 	.word	0x08007ff8
 8003504:	08008077 	.word	0x08008077

08003508 <dir_register>:
{
 8003508:	b538      	push	{r3, r4, r5, lr}
	res = dir_sdi(dp, 0);
 800350a:	2100      	movs	r1, #0
{
 800350c:	4605      	mov	r5, r0
	res = dir_sdi(dp, 0);
 800350e:	f7ff fd52 	bl	8002fb6 <dir_sdi>
	if (res == FR_OK) {
 8003512:	4604      	mov	r4, r0
 8003514:	bb78      	cbnz	r0, 8003576 <dir_register+0x6e>
			res = move_window(dp->fs, dp->sect);
 8003516:	f8d5 1410 	ldr.w	r1, [r5, #1040]	; 0x410
 800351a:	f8d5 0400 	ldr.w	r0, [r5, #1024]	; 0x400
 800351e:	f7ff fac1 	bl	8002aa4 <move_window>
			if (res != FR_OK) break;
 8003522:	4604      	mov	r4, r0
 8003524:	bb38      	cbnz	r0, 8003576 <dir_register+0x6e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8003526:	f8d5 3414 	ldr.w	r3, [r5, #1044]	; 0x414
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	2be5      	cmp	r3, #229	; 0xe5
 800352e:	d11b      	bne.n	8003568 <dir_register+0x60>
		res = move_window(dp->fs, dp->sect);
 8003530:	f8d5 1410 	ldr.w	r1, [r5, #1040]	; 0x410
 8003534:	f8d5 0400 	ldr.w	r0, [r5, #1024]	; 0x400
 8003538:	f7ff fab4 	bl	8002aa4 <move_window>
		if (res == FR_OK) {
 800353c:	4604      	mov	r4, r0
 800353e:	b988      	cbnz	r0, 8003564 <dir_register+0x5c>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8003540:	4601      	mov	r1, r0
 8003542:	2220      	movs	r2, #32
 8003544:	f8d5 0414 	ldr.w	r0, [r5, #1044]	; 0x414
 8003548:	f7ff f974 	bl	8002834 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800354c:	220b      	movs	r2, #11
 800354e:	f8d5 1418 	ldr.w	r1, [r5, #1048]	; 0x418
 8003552:	f8d5 0414 	ldr.w	r0, [r5, #1044]	; 0x414
 8003556:	f7ff f963 	bl	8002820 <mem_cpy>
			dp->fs->wflag = 1;
 800355a:	2201      	movs	r2, #1
 800355c:	f8d5 3400 	ldr.w	r3, [r5, #1024]	; 0x400
 8003560:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
}
 8003564:	4620      	mov	r0, r4
 8003566:	bd38      	pop	{r3, r4, r5, pc}
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8003568:	2b00      	cmp	r3, #0
 800356a:	d0e1      	beq.n	8003530 <dir_register+0x28>
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800356c:	2101      	movs	r1, #1
 800356e:	4628      	mov	r0, r5
 8003570:	f7ff fe66 	bl	8003240 <dir_next>
 8003574:	e7cd      	b.n	8003512 <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8003576:	2c04      	cmp	r4, #4
 8003578:	bf08      	it	eq
 800357a:	2407      	moveq	r4, #7
 800357c:	e7f2      	b.n	8003564 <dir_register+0x5c>

0800357e <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800357e:	2901      	cmp	r1, #1
{
 8003580:	b570      	push	{r4, r5, r6, lr}
 8003582:	4604      	mov	r4, r0
 8003584:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003586:	d801      	bhi.n	800358c <remove_chain+0xe>
		res = FR_INT_ERR;
 8003588:	2002      	movs	r0, #2
}
 800358a:	bd70      	pop	{r4, r5, r6, pc}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800358c:	f8d0 3414 	ldr.w	r3, [r0, #1044]	; 0x414
 8003590:	428b      	cmp	r3, r1
 8003592:	d9f9      	bls.n	8003588 <remove_chain+0xa>
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003594:	f8d4 3414 	ldr.w	r3, [r4, #1044]	; 0x414
 8003598:	429d      	cmp	r5, r3
 800359a:	d205      	bcs.n	80035a8 <remove_chain+0x2a>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800359c:	4629      	mov	r1, r5
 800359e:	4620      	mov	r0, r4
 80035a0:	f7ff fc8c 	bl	8002ebc <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 80035a4:	4606      	mov	r6, r0
 80035a6:	b908      	cbnz	r0, 80035ac <remove_chain+0x2e>
		res = FR_INT_ERR;
 80035a8:	2000      	movs	r0, #0
 80035aa:	e7ee      	b.n	800358a <remove_chain+0xc>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80035ac:	2801      	cmp	r0, #1
 80035ae:	d0eb      	beq.n	8003588 <remove_chain+0xa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80035b0:	1c41      	adds	r1, r0, #1
 80035b2:	d015      	beq.n	80035e0 <remove_chain+0x62>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80035b4:	2200      	movs	r2, #0
 80035b6:	4629      	mov	r1, r5
 80035b8:	4620      	mov	r0, r4
 80035ba:	f7ff fd52 	bl	8003062 <put_fat>
			if (res != FR_OK) break;
 80035be:	2800      	cmp	r0, #0
 80035c0:	d1e3      	bne.n	800358a <remove_chain+0xc>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80035c2:	f8d4 3410 	ldr.w	r3, [r4, #1040]	; 0x410
 80035c6:	1c5a      	adds	r2, r3, #1
 80035c8:	d008      	beq.n	80035dc <remove_chain+0x5e>
				fs->free_clust++;
 80035ca:	3301      	adds	r3, #1
 80035cc:	f8c4 3410 	str.w	r3, [r4, #1040]	; 0x410
				fs->fsi_flag |= 1;
 80035d0:	f894 3405 	ldrb.w	r3, [r4, #1029]	; 0x405
 80035d4:	f043 0301 	orr.w	r3, r3, #1
 80035d8:	f884 3405 	strb.w	r3, [r4, #1029]	; 0x405
{
 80035dc:	4635      	mov	r5, r6
 80035de:	e7d9      	b.n	8003594 <remove_chain+0x16>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80035e0:	2001      	movs	r0, #1
 80035e2:	e7d2      	b.n	800358a <remove_chain+0xc>

080035e4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80035e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80035e6:	e9cd 1000 	strd	r1, r0, [sp]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80035ea:	a804      	add	r0, sp, #16
 80035ec:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 80035f0:	4616      	mov	r6, r2


	vol = get_ldnumber(&rp);
 80035f2:	f7ff f9ea 	bl	80029ca <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80035f6:	1e05      	subs	r5, r0, #0
 80035f8:	db21      	blt.n	800363e <f_mount+0x5a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80035fa:	4913      	ldr	r1, [pc, #76]	; (8003648 <f_mount+0x64>)
 80035fc:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 8003600:	b164      	cbz	r4, 800361c <f_mount+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8003602:	4b12      	ldr	r3, [pc, #72]	; (800364c <f_mount+0x68>)
 8003604:	2000      	movs	r0, #0
 8003606:	681a      	ldr	r2, [r3, #0]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8003608:	f884 0400 	strb.w	r0, [r4, #1024]	; 0x400
		if (Files[i].fs == fs) Files[i].fs = 0;
 800360c:	4294      	cmp	r4, r2
 800360e:	bf04      	itt	eq
 8003610:	2200      	moveq	r2, #0
 8003612:	601a      	streq	r2, [r3, #0]
 8003614:	68da      	ldr	r2, [r3, #12]
 8003616:	4294      	cmp	r4, r2
 8003618:	bf08      	it	eq
 800361a:	60d8      	streq	r0, [r3, #12]
	}

	if (fs) {
 800361c:	9801      	ldr	r0, [sp, #4]
 800361e:	b110      	cbz	r0, 8003626 <f_mount+0x42>
		fs->fs_type = 0;				/* Clear new fs object */
 8003620:	2300      	movs	r3, #0
 8003622:	f880 3400 	strb.w	r3, [r0, #1024]	; 0x400
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8003626:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800362a:	b130      	cbz	r0, 800363a <f_mount+0x56>
 800362c:	2e01      	cmp	r6, #1
 800362e:	d108      	bne.n	8003642 <f_mount+0x5e>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8003630:	2200      	movs	r2, #0
 8003632:	4669      	mov	r1, sp
 8003634:	a801      	add	r0, sp, #4
 8003636:	f7ff fa7f 	bl	8002b38 <find_volume>
	LEAVE_FF(fs, res);
}
 800363a:	b004      	add	sp, #16
 800363c:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 800363e:	200b      	movs	r0, #11
 8003640:	e7fb      	b.n	800363a <f_mount+0x56>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8003642:	2000      	movs	r0, #0
 8003644:	e7f9      	b.n	800363a <f_mount+0x56>
 8003646:	bf00      	nop
 8003648:	200000c4 	.word	0x200000c4
 800364c:	200000c8 	.word	0x200000c8

08003650 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8003650:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003654:	f2ad 4d3c 	subw	sp, sp, #1084	; 0x43c
 8003658:	9101      	str	r1, [sp, #4]
 800365a:	4690      	mov	r8, r2
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800365c:	4605      	mov	r5, r0
 800365e:	2800      	cmp	r0, #0
 8003660:	f000 80ad 	beq.w	80037be <f_open+0x16e>
	fp->fs = 0;			/* Clear file object */
 8003664:	2300      	movs	r3, #0

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8003666:	f002 021e 	and.w	r2, r2, #30
	fp->fs = 0;			/* Clear file object */
 800366a:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800366e:	a901      	add	r1, sp, #4
 8003670:	f50d 6083 	add.w	r0, sp, #1048	; 0x418
 8003674:	f7ff fa60 	bl	8002b38 <find_volume>
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8003678:	4606      	mov	r6, r0
 800367a:	2800      	cmp	r0, #0
 800367c:	f040 809a 	bne.w	80037b4 <f_open+0x164>
		INIT_BUF(dj);
 8003680:	ab03      	add	r3, sp, #12
		res = follow_path(&dj, path);	/* Follow the file path */
 8003682:	9901      	ldr	r1, [sp, #4]
 8003684:	a806      	add	r0, sp, #24
		INIT_BUF(dj);
 8003686:	f8cd 3430 	str.w	r3, [sp, #1072]	; 0x430
		res = follow_path(&dj, path);	/* Follow the file path */
 800368a:	f7ff fe6f 	bl	800336c <follow_path>
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800368e:	f008 071f 	and.w	r7, r8, #31
		dir = dj.dir;
 8003692:	f8dd 442c 	ldr.w	r4, [sp, #1068]	; 0x42c
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8003696:	b948      	cbnz	r0, 80036ac <f_open+0x5c>
			if (!dir)	/* Default directory itself */
 8003698:	2c00      	cmp	r4, #0
 800369a:	d05e      	beq.n	800375a <f_open+0x10a>
				res = FR_INVALID_NAME;
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800369c:	f017 0f1e 	tst.w	r7, #30
 80036a0:	bf14      	ite	ne
 80036a2:	2101      	movne	r1, #1
 80036a4:	2100      	moveq	r1, #0
 80036a6:	a806      	add	r0, sp, #24
 80036a8:	f7ff f8cc 	bl	8002844 <chk_lock>
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80036ac:	f018 0f1c 	tst.w	r8, #28
 80036b0:	d05e      	beq.n	8003770 <f_open+0x120>
			if (res != FR_OK) {					/* No file, create new */
 80036b2:	2800      	cmp	r0, #0
 80036b4:	d053      	beq.n	800375e <f_open+0x10e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80036b6:	2804      	cmp	r0, #4
 80036b8:	d108      	bne.n	80036cc <f_open+0x7c>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80036ba:	4b54      	ldr	r3, [pc, #336]	; (800380c <f_open+0x1bc>)
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	b112      	cbz	r2, 80036c6 <f_open+0x76>
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d17d      	bne.n	80037c2 <f_open+0x172>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80036c6:	a806      	add	r0, sp, #24
 80036c8:	f7ff ff1e 	bl	8003508 <dir_register>
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80036cc:	f047 0708 	orr.w	r7, r7, #8
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80036d0:	2800      	cmp	r0, #0
 80036d2:	d140      	bne.n	8003756 <f_open+0x106>
				dir = dj.dir;					/* New entry */
 80036d4:	f8dd 442c 	ldr.w	r4, [sp, #1068]	; 0x42c
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80036d8:	073b      	lsls	r3, r7, #28
 80036da:	d553      	bpl.n	8003784 <f_open+0x134>
				dw = GET_FATTIME();				/* Created time */
 80036dc:	f002 fc38 	bl	8005f50 <get_fattime>
				ST_DWORD(dir + DIR_CrtTime, dw);
				dir[DIR_Attr] = 0;				/* Reset attribute */
 80036e0:	f04f 0800 	mov.w	r8, #0
				ST_DWORD(dir + DIR_CrtTime, dw);
 80036e4:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80036e8:	73a0      	strb	r0, [r4, #14]
 80036ea:	73e3      	strb	r3, [r4, #15]
 80036ec:	0c03      	lsrs	r3, r0, #16
 80036ee:	0e00      	lsrs	r0, r0, #24
				dir[DIR_Attr] = 0;				/* Reset attribute */
 80036f0:	f884 800b 	strb.w	r8, [r4, #11]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 80036f4:	f884 801c 	strb.w	r8, [r4, #28]
 80036f8:	f884 801d 	strb.w	r8, [r4, #29]
 80036fc:	f884 801e 	strb.w	r8, [r4, #30]
 8003700:	f884 801f 	strb.w	r8, [r4, #31]
				ST_DWORD(dir + DIR_CrtTime, dw);
 8003704:	7423      	strb	r3, [r4, #16]
 8003706:	7460      	strb	r0, [r4, #17]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8003708:	f8dd 3418 	ldr.w	r3, [sp, #1048]	; 0x418
 800370c:	4621      	mov	r1, r4
 800370e:	f893 0400 	ldrb.w	r0, [r3, #1024]	; 0x400
 8003712:	f7ff f989 	bl	8002a28 <ld_clust.isra.0>
				st_clust(dir, 0);				/* cluster = 0 */
				dj.fs->wflag = 1;
 8003716:	2201      	movs	r2, #1
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003718:	f884 801a 	strb.w	r8, [r4, #26]
 800371c:	f884 801b 	strb.w	r8, [r4, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003720:	f884 8014 	strb.w	r8, [r4, #20]
 8003724:	f884 8015 	strb.w	r8, [r4, #21]
				dj.fs->wflag = 1;
 8003728:	f8dd 3418 	ldr.w	r3, [sp, #1048]	; 0x418
				if (cl) {						/* Remove the cluster chain if exist */
 800372c:	4680      	mov	r8, r0
				dj.fs->wflag = 1;
 800372e:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
				if (cl) {						/* Remove the cluster chain if exist */
 8003732:	b338      	cbz	r0, 8003784 <f_open+0x134>
					dw = dj.fs->winsect;
					res = remove_chain(dj.fs, cl);
 8003734:	4601      	mov	r1, r0
 8003736:	4618      	mov	r0, r3
					dw = dj.fs->winsect;
 8003738:	f8d3 942c 	ldr.w	r9, [r3, #1068]	; 0x42c
					res = remove_chain(dj.fs, cl);
 800373c:	f7ff ff1f 	bl	800357e <remove_chain>
					if (res == FR_OK) {
 8003740:	b948      	cbnz	r0, 8003756 <f_open+0x106>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8003742:	f8dd 0418 	ldr.w	r0, [sp, #1048]	; 0x418
 8003746:	f108 33ff 	add.w	r3, r8, #4294967295
 800374a:	f8c0 340c 	str.w	r3, [r0, #1036]	; 0x40c
						res = move_window(dj.fs, dw);
 800374e:	4649      	mov	r1, r9
 8003750:	f7ff f9a8 	bl	8002aa4 <move_window>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
 8003754:	b1b0      	cbz	r0, 8003784 <f_open+0x134>
 8003756:	4606      	mov	r6, r0
 8003758:	e02c      	b.n	80037b4 <f_open+0x164>
				res = FR_INVALID_NAME;
 800375a:	2006      	movs	r0, #6
 800375c:	e7a6      	b.n	80036ac <f_open+0x5c>
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800375e:	7ae3      	ldrb	r3, [r4, #11]
 8003760:	f013 0f11 	tst.w	r3, #17
 8003764:	d131      	bne.n	80037ca <f_open+0x17a>
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8003766:	f018 0f04 	tst.w	r8, #4
 800376a:	d0b5      	beq.n	80036d8 <f_open+0x88>
						res = FR_EXIST;
 800376c:	2608      	movs	r6, #8
 800376e:	e021      	b.n	80037b4 <f_open+0x164>
			if (res == FR_OK) {					/* Follow succeeded */
 8003770:	2800      	cmp	r0, #0
 8003772:	d1f0      	bne.n	8003756 <f_open+0x106>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8003774:	7ae3      	ldrb	r3, [r4, #11]
 8003776:	06d8      	lsls	r0, r3, #27
 8003778:	d425      	bmi.n	80037c6 <f_open+0x176>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800377a:	f018 0f02 	tst.w	r8, #2
 800377e:	d001      	beq.n	8003784 <f_open+0x134>
 8003780:	07da      	lsls	r2, r3, #31
 8003782:	d422      	bmi.n	80037ca <f_open+0x17a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8003784:	073b      	lsls	r3, r7, #28
				mode |= FA__WRITTEN;
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8003786:	f8dd 3418 	ldr.w	r3, [sp, #1048]	; 0x418
				mode |= FA__WRITTEN;
 800378a:	bf48      	it	mi
 800378c:	f047 0720 	orrmi.w	r7, r7, #32
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8003790:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
			fp->dir_ptr = dir;
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003794:	f017 0ffe 	tst.w	r7, #254	; 0xfe
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8003798:	f8c5 341c 	str.w	r3, [r5, #1052]	; 0x41c
			fp->dir_ptr = dir;
 800379c:	f8c5 4420 	str.w	r4, [r5, #1056]	; 0x420
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80037a0:	bf14      	ite	ne
 80037a2:	2101      	movne	r1, #1
 80037a4:	2100      	moveq	r1, #0
 80037a6:	a806      	add	r0, sp, #24
 80037a8:	f7ff f88c 	bl	80028c4 <inc_lock>
 80037ac:	f8c5 0428 	str.w	r0, [r5, #1064]	; 0x428
			if (!fp->lockid) res = FR_INT_ERR;
 80037b0:	b968      	cbnz	r0, 80037ce <f_open+0x17e>
 80037b2:	2602      	movs	r6, #2
			fp->id = fp->fs->id;
		}
	}

	LEAVE_FF(dj.fs, res);
}
 80037b4:	4630      	mov	r0, r6
 80037b6:	f20d 4d3c 	addw	sp, sp, #1084	; 0x43c
 80037ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!fp) return FR_INVALID_OBJECT;
 80037be:	2609      	movs	r6, #9
 80037c0:	e7f8      	b.n	80037b4 <f_open+0x164>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80037c2:	2612      	movs	r6, #18
 80037c4:	e7f6      	b.n	80037b4 <f_open+0x164>
					res = FR_NO_FILE;
 80037c6:	2604      	movs	r6, #4
 80037c8:	e7f4      	b.n	80037b4 <f_open+0x164>
					res = FR_DENIED;
 80037ca:	2607      	movs	r6, #7
 80037cc:	e7f2      	b.n	80037b4 <f_open+0x164>
			fp->flag = mode;					/* File access mode */
 80037ce:	f885 7406 	strb.w	r7, [r5, #1030]	; 0x406
			fp->err = 0;						/* Clear error flag */
 80037d2:	2700      	movs	r7, #0
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 80037d4:	f8dd 8418 	ldr.w	r8, [sp, #1048]	; 0x418
			fp->err = 0;						/* Clear error flag */
 80037d8:	f885 7407 	strb.w	r7, [r5, #1031]	; 0x407
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 80037dc:	f898 0400 	ldrb.w	r0, [r8, #1024]	; 0x400
 80037e0:	4621      	mov	r1, r4
 80037e2:	f7ff f921 	bl	8002a28 <ld_clust.isra.0>
 80037e6:	f8c5 0410 	str.w	r0, [r5, #1040]	; 0x410
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 80037ea:	69e3      	ldr	r3, [r4, #28]
			fp->fptr = 0;						/* File pointer */
 80037ec:	f8c5 7408 	str.w	r7, [r5, #1032]	; 0x408
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 80037f0:	f8c5 340c 	str.w	r3, [r5, #1036]	; 0x40c
			fp->id = fp->fs->id;
 80037f4:	f8b8 3406 	ldrh.w	r3, [r8, #1030]	; 0x406
			fp->dsect = 0;
 80037f8:	f8c5 7418 	str.w	r7, [r5, #1048]	; 0x418
			fp->cltbl = 0;						/* Normal seek mode */
 80037fc:	f8c5 7424 	str.w	r7, [r5, #1060]	; 0x424
			fp->fs = dj.fs;	 					/* Validate file object */
 8003800:	f8c5 8400 	str.w	r8, [r5, #1024]	; 0x400
			fp->id = fp->fs->id;
 8003804:	f8a5 3404 	strh.w	r3, [r5, #1028]	; 0x404
 8003808:	e7d4      	b.n	80037b4 <f_open+0x164>
 800380a:	bf00      	nop
 800380c:	200000c8 	.word	0x200000c8

08003810 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8003810:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003814:	469b      	mov	fp, r3
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8003816:	2300      	movs	r3, #0
 8003818:	f8cb 3000 	str.w	r3, [fp]
{
 800381c:	4604      	mov	r4, r0
 800381e:	4689      	mov	r9, r1
 8003820:	4617      	mov	r7, r2

	res = validate(fp);							/* Check validity */
 8003822:	f7ff f8ea 	bl	80029fa <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8003826:	4605      	mov	r5, r0
 8003828:	bb78      	cbnz	r0, 800388a <f_read+0x7a>
	if (fp->err)								/* Check error */
 800382a:	f894 3407 	ldrb.w	r3, [r4, #1031]	; 0x407
 800382e:	2b00      	cmp	r3, #0
 8003830:	f040 80c4 	bne.w	80039bc <f_read+0x1ac>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8003834:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003838:	07d8      	lsls	r0, r3, #31
 800383a:	f140 80c1 	bpl.w	80039c0 <f_read+0x1b0>
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
 800383e:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
 8003842:	f8d4 6408 	ldr.w	r6, [r4, #1032]	; 0x408
 8003846:	1b9e      	subs	r6, r3, r6
 8003848:	42be      	cmp	r6, r7
 800384a:	bf28      	it	cs
 800384c:	463e      	movcs	r6, r7
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
 800384e:	b1e6      	cbz	r6, 800388a <f_read+0x7a>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8003850:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8003854:	f8d4 1408 	ldr.w	r1, [r4, #1032]	; 0x408
 8003858:	f8b0 240a 	ldrh.w	r2, [r0, #1034]	; 0x40a
 800385c:	fbb1 f7f2 	udiv	r7, r1, r2
 8003860:	fb02 1217 	mls	r2, r2, r7, r1
 8003864:	2a00      	cmp	r2, #0
 8003866:	f040 8094 	bne.w	8003992 <f_read+0x182>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800386a:	f890 3402 	ldrb.w	r3, [r0, #1026]	; 0x402
 800386e:	3b01      	subs	r3, #1
 8003870:	403b      	ands	r3, r7
			if (!csect) {						/* On the cluster boundary? */
 8003872:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8003876:	9301      	str	r3, [sp, #4]
 8003878:	d11d      	bne.n	80038b6 <f_read+0xa6>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800387a:	b951      	cbnz	r1, 8003892 <f_read+0x82>
					clst = fp->sclust;			/* Follow from the origin */
 800387c:	f8d4 0410 	ldr.w	r0, [r4, #1040]	; 0x410
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8003880:	2801      	cmp	r0, #1
 8003882:	d812      	bhi.n	80038aa <f_read+0x9a>
 8003884:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003886:	f884 5407 	strb.w	r5, [r4, #1031]	; 0x407
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
}
 800388a:	4628      	mov	r0, r5
 800388c:	b003      	add	sp, #12
 800388e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (fp->cltbl)
 8003892:	f8d4 3424 	ldr.w	r3, [r4, #1060]	; 0x424
 8003896:	b11b      	cbz	r3, 80038a0 <f_read+0x90>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003898:	4620      	mov	r0, r4
 800389a:	f7ff f87f 	bl	800299c <clmt_clust>
 800389e:	e7ef      	b.n	8003880 <f_read+0x70>
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 80038a0:	f8d4 1414 	ldr.w	r1, [r4, #1044]	; 0x414
 80038a4:	f7ff fb0a 	bl	8002ebc <get_fat>
 80038a8:	e7ea      	b.n	8003880 <f_read+0x70>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80038aa:	1c41      	adds	r1, r0, #1
 80038ac:	d101      	bne.n	80038b2 <f_read+0xa2>
 80038ae:	2501      	movs	r5, #1
 80038b0:	e7e9      	b.n	8003886 <f_read+0x76>
				fp->clust = clst;				/* Update current cluster */
 80038b2:	f8c4 0414 	str.w	r0, [r4, #1044]	; 0x414
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80038b6:	f8d4 a400 	ldr.w	sl, [r4, #1024]	; 0x400
 80038ba:	f8d4 1414 	ldr.w	r1, [r4, #1044]	; 0x414
 80038be:	4650      	mov	r0, sl
 80038c0:	f7ff faee 	bl	8002ea0 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80038c4:	2800      	cmp	r0, #0
 80038c6:	d0dd      	beq.n	8003884 <f_read+0x74>
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 80038c8:	f8ba 840a 	ldrh.w	r8, [sl, #1034]	; 0x40a
			sect += csect;
 80038cc:	9b01      	ldr	r3, [sp, #4]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 80038ce:	fbb6 f8f8 	udiv	r8, r6, r8
			sect += csect;
 80038d2:	18c7      	adds	r7, r0, r3
			if (cc) {							/* Read maximum contiguous sectors directly */
 80038d4:	f1b8 0f00 	cmp.w	r8, #0
 80038d8:	d038      	beq.n	800394c <f_read+0x13c>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80038da:	9a01      	ldr	r2, [sp, #4]
 80038dc:	f89a 3402 	ldrb.w	r3, [sl, #1026]	; 0x402
 80038e0:	4442      	add	r2, r8
 80038e2:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
 80038e4:	bf88      	it	hi
 80038e6:	9a01      	ldrhi	r2, [sp, #4]
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 80038e8:	4649      	mov	r1, r9
					cc = fp->fs->csize - csect;
 80038ea:	bf88      	it	hi
 80038ec:	eba3 0802 	subhi.w	r8, r3, r2
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 80038f0:	4643      	mov	r3, r8
 80038f2:	463a      	mov	r2, r7
 80038f4:	f89a 0401 	ldrb.w	r0, [sl, #1025]	; 0x401
 80038f8:	f7fe ff6a 	bl	80027d0 <disk_read>
 80038fc:	2800      	cmp	r0, #0
 80038fe:	d1d6      	bne.n	80038ae <f_read+0x9e>
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8003900:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003904:	065a      	lsls	r2, r3, #25
 8003906:	d50d      	bpl.n	8003924 <f_read+0x114>
 8003908:	f8d4 0418 	ldr.w	r0, [r4, #1048]	; 0x418
 800390c:	1bc0      	subs	r0, r0, r7
 800390e:	4580      	cmp	r8, r0
 8003910:	d908      	bls.n	8003924 <f_read+0x114>
 8003912:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8003916:	4621      	mov	r1, r4
 8003918:	f8b3 240a 	ldrh.w	r2, [r3, #1034]	; 0x40a
 800391c:	fb02 9000 	mla	r0, r2, r0, r9
 8003920:	f7fe ff7e 	bl	8002820 <mem_cpy>
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8003924:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 8003928:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 800392c:	fb08 f803 	mul.w	r8, r8, r3
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8003930:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
 8003934:	44c1      	add	r9, r8
 8003936:	4443      	add	r3, r8
 8003938:	f8c4 3408 	str.w	r3, [r4, #1032]	; 0x408
 800393c:	f8db 3000 	ldr.w	r3, [fp]
 8003940:	eba6 0608 	sub.w	r6, r6, r8
 8003944:	4443      	add	r3, r8
 8003946:	f8cb 3000 	str.w	r3, [fp]
 800394a:	e780      	b.n	800384e <f_read+0x3e>
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 800394c:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
 8003950:	4297      	cmp	r7, r2
 8003952:	d01c      	beq.n	800398e <f_read+0x17e>
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8003954:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003958:	065b      	lsls	r3, r3, #25
 800395a:	d50d      	bpl.n	8003978 <f_read+0x168>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800395c:	2301      	movs	r3, #1
 800395e:	4621      	mov	r1, r4
 8003960:	f89a 0401 	ldrb.w	r0, [sl, #1025]	; 0x401
 8003964:	f7fe ff42 	bl	80027ec <disk_write>
 8003968:	2800      	cmp	r0, #0
 800396a:	d1a0      	bne.n	80038ae <f_read+0x9e>
					fp->flag &= ~FA__DIRTY;
 800396c:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003970:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003974:	f884 3406 	strb.w	r3, [r4, #1030]	; 0x406
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8003978:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 800397c:	2301      	movs	r3, #1
 800397e:	463a      	mov	r2, r7
 8003980:	4621      	mov	r1, r4
 8003982:	f890 0401 	ldrb.w	r0, [r0, #1025]	; 0x401
 8003986:	f7fe ff23 	bl	80027d0 <disk_read>
 800398a:	2800      	cmp	r0, #0
 800398c:	d18f      	bne.n	80038ae <f_read+0x9e>
			fp->dsect = sect;
 800398e:	f8c4 7418 	str.w	r7, [r4, #1048]	; 0x418
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8003992:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8003996:	4648      	mov	r0, r9
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8003998:	f8b3 840a 	ldrh.w	r8, [r3, #1034]	; 0x40a
 800399c:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
 80039a0:	fbb3 f1f8 	udiv	r1, r3, r8
 80039a4:	fb08 3111 	mls	r1, r8, r1, r3
 80039a8:	eba8 0801 	sub.w	r8, r8, r1
 80039ac:	45b0      	cmp	r8, r6
 80039ae:	bf28      	it	cs
 80039b0:	46b0      	movcs	r8, r6
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 80039b2:	4421      	add	r1, r4
 80039b4:	4642      	mov	r2, r8
 80039b6:	f7fe ff33 	bl	8002820 <mem_cpy>
 80039ba:	e7b9      	b.n	8003930 <f_read+0x120>
 80039bc:	461d      	mov	r5, r3
 80039be:	e764      	b.n	800388a <f_read+0x7a>
		LEAVE_FF(fp->fs, FR_DENIED);
 80039c0:	2507      	movs	r5, #7
 80039c2:	e762      	b.n	800388a <f_read+0x7a>

080039c4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80039c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039c8:	469b      	mov	fp, r3
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80039ca:	2300      	movs	r3, #0
 80039cc:	f8cb 3000 	str.w	r3, [fp]
{
 80039d0:	4604      	mov	r4, r0
 80039d2:	4689      	mov	r9, r1
 80039d4:	4690      	mov	r8, r2

	res = validate(fp);						/* Check validity */
 80039d6:	f7ff f810 	bl	80029fa <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80039da:	4605      	mov	r5, r0
 80039dc:	bb58      	cbnz	r0, 8003a36 <f_write+0x72>
	if (fp->err)							/* Check error */
 80039de:	f894 3407 	ldrb.w	r3, [r4, #1031]	; 0x407
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f040 80ed 	bne.w	8003bc2 <f_write+0x1fe>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80039e8:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 80039ec:	0799      	lsls	r1, r3, #30
 80039ee:	f140 80ea 	bpl.w	8003bc6 <f_write+0x202>
		LEAVE_FF(fp->fs, FR_DENIED);
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 80039f2:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
 80039f6:	eb18 0f03 	cmn.w	r8, r3
 80039fa:	f0c0 808d 	bcc.w	8003b18 <f_write+0x154>
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 80039fe:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
 8003a02:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
 8003a06:	4293      	cmp	r3, r2
 8003a08:	f200 80d8 	bhi.w	8003bbc <f_write+0x1f8>
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8003a0c:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003a10:	f043 0320 	orr.w	r3, r3, #32
 8003a14:	f884 3406 	strb.w	r3, [r4, #1030]	; 0x406
 8003a18:	e00d      	b.n	8003a36 <f_write+0x72>
					if (fp->cltbl)
 8003a1a:	f8d4 3424 	ldr.w	r3, [r4, #1060]	; 0x424
 8003a1e:	b173      	cbz	r3, 8003a3e <f_write+0x7a>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003a20:	4620      	mov	r0, r4
 8003a22:	f7fe ffbb 	bl	800299c <clmt_clust>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003a26:	4601      	mov	r1, r0
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003a28:	2800      	cmp	r0, #0
 8003a2a:	d0e8      	beq.n	80039fe <f_write+0x3a>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8003a2c:	2901      	cmp	r1, #1
 8003a2e:	d109      	bne.n	8003a44 <f_write+0x80>
 8003a30:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003a32:	f884 5407 	strb.w	r5, [r4, #1031]	; 0x407

	LEAVE_FF(fp->fs, FR_OK);
}
 8003a36:	4628      	mov	r0, r5
 8003a38:	b003      	add	sp, #12
 8003a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003a3e:	f8d4 1414 	ldr.w	r1, [r4, #1044]	; 0x414
 8003a42:	e088      	b.n	8003b56 <f_write+0x192>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003a44:	1c4a      	adds	r2, r1, #1
 8003a46:	d101      	bne.n	8003a4c <f_write+0x88>
 8003a48:	2501      	movs	r5, #1
 8003a4a:	e7f2      	b.n	8003a32 <f_write+0x6e>
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8003a4c:	f8d4 3410 	ldr.w	r3, [r4, #1040]	; 0x410
				fp->clust = clst;			/* Update current cluster */
 8003a50:	f8c4 1414 	str.w	r1, [r4, #1044]	; 0x414
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8003a54:	b90b      	cbnz	r3, 8003a5a <f_write+0x96>
 8003a56:	f8c4 1410 	str.w	r1, [r4, #1040]	; 0x410
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8003a5a:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003a5e:	065b      	lsls	r3, r3, #25
 8003a60:	d511      	bpl.n	8003a86 <f_write+0xc2>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003a62:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8003a66:	2301      	movs	r3, #1
 8003a68:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	f890 0401 	ldrb.w	r0, [r0, #1025]	; 0x401
 8003a72:	f7fe febb 	bl	80027ec <disk_write>
 8003a76:	2800      	cmp	r0, #0
 8003a78:	d1e6      	bne.n	8003a48 <f_write+0x84>
				fp->flag &= ~FA__DIRTY;
 8003a7a:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003a7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a82:	f884 3406 	strb.w	r3, [r4, #1030]	; 0x406
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8003a86:	f8d4 a400 	ldr.w	sl, [r4, #1024]	; 0x400
 8003a8a:	f8d4 1414 	ldr.w	r1, [r4, #1044]	; 0x414
 8003a8e:	4650      	mov	r0, sl
 8003a90:	f7ff fa06 	bl	8002ea0 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8003a94:	2800      	cmp	r0, #0
 8003a96:	d0cb      	beq.n	8003a30 <f_write+0x6c>
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8003a98:	f8ba 740a 	ldrh.w	r7, [sl, #1034]	; 0x40a
			sect += csect;
 8003a9c:	9b01      	ldr	r3, [sp, #4]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8003a9e:	fbb8 f7f7 	udiv	r7, r8, r7
			sect += csect;
 8003aa2:	18c6      	adds	r6, r0, r3
			if (cc) {						/* Write maximum contiguous sectors directly */
 8003aa4:	2f00      	cmp	r7, #0
 8003aa6:	d059      	beq.n	8003b5c <f_write+0x198>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8003aa8:	9a01      	ldr	r2, [sp, #4]
 8003aaa:	f89a 3402 	ldrb.w	r3, [sl, #1026]	; 0x402
 8003aae:	443a      	add	r2, r7
 8003ab0:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
 8003ab2:	bf88      	it	hi
 8003ab4:	9a01      	ldrhi	r2, [sp, #4]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8003ab6:	4649      	mov	r1, r9
					cc = fp->fs->csize - csect;
 8003ab8:	bf88      	it	hi
 8003aba:	1a9f      	subhi	r7, r3, r2
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8003abc:	463b      	mov	r3, r7
 8003abe:	4632      	mov	r2, r6
 8003ac0:	f89a 0401 	ldrb.w	r0, [sl, #1025]	; 0x401
 8003ac4:	f7fe fe92 	bl	80027ec <disk_write>
 8003ac8:	2800      	cmp	r0, #0
 8003aca:	d1bd      	bne.n	8003a48 <f_write+0x84>
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8003acc:	f8d4 1418 	ldr.w	r1, [r4, #1048]	; 0x418
 8003ad0:	1b89      	subs	r1, r1, r6
 8003ad2:	428f      	cmp	r7, r1
 8003ad4:	d90e      	bls.n	8003af4 <f_write+0x130>
 8003ad6:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8003ada:	4620      	mov	r0, r4
 8003adc:	f8b3 240a 	ldrh.w	r2, [r3, #1034]	; 0x40a
 8003ae0:	fb02 9101 	mla	r1, r2, r1, r9
 8003ae4:	f7fe fe9c 	bl	8002820 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8003ae8:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003aec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003af0:	f884 3406 	strb.w	r3, [r4, #1030]	; 0x406
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8003af4:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 8003af8:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8003afc:	435f      	muls	r7, r3
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8003afe:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
 8003b02:	44b9      	add	r9, r7
 8003b04:	443b      	add	r3, r7
 8003b06:	f8c4 3408 	str.w	r3, [r4, #1032]	; 0x408
 8003b0a:	f8db 3000 	ldr.w	r3, [fp]
 8003b0e:	eba8 0807 	sub.w	r8, r8, r7
 8003b12:	443b      	add	r3, r7
 8003b14:	f8cb 3000 	str.w	r3, [fp]
 8003b18:	f8d4 1408 	ldr.w	r1, [r4, #1032]	; 0x408
	for ( ;  btw;							/* Repeat until all data written */
 8003b1c:	f1b8 0f00 	cmp.w	r8, #0
 8003b20:	f43f af6d 	beq.w	80039fe <f_write+0x3a>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8003b24:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8003b28:	f8b0 240a 	ldrh.w	r2, [r0, #1034]	; 0x40a
 8003b2c:	fbb1 f6f2 	udiv	r6, r1, r2
 8003b30:	fb02 1216 	mls	r2, r2, r6, r1
 8003b34:	bb42      	cbnz	r2, 8003b88 <f_write+0x1c4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8003b36:	f890 3402 	ldrb.w	r3, [r0, #1026]	; 0x402
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	4033      	ands	r3, r6
			if (!csect) {					/* On the cluster boundary? */
 8003b3e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8003b42:	9301      	str	r3, [sp, #4]
 8003b44:	d189      	bne.n	8003a5a <f_write+0x96>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8003b46:	2900      	cmp	r1, #0
 8003b48:	f47f af67 	bne.w	8003a1a <f_write+0x56>
					clst = fp->sclust;		/* Follow from the origin */
 8003b4c:	f8d4 1410 	ldr.w	r1, [r4, #1040]	; 0x410
					if (clst == 0)			/* When no cluster is allocated, */
 8003b50:	2900      	cmp	r1, #0
 8003b52:	f47f af6b 	bne.w	8003a2c <f_write+0x68>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003b56:	f7ff fb1a 	bl	800318e <create_chain>
 8003b5a:	e764      	b.n	8003a26 <f_write+0x62>
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8003b5c:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
 8003b60:	429e      	cmp	r6, r3
 8003b62:	d00f      	beq.n	8003b84 <f_write+0x1c0>
				if (fp->fptr < fp->fsize &&
 8003b64:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
 8003b68:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d909      	bls.n	8003b84 <f_write+0x1c0>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8003b70:	2301      	movs	r3, #1
 8003b72:	4632      	mov	r2, r6
 8003b74:	4621      	mov	r1, r4
 8003b76:	f89a 0401 	ldrb.w	r0, [sl, #1025]	; 0x401
 8003b7a:	f7fe fe29 	bl	80027d0 <disk_read>
				if (fp->fptr < fp->fsize &&
 8003b7e:	2800      	cmp	r0, #0
 8003b80:	f47f af62 	bne.w	8003a48 <f_write+0x84>
			fp->dsect = sect;
 8003b84:	f8c4 6418 	str.w	r6, [r4, #1048]	; 0x418
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8003b88:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8003b8c:	4649      	mov	r1, r9
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8003b8e:	f8b3 740a 	ldrh.w	r7, [r3, #1034]	; 0x40a
 8003b92:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
 8003b96:	fbb3 f0f7 	udiv	r0, r3, r7
 8003b9a:	fb07 3010 	mls	r0, r7, r0, r3
 8003b9e:	1a3f      	subs	r7, r7, r0
 8003ba0:	4547      	cmp	r7, r8
 8003ba2:	bf28      	it	cs
 8003ba4:	4647      	movcs	r7, r8
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8003ba6:	4420      	add	r0, r4
 8003ba8:	463a      	mov	r2, r7
 8003baa:	f7fe fe39 	bl	8002820 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8003bae:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003bb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bb6:	f884 3406 	strb.w	r3, [r4, #1030]	; 0x406
 8003bba:	e7a0      	b.n	8003afe <f_write+0x13a>
	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8003bbc:	f8c4 340c 	str.w	r3, [r4, #1036]	; 0x40c
 8003bc0:	e724      	b.n	8003a0c <f_write+0x48>
 8003bc2:	461d      	mov	r5, r3
 8003bc4:	e737      	b.n	8003a36 <f_write+0x72>
		LEAVE_FF(fp->fs, FR_DENIED);
 8003bc6:	2507      	movs	r5, #7
 8003bc8:	e735      	b.n	8003a36 <f_write+0x72>

08003bca <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8003bca:	b570      	push	{r4, r5, r6, lr}
 8003bcc:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8003bce:	f7fe ff14 	bl	80029fa <validate>
	if (res == FR_OK) {
 8003bd2:	2800      	cmp	r0, #0
 8003bd4:	d158      	bne.n	8003c88 <f_sync+0xbe>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8003bd6:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003bda:	069a      	lsls	r2, r3, #26
 8003bdc:	d554      	bpl.n	8003c88 <f_sync+0xbe>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8003bde:	065b      	lsls	r3, r3, #25
 8003be0:	d511      	bpl.n	8003c06 <f_sync+0x3c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003be2:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8003be6:	2301      	movs	r3, #1
 8003be8:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
 8003bec:	4621      	mov	r1, r4
 8003bee:	f890 0401 	ldrb.w	r0, [r0, #1025]	; 0x401
 8003bf2:	f7fe fdfb 	bl	80027ec <disk_write>
 8003bf6:	2800      	cmp	r0, #0
 8003bf8:	d145      	bne.n	8003c86 <f_sync+0xbc>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8003bfa:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
 8003bfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c02:	f884 3406 	strb.w	r3, [r4, #1030]	; 0x406
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8003c06:	f8d4 141c 	ldr.w	r1, [r4, #1052]	; 0x41c
 8003c0a:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8003c0e:	f7fe ff49 	bl	8002aa4 <move_window>
 8003c12:	4606      	mov	r6, r0
			if (res == FR_OK) {
 8003c14:	bbc0      	cbnz	r0, 8003c88 <f_sync+0xbe>
				dir = fp->dir_ptr;
 8003c16:	f8d4 5420 	ldr.w	r5, [r4, #1056]	; 0x420
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8003c1a:	7aeb      	ldrb	r3, [r5, #11]
 8003c1c:	f043 0320 	orr.w	r3, r3, #32
 8003c20:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8003c22:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
 8003c26:	772b      	strb	r3, [r5, #28]
 8003c28:	f8b4 340c 	ldrh.w	r3, [r4, #1036]	; 0x40c
 8003c2c:	0a1b      	lsrs	r3, r3, #8
 8003c2e:	776b      	strb	r3, [r5, #29]
 8003c30:	f8b4 340e 	ldrh.w	r3, [r4, #1038]	; 0x40e
 8003c34:	77ab      	strb	r3, [r5, #30]
 8003c36:	f894 340f 	ldrb.w	r3, [r4, #1039]	; 0x40f
 8003c3a:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8003c3c:	f8d4 3410 	ldr.w	r3, [r4, #1040]	; 0x410
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003c40:	76ab      	strb	r3, [r5, #26]
 8003c42:	f3c3 2207 	ubfx	r2, r3, #8, #8
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003c46:	0c1b      	lsrs	r3, r3, #16
 8003c48:	752b      	strb	r3, [r5, #20]
 8003c4a:	0a1b      	lsrs	r3, r3, #8
 8003c4c:	756b      	strb	r3, [r5, #21]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003c4e:	76ea      	strb	r2, [r5, #27]
				tm = GET_FATTIME();							/* Update updated time */
 8003c50:	f002 f97e 	bl	8005f50 <get_fattime>
				ST_DWORD(dir + DIR_WrtTime, tm);
 8003c54:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8003c58:	75a8      	strb	r0, [r5, #22]
 8003c5a:	75eb      	strb	r3, [r5, #23]
 8003c5c:	0c03      	lsrs	r3, r0, #16
 8003c5e:	0e00      	lsrs	r0, r0, #24
 8003c60:	762b      	strb	r3, [r5, #24]
 8003c62:	7668      	strb	r0, [r5, #25]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8003c64:	74ae      	strb	r6, [r5, #18]
 8003c66:	74ee      	strb	r6, [r5, #19]
				fp->flag &= ~FA__WRITTEN;
 8003c68:	f894 3406 	ldrb.w	r3, [r4, #1030]	; 0x406
				fp->fs->wflag = 1;
 8003c6c:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
				fp->flag &= ~FA__WRITTEN;
 8003c70:	f023 0320 	bic.w	r3, r3, #32
 8003c74:	f884 3406 	strb.w	r3, [r4, #1030]	; 0x406
				fp->fs->wflag = 1;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	f880 3404 	strb.w	r3, [r0, #1028]	; 0x404
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 8003c7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				res = sync_fs(fp->fs);
 8003c82:	f7ff b8b7 	b.w	8002df4 <sync_fs>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8003c86:	2001      	movs	r0, #1
}
 8003c88:	bd70      	pop	{r4, r5, r6, pc}

08003c8a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8003c8a:	b510      	push	{r4, lr}
 8003c8c:	4604      	mov	r4, r0
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8003c8e:	f7ff ff9c 	bl	8003bca <f_sync>
	if (res == FR_OK)
 8003c92:	b950      	cbnz	r0, 8003caa <f_close+0x20>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8003c94:	4620      	mov	r0, r4
 8003c96:	f7fe feb0 	bl	80029fa <validate>
		if (res == FR_OK) {
 8003c9a:	b930      	cbnz	r0, 8003caa <f_close+0x20>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8003c9c:	f8d4 0428 	ldr.w	r0, [r4, #1064]	; 0x428
 8003ca0:	f7fe fe5c 	bl	800295c <dec_lock>
			if (res == FR_OK)
 8003ca4:	b908      	cbnz	r0, 8003caa <f_close+0x20>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8003ca6:	f8c4 0400 	str.w	r0, [r4, #1024]	; 0x400
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8003caa:	bd10      	pop	{r4, pc}

08003cac <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8003cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cb0:	f2ad 4d54 	subw	sp, sp, #1108	; 0x454
 8003cb4:	9007      	str	r0, [sp, #28]
	FRESULT res;
	DIR dj;
	BYTE *dir, n;
	DWORD dsc, dcl, pcl, tm = GET_FATTIME();
 8003cb6:	f002 f94b 	bl	8005f50 <get_fattime>
	DEFINE_NAMEBUF;


	/* Get logical drive number */
	res = find_volume(&dj.fs, &path, 1);
 8003cba:	2201      	movs	r2, #1
	DWORD dsc, dcl, pcl, tm = GET_FATTIME();
 8003cbc:	4607      	mov	r7, r0
	res = find_volume(&dj.fs, &path, 1);
 8003cbe:	a907      	add	r1, sp, #28
 8003cc0:	f50d 6086 	add.w	r0, sp, #1072	; 0x430
 8003cc4:	f7fe ff38 	bl	8002b38 <find_volume>
 8003cc8:	4605      	mov	r5, r0
 8003cca:	4604      	mov	r4, r0
	if (res == FR_OK) {
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	f040 80c8 	bne.w	8003e62 <f_mkdir+0x1b6>
		INIT_BUF(dj);
 8003cd2:	ab09      	add	r3, sp, #36	; 0x24
		res = follow_path(&dj, path);			/* Follow the file path */
 8003cd4:	9907      	ldr	r1, [sp, #28]
 8003cd6:	a80c      	add	r0, sp, #48	; 0x30
		INIT_BUF(dj);
 8003cd8:	f8cd 3448 	str.w	r3, [sp, #1096]	; 0x448
		res = follow_path(&dj, path);			/* Follow the file path */
 8003cdc:	f7ff fb46 	bl	800336c <follow_path>
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8003ce0:	4605      	mov	r5, r0
 8003ce2:	2800      	cmp	r0, #0
 8003ce4:	f000 80c6 	beq.w	8003e74 <f_mkdir+0x1c8>
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT))
			res = FR_INVALID_NAME;
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8003ce8:	2804      	cmp	r0, #4
 8003cea:	f040 80ba 	bne.w	8003e62 <f_mkdir+0x1b6>
			dcl = create_chain(dj.fs, 0);		/* Allocate a cluster for the new directory table */
 8003cee:	4621      	mov	r1, r4
 8003cf0:	f8dd 0430 	ldr.w	r0, [sp, #1072]	; 0x430
 8003cf4:	f7ff fa4b 	bl	800318e <create_chain>
			res = FR_OK;
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8003cf8:	4606      	mov	r6, r0
 8003cfa:	2800      	cmp	r0, #0
 8003cfc:	f000 80ab 	beq.w	8003e56 <f_mkdir+0x1aa>
			if (dcl == 1) res = FR_INT_ERR;
 8003d00:	2801      	cmp	r0, #1
 8003d02:	f000 80b3 	beq.w	8003e6c <f_mkdir+0x1c0>
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8003d06:	1c43      	adds	r3, r0, #1
 8003d08:	f000 80b2 	beq.w	8003e70 <f_mkdir+0x1c4>
			if (res == FR_OK)					/* Flush FAT */
				res = sync_window(dj.fs);
 8003d0c:	f8dd 0430 	ldr.w	r0, [sp, #1072]	; 0x430
 8003d10:	f7fe fec1 	bl	8002a96 <sync_window>
			if (res == FR_OK) {					/* Initialize the new directory table */
 8003d14:	4605      	mov	r5, r0
 8003d16:	2800      	cmp	r0, #0
 8003d18:	f040 809e 	bne.w	8003e58 <f_mkdir+0x1ac>
				dsc = clust2sect(dj.fs, dcl);
 8003d1c:	f8dd 4430 	ldr.w	r4, [sp, #1072]	; 0x430
 8003d20:	4631      	mov	r1, r6
 8003d22:	4620      	mov	r0, r4
 8003d24:	f7ff f8bc 	bl	8002ea0 <clust2sect>
				dir = dj.fs->win.d8;
				mem_set(dir, 0, SS(dj.fs));
 8003d28:	4629      	mov	r1, r5
				dsc = clust2sect(dj.fs, dcl);
 8003d2a:	9006      	str	r0, [sp, #24]
				mem_set(dir, 0, SS(dj.fs));
 8003d2c:	f8b4 240a 	ldrh.w	r2, [r4, #1034]	; 0x40a
 8003d30:	4620      	mov	r0, r4
 8003d32:	f7fe fd7f 	bl	8002834 <mem_set>
				mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8003d36:	220b      	movs	r2, #11
 8003d38:	2120      	movs	r1, #32
 8003d3a:	4620      	mov	r0, r4
 8003d3c:	f7fe fd7a 	bl	8002834 <mem_set>
				dir[DIR_Name] = '.';
				dir[DIR_Attr] = AM_DIR;
 8003d40:	2210      	movs	r2, #16
				dir[DIR_Name] = '.';
 8003d42:	252e      	movs	r5, #46	; 0x2e
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003d44:	fa26 f802 	lsr.w	r8, r6, r2
				dir[DIR_Attr] = AM_DIR;
 8003d48:	72e2      	strb	r2, [r4, #11]
				ST_DWORD(dir + DIR_WrtTime, tm);
				st_clust(dir, dcl);
				mem_cpy(dir + SZ_DIRE, dir, SZ_DIRE); 	/* Create ".." entry */
 8003d4a:	2220      	movs	r2, #32
				ST_DWORD(dir + DIR_WrtTime, tm);
 8003d4c:	b2fb      	uxtb	r3, r7
 8003d4e:	9301      	str	r3, [sp, #4]
 8003d50:	75a3      	strb	r3, [r4, #22]
 8003d52:	f3c7 2307 	ubfx	r3, r7, #8, #8
 8003d56:	9302      	str	r3, [sp, #8]
 8003d58:	75e3      	strb	r3, [r4, #23]
 8003d5a:	f3c7 4307 	ubfx	r3, r7, #16, #8
 8003d5e:	9303      	str	r3, [sp, #12]
 8003d60:	7623      	strb	r3, [r4, #24]
 8003d62:	0e3b      	lsrs	r3, r7, #24
 8003d64:	9304      	str	r3, [sp, #16]
 8003d66:	7663      	strb	r3, [r4, #25]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003d68:	fa5f fb88 	uxtb.w	fp, r8
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003d6c:	b2f3      	uxtb	r3, r6
 8003d6e:	f3c6 2a07 	ubfx	sl, r6, #8, #8
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003d72:	ea4f 2818 	mov.w	r8, r8, lsr #8
				mem_cpy(dir + SZ_DIRE, dir, SZ_DIRE); 	/* Create ".." entry */
 8003d76:	18a0      	adds	r0, r4, r2
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003d78:	76a3      	strb	r3, [r4, #26]
				mem_cpy(dir + SZ_DIRE, dir, SZ_DIRE); 	/* Create ".." entry */
 8003d7a:	4621      	mov	r1, r4
				dir[DIR_Name] = '.';
 8003d7c:	7025      	strb	r5, [r4, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003d7e:	f884 a01b 	strb.w	sl, [r4, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003d82:	f884 b014 	strb.w	fp, [r4, #20]
 8003d86:	f884 8015 	strb.w	r8, [r4, #21]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003d8a:	9305      	str	r3, [sp, #20]
				mem_cpy(dir + SZ_DIRE, dir, SZ_DIRE); 	/* Create ".." entry */
 8003d8c:	f7fe fd48 	bl	8002820 <mem_cpy>
				dir[SZ_DIRE + 1] = '.'; pcl = dj.sclust;
 8003d90:	f884 5021 	strb.w	r5, [r4, #33]	; 0x21
				if (dj.fs->fs_type == FS_FAT32 && pcl == dj.fs->dirbase)
 8003d94:	f8dd 1430 	ldr.w	r1, [sp, #1072]	; 0x430
				dir[SZ_DIRE + 1] = '.'; pcl = dj.sclust;
 8003d98:	f8dd 2438 	ldr.w	r2, [sp, #1080]	; 0x438
				if (dj.fs->fs_type == FS_FAT32 && pcl == dj.fs->dirbase)
 8003d9c:	f891 0400 	ldrb.w	r0, [r1, #1024]	; 0x400
 8003da0:	9b06      	ldr	r3, [sp, #24]
 8003da2:	2803      	cmp	r0, #3
 8003da4:	d104      	bne.n	8003db0 <f_mkdir+0x104>
 8003da6:	f8d1 1424 	ldr.w	r1, [r1, #1060]	; 0x424
					pcl = 0;
 8003daa:	4291      	cmp	r1, r2
 8003dac:	bf08      	it	eq
 8003dae:	2200      	moveq	r2, #0
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003db0:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8003db4:	f3c2 2107 	ubfx	r1, r2, #8, #8
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003db8:	0c12      	lsrs	r2, r2, #16
 8003dba:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
 8003dbe:	0a12      	lsrs	r2, r2, #8
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003dc0:	f884 103b 	strb.w	r1, [r4, #59]	; 0x3b
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003dc4:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
				st_clust(dir + SZ_DIRE, pcl);
				for (n = dj.fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8003dc8:	af0c      	add	r7, sp, #48	; 0x30
 8003dca:	f8d7 2400 	ldr.w	r2, [r7, #1024]	; 0x400
 8003dce:	f892 9402 	ldrb.w	r9, [r2, #1026]	; 0x402
 8003dd2:	f1b9 0f00 	cmp.w	r9, #0
 8003dd6:	d122      	bne.n	8003e1e <f_mkdir+0x172>
					res = sync_window(dj.fs);
					if (res != FR_OK) break;
					mem_set(dir, 0, SS(dj.fs));
				}
			}
			if (res == FR_OK) res = dir_register(&dj);	/* Register the object to the directoy */
 8003dd8:	4638      	mov	r0, r7
 8003dda:	f7ff fb95 	bl	8003508 <dir_register>
			if (res != FR_OK) {
 8003dde:	4605      	mov	r5, r0
 8003de0:	2800      	cmp	r0, #0
 8003de2:	d139      	bne.n	8003e58 <f_mkdir+0x1ac>
				remove_chain(dj.fs, dcl);			/* Could not register, remove cluster chain */
			} else {
				dir = dj.dir;
				dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8003de4:	2210      	movs	r2, #16
				dir = dj.dir;
 8003de6:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
				dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8003dea:	72da      	strb	r2, [r3, #11]
				ST_DWORD(dir + DIR_WrtTime, tm);	/* Created time */
 8003dec:	9a01      	ldr	r2, [sp, #4]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003dee:	f883 a01b 	strb.w	sl, [r3, #27]
				ST_DWORD(dir + DIR_WrtTime, tm);	/* Created time */
 8003df2:	759a      	strb	r2, [r3, #22]
 8003df4:	9a02      	ldr	r2, [sp, #8]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003df6:	f883 b014 	strb.w	fp, [r3, #20]
				ST_DWORD(dir + DIR_WrtTime, tm);	/* Created time */
 8003dfa:	75da      	strb	r2, [r3, #23]
 8003dfc:	9a03      	ldr	r2, [sp, #12]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003dfe:	f883 8015 	strb.w	r8, [r3, #21]
				ST_DWORD(dir + DIR_WrtTime, tm);	/* Created time */
 8003e02:	761a      	strb	r2, [r3, #24]
 8003e04:	9a04      	ldr	r2, [sp, #16]
 8003e06:	765a      	strb	r2, [r3, #25]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003e08:	9a05      	ldr	r2, [sp, #20]
 8003e0a:	769a      	strb	r2, [r3, #26]
				st_clust(dir, dcl);					/* Table start cluster */
				dj.fs->wflag = 1;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	f8d7 0400 	ldr.w	r0, [r7, #1024]	; 0x400
 8003e12:	f880 3404 	strb.w	r3, [r0, #1028]	; 0x404
				res = sync_fs(dj.fs);
 8003e16:	f7fe ffed 	bl	8002df4 <sync_fs>
 8003e1a:	4605      	mov	r5, r0
 8003e1c:	e021      	b.n	8003e62 <f_mkdir+0x1b6>
					dj.fs->winsect = dsc++;
 8003e1e:	f8d7 0400 	ldr.w	r0, [r7, #1024]	; 0x400
 8003e22:	1c5a      	adds	r2, r3, #1
 8003e24:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
					dj.fs->wflag = 1;
 8003e28:	f04f 0301 	mov.w	r3, #1
 8003e2c:	f880 3404 	strb.w	r3, [r0, #1028]	; 0x404
					dj.fs->winsect = dsc++;
 8003e30:	9206      	str	r2, [sp, #24]
 8003e32:	f7fe fe07 	bl	8002a44 <sync_window.part.2>
					if (res != FR_OK) break;
 8003e36:	4605      	mov	r5, r0
 8003e38:	b970      	cbnz	r0, 8003e58 <f_mkdir+0x1ac>
					mem_set(dir, 0, SS(dj.fs));
 8003e3a:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 8003e3e:	4601      	mov	r1, r0
 8003e40:	f8b3 240a 	ldrh.w	r2, [r3, #1034]	; 0x40a
 8003e44:	4620      	mov	r0, r4
				for (n = dj.fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8003e46:	f109 39ff 	add.w	r9, r9, #4294967295
					mem_set(dir, 0, SS(dj.fs));
 8003e4a:	f7fe fcf3 	bl	8002834 <mem_set>
				for (n = dj.fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8003e4e:	fa5f f989 	uxtb.w	r9, r9
					dj.fs->winsect = dsc++;
 8003e52:	9b06      	ldr	r3, [sp, #24]
 8003e54:	e7bd      	b.n	8003dd2 <f_mkdir+0x126>
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8003e56:	2507      	movs	r5, #7
				remove_chain(dj.fs, dcl);			/* Could not register, remove cluster chain */
 8003e58:	4631      	mov	r1, r6
 8003e5a:	f8dd 0430 	ldr.w	r0, [sp, #1072]	; 0x430
 8003e5e:	f7ff fb8e 	bl	800357e <remove_chain>
		}
		FREE_BUF();
	}

	LEAVE_FF(dj.fs, res);
}
 8003e62:	4628      	mov	r0, r5
 8003e64:	f20d 4d54 	addw	sp, sp, #1108	; 0x454
 8003e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (dcl == 1) res = FR_INT_ERR;
 8003e6c:	2502      	movs	r5, #2
 8003e6e:	e7f3      	b.n	8003e58 <f_mkdir+0x1ac>
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8003e70:	2501      	movs	r5, #1
 8003e72:	e7f1      	b.n	8003e58 <f_mkdir+0x1ac>
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8003e74:	2508      	movs	r5, #8
	LEAVE_FF(dj.fs, res);
 8003e76:	e7f4      	b.n	8003e62 <f_mkdir+0x1b6>

08003e78 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8003e78:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003e7c:	4606      	mov	r6, r0
 8003e7e:	4690      	mov	r8, r2
	int n = 0;
	TCHAR c, *p = buff;
 8003e80:	4605      	mov	r5, r0
	int n = 0;
 8003e82:	2400      	movs	r4, #0
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8003e84:	1e4f      	subs	r7, r1, #1
 8003e86:	42bc      	cmp	r4, r7
 8003e88:	da12      	bge.n	8003eb0 <f_gets+0x38>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8003e8a:	ab01      	add	r3, sp, #4
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	4669      	mov	r1, sp
 8003e90:	4640      	mov	r0, r8
 8003e92:	f7ff fcbd 	bl	8003810 <f_read>
		if (rc != 1) break;
 8003e96:	9b01      	ldr	r3, [sp, #4]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d109      	bne.n	8003eb0 <f_gets+0x38>
		c = s[0];
 8003e9c:	f89d 3000 	ldrb.w	r3, [sp]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8003ea0:	2b0d      	cmp	r3, #13
 8003ea2:	d0f0      	beq.n	8003e86 <f_gets+0xe>
		*p++ = c;
		n++;
		if (c == '\n') break;		/* Break on EOL */
 8003ea4:	2b0a      	cmp	r3, #10
		*p++ = c;
 8003ea6:	f805 3b01 	strb.w	r3, [r5], #1
		n++;
 8003eaa:	f104 0401 	add.w	r4, r4, #1
		if (c == '\n') break;		/* Break on EOL */
 8003eae:	d1ea      	bne.n	8003e86 <f_gets+0xe>
	}
	*p = 0;
 8003eb0:	2300      	movs	r3, #0
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8003eb2:	429c      	cmp	r4, r3
}
 8003eb4:	bf14      	ite	ne
 8003eb6:	4630      	movne	r0, r6
 8003eb8:	4618      	moveq	r0, r3
	*p = 0;
 8003eba:	702b      	strb	r3, [r5, #0]
}
 8003ebc:	b002      	add	sp, #8
 8003ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003ec4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8003ec4:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;
  
  if(disk.nbr <= _VOLUMES)
 8003ec6:	4b0f      	ldr	r3, [pc, #60]	; (8003f04 <FATFS_LinkDriverEx+0x40>)
 8003ec8:	7a5c      	ldrb	r4, [r3, #9]
 8003eca:	2c01      	cmp	r4, #1
 8003ecc:	d818      	bhi.n	8003f00 <FATFS_LinkDriverEx+0x3c>
  {
    disk.is_initialized[disk.nbr] = 0;
 8003ece:	2400      	movs	r4, #0
 8003ed0:	7a5d      	ldrb	r5, [r3, #9]
 8003ed2:	b2ed      	uxtb	r5, r5
 8003ed4:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;  
 8003ed6:	7a5d      	ldrb	r5, [r3, #9]
 8003ed8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8003edc:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;  
 8003ede:	7a58      	ldrb	r0, [r3, #9]
 8003ee0:	4418      	add	r0, r3
 8003ee2:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8003ee4:	7a5a      	ldrb	r2, [r3, #9]
 8003ee6:	b2d2      	uxtb	r2, r2
 8003ee8:	1c50      	adds	r0, r2, #1
 8003eea:	b2c0      	uxtb	r0, r0
 8003eec:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8003eee:	233a      	movs	r3, #58	; 0x3a
 8003ef0:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8003ef2:	232f      	movs	r3, #47	; 0x2f
    path[3] = 0;
 8003ef4:	4620      	mov	r0, r4
    path[0] = DiskNum + '0';
 8003ef6:	3230      	adds	r2, #48	; 0x30
 8003ef8:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8003efa:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8003efc:	70cc      	strb	r4, [r1, #3]
    ret = 0;
  }
  
  return ret;
}
 8003efe:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8003f00:	2001      	movs	r0, #1
 8003f02:	e7fc      	b.n	8003efe <FATFS_LinkDriverEx+0x3a>
 8003f04:	200000e4 	.word	0x200000e4

08003f08 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f7ff bfdb 	b.w	8003ec4 <FATFS_LinkDriverEx>
	...

08003f10 <CAN_Buffer_Init>:
	can_msg_t Item[CAN_BUFFER_SIZE];
} CAN_Buffer, CAN_Log_Buffer;

void CAN_Buffer_Init(void)
{
	CAN_Buffer.Pointer_Read = 0;
 8003f10:	2300      	movs	r3, #0
 8003f12:	4a02      	ldr	r2, [pc, #8]	; (8003f1c <CAN_Buffer_Init+0xc>)
 8003f14:	6013      	str	r3, [r2, #0]
	CAN_Buffer.Pointer_Write = 0;

	CAN_Log_Buffer.Pointer_Read = 0;
 8003f16:	4a02      	ldr	r2, [pc, #8]	; (8003f20 <CAN_Buffer_Init+0x10>)
 8003f18:	6013      	str	r3, [r2, #0]
	CAN_Log_Buffer.Pointer_Write = 0;
}
 8003f1a:	4770      	bx	lr
 8003f1c:	20000210 	.word	0x20000210
 8003f20:	20000dc0 	.word	0x20000dc0

08003f24 <Generate_Next_FileName>:
		return HAL_BUSY;
	}
}

void Generate_Next_FileName(uint8_t * name, uint8_t * path)
{
 8003f24:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t pie;
	uint8_t piece;
	uint32_t pow10 = 10000000;
	num_file++;

	name[0] = '/';
 8003f26:	242f      	movs	r4, #47	; 0x2f
 8003f28:	7004      	strb	r4, [r0, #0]
	name[1] = path[0];
 8003f2a:	780d      	ldrb	r5, [r1, #0]
	num_file++;
 8003f2c:	4b2b      	ldr	r3, [pc, #172]	; (8003fdc <Generate_Next_FileName+0xb8>)
	name[1] = path[0];
 8003f2e:	7045      	strb	r5, [r0, #1]
	name[2] = path[1];
 8003f30:	784d      	ldrb	r5, [r1, #1]
	num_file++;
 8003f32:	681a      	ldr	r2, [r3, #0]
	name[2] = path[1];
 8003f34:	7085      	strb	r5, [r0, #2]
	name[3] = path[2];
 8003f36:	788d      	ldrb	r5, [r1, #2]
	num_file++;
 8003f38:	3201      	adds	r2, #1
	name[3] = path[2];
 8003f3a:	70c5      	strb	r5, [r0, #3]
	name[4] = path[3];
 8003f3c:	78cd      	ldrb	r5, [r1, #3]
	num_file++;
 8003f3e:	601a      	str	r2, [r3, #0]
	name[4] = path[3];
 8003f40:	7105      	strb	r5, [r0, #4]
	name[5] = path[4];
 8003f42:	790d      	ldrb	r5, [r1, #4]
	for(int i = 0; i < 7; i++)
	{
		piece = pie / pow10;
		pie -= piece * pow10;
		name[i + LOG_NAME_SHIFT] = piece + '0';
		pow10 /= 10;
 8003f44:	260a      	movs	r6, #10
	name[5] = path[4];
 8003f46:	7145      	strb	r5, [r0, #5]
	name[6] = path[5];
 8003f48:	794d      	ldrb	r5, [r1, #5]
 8003f4a:	7185      	strb	r5, [r0, #6]
	name[7] = path[6];
 8003f4c:	798d      	ldrb	r5, [r1, #6]
 8003f4e:	71c5      	strb	r5, [r0, #7]
	name[8] = path[7];
 8003f50:	79c9      	ldrb	r1, [r1, #7]
 8003f52:	f100 0510 	add.w	r5, r0, #16
 8003f56:	7201      	strb	r1, [r0, #8]
	if(num_file > 99999999) num_file = 0;
 8003f58:	4921      	ldr	r1, [pc, #132]	; (8003fe0 <Generate_Next_FileName+0xbc>)
	name[9] = '/';
 8003f5a:	7244      	strb	r4, [r0, #9]
	if(num_file > 99999999) num_file = 0;
 8003f5c:	428a      	cmp	r2, r1
 8003f5e:	bf84      	itt	hi
 8003f60:	2200      	movhi	r2, #0
 8003f62:	601a      	strhi	r2, [r3, #0]
	pie = num_file;
 8003f64:	681b      	ldr	r3, [r3, #0]
	uint32_t pow10 = 10000000;
 8003f66:	4a1f      	ldr	r2, [pc, #124]	; (8003fe4 <Generate_Next_FileName+0xc0>)
 8003f68:	f100 0409 	add.w	r4, r0, #9
		piece = pie / pow10;
 8003f6c:	fbb3 f1f2 	udiv	r1, r3, r2
		pie -= piece * pow10;
 8003f70:	b2cf      	uxtb	r7, r1
		name[i + LOG_NAME_SHIFT] = piece + '0';
 8003f72:	3130      	adds	r1, #48	; 0x30
 8003f74:	f804 1f01 	strb.w	r1, [r4, #1]!
	for(int i = 0; i < 7; i++)
 8003f78:	42a5      	cmp	r5, r4
		pie -= piece * pow10;
 8003f7a:	fb02 3317 	mls	r3, r2, r7, r3
		pow10 /= 10;
 8003f7e:	fbb2 f2f6 	udiv	r2, r2, r6
	for(int i = 0; i < 7; i++)
 8003f82:	d1f3      	bne.n	8003f6c <Generate_Next_FileName+0x48>
	}
	name[7 + LOG_NAME_SHIFT] = pie +'0';
 8003f84:	3330      	adds	r3, #48	; 0x30
 8003f86:	7443      	strb	r3, [r0, #17]
	name[8 + LOG_NAME_SHIFT] = '.';
 8003f88:	232e      	movs	r3, #46	; 0x2e
 8003f8a:	7483      	strb	r3, [r0, #18]
	if(eeprom_settings.fileOutputType == BINARYFILE)
 8003f8c:	4b16      	ldr	r3, [pc, #88]	; (8003fe8 <Generate_Next_FileName+0xc4>)
 8003f8e:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8003f92:	2a01      	cmp	r2, #1
 8003f94:	d108      	bne.n	8003fa8 <Generate_Next_FileName+0x84>
	{
		name[9 + LOG_NAME_SHIFT] = 'L';
 8003f96:	234c      	movs	r3, #76	; 0x4c
 8003f98:	74c3      	strb	r3, [r0, #19]
		name[10 + LOG_NAME_SHIFT] = 'O';
 8003f9a:	234f      	movs	r3, #79	; 0x4f
 8003f9c:	7503      	strb	r3, [r0, #20]
		name[11 + LOG_NAME_SHIFT] = 'G';
 8003f9e:	2347      	movs	r3, #71	; 0x47
	}
	else
	{
		name[9 + LOG_NAME_SHIFT] = 'T';
		name[10 + LOG_NAME_SHIFT] = 'X';
		name[11 + LOG_NAME_SHIFT] = 'T';
 8003fa0:	7543      	strb	r3, [r0, #21]
	}
	name[12 + LOG_NAME_SHIFT] = 0;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	7583      	strb	r3, [r0, #22]
}
 8003fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else if(eeprom_settings.fileOutputType == GVRET_FILE)
 8003fa8:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8003fac:	2a02      	cmp	r2, #2
 8003fae:	d105      	bne.n	8003fbc <Generate_Next_FileName+0x98>
		name[9 + LOG_NAME_SHIFT] = 'C';
 8003fb0:	2343      	movs	r3, #67	; 0x43
 8003fb2:	74c3      	strb	r3, [r0, #19]
		name[10 + LOG_NAME_SHIFT] = 'S';
 8003fb4:	2353      	movs	r3, #83	; 0x53
 8003fb6:	7503      	strb	r3, [r0, #20]
		name[11 + LOG_NAME_SHIFT] = 'V';
 8003fb8:	2356      	movs	r3, #86	; 0x56
 8003fba:	e7f1      	b.n	8003fa0 <Generate_Next_FileName+0x7c>
	else if(eeprom_settings.fileOutputType == CRTD_FILE)
 8003fbc:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003fc0:	2b03      	cmp	r3, #3
 8003fc2:	d105      	bne.n	8003fd0 <Generate_Next_FileName+0xac>
		name[9 + LOG_NAME_SHIFT] = 'C';
 8003fc4:	2343      	movs	r3, #67	; 0x43
 8003fc6:	74c3      	strb	r3, [r0, #19]
		name[10 + LOG_NAME_SHIFT] = 'R';
 8003fc8:	2352      	movs	r3, #82	; 0x52
 8003fca:	7503      	strb	r3, [r0, #20]
		name[11 + LOG_NAME_SHIFT] = 'T';
 8003fcc:	2354      	movs	r3, #84	; 0x54
 8003fce:	e7e7      	b.n	8003fa0 <Generate_Next_FileName+0x7c>
		name[9 + LOG_NAME_SHIFT] = 'T';
 8003fd0:	2354      	movs	r3, #84	; 0x54
		name[10 + LOG_NAME_SHIFT] = 'X';
 8003fd2:	2258      	movs	r2, #88	; 0x58
		name[9 + LOG_NAME_SHIFT] = 'T';
 8003fd4:	74c3      	strb	r3, [r0, #19]
		name[10 + LOG_NAME_SHIFT] = 'X';
 8003fd6:	7502      	strb	r2, [r0, #20]
 8003fd8:	e7e2      	b.n	8003fa0 <Generate_Next_FileName+0x7c>
 8003fda:	bf00      	nop
 8003fdc:	200000f8 	.word	0x200000f8
 8003fe0:	05f5e0ff 	.word	0x05f5e0ff
 8003fe4:	00989680 	.word	0x00989680
 8003fe8:	20000d58 	.word	0x20000d58

08003fec <Generate_Next_Path>:
{
	static uint32_t num_path = 0;
	uint32_t pie;
	uint8_t piece;
	uint32_t pow10 = 10000;
	num_path++;
 8003fec:	4b0f      	ldr	r3, [pc, #60]	; (800402c <Generate_Next_Path+0x40>)
	if(num_path > 99999) num_path = 0;
 8003fee:	4910      	ldr	r1, [pc, #64]	; (8004030 <Generate_Next_Path+0x44>)
	num_path++;
 8003ff0:	681a      	ldr	r2, [r3, #0]
{
 8003ff2:	b5f0      	push	{r4, r5, r6, r7, lr}
	num_path++;
 8003ff4:	3201      	adds	r2, #1
	if(num_path > 99999) num_path = 0;
 8003ff6:	428a      	cmp	r2, r1
 8003ff8:	bf88      	it	hi
 8003ffa:	2200      	movhi	r2, #0
	for(int i = 0; i < 4; i++)
	{
		piece = pie / pow10;
		pie -= piece * pow10;
		name[i + LOG_PATH_SHIFT] = piece + '0';
		pow10 /= 10;
 8003ffc:	260a      	movs	r6, #10
	if(num_path > 99999) num_path = 0;
 8003ffe:	601a      	str	r2, [r3, #0]
	uint32_t pow10 = 10000;
 8004000:	f242 7210 	movw	r2, #10000	; 0x2710
	pie = num_path;
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	1c84      	adds	r4, r0, #2
 8004008:	1d85      	adds	r5, r0, #6
		piece = pie / pow10;
 800400a:	fbb3 f1f2 	udiv	r1, r3, r2
		pie -= piece * pow10;
 800400e:	b2cf      	uxtb	r7, r1
		name[i + LOG_PATH_SHIFT] = piece + '0';
 8004010:	3130      	adds	r1, #48	; 0x30
 8004012:	f804 1f01 	strb.w	r1, [r4, #1]!
	for(int i = 0; i < 4; i++)
 8004016:	42a5      	cmp	r5, r4
		pie -= piece * pow10;
 8004018:	fb02 3317 	mls	r3, r2, r7, r3
		pow10 /= 10;
 800401c:	fbb2 f2f6 	udiv	r2, r2, r6
	for(int i = 0; i < 4; i++)
 8004020:	d1f3      	bne.n	800400a <Generate_Next_Path+0x1e>
	}
	name[4 + LOG_PATH_SHIFT] = pie +'0';
 8004022:	3330      	adds	r3, #48	; 0x30
 8004024:	71c3      	strb	r3, [r0, #7]
	name[5 + LOG_PATH_SHIFT] = 0;
 8004026:	2300      	movs	r3, #0
 8004028:	7203      	strb	r3, [r0, #8]
}
 800402a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800402c:	200000fc 	.word	0x200000fc
 8004030:	0001869f 	.word	0x0001869f

08004034 <CAN_Buffer_Write_Data>:
{
	CAN_Buffer.Pointer_Read = CAN_Buffer.Pointer_Write;
}

HAL_StatusTypeDef CAN_Buffer_Write_Data(can_msg_t msg)
{
 8004034:	b084      	sub	sp, #16
 8004036:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t capacity;
	HAL_StatusTypeDef res;


    if(CAN_Buffer.Pointer_Write >= CAN_Buffer.Pointer_Read)
 8004038:	4f14      	ldr	r7, [pc, #80]	; (800408c <CAN_Buffer_Write_Data+0x58>)
{
 800403a:	ac05      	add	r4, sp, #20
    if(CAN_Buffer.Pointer_Write >= CAN_Buffer.Pointer_Read)
 800403c:	887e      	ldrh	r6, [r7, #2]
{
 800403e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if(CAN_Buffer.Pointer_Write >= CAN_Buffer.Pointer_Read)
 8004042:	883b      	ldrh	r3, [r7, #0]
 8004044:	429e      	cmp	r6, r3
    {
        capacity = CAN_BUFFER_SIZE - (CAN_Buffer.Pointer_Write - CAN_Buffer.Pointer_Read);
 8004046:	bf28      	it	cs
 8004048:	333c      	addcs	r3, #60	; 0x3c
    }
    else
    {
        capacity = CAN_Buffer.Pointer_Read - CAN_Buffer.Pointer_Write;
 800404a:	1b9b      	subs	r3, r3, r6
 800404c:	b29b      	uxth	r3, r3
    }

	if(capacity > 1)
 800404e:	2b01      	cmp	r3, #1
 8004050:	d919      	bls.n	8004086 <CAN_Buffer_Write_Data+0x52>
	{
		CAN_Buffer.Item[CAN_Buffer.Pointer_Write] = msg;
 8004052:	2430      	movs	r4, #48	; 0x30
 8004054:	fb04 7406 	mla	r4, r4, r6, r7
 8004058:	ad05      	add	r5, sp, #20
 800405a:	3408      	adds	r4, #8
 800405c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800405e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004060:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004062:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004064:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
		CAN_Buffer.Pointer_Write = (CAN_Buffer.Pointer_Write < (CAN_BUFFER_SIZE-1)) ? (CAN_Buffer.Pointer_Write + 1) : 0;
 8004068:	2e3a      	cmp	r6, #58	; 0x3a
 800406a:	bf88      	it	hi
 800406c:	2600      	movhi	r6, #0
		CAN_Buffer.Item[CAN_Buffer.Pointer_Write] = msg;
 800406e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		res = HAL_OK;
 8004072:	f04f 0000 	mov.w	r0, #0
		CAN_Buffer.Pointer_Write = (CAN_Buffer.Pointer_Write < (CAN_BUFFER_SIZE-1)) ? (CAN_Buffer.Pointer_Write + 1) : 0;
 8004076:	bf9c      	itt	ls
 8004078:	3601      	addls	r6, #1
 800407a:	b2b6      	uxthls	r6, r6
 800407c:	807e      	strh	r6, [r7, #2]
	else
	{
		res = HAL_BUSY;
	}
	return res;
}
 800407e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8004082:	b004      	add	sp, #16
 8004084:	4770      	bx	lr
		res = HAL_BUSY;
 8004086:	2002      	movs	r0, #2
 8004088:	e7f9      	b.n	800407e <CAN_Buffer_Write_Data+0x4a>
 800408a:	bf00      	nop
 800408c:	20000210 	.word	0x20000210

08004090 <CAN_Log_Buffer_Write_Data>:

HAL_StatusTypeDef CAN_Log_Buffer_Write_Data(can_msg_t msg)
{
 8004090:	b084      	sub	sp, #16
 8004092:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t capacity;
	HAL_StatusTypeDef res;


    if(CAN_Log_Buffer.Pointer_Write >= CAN_Log_Buffer.Pointer_Read)
 8004094:	4f14      	ldr	r7, [pc, #80]	; (80040e8 <CAN_Log_Buffer_Write_Data+0x58>)
{
 8004096:	ac05      	add	r4, sp, #20
    if(CAN_Log_Buffer.Pointer_Write >= CAN_Log_Buffer.Pointer_Read)
 8004098:	887e      	ldrh	r6, [r7, #2]
{
 800409a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if(CAN_Log_Buffer.Pointer_Write >= CAN_Log_Buffer.Pointer_Read)
 800409e:	883b      	ldrh	r3, [r7, #0]
 80040a0:	429e      	cmp	r6, r3
    {
        capacity = CAN_BUFFER_SIZE - (CAN_Log_Buffer.Pointer_Write - CAN_Log_Buffer.Pointer_Read);
 80040a2:	bf28      	it	cs
 80040a4:	333c      	addcs	r3, #60	; 0x3c
    }
    else
    {
        capacity = CAN_Log_Buffer.Pointer_Read - CAN_Log_Buffer.Pointer_Write;
 80040a6:	1b9b      	subs	r3, r3, r6
 80040a8:	b29b      	uxth	r3, r3
    }

	if(capacity > 1)
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d919      	bls.n	80040e2 <CAN_Log_Buffer_Write_Data+0x52>
	{
		CAN_Log_Buffer.Item[CAN_Log_Buffer.Pointer_Write] = msg;
 80040ae:	2430      	movs	r4, #48	; 0x30
 80040b0:	fb04 7406 	mla	r4, r4, r6, r7
 80040b4:	ad05      	add	r5, sp, #20
 80040b6:	3408      	adds	r4, #8
 80040b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
		CAN_Log_Buffer.Pointer_Write = (CAN_Log_Buffer.Pointer_Write < (CAN_BUFFER_SIZE-1)) ? (CAN_Log_Buffer.Pointer_Write + 1) : 0;
 80040c4:	2e3a      	cmp	r6, #58	; 0x3a
 80040c6:	bf88      	it	hi
 80040c8:	2600      	movhi	r6, #0
		CAN_Log_Buffer.Item[CAN_Log_Buffer.Pointer_Write] = msg;
 80040ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		res = HAL_OK;
 80040ce:	f04f 0000 	mov.w	r0, #0
		CAN_Log_Buffer.Pointer_Write = (CAN_Log_Buffer.Pointer_Write < (CAN_BUFFER_SIZE-1)) ? (CAN_Log_Buffer.Pointer_Write + 1) : 0;
 80040d2:	bf9c      	itt	ls
 80040d4:	3601      	addls	r6, #1
 80040d6:	b2b6      	uxthls	r6, r6
 80040d8:	807e      	strh	r6, [r7, #2]
	else
	{
		res = HAL_BUSY;
	}
	return res;
}
 80040da:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80040de:	b004      	add	sp, #16
 80040e0:	4770      	bx	lr
		res = HAL_BUSY;
 80040e2:	2002      	movs	r0, #2
 80040e4:	e7f9      	b.n	80040da <CAN_Log_Buffer_Write_Data+0x4a>
 80040e6:	bf00      	nop
 80040e8:	20000dc0 	.word	0x20000dc0

080040ec <HexTo4bits>:

uint8_t HexTo4bits (uint8_t H)
{
	if (H >= 'a')
 80040ec:	2860      	cmp	r0, #96	; 0x60
 80040ee:	d904      	bls.n	80040fa <HexTo4bits+0xe>
	    H -= 0x27;		// convert chars a-f
 80040f0:	3827      	subs	r0, #39	; 0x27
	else if (H >= 'A')
	    H -= 0x07;		// convert chars A-F
 80040f2:	b2c0      	uxtb	r0, r0
	H -= '0';		// convert chars 0-9
 80040f4:	3830      	subs	r0, #48	; 0x30
	return H;
}
 80040f6:	b2c0      	uxtb	r0, r0
 80040f8:	4770      	bx	lr
	else if (H >= 'A')
 80040fa:	2840      	cmp	r0, #64	; 0x40
 80040fc:	d9fa      	bls.n	80040f4 <HexTo4bits+0x8>
	    H -= 0x07;		// convert chars A-F
 80040fe:	3807      	subs	r0, #7
 8004100:	e7f7      	b.n	80040f2 <HexTo4bits+0x6>

08004102 <HexToShort>:

uint8_t HexToShort (uint8_t H, uint8_t L)
{
	if (H >= 'a')
 8004102:	2860      	cmp	r0, #96	; 0x60
 8004104:	d90c      	bls.n	8004120 <HexToShort+0x1e>
	    H -= 0x27;		// convert chars a-f
 8004106:	3827      	subs	r0, #39	; 0x27
	else if (H >= 'A')
	    H -= 0x07;		// convert chars A-F
 8004108:	b2c0      	uxtb	r0, r0
	H -= '0';		// convert chars 0-9
 800410a:	3830      	subs	r0, #48	; 0x30

	if (L > 0x60)
 800410c:	2960      	cmp	r1, #96	; 0x60
	H -= '0';		// convert chars 0-9
 800410e:	b2c0      	uxtb	r0, r0
	if (L > 0x60)
 8004110:	d90a      	bls.n	8004128 <HexToShort+0x26>
	    L -= 0x27;		// convert chars a-f
 8004112:	3927      	subs	r1, #39	; 0x27
	else if (L > 0x40)
	    L -= 0x07;		// convert chars A-F
 8004114:	b2c9      	uxtb	r1, r1
	L -= 0x30;		// convert chars 0-9
 8004116:	3930      	subs	r1, #48	; 0x30
	return H<<4 | L;
 8004118:	ea41 1000 	orr.w	r0, r1, r0, lsl #4
}
 800411c:	b2c0      	uxtb	r0, r0
 800411e:	4770      	bx	lr
	else if (H >= 'A')
 8004120:	2840      	cmp	r0, #64	; 0x40
 8004122:	d9f2      	bls.n	800410a <HexToShort+0x8>
	    H -= 0x07;		// convert chars A-F
 8004124:	3807      	subs	r0, #7
 8004126:	e7ef      	b.n	8004108 <HexToShort+0x6>
	else if (L > 0x40)
 8004128:	2940      	cmp	r1, #64	; 0x40
 800412a:	d9f4      	bls.n	8004116 <HexToShort+0x14>
	    L -= 0x07;		// convert chars A-F
 800412c:	3907      	subs	r1, #7
 800412e:	e7f1      	b.n	8004114 <HexToShort+0x12>

08004130 <ShortToHex>:
}

void ShortToHex (uint8_t in, uint8_t * out)
{
	uint8_t temp;
	temp = (in >> 4) & 0x0F;
 8004130:	0903      	lsrs	r3, r0, #4
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004132:	2b09      	cmp	r3, #9
	temp = in & 0x0F;
 8004134:	f000 000f 	and.w	r0, r0, #15
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004138:	bf94      	ite	ls
 800413a:	3330      	addls	r3, #48	; 0x30
 800413c:	3337      	addhi	r3, #55	; 0x37
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 800413e:	2809      	cmp	r0, #9
 8004140:	bf94      	ite	ls
 8004142:	3030      	addls	r0, #48	; 0x30
 8004144:	3037      	addhi	r0, #55	; 0x37
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004146:	700b      	strb	r3, [r1, #0]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004148:	7048      	strb	r0, [r1, #1]
}
 800414a:	4770      	bx	lr

0800414c <BuildFrameToUSB>:

uint16_t BuildFrameToUSB (can_msg_t frame, int whichBus, uint8_t * buf)
{
 800414c:	b084      	sub	sp, #16
 800414e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004152:	ac08      	add	r4, sp, #32
 8004154:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t pointer = 0;
    uint8_t temp;

    if (conf.state == LAWICEL_CONNECT)
 8004158:	4b56      	ldr	r3, [pc, #344]	; (80042b4 <BuildFrameToUSB+0x168>)
 800415a:	4607      	mov	r7, r0
 800415c:	e9dd 0809 	ldrd	r0, r8, [sp, #36]	; 0x24
 8004160:	781c      	ldrb	r4, [r3, #0]
{
 8004162:	9a15      	ldr	r2, [sp, #84]	; 0x54
    if (conf.state == LAWICEL_CONNECT)
 8004164:	2c01      	cmp	r4, #1
 8004166:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004168:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800416a:	461e      	mov	r6, r3
 800416c:	d16b      	bne.n	8004246 <BuildFrameToUSB+0xfa>
 800416e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    {
    	if(frame.header.IDE == CAN_ID_STD)//(frame.format == STANDARD)
 8004170:	2900      	cmp	r1, #0
 8004172:	d145      	bne.n	8004200 <BuildFrameToUSB+0xb4>
    	{
    		if(frame.header.RTR == CAN_RTR_DATA)//(frame.type == DATA)
 8004174:	2c00      	cmp	r4, #0
 8004176:	d141      	bne.n	80041fc <BuildFrameToUSB+0xb0>
    		{
    			buf[pointer++] = 't';
 8004178:	2374      	movs	r3, #116	; 0x74
    		}
    		else
    		{
    			buf[pointer++] = 'r';
    		}
    		buf[pointer++] = ((frame.header.StdId >> 8) < 10) ? (frame.header.StdId >> 8) + '0' : (frame.header.StdId >> 8) + ('A' - 10);
 800417a:	0a01      	lsrs	r1, r0, #8
 800417c:	2909      	cmp	r1, #9
    			buf[pointer++] = 'r';
 800417e:	7013      	strb	r3, [r2, #0]
 8004180:	b2cb      	uxtb	r3, r1
    		buf[pointer++] = ((frame.header.StdId >> 8) < 10) ? (frame.header.StdId >> 8) + '0' : (frame.header.StdId >> 8) + ('A' - 10);
 8004182:	bf94      	ite	ls
 8004184:	3330      	addls	r3, #48	; 0x30
 8004186:	3337      	addhi	r3, #55	; 0x37
 8004188:	b2db      	uxtb	r3, r3
    		ShortToHex(frame.header.StdId & 0xFF, &buf[pointer]);
 800418a:	1c91      	adds	r1, r2, #2
    		buf[pointer++] = ((frame.header.StdId >> 8) < 10) ? (frame.header.StdId >> 8) + '0' : (frame.header.StdId >> 8) + ('A' - 10);
 800418c:	7053      	strb	r3, [r2, #1]
    		ShortToHex(frame.header.StdId & 0xFF, &buf[pointer]);
 800418e:	b2c0      	uxtb	r0, r0
 8004190:	f7ff ffce 	bl	8004130 <ShortToHex>
    		pointer +=2;
 8004194:	2104      	movs	r1, #4
 8004196:	b2eb      	uxtb	r3, r5
    		pointer +=2;
    		ShortToHex((frame.header.ExtId >> 0) & 0xFF, &buf[pointer]);
    		pointer +=2;
    	}

    	buf[pointer++] = (frame.header.DLC  < 10) ? frame.header.DLC + '0' : frame.header.DLC + ('A' - 10);
 8004198:	2d09      	cmp	r5, #9
 800419a:	bf94      	ite	ls
 800419c:	3330      	addls	r3, #48	; 0x30
 800419e:	3337      	addhi	r3, #55	; 0x37
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	f101 0801 	add.w	r8, r1, #1
 80041a6:	5453      	strb	r3, [r2, r1]

    	if(frame.header.RTR == CAN_RTR_DATA)//(frame.type == DATA)
 80041a8:	b944      	cbnz	r4, 80041bc <BuildFrameToUSB+0x70>
 80041aa:	f102 0901 	add.w	r9, r2, #1
 80041ae:	4489      	add	r9, r1
 80041b0:	0063      	lsls	r3, r4, #1
    	{
    		for(int i = 0; i < frame.header.DLC; i++)
 80041b2:	42ac      	cmp	r4, r5
 80041b4:	eb09 0103 	add.w	r1, r9, r3
 80041b8:	d13d      	bne.n	8004236 <BuildFrameToUSB+0xea>
 80041ba:	4498      	add	r8, r3
    			ShortToHex(frame.data_byte[i], &buf[pointer]);
    			pointer +=2;
    		}
    	}

    	if(conf.timestamp_en)
 80041bc:	7873      	ldrb	r3, [r6, #1]
 80041be:	b19b      	cbz	r3, 80041e8 <BuildFrameToUSB+0x9c>
    	{
    		uint16_t timestamp = frame.timestamp % 60000u;
 80041c0:	f64e 2160 	movw	r1, #60000	; 0xea60
 80041c4:	fbb7 f3f1 	udiv	r3, r7, r1
 80041c8:	fb01 7713 	mls	r7, r1, r3, r7
    		ShortToHex(timestamp >> 8 , &buf[pointer]);
 80041cc:	eb02 0108 	add.w	r1, r2, r8
 80041d0:	f3c7 2007 	ubfx	r0, r7, #8, #8
 80041d4:	f7ff ffac 	bl	8004130 <ShortToHex>
    		pointer +=2;
 80041d8:	f108 0102 	add.w	r1, r8, #2
    		ShortToHex(timestamp & 0xFF , &buf[pointer]);
 80041dc:	4411      	add	r1, r2
 80041de:	b2f8      	uxtb	r0, r7
 80041e0:	f7ff ffa6 	bl	8004130 <ShortToHex>
    		pointer +=2;
 80041e4:	f108 0804 	add.w	r8, r8, #4
    	}

    	buf[pointer++] = CR;
 80041e8:	230d      	movs	r3, #13
 80041ea:	f108 0001 	add.w	r0, r8, #1
 80041ee:	f802 3008 	strb.w	r3, [r2, r8]
            }
            SerialUSB.println();*/
        }
    }
    return pointer;
}
 80041f2:	b280      	uxth	r0, r0
 80041f4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041f8:	b004      	add	sp, #16
 80041fa:	4770      	bx	lr
    			buf[pointer++] = 'r';
 80041fc:	2372      	movs	r3, #114	; 0x72
 80041fe:	e7bc      	b.n	800417a <BuildFrameToUSB+0x2e>
    		if(frame.header.RTR == CAN_RTR_DATA)//(frame.type == DATA)
 8004200:	b9bc      	cbnz	r4, 8004232 <BuildFrameToUSB+0xe6>
    			buf[pointer++] = 'T';
 8004202:	2354      	movs	r3, #84	; 0x54
    		ShortToHex((frame.header.ExtId >> 24) & 0xFF, &buf[pointer]);
 8004204:	1c51      	adds	r1, r2, #1
    			buf[pointer++] = 'R';
 8004206:	7013      	strb	r3, [r2, #0]
    		ShortToHex((frame.header.ExtId >> 24) & 0xFF, &buf[pointer]);
 8004208:	ea4f 6018 	mov.w	r0, r8, lsr #24
 800420c:	f7ff ff90 	bl	8004130 <ShortToHex>
    		ShortToHex((frame.header.ExtId >> 16) & 0xFF, &buf[pointer]);
 8004210:	f3c8 4007 	ubfx	r0, r8, #16, #8
 8004214:	1cd1      	adds	r1, r2, #3
 8004216:	f7ff ff8b 	bl	8004130 <ShortToHex>
    		ShortToHex((frame.header.ExtId >> 8) & 0xFF, &buf[pointer]);
 800421a:	f3c8 2007 	ubfx	r0, r8, #8, #8
 800421e:	1d51      	adds	r1, r2, #5
 8004220:	f7ff ff86 	bl	8004130 <ShortToHex>
    		ShortToHex((frame.header.ExtId >> 0) & 0xFF, &buf[pointer]);
 8004224:	fa5f f088 	uxtb.w	r0, r8
 8004228:	1dd1      	adds	r1, r2, #7
 800422a:	f7ff ff81 	bl	8004130 <ShortToHex>
    		pointer +=2;
 800422e:	2109      	movs	r1, #9
 8004230:	e7b1      	b.n	8004196 <BuildFrameToUSB+0x4a>
    			buf[pointer++] = 'R';
 8004232:	2352      	movs	r3, #82	; 0x52
 8004234:	e7e6      	b.n	8004204 <BuildFrameToUSB+0xb8>
    			ShortToHex(frame.data_byte[i], &buf[pointer]);
 8004236:	ab08      	add	r3, sp, #32
 8004238:	4423      	add	r3, r4
 800423a:	f893 0020 	ldrb.w	r0, [r3, #32]
 800423e:	f7ff ff77 	bl	8004130 <ShortToHex>
    		for(int i = 0; i < frame.header.DLC; i++)
 8004242:	3401      	adds	r4, #1
 8004244:	e7b4      	b.n	80041b0 <BuildFrameToUSB+0x64>
    else if(conf.state == SAVVYCAN_CONNECT)
 8004246:	2c02      	cmp	r4, #2
 8004248:	d12f      	bne.n	80042aa <BuildFrameToUSB+0x15e>
        if (conf.useBinarySerialComm)
 800424a:	789b      	ldrb	r3, [r3, #2]
 800424c:	b37b      	cbz	r3, 80042ae <BuildFrameToUSB+0x162>
            buf[pointer++] = 0xF1;
 800424e:	23f1      	movs	r3, #241	; 0xf1
            if (frame.header.IDE == CAN_ID_EXT) id_temp = frame.header.ExtId | 1 << 31;
 8004250:	2904      	cmp	r1, #4
            buf[pointer++] = frame.header.DLC + (uint8_t)(whichBus << 4);
 8004252:	4611      	mov	r1, r2
            buf[pointer++] = 0xF1;
 8004254:	7013      	strb	r3, [r2, #0]
            buf[pointer++] = frame.bus; //0 = canbus frame sending
 8004256:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
            if (frame.header.IDE == CAN_ID_EXT) id_temp = frame.header.ExtId | 1 << 31;
 800425a:	bf08      	it	eq
 800425c:	f048 4000 	orreq.w	r0, r8, #2147483648	; 0x80000000
            buf[pointer++] = frame.bus; //0 = canbus frame sending
 8004260:	7053      	strb	r3, [r2, #1]
            buf[pointer++] = (uint8_t)(frame.timestamp >> 8);
 8004262:	0a3b      	lsrs	r3, r7, #8
 8004264:	70d3      	strb	r3, [r2, #3]
            buf[pointer++] = (uint8_t)(frame.timestamp >> 16);
 8004266:	0c3b      	lsrs	r3, r7, #16
 8004268:	7113      	strb	r3, [r2, #4]
            buf[pointer++] = (uint8_t)(id_temp >> 8);
 800426a:	0a03      	lsrs	r3, r0, #8
 800426c:	71d3      	strb	r3, [r2, #7]
            buf[pointer++] = (uint8_t)(id_temp >> 16);
 800426e:	0c03      	lsrs	r3, r0, #16
 8004270:	7213      	strb	r3, [r2, #8]
            buf[pointer++] = frame.header.DLC + (uint8_t)(whichBus << 4);
 8004272:	9b14      	ldr	r3, [sp, #80]	; 0x50
            buf[pointer++] = (uint8_t)(frame.timestamp & 0xFF);
 8004274:	7097      	strb	r7, [r2, #2]
            buf[pointer++] = (uint8_t)(id_temp & 0xFF);
 8004276:	7190      	strb	r0, [r2, #6]
            buf[pointer++] = frame.header.DLC + (uint8_t)(whichBus << 4);
 8004278:	eb05 1303 	add.w	r3, r5, r3, lsl #4
            buf[pointer++] = (uint8_t)(frame.timestamp >> 24);
 800427c:	0e3f      	lsrs	r7, r7, #24
            buf[pointer++] = (uint8_t)(id_temp >> 24);
 800427e:	0e00      	lsrs	r0, r0, #24
            buf[pointer++] = (uint8_t)(frame.timestamp >> 24);
 8004280:	7157      	strb	r7, [r2, #5]
            buf[pointer++] = (uint8_t)(id_temp >> 24);
 8004282:	7250      	strb	r0, [r2, #9]
            buf[pointer++] = frame.header.DLC + (uint8_t)(whichBus << 4);
 8004284:	f801 3f0a 	strb.w	r3, [r1, #10]!
            for (int c = 0; c < frame.header.DLC; c++) {
 8004288:	2300      	movs	r3, #0
 800428a:	42ab      	cmp	r3, r5
 800428c:	d105      	bne.n	800429a <BuildFrameToUSB+0x14e>
            buf[pointer++] = temp;
 800428e:	441a      	add	r2, r3
 8004290:	f103 000c 	add.w	r0, r3, #12
 8004294:	2300      	movs	r3, #0
 8004296:	72d3      	strb	r3, [r2, #11]
 8004298:	e7ab      	b.n	80041f2 <BuildFrameToUSB+0xa6>
                buf[pointer++] = frame.data_byte[c];
 800429a:	a808      	add	r0, sp, #32
 800429c:	4418      	add	r0, r3
 800429e:	f890 0020 	ldrb.w	r0, [r0, #32]
            for (int c = 0; c < frame.header.DLC; c++) {
 80042a2:	3301      	adds	r3, #1
                buf[pointer++] = frame.data_byte[c];
 80042a4:	f801 0f01 	strb.w	r0, [r1, #1]!
 80042a8:	e7ef      	b.n	800428a <BuildFrameToUSB+0x13e>
	uint32_t pointer = 0;
 80042aa:	2000      	movs	r0, #0
 80042ac:	e7a1      	b.n	80041f2 <BuildFrameToUSB+0xa6>
 80042ae:	4618      	mov	r0, r3
 80042b0:	e79f      	b.n	80041f2 <BuildFrameToUSB+0xa6>
 80042b2:	bf00      	nop
 80042b4:	20000168 	.word	0x20000168

080042b8 <CAN_Buffer_pull>:
{
 80042b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(CAN_Buffer.Pointer_Read != CAN_Buffer.Pointer_Write)
 80042bc:	4e18      	ldr	r6, [pc, #96]	; (8004320 <CAN_Buffer_pull+0x68>)
{
 80042be:	b08a      	sub	sp, #40	; 0x28
	if(CAN_Buffer.Pointer_Read != CAN_Buffer.Pointer_Write)
 80042c0:	8834      	ldrh	r4, [r6, #0]
 80042c2:	8873      	ldrh	r3, [r6, #2]
 80042c4:	42a3      	cmp	r3, r4
 80042c6:	d027      	beq.n	8004318 <CAN_Buffer_pull+0x60>
		uint16_t length = BuildFrameToUSB(CAN_Buffer.Item[CAN_Buffer.Pointer_Read], 0, uart_tx_bufer);
 80042c8:	2330      	movs	r3, #48	; 0x30
 80042ca:	fb03 6404 	mla	r4, r3, r4, r6
 80042ce:	2300      	movs	r3, #0
 80042d0:	466d      	mov	r5, sp
 80042d2:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8004328 <CAN_Buffer_pull+0x70>
 80042d6:	9308      	str	r3, [sp, #32]
 80042d8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 80042dc:	f104 0708 	add.w	r7, r4, #8
 80042e0:	3418      	adds	r4, #24
 80042e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042e6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80042ea:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80042ee:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 80042f2:	f7ff ff2b 	bl	800414c <BuildFrameToUSB>
		if(HAL_UART_Transmit_DMA(huart_active, uart_tx_bufer, length) == HAL_OK)
 80042f6:	4b0b      	ldr	r3, [pc, #44]	; (8004324 <CAN_Buffer_pull+0x6c>)
 80042f8:	4602      	mov	r2, r0
 80042fa:	4641      	mov	r1, r8
 80042fc:	6818      	ldr	r0, [r3, #0]
 80042fe:	f7fe f8eb 	bl	80024d8 <HAL_UART_Transmit_DMA>
 8004302:	b958      	cbnz	r0, 800431c <CAN_Buffer_pull+0x64>
			CAN_Buffer.Pointer_Read = (CAN_Buffer.Pointer_Read < (CAN_BUFFER_SIZE-1)) ? (CAN_Buffer.Pointer_Read + 1) : 0;
 8004304:	8833      	ldrh	r3, [r6, #0]
 8004306:	2b3a      	cmp	r3, #58	; 0x3a
 8004308:	bf8e      	itee	hi
 800430a:	4603      	movhi	r3, r0
 800430c:	3301      	addls	r3, #1
 800430e:	b29b      	uxthls	r3, r3
 8004310:	8033      	strh	r3, [r6, #0]
}
 8004312:	b00a      	add	sp, #40	; 0x28
 8004314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return HAL_BUSY;
 8004318:	2002      	movs	r0, #2
 800431a:	e7fa      	b.n	8004312 <CAN_Buffer_pull+0x5a>
			return HAL_ERROR;
 800431c:	2001      	movs	r0, #1
 800431e:	e7f8      	b.n	8004312 <CAN_Buffer_pull+0x5a>
 8004320:	20000210 	.word	0x20000210
 8004324:	20002f70 	.word	0x20002f70
 8004328:	20002e67 	.word	0x20002e67

0800432c <BuildFrameToFile>:


uint16_t BuildFrameToFile(can_msg_t frame, uint8_t * buff)
{
 800432c:	b084      	sub	sp, #16
 800432e:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8004332:	ac0a      	add	r4, sp, #40	; 0x28
 8004334:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   // uint8_t buff[40];
    //uint8_t temp;
    unsigned int id_temp;
    uint32_t pointer = 0;
    if (eeprom_settings.fileOutputType == BINARYFILE) {
 8004338:	f8df c15c 	ldr.w	ip, [pc, #348]	; 8004498 <BuildFrameToFile+0x16c>
{
 800433c:	9c16      	ldr	r4, [sp, #88]	; 0x58
    if (eeprom_settings.fileOutputType == BINARYFILE) {
 800433e:	f89c 5064 	ldrb.w	r5, [ip, #100]	; 0x64
 8004342:	e9dd 120b 	ldrd	r1, r2, [sp, #44]	; 0x2c
 8004346:	2d01      	cmp	r5, #1
 8004348:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800434a:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 800434c:	f89d 7051 	ldrb.w	r7, [sp, #81]	; 0x51
 8004350:	d12b      	bne.n	80043aa <BuildFrameToFile+0x7e>
    	if (frame.header.IDE == CAN_ID_EXT) id_temp = frame.header.ExtId | 1 << 31;
 8004352:	2b04      	cmp	r3, #4
    	else id_temp = frame.header.StdId;
        buff[pointer++] = (uint8_t)(frame.timestamp & 0xFF);
        buff[pointer++] = (uint8_t)(frame.timestamp >> 8);
 8004354:	ea4f 2310 	mov.w	r3, r0, lsr #8
        buff[pointer++] = (uint8_t)(frame.timestamp & 0xFF);
 8004358:	7020      	strb	r0, [r4, #0]
        buff[pointer++] = (uint8_t)(frame.timestamp >> 8);
 800435a:	7063      	strb	r3, [r4, #1]
        buff[pointer++] = (uint8_t)(frame.timestamp >> 16);
 800435c:	ea4f 4310 	mov.w	r3, r0, lsr #16
        buff[pointer++] = (uint8_t)(frame.timestamp >> 24);
 8004360:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8004364:	70e0      	strb	r0, [r4, #3]
        buff[pointer++] = (uint8_t)(id_temp & 0xFF);
        buff[pointer++] = (uint8_t)(id_temp >> 8);
        buff[pointer++] = (uint8_t)(id_temp >> 16);
        buff[pointer++] = (uint8_t)(id_temp >> 24);
        buff[pointer++] = frame.header.DLC + (uint8_t)(frame.bus << 4);
        for (int c = 0; c < frame.header.DLC; c++) {
 8004366:	f04f 0000 	mov.w	r0, #0
    	if (frame.header.IDE == CAN_ID_EXT) id_temp = frame.header.ExtId | 1 << 31;
 800436a:	bf08      	it	eq
 800436c:	f042 4100 	orreq.w	r1, r2, #2147483648	; 0x80000000
        buff[pointer++] = (uint8_t)(frame.timestamp >> 16);
 8004370:	70a3      	strb	r3, [r4, #2]
        buff[pointer++] = (uint8_t)(id_temp >> 8);
 8004372:	0a0b      	lsrs	r3, r1, #8
        buff[pointer++] = (uint8_t)(id_temp & 0xFF);
 8004374:	7121      	strb	r1, [r4, #4]
        buff[pointer++] = (uint8_t)(id_temp >> 8);
 8004376:	7163      	strb	r3, [r4, #5]
        buff[pointer++] = frame.header.DLC + (uint8_t)(frame.bus << 4);
 8004378:	eb06 1707 	add.w	r7, r6, r7, lsl #4
        buff[pointer++] = (uint8_t)(id_temp >> 16);
 800437c:	0c0b      	lsrs	r3, r1, #16
        buff[pointer++] = (uint8_t)(id_temp >> 24);
 800437e:	0e09      	lsrs	r1, r1, #24
        buff[pointer++] = (uint8_t)(id_temp >> 16);
 8004380:	71a3      	strb	r3, [r4, #6]
        buff[pointer++] = (uint8_t)(id_temp >> 24);
 8004382:	71e1      	strb	r1, [r4, #7]
        buff[pointer++] = frame.header.DLC + (uint8_t)(frame.bus << 4);
 8004384:	f804 7f08 	strb.w	r7, [r4, #8]!
        for (int c = 0; c < frame.header.DLC; c++) {
 8004388:	42b0      	cmp	r0, r6
 800438a:	d106      	bne.n	800439a <BuildFrameToFile+0x6e>
 800438c:	3009      	adds	r0, #9
        buff[pointer++] = '\r';
        buff[pointer++] = '\n';
        //Logger::fileRaw(buff, 2);
    }
    return pointer;
}
 800438e:	b280      	uxth	r0, r0
 8004390:	b004      	add	sp, #16
 8004392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004396:	b004      	add	sp, #16
 8004398:	4770      	bx	lr
            buff[pointer++] = frame.data_byte[c];
 800439a:	ab0a      	add	r3, sp, #40	; 0x28
 800439c:	4403      	add	r3, r0
 800439e:	f893 3020 	ldrb.w	r3, [r3, #32]
        for (int c = 0; c < frame.header.DLC; c++) {
 80043a2:	3001      	adds	r0, #1
            buff[pointer++] = frame.data_byte[c];
 80043a4:	f804 3f01 	strb.w	r3, [r4, #1]!
 80043a8:	e7ee      	b.n	8004388 <BuildFrameToFile+0x5c>
    } else if (eeprom_settings.fileOutputType == GVRET_FILE) {
 80043aa:	f89c e064 	ldrb.w	lr, [ip, #100]	; 0x64
 80043ae:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80043b0:	f1be 0f02 	cmp.w	lr, #2
 80043b4:	d12e      	bne.n	8004414 <BuildFrameToFile+0xe8>
        sprintf((char *)buff, "%i,%x,%i,%i,%i", (int)frame.timestamp, id_temp, (int)frame.header.IDE, (int)frame.bus, (int)frame.header.DLC);
 80043b6:	e9cd 7601 	strd	r7, r6, [sp, #4]
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	2b04      	cmp	r3, #4
 80043be:	bf14      	ite	ne
 80043c0:	460b      	movne	r3, r1
 80043c2:	4613      	moveq	r3, r2
 80043c4:	4602      	mov	r2, r0
 80043c6:	4932      	ldr	r1, [pc, #200]	; (8004490 <BuildFrameToFile+0x164>)
 80043c8:	4620      	mov	r0, r4
 80043ca:	f003 f9c3 	bl	8007754 <siprintf>
        pointer = strlen((char *)buff);
 80043ce:	4620      	mov	r0, r4
 80043d0:	f7fb febc 	bl	800014c <strlen>
 80043d4:	4607      	mov	r7, r0
        if(frame.header.RTR == CAN_RTR_DATA)
 80043d6:	b965      	cbnz	r5, 80043f2 <BuildFrameToFile+0xc6>
    		for(int i = 0; i < frame.header.DLC; i++)
 80043d8:	462a      	mov	r2, r5
    			buff[pointer++] = ',';
 80043da:	252c      	movs	r5, #44	; 0x2c
 80043dc:	f100 0801 	add.w	r8, r0, #1
 80043e0:	44a0      	add	r8, r4
    		for(int i = 0; i < frame.header.DLC; i++)
 80043e2:	4296      	cmp	r6, r2
 80043e4:	4641      	mov	r1, r8
 80043e6:	f108 0803 	add.w	r8, r8, #3
 80043ea:	d109      	bne.n	8004400 <BuildFrameToFile+0xd4>
 80043ec:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 80043f0:	4437      	add	r7, r6
        buff[pointer++] = '\r';
 80043f2:	230d      	movs	r3, #13
 80043f4:	55e3      	strb	r3, [r4, r7]
        buff[pointer++] = '\n';
 80043f6:	230a      	movs	r3, #10
 80043f8:	443c      	add	r4, r7
 80043fa:	1cb8      	adds	r0, r7, #2
 80043fc:	7063      	strb	r3, [r4, #1]
 80043fe:	e7c6      	b.n	800438e <BuildFrameToFile+0x62>
    			ShortToHex(frame.data_byte[i], &buff[pointer]);
 8004400:	ab0a      	add	r3, sp, #40	; 0x28
 8004402:	4413      	add	r3, r2
    			buff[pointer++] = ',';
 8004404:	f808 5c04 	strb.w	r5, [r8, #-4]
    			ShortToHex(frame.data_byte[i], &buff[pointer]);
 8004408:	f893 0020 	ldrb.w	r0, [r3, #32]
 800440c:	f7ff fe90 	bl	8004130 <ShortToHex>
    		for(int i = 0; i < frame.header.DLC; i++)
 8004410:	3201      	adds	r2, #1
 8004412:	e7e6      	b.n	80043e2 <BuildFrameToFile+0xb6>
    } else if (eeprom_settings.fileOutputType == CRTD_FILE) {
 8004414:	f89c 7064 	ldrb.w	r7, [ip, #100]	; 0x64
 8004418:	2f03      	cmp	r7, #3
 800441a:	d137      	bne.n	800448c <BuildFrameToFile+0x160>
        	id_temp = frame.header.ExtId;
 800441c:	2b04      	cmp	r3, #4
        sprintf((char *)buff, "%i.%u %c%i %x", (int)(frame.timestamp / 1000), (int)(frame.timestamp % 1000), (frame.can_dir == DIR_TRANSMIT)?'T':'R', idBits, id_temp);
 800441e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004422:	f89d 7050 	ldrb.w	r7, [sp, #80]	; 0x50
        	id_temp = frame.header.ExtId;
 8004426:	bf0a      	itet	eq
 8004428:	4611      	moveq	r1, r2
 800442a:	f04f 0c0b 	movne.w	ip, #11
 800442e:	f04f 0c1d 	moveq.w	ip, #29
        sprintf((char *)buff, "%i.%u %c%i %x", (int)(frame.timestamp / 1000), (int)(frame.timestamp % 1000), (frame.can_dir == DIR_TRANSMIT)?'T':'R', idBits, id_temp);
 8004432:	2f01      	cmp	r7, #1
 8004434:	fbb0 f2f3 	udiv	r2, r0, r3
 8004438:	bf14      	ite	ne
 800443a:	2752      	movne	r7, #82	; 0x52
 800443c:	2754      	moveq	r7, #84	; 0x54
 800443e:	e9cd c101 	strd	ip, r1, [sp, #4]
 8004442:	fb03 0312 	mls	r3, r3, r2, r0
 8004446:	9700      	str	r7, [sp, #0]
 8004448:	4912      	ldr	r1, [pc, #72]	; (8004494 <BuildFrameToFile+0x168>)
 800444a:	4620      	mov	r0, r4
 800444c:	f003 f982 	bl	8007754 <siprintf>
        pointer = strlen((char *)buff);
 8004450:	4620      	mov	r0, r4
 8004452:	f7fb fe7b 	bl	800014c <strlen>
 8004456:	4607      	mov	r7, r0
        if(frame.header.RTR == CAN_RTR_DATA)
 8004458:	2d00      	cmp	r5, #0
 800445a:	d1ca      	bne.n	80043f2 <BuildFrameToFile+0xc6>
    		for(int i = 0; i < frame.header.DLC; i++)
 800445c:	462a      	mov	r2, r5
    			buff[pointer++] = ' ';
 800445e:	2520      	movs	r5, #32
 8004460:	f100 0801 	add.w	r8, r0, #1
 8004464:	44a0      	add	r8, r4
    		for(int i = 0; i < frame.header.DLC; i++)
 8004466:	42b2      	cmp	r2, r6
 8004468:	4641      	mov	r1, r8
 800446a:	f108 0803 	add.w	r8, r8, #3
 800446e:	d103      	bne.n	8004478 <BuildFrameToFile+0x14c>
 8004470:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004474:	4417      	add	r7, r2
 8004476:	e7bc      	b.n	80043f2 <BuildFrameToFile+0xc6>
    			ShortToHex(frame.data_byte[i], &buff[pointer]);
 8004478:	ab0a      	add	r3, sp, #40	; 0x28
 800447a:	4413      	add	r3, r2
    			buff[pointer++] = ' ';
 800447c:	f808 5c04 	strb.w	r5, [r8, #-4]
    			ShortToHex(frame.data_byte[i], &buff[pointer]);
 8004480:	f893 0020 	ldrb.w	r0, [r3, #32]
 8004484:	f7ff fe54 	bl	8004130 <ShortToHex>
    		for(int i = 0; i < frame.header.DLC; i++)
 8004488:	3201      	adds	r2, #1
 800448a:	e7ec      	b.n	8004466 <BuildFrameToFile+0x13a>
    uint32_t pointer = 0;
 800448c:	2000      	movs	r0, #0
 800448e:	e77e      	b.n	800438e <BuildFrameToFile+0x62>
 8004490:	08008087 	.word	0x08008087
 8004494:	08008096 	.word	0x08008096
 8004498:	20000d58 	.word	0x20000d58

0800449c <CAN_Log_Buffer_pull>:
{
 800449c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(CAN_Log_Buffer.Pointer_Read != CAN_Log_Buffer.Pointer_Write)
 80044a0:	4e16      	ldr	r6, [pc, #88]	; (80044fc <CAN_Log_Buffer_pull+0x60>)
{
 80044a2:	b08a      	sub	sp, #40	; 0x28
	if(CAN_Log_Buffer.Pointer_Read != CAN_Log_Buffer.Pointer_Write)
 80044a4:	8834      	ldrh	r4, [r6, #0]
 80044a6:	8873      	ldrh	r3, [r6, #2]
 80044a8:	42a3      	cmp	r3, r4
 80044aa:	d023      	beq.n	80044f4 <CAN_Log_Buffer_pull+0x58>
		uint16_t length = BuildFrameToFile(CAN_Log_Buffer.Item[CAN_Log_Buffer.Pointer_Read], flash_buffer);
 80044ac:	2330      	movs	r3, #48	; 0x30
 80044ae:	466d      	mov	r5, sp
 80044b0:	fb03 6404 	mla	r4, r3, r4, r6
 80044b4:	f8df 8048 	ldr.w	r8, [pc, #72]	; 8004500 <CAN_Log_Buffer_pull+0x64>
 80044b8:	f104 0708 	add.w	r7, r4, #8
 80044bc:	f8cd 8020 	str.w	r8, [sp, #32]
 80044c0:	3418      	adds	r4, #24
 80044c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80044c6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80044ca:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80044ce:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 80044d2:	f7ff ff2b 	bl	800432c <BuildFrameToFile>
		if(Save_to_File(flash_buffer, length) == HAL_OK)
 80044d6:	4601      	mov	r1, r0
 80044d8:	4640      	mov	r0, r8
 80044da:	f002 f9fb 	bl	80068d4 <Save_to_File>
 80044de:	b958      	cbnz	r0, 80044f8 <CAN_Log_Buffer_pull+0x5c>
			CAN_Log_Buffer.Pointer_Read = (CAN_Log_Buffer.Pointer_Read < (CAN_BUFFER_SIZE-1)) ? (CAN_Log_Buffer.Pointer_Read + 1) : 0;
 80044e0:	8833      	ldrh	r3, [r6, #0]
 80044e2:	2b3a      	cmp	r3, #58	; 0x3a
 80044e4:	bf8e      	itee	hi
 80044e6:	4603      	movhi	r3, r0
 80044e8:	3301      	addls	r3, #1
 80044ea:	b29b      	uxthls	r3, r3
 80044ec:	8033      	strh	r3, [r6, #0]
}
 80044ee:	b00a      	add	sp, #40	; 0x28
 80044f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return HAL_BUSY;
 80044f4:	2002      	movs	r0, #2
 80044f6:	e7fa      	b.n	80044ee <CAN_Log_Buffer_pull+0x52>
			return HAL_ERROR;
 80044f8:	2001      	movs	r0, #1
 80044fa:	e7f8      	b.n	80044ee <CAN_Log_Buffer_pull+0x52>
 80044fc:	20000dc0 	.word	0x20000dc0
 8004500:	20002ee7 	.word	0x20002ee7

08004504 <SetFilterCAN>:
        Can1.setRXFilter(filter, 0, 0, false);
    }*/
}

HAL_StatusTypeDef SetFilterCAN(uint32_t id, uint32_t mask_or_id, uint32_t mode, uint32_t num)
{
 8004504:	b500      	push	{lr}
 8004506:	b08b      	sub	sp, #44	; 0x2c
	 if(mask_or_id == 0 && mode == CAN_FILTERMODE_IDMASK)
 8004508:	b9a1      	cbnz	r1, 8004534 <SetFilterCAN+0x30>
 800450a:	b99a      	cbnz	r2, 8004534 <SetFilterCAN+0x30>
 		  CAN_FilterStructure.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 		  CAN_FilterStructure.FilterMaskIdHigh = 0xFFFF;
 		  CAN_FilterStructure.FilterMaskIdLow = 0xFFFF;
 		  CAN_FilterStructure.FilterIdHigh = 0;
 		  CAN_FilterStructure.FilterIdLow = 0;
 		  CAN_FilterStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 800450c:	2301      	movs	r3, #1
 		  CAN_FilterStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 800450e:	e9cd 2205 	strd	r2, r2, [sp, #20]
 		  CAN_FilterStructure.FilterIdLow = 0;
 8004512:	e9cd 2200 	strd	r2, r2, [sp]
 		  CAN_FilterStructure.FilterActivation = CAN_FILTER_ENABLE;
 8004516:	e9cd 3307 	strd	r3, r3, [sp, #28]

 		  CAN_FilterStructure.FilterIdHigh = 0;
 		  CAN_FilterStructure.FilterIdLow = 0;
 		  CAN_FilterStructure.FilterBank = 0;
 		  CAN_FilterStructure.FilterMaskIdHigh = 0;
 		  CAN_FilterStructure.FilterMaskIdLow = 0;
 800451a:	e9cd 2202 	strd	r2, r2, [sp, #8]
 		  CAN_FilterStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800451e:	9204      	str	r2, [sp, #16]
		  CAN_FilterStructure.FilterIdLow = id & 0xFFFF;
		  CAN_FilterStructure.FilterScale = CAN_FILTERSCALE_32BIT;
		  CAN_FilterStructure.FilterActivation = CAN_FILTER_ENABLE;

		  CAN_FilterStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
		  if(HAL_CAN_ConfigFilter(&hcan, &CAN_FilterStructure) != HAL_OK) return HAL_ERROR;
 8004520:	4669      	mov	r1, sp
 8004522:	480c      	ldr	r0, [pc, #48]	; (8004554 <SetFilterCAN+0x50>)
 8004524:	f7fc f9e3 	bl	80008ee <HAL_CAN_ConfigFilter>
 8004528:	3000      	adds	r0, #0
 800452a:	bf18      	it	ne
 800452c:	2001      	movne	r0, #1
	 }
	 return HAL_OK;
}
 800452e:	b00b      	add	sp, #44	; 0x2c
 8004530:	f85d fb04 	ldr.w	pc, [sp], #4
		  CAN_FilterStructure.FilterMode = mode;
 8004534:	e9cd 3205 	strd	r3, r2, [sp, #20]
		  CAN_FilterStructure.FilterMaskIdHigh = mask_or_id >> 16;
 8004538:	0c0b      	lsrs	r3, r1, #16
 800453a:	9302      	str	r3, [sp, #8]
		  CAN_FilterStructure.FilterIdHigh = id >> 16;
 800453c:	0c03      	lsrs	r3, r0, #16
 800453e:	9300      	str	r3, [sp, #0]
		  CAN_FilterStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 8004540:	2301      	movs	r3, #1
		  CAN_FilterStructure.FilterActivation = CAN_FILTER_ENABLE;
 8004542:	e9cd 3307 	strd	r3, r3, [sp, #28]
		  CAN_FilterStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8004546:	2300      	movs	r3, #0
		  CAN_FilterStructure.FilterMaskIdLow = mask_or_id & 0xFFFF;
 8004548:	b289      	uxth	r1, r1
		  CAN_FilterStructure.FilterIdLow = id & 0xFFFF;
 800454a:	b280      	uxth	r0, r0
		  CAN_FilterStructure.FilterMaskIdLow = mask_or_id & 0xFFFF;
 800454c:	9103      	str	r1, [sp, #12]
		  CAN_FilterStructure.FilterIdLow = id & 0xFFFF;
 800454e:	9001      	str	r0, [sp, #4]
		  CAN_FilterStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8004550:	9304      	str	r3, [sp, #16]
 8004552:	e7e5      	b.n	8004520 <SetFilterCAN+0x1c>
 8004554:	20001908 	.word	0x20001908

08004558 <save_script>:

HAL_StatusTypeDef save_script(uint8_t * cmd_buf, uint8_t cmd_len)
{
 8004558:	b538      	push	{r3, r4, r5, lr}
	if(conf.script_address < eeprom_settings.start_address_csript || conf.script_address > eeprom_settings.eeprom_size-2)
 800455a:	4c12      	ldr	r4, [pc, #72]	; (80045a4 <save_script+0x4c>)
 800455c:	4b12      	ldr	r3, [pc, #72]	; (80045a8 <save_script+0x50>)
{
 800455e:	4602      	mov	r2, r0
	if(conf.script_address < eeprom_settings.start_address_csript || conf.script_address > eeprom_settings.eeprom_size-2)
 8004560:	88dd      	ldrh	r5, [r3, #6]
 8004562:	8960      	ldrh	r0, [r4, #10]
 8004564:	42a8      	cmp	r0, r5
 8004566:	d303      	bcc.n	8004570 <save_script+0x18>
 8004568:	885d      	ldrh	r5, [r3, #2]
 800456a:	3d01      	subs	r5, #1
 800456c:	4285      	cmp	r5, r0
 800456e:	dc01      	bgt.n	8004574 <save_script+0x1c>
	{
		conf.script_address = eeprom_settings.start_address_csript;
 8004570:	88d8      	ldrh	r0, [r3, #6]
 8004572:	8160      	strh	r0, [r4, #10]
	}
	if(conf.script_address + cmd_len < eeprom_settings.eeprom_size-2)
 8004574:	885b      	ldrh	r3, [r3, #2]
 8004576:	8965      	ldrh	r5, [r4, #10]
 8004578:	3b02      	subs	r3, #2
 800457a:	440d      	add	r5, r1
 800457c:	429d      	cmp	r5, r3
 800457e:	db01      	blt.n	8004584 <save_script+0x2c>
    	}
    	else
    		return HAL_ERROR;
	}
	else
		return HAL_ERROR;
 8004580:	2001      	movs	r0, #1

}
 8004582:	bd38      	pop	{r3, r4, r5, pc}
    	cmd_buf[cmd_len] = CR;
 8004584:	230d      	movs	r3, #13
    	if(EEPROM_Write(&hspi2, conf.script_address, cmd_buf, cmd_len+1) == HAL_OK)
 8004586:	b28d      	uxth	r5, r1
    	cmd_buf[cmd_len] = CR;
 8004588:	5453      	strb	r3, [r2, r1]
    	if(EEPROM_Write(&hspi2, conf.script_address, cmd_buf, cmd_len+1) == HAL_OK)
 800458a:	8961      	ldrh	r1, [r4, #10]
 800458c:	1c6b      	adds	r3, r5, #1
 800458e:	4807      	ldr	r0, [pc, #28]	; (80045ac <save_script+0x54>)
 8004590:	f001 fc4a 	bl	8005e28 <EEPROM_Write>
 8004594:	2800      	cmp	r0, #0
 8004596:	d1f3      	bne.n	8004580 <save_script+0x28>
    		conf.script_address += cmd_len+1;
 8004598:	8961      	ldrh	r1, [r4, #10]
 800459a:	3101      	adds	r1, #1
 800459c:	4429      	add	r1, r5
 800459e:	8161      	strh	r1, [r4, #10]
 80045a0:	e7ef      	b.n	8004582 <save_script+0x2a>
 80045a2:	bf00      	nop
 80045a4:	20000168 	.word	0x20000168
 80045a8:	20000d58 	.word	0x20000d58
 80045ac:	20003438 	.word	0x20003438

080045b0 <copy_script>:

HAL_StatusTypeDef copy_script(uint8_t * buf, uint32_t size)
{
 80045b0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80045b4:	460e      	mov	r6, r1
	uint8_t temp;
	static uint32_t shift = 0;
	if(size > eeprom_settings.eeprom_size + shift - eeprom_settings.start_address_csript - 2)
 80045b6:	4d1c      	ldr	r5, [pc, #112]	; (8004628 <copy_script+0x78>)
 80045b8:	4c1c      	ldr	r4, [pc, #112]	; (800462c <copy_script+0x7c>)
 80045ba:	682b      	ldr	r3, [r5, #0]
 80045bc:	8861      	ldrh	r1, [r4, #2]
 80045be:	3b02      	subs	r3, #2
 80045c0:	88e2      	ldrh	r2, [r4, #6]
 80045c2:	440b      	add	r3, r1
 80045c4:	1a9b      	subs	r3, r3, r2
 80045c6:	42b3      	cmp	r3, r6
{
 80045c8:	4607      	mov	r7, r0
	if(size > eeprom_settings.eeprom_size + shift - eeprom_settings.start_address_csript - 2)
 80045ca:	d329      	bcc.n	8004620 <copy_script+0x70>
 80045cc:	4680      	mov	r8, r0
		return ERROR;

	for(uint32_t i = 0; i < size; i++)
	{
		EEPROM_Read(&hspi2, eeprom_settings.start_address_csript + i, &temp, 1);
 80045ce:	f8df a060 	ldr.w	sl, [pc, #96]	; 8004630 <copy_script+0x80>
 80045d2:	eb00 0906 	add.w	r9, r0, r6
	for(uint32_t i = 0; i < size; i++)
 80045d6:	45c8      	cmp	r8, r9
 80045d8:	d101      	bne.n	80045de <copy_script+0x2e>
			}
			else
				return HAL_ERROR;
		}
	}
	return HAL_BUSY;
 80045da:	2002      	movs	r0, #2
 80045dc:	e01d      	b.n	800461a <copy_script+0x6a>
		EEPROM_Read(&hspi2, eeprom_settings.start_address_csript + i, &temp, 1);
 80045de:	88e3      	ldrh	r3, [r4, #6]
 80045e0:	eba8 0107 	sub.w	r1, r8, r7
 80045e4:	4419      	add	r1, r3
 80045e6:	f10d 0207 	add.w	r2, sp, #7
 80045ea:	2301      	movs	r3, #1
 80045ec:	b289      	uxth	r1, r1
 80045ee:	4650      	mov	r0, sl
 80045f0:	f001 fbe2 	bl	8005db8 <EEPROM_Read>
		if(temp != buf[i])
 80045f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80045f8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d0ea      	beq.n	80045d6 <copy_script+0x26>
			if(EEPROM_Write(&hspi2, eeprom_settings.start_address_csript + shift, buf, size) == HAL_OK)
 8004600:	88e3      	ldrh	r3, [r4, #6]
 8004602:	6829      	ldr	r1, [r5, #0]
 8004604:	463a      	mov	r2, r7
 8004606:	4419      	add	r1, r3
 8004608:	b289      	uxth	r1, r1
 800460a:	b2b3      	uxth	r3, r6
 800460c:	4808      	ldr	r0, [pc, #32]	; (8004630 <copy_script+0x80>)
 800460e:	f001 fc0b 	bl	8005e28 <EEPROM_Write>
 8004612:	b938      	cbnz	r0, 8004624 <copy_script+0x74>
				shift += size;
 8004614:	682b      	ldr	r3, [r5, #0]
 8004616:	441e      	add	r6, r3
 8004618:	602e      	str	r6, [r5, #0]
}
 800461a:	b002      	add	sp, #8
 800461c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return ERROR;
 8004620:	2007      	movs	r0, #7
 8004622:	e7fa      	b.n	800461a <copy_script+0x6a>
				return HAL_ERROR;
 8004624:	2001      	movs	r0, #1
 8004626:	e7f8      	b.n	800461a <copy_script+0x6a>
 8004628:	20000104 	.word	0x20000104
 800462c:	20000d58 	.word	0x20000d58
 8004630:	20003438 	.word	0x20003438

08004634 <Close_CAN_cannel>:
	}
	return HAL_ERROR;
}

HAL_StatusTypeDef Close_CAN_cannel(void)
{
 8004634:	b510      	push	{r4, lr}
	if(HAL_CAN_DeInit(&hcan) == HAL_OK)
 8004636:	4807      	ldr	r0, [pc, #28]	; (8004654 <Close_CAN_cannel+0x20>)
 8004638:	f7fc fa1e 	bl	8000a78 <HAL_CAN_DeInit>
 800463c:	4604      	mov	r4, r0
 800463e:	b938      	cbnz	r0, 8004650 <Close_CAN_cannel+0x1c>
	{
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);
 8004640:	4602      	mov	r2, r0
 8004642:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004646:	4804      	ldr	r0, [pc, #16]	; (8004658 <Close_CAN_cannel+0x24>)
 8004648:	f7fc ff74 	bl	8001534 <HAL_GPIO_WritePin>
		return HAL_OK;
	}

	return HAL_ERROR;
}
 800464c:	4620      	mov	r0, r4
 800464e:	bd10      	pop	{r4, pc}
	return HAL_ERROR;
 8004650:	2401      	movs	r4, #1
 8004652:	e7fb      	b.n	800464c <Close_CAN_cannel+0x18>
 8004654:	20001908 	.word	0x20001908
 8004658:	40010800 	.word	0x40010800

0800465c <Change_CAN_channel>:

void Change_CAN_channel(void)
{
 800465c:	b510      	push	{r4, lr}
	Close_CAN_cannel();
 800465e:	f7ff ffe9 	bl	8004634 <Close_CAN_cannel>
	Close_LIN_cannel();
	HAL_GPIO_WritePin(HS_CAN_EN_GPIO_Port, HS_CAN_EN_Pin, GPIO_PIN_RESET);
 8004662:	2200      	movs	r2, #0
 8004664:	2180      	movs	r1, #128	; 0x80
 8004666:	4819      	ldr	r0, [pc, #100]	; (80046cc <Change_CAN_channel+0x70>)
 8004668:	f7fc ff64 	bl	8001534 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FT_CAN_EN_GPIO_Port, FT_CAN_EN_Pin, GPIO_PIN_RESET);
 800466c:	2200      	movs	r2, #0
 800466e:	2140      	movs	r1, #64	; 0x40
 8004670:	4816      	ldr	r0, [pc, #88]	; (80046cc <Change_CAN_channel+0x70>)
 8004672:	f7fc ff5f 	bl	8001534 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SW_CAN_EN_GPIO_Port, SW_CAN_EN_Pin, GPIO_PIN_RESET);
 8004676:	2200      	movs	r2, #0
 8004678:	2120      	movs	r1, #32
 800467a:	4814      	ldr	r0, [pc, #80]	; (80046cc <Change_CAN_channel+0x70>)
 800467c:	f7fc ff5a 	bl	8001534 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LIN_EN_GPIO_Port, LIN_EN_Pin, GPIO_PIN_RESET);
 8004680:	2200      	movs	r2, #0
 8004682:	2110      	movs	r1, #16
 8004684:	4811      	ldr	r0, [pc, #68]	; (80046cc <Change_CAN_channel+0x70>)
 8004686:	f7fc ff55 	bl	8001534 <HAL_GPIO_WritePin>

	//SysSettings.numBus++;
	//if(SysSettings.numBus > 4) SysSettings.numBus = 0;

	HAL_Delay(50);
 800468a:	2032      	movs	r0, #50	; 0x32
 800468c:	f7fc f8a2 	bl	80007d4 <HAL_Delay>

	switch(eeprom_settings.numBus)
 8004690:	4b0f      	ldr	r3, [pc, #60]	; (80046d0 <Change_CAN_channel+0x74>)
 8004692:	7a1b      	ldrb	r3, [r3, #8]
 8004694:	2b03      	cmp	r3, #3
 8004696:	d808      	bhi.n	80046aa <Change_CAN_channel+0x4e>
 8004698:	e8df f003 	tbb	[pc, r3]
 800469c:	15120f02 	.word	0x15120f02
	{
	default: break;
	case 0: HAL_GPIO_WritePin(HS_CAN_EN_GPIO_Port, HS_CAN_EN_Pin, GPIO_PIN_SET); break;
 80046a0:	2201      	movs	r2, #1
 80046a2:	2180      	movs	r1, #128	; 0x80
	case 1: HAL_GPIO_WritePin(FT_CAN_EN_GPIO_Port, FT_CAN_EN_Pin, GPIO_PIN_SET); break;
	case 2: HAL_GPIO_WritePin(SW_CAN_EN_GPIO_Port, SW_CAN_EN_Pin, GPIO_PIN_SET); break;
	case 3: HAL_GPIO_WritePin(LIN_EN_GPIO_Port, LIN_EN_Pin, GPIO_PIN_SET); break;
 80046a4:	4809      	ldr	r0, [pc, #36]	; (80046cc <Change_CAN_channel+0x70>)
 80046a6:	f7fc ff45 	bl	8001534 <HAL_GPIO_WritePin>
    	}
	}*/
	EEPROM_Write(&hspi2,
			EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.numBus - (uint32_t)&eeprom_settings),
			(uint8_t*)&eeprom_settings.numBus, sizeof(eeprom_settings.numBus));
}
 80046aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	EEPROM_Write(&hspi2,
 80046ae:	2301      	movs	r3, #1
 80046b0:	4a08      	ldr	r2, [pc, #32]	; (80046d4 <Change_CAN_channel+0x78>)
 80046b2:	2108      	movs	r1, #8
 80046b4:	4808      	ldr	r0, [pc, #32]	; (80046d8 <Change_CAN_channel+0x7c>)
 80046b6:	f001 bbb7 	b.w	8005e28 <EEPROM_Write>
	case 1: HAL_GPIO_WritePin(FT_CAN_EN_GPIO_Port, FT_CAN_EN_Pin, GPIO_PIN_SET); break;
 80046ba:	2201      	movs	r2, #1
 80046bc:	2140      	movs	r1, #64	; 0x40
 80046be:	e7f1      	b.n	80046a4 <Change_CAN_channel+0x48>
	case 2: HAL_GPIO_WritePin(SW_CAN_EN_GPIO_Port, SW_CAN_EN_Pin, GPIO_PIN_SET); break;
 80046c0:	2201      	movs	r2, #1
 80046c2:	2120      	movs	r1, #32
 80046c4:	e7ee      	b.n	80046a4 <Change_CAN_channel+0x48>
	case 3: HAL_GPIO_WritePin(LIN_EN_GPIO_Port, LIN_EN_Pin, GPIO_PIN_SET); break;
 80046c6:	2201      	movs	r2, #1
 80046c8:	2110      	movs	r1, #16
 80046ca:	e7eb      	b.n	80046a4 <Change_CAN_channel+0x48>
 80046cc:	40010c00 	.word	0x40010c00
 80046d0:	20000d58 	.word	0x20000d58
 80046d4:	20000d60 	.word	0x20000d60
 80046d8:	20003438 	.word	0x20003438

080046dc <HAL_CAN_TxMailbox0CompleteCallback>:
}

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
	//HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_RESET);
}
 80046dc:	4770      	bx	lr

080046de <HAL_CAN_TxMailbox1CompleteCallback>:
 80046de:	4770      	bx	lr

080046e0 <HAL_CAN_TxMailbox2CompleteCallback>:
 80046e0:	4770      	bx	lr
	...

080046e4 <HAL_CAN_ErrorCallback>:
{
	//HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_RESET);
}
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_SET);
 80046e4:	2201      	movs	r2, #1
 80046e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80046ea:	4801      	ldr	r0, [pc, #4]	; (80046f0 <HAL_CAN_ErrorCallback+0xc>)
 80046ec:	f7fc bf22 	b.w	8001534 <HAL_GPIO_WritePin>
 80046f0:	40010800 	.word	0x40010800

080046f4 <STM_bxCAN_calc>:
#define MAX_TQ  (MAX_TQ1 + MAX_TQ2 + 1) //25

#define SAMPE_POINT 0.875f //0.75f

void STM_bxCAN_calc(uint32_t freq, float bitrate, CAN_HandleTypeDef * hcan)
{
 80046f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046f8:	4689      	mov	r9, r1
 80046fa:	b085      	sub	sp, #20
 80046fc:	9002      	str	r0, [sp, #8]
    uint32_t brpresc;
    float number_of_time_quanta;
    uint32_t ceil_of_time_quanta;
    float real_sp, best_sp = 0;

    if(bitrate > 4000000.0f || bitrate < 2000.0f) return;
 80046fe:	4946      	ldr	r1, [pc, #280]	; (8004818 <STM_bxCAN_calc+0x124>)
 8004700:	4648      	mov	r0, r9
{
 8004702:	4617      	mov	r7, r2
    if(bitrate > 4000000.0f || bitrate < 2000.0f) return;
 8004704:	f7fb fff4 	bl	80006f0 <__aeabi_fcmpgt>
 8004708:	2800      	cmp	r0, #0
 800470a:	d17f      	bne.n	800480c <STM_bxCAN_calc+0x118>
 800470c:	4943      	ldr	r1, [pc, #268]	; (800481c <STM_bxCAN_calc+0x128>)
 800470e:	4648      	mov	r0, r9
 8004710:	f7fb ffd0 	bl	80006b4 <__aeabi_fcmplt>
 8004714:	2800      	cmp	r0, #0
 8004716:	d179      	bne.n	800480c <STM_bxCAN_calc+0x118>
    float real_sp, best_sp = 0;
 8004718:	2300      	movs	r3, #0
 800471a:	9300      	str	r3, [sp, #0]
    float accuracy, best_accuracy = 1;
 800471c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000

    for(uint32_t i = 0; i < MAX_BRP; i++)
 8004720:	4605      	mov	r5, r0
        if(accuracy < 0.00001f) accuracy = 0.0f;

        //if(accuracy > 0.5f) continue;

        temp_reg.Init.Prescaler = brpresc;
        temp_reg.Init.TimeSeg1 = (roundf(ceil_of_time_quanta * SAMPE_POINT)) - 1;
 8004722:	f8df a100 	ldr.w	sl, [pc, #256]	; 8004824 <STM_bxCAN_calc+0x130>
    float accuracy, best_accuracy = 1;
 8004726:	9301      	str	r3, [sp, #4]
        number_of_time_quanta = freq / (bitrate * brpresc);
 8004728:	9802      	ldr	r0, [sp, #8]
 800472a:	f7fb fdcd 	bl	80002c8 <__aeabi_ui2f>
        brpresc = i+1;
 800472e:	3501      	adds	r5, #1
        number_of_time_quanta = freq / (bitrate * brpresc);
 8004730:	4604      	mov	r4, r0
 8004732:	4628      	mov	r0, r5
 8004734:	f7fb fdc8 	bl	80002c8 <__aeabi_ui2f>
 8004738:	4649      	mov	r1, r9
 800473a:	f7fb fe1d 	bl	8000378 <__aeabi_fmul>
 800473e:	4601      	mov	r1, r0
 8004740:	4620      	mov	r0, r4
 8004742:	f7fb fecd 	bl	80004e0 <__aeabi_fdiv>
 8004746:	4606      	mov	r6, r0
        ceil_of_time_quanta = roundf(number_of_time_quanta);
 8004748:	f003 fc16 	bl	8007f78 <roundf>
 800474c:	f7fb ffda 	bl	8000704 <__aeabi_f2uiz>
        if(ceil_of_time_quanta < MIN_TQ) break;
 8004750:	2807      	cmp	r0, #7
        ceil_of_time_quanta = roundf(number_of_time_quanta);
 8004752:	4604      	mov	r4, r0
        if(ceil_of_time_quanta < MIN_TQ) break;
 8004754:	d95a      	bls.n	800480c <STM_bxCAN_calc+0x118>
        if(ceil_of_time_quanta > MAX_TQ) continue;
 8004756:	2819      	cmp	r0, #25
 8004758:	d855      	bhi.n	8004806 <STM_bxCAN_calc+0x112>
        accuracy = fabsf(number_of_time_quanta - ceil_of_time_quanta);
 800475a:	f7fb fdb5 	bl	80002c8 <__aeabi_ui2f>
 800475e:	4601      	mov	r1, r0
 8004760:	4683      	mov	fp, r0
 8004762:	4630      	mov	r0, r6
 8004764:	f7fb fcfe 	bl	8000164 <__aeabi_fsub>
 8004768:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
        if(accuracy < 0.00001f) accuracy = 0.0f;
 800476c:	492c      	ldr	r1, [pc, #176]	; (8004820 <STM_bxCAN_calc+0x12c>)
 800476e:	4630      	mov	r0, r6
 8004770:	f7fb ffa0 	bl	80006b4 <__aeabi_fcmplt>
 8004774:	b100      	cbz	r0, 8004778 <STM_bxCAN_calc+0x84>
 8004776:	2600      	movs	r6, #0
        temp_reg.Init.TimeSeg1 = (roundf(ceil_of_time_quanta * SAMPE_POINT)) - 1;
 8004778:	4651      	mov	r1, sl
 800477a:	4658      	mov	r0, fp
 800477c:	f7fb fdfc 	bl	8000378 <__aeabi_fmul>
 8004780:	f003 fbfa 	bl	8007f78 <roundf>
 8004784:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004788:	f7fb fcec 	bl	8000164 <__aeabi_fsub>
 800478c:	f7fb ffba 	bl	8000704 <__aeabi_f2uiz>
        temp_reg.Init.TimeSeg2 = ceil_of_time_quanta - temp_reg.Init.TimeSeg1 - 1;
 8004790:	3c01      	subs	r4, #1

        if(temp_reg.Init.TimeSeg1 > MAX_TQ1 || temp_reg.Init.TimeSeg2 > MAX_TQ2) continue;
 8004792:	2810      	cmp	r0, #16
        temp_reg.Init.TimeSeg1 = (roundf(ceil_of_time_quanta * SAMPE_POINT)) - 1;
 8004794:	4680      	mov	r8, r0
        temp_reg.Init.TimeSeg2 = ceil_of_time_quanta - temp_reg.Init.TimeSeg1 - 1;
 8004796:	eba4 0400 	sub.w	r4, r4, r0
        if(temp_reg.Init.TimeSeg1 > MAX_TQ1 || temp_reg.Init.TimeSeg2 > MAX_TQ2) continue;
 800479a:	d834      	bhi.n	8004806 <STM_bxCAN_calc+0x112>
 800479c:	2c08      	cmp	r4, #8
 800479e:	d832      	bhi.n	8004806 <STM_bxCAN_calc+0x112>

        if(temp_reg.Init.TimeSeg2 < 1 && temp_reg.Init.TimeSeg1 >=1)
 80047a0:	b924      	cbnz	r4, 80047ac <STM_bxCAN_calc+0xb8>
 80047a2:	2800      	cmp	r0, #0
 80047a4:	d035      	beq.n	8004812 <STM_bxCAN_calc+0x11e>
        {
            temp_reg.Init.TimeSeg2 +=1;
 80047a6:	2401      	movs	r4, #1
            temp_reg.Init.TimeSeg1 -=1;
 80047a8:	f100 38ff 	add.w	r8, r0, #4294967295
        }

        real_sp = ((float)(temp_reg.Init.TimeSeg1 + 1) / (float)ceil_of_time_quanta);
 80047ac:	f108 0001 	add.w	r0, r8, #1
 80047b0:	f7fb fd8a 	bl	80002c8 <__aeabi_ui2f>
 80047b4:	4659      	mov	r1, fp
 80047b6:	f7fb fe93 	bl	80004e0 <__aeabi_fdiv>

        //if(real_sp < 0.5f) continue;

        if((accuracy < best_accuracy) || ((accuracy == 0.0f) && (fabsf(real_sp - SAMPE_POINT) < fabsf(best_sp - SAMPE_POINT)) && (temp_reg.Init.TimeSeg2 == hcan->Init.TimeSeg2)))
 80047ba:	9901      	ldr	r1, [sp, #4]
        real_sp = ((float)(temp_reg.Init.TimeSeg1 + 1) / (float)ceil_of_time_quanta);
 80047bc:	4683      	mov	fp, r0
        if((accuracy < best_accuracy) || ((accuracy == 0.0f) && (fabsf(real_sp - SAMPE_POINT) < fabsf(best_sp - SAMPE_POINT)) && (temp_reg.Init.TimeSeg2 == hcan->Init.TimeSeg2)))
 80047be:	4630      	mov	r0, r6
 80047c0:	f7fb ff78 	bl	80006b4 <__aeabi_fcmplt>
 80047c4:	b9c8      	cbnz	r0, 80047fa <STM_bxCAN_calc+0x106>
 80047c6:	2100      	movs	r1, #0
 80047c8:	4630      	mov	r0, r6
 80047ca:	f7fb ff69 	bl	80006a0 <__aeabi_fcmpeq>
 80047ce:	b1d0      	cbz	r0, 8004806 <STM_bxCAN_calc+0x112>
 80047d0:	4651      	mov	r1, sl
 80047d2:	4658      	mov	r0, fp
 80047d4:	f7fb fcc6 	bl	8000164 <__aeabi_fsub>
 80047d8:	4651      	mov	r1, sl
 80047da:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80047de:	9800      	ldr	r0, [sp, #0]
 80047e0:	9203      	str	r2, [sp, #12]
 80047e2:	f7fb fcbf 	bl	8000164 <__aeabi_fsub>
 80047e6:	9a03      	ldr	r2, [sp, #12]
 80047e8:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
 80047ec:	4610      	mov	r0, r2
 80047ee:	f7fb ff61 	bl	80006b4 <__aeabi_fcmplt>
 80047f2:	b140      	cbz	r0, 8004806 <STM_bxCAN_calc+0x112>
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	42a2      	cmp	r2, r4
 80047f8:	d105      	bne.n	8004806 <STM_bxCAN_calc+0x112>
        {
            hcan->Init.Prescaler = temp_reg.Init.Prescaler;
            hcan->Init.TimeSeg1 = temp_reg.Init.TimeSeg1;
            hcan->Init.TimeSeg2 = temp_reg.Init.TimeSeg2;
 80047fa:	e9c7 8404 	strd	r8, r4, [r7, #16]
            hcan->Init.Prescaler = temp_reg.Init.Prescaler;
 80047fe:	607d      	str	r5, [r7, #4]
            best_accuracy = accuracy;
            best_sp = real_sp;
 8004800:	f8cd b000 	str.w	fp, [sp]
            best_accuracy = accuracy;
 8004804:	9601      	str	r6, [sp, #4]
    for(uint32_t i = 0; i < MAX_BRP; i++)
 8004806:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800480a:	d18d      	bne.n	8004728 <STM_bxCAN_calc+0x34>
        }
    }

}
 800480c:	b005      	add	sp, #20
 800480e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp_reg.Init.TimeSeg2 = ceil_of_time_quanta - temp_reg.Init.TimeSeg1 - 1;
 8004812:	4604      	mov	r4, r0
 8004814:	e7ca      	b.n	80047ac <STM_bxCAN_calc+0xb8>
 8004816:	bf00      	nop
 8004818:	4a742400 	.word	0x4a742400
 800481c:	44fa0000 	.word	0x44fa0000
 8004820:	3727c5ac 	.word	0x3727c5ac
 8004824:	3f600000 	.word	0x3f600000

08004828 <CAN_Init_Custom>:
{
 8004828:	b538      	push	{r3, r4, r5, lr}
	switch(speed)
 800482a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800482e:	4298      	cmp	r0, r3
{
 8004830:	460d      	mov	r5, r1
 8004832:	4c3f      	ldr	r4, [pc, #252]	; (8004930 <CAN_Init_Custom+0x108>)
	switch(speed)
 8004834:	d06e      	beq.n	8004914 <CAN_Init_Custom+0xec>
 8004836:	d825      	bhi.n	8004884 <CAN_Init_Custom+0x5c>
 8004838:	f242 7310 	movw	r3, #10000	; 0x2710
 800483c:	4298      	cmp	r0, r3
 800483e:	d06b      	beq.n	8004918 <CAN_Init_Custom+0xf0>
 8004840:	d80f      	bhi.n	8004862 <CAN_Init_Custom+0x3a>
 8004842:	f241 3388 	movw	r3, #5000	; 0x1388
 8004846:	4298      	cmp	r0, r3
 8004848:	d06a      	beq.n	8004920 <CAN_Init_Custom+0xf8>
 800484a:	f242 038d 	movw	r3, #8333	; 0x208d
 800484e:	4298      	cmp	r0, r3
 8004850:	d069      	beq.n	8004926 <CAN_Init_Custom+0xfe>
			STM_bxCAN_calc(36000000UL, speed, &hcan);
 8004852:	f7fb fd39 	bl	80002c8 <__aeabi_ui2f>
 8004856:	4a36      	ldr	r2, [pc, #216]	; (8004930 <CAN_Init_Custom+0x108>)
 8004858:	4601      	mov	r1, r0
 800485a:	4836      	ldr	r0, [pc, #216]	; (8004934 <CAN_Init_Custom+0x10c>)
 800485c:	f7ff ff4a 	bl	80046f4 <STM_bxCAN_calc>
			break;
 8004860:	e03a      	b.n	80048d8 <CAN_Init_Custom+0xb0>
	switch(speed)
 8004862:	f248 2335 	movw	r3, #33333	; 0x8235
 8004866:	4298      	cmp	r0, r3
 8004868:	d060      	beq.n	800492c <CAN_Init_Custom+0x104>
 800486a:	f64b 2303 	movw	r3, #47619	; 0xba03
 800486e:	4298      	cmp	r0, r3
 8004870:	d054      	beq.n	800491c <CAN_Init_Custom+0xf4>
 8004872:	f644 6320 	movw	r3, #20000	; 0x4e20
 8004876:	4298      	cmp	r0, r3
 8004878:	d1eb      	bne.n	8004852 <CAN_Init_Custom+0x2a>
			hcan.Init.Prescaler = 120;
 800487a:	2378      	movs	r3, #120	; 0x78
			hcan.Init.Prescaler = 72;
 800487c:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 800487e:	f44f 2330 	mov.w	r3, #720896	; 0xb0000
 8004882:	e01e      	b.n	80048c2 <CAN_Init_Custom+0x9a>
	switch(speed)
 8004884:	4b2c      	ldr	r3, [pc, #176]	; (8004938 <CAN_Init_Custom+0x110>)
 8004886:	4298      	cmp	r0, r3
 8004888:	d038      	beq.n	80048fc <CAN_Init_Custom+0xd4>
 800488a:	d80d      	bhi.n	80048a8 <CAN_Init_Custom+0x80>
 800488c:	4b2b      	ldr	r3, [pc, #172]	; (800493c <CAN_Init_Custom+0x114>)
 800488e:	4298      	cmp	r0, r3
 8004890:	d03b      	beq.n	800490a <CAN_Init_Custom+0xe2>
 8004892:	4b2b      	ldr	r3, [pc, #172]	; (8004940 <CAN_Init_Custom+0x118>)
 8004894:	4298      	cmp	r0, r3
 8004896:	d036      	beq.n	8004906 <CAN_Init_Custom+0xde>
 8004898:	4b2a      	ldr	r3, [pc, #168]	; (8004944 <CAN_Init_Custom+0x11c>)
 800489a:	4298      	cmp	r0, r3
 800489c:	d1d9      	bne.n	8004852 <CAN_Init_Custom+0x2a>
			hcan.Init.Prescaler = 27;
 800489e:	231b      	movs	r3, #27
			hcan.Init.Prescaler = 54;
 80048a0:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_11TQ;
 80048a2:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 80048a6:	e00c      	b.n	80048c2 <CAN_Init_Custom+0x9a>
	switch(speed)
 80048a8:	4b27      	ldr	r3, [pc, #156]	; (8004948 <CAN_Init_Custom+0x120>)
 80048aa:	4298      	cmp	r0, r3
 80048ac:	d024      	beq.n	80048f8 <CAN_Init_Custom+0xd0>
 80048ae:	4b27      	ldr	r3, [pc, #156]	; (800494c <CAN_Init_Custom+0x124>)
 80048b0:	4298      	cmp	r0, r3
 80048b2:	d00a      	beq.n	80048ca <CAN_Init_Custom+0xa2>
 80048b4:	4b26      	ldr	r3, [pc, #152]	; (8004950 <CAN_Init_Custom+0x128>)
 80048b6:	4298      	cmp	r0, r3
 80048b8:	d1cb      	bne.n	8004852 <CAN_Init_Custom+0x2a>
			hcan.Init.Prescaler = 4;
 80048ba:	2304      	movs	r3, #4
 80048bc:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 80048be:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
			hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 80048c2:	6123      	str	r3, [r4, #16]
			hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80048c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80048c8:	e005      	b.n	80048d6 <CAN_Init_Custom+0xae>
			hcan.Init.Prescaler = 4;
 80048ca:	2304      	movs	r3, #4
			hcan.Init.Prescaler = 5;
 80048cc:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 80048ce:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 80048d2:	6123      	str	r3, [r4, #16]
			hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80048d4:	2300      	movs	r3, #0
 80048d6:	6163      	str	r3, [r4, #20]
  hcan.Instance = CAN1;
 80048d8:	4b1e      	ldr	r3, [pc, #120]	; (8004954 <CAN_Init_Custom+0x12c>)
  hcan.Init.Mode = mode; //CAN_MODE_NORMAL;
 80048da:	60a5      	str	r5, [r4, #8]
  hcan.Instance = CAN1;
 80048dc:	6023      	str	r3, [r4, #0]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80048de:	2300      	movs	r3, #0
  return HAL_CAN_Init(&hcan);
 80048e0:	4813      	ldr	r0, [pc, #76]	; (8004930 <CAN_Init_Custom+0x108>)
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80048e2:	60e3      	str	r3, [r4, #12]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80048e4:	7623      	strb	r3, [r4, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80048e6:	7663      	strb	r3, [r4, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80048e8:	76a3      	strb	r3, [r4, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80048ea:	76e3      	strb	r3, [r4, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80048ec:	7723      	strb	r3, [r4, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80048ee:	7763      	strb	r3, [r4, #29]
}
 80048f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return HAL_CAN_Init(&hcan);
 80048f4:	f7fb bf80 	b.w	80007f8 <HAL_CAN_Init>
			hcan.Init.Prescaler = 5;
 80048f8:	2305      	movs	r3, #5
 80048fa:	e7e7      	b.n	80048cc <CAN_Init_Custom+0xa4>
			hcan.Init.Prescaler = 9;
 80048fc:	2309      	movs	r3, #9
			hcan.Init.Prescaler = 270;
 80048fe:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8004900:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8004904:	e7dd      	b.n	80048c2 <CAN_Init_Custom+0x9a>
			hcan.Init.Prescaler = 18;
 8004906:	2312      	movs	r3, #18
 8004908:	e7f9      	b.n	80048fe <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 45;
 800490a:	232d      	movs	r3, #45	; 0x2d
 800490c:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 800490e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8004912:	e7de      	b.n	80048d2 <CAN_Init_Custom+0xaa>
			hcan.Init.Prescaler = 45;
 8004914:	232d      	movs	r3, #45	; 0x2d
 8004916:	e7f2      	b.n	80048fe <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 255;
 8004918:	23ff      	movs	r3, #255	; 0xff
 800491a:	e7f0      	b.n	80048fe <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 54;
 800491c:	2336      	movs	r3, #54	; 0x36
 800491e:	e7bf      	b.n	80048a0 <CAN_Init_Custom+0x78>
			hcan.Init.Prescaler = 450;
 8004920:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 8004924:	e7eb      	b.n	80048fe <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 270;
 8004926:	f44f 7387 	mov.w	r3, #270	; 0x10e
 800492a:	e7e8      	b.n	80048fe <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 72;
 800492c:	2348      	movs	r3, #72	; 0x48
 800492e:	e7a5      	b.n	800487c <CAN_Init_Custom+0x54>
 8004930:	20001908 	.word	0x20001908
 8004934:	02255100 	.word	0x02255100
 8004938:	0003d090 	.word	0x0003d090
 800493c:	000186a0 	.word	0x000186a0
 8004940:	0001e848 	.word	0x0001e848
 8004944:	00017406 	.word	0x00017406
 8004948:	000c3500 	.word	0x000c3500
 800494c:	000f4240 	.word	0x000f4240
 8004950:	0007a120 	.word	0x0007a120
 8004954:	40006400 	.word	0x40006400

08004958 <Open_CAN_cannel>:
{
 8004958:	b510      	push	{r4, lr}
	if(CAN_Init_Custom(eeprom_settings.CAN_Speed[eeprom_settings.numBus], eeprom_settings.CAN_mode[eeprom_settings.numBus]) == HAL_OK)//);CAN_MODE_LOOPBACK
 800495a:	4c1b      	ldr	r4, [pc, #108]	; (80049c8 <Open_CAN_cannel+0x70>)
	Change_CAN_channel();
 800495c:	f7ff fe7e 	bl	800465c <Change_CAN_channel>
	if(CAN_Init_Custom(eeprom_settings.CAN_Speed[eeprom_settings.numBus], eeprom_settings.CAN_mode[eeprom_settings.numBus]) == HAL_OK)//);CAN_MODE_LOOPBACK
 8004960:	7a23      	ldrb	r3, [r4, #8]
 8004962:	3302      	adds	r3, #2
 8004964:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004968:	6858      	ldr	r0, [r3, #4]
 800496a:	7a23      	ldrb	r3, [r4, #8]
 800496c:	330c      	adds	r3, #12
 800496e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004972:	6859      	ldr	r1, [r3, #4]
 8004974:	f7ff ff58 	bl	8004828 <CAN_Init_Custom>
 8004978:	b108      	cbz	r0, 800497e <Open_CAN_cannel+0x26>
	return HAL_ERROR;
 800497a:	2001      	movs	r0, #1
}
 800497c:	bd10      	pop	{r4, pc}
				EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.CAN_Speed[eeprom_settings.numBus] - (uint32_t)&eeprom_settings),
 800497e:	7a21      	ldrb	r1, [r4, #8]
				(uint8_t*)&eeprom_settings.CAN_Speed[eeprom_settings.numBus], sizeof(eeprom_settings.CAN_Speed[eeprom_settings.numBus]));
 8004980:	7a22      	ldrb	r2, [r4, #8]
		EEPROM_Write(&hspi2,
 8004982:	3103      	adds	r1, #3
				(uint8_t*)&eeprom_settings.CAN_Speed[eeprom_settings.numBus], sizeof(eeprom_settings.CAN_Speed[eeprom_settings.numBus]));
 8004984:	3203      	adds	r2, #3
		EEPROM_Write(&hspi2,
 8004986:	2304      	movs	r3, #4
 8004988:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800498c:	0089      	lsls	r1, r1, #2
 800498e:	480f      	ldr	r0, [pc, #60]	; (80049cc <Open_CAN_cannel+0x74>)
 8004990:	f001 fa4a 	bl	8005e28 <EEPROM_Write>
				EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.CAN_mode[eeprom_settings.numBus] - (uint32_t)&eeprom_settings),
 8004994:	7a21      	ldrb	r1, [r4, #8]
				(uint8_t*)&eeprom_settings.CAN_mode[eeprom_settings.numBus], sizeof(eeprom_settings.CAN_mode[eeprom_settings.numBus]));
 8004996:	7a22      	ldrb	r2, [r4, #8]
		EEPROM_Write(&hspi2,
 8004998:	310d      	adds	r1, #13
				(uint8_t*)&eeprom_settings.CAN_mode[eeprom_settings.numBus], sizeof(eeprom_settings.CAN_mode[eeprom_settings.numBus]));
 800499a:	320d      	adds	r2, #13
		EEPROM_Write(&hspi2,
 800499c:	2304      	movs	r3, #4
 800499e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80049a2:	0089      	lsls	r1, r1, #2
 80049a4:	4809      	ldr	r0, [pc, #36]	; (80049cc <Open_CAN_cannel+0x74>)
 80049a6:	f001 fa3f 	bl	8005e28 <EEPROM_Write>
		  if(HAL_CAN_Start(&hcan) != HAL_OK) return HAL_ERROR;
 80049aa:	4809      	ldr	r0, [pc, #36]	; (80049d0 <Open_CAN_cannel+0x78>)
 80049ac:	f7fc f80b 	bl	80009c6 <HAL_CAN_Start>
 80049b0:	2800      	cmp	r0, #0
 80049b2:	d1e2      	bne.n	800497a <Open_CAN_cannel+0x22>
		  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING |
 80049b4:	f240 4137 	movw	r1, #1079	; 0x437
 80049b8:	4805      	ldr	r0, [pc, #20]	; (80049d0 <Open_CAN_cannel+0x78>)
 80049ba:	f7fc f934 	bl	8000c26 <HAL_CAN_ActivateNotification>
		  if(HAL_CAN_Start(&hcan) != HAL_OK) return HAL_ERROR;
 80049be:	3000      	adds	r0, #0
 80049c0:	bf18      	it	ne
 80049c2:	2001      	movne	r0, #1
 80049c4:	e7da      	b.n	800497c <Open_CAN_cannel+0x24>
 80049c6:	bf00      	nop
 80049c8:	20000d58 	.word	0x20000d58
 80049cc:	20003438 	.word	0x20003438
 80049d0:	20001908 	.word	0x20001908

080049d4 <exec_usb_cmd>:
{
 80049d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049d8:	b08a      	sub	sp, #40	; 0x28
 80049da:	4604      	mov	r4, r0
    uint8_t cmd_len = strlen ((char *)cmd_buf);	// get command length
 80049dc:	f7fb fbb6 	bl	800014c <strlen>
    if(conf.scpipt_saving == true && cmd_buf[0] != PROGRAM_SCRIPT)
 80049e0:	4d9e      	ldr	r5, [pc, #632]	; (8004c5c <exec_usb_cmd+0x288>)
    uint8_t cmd_len = strlen ((char *)cmd_buf);	// get command length
 80049e2:	b2c6      	uxtb	r6, r0
    if(conf.scpipt_saving == true && cmd_buf[0] != PROGRAM_SCRIPT)
 80049e4:	79eb      	ldrb	r3, [r5, #7]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d106      	bne.n	80049f8 <exec_usb_cmd+0x24>
 80049ea:	7823      	ldrb	r3, [r4, #0]
 80049ec:	2b50      	cmp	r3, #80	; 0x50
 80049ee:	d003      	beq.n	80049f8 <exec_usb_cmd+0x24>
    	save_script(cmd_buf, cmd_len);
 80049f0:	4631      	mov	r1, r6
 80049f2:	4620      	mov	r0, r4
 80049f4:	f7ff fdb0 	bl	8004558 <save_script>
    switch (cmd_buf[0]) {
 80049f8:	7822      	ldrb	r2, [r4, #0]
 80049fa:	f1a2 0321 	sub.w	r3, r2, #33	; 0x21
 80049fe:	2b57      	cmp	r3, #87	; 0x57
 8004a00:	f200 80cf 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
 8004a04:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004a08:	00cd04c4 	.word	0x00cd04c4
 8004a0c:	00cd00cd 	.word	0x00cd00cd
 8004a10:	00cd00cd 	.word	0x00cd00cd
 8004a14:	00cd00cd 	.word	0x00cd00cd
 8004a18:	00cd00cd 	.word	0x00cd00cd
 8004a1c:	00cd00cd 	.word	0x00cd00cd
 8004a20:	00cd00cd 	.word	0x00cd00cd
 8004a24:	00cd00cd 	.word	0x00cd00cd
 8004a28:	00cd00cd 	.word	0x00cd00cd
 8004a2c:	00cd00cd 	.word	0x00cd00cd
 8004a30:	00cd00cd 	.word	0x00cd00cd
 8004a34:	00cd00cd 	.word	0x00cd00cd
 8004a38:	00cd00cd 	.word	0x00cd00cd
 8004a3c:	00cd00cd 	.word	0x00cd00cd
 8004a40:	00cd00cd 	.word	0x00cd00cd
 8004a44:	00cd04be 	.word	0x00cd04be
 8004a48:	041a0066 	.word	0x041a0066
 8004a4c:	044c0261 	.word	0x044c0261
 8004a50:	009a0066 	.word	0x009a0066
 8004a54:	04770066 	.word	0x04770066
 8004a58:	044500cd 	.word	0x044500cd
 8004a5c:	038a00cd 	.word	0x038a00cd
 8004a60:	005800b0 	.word	0x005800b0
 8004a64:	04290240 	.word	0x04290240
 8004a68:	031d00cd 	.word	0x031d00cd
 8004a6c:	0344015b 	.word	0x0344015b
 8004a70:	0068039d 	.word	0x0068039d
 8004a74:	046d0066 	.word	0x046d0066
 8004a78:	008b00cd 	.word	0x008b00cd
 8004a7c:	00cd00cd 	.word	0x00cd00cd
 8004a80:	00cd00cd 	.word	0x00cd00cd
 8004a84:	00cd00cd 	.word	0x00cd00cd
 8004a88:	00cd00cd 	.word	0x00cd00cd
 8004a8c:	00cd00cd 	.word	0x00cd00cd
 8004a90:	00fd00cd 	.word	0x00fd00cd
 8004a94:	047200cd 	.word	0x047200cd
 8004a98:	00cd00cd 	.word	0x00cd00cd
 8004a9c:	00cd00cd 	.word	0x00cd00cd
 8004aa0:	00cd00b0 	.word	0x00cd00b0
 8004aa4:	00cd00cd 	.word	0x00cd00cd
 8004aa8:	028600cd 	.word	0x028600cd
 8004aac:	02db0136 	.word	0x02db0136
 8004ab0:	007a03d3 	.word	0x007a03d3
 8004ab4:	046900cd 	.word	0x046900cd
        	uart_tx_com_bufer[uart_tx_pointer++] = GET_SERIAL;
 8004ab8:	214e      	movs	r1, #78	; 0x4e
 8004aba:	4869      	ldr	r0, [pc, #420]	; (8004c60 <exec_usb_cmd+0x28c>)
 8004abc:	4b69      	ldr	r3, [pc, #420]	; (8004c64 <exec_usb_cmd+0x290>)
 8004abe:	6802      	ldr	r2, [r0, #0]
 8004ac0:	5499      	strb	r1, [r3, r2]
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8004ac2:	4413      	add	r3, r2
            uart_tx_com_bufer[uart_tx_pointer++] = '1';
 8004ac4:	3205      	adds	r2, #5
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8004ac6:	2130      	movs	r1, #48	; 0x30
            uart_tx_com_bufer[uart_tx_pointer++] = '1';
 8004ac8:	6002      	str	r2, [r0, #0]
 8004aca:	2231      	movs	r2, #49	; 0x31
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8004acc:	7059      	strb	r1, [r3, #1]
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8004ace:	7099      	strb	r1, [r3, #2]
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8004ad0:	70d9      	strb	r1, [r3, #3]
            uart_tx_com_bufer[uart_tx_pointer++] = '1';
 8004ad2:	711a      	strb	r2, [r3, #4]
        	return CR;
 8004ad4:	200d      	movs	r0, #13
 8004ad6:	e065      	b.n	8004ba4 <exec_usb_cmd+0x1d0>
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_VERSION);
 8004ad8:	2456      	movs	r4, #86	; 0x56
 8004ada:	4861      	ldr	r0, [pc, #388]	; (8004c60 <exec_usb_cmd+0x28c>)
 8004adc:	4a61      	ldr	r2, [pc, #388]	; (8004c64 <exec_usb_cmd+0x290>)
 8004ade:	6803      	ldr	r3, [r0, #0]
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004ae0:	2531      	movs	r5, #49	; 0x31
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_VERSION);
 8004ae2:	54d4      	strb	r4, [r2, r3]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004ae4:	2430      	movs	r4, #48	; 0x30
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_VERSION);
 8004ae6:	1c59      	adds	r1, r3, #1
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004ae8:	5455      	strb	r5, [r2, r1]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004aea:	4411      	add	r1, r2
 8004aec:	704c      	strb	r4, [r1, #1]
            uart_tx_pointer +=2;
 8004aee:	1cd9      	adds	r1, r3, #3
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004af0:	5455      	strb	r5, [r2, r1]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004af2:	440a      	add	r2, r1
 8004af4:	7054      	strb	r4, [r2, #1]
            uart_tx_pointer +=2;
 8004af6:	3305      	adds	r3, #5
 8004af8:	6003      	str	r3, [r0, #0]
 8004afa:	e7eb      	b.n	8004ad4 <exec_usb_cmd+0x100>
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_SW_VERSION);
 8004afc:	2476      	movs	r4, #118	; 0x76
 8004afe:	4858      	ldr	r0, [pc, #352]	; (8004c60 <exec_usb_cmd+0x28c>)
 8004b00:	4a58      	ldr	r2, [pc, #352]	; (8004c64 <exec_usb_cmd+0x290>)
 8004b02:	6803      	ldr	r3, [r0, #0]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004b04:	2531      	movs	r5, #49	; 0x31
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_SW_VERSION);
 8004b06:	54d4      	strb	r4, [r2, r3]
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004b08:	2430      	movs	r4, #48	; 0x30
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_SW_VERSION);
 8004b0a:	1c59      	adds	r1, r3, #1
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004b0c:	5454      	strb	r4, [r2, r1]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004b0e:	4411      	add	r1, r2
 8004b10:	704d      	strb	r5, [r1, #1]
            uart_tx_pointer +=2;
 8004b12:	1cd9      	adds	r1, r3, #3
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004b14:	5454      	strb	r4, [r2, r1]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8004b16:	440a      	add	r2, r1
 8004b18:	2141      	movs	r1, #65	; 0x41
 8004b1a:	7051      	strb	r1, [r2, #1]
 8004b1c:	e7eb      	b.n	8004af6 <exec_usb_cmd+0x122>
            if(cmd_buf[1] == '1')
 8004b1e:	7863      	ldrb	r3, [r4, #1]
 8004b20:	2b31      	cmp	r3, #49	; 0x31
 8004b22:	d102      	bne.n	8004b2a <exec_usb_cmd+0x156>
            	conf.timestamp_en = true;
 8004b24:	2301      	movs	r3, #1
            	conf.timestamp_en = false;
 8004b26:	706b      	strb	r3, [r5, #1]
 8004b28:	e7d4      	b.n	8004ad4 <exec_usb_cmd+0x100>
            else if(cmd_buf[1] == '0')
 8004b2a:	2b30      	cmp	r3, #48	; 0x30
 8004b2c:	d101      	bne.n	8004b32 <exec_usb_cmd+0x15e>
            	conf.timestamp_en = false;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	e7f9      	b.n	8004b26 <exec_usb_cmd+0x152>
            	conf.timestamp_en = (conf.timestamp_en) ? false : true;
 8004b32:	786b      	ldrb	r3, [r5, #1]
 8004b34:	fab3 f383 	clz	r3, r3
 8004b38:	095b      	lsrs	r3, r3, #5
 8004b3a:	e7f4      	b.n	8004b26 <exec_usb_cmd+0x152>
        	uart_tx_com_bufer[uart_tx_pointer++] = (READ_STATUS);
 8004b3c:	2246      	movs	r2, #70	; 0x46
 8004b3e:	4c48      	ldr	r4, [pc, #288]	; (8004c60 <exec_usb_cmd+0x28c>)
 8004b40:	4d48      	ldr	r5, [pc, #288]	; (8004c64 <exec_usb_cmd+0x290>)
 8004b42:	6823      	ldr	r3, [r4, #0]
            uart_tx_com_bufer[uart_tx_pointer++] = HAL_CAN_GetState(&hcan) + '0';
 8004b44:	4848      	ldr	r0, [pc, #288]	; (8004c68 <exec_usb_cmd+0x294>)
        	uart_tx_com_bufer[uart_tx_pointer++] = (READ_STATUS);
 8004b46:	54ea      	strb	r2, [r5, r3]
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8004b48:	1c9a      	adds	r2, r3, #2
 8004b4a:	6022      	str	r2, [r4, #0]
 8004b4c:	2230      	movs	r2, #48	; 0x30
 8004b4e:	442b      	add	r3, r5
 8004b50:	705a      	strb	r2, [r3, #1]
            uart_tx_com_bufer[uart_tx_pointer++] = HAL_CAN_GetState(&hcan) + '0';
 8004b52:	f7fc f97e 	bl	8000e52 <HAL_CAN_GetState>
 8004b56:	6823      	ldr	r3, [r4, #0]
 8004b58:	3030      	adds	r0, #48	; 0x30
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	54e8      	strb	r0, [r5, r3]
            HAL_CAN_ResetError(&hcan);
 8004b5e:	4842      	ldr	r0, [pc, #264]	; (8004c68 <exec_usb_cmd+0x294>)
            uart_tx_com_bufer[uart_tx_pointer++] = HAL_CAN_GetState(&hcan) + '0';
 8004b60:	6022      	str	r2, [r4, #0]
            HAL_CAN_ResetError(&hcan);
 8004b62:	f7fc f98b 	bl	8000e7c <HAL_CAN_ResetError>
 8004b66:	e7b5      	b.n	8004ad4 <exec_usb_cmd+0x100>
        	if(cmd_buf[1] == 'E' || cmd_buf[1] == '1')
 8004b68:	7863      	ldrb	r3, [r4, #1]
 8004b6a:	2b45      	cmp	r3, #69	; 0x45
 8004b6c:	d001      	beq.n	8004b72 <exec_usb_cmd+0x19e>
 8004b6e:	2b31      	cmp	r3, #49	; 0x31
 8004b70:	d126      	bne.n	8004bc0 <exec_usb_cmd+0x1ec>
{
 8004b72:	2304      	movs	r3, #4
 8004b74:	1ce1      	adds	r1, r4, #3
            	for(int i = 3; i < cmd_len; i++)
 8004b76:	1b08      	subs	r0, r1, r4
 8004b78:	4286      	cmp	r6, r0
 8004b7a:	dc0e      	bgt.n	8004b9a <exec_usb_cmd+0x1c6>
            	filter_temp = (filter_temp & 0b11111111111111111) << 3;
 8004b7c:	483b      	ldr	r0, [pc, #236]	; (8004c6c <exec_usb_cmd+0x298>)
 8004b7e:	ea00 00c3 	and.w	r0, r0, r3, lsl #3
        	if(cmd_buf[2] == 'R' || cmd_buf[2] == '1') filter_temp |= 1<<1;
 8004b82:	78a3      	ldrb	r3, [r4, #2]
 8004b84:	2b52      	cmp	r3, #82	; 0x52
 8004b86:	d001      	beq.n	8004b8c <exec_usb_cmd+0x1b8>
 8004b88:	2b31      	cmp	r3, #49	; 0x31
 8004b8a:	d135      	bne.n	8004bf8 <exec_usb_cmd+0x224>
 8004b8c:	f040 0002 	orr.w	r0, r0, #2
        	if(cmd_buf[0] == SET_FILTER_ID) conf.filter_id = filter_temp;
 8004b90:	2a4d      	cmp	r2, #77	; 0x4d
 8004b92:	bf0c      	ite	eq
 8004b94:	61e8      	streq	r0, [r5, #28]
        	else conf.filter_mask = filter_temp;
 8004b96:	6228      	strne	r0, [r5, #32]
 8004b98:	e79c      	b.n	8004ad4 <exec_usb_cmd+0x100>
            		if(cmd_buf[i] < '0' || (cmd_buf[i] > '9' && (cmd_buf[i] <'A' || cmd_buf[i] > 'F'))) return ERROR;
 8004b9a:	f811 0b01 	ldrb.w	r0, [r1], #1
 8004b9e:	282f      	cmp	r0, #47	; 0x2f
 8004ba0:	d803      	bhi.n	8004baa <exec_usb_cmd+0x1d6>
            return ERROR;
 8004ba2:	2007      	movs	r0, #7
}				// end exec_usb_cmd
 8004ba4:	b00a      	add	sp, #40	; 0x28
 8004ba6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            		if(cmd_buf[i] < '0' || (cmd_buf[i] > '9' && (cmd_buf[i] <'A' || cmd_buf[i] > 'F'))) return ERROR;
 8004baa:	2839      	cmp	r0, #57	; 0x39
 8004bac:	d903      	bls.n	8004bb6 <exec_usb_cmd+0x1e2>
 8004bae:	f1a0 0741 	sub.w	r7, r0, #65	; 0x41
 8004bb2:	2f05      	cmp	r7, #5
 8004bb4:	d8f5      	bhi.n	8004ba2 <exec_usb_cmd+0x1ce>
            		filter_temp = filter_temp << 4;
 8004bb6:	011b      	lsls	r3, r3, #4
            		filter_temp += HexTo4bits(cmd_buf[i]);
 8004bb8:	f7ff fa98 	bl	80040ec <HexTo4bits>
 8004bbc:	4403      	add	r3, r0
 8004bbe:	e7da      	b.n	8004b76 <exec_usb_cmd+0x1a2>
        	else if(cmd_buf[1] == 'S' || cmd_buf[1] == '0')
 8004bc0:	2b53      	cmp	r3, #83	; 0x53
 8004bc2:	d001      	beq.n	8004bc8 <exec_usb_cmd+0x1f4>
 8004bc4:	2b30      	cmp	r3, #48	; 0x30
 8004bc6:	d1ec      	bne.n	8004ba2 <exec_usb_cmd+0x1ce>
{
 8004bc8:	2300      	movs	r3, #0
 8004bca:	1ce1      	adds	r1, r4, #3
            	for(int i = 3; i < cmd_len; i++)
 8004bcc:	1b08      	subs	r0, r1, r4
 8004bce:	4286      	cmp	r6, r0
 8004bd0:	dc03      	bgt.n	8004bda <exec_usb_cmd+0x206>
            	filter_temp = (filter_temp & 0b1111111111) << 21;
 8004bd2:	4827      	ldr	r0, [pc, #156]	; (8004c70 <exec_usb_cmd+0x29c>)
 8004bd4:	ea00 5043 	and.w	r0, r0, r3, lsl #21
 8004bd8:	e7d3      	b.n	8004b82 <exec_usb_cmd+0x1ae>
            		if(cmd_buf[i] < '0' || (cmd_buf[i] > '9' && (cmd_buf[i] <'A' || cmd_buf[i] > 'F'))) return ERROR;
 8004bda:	f811 0b01 	ldrb.w	r0, [r1], #1
 8004bde:	282f      	cmp	r0, #47	; 0x2f
 8004be0:	d9df      	bls.n	8004ba2 <exec_usb_cmd+0x1ce>
 8004be2:	2839      	cmp	r0, #57	; 0x39
 8004be4:	d903      	bls.n	8004bee <exec_usb_cmd+0x21a>
 8004be6:	f1a0 0741 	sub.w	r7, r0, #65	; 0x41
 8004bea:	2f05      	cmp	r7, #5
 8004bec:	d8d9      	bhi.n	8004ba2 <exec_usb_cmd+0x1ce>
            		filter_temp = filter_temp << 4;
 8004bee:	011b      	lsls	r3, r3, #4
            		filter_temp += HexTo4bits(cmd_buf[i]);
 8004bf0:	f7ff fa7c 	bl	80040ec <HexTo4bits>
 8004bf4:	4403      	add	r3, r0
 8004bf6:	e7e9      	b.n	8004bcc <exec_usb_cmd+0x1f8>
        	else if(cmd_buf[2] != 'D' && cmd_buf[2] != '0') return ERROR;
 8004bf8:	2b44      	cmp	r3, #68	; 0x44
 8004bfa:	d0c9      	beq.n	8004b90 <exec_usb_cmd+0x1bc>
 8004bfc:	2b30      	cmp	r3, #48	; 0x30
 8004bfe:	d1d0      	bne.n	8004ba2 <exec_usb_cmd+0x1ce>
 8004c00:	e7c6      	b.n	8004b90 <exec_usb_cmd+0x1bc>
        	if(cmd_len == 3)
 8004c02:	2e03      	cmp	r6, #3
 8004c04:	d118      	bne.n	8004c38 <exec_usb_cmd+0x264>
        		conf.filter_num = HexTo4bits(cmd_buf[1]);
 8004c06:	7860      	ldrb	r0, [r4, #1]
 8004c08:	f7ff fa70 	bl	80040ec <HexTo4bits>
 8004c0c:	6268      	str	r0, [r5, #36]	; 0x24
        		conf.filter_mode = cmd_buf[2] == 'I' ? CAN_FILTERMODE_IDLIST : cmd_buf[2] == 'M' ? CAN_FILTERMODE_IDMASK : 0xFF;
 8004c0e:	78a3      	ldrb	r3, [r4, #2]
        		conf.filter_mode = cmd_buf[3] == 'I' ? CAN_FILTERMODE_IDLIST : cmd_buf[3] == 'M' ? CAN_FILTERMODE_IDMASK : 0xFF;
 8004c10:	2b49      	cmp	r3, #73	; 0x49
 8004c12:	d020      	beq.n	8004c56 <exec_usb_cmd+0x282>
 8004c14:	2b4d      	cmp	r3, #77	; 0x4d
 8004c16:	bf14      	ite	ne
 8004c18:	23ff      	movne	r3, #255	; 0xff
 8004c1a:	2300      	moveq	r3, #0
 8004c1c:	62ab      	str	r3, [r5, #40]	; 0x28
        	if(conf.filter_num > 14 || conf.filter_mode == 0xFF) return ERROR;
 8004c1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c20:	2b0e      	cmp	r3, #14
 8004c22:	d8be      	bhi.n	8004ba2 <exec_usb_cmd+0x1ce>
 8004c24:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8004c26:	2aff      	cmp	r2, #255	; 0xff
 8004c28:	d0bb      	beq.n	8004ba2 <exec_usb_cmd+0x1ce>
        	if(SetFilterCAN(conf.filter_id, conf.filter_mask, conf.filter_mode, conf.filter_num) != HAL_OK) return ERROR;
 8004c2a:	e9d5 0107 	ldrd	r0, r1, [r5, #28]
 8004c2e:	f7ff fc69 	bl	8004504 <SetFilterCAN>
        	if(Open_CAN_cannel() != HAL_OK) return ERROR;
 8004c32:	2800      	cmp	r0, #0
 8004c34:	d1b5      	bne.n	8004ba2 <exec_usb_cmd+0x1ce>
 8004c36:	e74d      	b.n	8004ad4 <exec_usb_cmd+0x100>
        	else if(cmd_len == 4)
 8004c38:	2e04      	cmp	r6, #4
 8004c3a:	d1b2      	bne.n	8004ba2 <exec_usb_cmd+0x1ce>
        		conf.filter_num = HexTo4bits(cmd_buf[1]) * 10 + HexTo4bits(cmd_buf[2]);
 8004c3c:	7860      	ldrb	r0, [r4, #1]
 8004c3e:	f7ff fa55 	bl	80040ec <HexTo4bits>
 8004c42:	4603      	mov	r3, r0
 8004c44:	78a0      	ldrb	r0, [r4, #2]
 8004c46:	f7ff fa51 	bl	80040ec <HexTo4bits>
 8004c4a:	220a      	movs	r2, #10
 8004c4c:	fb02 0003 	mla	r0, r2, r3, r0
 8004c50:	6268      	str	r0, [r5, #36]	; 0x24
        		conf.filter_mode = cmd_buf[3] == 'I' ? CAN_FILTERMODE_IDLIST : cmd_buf[3] == 'M' ? CAN_FILTERMODE_IDMASK : 0xFF;
 8004c52:	78e3      	ldrb	r3, [r4, #3]
 8004c54:	e7dc      	b.n	8004c10 <exec_usb_cmd+0x23c>
 8004c56:	2301      	movs	r3, #1
 8004c58:	e7e0      	b.n	8004c1c <exec_usb_cmd+0x248>
 8004c5a:	bf00      	nop
 8004c5c:	20000168 	.word	0x20000168
 8004c60:	20000150 	.word	0x20000150
 8004c64:	200021f8 	.word	0x200021f8
 8004c68:	20001908 	.word	0x20001908
 8004c6c:	000ffff8 	.word	0x000ffff8
 8004c70:	7fe00000 	.word	0x7fe00000
        	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 0;
 8004c74:	2100      	movs	r1, #0
        		eeprom_settings.CAN_Speed[eeprom_settings.numBus] *= 10;
 8004c76:	250a      	movs	r5, #10
        	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 0;
 8004c78:	4a9d      	ldr	r2, [pc, #628]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004c7a:	7a13      	ldrb	r3, [r2, #8]
 8004c7c:	3302      	adds	r3, #2
 8004c7e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004c82:	6059      	str	r1, [r3, #4]
 8004c84:	1c61      	adds	r1, r4, #1
        	for(int i = 1; i < cmd_len; i++)
 8004c86:	1b0b      	subs	r3, r1, r4
 8004c88:	429e      	cmp	r6, r3
 8004c8a:	f77f af23 	ble.w	8004ad4 <exec_usb_cmd+0x100>
        		if(cmd_buf[i] < '0' || cmd_buf[i] > '9') return ERROR;
 8004c8e:	780b      	ldrb	r3, [r1, #0]
 8004c90:	460f      	mov	r7, r1
 8004c92:	3b30      	subs	r3, #48	; 0x30
 8004c94:	2b09      	cmp	r3, #9
 8004c96:	d884      	bhi.n	8004ba2 <exec_usb_cmd+0x1ce>
        		eeprom_settings.CAN_Speed[eeprom_settings.numBus] *= 10;
 8004c98:	7a13      	ldrb	r3, [r2, #8]
 8004c9a:	3101      	adds	r1, #1
 8004c9c:	3302      	adds	r3, #2
 8004c9e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004ca2:	6858      	ldr	r0, [r3, #4]
 8004ca4:	4368      	muls	r0, r5
 8004ca6:	6058      	str	r0, [r3, #4]
        		eeprom_settings.CAN_Speed[eeprom_settings.numBus] += HexTo4bits(cmd_buf[i]);
 8004ca8:	7838      	ldrb	r0, [r7, #0]
 8004caa:	f7ff fa1f 	bl	80040ec <HexTo4bits>
 8004cae:	7a13      	ldrb	r3, [r2, #8]
 8004cb0:	3302      	adds	r3, #2
 8004cb2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004cb6:	685f      	ldr	r7, [r3, #4]
 8004cb8:	4438      	add	r0, r7
 8004cba:	6058      	str	r0, [r3, #4]
 8004cbc:	e7e3      	b.n	8004c86 <exec_usb_cmd+0x2b2>
            if ((cmd_len != 5) && (cmd_len != 2))
 8004cbe:	2e05      	cmp	r6, #5
 8004cc0:	d002      	beq.n	8004cc8 <exec_usb_cmd+0x2f4>
 8004cc2:	2e02      	cmp	r6, #2
 8004cc4:	f47f af6d 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
            if (conf.state != IDLE_ST)
 8004cc8:	782b      	ldrb	r3, [r5, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f47f af69 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
            switch(cmd_buf[1])
 8004cd0:	7863      	ldrb	r3, [r4, #1]
 8004cd2:	3b30      	subs	r3, #48	; 0x30
 8004cd4:	2b34      	cmp	r3, #52	; 0x34
 8004cd6:	f63f af64 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
 8004cda:	a201      	add	r2, pc, #4	; (adr r2, 8004ce0 <exec_usb_cmd+0x30c>)
 8004cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce0:	08004db5 	.word	0x08004db5
 8004ce4:	08004dc7 	.word	0x08004dc7
 8004ce8:	08004dd7 	.word	0x08004dd7
 8004cec:	08004de7 	.word	0x08004de7
 8004cf0:	08004df5 	.word	0x08004df5
 8004cf4:	08004e03 	.word	0x08004e03
 8004cf8:	08004e11 	.word	0x08004e11
 8004cfc:	08004e1f 	.word	0x08004e1f
 8004d00:	08004e2d 	.word	0x08004e2d
 8004d04:	08004e3b 	.word	0x08004e3b
 8004d08:	08004ba3 	.word	0x08004ba3
 8004d0c:	08004ba3 	.word	0x08004ba3
 8004d10:	08004ba3 	.word	0x08004ba3
 8004d14:	08004ba3 	.word	0x08004ba3
 8004d18:	08004ba3 	.word	0x08004ba3
 8004d1c:	08004ba3 	.word	0x08004ba3
 8004d20:	08004ba3 	.word	0x08004ba3
 8004d24:	08004e49 	.word	0x08004e49
 8004d28:	08004e59 	.word	0x08004e59
 8004d2c:	08004e69 	.word	0x08004e69
 8004d30:	08004e79 	.word	0x08004e79
 8004d34:	08004ba3 	.word	0x08004ba3
 8004d38:	08004ba3 	.word	0x08004ba3
 8004d3c:	08004ba3 	.word	0x08004ba3
 8004d40:	08004ba3 	.word	0x08004ba3
 8004d44:	08004ba3 	.word	0x08004ba3
 8004d48:	08004ba3 	.word	0x08004ba3
 8004d4c:	08004ba3 	.word	0x08004ba3
 8004d50:	08004ba3 	.word	0x08004ba3
 8004d54:	08004ba3 	.word	0x08004ba3
 8004d58:	08004ba3 	.word	0x08004ba3
 8004d5c:	08004ba3 	.word	0x08004ba3
 8004d60:	08004ba3 	.word	0x08004ba3
 8004d64:	08004ba3 	.word	0x08004ba3
 8004d68:	08004ba3 	.word	0x08004ba3
 8004d6c:	08004ba3 	.word	0x08004ba3
 8004d70:	08004ba3 	.word	0x08004ba3
 8004d74:	08004ba3 	.word	0x08004ba3
 8004d78:	08004ba3 	.word	0x08004ba3
 8004d7c:	08004ba3 	.word	0x08004ba3
 8004d80:	08004ba3 	.word	0x08004ba3
 8004d84:	08004ba3 	.word	0x08004ba3
 8004d88:	08004ba3 	.word	0x08004ba3
 8004d8c:	08004ba3 	.word	0x08004ba3
 8004d90:	08004ba3 	.word	0x08004ba3
 8004d94:	08004ba3 	.word	0x08004ba3
 8004d98:	08004ba3 	.word	0x08004ba3
 8004d9c:	08004ba3 	.word	0x08004ba3
 8004da0:	08004ba3 	.word	0x08004ba3
 8004da4:	08004e49 	.word	0x08004e49
 8004da8:	08004e59 	.word	0x08004e59
 8004dac:	08004e69 	.word	0x08004e69
 8004db0:	08004e79 	.word	0x08004e79
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 10000;
 8004db4:	4b4e      	ldr	r3, [pc, #312]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004db6:	7a1a      	ldrb	r2, [r3, #8]
 8004db8:	3202      	adds	r2, #2
 8004dba:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004dbe:	f242 7210 	movw	r2, #10000	; 0x2710
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 250000;
 8004dc2:	605a      	str	r2, [r3, #4]
 8004dc4:	e686      	b.n	8004ad4 <exec_usb_cmd+0x100>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 20000;
 8004dc6:	4b4a      	ldr	r3, [pc, #296]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004dc8:	7a1a      	ldrb	r2, [r3, #8]
 8004dca:	3202      	adds	r2, #2
 8004dcc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004dd0:	f644 6220 	movw	r2, #20000	; 0x4e20
 8004dd4:	e7f5      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 50000;
 8004dd6:	4b46      	ldr	r3, [pc, #280]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004dd8:	7a1a      	ldrb	r2, [r3, #8]
 8004dda:	3202      	adds	r2, #2
 8004ddc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004de0:	f24c 3250 	movw	r2, #50000	; 0xc350
 8004de4:	e7ed      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 100000;
 8004de6:	4b42      	ldr	r3, [pc, #264]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004de8:	7a1a      	ldrb	r2, [r3, #8]
 8004dea:	3202      	adds	r2, #2
 8004dec:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004df0:	4a40      	ldr	r2, [pc, #256]	; (8004ef4 <exec_usb_cmd+0x520>)
 8004df2:	e7e6      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 125000;
 8004df4:	4b3e      	ldr	r3, [pc, #248]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004df6:	7a1a      	ldrb	r2, [r3, #8]
 8004df8:	3202      	adds	r2, #2
 8004dfa:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004dfe:	4a3e      	ldr	r2, [pc, #248]	; (8004ef8 <exec_usb_cmd+0x524>)
 8004e00:	e7df      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 250000;
 8004e02:	4b3b      	ldr	r3, [pc, #236]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e04:	7a1a      	ldrb	r2, [r3, #8]
 8004e06:	3202      	adds	r2, #2
 8004e08:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004e0c:	4a3b      	ldr	r2, [pc, #236]	; (8004efc <exec_usb_cmd+0x528>)
 8004e0e:	e7d8      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 500000;
 8004e10:	4b37      	ldr	r3, [pc, #220]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e12:	7a1a      	ldrb	r2, [r3, #8]
 8004e14:	3202      	adds	r2, #2
 8004e16:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004e1a:	4a39      	ldr	r2, [pc, #228]	; (8004f00 <exec_usb_cmd+0x52c>)
 8004e1c:	e7d1      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 800000;
 8004e1e:	4b34      	ldr	r3, [pc, #208]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e20:	7a1a      	ldrb	r2, [r3, #8]
 8004e22:	3202      	adds	r2, #2
 8004e24:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004e28:	4a36      	ldr	r2, [pc, #216]	; (8004f04 <exec_usb_cmd+0x530>)
 8004e2a:	e7ca      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 1000000;
 8004e2c:	4b30      	ldr	r3, [pc, #192]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e2e:	7a1a      	ldrb	r2, [r3, #8]
 8004e30:	3202      	adds	r2, #2
 8004e32:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004e36:	4a34      	ldr	r2, [pc, #208]	; (8004f08 <exec_usb_cmd+0x534>)
 8004e38:	e7c3      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 95238;
 8004e3a:	4b2d      	ldr	r3, [pc, #180]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e3c:	7a1a      	ldrb	r2, [r3, #8]
 8004e3e:	3202      	adds	r2, #2
 8004e40:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004e44:	4a31      	ldr	r2, [pc, #196]	; (8004f0c <exec_usb_cmd+0x538>)
 8004e46:	e7bc      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 8333;
 8004e48:	4b29      	ldr	r3, [pc, #164]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e4a:	7a1a      	ldrb	r2, [r3, #8]
 8004e4c:	3202      	adds	r2, #2
 8004e4e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004e52:	f242 028d 	movw	r2, #8333	; 0x208d
 8004e56:	e7b4      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 47619;
 8004e58:	4b25      	ldr	r3, [pc, #148]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e5a:	7a1a      	ldrb	r2, [r3, #8]
 8004e5c:	3202      	adds	r2, #2
 8004e5e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004e62:	f64b 2203 	movw	r2, #47619	; 0xba03
 8004e66:	e7ac      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 33333;
 8004e68:	4b21      	ldr	r3, [pc, #132]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e6a:	7a1a      	ldrb	r2, [r3, #8]
 8004e6c:	3202      	adds	r2, #2
 8004e6e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004e72:	f248 2235 	movw	r2, #33333	; 0x8235
 8004e76:	e7a4      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 5000;
 8004e78:	4b1d      	ldr	r3, [pc, #116]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e7a:	7a1a      	ldrb	r2, [r3, #8]
 8004e7c:	3202      	adds	r2, #2
 8004e7e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e86:	e79c      	b.n	8004dc2 <exec_usb_cmd+0x3ee>
        	if(eeprom_settings.numBus == 3) // LIN
 8004e88:	4c19      	ldr	r4, [pc, #100]	; (8004ef0 <exec_usb_cmd+0x51c>)
 8004e8a:	7a23      	ldrb	r3, [r4, #8]
 8004e8c:	2b03      	cmp	r3, #3
 8004e8e:	d106      	bne.n	8004e9e <exec_usb_cmd+0x4ca>
            	eeprom_settings.CAN_mode[eeprom_settings.numBus] = CAN_MODE_NORMAL;
 8004e90:	7a23      	ldrb	r3, [r4, #8]
 8004e92:	330c      	adds	r3, #12
 8004e94:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8004e98:	2300      	movs	r3, #0
 8004e9a:	6063      	str	r3, [r4, #4]
 8004e9c:	e681      	b.n	8004ba2 <exec_usb_cmd+0x1ce>
                if (HAL_CAN_GetState(&hcan) != HAL_CAN_STATE_RESET) return ERROR;
 8004e9e:	481c      	ldr	r0, [pc, #112]	; (8004f10 <exec_usb_cmd+0x53c>)
 8004ea0:	f7fb ffd7 	bl	8000e52 <HAL_CAN_GetState>
 8004ea4:	2800      	cmp	r0, #0
 8004ea6:	f47f ae7c 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
            	eeprom_settings.CAN_mode[eeprom_settings.numBus] = CAN_MODE_NORMAL;
 8004eaa:	7a23      	ldrb	r3, [r4, #8]
 8004eac:	330c      	adds	r3, #12
 8004eae:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004eb2:	6058      	str	r0, [r3, #4]
            	if(Open_CAN_cannel() != HAL_OK) return ERROR;
 8004eb4:	f7ff fd50 	bl	8004958 <Open_CAN_cannel>
 8004eb8:	2800      	cmp	r0, #0
 8004eba:	f47f ae72 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
        	conf.CAN_Enable[eeprom_settings.numBus] = true;
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	7a23      	ldrb	r3, [r4, #8]
    		conf.state = LAWICEL_CONNECT;
 8004ec2:	702a      	strb	r2, [r5, #0]
        	conf.CAN_Enable[eeprom_settings.numBus] = true;
 8004ec4:	442b      	add	r3, r5
 8004ec6:	70da      	strb	r2, [r3, #3]
 8004ec8:	e604      	b.n	8004ad4 <exec_usb_cmd+0x100>
        	conf.state = IDLE_ST;
 8004eca:	2300      	movs	r3, #0
        	if(eeprom_settings.numBus == 3) // LIN
 8004ecc:	4c08      	ldr	r4, [pc, #32]	; (8004ef0 <exec_usb_cmd+0x51c>)
        	conf.state = IDLE_ST;
 8004ece:	702b      	strb	r3, [r5, #0]
        	if(eeprom_settings.numBus == 3) // LIN
 8004ed0:	7a23      	ldrb	r3, [r4, #8]
 8004ed2:	2b03      	cmp	r3, #3
 8004ed4:	f43f ae65 	beq.w	8004ba2 <exec_usb_cmd+0x1ce>
        		HAL_CAN_ResetError(&hcan);
 8004ed8:	480d      	ldr	r0, [pc, #52]	; (8004f10 <exec_usb_cmd+0x53c>)
 8004eda:	f7fb ffcf 	bl	8000e7c <HAL_CAN_ResetError>
        		if(Close_CAN_cannel() != HAL_OK) return ERROR;
 8004ede:	f7ff fba9 	bl	8004634 <Close_CAN_cannel>
 8004ee2:	2800      	cmp	r0, #0
 8004ee4:	f47f ae5d 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
        	conf.CAN_Enable[eeprom_settings.numBus] = false;
 8004ee8:	7a23      	ldrb	r3, [r4, #8]
 8004eea:	441d      	add	r5, r3
 8004eec:	70e8      	strb	r0, [r5, #3]
 8004eee:	e5f1      	b.n	8004ad4 <exec_usb_cmd+0x100>
 8004ef0:	20000d58 	.word	0x20000d58
 8004ef4:	000186a0 	.word	0x000186a0
 8004ef8:	0001e848 	.word	0x0001e848
 8004efc:	0003d090 	.word	0x0003d090
 8004f00:	0007a120 	.word	0x0007a120
 8004f04:	000c3500 	.word	0x000c3500
 8004f08:	000f4240 	.word	0x000f4240
 8004f0c:	00017406 	.word	0x00017406
 8004f10:	20001908 	.word	0x20001908
            if (conf.state == IDLE_ST)
 8004f14:	782b      	ldrb	r3, [r5, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	f43f ae43 	beq.w	8004ba2 <exec_usb_cmd+0x1ce>
            if (cmd_len != 5)
 8004f1c:	2e05      	cmp	r6, #5
 8004f1e:	f47f ae40 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 8004f22:	7860      	ldrb	r0, [r4, #1]
 8004f24:	f7ff f8e2 	bl	80040ec <HexTo4bits>
 8004f28:	78e1      	ldrb	r1, [r4, #3]
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	78a0      	ldrb	r0, [r4, #2]
 8004f2e:	f7ff f8e8 	bl	8004102 <HexToShort>
 8004f32:	4db4      	ldr	r5, [pc, #720]	; (8005204 <exec_usb_cmd+0x830>)
 8004f34:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8004f38:	6028      	str	r0, [r5, #0]
        	CAN_TxHeader.RTR = CAN_RTR_REMOTE;
 8004f3a:	2302      	movs	r3, #2
 8004f3c:	2000      	movs	r0, #0
 8004f3e:	e9c5 0302 	strd	r0, r3, [r5, #8]
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[4]);
 8004f42:	7920      	ldrb	r0, [r4, #4]
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[9]);
 8004f44:	f7ff f8d2 	bl	80040ec <HexTo4bits>
        	CAN_status = HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, can_tx_msg.data_byte, &CAN_mailbox);
 8004f48:	4eaf      	ldr	r6, [pc, #700]	; (8005208 <exec_usb_cmd+0x834>)
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[9]);
 8004f4a:	6128      	str	r0, [r5, #16]
        	HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f52:	48ae      	ldr	r0, [pc, #696]	; (800520c <exec_usb_cmd+0x838>)
 8004f54:	f7fc faee 	bl	8001534 <HAL_GPIO_WritePin>
        	CAN_status = HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, can_tx_msg.data_byte, &CAN_mailbox);
 8004f58:	4632      	mov	r2, r6
 8004f5a:	4629      	mov	r1, r5
 8004f5c:	4bac      	ldr	r3, [pc, #688]	; (8005210 <exec_usb_cmd+0x83c>)
        	CAN_status = HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, can_tx_msg.data_byte, &CAN_mailbox);
 8004f5e:	48ad      	ldr	r0, [pc, #692]	; (8005214 <exec_usb_cmd+0x840>)
 8004f60:	f7fb fd9e 	bl	8000aa0 <HAL_CAN_AddTxMessage>
 8004f64:	4bac      	ldr	r3, [pc, #688]	; (8005218 <exec_usb_cmd+0x844>)
 8004f66:	7018      	strb	r0, [r3, #0]
        	if(CAN_status != HAL_OK)
 8004f68:	2800      	cmp	r0, #0
 8004f6a:	f47f ae1a 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
        	can_tx_msg.timestamp = HAL_GetTick();
 8004f6e:	f7fb fc2b 	bl	80007c8 <HAL_GetTick>
        	can_tx_msg.can_dir = DIR_TRANSMIT;
 8004f72:	2301      	movs	r3, #1
 8004f74:	7233      	strb	r3, [r6, #8]
        	can_tx_msg.header.DLC = CAN_TxHeader.DLC;
 8004f76:	692b      	ldr	r3, [r5, #16]
        	can_tx_msg.timestamp = HAL_GetTick();
 8004f78:	f846 0c20 	str.w	r0, [r6, #-32]
        	can_tx_msg.header.DLC = CAN_TxHeader.DLC;
 8004f7c:	f846 3c0c 	str.w	r3, [r6, #-12]
        	can_tx_msg.header.ExtId = CAN_TxHeader.ExtId;
 8004f80:	686b      	ldr	r3, [r5, #4]
        	CAN_Log_Buffer_Write_Data(can_tx_msg);
 8004f82:	f1a6 0710 	sub.w	r7, r6, #16
        	can_tx_msg.header.ExtId = CAN_TxHeader.ExtId;
 8004f86:	f846 3c18 	str.w	r3, [r6, #-24]
        	can_tx_msg.header.StdId = CAN_TxHeader.StdId;
 8004f8a:	682b      	ldr	r3, [r5, #0]
        	can_tx_msg.timestamp = HAL_GetTick();
 8004f8c:	f1a6 0420 	sub.w	r4, r6, #32
        	can_tx_msg.header.StdId = CAN_TxHeader.StdId;
 8004f90:	f846 3c1c 	str.w	r3, [r6, #-28]
        	can_tx_msg.header.RTR = CAN_TxHeader.RTR;
 8004f94:	68eb      	ldr	r3, [r5, #12]
 8004f96:	f846 3c10 	str.w	r3, [r6, #-16]
        	can_tx_msg.header.IDE = CAN_TxHeader.IDE;
 8004f9a:	68ab      	ldr	r3, [r5, #8]
        	CAN_Log_Buffer_Write_Data(can_tx_msg);
 8004f9c:	466d      	mov	r5, sp
        	can_tx_msg.header.IDE = CAN_TxHeader.IDE;
 8004f9e:	f846 3c14 	str.w	r3, [r6, #-20]
        	can_tx_msg.bus = eeprom_settings.numBus;
 8004fa2:	4b9e      	ldr	r3, [pc, #632]	; (800521c <exec_usb_cmd+0x848>)
 8004fa4:	7a1b      	ldrb	r3, [r3, #8]
 8004fa6:	7273      	strb	r3, [r6, #9]
        	CAN_Log_Buffer_Write_Data(can_tx_msg);
 8004fa8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8004faa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004fac:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004fb0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8004fb4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004fb8:	f7ff f86a 	bl	8004090 <CAN_Log_Buffer_Write_Data>
 8004fbc:	e58a      	b.n	8004ad4 <exec_usb_cmd+0x100>
            if (conf.state == IDLE_ST)
 8004fbe:	782b      	ldrb	r3, [r5, #0]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f43f adee 	beq.w	8004ba2 <exec_usb_cmd+0x1ce>
            if ((cmd_len < 5) || (cmd_len > 21))
 8004fc6:	3e05      	subs	r6, #5
 8004fc8:	b2f3      	uxtb	r3, r6
 8004fca:	2b10      	cmp	r3, #16
 8004fcc:	f63f ade9 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 8004fd0:	7860      	ldrb	r0, [r4, #1]
 8004fd2:	f7ff f88b 	bl	80040ec <HexTo4bits>
 8004fd6:	78e1      	ldrb	r1, [r4, #3]
 8004fd8:	4603      	mov	r3, r0
 8004fda:	78a0      	ldrb	r0, [r4, #2]
 8004fdc:	f7ff f891 	bl	8004102 <HexToShort>
 8004fe0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
        	CAN_TxHeader.IDE = CAN_ID_STD;
 8004fe4:	2300      	movs	r3, #0
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 8004fe6:	4d87      	ldr	r5, [pc, #540]	; (8005204 <exec_usb_cmd+0x830>)
        	CAN_TxHeader.RTR = CAN_RTR_DATA;
 8004fe8:	e9c5 3302 	strd	r3, r3, [r5, #8]
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 8004fec:	6028      	str	r0, [r5, #0]
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[4]);
 8004fee:	7920      	ldrb	r0, [r4, #4]
 8004ff0:	f7ff f87c 	bl	80040ec <HexTo4bits>
            if (CAN_TxHeader.DLC != ((cmd_len - 5) / 2))
 8004ff4:	2102      	movs	r1, #2
 8004ff6:	fb96 f6f1 	sdiv	r6, r6, r1
 8004ffa:	42b0      	cmp	r0, r6
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[4]);
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	6128      	str	r0, [r5, #16]
            if (CAN_TxHeader.DLC != ((cmd_len - 5) / 2))
 8005000:	f47f adcf 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
            if (CAN_TxHeader.DLC > 8)
 8005004:	2808      	cmp	r0, #8
 8005006:	f63f adcc 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
        		can_tx_msg.data_byte[i] = HexToShort(cmd_buf[i*2+5], cmd_buf[i*2+6]);
 800500a:	4e85      	ldr	r6, [pc, #532]	; (8005220 <exec_usb_cmd+0x84c>)
 800500c:	3405      	adds	r4, #5
        	for(int i = 0; i < CAN_TxHeader.DLC; i++)
 800500e:	429a      	cmp	r2, r3
 8005010:	f104 0402 	add.w	r4, r4, #2
 8005014:	d80a      	bhi.n	800502c <exec_usb_cmd+0x658>
        	CAN_status = HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, can_tx_msg.data_byte, &CAN_mailbox);
 8005016:	4e7c      	ldr	r6, [pc, #496]	; (8005208 <exec_usb_cmd+0x834>)
        	HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 8005018:	2201      	movs	r2, #1
 800501a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800501e:	487b      	ldr	r0, [pc, #492]	; (800520c <exec_usb_cmd+0x838>)
 8005020:	f7fc fa88 	bl	8001534 <HAL_GPIO_WritePin>
        	CAN_status = HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, can_tx_msg.data_byte, &CAN_mailbox);
 8005024:	4b7a      	ldr	r3, [pc, #488]	; (8005210 <exec_usb_cmd+0x83c>)
 8005026:	4632      	mov	r2, r6
 8005028:	4976      	ldr	r1, [pc, #472]	; (8005204 <exec_usb_cmd+0x830>)
 800502a:	e798      	b.n	8004f5e <exec_usb_cmd+0x58a>
        		can_tx_msg.data_byte[i] = HexToShort(cmd_buf[i*2+5], cmd_buf[i*2+6]);
 800502c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8005030:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8005034:	f7ff f865 	bl	8004102 <HexToShort>
 8005038:	1999      	adds	r1, r3, r6
 800503a:	f881 0020 	strb.w	r0, [r1, #32]
        	for(int i = 0; i < CAN_TxHeader.DLC; i++)
 800503e:	3301      	adds	r3, #1
 8005040:	e7e5      	b.n	800500e <exec_usb_cmd+0x63a>
            if (conf.state == IDLE_ST) return ERROR;
 8005042:	782b      	ldrb	r3, [r5, #0]
 8005044:	2b00      	cmp	r3, #0
 8005046:	f43f adac 	beq.w	8004ba2 <exec_usb_cmd+0x1ce>
            if (cmd_len != 10)      return ERROR;	// check valid cmd length
 800504a:	2e0a      	cmp	r6, #10
 800504c:	f47f ada9 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 8005050:	78a1      	ldrb	r1, [r4, #2]
 8005052:	7860      	ldrb	r0, [r4, #1]
 8005054:	f7ff f855 	bl	8004102 <HexToShort>
        						 (HexToShort(cmd_buf[3],cmd_buf[4]) << 16) |
 8005058:	7921      	ldrb	r1, [r4, #4]
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 800505a:	4603      	mov	r3, r0
        						 (HexToShort(cmd_buf[3],cmd_buf[4]) << 16) |
 800505c:	78e0      	ldrb	r0, [r4, #3]
 800505e:	f7ff f850 	bl	8004102 <HexToShort>
 8005062:	0400      	lsls	r0, r0, #16
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 8005064:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 8005068:	79a1      	ldrb	r1, [r4, #6]
 800506a:	7960      	ldrb	r0, [r4, #5]
 800506c:	f7ff f849 	bl	8004102 <HexToShort>
								  HexToShort(cmd_buf[7],cmd_buf[8]);
 8005070:	7a21      	ldrb	r1, [r4, #8]
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 8005072:	4602      	mov	r2, r0
								  HexToShort(cmd_buf[7],cmd_buf[8]);
 8005074:	79e0      	ldrb	r0, [r4, #7]
 8005076:	f7ff f844 	bl	8004102 <HexToShort>
        	CAN_TxHeader.RTR = CAN_RTR_REMOTE;
 800507a:	2104      	movs	r1, #4
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 800507c:	4318      	orrs	r0, r3
        	CAN_TxHeader.RTR = CAN_RTR_REMOTE;
 800507e:	2302      	movs	r3, #2
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 8005080:	4d60      	ldr	r5, [pc, #384]	; (8005204 <exec_usb_cmd+0x830>)
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 8005082:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
        	CAN_TxHeader.RTR = CAN_RTR_REMOTE;
 8005086:	e9c5 1302 	strd	r1, r3, [r5, #8]
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 800508a:	6068      	str	r0, [r5, #4]
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[9]);
 800508c:	7a60      	ldrb	r0, [r4, #9]
 800508e:	e759      	b.n	8004f44 <exec_usb_cmd+0x570>
            if (conf.state == IDLE_ST) return ERROR;
 8005090:	782b      	ldrb	r3, [r5, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	f43f ad85 	beq.w	8004ba2 <exec_usb_cmd+0x1ce>
            if ((cmd_len < 10) || (cmd_len > 26))
 8005098:	3e0a      	subs	r6, #10
 800509a:	b2f3      	uxtb	r3, r6
 800509c:	2b10      	cmp	r3, #16
 800509e:	f63f ad80 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 80050a2:	78a1      	ldrb	r1, [r4, #2]
 80050a4:	7860      	ldrb	r0, [r4, #1]
 80050a6:	f7ff f82c 	bl	8004102 <HexToShort>
        						 (HexToShort(cmd_buf[3],cmd_buf[4]) << 16) |
 80050aa:	7921      	ldrb	r1, [r4, #4]
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 80050ac:	4603      	mov	r3, r0
        						 (HexToShort(cmd_buf[3],cmd_buf[4]) << 16) |
 80050ae:	78e0      	ldrb	r0, [r4, #3]
 80050b0:	f7ff f827 	bl	8004102 <HexToShort>
 80050b4:	0400      	lsls	r0, r0, #16
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 80050b6:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 80050ba:	79a1      	ldrb	r1, [r4, #6]
 80050bc:	7960      	ldrb	r0, [r4, #5]
 80050be:	f7ff f820 	bl	8004102 <HexToShort>
								 HexToShort(cmd_buf[7], cmd_buf[8]);
 80050c2:	7a21      	ldrb	r1, [r4, #8]
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 80050c4:	4602      	mov	r2, r0
								 HexToShort(cmd_buf[7], cmd_buf[8]);
 80050c6:	79e0      	ldrb	r0, [r4, #7]
 80050c8:	f7ff f81b 	bl	8004102 <HexToShort>
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 80050cc:	4318      	orrs	r0, r3
 80050ce:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
        	CAN_TxHeader.RTR = CAN_RTR_DATA;
 80050d2:	2300      	movs	r3, #0
 80050d4:	2204      	movs	r2, #4
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 80050d6:	4d4b      	ldr	r5, [pc, #300]	; (8005204 <exec_usb_cmd+0x830>)
        	CAN_TxHeader.RTR = CAN_RTR_DATA;
 80050d8:	e9c5 2302 	strd	r2, r3, [r5, #8]
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 80050dc:	6068      	str	r0, [r5, #4]
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[9]);
 80050de:	7a60      	ldrb	r0, [r4, #9]
 80050e0:	f7ff f804 	bl	80040ec <HexTo4bits>
            if (CAN_TxHeader.DLC != ((cmd_len - 10) / 2))
 80050e4:	2102      	movs	r1, #2
 80050e6:	fb96 f6f1 	sdiv	r6, r6, r1
 80050ea:	42b0      	cmp	r0, r6
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[9]);
 80050ec:	4602      	mov	r2, r0
 80050ee:	6128      	str	r0, [r5, #16]
            if (CAN_TxHeader.DLC != ((cmd_len - 10) / 2))
 80050f0:	f47f ad57 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
            if (CAN_TxHeader.DLC > 8)
 80050f4:	2808      	cmp	r0, #8
 80050f6:	f63f ad54 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
        		can_tx_msg.data_byte[i] = HexToShort(cmd_buf[i*2+10], cmd_buf[i*2+11]);
 80050fa:	4e49      	ldr	r6, [pc, #292]	; (8005220 <exec_usb_cmd+0x84c>)
 80050fc:	340a      	adds	r4, #10
        	for(int i = 0; i < CAN_TxHeader.DLC; i++)
 80050fe:	429a      	cmp	r2, r3
 8005100:	f104 0402 	add.w	r4, r4, #2
 8005104:	d987      	bls.n	8005016 <exec_usb_cmd+0x642>
        		can_tx_msg.data_byte[i] = HexToShort(cmd_buf[i*2+10], cmd_buf[i*2+11]);
 8005106:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 800510a:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 800510e:	f7fe fff8 	bl	8004102 <HexToShort>
 8005112:	1999      	adds	r1, r3, r6
 8005114:	f881 0020 	strb.w	r0, [r1, #32]
        	for(int i = 0; i < CAN_TxHeader.DLC; i++)
 8005118:	3301      	adds	r3, #1
 800511a:	e7f0      	b.n	80050fe <exec_usb_cmd+0x72a>
        	eeprom_settings.CAN_mode[eeprom_settings.numBus] = CAN_MODE_SILENT;
 800511c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005120:	4c3e      	ldr	r4, [pc, #248]	; (800521c <exec_usb_cmd+0x848>)
 8005122:	7a23      	ldrb	r3, [r4, #8]
 8005124:	330c      	adds	r3, #12
 8005126:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800512a:	605a      	str	r2, [r3, #4]
        	if(Open_CAN_cannel() != HAL_OK) return ERROR;
 800512c:	f7ff fc14 	bl	8004958 <Open_CAN_cannel>
 8005130:	2800      	cmp	r0, #0
 8005132:	f47f ad36 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
    		conf.state = LAWICEL_CONNECT;
 8005136:	2201      	movs	r2, #1
    		conf.CAN_Enable[eeprom_settings.numBus] = true;
 8005138:	7a23      	ldrb	r3, [r4, #8]
    		conf.state = LAWICEL_CONNECT;
 800513a:	702a      	strb	r2, [r5, #0]
    		conf.CAN_Enable[eeprom_settings.numBus] = true;
 800513c:	441d      	add	r5, r3
 800513e:	70ea      	strb	r2, [r5, #3]
 8005140:	e4c8      	b.n	8004ad4 <exec_usb_cmd+0x100>
        	switch (cmd_buf[1])
 8005142:	7863      	ldrb	r3, [r4, #1]
 8005144:	4c35      	ldr	r4, [pc, #212]	; (800521c <exec_usb_cmd+0x848>)
 8005146:	3b30      	subs	r3, #48	; 0x30
 8005148:	2b06      	cmp	r3, #6
 800514a:	d82e      	bhi.n	80051aa <exec_usb_cmd+0x7d6>
 800514c:	e8df f003 	tbb	[pc, r3]
 8005150:	211e1b04 	.word	0x211e1b04
 8005154:	2724      	.short	0x2724
 8005156:	2a          	.byte	0x2a
 8005157:	00          	.byte	0x00
        	case '0': eeprom_settings.UART_Speed = 230400; break;
 8005158:	f44f 3361 	mov.w	r3, #230400	; 0x38400
        	HAL_UART_DeInit(huart_active);
 800515c:	4d31      	ldr	r5, [pc, #196]	; (8005224 <exec_usb_cmd+0x850>)
        	default: eeprom_settings.UART_Speed = 1000000; break;
 800515e:	65e3      	str	r3, [r4, #92]	; 0x5c
        	HAL_UART_DeInit(huart_active);
 8005160:	6828      	ldr	r0, [r5, #0]
 8005162:	f7fd f9a0 	bl	80024a6 <HAL_UART_DeInit>
        	huart3.Init.BaudRate = eeprom_settings.UART_Speed;
 8005166:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005168:	4b2f      	ldr	r3, [pc, #188]	; (8005228 <exec_usb_cmd+0x854>)
        	if (HAL_UART_Init(huart_active) != HAL_OK)
 800516a:	6828      	ldr	r0, [r5, #0]
        	huart3.Init.BaudRate = eeprom_settings.UART_Speed;
 800516c:	605a      	str	r2, [r3, #4]
        	if (HAL_UART_Init(huart_active) != HAL_OK)
 800516e:	f7fd f931 	bl	80023d4 <HAL_UART_Init>
 8005172:	2800      	cmp	r0, #0
 8005174:	f47f ad15 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
        	EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.UART_Speed - (uint32_t)&eeprom_settings), (uint8_t*)&eeprom_settings.UART_Speed, sizeof(eeprom_settings.UART_Speed));
 8005178:	2304      	movs	r3, #4
 800517a:	215c      	movs	r1, #92	; 0x5c
 800517c:	4a2b      	ldr	r2, [pc, #172]	; (800522c <exec_usb_cmd+0x858>)
        		EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.SD_autoconnect - (uint32_t)&eeprom_settings), (uint8_t*)&eeprom_settings.SD_autoconnect, sizeof(eeprom_settings.SD_autoconnect));
 800517e:	482c      	ldr	r0, [pc, #176]	; (8005230 <exec_usb_cmd+0x85c>)
 8005180:	f000 fe52 	bl	8005e28 <EEPROM_Write>
 8005184:	e4a6      	b.n	8004ad4 <exec_usb_cmd+0x100>
        	case '1': eeprom_settings.UART_Speed = 115200; break;
 8005186:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800518a:	e7e7      	b.n	800515c <exec_usb_cmd+0x788>
        	case '2': eeprom_settings.UART_Speed = 57600; break;
 800518c:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8005190:	e7e4      	b.n	800515c <exec_usb_cmd+0x788>
        	case '3': eeprom_settings.UART_Speed = 38400; break;
 8005192:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8005196:	e7e1      	b.n	800515c <exec_usb_cmd+0x788>
        	case '4': eeprom_settings.UART_Speed = 19200; break;
 8005198:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 800519c:	e7de      	b.n	800515c <exec_usb_cmd+0x788>
        	case '5': eeprom_settings.UART_Speed = 9600; break;
 800519e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80051a2:	e7db      	b.n	800515c <exec_usb_cmd+0x788>
        	case '6': eeprom_settings.UART_Speed = 2400; break;
 80051a4:	f44f 6316 	mov.w	r3, #2400	; 0x960
 80051a8:	e7d8      	b.n	800515c <exec_usb_cmd+0x788>
        	default: eeprom_settings.UART_Speed = 1000000; break;
 80051aa:	4b22      	ldr	r3, [pc, #136]	; (8005234 <exec_usb_cmd+0x860>)
 80051ac:	e7d6      	b.n	800515c <exec_usb_cmd+0x788>
        	eeprom_settings.UART_Speed = 0;
 80051ae:	2300      	movs	r3, #0
        		eeprom_settings.UART_Speed *= 10;
 80051b0:	210a      	movs	r1, #10
        	eeprom_settings.UART_Speed = 0;
 80051b2:	4d1a      	ldr	r5, [pc, #104]	; (800521c <exec_usb_cmd+0x848>)
 80051b4:	65eb      	str	r3, [r5, #92]	; 0x5c
 80051b6:	1c63      	adds	r3, r4, #1
        	for(int i = 1; i < cmd_len; i++)
 80051b8:	1b1a      	subs	r2, r3, r4
 80051ba:	42b2      	cmp	r2, r6
 80051bc:	db11      	blt.n	80051e2 <exec_usb_cmd+0x80e>
        	if(eeprom_settings.UART_Speed < 200 || eeprom_settings.UART_Speed > 2000000) return ERROR;
 80051be:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80051c0:	2bc7      	cmp	r3, #199	; 0xc7
 80051c2:	f67f acee 	bls.w	8004ba2 <exec_usb_cmd+0x1ce>
 80051c6:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80051c8:	4b1b      	ldr	r3, [pc, #108]	; (8005238 <exec_usb_cmd+0x864>)
 80051ca:	429a      	cmp	r2, r3
 80051cc:	f63f ace9 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
        	HAL_UART_DeInit(huart_active);
 80051d0:	4c14      	ldr	r4, [pc, #80]	; (8005224 <exec_usb_cmd+0x850>)
 80051d2:	6820      	ldr	r0, [r4, #0]
 80051d4:	f7fd f967 	bl	80024a6 <HAL_UART_DeInit>
        	huart3.Init.BaudRate = eeprom_settings.UART_Speed;
 80051d8:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80051da:	4b13      	ldr	r3, [pc, #76]	; (8005228 <exec_usb_cmd+0x854>)
        	if (HAL_UART_Init(huart_active) != HAL_OK)
 80051dc:	6820      	ldr	r0, [r4, #0]
        	huart3.Init.BaudRate = eeprom_settings.UART_Speed;
 80051de:	605a      	str	r2, [r3, #4]
 80051e0:	e7c5      	b.n	800516e <exec_usb_cmd+0x79a>
        		if(cmd_buf[i] < '0' || cmd_buf[i] > '9') return ERROR;
 80051e2:	781a      	ldrb	r2, [r3, #0]
 80051e4:	4618      	mov	r0, r3
 80051e6:	3a30      	subs	r2, #48	; 0x30
 80051e8:	2a09      	cmp	r2, #9
 80051ea:	f63f acda 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
        		eeprom_settings.UART_Speed *= 10;
 80051ee:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80051f0:	3301      	adds	r3, #1
 80051f2:	434a      	muls	r2, r1
 80051f4:	65ea      	str	r2, [r5, #92]	; 0x5c
        		eeprom_settings.UART_Speed += HexTo4bits(cmd_buf[i]);
 80051f6:	7800      	ldrb	r0, [r0, #0]
 80051f8:	f7fe ff78 	bl	80040ec <HexTo4bits>
 80051fc:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80051fe:	4410      	add	r0, r2
 8005200:	65e8      	str	r0, [r5, #92]	; 0x5c
 8005202:	e7d9      	b.n	80051b8 <exec_usb_cmd+0x7e4>
 8005204:	20000198 	.word	0x20000198
 8005208:	200001d0 	.word	0x200001d0
 800520c:	40010800 	.word	0x40010800
 8005210:	200001e4 	.word	0x200001e4
 8005214:	20001908 	.word	0x20001908
 8005218:	200001e0 	.word	0x200001e0
 800521c:	20000d58 	.word	0x20000d58
 8005220:	200001b0 	.word	0x200001b0
 8005224:	20002f70 	.word	0x20002f70
 8005228:	200034ec 	.word	0x200034ec
 800522c:	20000db4 	.word	0x20000db4
 8005230:	20003438 	.word	0x20003438
 8005234:	000f4240 	.word	0x000f4240
 8005238:	001e8480 	.word	0x001e8480
        	if(cmd_buf[1] < '0' || cmd_buf[1] > '4') return ERROR;
 800523c:	7860      	ldrb	r0, [r4, #1]
 800523e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005242:	2b04      	cmp	r3, #4
 8005244:	f63f acad 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
        	eeprom_settings.numBus = HexTo4bits(cmd_buf[1]) - 1;
 8005248:	f7fe ff50 	bl	80040ec <HexTo4bits>
 800524c:	4b69      	ldr	r3, [pc, #420]	; (80053f4 <exec_usb_cmd+0xa20>)
 800524e:	3801      	subs	r0, #1
 8005250:	b2c0      	uxtb	r0, r0
 8005252:	7218      	strb	r0, [r3, #8]
        	if(Open_CAN_cannel() != HAL_OK) return ERROR;
 8005254:	f7ff fb80 	bl	8004958 <Open_CAN_cannel>
 8005258:	e4eb      	b.n	8004c32 <exec_usb_cmd+0x25e>
            if(cmd_buf[1] == '1')
 800525a:	7863      	ldrb	r3, [r4, #1]
 800525c:	2b31      	cmp	r3, #49	; 0x31
 800525e:	d107      	bne.n	8005270 <exec_usb_cmd+0x89c>
            	conf.scpipt_saving = true;
 8005260:	2301      	movs	r3, #1
 8005262:	71eb      	strb	r3, [r5, #7]
            	conf.state = IDLE_ST;
 8005264:	2300      	movs	r3, #0
 8005266:	702b      	strb	r3, [r5, #0]
            	conf.script_address = eeprom_settings.start_address_csript;
 8005268:	4b62      	ldr	r3, [pc, #392]	; (80053f4 <exec_usb_cmd+0xa20>)
 800526a:	88db      	ldrh	r3, [r3, #6]
 800526c:	816b      	strh	r3, [r5, #10]
 800526e:	e431      	b.n	8004ad4 <exec_usb_cmd+0x100>
            else if(cmd_buf[1] == '0')
 8005270:	2b30      	cmp	r3, #48	; 0x30
 8005272:	d108      	bne.n	8005286 <exec_usb_cmd+0x8b2>
            	uint8_t terminator = 0xFF;
 8005274:	23ff      	movs	r3, #255	; 0xff
 8005276:	aa0a      	add	r2, sp, #40	; 0x28
 8005278:	f802 3d01 	strb.w	r3, [r2, #-1]!
            	conf.scpipt_saving = false;
 800527c:	2300      	movs	r3, #0
            	EEPROM_Write(&hspi2, conf.script_address, &terminator, 1);
 800527e:	8969      	ldrh	r1, [r5, #10]
            	conf.scpipt_saving = false;
 8005280:	71eb      	strb	r3, [r5, #7]
            	EEPROM_Write(&hspi2, conf.script_address, &terminator, 1);
 8005282:	2301      	movs	r3, #1
 8005284:	e77b      	b.n	800517e <exec_usb_cmd+0x7aa>
            else if(cmd_buf[1] == '2')
 8005286:	2b32      	cmp	r3, #50	; 0x32
 8005288:	f47f ac24 	bne.w	8004ad4 <exec_usb_cmd+0x100>
            	conf.script_print = true;
 800528c:	2301      	movs	r3, #1
 800528e:	726b      	strb	r3, [r5, #9]
 8005290:	e420      	b.n	8004ad4 <exec_usb_cmd+0x100>
        	if(conf.script_run)	conf.script_loop_address = conf.script_address;
 8005292:	7a2b      	ldrb	r3, [r5, #8]
 8005294:	2b00      	cmp	r3, #0
 8005296:	f43f ac1d 	beq.w	8004ad4 <exec_usb_cmd+0x100>
 800529a:	896b      	ldrh	r3, [r5, #10]
 800529c:	81ab      	strh	r3, [r5, #12]
 800529e:	e419      	b.n	8004ad4 <exec_usb_cmd+0x100>
        	conf.script_delay = 0;
 80052a0:	2300      	movs	r3, #0
        		conf.script_delay *= 10;
 80052a2:	210a      	movs	r1, #10
        	conf.script_delay = 0;
 80052a4:	616b      	str	r3, [r5, #20]
 80052a6:	1c62      	adds	r2, r4, #1
        	for(int i = 1; i < cmd_len; i++)
 80052a8:	1b13      	subs	r3, r2, r4
 80052aa:	429e      	cmp	r6, r3
 80052ac:	dc05      	bgt.n	80052ba <exec_usb_cmd+0x8e6>
        	conf.script_timestamp = HAL_GetTick();
 80052ae:	f7fb fa8b 	bl	80007c8 <HAL_GetTick>
        	conf.script_delay_active = true;
 80052b2:	2301      	movs	r3, #1
        	conf.script_timestamp = HAL_GetTick();
 80052b4:	6128      	str	r0, [r5, #16]
        	conf.script_delay_active = true;
 80052b6:	762b      	strb	r3, [r5, #24]
 80052b8:	e473      	b.n	8004ba2 <exec_usb_cmd+0x1ce>
        		if(cmd_buf[i] < '0' || cmd_buf[i] > '9') return ERROR;
 80052ba:	7813      	ldrb	r3, [r2, #0]
 80052bc:	4610      	mov	r0, r2
 80052be:	3b30      	subs	r3, #48	; 0x30
 80052c0:	2b09      	cmp	r3, #9
 80052c2:	f63f ac6e 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
        		conf.script_delay *= 10;
 80052c6:	696b      	ldr	r3, [r5, #20]
 80052c8:	3201      	adds	r2, #1
 80052ca:	434b      	muls	r3, r1
 80052cc:	616b      	str	r3, [r5, #20]
        		conf.script_delay += HexTo4bits(cmd_buf[i]);
 80052ce:	7800      	ldrb	r0, [r0, #0]
 80052d0:	f7fe ff0c 	bl	80040ec <HexTo4bits>
 80052d4:	4418      	add	r0, r3
 80052d6:	6168      	str	r0, [r5, #20]
 80052d8:	e7e6      	b.n	80052a8 <exec_usb_cmd+0x8d4>
        	conf.script_run = false;
 80052da:	2300      	movs	r3, #0
        	conf.script_run = true;
 80052dc:	722b      	strb	r3, [r5, #8]
 80052de:	f7ff bbf9 	b.w	8004ad4 <exec_usb_cmd+0x100>
        	conf.script_address = eeprom_settings.start_address_csript;
 80052e2:	4b44      	ldr	r3, [pc, #272]	; (80053f4 <exec_usb_cmd+0xa20>)
 80052e4:	88db      	ldrh	r3, [r3, #6]
 80052e6:	816b      	strh	r3, [r5, #10]
        	conf.script_run = true;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e7f7      	b.n	80052dc <exec_usb_cmd+0x908>
        	conf.loger_run = false;
 80052ec:	2300      	movs	r3, #0
        	if(fresult == FR_OK) conf.loger_run = true;
 80052ee:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
 80052f2:	f7ff bbef 	b.w	8004ad4 <exec_usb_cmd+0x100>
        	if(cmd_len == 2)
 80052f6:	2e02      	cmp	r6, #2
 80052f8:	d10d      	bne.n	8005316 <exec_usb_cmd+0x942>
        		if(cmd_buf[1] >= '0' && cmd_buf[1] <='3')
 80052fa:	7863      	ldrb	r3, [r4, #1]
 80052fc:	3b30      	subs	r3, #48	; 0x30
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b03      	cmp	r3, #3
 8005302:	f63f ac4e 	bhi.w	8004ba2 <exec_usb_cmd+0x1ce>
        			eeprom_settings.fileOutputType = cmd_buf[1] - '0';
 8005306:	4a3b      	ldr	r2, [pc, #236]	; (80053f4 <exec_usb_cmd+0xa20>)
        			EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.fileOutputType - (uint32_t)&eeprom_settings), (uint8_t*)&eeprom_settings.fileOutputType, sizeof(eeprom_settings.fileOutputType));
 8005308:	2164      	movs	r1, #100	; 0x64
        			eeprom_settings.fileOutputType = cmd_buf[1] - '0';
 800530a:	f802 3f64 	strb.w	r3, [r2, #100]!
        			EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.fileOutputType - (uint32_t)&eeprom_settings), (uint8_t*)&eeprom_settings.fileOutputType, sizeof(eeprom_settings.fileOutputType));
 800530e:	483a      	ldr	r0, [pc, #232]	; (80053f8 <exec_usb_cmd+0xa24>)
 8005310:	2301      	movs	r3, #1
 8005312:	f000 fd89 	bl	8005e28 <EEPROM_Write>
        	if(conf.sd_card_avalible == false)
 8005316:	f895 402c 	ldrb.w	r4, [r5, #44]	; 0x2c
 800531a:	4e38      	ldr	r6, [pc, #224]	; (80053fc <exec_usb_cmd+0xa28>)
 800531c:	b94c      	cbnz	r4, 8005332 <exec_usb_cmd+0x95e>
        		fresult = f_mount(&fs, "0:", 1);
 800531e:	2201      	movs	r2, #1
 8005320:	4937      	ldr	r1, [pc, #220]	; (8005400 <exec_usb_cmd+0xa2c>)
 8005322:	4838      	ldr	r0, [pc, #224]	; (8005404 <exec_usb_cmd+0xa30>)
 8005324:	f7fe f95e 	bl	80035e4 <f_mount>
 8005328:	7030      	strb	r0, [r6, #0]
        		if(fresult == FR_OK) conf.sd_card_avalible = true;
 800532a:	bb18      	cbnz	r0, 8005374 <exec_usb_cmd+0x9a0>
 800532c:	2301      	movs	r3, #1
 800532e:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
        		Generate_Next_Path(pathname);
 8005332:	4c35      	ldr	r4, [pc, #212]	; (8005408 <exec_usb_cmd+0xa34>)
 8005334:	4620      	mov	r0, r4
 8005336:	f7fe fe59 	bl	8003fec <Generate_Next_Path>
        		fresult = f_mkdir((TCHAR*)pathname);
 800533a:	f7fe fcb7 	bl	8003cac <f_mkdir>
        	while(fresult == FR_EXIST);
 800533e:	2808      	cmp	r0, #8
        		fresult = f_mkdir((TCHAR*)pathname);
 8005340:	7030      	strb	r0, [r6, #0]
        	while(fresult == FR_EXIST);
 8005342:	d0f7      	beq.n	8005334 <exec_usb_cmd+0x960>
        	if(fresult != FR_OK) return ERROR;
 8005344:	2800      	cmp	r0, #0
 8005346:	f47f ac2c 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
        		Generate_Next_FileName(filename, pathname);
 800534a:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8005408 <exec_usb_cmd+0xa34>
 800534e:	4c2f      	ldr	r4, [pc, #188]	; (800540c <exec_usb_cmd+0xa38>)
        		fresult = f_open(&fil, (TCHAR*)filename, FA_WRITE | FA_CREATE_NEW | FA_CREATE_ALWAYS);
 8005350:	4f2f      	ldr	r7, [pc, #188]	; (8005410 <exec_usb_cmd+0xa3c>)
        		Generate_Next_FileName(filename, pathname);
 8005352:	4641      	mov	r1, r8
 8005354:	4620      	mov	r0, r4
 8005356:	f7fe fde5 	bl	8003f24 <Generate_Next_FileName>
        		fresult = f_open(&fil, (TCHAR*)filename, FA_WRITE | FA_CREATE_NEW | FA_CREATE_ALWAYS);
 800535a:	220e      	movs	r2, #14
 800535c:	4621      	mov	r1, r4
 800535e:	4638      	mov	r0, r7
 8005360:	f7fe f976 	bl	8003650 <f_open>
        	while(fresult == FR_EXIST);
 8005364:	2808      	cmp	r0, #8
        		fresult = f_open(&fil, (TCHAR*)filename, FA_WRITE | FA_CREATE_NEW | FA_CREATE_ALWAYS);
 8005366:	7030      	strb	r0, [r6, #0]
        	while(fresult == FR_EXIST);
 8005368:	d0f3      	beq.n	8005352 <exec_usb_cmd+0x97e>
        	if(fresult == FR_OK) conf.loger_run = true;
 800536a:	2800      	cmp	r0, #0
 800536c:	f47f ac19 	bne.w	8004ba2 <exec_usb_cmd+0x1ce>
 8005370:	2301      	movs	r3, #1
 8005372:	e7bc      	b.n	80052ee <exec_usb_cmd+0x91a>
        			f_mount(0, "0:", 1);
 8005374:	2201      	movs	r2, #1
 8005376:	4922      	ldr	r1, [pc, #136]	; (8005400 <exec_usb_cmd+0xa2c>)
 8005378:	4620      	mov	r0, r4
 800537a:	f7fe f933 	bl	80035e4 <f_mount>
        			disk.is_initialized[0] = 0; // Reset flag of initialized
 800537e:	4b25      	ldr	r3, [pc, #148]	; (8005414 <exec_usb_cmd+0xa40>)
 8005380:	701c      	strb	r4, [r3, #0]
 8005382:	e40e      	b.n	8004ba2 <exec_usb_cmd+0x1ce>
        	conf.help_print = true;
 8005384:	2301      	movs	r3, #1
 8005386:	766b      	strb	r3, [r5, #25]
        	conf.help_text_pointer = 0;
 8005388:	2300      	movs	r3, #0
 800538a:	836b      	strh	r3, [r5, #26]
 800538c:	f7ff bba2 	b.w	8004ad4 <exec_usb_cmd+0x100>
        	if(cmd_buf[1] == 'R' && cmd_buf[2] == 'S' && cmd_buf[3] == 'T')
 8005390:	7863      	ldrb	r3, [r4, #1]
 8005392:	2b52      	cmp	r3, #82	; 0x52
 8005394:	d114      	bne.n	80053c0 <exec_usb_cmd+0x9ec>
 8005396:	78a3      	ldrb	r3, [r4, #2]
 8005398:	2b53      	cmp	r3, #83	; 0x53
 800539a:	f47f ab9b 	bne.w	8004ad4 <exec_usb_cmd+0x100>
 800539e:	78e3      	ldrb	r3, [r4, #3]
 80053a0:	2b54      	cmp	r3, #84	; 0x54
 80053a2:	f47f ab97 	bne.w	8004ad4 <exec_usb_cmd+0x100>
  __ASM volatile ("dsb 0xF":::"memory");
 80053a6:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80053aa:	491b      	ldr	r1, [pc, #108]	; (8005418 <exec_usb_cmd+0xa44>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80053ac:	4b1b      	ldr	r3, [pc, #108]	; (800541c <exec_usb_cmd+0xa48>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80053ae:	68ca      	ldr	r2, [r1, #12]
 80053b0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80053b4:	4313      	orrs	r3, r2
 80053b6:	60cb      	str	r3, [r1, #12]
 80053b8:	f3bf 8f4f 	dsb	sy
    __NOP();
 80053bc:	bf00      	nop
 80053be:	e7fd      	b.n	80053bc <exec_usb_cmd+0x9e8>
        	if(cmd_buf[1] == 'S' && cmd_buf[2] == 'D')
 80053c0:	2b53      	cmp	r3, #83	; 0x53
 80053c2:	f47f ab87 	bne.w	8004ad4 <exec_usb_cmd+0x100>
 80053c6:	78a3      	ldrb	r3, [r4, #2]
 80053c8:	2b44      	cmp	r3, #68	; 0x44
 80053ca:	f47f ab83 	bne.w	8004ad4 <exec_usb_cmd+0x100>
        		if(cmd_buf[3] == '1') eeprom_settings.SD_autoconnect = 1;
 80053ce:	78e3      	ldrb	r3, [r4, #3]
        		EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.SD_autoconnect - (uint32_t)&eeprom_settings), (uint8_t*)&eeprom_settings.SD_autoconnect, sizeof(eeprom_settings.SD_autoconnect));
 80053d0:	2165      	movs	r1, #101	; 0x65
        		if(cmd_buf[3] == '1') eeprom_settings.SD_autoconnect = 1;
 80053d2:	2b31      	cmp	r3, #49	; 0x31
 80053d4:	bf02      	ittt	eq
 80053d6:	2201      	moveq	r2, #1
 80053d8:	4b06      	ldreq	r3, [pc, #24]	; (80053f4 <exec_usb_cmd+0xa20>)
 80053da:	f883 2065 	strbeq.w	r2, [r3, #101]	; 0x65
        		if(cmd_buf[3] == '0') eeprom_settings.SD_autoconnect = 0;
 80053de:	78e3      	ldrb	r3, [r4, #3]
 80053e0:	2b30      	cmp	r3, #48	; 0x30
 80053e2:	bf02      	ittt	eq
 80053e4:	2200      	moveq	r2, #0
 80053e6:	4b03      	ldreq	r3, [pc, #12]	; (80053f4 <exec_usb_cmd+0xa20>)
 80053e8:	f883 2065 	strbeq.w	r2, [r3, #101]	; 0x65
        		EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.SD_autoconnect - (uint32_t)&eeprom_settings), (uint8_t*)&eeprom_settings.SD_autoconnect, sizeof(eeprom_settings.SD_autoconnect));
 80053ec:	2301      	movs	r3, #1
 80053ee:	4a0c      	ldr	r2, [pc, #48]	; (8005420 <exec_usb_cmd+0xa4c>)
 80053f0:	e6c5      	b.n	800517e <exec_usb_cmd+0x7aa>
 80053f2:	bf00      	nop
 80053f4:	20000d58 	.word	0x20000d58
 80053f8:	20003438 	.word	0x20003438
 80053fc:	20000119 	.word	0x20000119
 8005400:	080080a4 	.word	0x080080a4
 8005404:	20002618 	.word	0x20002618
 8005408:	20000020 	.word	0x20000020
 800540c:	20000009 	.word	0x20000009
 8005410:	20002f78 	.word	0x20002f78
 8005414:	200000e4 	.word	0x200000e4
 8005418:	e000ed00 	.word	0xe000ed00
 800541c:	05fa0004 	.word	0x05fa0004
 8005420:	20000dbd 	.word	0x20000dbd

08005424 <Check_Command>:
    serialCnt++;
 8005424:	4aa3      	ldr	r2, [pc, #652]	; (80056b4 <Check_Command+0x290>)
{
 8005426:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    serialCnt++;
 800542a:	6813      	ldr	r3, [r2, #0]
    switch (state) {
 800542c:	4ca2      	ldr	r4, [pc, #648]	; (80056b8 <Check_Command+0x294>)
    serialCnt++;
 800542e:	3301      	adds	r3, #1
 8005430:	6013      	str	r3, [r2, #0]
    switch (state) {
 8005432:	7823      	ldrb	r3, [r4, #0]
{
 8005434:	b089      	sub	sp, #36	; 0x24
    switch (state) {
 8005436:	2b0d      	cmp	r3, #13
 8005438:	d81b      	bhi.n	8005472 <Check_Command+0x4e>
 800543a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800543e:	000e      	.short	0x000e
 8005440:	014f003f 	.word	0x014f003f
 8005444:	001a00d2 	.word	0x001a00d2
 8005448:	01c9001a 	.word	0x01c9001a
 800544c:	001a01cc 	.word	0x001a01cc
 8005450:	00d2001a 	.word	0x00d2001a
 8005454:	025a00d2 	.word	0x025a00d2
 8005458:	0261      	.short	0x0261
        if (in_byte == 0xF1) state = GET_COMMAND;
 800545a:	28f1      	cmp	r0, #241	; 0xf1
 800545c:	d102      	bne.n	8005464 <Check_Command+0x40>
 800545e:	2301      	movs	r3, #1
            state = IDLE;
 8005460:	7023      	strb	r3, [r4, #0]
            break;
 8005462:	e006      	b.n	8005472 <Check_Command+0x4e>
        else if (in_byte == 0xE7) {
 8005464:	28e7      	cmp	r0, #231	; 0xe7
 8005466:	d107      	bne.n	8005478 <Check_Command+0x54>
            conf.useBinarySerialComm = true;
 8005468:	2201      	movs	r2, #1
 800546a:	4b94      	ldr	r3, [pc, #592]	; (80056bc <Check_Command+0x298>)
 800546c:	709a      	strb	r2, [r3, #2]
            conf.state = SAVVYCAN_CONNECT;
 800546e:	2202      	movs	r2, #2
	            buf_ind = 0;	// point to start of command
 8005470:	701a      	strb	r2, [r3, #0]
}
 8005472:	b009      	add	sp, #36	; 0x24
 8005474:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        	if (in_byte == CR)	// check for end of command
 8005478:	280d      	cmp	r0, #13
 800547a:	d114      	bne.n	80054a6 <Check_Command+0x82>
	            temp_char = exec_usb_cmd (cmd_buf);
 800547c:	4890      	ldr	r0, [pc, #576]	; (80056c0 <Check_Command+0x29c>)
 800547e:	f7ff faa9 	bl	80049d4 <exec_usb_cmd>
	            uart_tx_com_bufer[uart_tx_pointer++] = temp_char;
 8005482:	4a90      	ldr	r2, [pc, #576]	; (80056c4 <Check_Command+0x2a0>)
 8005484:	6813      	ldr	r3, [r2, #0]
 8005486:	1c59      	adds	r1, r3, #1
 8005488:	6011      	str	r1, [r2, #0]
 800548a:	4a8f      	ldr	r2, [pc, #572]	; (80056c8 <Check_Command+0x2a4>)
	                cmd_buf[buf_ind] = 0x00;
 800548c:	498c      	ldr	r1, [pc, #560]	; (80056c0 <Check_Command+0x29c>)
	            uart_tx_com_bufer[uart_tx_pointer++] = temp_char;
 800548e:	54d0      	strb	r0, [r2, r3]
	            uart_answ_ready = 1;
 8005490:	2201      	movs	r2, #1
 8005492:	4b8e      	ldr	r3, [pc, #568]	; (80056cc <Check_Command+0x2a8>)
 8005494:	701a      	strb	r2, [r3, #0]
	            for (buf_ind = 0; buf_ind < CMD_BUFFER_LENGTH; buf_ind++)
 8005496:	2300      	movs	r3, #0
	                cmd_buf[buf_ind] = 0x00;
 8005498:	461a      	mov	r2, r3
 800549a:	545a      	strb	r2, [r3, r1]
 800549c:	3301      	adds	r3, #1
	            for (buf_ind = 0; buf_ind < CMD_BUFFER_LENGTH; buf_ind++)
 800549e:	2b1e      	cmp	r3, #30
 80054a0:	d1fb      	bne.n	800549a <Check_Command+0x76>
	            buf_ind = 0;	// point to start of command
 80054a2:	4b8b      	ldr	r3, [pc, #556]	; (80056d0 <Check_Command+0x2ac>)
 80054a4:	e7e4      	b.n	8005470 <Check_Command+0x4c>
	        else if (in_byte != 0)	// store new char in buffer
 80054a6:	2800      	cmp	r0, #0
 80054a8:	d0e3      	beq.n	8005472 <Check_Command+0x4e>
	            cmd_buf[buf_ind] = in_byte;	// store char
 80054aa:	4a89      	ldr	r2, [pc, #548]	; (80056d0 <Check_Command+0x2ac>)
 80054ac:	4984      	ldr	r1, [pc, #528]	; (80056c0 <Check_Command+0x29c>)
 80054ae:	7813      	ldrb	r3, [r2, #0]
	            if (buf_ind < sizeof (cmd_buf) - 1)
 80054b0:	2b1c      	cmp	r3, #28
	            cmd_buf[buf_ind] = in_byte;	// store char
 80054b2:	54c8      	strb	r0, [r1, r3]
	            if (buf_ind < sizeof (cmd_buf) - 1)
 80054b4:	d8dd      	bhi.n	8005472 <Check_Command+0x4e>
	                buf_ind++;
 80054b6:	3301      	adds	r3, #1
 80054b8:	7013      	strb	r3, [r2, #0]
 80054ba:	e7da      	b.n	8005472 <Check_Command+0x4e>
        switch (in_byte) {
 80054bc:	280e      	cmp	r0, #14
 80054be:	d8d8      	bhi.n	8005472 <Check_Command+0x4e>
 80054c0:	e8df f010 	tbh	[pc, r0, lsl #1]
 80054c4:	0015000f 	.word	0x0015000f
 80054c8:	008f008f 	.word	0x008f008f
 80054cc:	0034002f 	.word	0x0034002f
 80054d0:	007a003a 	.word	0x007a003a
 80054d4:	009a0091 	.word	0x009a0091
 80054d8:	00ae00a9 	.word	0x00ae00a9
 80054dc:	00be00b0 	.word	0x00be00b0
 80054e0:	00f5      	.short	0x00f5
            state = BUILD_CAN_FRAME;
 80054e2:	2302      	movs	r3, #2
            uart_tx_com_bufer[0] = 0xF1;
 80054e4:	22f1      	movs	r2, #241	; 0xf1
            state = ECHO_CAN_FRAME;
 80054e6:	7023      	strb	r3, [r4, #0]
            uart_tx_com_bufer[0] = 0xF1;
 80054e8:	4b77      	ldr	r3, [pc, #476]	; (80056c8 <Check_Command+0x2a4>)
 80054ea:	701a      	strb	r2, [r3, #0]
 80054ec:	e080      	b.n	80055f0 <Check_Command+0x1cc>
            state = IDLE;//TIME_SYNC;
 80054ee:	2300      	movs	r3, #0
            step = 0;
 80054f0:	4a78      	ldr	r2, [pc, #480]	; (80056d4 <Check_Command+0x2b0>)
            state = IDLE;//TIME_SYNC;
 80054f2:	7023      	strb	r3, [r4, #0]
            step = 0;
 80054f4:	6013      	str	r3, [r2, #0]
            now = HAL_GetTick();
 80054f6:	f7fb f967 	bl	80007c8 <HAL_GetTick>
            uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 80054fa:	21f1      	movs	r1, #241	; 0xf1
 80054fc:	4c71      	ldr	r4, [pc, #452]	; (80056c4 <Check_Command+0x2a0>)
 80054fe:	4b72      	ldr	r3, [pc, #456]	; (80056c8 <Check_Command+0x2a4>)
 8005500:	6822      	ldr	r2, [r4, #0]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 8);
 8005502:	0a05      	lsrs	r5, r0, #8
            uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 8005504:	5499      	strb	r1, [r3, r2]
            uart_tx_com_bufer[uart_tx_pointer++] = 1; //time sync
 8005506:	2101      	movs	r1, #1
 8005508:	4413      	add	r3, r2
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now & 0xFF);
 800550a:	7098      	strb	r0, [r3, #2]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 8);
 800550c:	70dd      	strb	r5, [r3, #3]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 16);
 800550e:	0c05      	lsrs	r5, r0, #16
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 24);
 8005510:	0e00      	lsrs	r0, r0, #24
            uart_tx_com_bufer[uart_tx_pointer++] = 1; //time sync
 8005512:	7059      	strb	r1, [r3, #1]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 16);
 8005514:	711d      	strb	r5, [r3, #4]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 24);
 8005516:	7158      	strb	r0, [r3, #5]
            uart_answ_ready = 1;
 8005518:	4b6c      	ldr	r3, [pc, #432]	; (80056cc <Check_Command+0x2a8>)
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 24);
 800551a:	3206      	adds	r2, #6
 800551c:	6022      	str	r2, [r4, #0]
            uart_answ_ready = 1;
 800551e:	7019      	strb	r1, [r3, #0]
            break;
 8005520:	e7a7      	b.n	8005472 <Check_Command+0x4e>
            state = SET_DIG_OUTPUTS;
 8005522:	2306      	movs	r3, #6
 8005524:	7023      	strb	r3, [r4, #0]
            uart_tx_com_bufer[0] = 0xF1;
 8005526:	4b68      	ldr	r3, [pc, #416]	; (80056c8 <Check_Command+0x2a4>)
 8005528:	22f1      	movs	r2, #241	; 0xf1
 800552a:	e7a1      	b.n	8005470 <Check_Command+0x4c>
            state = SETUP_CANBUS;
 800552c:	2307      	movs	r3, #7
            step = 0;
 800552e:	2200      	movs	r2, #0
            state = SETUP_EXT_BUSES;
 8005530:	7023      	strb	r3, [r4, #0]
            step = 0;
 8005532:	4b68      	ldr	r3, [pc, #416]	; (80056d4 <Check_Command+0x2b0>)
 8005534:	601a      	str	r2, [r3, #0]
 8005536:	e7f6      	b.n	8005526 <Check_Command+0x102>
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 8005538:	23f1      	movs	r3, #241	; 0xf1
 800553a:	4e62      	ldr	r6, [pc, #392]	; (80056c4 <Check_Command+0x2a0>)
 800553c:	4862      	ldr	r0, [pc, #392]	; (80056c8 <Check_Command+0x2a4>)
 800553e:	6831      	ldr	r1, [r6, #0]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[0] + (eeprom_settings.CAN_mode[0] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8005540:	4f5e      	ldr	r7, [pc, #376]	; (80056bc <Check_Command+0x298>)
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 8005542:	5443      	strb	r3, [r0, r1]
        	uart_tx_com_bufer[uart_tx_pointer++] = 6;
 8005544:	2306      	movs	r3, #6
 8005546:	1842      	adds	r2, r0, r1
 8005548:	7053      	strb	r3, [r2, #1]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[0] + (eeprom_settings.CAN_mode[0] == CAN_MODE_SILENT ? 1 << 4 : 0);
 800554a:	4b63      	ldr	r3, [pc, #396]	; (80056d8 <Check_Command+0x2b4>)
 800554c:	78fd      	ldrb	r5, [r7, #3]
 800554e:	f8d3 e034 	ldr.w	lr, [r3, #52]	; 0x34
        	uart_tx_com_bufer[uart_tx_pointer++] = 6;
 8005552:	f101 0c02 	add.w	ip, r1, #2
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[0] + (eeprom_settings.CAN_mode[0] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8005556:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800555a:	bf14      	ite	ne
 800555c:	f04f 0e00 	movne.w	lr, #0
 8005560:	f04f 0e10 	moveq.w	lr, #16
 8005564:	4475      	add	r5, lr
 8005566:	f800 500c 	strb.w	r5, [r0, ip]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0];
 800556a:	68dd      	ldr	r5, [r3, #12]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 24;
 800556c:	f101 0c07 	add.w	ip, r1, #7
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0];
 8005570:	70d5      	strb	r5, [r2, #3]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 8;
 8005572:	68dd      	ldr	r5, [r3, #12]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 24;
 8005574:	310c      	adds	r1, #12
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 8;
 8005576:	0a2d      	lsrs	r5, r5, #8
 8005578:	7115      	strb	r5, [r2, #4]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 16;
 800557a:	68dd      	ldr	r5, [r3, #12]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 24;
 800557c:	6031      	str	r1, [r6, #0]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 16;
 800557e:	0c2d      	lsrs	r5, r5, #16
 8005580:	7155      	strb	r5, [r2, #5]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 24;
 8005582:	68dd      	ldr	r5, [r3, #12]
 8005584:	0e2d      	lsrs	r5, r5, #24
 8005586:	7195      	strb	r5, [r2, #6]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[1] + (eeprom_settings.CAN_mode[1] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8005588:	793d      	ldrb	r5, [r7, #4]
 800558a:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 800558c:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 8005590:	bf14      	ite	ne
 8005592:	2700      	movne	r7, #0
 8005594:	2710      	moveq	r7, #16
 8005596:	443d      	add	r5, r7
 8005598:	f800 500c 	strb.w	r5, [r0, ip]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1];
 800559c:	6918      	ldr	r0, [r3, #16]
 800559e:	7210      	strb	r0, [r2, #8]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 8;
 80055a0:	6918      	ldr	r0, [r3, #16]
 80055a2:	0a00      	lsrs	r0, r0, #8
 80055a4:	7250      	strb	r0, [r2, #9]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 16;
 80055a6:	6918      	ldr	r0, [r3, #16]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 24;
 80055a8:	691b      	ldr	r3, [r3, #16]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 16;
 80055aa:	0c00      	lsrs	r0, r0, #16
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 24;
 80055ac:	0e1b      	lsrs	r3, r3, #24
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 16;
 80055ae:	7290      	strb	r0, [r2, #10]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 24;
 80055b0:	72d3      	strb	r3, [r2, #11]
            uart_answ_ready = 1;
 80055b2:	4b46      	ldr	r3, [pc, #280]	; (80056cc <Check_Command+0x2a8>)
 80055b4:	2201      	movs	r2, #1
 80055b6:	e013      	b.n	80055e0 <Check_Command+0x1bc>
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 80055b8:	22f1      	movs	r2, #241	; 0xf1
 80055ba:	4842      	ldr	r0, [pc, #264]	; (80056c4 <Check_Command+0x2a0>)
 80055bc:	4b42      	ldr	r3, [pc, #264]	; (80056c8 <Check_Command+0x2a4>)
 80055be:	6801      	ldr	r1, [r0, #0]
        	uart_tx_com_bufer[uart_tx_pointer++] = EEPROM_VER;
 80055c0:	2517      	movs	r5, #23
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 80055c2:	545a      	strb	r2, [r3, r1]
        	uart_tx_com_bufer[uart_tx_pointer++] = 7;
 80055c4:	2207      	movs	r2, #7
 80055c6:	440b      	add	r3, r1
 80055c8:	705a      	strb	r2, [r3, #1]
        	uart_tx_com_bufer[uart_tx_pointer++] = CFG_BUILD_NUM & 0xFF;
 80055ca:	2257      	movs	r2, #87	; 0x57
 80055cc:	709a      	strb	r2, [r3, #2]
        	uart_tx_com_bufer[uart_tx_pointer++] = (CFG_BUILD_NUM >> 8);
 80055ce:	2201      	movs	r2, #1
        	uart_tx_com_bufer[uart_tx_pointer++] = EEPROM_VER;
 80055d0:	711d      	strb	r5, [r3, #4]
        	uart_tx_com_bufer[uart_tx_pointer++] = (CFG_BUILD_NUM >> 8);
 80055d2:	70da      	strb	r2, [r3, #3]
        	uart_tx_com_bufer[uart_tx_pointer++] = 1;//(unsigned char)settings.fileOutputType;
 80055d4:	715a      	strb	r2, [r3, #5]
        	uart_tx_com_bufer[uart_tx_pointer++] = 1;//(unsigned char)settings.autoStartLogging;
 80055d6:	719a      	strb	r2, [r3, #6]
        	uart_tx_com_bufer[uart_tx_pointer++] = 1;//settings.singleWire_Enabled;
 80055d8:	3108      	adds	r1, #8
 80055da:	71da      	strb	r2, [r3, #7]
            uart_answ_ready = 1;
 80055dc:	4b3b      	ldr	r3, [pc, #236]	; (80056cc <Check_Command+0x2a8>)
        	uart_tx_com_bufer[uart_tx_pointer++] = 1;//settings.singleWire_Enabled;
 80055de:	6001      	str	r1, [r0, #0]
            uart_answ_ready = 1;
 80055e0:	701a      	strb	r2, [r3, #0]
            state = IDLE;
 80055e2:	2300      	movs	r3, #0
 80055e4:	e73c      	b.n	8005460 <Check_Command+0x3c>
            uart_tx_com_bufer[0] = 0xF1;
 80055e6:	22f1      	movs	r2, #241	; 0xf1
 80055e8:	4b37      	ldr	r3, [pc, #220]	; (80056c8 <Check_Command+0x2a4>)
 80055ea:	701a      	strb	r2, [r3, #0]
            state = SET_SINGLEWIRE_MODE;
 80055ec:	230a      	movs	r3, #10
 80055ee:	7023      	strb	r3, [r4, #0]
            step = 0;
 80055f0:	2200      	movs	r2, #0
 80055f2:	4b38      	ldr	r3, [pc, #224]	; (80056d4 <Check_Command+0x2b0>)
 80055f4:	601a      	str	r2, [r3, #0]
            break;
 80055f6:	e73c      	b.n	8005472 <Check_Command+0x4e>
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 80055f8:	20f1      	movs	r0, #241	; 0xf1
 80055fa:	4932      	ldr	r1, [pc, #200]	; (80056c4 <Check_Command+0x2a0>)
 80055fc:	4b32      	ldr	r3, [pc, #200]	; (80056c8 <Check_Command+0x2a4>)
 80055fe:	680a      	ldr	r2, [r1, #0]
 8005600:	5498      	strb	r0, [r3, r2]
        	uart_tx_com_bufer[uart_tx_pointer++] = 0x09;
 8005602:	2009      	movs	r0, #9
 8005604:	4413      	add	r3, r2
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xAD;
 8005606:	3204      	adds	r2, #4
        	uart_tx_com_bufer[uart_tx_pointer++] = 0x09;
 8005608:	7058      	strb	r0, [r3, #1]
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xAD;
 800560a:	600a      	str	r2, [r1, #0]
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xDE;
 800560c:	20de      	movs	r0, #222	; 0xde
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xAD;
 800560e:	22ad      	movs	r2, #173	; 0xad
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xDE;
 8005610:	7098      	strb	r0, [r3, #2]
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xAD;
 8005612:	70da      	strb	r2, [r3, #3]
 8005614:	e7cd      	b.n	80055b2 <Check_Command+0x18e>
            uart_tx_com_bufer[0] = 0xF1;
 8005616:	22f1      	movs	r2, #241	; 0xf1
 8005618:	4b2b      	ldr	r3, [pc, #172]	; (80056c8 <Check_Command+0x2a4>)
 800561a:	701a      	strb	r2, [r3, #0]
            state = SET_SYSTYPE;
 800561c:	230b      	movs	r3, #11
 800561e:	e7e6      	b.n	80055ee <Check_Command+0x1ca>
            state = ECHO_CAN_FRAME;
 8005620:	230c      	movs	r3, #12
 8005622:	e75f      	b.n	80054e4 <Check_Command+0xc0>
            uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 8005624:	20f1      	movs	r0, #241	; 0xf1
 8005626:	4927      	ldr	r1, [pc, #156]	; (80056c4 <Check_Command+0x2a0>)
 8005628:	4b27      	ldr	r3, [pc, #156]	; (80056c8 <Check_Command+0x2a4>)
 800562a:	680a      	ldr	r2, [r1, #0]
 800562c:	5498      	strb	r0, [r3, r2]
            uart_tx_com_bufer[uart_tx_pointer++] = 12;
 800562e:	200c      	movs	r0, #12
 8005630:	4413      	add	r3, r2
            uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.number_of_busses; //CAN0, CAN1, SWCAN
 8005632:	3203      	adds	r2, #3
 8005634:	600a      	str	r2, [r1, #0]
 8005636:	4a28      	ldr	r2, [pc, #160]	; (80056d8 <Check_Command+0x2b4>)
            uart_tx_com_bufer[uart_tx_pointer++] = 12;
 8005638:	7058      	strb	r0, [r3, #1]
            uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.number_of_busses; //CAN0, CAN1, SWCAN
 800563a:	7912      	ldrb	r2, [r2, #4]
 800563c:	709a      	strb	r2, [r3, #2]
 800563e:	e7b8      	b.n	80055b2 <Check_Command+0x18e>
            uart_tx_com_bufer[0] = 0xF1;
 8005640:	22f1      	movs	r2, #241	; 0xf1
 8005642:	4b21      	ldr	r3, [pc, #132]	; (80056c8 <Check_Command+0x2a4>)
            uart_tx_com_bufer[2] = conf.CAN_Enable[2] + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);//settings.CAN2_Enabled + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8005644:	481d      	ldr	r0, [pc, #116]	; (80056bc <Check_Command+0x298>)
            uart_tx_com_bufer[0] = 0xF1;
 8005646:	701a      	strb	r2, [r3, #0]
            uart_tx_com_bufer[1] = 13;
 8005648:	220d      	movs	r2, #13
 800564a:	705a      	strb	r2, [r3, #1]
            uart_tx_com_bufer[2] = conf.CAN_Enable[2] + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);//settings.CAN2_Enabled + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);
 800564c:	4a22      	ldr	r2, [pc, #136]	; (80056d8 <Check_Command+0x2b4>)
 800564e:	7941      	ldrb	r1, [r0, #5]
 8005650:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
 8005652:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8005656:	bf14      	ite	ne
 8005658:	2500      	movne	r5, #0
 800565a:	2510      	moveq	r5, #16
 800565c:	4429      	add	r1, r5
 800565e:	7099      	strb	r1, [r3, #2]
            uart_tx_com_bufer[3] = eeprom_settings.CAN_Speed[2];
 8005660:	6951      	ldr	r1, [r2, #20]
 8005662:	70d9      	strb	r1, [r3, #3]
            uart_tx_com_bufer[4] = eeprom_settings.CAN_Speed[2] >> 8;
 8005664:	6951      	ldr	r1, [r2, #20]
 8005666:	0a09      	lsrs	r1, r1, #8
 8005668:	7119      	strb	r1, [r3, #4]
            uart_tx_com_bufer[5] = eeprom_settings.CAN_Speed[2] >> 16;
 800566a:	6951      	ldr	r1, [r2, #20]
 800566c:	0c09      	lsrs	r1, r1, #16
 800566e:	7159      	strb	r1, [r3, #5]
            uart_tx_com_bufer[6] = eeprom_settings.CAN_Speed[2] >> 24;
 8005670:	6951      	ldr	r1, [r2, #20]
 8005672:	0e09      	lsrs	r1, r1, #24
 8005674:	7199      	strb	r1, [r3, #6]
            uart_tx_com_bufer[7] = conf.CAN_Enable[3] + (eeprom_settings.CAN_mode[3] == CAN_MODE_SILENT ? 1 << 4 : 0);//settings.CAN3_Enabled + (eeprom_settings.CAN_mode[3] == CAN_MODE_SILENT ? 1 << 4 : 0); //fourth bus enabled
 8005676:	7981      	ldrb	r1, [r0, #6]
 8005678:	6c10      	ldr	r0, [r2, #64]	; 0x40
 800567a:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 800567e:	bf14      	ite	ne
 8005680:	2000      	movne	r0, #0
 8005682:	2010      	moveq	r0, #16
 8005684:	4401      	add	r1, r0
 8005686:	71d9      	strb	r1, [r3, #7]
            uart_tx_com_bufer[8] = eeprom_settings.CAN_Speed[3]; //fourth bus speed (4 bytes)
 8005688:	6991      	ldr	r1, [r2, #24]
 800568a:	7219      	strb	r1, [r3, #8]
            uart_tx_com_bufer[9] = eeprom_settings.CAN_Speed[3] >> 8;
 800568c:	6991      	ldr	r1, [r2, #24]
 800568e:	0a09      	lsrs	r1, r1, #8
 8005690:	7259      	strb	r1, [r3, #9]
            uart_tx_com_bufer[10] = eeprom_settings.CAN_Speed[3] >> 16;
 8005692:	6991      	ldr	r1, [r2, #24]
            uart_tx_com_bufer[11] = eeprom_settings.CAN_Speed[3] >> 24;
 8005694:	6992      	ldr	r2, [r2, #24]
            uart_tx_com_bufer[10] = eeprom_settings.CAN_Speed[3] >> 16;
 8005696:	0c09      	lsrs	r1, r1, #16
            uart_tx_com_bufer[11] = eeprom_settings.CAN_Speed[3] >> 24;
 8005698:	0e12      	lsrs	r2, r2, #24
 800569a:	72da      	strb	r2, [r3, #11]
            uart_tx_com_bufer[12] = 0; //fifth bus enabled
 800569c:	2200      	movs	r2, #0
            uart_tx_com_bufer[10] = eeprom_settings.CAN_Speed[3] >> 16;
 800569e:	7299      	strb	r1, [r3, #10]
            uart_tx_com_bufer[12] = 0; //fifth bus enabled
 80056a0:	731a      	strb	r2, [r3, #12]
            uart_tx_com_bufer[13] = 0; //fifth bus speed (4 bytes)
 80056a2:	735a      	strb	r2, [r3, #13]
            uart_tx_com_bufer[14] = 0;
 80056a4:	739a      	strb	r2, [r3, #14]
            uart_tx_com_bufer[15] = 0;
 80056a6:	73da      	strb	r2, [r3, #15]
            uart_tx_com_bufer[16] = 0;
 80056a8:	741a      	strb	r2, [r3, #16]
            state = IDLE;
 80056aa:	7022      	strb	r2, [r4, #0]
            break;
 80056ac:	e6e1      	b.n	8005472 <Check_Command+0x4e>
            state = SETUP_EXT_BUSES;
 80056ae:	230d      	movs	r3, #13
 80056b0:	e73d      	b.n	800552e <Check_Command+0x10a>
 80056b2:	bf00      	nop
 80056b4:	20000100 	.word	0x20000100
 80056b8:	20000108 	.word	0x20000108
 80056bc:	20000168 	.word	0x20000168
 80056c0:	200001ec 	.word	0x200001ec
 80056c4:	20000150 	.word	0x20000150
 80056c8:	200021f8 	.word	0x200021f8
 80056cc:	20000145 	.word	0x20000145
 80056d0:	200000f0 	.word	0x200000f0
 80056d4:	2000010c 	.word	0x2000010c
 80056d8:	20000d58 	.word	0x20000d58
        uart_tx_com_bufer[1 + step] = in_byte;
 80056dc:	4f97      	ldr	r7, [pc, #604]	; (800593c <Check_Command+0x518>)
 80056de:	4a98      	ldr	r2, [pc, #608]	; (8005940 <Check_Command+0x51c>)
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	441a      	add	r2, r3
 80056e4:	7050      	strb	r0, [r2, #1]
        switch (step) {
 80056e6:	2b05      	cmp	r3, #5
 80056e8:	d82e      	bhi.n	8005748 <Check_Command+0x324>
 80056ea:	e8df f003 	tbb	[pc, r3]
 80056ee:	0603      	.short	0x0603
 80056f0:	231f110c 	.word	0x231f110c
        	CAN_TxHeader.StdId = in_byte;
 80056f4:	4b93      	ldr	r3, [pc, #588]	; (8005944 <Check_Command+0x520>)
            build_int = in_byte;
 80056f6:	6018      	str	r0, [r3, #0]
            break;
 80056f8:	e018      	b.n	800572c <Check_Command+0x308>
        	CAN_TxHeader.StdId |= in_byte << 8;
 80056fa:	4a92      	ldr	r2, [pc, #584]	; (8005944 <Check_Command+0x520>)
            build_int |= in_byte << 8;
 80056fc:	6813      	ldr	r3, [r2, #0]
 80056fe:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
            build_int |= in_byte << 16;
 8005702:	6010      	str	r0, [r2, #0]
            break;
 8005704:	e012      	b.n	800572c <Check_Command+0x308>
        	CAN_TxHeader.StdId |= in_byte << 16;
 8005706:	4a8f      	ldr	r2, [pc, #572]	; (8005944 <Check_Command+0x520>)
            build_int |= in_byte << 16;
 8005708:	6813      	ldr	r3, [r2, #0]
 800570a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800570e:	e7f8      	b.n	8005702 <Check_Command+0x2de>
        	CAN_TxHeader.StdId |= in_byte << 24;
 8005710:	4a8c      	ldr	r2, [pc, #560]	; (8005944 <Check_Command+0x520>)
 8005712:	6813      	ldr	r3, [r2, #0]
 8005714:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
            if (CAN_TxHeader.StdId & 1 << 31) {
 8005718:	2800      	cmp	r0, #0
            	CAN_TxHeader.IDE = CAN_ID_EXT;
 800571a:	bfb4      	ite	lt
 800571c:	2304      	movlt	r3, #4
            } else CAN_TxHeader.IDE = CAN_ID_STD;
 800571e:	2300      	movge	r3, #0
        	CAN_TxHeader.StdId |= in_byte << 24;
 8005720:	6010      	str	r0, [r2, #0]
            	CAN_TxHeader.ExtId = CAN_TxHeader.StdId & 0x7FFFFFFF;
 8005722:	bfbc      	itt	lt
 8005724:	f020 4000 	biclt.w	r0, r0, #2147483648	; 0x80000000
 8005728:	6050      	strlt	r0, [r2, #4]
            } else CAN_TxHeader.IDE = CAN_ID_STD;
 800572a:	6093      	str	r3, [r2, #8]
        step++;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	3301      	adds	r3, #1
 8005730:	603b      	str	r3, [r7, #0]
        break;
 8005732:	e69e      	b.n	8005472 <Check_Command+0x4e>
 8005734:	f000 000f 	and.w	r0, r0, #15
            if (CAN_TxHeader.DLC > 8) CAN_TxHeader.DLC = 8;
 8005738:	2808      	cmp	r0, #8
 800573a:	bf88      	it	hi
 800573c:	2208      	movhi	r2, #8
 800573e:	4b81      	ldr	r3, [pc, #516]	; (8005944 <Check_Command+0x520>)
        	CAN_TxHeader.DLC = in_byte & 0xF;
 8005740:	bf94      	ite	ls
 8005742:	6118      	strls	r0, [r3, #16]
            if (CAN_TxHeader.DLC > 8) CAN_TxHeader.DLC = 8;
 8005744:	611a      	strhi	r2, [r3, #16]
 8005746:	e7f1      	b.n	800572c <Check_Command+0x308>
            if (step < CAN_TxHeader.DLC + 6) {
 8005748:	4d7e      	ldr	r5, [pc, #504]	; (8005944 <Check_Command+0x520>)
 800574a:	692a      	ldr	r2, [r5, #16]
 800574c:	3206      	adds	r2, #6
 800574e:	429a      	cmp	r2, r3
 8005750:	d903      	bls.n	800575a <Check_Command+0x336>
            	can_tx_msg.data_byte[step - 6] = in_byte;
 8005752:	4a7d      	ldr	r2, [pc, #500]	; (8005948 <Check_Command+0x524>)
 8005754:	4413      	add	r3, r2
 8005756:	7698      	strb	r0, [r3, #26]
 8005758:	e7e8      	b.n	800572c <Check_Command+0x308>
                state = IDLE;
 800575a:	2600      	movs	r6, #0
                HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 800575c:	2201      	movs	r2, #1
 800575e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005762:	487a      	ldr	r0, [pc, #488]	; (800594c <Check_Command+0x528>)
                state = IDLE;
 8005764:	7026      	strb	r6, [r4, #0]
                HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 8005766:	f7fb fee5 	bl	8001534 <HAL_GPIO_WritePin>
                CAN_TxHeader.RTR = CAN_RTR_DATA;
 800576a:	60ee      	str	r6, [r5, #12]
                if(HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, can_tx_msg.data_byte, &CAN_mailbox) == HAL_OK)
 800576c:	4e78      	ldr	r6, [pc, #480]	; (8005950 <Check_Command+0x52c>)
 800576e:	4b79      	ldr	r3, [pc, #484]	; (8005954 <Check_Command+0x530>)
 8005770:	4632      	mov	r2, r6
 8005772:	4629      	mov	r1, r5
 8005774:	4878      	ldr	r0, [pc, #480]	; (8005958 <Check_Command+0x534>)
 8005776:	f7fb f993 	bl	8000aa0 <HAL_CAN_AddTxMessage>
 800577a:	2800      	cmp	r0, #0
 800577c:	d1d6      	bne.n	800572c <Check_Command+0x308>
                	can_tx_msg.timestamp = HAL_GetTick();
 800577e:	f7fb f823 	bl	80007c8 <HAL_GetTick>
                	can_tx_msg.can_dir = DIR_TRANSMIT;
 8005782:	2301      	movs	r3, #1
 8005784:	7233      	strb	r3, [r6, #8]
                	can_tx_msg.header.DLC = CAN_TxHeader.DLC;
 8005786:	692b      	ldr	r3, [r5, #16]
                	CAN_Log_Buffer_Write_Data(can_tx_msg);
 8005788:	f1a6 0c10 	sub.w	ip, r6, #16
                	can_tx_msg.header.DLC = CAN_TxHeader.DLC;
 800578c:	f846 3c0c 	str.w	r3, [r6, #-12]
                	can_tx_msg.header.ExtId = CAN_TxHeader.ExtId;
 8005790:	686b      	ldr	r3, [r5, #4]
                	can_tx_msg.timestamp = HAL_GetTick();
 8005792:	f846 0c20 	str.w	r0, [r6, #-32]
                	can_tx_msg.header.ExtId = CAN_TxHeader.ExtId;
 8005796:	f846 3c18 	str.w	r3, [r6, #-24]
                	can_tx_msg.header.StdId = CAN_TxHeader.StdId;
 800579a:	682b      	ldr	r3, [r5, #0]
                	can_tx_msg.timestamp = HAL_GetTick();
 800579c:	f1a6 0420 	sub.w	r4, r6, #32
                	can_tx_msg.header.StdId = CAN_TxHeader.StdId;
 80057a0:	f846 3c1c 	str.w	r3, [r6, #-28]
                	can_tx_msg.header.RTR = CAN_TxHeader.RTR;
 80057a4:	68eb      	ldr	r3, [r5, #12]
 80057a6:	f846 3c10 	str.w	r3, [r6, #-16]
                	can_tx_msg.header.IDE = CAN_TxHeader.IDE;
 80057aa:	68ab      	ldr	r3, [r5, #8]
                	CAN_Log_Buffer_Write_Data(can_tx_msg);
 80057ac:	466d      	mov	r5, sp
                	can_tx_msg.header.IDE = CAN_TxHeader.IDE;
 80057ae:	f846 3c14 	str.w	r3, [r6, #-20]
                	can_tx_msg.bus = eeprom_settings.numBus;
 80057b2:	4b6a      	ldr	r3, [pc, #424]	; (800595c <Check_Command+0x538>)
 80057b4:	7a1b      	ldrb	r3, [r3, #8]
 80057b6:	7273      	strb	r3, [r6, #9]
                	CAN_Log_Buffer_Write_Data(can_tx_msg);
 80057b8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80057bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80057be:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80057c2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80057c6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80057ca:	f7fe fc61 	bl	8004090 <CAN_Log_Buffer_Write_Data>
 80057ce:	e7ad      	b.n	800572c <Check_Command+0x308>
        uart_tx_com_bufer[1] = in_byte;
 80057d0:	4b5b      	ldr	r3, [pc, #364]	; (8005940 <Check_Command+0x51c>)
 80057d2:	7058      	strb	r0, [r3, #1]
 80057d4:	e705      	b.n	80055e2 <Check_Command+0x1be>
        switch (step) {
 80057d6:	4f59      	ldr	r7, [pc, #356]	; (800593c <Check_Command+0x518>)
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	2b07      	cmp	r3, #7
 80057dc:	d8a6      	bhi.n	800572c <Check_Command+0x308>
 80057de:	e8df f003 	tbb	[pc, r3]
 80057e2:	0604      	.short	0x0604
 80057e4:	06040a08 	.word	0x06040a08
 80057e8:	4008      	.short	0x4008
            build_int = in_byte;
 80057ea:	4b5d      	ldr	r3, [pc, #372]	; (8005960 <Check_Command+0x53c>)
 80057ec:	e783      	b.n	80056f6 <Check_Command+0x2d2>
            build_int |= in_byte << 8;
 80057ee:	4a5c      	ldr	r2, [pc, #368]	; (8005960 <Check_Command+0x53c>)
 80057f0:	e784      	b.n	80056fc <Check_Command+0x2d8>
            build_int |= in_byte << 16;
 80057f2:	4a5b      	ldr	r2, [pc, #364]	; (8005960 <Check_Command+0x53c>)
 80057f4:	e788      	b.n	8005708 <Check_Command+0x2e4>
            build_int |= in_byte << 24;
 80057f6:	4d5a      	ldr	r5, [pc, #360]	; (8005960 <Check_Command+0x53c>)
 80057f8:	4c5a      	ldr	r4, [pc, #360]	; (8005964 <Check_Command+0x540>)
 80057fa:	682b      	ldr	r3, [r5, #0]
 80057fc:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 8005800:	6028      	str	r0, [r5, #0]
            if (build_int > 0) {
 8005802:	b310      	cbz	r0, 800584a <Check_Command+0x426>
            	Close_CAN_cannel();
 8005804:	f7fe ff16 	bl	8004634 <Close_CAN_cannel>
            	eeprom_settings.CAN_Speed[0] = build_int & 0xFFFFF;
 8005808:	682a      	ldr	r2, [r5, #0]
 800580a:	4b54      	ldr	r3, [pc, #336]	; (800595c <Check_Command+0x538>)
 800580c:	f3c2 0113 	ubfx	r1, r2, #0, #20
                if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 8005810:	2a00      	cmp	r2, #0
            	eeprom_settings.CAN_Speed[0] = build_int & 0xFFFFF;
 8005812:	60d9      	str	r1, [r3, #12]
                if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 8005814:	da1c      	bge.n	8005850 <Check_Command+0x42c>
                	if ((build_int & 0x60000000) == 0x60000000) {
 8005816:	f002 41c0 	and.w	r1, r2, #1610612736	; 0x60000000
 800581a:	f1b1 4fc0 	cmp.w	r1, #1610612736	; 0x60000000
 800581e:	d10b      	bne.n	8005838 <Check_Command+0x414>
                		conf.CAN_Enable[0] = true;
 8005820:	2201      	movs	r2, #1
 8005822:	70e2      	strb	r2, [r4, #3]
                        eeprom_settings.CAN_mode[0] = CAN_MODE_SILENT;
 8005824:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005828:	635a      	str	r2, [r3, #52]	; 0x34
                        conf.state = SAVVYCAN_CONNECT;
 800582a:	2202      	movs	r2, #2
 800582c:	7022      	strb	r2, [r4, #0]
                        eeprom_settings.numBus = 0;
 800582e:	2200      	movs	r2, #0
                        eeprom_settings.numBus = 0;
 8005830:	721a      	strb	r2, [r3, #8]
                        Open_CAN_cannel();
 8005832:	f7ff f891 	bl	8004958 <Open_CAN_cannel>
 8005836:	e779      	b.n	800572c <Check_Command+0x308>
                    } else if (build_int & 0x40000000) {
 8005838:	0050      	lsls	r0, r2, #1
 800583a:	d506      	bpl.n	800584a <Check_Command+0x426>
                    	conf.CAN_Enable[0] = true;
 800583c:	2201      	movs	r2, #1
                        conf.state = SAVVYCAN_CONNECT;
 800583e:	2102      	movs	r1, #2
                    	conf.CAN_Enable[0] = true;
 8005840:	70e2      	strb	r2, [r4, #3]
                        eeprom_settings.CAN_mode[0] = CAN_MODE_NORMAL;
 8005842:	2200      	movs	r2, #0
                        conf.state = SAVVYCAN_CONNECT;
 8005844:	7021      	strb	r1, [r4, #0]
                        eeprom_settings.CAN_mode[0] = CAN_MODE_NORMAL;
 8005846:	635a      	str	r2, [r3, #52]	; 0x34
 8005848:	e7f2      	b.n	8005830 <Check_Command+0x40c>
                    	conf.CAN_Enable[0] = false;
 800584a:	2300      	movs	r3, #0
                    conf.CAN_Enable[0] = true;
 800584c:	70e3      	strb	r3, [r4, #3]
 800584e:	e76d      	b.n	800572c <Check_Command+0x308>
                	conf.state = SAVVYCAN_CONNECT;
 8005850:	2202      	movs	r2, #2
 8005852:	7022      	strb	r2, [r4, #0]
                	eeprom_settings.CAN_mode[0] = CAN_MODE_NORMAL;
 8005854:	2200      	movs	r2, #0
 8005856:	635a      	str	r2, [r3, #52]	; 0x34
                	eeprom_settings.numBus = 0;
 8005858:	721a      	strb	r2, [r3, #8]
                    Open_CAN_cannel(); //if not using extended status mode then just default to enabling - this was old behavior
 800585a:	f7ff f87d 	bl	8004958 <Open_CAN_cannel>
                    conf.CAN_Enable[0] = true;
 800585e:	2301      	movs	r3, #1
 8005860:	e7f4      	b.n	800584c <Check_Command+0x428>
            build_int |= in_byte << 24;
 8005862:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8005960 <Check_Command+0x53c>
 8005866:	4d3f      	ldr	r5, [pc, #252]	; (8005964 <Check_Command+0x540>)
 8005868:	f8d9 3000 	ldr.w	r3, [r9]
 800586c:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 8005870:	f8c9 0000 	str.w	r0, [r9]
            if (build_int > 0 ) {
 8005874:	b368      	cbz	r0, 80058d2 <Check_Command+0x4ae>
            	eeprom_settings.CAN_Speed[1] = build_int & 0xFFFFF;
 8005876:	4e39      	ldr	r6, [pc, #228]	; (800595c <Check_Command+0x538>)
            	if(conf.CAN_Enable[0] == false)
 8005878:	f895 8003 	ldrb.w	r8, [r5, #3]
            	eeprom_settings.CAN_Speed[1] = build_int & 0xFFFFF;
 800587c:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8005880:	6130      	str	r0, [r6, #16]
            	if(conf.CAN_Enable[0] == false)
 8005882:	f1b8 0f00 	cmp.w	r8, #0
 8005886:	d114      	bne.n	80058b2 <Check_Command+0x48e>
                	Close_CAN_cannel();
 8005888:	f7fe fed4 	bl	8004634 <Close_CAN_cannel>
                    if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 800588c:	f8d9 3000 	ldr.w	r3, [r9]
 8005890:	2b00      	cmp	r3, #0
 8005892:	da21      	bge.n	80058d8 <Check_Command+0x4b4>
                    	if ((build_int & 0x60000000) == 0x60000000) {
 8005894:	f003 42c0 	and.w	r2, r3, #1610612736	; 0x60000000
 8005898:	f1b2 4fc0 	cmp.w	r2, #1610612736	; 0x60000000
 800589c:	d112      	bne.n	80058c4 <Check_Command+0x4a0>
                    		conf.CAN_Enable[1] = true;
 800589e:	2301      	movs	r3, #1
                            eeprom_settings.CAN_mode[1] = CAN_MODE_SILENT;
 80058a0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
                    		conf.CAN_Enable[1] = true;
 80058a4:	712b      	strb	r3, [r5, #4]
                            eeprom_settings.CAN_mode[1] = CAN_MODE_SILENT;
 80058a6:	63b2      	str	r2, [r6, #56]	; 0x38
                            conf.state = SAVVYCAN_CONNECT;
 80058a8:	2202      	movs	r2, #2
 80058aa:	702a      	strb	r2, [r5, #0]
                            eeprom_settings.numBus = 1;
 80058ac:	7233      	strb	r3, [r6, #8]
                            Open_CAN_cannel();
 80058ae:	f7ff f853 	bl	8004958 <Open_CAN_cannel>
            state = IDLE;
 80058b2:	2300      	movs	r3, #0
            EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.CAN_Speed[0] - (uint32_t)&eeprom_settings),
 80058b4:	4a2c      	ldr	r2, [pc, #176]	; (8005968 <Check_Command+0x544>)
            state = IDLE;
 80058b6:	7023      	strb	r3, [r4, #0]
            EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.CAN_Speed[0] - (uint32_t)&eeprom_settings),
 80058b8:	210c      	movs	r1, #12
 80058ba:	2308      	movs	r3, #8
 80058bc:	482b      	ldr	r0, [pc, #172]	; (800596c <Check_Command+0x548>)
 80058be:	f000 fab3 	bl	8005e28 <EEPROM_Write>
 80058c2:	e733      	b.n	800572c <Check_Command+0x308>
                        } else if (build_int & 0x40000000) {
 80058c4:	0059      	lsls	r1, r3, #1
 80058c6:	d504      	bpl.n	80058d2 <Check_Command+0x4ae>
                        	conf.CAN_Enable[1] = true;
 80058c8:	2301      	movs	r3, #1
                            eeprom_settings.CAN_mode[1] = CAN_MODE_NORMAL;
 80058ca:	f8c6 8038 	str.w	r8, [r6, #56]	; 0x38
                        	conf.CAN_Enable[1] = true;
 80058ce:	712b      	strb	r3, [r5, #4]
 80058d0:	e7ea      	b.n	80058a8 <Check_Command+0x484>
                        	conf.CAN_Enable[1] = false;
 80058d2:	2300      	movs	r3, #0
 80058d4:	712b      	strb	r3, [r5, #4]
 80058d6:	e7ec      	b.n	80058b2 <Check_Command+0x48e>
                    	eeprom_settings.CAN_mode[1] = CAN_MODE_NORMAL;
 80058d8:	f8c6 8038 	str.w	r8, [r6, #56]	; 0x38
                    	conf.state = SAVVYCAN_CONNECT;
 80058dc:	2302      	movs	r3, #2
                    	eeprom_settings.numBus = 1;
 80058de:	f04f 0801 	mov.w	r8, #1
                    	conf.state = SAVVYCAN_CONNECT;
 80058e2:	702b      	strb	r3, [r5, #0]
                    	eeprom_settings.numBus = 1;
 80058e4:	f886 8008 	strb.w	r8, [r6, #8]
                        Open_CAN_cannel(); //if not using extended status mode then just default to enabling - this was old behavior
 80058e8:	f7ff f836 	bl	8004958 <Open_CAN_cannel>
                        conf.CAN_Enable[1] = true;
 80058ec:	f885 8004 	strb.w	r8, [r5, #4]
 80058f0:	e7df      	b.n	80058b2 <Check_Command+0x48e>
        uart_tx_com_bufer[1 + step] = in_byte;
 80058f2:	4a12      	ldr	r2, [pc, #72]	; (800593c <Check_Command+0x518>)
 80058f4:	4912      	ldr	r1, [pc, #72]	; (8005940 <Check_Command+0x51c>)
 80058f6:	6813      	ldr	r3, [r2, #0]
 80058f8:	3301      	adds	r3, #1
 80058fa:	54c8      	strb	r0, [r1, r3]
        step++;
 80058fc:	6013      	str	r3, [r2, #0]
        break;
 80058fe:	e5b8      	b.n	8005472 <Check_Command+0x4e>
        switch (step) {
 8005900:	4d0e      	ldr	r5, [pc, #56]	; (800593c <Check_Command+0x518>)
 8005902:	682b      	ldr	r3, [r5, #0]
 8005904:	2b0b      	cmp	r3, #11
 8005906:	d809      	bhi.n	800591c <Check_Command+0x4f8>
 8005908:	e8df f003 	tbb	[pc, r3]
 800590c:	32120c06 	.word	0x32120c06
 8005910:	68120c06 	.word	0x68120c06
 8005914:	9d120c06 	.word	0x9d120c06
            build_int = in_byte;
 8005918:	4b11      	ldr	r3, [pc, #68]	; (8005960 <Check_Command+0x53c>)
 800591a:	6018      	str	r0, [r3, #0]
        step++;
 800591c:	682b      	ldr	r3, [r5, #0]
 800591e:	3301      	adds	r3, #1
 8005920:	602b      	str	r3, [r5, #0]
}
 8005922:	e5a6      	b.n	8005472 <Check_Command+0x4e>
            build_int |= in_byte << 8;
 8005924:	4a0e      	ldr	r2, [pc, #56]	; (8005960 <Check_Command+0x53c>)
 8005926:	6813      	ldr	r3, [r2, #0]
 8005928:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
            build_int |= in_byte << 16;
 800592c:	6010      	str	r0, [r2, #0]
            break;
 800592e:	e7f5      	b.n	800591c <Check_Command+0x4f8>
            build_int |= in_byte << 16;
 8005930:	4a0b      	ldr	r2, [pc, #44]	; (8005960 <Check_Command+0x53c>)
 8005932:	6813      	ldr	r3, [r2, #0]
 8005934:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8005938:	e7f8      	b.n	800592c <Check_Command+0x508>
 800593a:	bf00      	nop
 800593c:	2000010c 	.word	0x2000010c
 8005940:	200021f8 	.word	0x200021f8
 8005944:	20000198 	.word	0x20000198
 8005948:	200001b0 	.word	0x200001b0
 800594c:	40010800 	.word	0x40010800
 8005950:	200001d0 	.word	0x200001d0
 8005954:	200001e4 	.word	0x200001e4
 8005958:	20001908 	.word	0x20001908
 800595c:	20000d58 	.word	0x20000d58
 8005960:	200000f4 	.word	0x200000f4
 8005964:	20000168 	.word	0x20000168
 8005968:	20000d64 	.word	0x20000d64
 800596c:	20003438 	.word	0x20003438
            build_int |= in_byte << 24;
 8005970:	4f39      	ldr	r7, [pc, #228]	; (8005a58 <Check_Command+0x634>)
 8005972:	4c3a      	ldr	r4, [pc, #232]	; (8005a5c <Check_Command+0x638>)
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 800597a:	6038      	str	r0, [r7, #0]
            if (build_int > 0 ) {
 800597c:	b310      	cbz	r0, 80059c4 <Check_Command+0x5a0>
            	if(conf.CAN_Enable[0] == false && conf.CAN_Enable[1] == false)
 800597e:	78e3      	ldrb	r3, [r4, #3]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d1cb      	bne.n	800591c <Check_Command+0x4f8>
 8005984:	7926      	ldrb	r6, [r4, #4]
 8005986:	2e00      	cmp	r6, #0
 8005988:	d1c8      	bne.n	800591c <Check_Command+0x4f8>
                	Close_CAN_cannel();
 800598a:	f7fe fe53 	bl	8004634 <Close_CAN_cannel>
                    if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	da1a      	bge.n	80059ca <Check_Command+0x5a6>
                    	if ((build_int & 0x60000000) == 0x60000000) {
 8005994:	f003 42c0 	and.w	r2, r3, #1610612736	; 0x60000000
 8005998:	f1b2 4fc0 	cmp.w	r2, #1610612736	; 0x60000000
 800599c:	d10b      	bne.n	80059b6 <Check_Command+0x592>
                    		conf.CAN_Enable[2] = true;
 800599e:	2301      	movs	r3, #1
                            eeprom_settings.CAN_mode[2] = CAN_MODE_SILENT;
 80059a0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
                    		conf.CAN_Enable[2] = true;
 80059a4:	7163      	strb	r3, [r4, #5]
                            eeprom_settings.CAN_mode[2] = CAN_MODE_SILENT;
 80059a6:	4b2e      	ldr	r3, [pc, #184]	; (8005a60 <Check_Command+0x63c>)
 80059a8:	63da      	str	r2, [r3, #60]	; 0x3c
                            conf.state = SAVVYCAN_CONNECT;
 80059aa:	2202      	movs	r2, #2
 80059ac:	7022      	strb	r2, [r4, #0]
                            eeprom_settings.numBus = 3;
 80059ae:	721a      	strb	r2, [r3, #8]
                            Open_CAN_cannel();
 80059b0:	f7fe ffd2 	bl	8004958 <Open_CAN_cannel>
 80059b4:	e7b2      	b.n	800591c <Check_Command+0x4f8>
                        } else if (build_int & 0x40000000) {
 80059b6:	005a      	lsls	r2, r3, #1
 80059b8:	d504      	bpl.n	80059c4 <Check_Command+0x5a0>
                        	conf.CAN_Enable[2] = true;
 80059ba:	2301      	movs	r3, #1
 80059bc:	7163      	strb	r3, [r4, #5]
                            eeprom_settings.CAN_mode[2] = CAN_MODE_NORMAL;
 80059be:	4b28      	ldr	r3, [pc, #160]	; (8005a60 <Check_Command+0x63c>)
 80059c0:	63de      	str	r6, [r3, #60]	; 0x3c
 80059c2:	e7f2      	b.n	80059aa <Check_Command+0x586>
                        	conf.CAN_Enable[2] = false;
 80059c4:	2300      	movs	r3, #0
                        conf.CAN_Enable[2] = true;
 80059c6:	7163      	strb	r3, [r4, #5]
 80059c8:	e7a8      	b.n	800591c <Check_Command+0x4f8>
                    	conf.state = SAVVYCAN_CONNECT;
 80059ca:	2202      	movs	r2, #2
                    	eeprom_settings.CAN_mode[2] = CAN_MODE_NORMAL;
 80059cc:	4b24      	ldr	r3, [pc, #144]	; (8005a60 <Check_Command+0x63c>)
                    	conf.state = SAVVYCAN_CONNECT;
 80059ce:	7022      	strb	r2, [r4, #0]
                    	eeprom_settings.CAN_mode[2] = CAN_MODE_NORMAL;
 80059d0:	63de      	str	r6, [r3, #60]	; 0x3c
                    	eeprom_settings.numBus = 2;
 80059d2:	721a      	strb	r2, [r3, #8]
                        Open_CAN_cannel(); //if not using extended status mode then just default to enabling - this was old behavior
 80059d4:	f7fe ffc0 	bl	8004958 <Open_CAN_cannel>
                        conf.CAN_Enable[2] = true;
 80059d8:	2301      	movs	r3, #1
 80059da:	e7f4      	b.n	80059c6 <Check_Command+0x5a2>
            build_int |= in_byte << 24;
 80059dc:	4f1e      	ldr	r7, [pc, #120]	; (8005a58 <Check_Command+0x634>)
 80059de:	4c1f      	ldr	r4, [pc, #124]	; (8005a5c <Check_Command+0x638>)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 80059e6:	6038      	str	r0, [r7, #0]
            if (build_int > 0 ) {
 80059e8:	b300      	cbz	r0, 8005a2c <Check_Command+0x608>
            	if(conf.CAN_Enable[0] == false && conf.CAN_Enable[1] == false && conf.CAN_Enable[2] == false)
 80059ea:	78e3      	ldrb	r3, [r4, #3]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d195      	bne.n	800591c <Check_Command+0x4f8>
 80059f0:	88a6      	ldrh	r6, [r4, #4]
 80059f2:	2e00      	cmp	r6, #0
 80059f4:	d192      	bne.n	800591c <Check_Command+0x4f8>
                	Close_CAN_cannel(); // TODO in can work in parralel, LIN
 80059f6:	f7fe fe1d 	bl	8004634 <Close_CAN_cannel>
                    if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	da18      	bge.n	8005a32 <Check_Command+0x60e>
                    	if ((build_int & 0x60000000) == 0x60000000) {
 8005a00:	f003 42c0 	and.w	r2, r3, #1610612736	; 0x60000000
 8005a04:	f1b2 4fc0 	cmp.w	r2, #1610612736	; 0x60000000
 8005a08:	d109      	bne.n	8005a1e <Check_Command+0x5fa>
                    		conf.CAN_Enable[3] = true;
 8005a0a:	2301      	movs	r3, #1
                            eeprom_settings.CAN_mode[3] = CAN_MODE_SILENT;
 8005a0c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
                    		conf.CAN_Enable[3] = true;
 8005a10:	71a3      	strb	r3, [r4, #6]
                            eeprom_settings.CAN_mode[3] = CAN_MODE_SILENT;
 8005a12:	4b13      	ldr	r3, [pc, #76]	; (8005a60 <Check_Command+0x63c>)
 8005a14:	641a      	str	r2, [r3, #64]	; 0x40
                            conf.state = SAVVYCAN_CONNECT;
 8005a16:	2202      	movs	r2, #2
 8005a18:	7022      	strb	r2, [r4, #0]
                            eeprom_settings.numBus = 3;
 8005a1a:	2203      	movs	r2, #3
 8005a1c:	e7c7      	b.n	80059ae <Check_Command+0x58a>
                        } else if (build_int & 0x40000000) {
 8005a1e:	005b      	lsls	r3, r3, #1
 8005a20:	d504      	bpl.n	8005a2c <Check_Command+0x608>
                        	conf.CAN_Enable[3] = true;
 8005a22:	2301      	movs	r3, #1
 8005a24:	71a3      	strb	r3, [r4, #6]
                            eeprom_settings.CAN_mode[3] = CAN_MODE_NORMAL;
 8005a26:	4b0e      	ldr	r3, [pc, #56]	; (8005a60 <Check_Command+0x63c>)
 8005a28:	641e      	str	r6, [r3, #64]	; 0x40
 8005a2a:	e7f4      	b.n	8005a16 <Check_Command+0x5f2>
                        	conf.CAN_Enable[3] = false;
 8005a2c:	2300      	movs	r3, #0
                        conf.CAN_Enable[3] = true;
 8005a2e:	71a3      	strb	r3, [r4, #6]
 8005a30:	e774      	b.n	800591c <Check_Command+0x4f8>
                    	conf.state = SAVVYCAN_CONNECT;
 8005a32:	2302      	movs	r3, #2
                    	eeprom_settings.numBus = 3;
 8005a34:	2203      	movs	r2, #3
                    	conf.state = SAVVYCAN_CONNECT;
 8005a36:	7023      	strb	r3, [r4, #0]
                    	eeprom_settings.CAN_mode[3] = CAN_MODE_NORMAL;
 8005a38:	4b09      	ldr	r3, [pc, #36]	; (8005a60 <Check_Command+0x63c>)
 8005a3a:	641e      	str	r6, [r3, #64]	; 0x40
                    	eeprom_settings.numBus = 3;
 8005a3c:	721a      	strb	r2, [r3, #8]
                        Open_CAN_cannel(); //if not using extended status mode then just default to enabling - this was old behavior
 8005a3e:	f7fe ff8b 	bl	8004958 <Open_CAN_cannel>
                        conf.CAN_Enable[3] = true;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e7f3      	b.n	8005a2e <Check_Command+0x60a>
            build_int |= in_byte << 24;
 8005a46:	4a04      	ldr	r2, [pc, #16]	; (8005a58 <Check_Command+0x634>)
 8005a48:	6813      	ldr	r3, [r2, #0]
 8005a4a:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
            state = IDLE;
 8005a4e:	2300      	movs	r3, #0
            build_int |= in_byte << 24;
 8005a50:	6010      	str	r0, [r2, #0]
            state = IDLE;
 8005a52:	7023      	strb	r3, [r4, #0]
            break;
 8005a54:	e762      	b.n	800591c <Check_Command+0x4f8>
 8005a56:	bf00      	nop
 8005a58:	200000f4 	.word	0x200000f4
 8005a5c:	20000168 	.word	0x20000168
 8005a60:	20000d58 	.word	0x20000d58

08005a64 <Next_CAN_channel>:
	eeprom_settings.numBus++;
 8005a64:	4a05      	ldr	r2, [pc, #20]	; (8005a7c <Next_CAN_channel+0x18>)
 8005a66:	7a13      	ldrb	r3, [r2, #8]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	7213      	strb	r3, [r2, #8]
	if(eeprom_settings.numBus >= 4) eeprom_settings.numBus = 0;
 8005a6e:	7a13      	ldrb	r3, [r2, #8]
 8005a70:	2b03      	cmp	r3, #3
 8005a72:	bf84      	itt	hi
 8005a74:	2300      	movhi	r3, #0
 8005a76:	7213      	strbhi	r3, [r2, #8]
	Open_CAN_cannel();
 8005a78:	f7fe bf6e 	b.w	8004958 <Open_CAN_cannel>
 8005a7c:	20000d58 	.word	0x20000d58

08005a80 <Button_rutine>:
 *      Author: Arh
 */
#include "button.h"

t_button_state Button_rutine (t_button_var * var, int pressed)
{
 8005a80:	b538      	push	{r3, r4, r5, lr}
	t_button_state button_state = RELISED;

	switch (var->state) {
 8005a82:	8883      	ldrh	r3, [r0, #4]
{
 8005a84:	4605      	mov	r5, r0
 8005a86:	460c      	mov	r4, r1
	switch (var->state) {
 8005a88:	2b08      	cmp	r3, #8
 8005a8a:	d853      	bhi.n	8005b34 <Button_rutine+0xb4>
 8005a8c:	e8df f003 	tbb	[pc, r3]
 8005a90:	2b1c0e05 	.word	0x2b1c0e05
 8005a94:	64544638 	.word	0x64544638
 8005a98:	72          	.byte	0x72
 8005a99:	00          	.byte	0x00
	case 0:	// 
		if (pressed){
 8005a9a:	b909      	cbnz	r1, 8005aa0 <Button_rutine+0x20>
	t_button_state button_state = RELISED;
 8005a9c:	2000      	movs	r0, #0
 8005a9e:	e01c      	b.n	8005ada <Button_rutine+0x5a>
			var->time_stamp = GetTimeMs();
 8005aa0:	f7fa fe92 	bl	80007c8 <HAL_GetTick>
			var->state = 1;
 8005aa4:	2301      	movs	r3, #1
			var->time_stamp = GetTimeMs();
 8005aa6:	6028      	str	r0, [r5, #0]
			var->state = 8;
		}
		break;
	case 8: //  
		if(pressed){
			var->state = 7;
 8005aa8:	80ab      	strh	r3, [r5, #4]
 8005aaa:	e7f7      	b.n	8005a9c <Button_rutine+0x1c>
		if (pressed){
 8005aac:	2900      	cmp	r1, #0
 8005aae:	d041      	beq.n	8005b34 <Button_rutine+0xb4>
			if(GetTimeMs() - var->time_stamp > BUT_DEBOUNSE){
 8005ab0:	f7fa fe8a 	bl	80007c8 <HAL_GetTick>
 8005ab4:	682b      	ldr	r3, [r5, #0]
 8005ab6:	1ac0      	subs	r0, r0, r3
 8005ab8:	2801      	cmp	r0, #1
 8005aba:	d9ef      	bls.n	8005a9c <Button_rutine+0x1c>
				var->time_stamp = GetTimeMs();
 8005abc:	f7fa fe84 	bl	80007c8 <HAL_GetTick>
 8005ac0:	6028      	str	r0, [r5, #0]
				var->state = 2;
 8005ac2:	2002      	movs	r0, #2
				var->state = 0;
			}
		}
		break;
	default:
		var->state = 0;
 8005ac4:	80a8      	strh	r0, [r5, #4]
		break;
 8005ac6:	e008      	b.n	8005ada <Button_rutine+0x5a>
		if (pressed){
 8005ac8:	b141      	cbz	r1, 8005adc <Button_rutine+0x5c>
			if(GetTimeMs() - var->time_stamp > BUT_LONG){
 8005aca:	f7fa fe7d 	bl	80007c8 <HAL_GetTick>
 8005ace:	682b      	ldr	r3, [r5, #0]
 8005ad0:	1ac0      	subs	r0, r0, r3
 8005ad2:	f5b0 7f2f 	cmp.w	r0, #700	; 0x2bc
 8005ad6:	d846      	bhi.n	8005b66 <Button_rutine+0xe6>
				button_state = DOWN;
 8005ad8:	2001      	movs	r0, #1
	}
	return button_state;
}
 8005ada:	bd38      	pop	{r3, r4, r5, pc}
			var->time_stamp = GetTimeMs();
 8005adc:	f7fa fe74 	bl	80007c8 <HAL_GetTick>
			var->state = 4;
 8005ae0:	2304      	movs	r3, #4
			var->time_stamp = GetTimeMs();
 8005ae2:	6028      	str	r0, [r5, #0]
 8005ae4:	e7e0      	b.n	8005aa8 <Button_rutine+0x28>
		if (pressed){
 8005ae6:	b329      	cbz	r1, 8005b34 <Button_rutine+0xb4>
			if(GetTimeMs() - var->time_stamp > BUT_REPEAT){
 8005ae8:	f7fa fe6e 	bl	80007c8 <HAL_GetTick>
 8005aec:	682b      	ldr	r3, [r5, #0]
 8005aee:	1ac0      	subs	r0, r0, r3
 8005af0:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
 8005af4:	d9f0      	bls.n	8005ad8 <Button_rutine+0x58>
				var->time_stamp = GetTimeMs();
 8005af6:	f7fa fe67 	bl	80007c8 <HAL_GetTick>
 8005afa:	6028      	str	r0, [r5, #0]
				button_state = REPEAT_PRESS;
 8005afc:	2006      	movs	r0, #6
 8005afe:	e7ec      	b.n	8005ada <Button_rutine+0x5a>
		if(pressed){
 8005b00:	bb31      	cbnz	r1, 8005b50 <Button_rutine+0xd0>
			if(GetTimeMs() - var->time_stamp > BUT_DEBOUNSE){
 8005b02:	f7fa fe61 	bl	80007c8 <HAL_GetTick>
 8005b06:	682b      	ldr	r3, [r5, #0]
 8005b08:	1ac0      	subs	r0, r0, r3
 8005b0a:	2801      	cmp	r0, #1
 8005b0c:	d9c6      	bls.n	8005a9c <Button_rutine+0x1c>
				var->time_stamp = GetTimeMs();
 8005b0e:	f7fa fe5b 	bl	80007c8 <HAL_GetTick>
				var->state = 5;
 8005b12:	2305      	movs	r3, #5
				var->time_stamp = GetTimeMs();
 8005b14:	6028      	str	r0, [r5, #0]
				var->state = 5;
 8005b16:	80ab      	strh	r3, [r5, #4]
				button_state = CLICKED;
 8005b18:	2003      	movs	r0, #3
 8005b1a:	e7de      	b.n	8005ada <Button_rutine+0x5a>
		if(pressed){
 8005b1c:	b121      	cbz	r1, 8005b28 <Button_rutine+0xa8>
			var->time_stamp = GetTimeMs();
 8005b1e:	f7fa fe53 	bl	80007c8 <HAL_GetTick>
			var->state = 6;
 8005b22:	2306      	movs	r3, #6
			var->time_stamp = GetTimeMs();
 8005b24:	6028      	str	r0, [r5, #0]
 8005b26:	e7bf      	b.n	8005aa8 <Button_rutine+0x28>
			if(GetTimeMs() - var->time_stamp > BUT_DOUBLE){
 8005b28:	f7fa fe4e 	bl	80007c8 <HAL_GetTick>
 8005b2c:	682b      	ldr	r3, [r5, #0]
 8005b2e:	1ac0      	subs	r0, r0, r3
 8005b30:	28c8      	cmp	r0, #200	; 0xc8
 8005b32:	d9b3      	bls.n	8005a9c <Button_rutine+0x1c>
		var->state = 0;
 8005b34:	2000      	movs	r0, #0
 8005b36:	e7c5      	b.n	8005ac4 <Button_rutine+0x44>
		if (pressed){
 8005b38:	b161      	cbz	r1, 8005b54 <Button_rutine+0xd4>
			if(GetTimeMs() - var->time_stamp > BUT_DEBOUNSE){
 8005b3a:	f7fa fe45 	bl	80007c8 <HAL_GetTick>
 8005b3e:	682b      	ldr	r3, [r5, #0]
 8005b40:	1ac0      	subs	r0, r0, r3
 8005b42:	2801      	cmp	r0, #1
 8005b44:	d9aa      	bls.n	8005a9c <Button_rutine+0x1c>
				var->time_stamp = GetTimeMs();
 8005b46:	f7fa fe3f 	bl	80007c8 <HAL_GetTick>
				var->state = 7;
 8005b4a:	2307      	movs	r3, #7
				var->time_stamp = GetTimeMs();
 8005b4c:	6028      	str	r0, [r5, #0]
				var->state = 7;
 8005b4e:	80ab      	strh	r3, [r5, #4]
			button_state = 2;
 8005b50:	2002      	movs	r0, #2
 8005b52:	e7c2      	b.n	8005ada <Button_rutine+0x5a>
			var->state = 5;
 8005b54:	2305      	movs	r3, #5
 8005b56:	e7a7      	b.n	8005aa8 <Button_rutine+0x28>
		if (pressed){
 8005b58:	2900      	cmp	r1, #0
 8005b5a:	d1b6      	bne.n	8005aca <Button_rutine+0x4a>
			var->time_stamp = GetTimeMs();
 8005b5c:	f7fa fe34 	bl	80007c8 <HAL_GetTick>
			var->state = 8;
 8005b60:	2308      	movs	r3, #8
			var->time_stamp = GetTimeMs();
 8005b62:	6028      	str	r0, [r5, #0]
 8005b64:	e7a0      	b.n	8005aa8 <Button_rutine+0x28>
				var->time_stamp = GetTimeMs();
 8005b66:	f7fa fe2f 	bl	80007c8 <HAL_GetTick>
				var->state = 3;
 8005b6a:	2303      	movs	r3, #3
				var->time_stamp = GetTimeMs();
 8005b6c:	6028      	str	r0, [r5, #0]
				var->state = 3;
 8005b6e:	80ab      	strh	r3, [r5, #4]
				button_state = LONG_PRESSED;
 8005b70:	2004      	movs	r0, #4
 8005b72:	e7b2      	b.n	8005ada <Button_rutine+0x5a>
		if(pressed){
 8005b74:	b109      	cbz	r1, 8005b7a <Button_rutine+0xfa>
			var->state = 7;
 8005b76:	2307      	movs	r3, #7
 8005b78:	e796      	b.n	8005aa8 <Button_rutine+0x28>
			if(GetTimeMs() - var->time_stamp > BUT_DEBOUNSE){
 8005b7a:	f7fa fe25 	bl	80007c8 <HAL_GetTick>
 8005b7e:	682b      	ldr	r3, [r5, #0]
 8005b80:	1ac0      	subs	r0, r0, r3
 8005b82:	2801      	cmp	r0, #1
 8005b84:	d98a      	bls.n	8005a9c <Button_rutine+0x1c>
				var->time_stamp = GetTimeMs();
 8005b86:	f7fa fe1f 	bl	80007c8 <HAL_GetTick>
				var->state = 0;
 8005b8a:	80ac      	strh	r4, [r5, #4]
				var->time_stamp = GetTimeMs();
 8005b8c:	6028      	str	r0, [r5, #0]
				button_state = DOUBLE_CLICKED;
 8005b8e:	2005      	movs	r0, #5
 8005b90:	e7a3      	b.n	8005ada <Button_rutine+0x5a>
	...

08005b94 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8005b94:	b508      	push	{r3, lr}

  hcan.Instance = CAN1;
  hcan.Init.Prescaler = 16;
 8005b96:	2310      	movs	r3, #16
  hcan.Instance = CAN1;
 8005b98:	480b      	ldr	r0, [pc, #44]	; (8005bc8 <MX_CAN_Init+0x34>)
  hcan.Init.Prescaler = 16;
 8005b9a:	4a0c      	ldr	r2, [pc, #48]	; (8005bcc <MX_CAN_Init+0x38>)
 8005b9c:	e9c0 2300 	strd	r2, r3, [r0]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8005ba0:	2300      	movs	r3, #0
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8005ba2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8005ba6:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8005baa:	7603      	strb	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8005bac:	7643      	strb	r3, [r0, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8005bae:	7683      	strb	r3, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8005bb0:	76c3      	strb	r3, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8005bb2:	7703      	strb	r3, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8005bb4:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8005bb6:	f7fa fe1f 	bl	80007f8 <HAL_CAN_Init>
 8005bba:	b118      	cbz	r0, 8005bc4 <MX_CAN_Init+0x30>
  {
    Error_Handler();
  }

}
 8005bbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005bc0:	f001 ba18 	b.w	8006ff4 <Error_Handler>
}
 8005bc4:	bd08      	pop	{r3, pc}
 8005bc6:	bf00      	nop
 8005bc8:	20001908 	.word	0x20001908
 8005bcc:	40006400 	.word	0x40006400

08005bd0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8005bd0:	b510      	push	{r4, lr}
 8005bd2:	4604      	mov	r4, r0
 8005bd4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bd6:	2210      	movs	r2, #16
 8005bd8:	2100      	movs	r1, #0
 8005bda:	a802      	add	r0, sp, #8
 8005bdc:	f001 fdb2 	bl	8007744 <memset>
  if(canHandle->Instance==CAN1)
 8005be0:	6822      	ldr	r2, [r4, #0]
 8005be2:	4b22      	ldr	r3, [pc, #136]	; (8005c6c <HAL_CAN_MspInit+0x9c>)
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d13e      	bne.n	8005c66 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005be8:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8005bec:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bee:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005bf0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8005bf4:	61da      	str	r2, [r3, #28]
 8005bf6:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bf8:	481d      	ldr	r0, [pc, #116]	; (8005c70 <HAL_CAN_MspInit+0xa0>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005bfa:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8005bfe:	9200      	str	r2, [sp, #0]
 8005c00:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c02:	699a      	ldr	r2, [r3, #24]
 8005c04:	f042 0208 	orr.w	r2, r2, #8
 8005c08:	619a      	str	r2, [r3, #24]
 8005c0a:	699b      	ldr	r3, [r3, #24]
 8005c0c:	f003 0308 	and.w	r3, r3, #8
 8005c10:	9301      	str	r3, [sp, #4]
 8005c12:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005c14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c18:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c1a:	f7fb fb31 	bl	8001280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c22:	2302      	movs	r3, #2
 8005c24:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c28:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c2a:	a902      	add	r1, sp, #8
 8005c2c:	4810      	ldr	r0, [pc, #64]	; (8005c70 <HAL_CAN_MspInit+0xa0>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c2e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c30:	f7fb fb26 	bl	8001280 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8005c34:	4a0f      	ldr	r2, [pc, #60]	; (8005c74 <HAL_CAN_MspInit+0xa4>)

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8005c36:	2013      	movs	r0, #19
    __HAL_AFIO_REMAP_CAN1_2();
 8005c38:	6853      	ldr	r3, [r2, #4]
 8005c3a:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8005c3e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8005c42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c46:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8005c48:	2200      	movs	r2, #0
 8005c4a:	4611      	mov	r1, r2
 8005c4c:	f7fb f938 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8005c50:	2013      	movs	r0, #19
 8005c52:	f7fb f969 	bl	8000f28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8005c56:	2200      	movs	r2, #0
 8005c58:	2014      	movs	r0, #20
 8005c5a:	4611      	mov	r1, r2
 8005c5c:	f7fb f930 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005c60:	2014      	movs	r0, #20
 8005c62:	f7fb f961 	bl	8000f28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8005c66:	b006      	add	sp, #24
 8005c68:	bd10      	pop	{r4, pc}
 8005c6a:	bf00      	nop
 8005c6c:	40006400 	.word	0x40006400
 8005c70:	40010c00 	.word	0x40010c00
 8005c74:	40010000 	.word	0x40010000

08005c78 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 8005c78:	b508      	push	{r3, lr}

  if(canHandle->Instance==CAN1)
 8005c7a:	6802      	ldr	r2, [r0, #0]
 8005c7c:	4b0a      	ldr	r3, [pc, #40]	; (8005ca8 <HAL_CAN_MspDeInit+0x30>)
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d111      	bne.n	8005ca6 <HAL_CAN_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8005c82:	4a0a      	ldr	r2, [pc, #40]	; (8005cac <HAL_CAN_MspDeInit+0x34>)

    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8005c84:	f44f 7140 	mov.w	r1, #768	; 0x300
    __HAL_RCC_CAN1_CLK_DISABLE();
 8005c88:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8005c8a:	4809      	ldr	r0, [pc, #36]	; (8005cb0 <HAL_CAN_MspDeInit+0x38>)
    __HAL_RCC_CAN1_CLK_DISABLE();
 8005c8c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005c90:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8005c92:	f7fb fbd5 	bl	8001440 <HAL_GPIO_DeInit>

    /* CAN1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USB_HP_CAN1_TX_IRQn);
 8005c96:	2013      	movs	r0, #19
 8005c98:	f7fb f954 	bl	8000f44 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }
}
 8005c9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005ca0:	2014      	movs	r0, #20
 8005ca2:	f7fb b94f 	b.w	8000f44 <HAL_NVIC_DisableIRQ>
}
 8005ca6:	bd08      	pop	{r3, pc}
 8005ca8:	40006400 	.word	0x40006400
 8005cac:	40021000 	.word	0x40021000
 8005cb0:	40010c00 	.word	0x40010c00

08005cb4 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005cb4:	4b12      	ldr	r3, [pc, #72]	; (8005d00 <MX_DMA_Init+0x4c>)
{
 8005cb6:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005cb8:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8005cba:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005cbc:	f042 0201 	orr.w	r2, r2, #1
 8005cc0:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8005cc2:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005cc4:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8005cc6:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005cc8:	f003 0301 	and.w	r3, r3, #1
 8005ccc:	9301      	str	r3, [sp, #4]
 8005cce:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8005cd0:	f7fb f8f6 	bl	8000ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8005cd4:	200c      	movs	r0, #12
 8005cd6:	f7fb f927 	bl	8000f28 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8005cda:	2200      	movs	r2, #0
 8005cdc:	200e      	movs	r0, #14
 8005cde:	4611      	mov	r1, r2
 8005ce0:	f7fb f8ee 	bl	8000ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8005ce4:	200e      	movs	r0, #14
 8005ce6:	f7fb f91f 	bl	8000f28 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8005cea:	2200      	movs	r2, #0
 8005cec:	2011      	movs	r0, #17
 8005cee:	4611      	mov	r1, r2
 8005cf0:	f7fb f8e6 	bl	8000ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8005cf4:	2011      	movs	r0, #17

}
 8005cf6:	b003      	add	sp, #12
 8005cf8:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8005cfc:	f7fb b914 	b.w	8000f28 <HAL_NVIC_EnableIRQ>
 8005d00:	40021000 	.word	0x40021000

08005d04 <EEPROM_Write_disable>:
{
	  //uint32_t tickstart = 0U;
	  HAL_StatusTypeDef errorcode = HAL_OK;
	  uint8_t request[1];
	  //tickstart = HAL_GetTick();
	  request[0] = EEPROM_WRDI;
 8005d04:	2304      	movs	r3, #4
{
 8005d06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d08:	4606      	mov	r6, r0
 8005d0a:	460f      	mov	r7, r1

	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8005d0c:	4d0c      	ldr	r5, [pc, #48]	; (8005d40 <EEPROM_Write_disable+0x3c>)
	  request[0] = EEPROM_WRDI;
 8005d0e:	ac02      	add	r4, sp, #8
 8005d10:	f804 3d04 	strb.w	r3, [r4, #-4]!
	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8005d14:	4628      	mov	r0, r5
 8005d16:	2200      	movs	r2, #0
 8005d18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005d1c:	f7fb fc0a 	bl	8001534 <HAL_GPIO_WritePin>
	  errorcode = HAL_SPI_Transmit(hspi, request, 1, Timeout);
 8005d20:	463b      	mov	r3, r7
 8005d22:	4621      	mov	r1, r4
 8005d24:	2201      	movs	r2, #1
 8005d26:	4630      	mov	r0, r6
 8005d28:	f7fc f8db 	bl	8001ee2 <HAL_SPI_Transmit>
 8005d2c:	4604      	mov	r4, r0
	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8005d2e:	2201      	movs	r2, #1
 8005d30:	4628      	mov	r0, r5
 8005d32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005d36:	f7fb fbfd 	bl	8001534 <HAL_GPIO_WritePin>
	  return errorcode;
}
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	b003      	add	sp, #12
 8005d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d40:	40010c00 	.word	0x40010c00

08005d44 <EEPROM_Wait_ready>:

HAL_StatusTypeDef EEPROM_Wait_ready(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 8005d44:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005d48:	460e      	mov	r6, r1
 8005d4a:	4607      	mov	r7, r0
	  uint32_t tickstart = 0U;
	  HAL_StatusTypeDef errorcode = HAL_OK;
	  uint8_t request[1];
	  tickstart = HAL_GetTick();
 8005d4c:	f7fa fd3c 	bl	80007c8 <HAL_GetTick>
	  request[0] = EEPROM_RDSR;
 8005d50:	2305      	movs	r3, #5
 8005d52:	ac02      	add	r4, sp, #8
 8005d54:	f804 3d04 	strb.w	r3, [r4, #-4]!

	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	  tickstart = HAL_GetTick();
 8005d5e:	4680      	mov	r8, r0
	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8005d60:	4814      	ldr	r0, [pc, #80]	; (8005db4 <EEPROM_Wait_ready+0x70>)
 8005d62:	f7fb fbe7 	bl	8001534 <HAL_GPIO_WritePin>
	  errorcode = HAL_SPI_Transmit(hspi, request, 1, Timeout);
 8005d66:	4633      	mov	r3, r6
 8005d68:	2201      	movs	r2, #1
 8005d6a:	4621      	mov	r1, r4
 8005d6c:	4638      	mov	r0, r7
 8005d6e:	f7fc f8b8 	bl	8001ee2 <HAL_SPI_Transmit>

	  if(errorcode != HAL_OK)
 8005d72:	4605      	mov	r5, r0
 8005d74:	b180      	cbz	r0, 8005d98 <EEPROM_Wait_ready+0x54>
		{
			return HAL_BUSY;
		}
	  }while(request[0] & 0x03);

	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8005d76:	2201      	movs	r2, #1
 8005d78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005d7c:	480d      	ldr	r0, [pc, #52]	; (8005db4 <EEPROM_Wait_ready+0x70>)
 8005d7e:	f7fb fbd9 	bl	8001534 <HAL_GPIO_WritePin>
 8005d82:	e012      	b.n	8005daa <EEPROM_Wait_ready+0x66>
		if(errorcode == HAL_BUSY || ((HAL_GetTick()-tickstart) >=  Timeout))
 8005d84:	f7fa fd20 	bl	80007c8 <HAL_GetTick>
 8005d88:	eba0 0008 	sub.w	r0, r0, r8
 8005d8c:	42b0      	cmp	r0, r6
 8005d8e:	d20b      	bcs.n	8005da8 <EEPROM_Wait_ready+0x64>
	  }while(request[0] & 0x03);
 8005d90:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005d94:	079b      	lsls	r3, r3, #30
 8005d96:	d0ee      	beq.n	8005d76 <EEPROM_Wait_ready+0x32>
		errorcode = HAL_SPI_Receive(hspi, request, 1, Timeout);
 8005d98:	4633      	mov	r3, r6
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	4621      	mov	r1, r4
 8005d9e:	4638      	mov	r0, r7
 8005da0:	f7fc fa38 	bl	8002214 <HAL_SPI_Receive>
		if(errorcode == HAL_BUSY || ((HAL_GetTick()-tickstart) >=  Timeout))
 8005da4:	2802      	cmp	r0, #2
 8005da6:	d1ed      	bne.n	8005d84 <EEPROM_Wait_ready+0x40>
			return HAL_BUSY;
 8005da8:	2502      	movs	r5, #2
	  return HAL_OK;
}
 8005daa:	4628      	mov	r0, r5
 8005dac:	b002      	add	sp, #8
 8005dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005db2:	bf00      	nop
 8005db4:	40010c00 	.word	0x40010c00

08005db8 <EEPROM_Read>:



HAL_StatusTypeDef EEPROM_Read(SPI_HandleTypeDef *hspi, uint16_t address, uint8_t *pData, uint16_t Size)
{
 8005db8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	HAL_StatusTypeDef errorcode = HAL_OK;
	uint8_t request[3];
	request[0] = EEPROM_READ;
 8005dbc:	2603      	movs	r6, #3
	request[1] = address >> 8;
	request[2] = address & 0xFF;
 8005dbe:	f88d 1006 	strb.w	r1, [sp, #6]
{
 8005dc2:	4605      	mov	r5, r0
 8005dc4:	4698      	mov	r8, r3

	errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8005dc6:	4816      	ldr	r0, [pc, #88]	; (8005e20 <EEPROM_Read+0x68>)
	request[1] = address >> 8;
 8005dc8:	0a0b      	lsrs	r3, r1, #8
	errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8005dca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
{
 8005dce:	4617      	mov	r7, r2
	request[0] = EEPROM_READ;
 8005dd0:	f88d 6004 	strb.w	r6, [sp, #4]
	request[1] = address >> 8;
 8005dd4:	f88d 3005 	strb.w	r3, [sp, #5]
	errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8005dd8:	f7ff ffb4 	bl	8005d44 <EEPROM_Wait_ready>
	if(errorcode != HAL_OK) return errorcode;
 8005ddc:	4604      	mov	r4, r0
 8005dde:	b998      	cbnz	r0, 8005e08 <EEPROM_Read+0x50>

	HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8005de0:	4602      	mov	r2, r0
 8005de2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005de6:	480f      	ldr	r0, [pc, #60]	; (8005e24 <EEPROM_Read+0x6c>)
 8005de8:	f7fb fba4 	bl	8001534 <HAL_GPIO_WritePin>
	errorcode = HAL_SPI_Transmit(hspi, request, 3, 100);
 8005dec:	2364      	movs	r3, #100	; 0x64
 8005dee:	4632      	mov	r2, r6
 8005df0:	a901      	add	r1, sp, #4
 8005df2:	4628      	mov	r0, r5
 8005df4:	f7fc f875 	bl	8001ee2 <HAL_SPI_Transmit>
	if(errorcode != HAL_OK)
 8005df8:	4604      	mov	r4, r0
 8005dfa:	b148      	cbz	r0, 8005e10 <EEPROM_Read+0x58>
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
		return errorcode;
	}

	errorcode = HAL_SPI_Receive(hspi, pData, Size, 100);
	HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e02:	4808      	ldr	r0, [pc, #32]	; (8005e24 <EEPROM_Read+0x6c>)
 8005e04:	f7fb fb96 	bl	8001534 <HAL_GPIO_WritePin>
	return errorcode;
}
 8005e08:	4620      	mov	r0, r4
 8005e0a:	b002      	add	sp, #8
 8005e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	errorcode = HAL_SPI_Receive(hspi, pData, Size, 100);
 8005e10:	2364      	movs	r3, #100	; 0x64
 8005e12:	4642      	mov	r2, r8
 8005e14:	4639      	mov	r1, r7
 8005e16:	4628      	mov	r0, r5
 8005e18:	f7fc f9fc 	bl	8002214 <HAL_SPI_Receive>
 8005e1c:	4604      	mov	r4, r0
 8005e1e:	e7ed      	b.n	8005dfc <EEPROM_Read+0x44>
 8005e20:	20003438 	.word	0x20003438
 8005e24:	40010c00 	.word	0x40010c00

08005e28 <EEPROM_Write>:


HAL_StatusTypeDef EEPROM_Write(SPI_HandleTypeDef *hspi, uint16_t address, uint8_t *pData, uint16_t Size)
{
 8005e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e2c:	4698      	mov	r8, r3
	HAL_StatusTypeDef errorcode = HAL_OK;
	uint8_t request[35];
	volatile uint16_t sended_bytes = 0;
 8005e2e:	2300      	movs	r3, #0
{
 8005e30:	4681      	mov	r9, r0
 8005e32:	460f      	mov	r7, r1
 8005e34:	4692      	mov	sl, r2
 8005e36:	b08d      	sub	sp, #52	; 0x34
	volatile uint8_t address_in_page = 0;

	do
	{
		errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8005e38:	f8df b0f4 	ldr.w	fp, [pc, #244]	; 8005f30 <EEPROM_Write+0x108>
		if(errorcode != HAL_OK) return errorcode;

		request[0] = EEPROM_WREN;

		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8005e3c:	4d3b      	ldr	r5, [pc, #236]	; (8005f2c <EEPROM_Write+0x104>)
	volatile uint16_t sended_bytes = 0;
 8005e3e:	f8ad 300a 	strh.w	r3, [sp, #10]
	volatile uint8_t address_in_page = 0;
 8005e42:	f88d 3009 	strb.w	r3, [sp, #9]
		errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8005e46:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8005e4a:	4658      	mov	r0, fp
 8005e4c:	f7ff ff7a 	bl	8005d44 <EEPROM_Wait_ready>
		if(errorcode != HAL_OK) return errorcode;
 8005e50:	4604      	mov	r4, r0
 8005e52:	2800      	cmp	r0, #0
 8005e54:	d161      	bne.n	8005f1a <EEPROM_Write+0xf2>
		request[0] = EEPROM_WREN;
 8005e56:	2306      	movs	r3, #6
 8005e58:	ae0c      	add	r6, sp, #48	; 0x30
 8005e5a:	f806 3d24 	strb.w	r3, [r6, #-36]!
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8005e5e:	4602      	mov	r2, r0
 8005e60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e64:	4628      	mov	r0, r5
 8005e66:	f7fb fb65 	bl	8001534 <HAL_GPIO_WritePin>
		errorcode = HAL_SPI_Transmit(hspi, request, 1, 100);
 8005e6a:	2364      	movs	r3, #100	; 0x64
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	4631      	mov	r1, r6
 8005e70:	4648      	mov	r0, r9
 8005e72:	f7fc f836 	bl	8001ee2 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8005e76:	2201      	movs	r2, #1
		errorcode = HAL_SPI_Transmit(hspi, request, 1, 100);
 8005e78:	9001      	str	r0, [sp, #4]
 8005e7a:	4604      	mov	r4, r0
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8005e7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e80:	4628      	mov	r0, r5
 8005e82:	f7fb fb57 	bl	8001534 <HAL_GPIO_WritePin>
		if(errorcode != HAL_OK) return errorcode;
 8005e86:	9b01      	ldr	r3, [sp, #4]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d146      	bne.n	8005f1a <EEPROM_Write+0xf2>

		address_in_page = 0;
 8005e8c:	f88d 3009 	strb.w	r3, [sp, #9]

		request[0] = EEPROM_WRIRE;
 8005e90:	2302      	movs	r3, #2
 8005e92:	f88d 300c 	strb.w	r3, [sp, #12]
		request[1] = (address + sended_bytes) >> 8;
 8005e96:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8005e9a:	443b      	add	r3, r7
 8005e9c:	121b      	asrs	r3, r3, #8
 8005e9e:	f88d 300d 	strb.w	r3, [sp, #13]
		request[2] = (address + sended_bytes) & 0xFF;
 8005ea2:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8005ea6:	443b      	add	r3, r7
 8005ea8:	f88d 300e 	strb.w	r3, [sp, #14]

		while((address_in_page < 32) && (sended_bytes < Size))
 8005eac:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8005eb0:	2b1f      	cmp	r3, #31
 8005eb2:	d81c      	bhi.n	8005eee <EEPROM_Write+0xc6>
 8005eb4:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8005eb8:	4598      	cmp	r8, r3
 8005eba:	d918      	bls.n	8005eee <EEPROM_Write+0xc6>
		{
			request[3 + address_in_page++] = pData[sended_bytes++];
 8005ebc:	f8bd 200a 	ldrh.w	r2, [sp, #10]
 8005ec0:	b292      	uxth	r2, r2
 8005ec2:	1c53      	adds	r3, r2, #1
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	f8ad 300a 	strh.w	r3, [sp, #10]
 8005eca:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8005ece:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	1c59      	adds	r1, r3, #1
 8005ed6:	b2c9      	uxtb	r1, r1
 8005ed8:	f88d 1009 	strb.w	r1, [sp, #9]
 8005edc:	a90c      	add	r1, sp, #48	; 0x30
 8005ede:	440b      	add	r3, r1
 8005ee0:	f803 2c21 	strb.w	r2, [r3, #-33]
			if((address + sended_bytes) % 32 == 0) break;
 8005ee4:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8005ee8:	443b      	add	r3, r7
 8005eea:	06db      	lsls	r3, r3, #27
 8005eec:	d1de      	bne.n	8005eac <EEPROM_Write+0x84>
		}
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ef4:	4628      	mov	r0, r5
 8005ef6:	f7fb fb1d 	bl	8001534 <HAL_GPIO_WritePin>
		errorcode = HAL_SPI_Transmit(hspi, request, 3 + address_in_page, 100);
 8005efa:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8005efe:	4631      	mov	r1, r6
 8005f00:	3203      	adds	r2, #3
 8005f02:	2364      	movs	r3, #100	; 0x64
 8005f04:	4648      	mov	r0, r9
 8005f06:	f7fb ffec 	bl	8001ee2 <HAL_SPI_Transmit>
 8005f0a:	4604      	mov	r4, r0
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005f12:	4628      	mov	r0, r5
 8005f14:	f7fb fb0e 	bl	8001534 <HAL_GPIO_WritePin>
		if(errorcode != HAL_OK) return errorcode;
 8005f18:	b11c      	cbz	r4, 8005f22 <EEPROM_Write+0xfa>
	}
	while(sended_bytes < Size);

	return errorcode;
}
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	b00d      	add	sp, #52	; 0x34
 8005f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	while(sended_bytes < Size);
 8005f22:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8005f26:	4598      	cmp	r8, r3
 8005f28:	d88d      	bhi.n	8005e46 <EEPROM_Write+0x1e>
 8005f2a:	e7f6      	b.n	8005f1a <EEPROM_Write+0xf2>
 8005f2c:	40010c00 	.word	0x40010c00
 8005f30:	20003438 	.word	0x20003438

08005f34 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005f34:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005f36:	4903      	ldr	r1, [pc, #12]	; (8005f44 <MX_FATFS_Init+0x10>)
 8005f38:	4803      	ldr	r0, [pc, #12]	; (8005f48 <MX_FATFS_Init+0x14>)
 8005f3a:	f7fd ffe5 	bl	8003f08 <FATFS_LinkDriver>
 8005f3e:	4b03      	ldr	r3, [pc, #12]	; (8005f4c <MX_FATFS_Init+0x18>)
 8005f40:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005f42:	bd08      	pop	{r3, pc}
 8005f44:	20001930 	.word	0x20001930
 8005f48:	20000030 	.word	0x20000030
 8005f4c:	20001934 	.word	0x20001934

08005f50 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 8005f50:	2000      	movs	r0, #0
 8005f52:	4770      	bx	lr

08005f54 <SPI_TxBuffer>:
}

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8005f54:	4b05      	ldr	r3, [pc, #20]	; (8005f6c <SPI_TxBuffer+0x18>)
{
 8005f56:	460a      	mov	r2, r1
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8005f58:	6819      	ldr	r1, [r3, #0]
 8005f5a:	688b      	ldr	r3, [r1, #8]
 8005f5c:	079b      	lsls	r3, r3, #30
 8005f5e:	d5fc      	bpl.n	8005f5a <SPI_TxBuffer+0x6>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8005f60:	4601      	mov	r1, r0
 8005f62:	2364      	movs	r3, #100	; 0x64
 8005f64:	4801      	ldr	r0, [pc, #4]	; (8005f6c <SPI_TxBuffer+0x18>)
 8005f66:	f7fb bfbc 	b.w	8001ee2 <HAL_SPI_Transmit>
 8005f6a:	bf00      	nop
 8005f6c:	20003490 	.word	0x20003490

08005f70 <SPI_TxByte>:
{
 8005f70:	b507      	push	{r0, r1, r2, lr}
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8005f72:	4b08      	ldr	r3, [pc, #32]	; (8005f94 <SPI_TxByte+0x24>)
{
 8005f74:	f88d 0007 	strb.w	r0, [sp, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	6893      	ldr	r3, [r2, #8]
 8005f7c:	079b      	lsls	r3, r3, #30
 8005f7e:	d5fc      	bpl.n	8005f7a <SPI_TxByte+0xa>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8005f80:	2364      	movs	r3, #100	; 0x64
 8005f82:	2201      	movs	r2, #1
 8005f84:	f10d 0107 	add.w	r1, sp, #7
 8005f88:	4802      	ldr	r0, [pc, #8]	; (8005f94 <SPI_TxByte+0x24>)
 8005f8a:	f7fb ffaa 	bl	8001ee2 <HAL_SPI_Transmit>
}
 8005f8e:	b003      	add	sp, #12
 8005f90:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f94:	20003490 	.word	0x20003490

08005f98 <SELECT>:
{
 8005f98:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8005f9a:	4805      	ldr	r0, [pc, #20]	; (8005fb0 <SELECT+0x18>)
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	2110      	movs	r1, #16
 8005fa0:	f7fb fac8 	bl	8001534 <HAL_GPIO_WritePin>
}
 8005fa4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(1);
 8005fa8:	2001      	movs	r0, #1
 8005faa:	f7fa bc13 	b.w	80007d4 <HAL_Delay>
 8005fae:	bf00      	nop
 8005fb0:	40010800 	.word	0x40010800

08005fb4 <DESELECT>:
{
 8005fb4:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8005fb6:	4805      	ldr	r0, [pc, #20]	; (8005fcc <DESELECT+0x18>)
 8005fb8:	2201      	movs	r2, #1
 8005fba:	2110      	movs	r1, #16
 8005fbc:	f7fb faba 	bl	8001534 <HAL_GPIO_WritePin>
}
 8005fc0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(1);
 8005fc4:	2001      	movs	r0, #1
 8005fc6:	f7fa bc05 	b.w	80007d4 <HAL_Delay>
 8005fca:	bf00      	nop
 8005fcc:	40010800 	.word	0x40010800

08005fd0 <SPI_RxByte>:
}

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8005fd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t dummy, data;
	dummy = 0xFF;
 8005fd2:	23ff      	movs	r3, #255	; 0xff
 8005fd4:	f88d 300e 	strb.w	r3, [sp, #14]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8005fd8:	4b09      	ldr	r3, [pc, #36]	; (8006000 <SPI_RxByte+0x30>)
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	6893      	ldr	r3, [r2, #8]
 8005fde:	079b      	lsls	r3, r3, #30
 8005fe0:	d5fc      	bpl.n	8005fdc <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8005fe2:	2364      	movs	r3, #100	; 0x64
 8005fe4:	f10d 020f 	add.w	r2, sp, #15
 8005fe8:	9300      	str	r3, [sp, #0]
 8005fea:	f10d 010e 	add.w	r1, sp, #14
 8005fee:	2301      	movs	r3, #1
 8005ff0:	4803      	ldr	r0, [pc, #12]	; (8006000 <SPI_RxByte+0x30>)
 8005ff2:	f7fc f81f 	bl	8002034 <HAL_SPI_TransmitReceive>

	return data;
}
 8005ff6:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8005ffa:	b005      	add	sp, #20
 8005ffc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006000:	20003490 	.word	0x20003490

08006004 <SD_PowerOn>:
	return res;
}

/* power on */
static void SD_PowerOn(void) 
{
 8006004:	b513      	push	{r0, r1, r4, lr}
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;

	/* transmit bytes to wake up */
	DESELECT();
 8006006:	f7ff ffd5 	bl	8005fb4 <DESELECT>
 800600a:	240a      	movs	r4, #10
	for(int i = 0; i < 10; i++)
	{
		SPI_TxByte(0xFF);
 800600c:	20ff      	movs	r0, #255	; 0xff
 800600e:	f7ff ffaf 	bl	8005f70 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8006012:	3c01      	subs	r4, #1
 8006014:	d1fa      	bne.n	800600c <SD_PowerOn+0x8>
	}

	/* slave select */
	SELECT();
 8006016:	f7ff ffbf 	bl	8005f98 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 800601a:	2340      	movs	r3, #64	; 0x40
 800601c:	9300      	str	r3, [sp, #0]
	args[1] = 0;
	args[2] = 0;
	args[3] = 0;
 800601e:	f44f 4315 	mov.w	r3, #38144	; 0x9500
	args[4] = 0;
	args[5] = 0x95;		/* CRC */

	SPI_TxBuffer(args, sizeof(args));
 8006022:	2106      	movs	r1, #6
 8006024:	4668      	mov	r0, sp
	args[3] = 0;
 8006026:	f8ad 3004 	strh.w	r3, [sp, #4]

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800602a:	f44f 5400 	mov.w	r4, #8192	; 0x2000
	SPI_TxBuffer(args, sizeof(args));
 800602e:	f7ff ff91 	bl	8005f54 <SPI_TxBuffer>
	while ((SPI_RxByte() != 0x01) && cnt)
 8006032:	f7ff ffcd 	bl	8005fd0 <SPI_RxByte>
 8006036:	2801      	cmp	r0, #1
 8006038:	d001      	beq.n	800603e <SD_PowerOn+0x3a>
 800603a:	3c01      	subs	r4, #1
 800603c:	d1f9      	bne.n	8006032 <SD_PowerOn+0x2e>
	{
		cnt--;
	}

	DESELECT();
 800603e:	f7ff ffb9 	bl	8005fb4 <DESELECT>
	SPI_TxByte(0XFF);
 8006042:	20ff      	movs	r0, #255	; 0xff
 8006044:	f7ff ff94 	bl	8005f70 <SPI_TxByte>

	PowerFlag = 1;
 8006048:	2201      	movs	r2, #1
 800604a:	4b02      	ldr	r3, [pc, #8]	; (8006054 <SD_PowerOn+0x50>)
 800604c:	701a      	strb	r2, [r3, #0]
}
 800604e:	b002      	add	sp, #8
 8006050:	bd10      	pop	{r4, pc}
 8006052:	bf00      	nop
 8006054:	20000111 	.word	0x20000111

08006058 <SD_ReadyWait>:
	Timer2 = 500;
 8006058:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
{
 800605c:	b510      	push	{r4, lr}
	Timer2 = 500;
 800605e:	4c05      	ldr	r4, [pc, #20]	; (8006074 <SD_ReadyWait+0x1c>)
 8006060:	8022      	strh	r2, [r4, #0]
		res = SPI_RxByte();
 8006062:	f7ff ffb5 	bl	8005fd0 <SPI_RxByte>
	} while ((res != 0xFF) && Timer2);
 8006066:	28ff      	cmp	r0, #255	; 0xff
 8006068:	d003      	beq.n	8006072 <SD_ReadyWait+0x1a>
 800606a:	8823      	ldrh	r3, [r4, #0]
 800606c:	b29b      	uxth	r3, r3
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1f7      	bne.n	8006062 <SD_ReadyWait+0xa>
}
 8006072:	bd10      	pop	{r4, pc}
 8006074:	200034e8 	.word	0x200034e8

08006078 <SD_SendCmd>:
}
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8006078:	b538      	push	{r3, r4, r5, lr}
 800607a:	4604      	mov	r4, r0
 800607c:	460d      	mov	r5, r1
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800607e:	f7ff ffeb 	bl	8006058 <SD_ReadyWait>
 8006082:	28ff      	cmp	r0, #255	; 0xff
 8006084:	d128      	bne.n	80060d8 <SD_SendCmd+0x60>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8006086:	4620      	mov	r0, r4
 8006088:	f7ff ff72 	bl	8005f70 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800608c:	0e28      	lsrs	r0, r5, #24
 800608e:	f7ff ff6f 	bl	8005f70 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8006092:	f3c5 4007 	ubfx	r0, r5, #16, #8
 8006096:	f7ff ff6b 	bl	8005f70 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800609a:	f3c5 2007 	ubfx	r0, r5, #8, #8
 800609e:	f7ff ff67 	bl	8005f70 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80060a2:	b2e8      	uxtb	r0, r5
 80060a4:	f7ff ff64 	bl	8005f70 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80060a8:	2c40      	cmp	r4, #64	; 0x40
 80060aa:	d013      	beq.n	80060d4 <SD_SendCmd+0x5c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
	else crc = 1;
 80060ac:	2c48      	cmp	r4, #72	; 0x48
 80060ae:	bf0c      	ite	eq
 80060b0:	2087      	moveq	r0, #135	; 0x87
 80060b2:	2001      	movne	r0, #1

	/* transmit CRC */
	SPI_TxByte(crc);
 80060b4:	f7ff ff5c 	bl	8005f70 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80060b8:	2c4c      	cmp	r4, #76	; 0x4c
 80060ba:	d101      	bne.n	80060c0 <SD_SendCmd+0x48>
 80060bc:	f7ff ff88 	bl	8005fd0 <SPI_RxByte>
	else crc = 1;
 80060c0:	240a      	movs	r4, #10

	/* receive response */
	uint8_t n = 10;
	do {
		res = SPI_RxByte();
 80060c2:	f7ff ff85 	bl	8005fd0 <SPI_RxByte>
	} while ((res & 0x80) && --n);
 80060c6:	0603      	lsls	r3, r0, #24
 80060c8:	d503      	bpl.n	80060d2 <SD_SendCmd+0x5a>
 80060ca:	3c01      	subs	r4, #1
 80060cc:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80060d0:	d1f7      	bne.n	80060c2 <SD_SendCmd+0x4a>

	return res;
}
 80060d2:	bd38      	pop	{r3, r4, r5, pc}
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80060d4:	2095      	movs	r0, #149	; 0x95
 80060d6:	e7ed      	b.n	80060b4 <SD_SendCmd+0x3c>
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 80060d8:	20ff      	movs	r0, #255	; 0xff
 80060da:	e7fa      	b.n	80060d2 <SD_SendCmd+0x5a>

080060dc <SD_RxDataBlock>:
	Timer1 = 200;
 80060dc:	22c8      	movs	r2, #200	; 0xc8
{
 80060de:	b570      	push	{r4, r5, r6, lr}
 80060e0:	4604      	mov	r4, r0
 80060e2:	460e      	mov	r6, r1
	Timer1 = 200;
 80060e4:	4d0e      	ldr	r5, [pc, #56]	; (8006120 <SD_RxDataBlock+0x44>)
 80060e6:	802a      	strh	r2, [r5, #0]
		token = SPI_RxByte();
 80060e8:	f7ff ff72 	bl	8005fd0 <SPI_RxByte>
	} while((token == 0xFF) && Timer1);
 80060ec:	28ff      	cmp	r0, #255	; 0xff
 80060ee:	d104      	bne.n	80060fa <SD_RxDataBlock+0x1e>
 80060f0:	8828      	ldrh	r0, [r5, #0]
 80060f2:	b280      	uxth	r0, r0
 80060f4:	2800      	cmp	r0, #0
 80060f6:	d1f7      	bne.n	80060e8 <SD_RxDataBlock+0xc>
}
 80060f8:	bd70      	pop	{r4, r5, r6, pc}
	if(token != 0xFE) return FALSE;
 80060fa:	28fe      	cmp	r0, #254	; 0xfe
 80060fc:	d10d      	bne.n	800611a <SD_RxDataBlock+0x3e>
 80060fe:	1e65      	subs	r5, r4, #1
 8006100:	4434      	add	r4, r6
	*buff = SPI_RxByte();
 8006102:	f7ff ff65 	bl	8005fd0 <SPI_RxByte>
 8006106:	f805 0f01 	strb.w	r0, [r5, #1]!
	} while(len--);
 800610a:	42a5      	cmp	r5, r4
 800610c:	d1f9      	bne.n	8006102 <SD_RxDataBlock+0x26>
	SPI_RxByte();
 800610e:	f7ff ff5f 	bl	8005fd0 <SPI_RxByte>
	SPI_RxByte();
 8006112:	f7ff ff5d 	bl	8005fd0 <SPI_RxByte>
 8006116:	2001      	movs	r0, #1
 8006118:	e7ee      	b.n	80060f8 <SD_RxDataBlock+0x1c>
	if(token != 0xFE) return FALSE;
 800611a:	2000      	movs	r0, #0
 800611c:	e7ec      	b.n	80060f8 <SD_RxDataBlock+0x1c>
 800611e:	bf00      	nop
 8006120:	200034e9 	.word	0x200034e9

08006124 <SD_TxDataBlock>:
{
 8006124:	b538      	push	{r3, r4, r5, lr}
 8006126:	4605      	mov	r5, r0
 8006128:	460c      	mov	r4, r1
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800612a:	f7ff ff95 	bl	8006058 <SD_ReadyWait>
 800612e:	28ff      	cmp	r0, #255	; 0xff
 8006130:	d125      	bne.n	800617e <SD_TxDataBlock+0x5a>
	SPI_TxByte(token);
 8006132:	4620      	mov	r0, r4
 8006134:	f7ff ff1c 	bl	8005f70 <SPI_TxByte>
	if (token != 0xFD)
 8006138:	2cfd      	cmp	r4, #253	; 0xfd
 800613a:	d01e      	beq.n	800617a <SD_TxDataBlock+0x56>
		SPI_TxBuffer((uint8_t*)buff, 512);
 800613c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006140:	4628      	mov	r0, r5
 8006142:	f7ff ff07 	bl	8005f54 <SPI_TxBuffer>
		SPI_RxByte();
 8006146:	2541      	movs	r5, #65	; 0x41
		SPI_RxByte();
 8006148:	f7ff ff42 	bl	8005fd0 <SPI_RxByte>
		SPI_RxByte();
 800614c:	f7ff ff40 	bl	8005fd0 <SPI_RxByte>
			resp = SPI_RxByte();
 8006150:	f7ff ff3e 	bl	8005fd0 <SPI_RxByte>
			if ((resp & 0x1F) == 0x05) break;
 8006154:	f000 031f 	and.w	r3, r0, #31
 8006158:	2b05      	cmp	r3, #5
			resp = SPI_RxByte();
 800615a:	4604      	mov	r4, r0
			if ((resp & 0x1F) == 0x05) break;
 800615c:	d003      	beq.n	8006166 <SD_TxDataBlock+0x42>
 800615e:	3d01      	subs	r5, #1
		while (i <= 64)
 8006160:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 8006164:	d1f4      	bne.n	8006150 <SD_TxDataBlock+0x2c>
		while (SPI_RxByte() == 0);
 8006166:	f7ff ff33 	bl	8005fd0 <SPI_RxByte>
 800616a:	2800      	cmp	r0, #0
 800616c:	d0fb      	beq.n	8006166 <SD_TxDataBlock+0x42>
	if ((resp & 0x1F) == 0x05) return TRUE;
 800616e:	f004 001f 	and.w	r0, r4, #31
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8006172:	1f43      	subs	r3, r0, #5
 8006174:	4258      	negs	r0, r3
 8006176:	4158      	adcs	r0, r3
}
 8006178:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t resp = 0;
 800617a:	2400      	movs	r4, #0
 800617c:	e7f7      	b.n	800616e <SD_TxDataBlock+0x4a>
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800617e:	2000      	movs	r0, #0
 8006180:	e7fa      	b.n	8006178 <SD_TxDataBlock+0x54>
	...

08006184 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8006184:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8006186:	2800      	cmp	r0, #0
 8006188:	f040 809a 	bne.w	80062c0 <SD_disk_initialize+0x13c>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 800618c:	4b4d      	ldr	r3, [pc, #308]	; (80062c4 <SD_disk_initialize+0x140>)
 800618e:	781c      	ldrb	r4, [r3, #0]
 8006190:	461e      	mov	r6, r3
 8006192:	f014 0402 	ands.w	r4, r4, #2
 8006196:	d003      	beq.n	80061a0 <SD_disk_initialize+0x1c>
 8006198:	7818      	ldrb	r0, [r3, #0]
	{
		/* Initialization failed */
		SD_PowerOff();
	}

	return Stat;
 800619a:	b2c0      	uxtb	r0, r0
}
 800619c:	b003      	add	sp, #12
 800619e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	SD_PowerOn();
 80061a0:	f7ff ff30 	bl	8006004 <SD_PowerOn>
	SELECT();
 80061a4:	f7ff fef8 	bl	8005f98 <SELECT>
	if (SD_SendCmd(CMD0, 0) == 1)
 80061a8:	4621      	mov	r1, r4
 80061aa:	2040      	movs	r0, #64	; 0x40
 80061ac:	f7ff ff64 	bl	8006078 <SD_SendCmd>
 80061b0:	2801      	cmp	r0, #1
 80061b2:	d175      	bne.n	80062a0 <SD_disk_initialize+0x11c>
		Timer1 = 1000;
 80061b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80061b8:	4d43      	ldr	r5, [pc, #268]	; (80062c8 <SD_disk_initialize+0x144>)
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80061ba:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80061be:	2048      	movs	r0, #72	; 0x48
		Timer1 = 1000;
 80061c0:	802b      	strh	r3, [r5, #0]
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80061c2:	f7ff ff59 	bl	8006078 <SD_SendCmd>
 80061c6:	2801      	cmp	r0, #1
 80061c8:	d146      	bne.n	8006258 <SD_disk_initialize+0xd4>
				ocr[n] = SPI_RxByte();
 80061ca:	af01      	add	r7, sp, #4
 80061cc:	f7ff ff00 	bl	8005fd0 <SPI_RxByte>
 80061d0:	5538      	strb	r0, [r7, r4]
 80061d2:	3401      	adds	r4, #1
			for (n = 0; n < 4; n++)
 80061d4:	2c04      	cmp	r4, #4
 80061d6:	d1f9      	bne.n	80061cc <SD_disk_initialize+0x48>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80061d8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d15f      	bne.n	80062a0 <SD_disk_initialize+0x11c>
 80061e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80061e4:	2baa      	cmp	r3, #170	; 0xaa
 80061e6:	d15b      	bne.n	80062a0 <SD_disk_initialize+0x11c>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80061e8:	2100      	movs	r1, #0
 80061ea:	2077      	movs	r0, #119	; 0x77
 80061ec:	f7ff ff44 	bl	8006078 <SD_SendCmd>
 80061f0:	2801      	cmp	r0, #1
 80061f2:	d929      	bls.n	8006248 <SD_disk_initialize+0xc4>
				} while (Timer1);
 80061f4:	882b      	ldrh	r3, [r5, #0]
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1f5      	bne.n	80061e8 <SD_disk_initialize+0x64>
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80061fc:	882b      	ldrh	r3, [r5, #0]
 80061fe:	b29b      	uxth	r3, r3
 8006200:	2b00      	cmp	r3, #0
 8006202:	d04d      	beq.n	80062a0 <SD_disk_initialize+0x11c>
 8006204:	2100      	movs	r1, #0
 8006206:	207a      	movs	r0, #122	; 0x7a
 8006208:	f7ff ff36 	bl	8006078 <SD_SendCmd>
 800620c:	2800      	cmp	r0, #0
 800620e:	d147      	bne.n	80062a0 <SD_disk_initialize+0x11c>
 8006210:	4604      	mov	r4, r0
						ocr[n] = SPI_RxByte();
 8006212:	f7ff fedd 	bl	8005fd0 <SPI_RxByte>
 8006216:	5538      	strb	r0, [r7, r4]
 8006218:	3401      	adds	r4, #1
					for (n = 0; n < 4; n++)
 800621a:	2c04      	cmp	r4, #4
 800621c:	d1f9      	bne.n	8006212 <SD_disk_initialize+0x8e>
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800621e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006222:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006226:	bf14      	ite	ne
 8006228:	240c      	movne	r4, #12
 800622a:	2404      	moveq	r4, #4
	CardType = type;
 800622c:	4b27      	ldr	r3, [pc, #156]	; (80062cc <SD_disk_initialize+0x148>)
 800622e:	701c      	strb	r4, [r3, #0]
	DESELECT();
 8006230:	f7ff fec0 	bl	8005fb4 <DESELECT>
	SPI_RxByte();
 8006234:	f7ff fecc 	bl	8005fd0 <SPI_RxByte>
	if (type)
 8006238:	2c00      	cmp	r4, #0
 800623a:	d03e      	beq.n	80062ba <SD_disk_initialize+0x136>
		Stat &= ~STA_NOINIT;
 800623c:	7833      	ldrb	r3, [r6, #0]
 800623e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006242:	7033      	strb	r3, [r6, #0]
	return Stat;
 8006244:	7830      	ldrb	r0, [r6, #0]
 8006246:	e7a8      	b.n	800619a <SD_disk_initialize+0x16>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8006248:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800624c:	2069      	movs	r0, #105	; 0x69
 800624e:	f7ff ff13 	bl	8006078 <SD_SendCmd>
 8006252:	2800      	cmp	r0, #0
 8006254:	d1ce      	bne.n	80061f4 <SD_disk_initialize+0x70>
 8006256:	e7d1      	b.n	80061fc <SD_disk_initialize+0x78>
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8006258:	4621      	mov	r1, r4
 800625a:	2077      	movs	r0, #119	; 0x77
 800625c:	f7ff ff0c 	bl	8006078 <SD_SendCmd>
 8006260:	2801      	cmp	r0, #1
 8006262:	d805      	bhi.n	8006270 <SD_disk_initialize+0xec>
 8006264:	4621      	mov	r1, r4
 8006266:	2069      	movs	r0, #105	; 0x69
 8006268:	f7ff ff06 	bl	8006078 <SD_SendCmd>
 800626c:	2801      	cmp	r0, #1
 800626e:	d919      	bls.n	80062a4 <SD_disk_initialize+0x120>
 8006270:	2401      	movs	r4, #1
				if (type == CT_SD1)
 8006272:	2c02      	cmp	r4, #2
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8006274:	f04f 0100 	mov.w	r1, #0
				if (type == CT_SD1)
 8006278:	d11d      	bne.n	80062b6 <SD_disk_initialize+0x132>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800627a:	2077      	movs	r0, #119	; 0x77
 800627c:	f7ff fefc 	bl	8006078 <SD_SendCmd>
 8006280:	2801      	cmp	r0, #1
 8006282:	d911      	bls.n	80062a8 <SD_disk_initialize+0x124>
			} while (Timer1);
 8006284:	882b      	ldrh	r3, [r5, #0]
 8006286:	b29b      	uxth	r3, r3
 8006288:	2b00      	cmp	r3, #0
 800628a:	d1f2      	bne.n	8006272 <SD_disk_initialize+0xee>
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 800628c:	882b      	ldrh	r3, [r5, #0]
 800628e:	b29b      	uxth	r3, r3
 8006290:	b133      	cbz	r3, 80062a0 <SD_disk_initialize+0x11c>
 8006292:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006296:	2050      	movs	r0, #80	; 0x50
 8006298:	f7ff feee 	bl	8006078 <SD_SendCmd>
 800629c:	2800      	cmp	r0, #0
 800629e:	d0c5      	beq.n	800622c <SD_disk_initialize+0xa8>
 80062a0:	2400      	movs	r4, #0
 80062a2:	e7c3      	b.n	800622c <SD_disk_initialize+0xa8>
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80062a4:	2402      	movs	r4, #2
 80062a6:	e7e4      	b.n	8006272 <SD_disk_initialize+0xee>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80062a8:	2100      	movs	r1, #0
 80062aa:	2069      	movs	r0, #105	; 0x69
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80062ac:	f7ff fee4 	bl	8006078 <SD_SendCmd>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	d1e7      	bne.n	8006284 <SD_disk_initialize+0x100>
 80062b4:	e7ea      	b.n	800628c <SD_disk_initialize+0x108>
 80062b6:	2041      	movs	r0, #65	; 0x41
 80062b8:	e7f8      	b.n	80062ac <SD_disk_initialize+0x128>
	PowerFlag = 0;
 80062ba:	4b05      	ldr	r3, [pc, #20]	; (80062d0 <SD_disk_initialize+0x14c>)
 80062bc:	701c      	strb	r4, [r3, #0]
 80062be:	e7c1      	b.n	8006244 <SD_disk_initialize+0xc0>
	if(drv) return STA_NOINIT;
 80062c0:	2001      	movs	r0, #1
 80062c2:	e76b      	b.n	800619c <SD_disk_initialize+0x18>
 80062c4:	20000008 	.word	0x20000008
 80062c8:	200034e9 	.word	0x200034e9
 80062cc:	20000110 	.word	0x20000110
 80062d0:	20000111 	.word	0x20000111

080062d4 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
	if (drv) return STA_NOINIT;
 80062d4:	b918      	cbnz	r0, 80062de <SD_disk_status+0xa>
	return Stat;
 80062d6:	4b03      	ldr	r3, [pc, #12]	; (80062e4 <SD_disk_status+0x10>)
 80062d8:	7818      	ldrb	r0, [r3, #0]
 80062da:	b2c0      	uxtb	r0, r0
 80062dc:	4770      	bx	lr
	if (drv) return STA_NOINIT;
 80062de:	2001      	movs	r0, #1
}
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	20000008 	.word	0x20000008

080062e8 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 80062e8:	b570      	push	{r4, r5, r6, lr}
 80062ea:	460d      	mov	r5, r1
 80062ec:	4616      	mov	r6, r2
 80062ee:	461c      	mov	r4, r3
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80062f0:	2800      	cmp	r0, #0
 80062f2:	d137      	bne.n	8006364 <SD_disk_read+0x7c>
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d035      	beq.n	8006364 <SD_disk_read+0x7c>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80062f8:	4b1c      	ldr	r3, [pc, #112]	; (800636c <SD_disk_read+0x84>)
 80062fa:	781b      	ldrb	r3, [r3, #0]
 80062fc:	07da      	lsls	r2, r3, #31
 80062fe:	d433      	bmi.n	8006368 <SD_disk_read+0x80>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8006300:	4b1b      	ldr	r3, [pc, #108]	; (8006370 <SD_disk_read+0x88>)
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	075b      	lsls	r3, r3, #29
 8006306:	bf58      	it	pl
 8006308:	0276      	lslpl	r6, r6, #9

	SELECT();
 800630a:	f7ff fe45 	bl	8005f98 <SELECT>

	if (count == 1)
 800630e:	2c01      	cmp	r4, #1
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8006310:	4631      	mov	r1, r6
	if (count == 1)
 8006312:	d113      	bne.n	800633c <SD_disk_read+0x54>
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8006314:	2051      	movs	r0, #81	; 0x51
 8006316:	f7ff feaf 	bl	8006078 <SD_SendCmd>
 800631a:	b938      	cbnz	r0, 800632c <SD_disk_read+0x44>
 800631c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006320:	4628      	mov	r0, r5
 8006322:	f7ff fedb 	bl	80060dc <SD_RxDataBlock>
 8006326:	fab0 f480 	clz	r4, r0
 800632a:	0964      	lsrs	r4, r4, #5
			SD_SendCmd(CMD12, 0);
		}
	}

	/* Idle */
	DESELECT();
 800632c:	f7ff fe42 	bl	8005fb4 <DESELECT>
	SPI_RxByte();
 8006330:	f7ff fe4e 	bl	8005fd0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8006334:	1c20      	adds	r0, r4, #0
 8006336:	bf18      	it	ne
 8006338:	2001      	movne	r0, #1
}
 800633a:	bd70      	pop	{r4, r5, r6, pc}
		if (SD_SendCmd(CMD18, sector) == 0)
 800633c:	2052      	movs	r0, #82	; 0x52
 800633e:	f7ff fe9b 	bl	8006078 <SD_SendCmd>
 8006342:	2800      	cmp	r0, #0
 8006344:	d1f2      	bne.n	800632c <SD_disk_read+0x44>
				if (!SD_RxDataBlock(buff, 512)) break;
 8006346:	f44f 7100 	mov.w	r1, #512	; 0x200
 800634a:	4628      	mov	r0, r5
 800634c:	f7ff fec6 	bl	80060dc <SD_RxDataBlock>
 8006350:	b118      	cbz	r0, 800635a <SD_disk_read+0x72>
			} while (--count);
 8006352:	3c01      	subs	r4, #1
				buff += 512;
 8006354:	f505 7500 	add.w	r5, r5, #512	; 0x200
			} while (--count);
 8006358:	d1f5      	bne.n	8006346 <SD_disk_read+0x5e>
			SD_SendCmd(CMD12, 0);
 800635a:	2100      	movs	r1, #0
 800635c:	204c      	movs	r0, #76	; 0x4c
 800635e:	f7ff fe8b 	bl	8006078 <SD_SendCmd>
 8006362:	e7e3      	b.n	800632c <SD_disk_read+0x44>
	if (pdrv || !count) return RES_PARERR;
 8006364:	2004      	movs	r0, #4
 8006366:	e7e8      	b.n	800633a <SD_disk_read+0x52>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006368:	2003      	movs	r0, #3
 800636a:	e7e6      	b.n	800633a <SD_disk_read+0x52>
 800636c:	20000008 	.word	0x20000008
 8006370:	20000110 	.word	0x20000110

08006374 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8006374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006376:	460d      	mov	r5, r1
 8006378:	4616      	mov	r6, r2
 800637a:	461c      	mov	r4, r3
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 800637c:	2800      	cmp	r0, #0
 800637e:	d147      	bne.n	8006410 <SD_disk_write+0x9c>
 8006380:	2b00      	cmp	r3, #0
 8006382:	d045      	beq.n	8006410 <SD_disk_write+0x9c>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006384:	4b25      	ldr	r3, [pc, #148]	; (800641c <SD_disk_write+0xa8>)
 8006386:	781a      	ldrb	r2, [r3, #0]
 8006388:	07d0      	lsls	r0, r2, #31
 800638a:	d443      	bmi.n	8006414 <SD_disk_write+0xa0>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	0759      	lsls	r1, r3, #29
 8006390:	d442      	bmi.n	8006418 <SD_disk_write+0xa4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8006392:	4f23      	ldr	r7, [pc, #140]	; (8006420 <SD_disk_write+0xac>)
 8006394:	783a      	ldrb	r2, [r7, #0]
 8006396:	0752      	lsls	r2, r2, #29
 8006398:	bf58      	it	pl
 800639a:	0276      	lslpl	r6, r6, #9

	SELECT();
 800639c:	f7ff fdfc 	bl	8005f98 <SELECT>

	if (count == 1)
 80063a0:	2c01      	cmp	r4, #1
 80063a2:	d113      	bne.n	80063cc <SD_disk_write+0x58>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80063a4:	4631      	mov	r1, r6
 80063a6:	2058      	movs	r0, #88	; 0x58
 80063a8:	f7ff fe66 	bl	8006078 <SD_SendCmd>
 80063ac:	bb70      	cbnz	r0, 800640c <SD_disk_write+0x98>
 80063ae:	21fe      	movs	r1, #254	; 0xfe
 80063b0:	4628      	mov	r0, r5
 80063b2:	f7ff feb7 	bl	8006124 <SD_TxDataBlock>
 80063b6:	fab0 f480 	clz	r4, r0
 80063ba:	0964      	lsrs	r4, r4, #5
			}
		}
	}

	/* Idle */
	DESELECT();
 80063bc:	f7ff fdfa 	bl	8005fb4 <DESELECT>
	SPI_RxByte();
 80063c0:	f7ff fe06 	bl	8005fd0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80063c4:	1c20      	adds	r0, r4, #0
 80063c6:	bf18      	it	ne
 80063c8:	2001      	movne	r0, #1
}
 80063ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (CardType & CT_SD1)
 80063cc:	783b      	ldrb	r3, [r7, #0]
 80063ce:	079b      	lsls	r3, r3, #30
 80063d0:	d507      	bpl.n	80063e2 <SD_disk_write+0x6e>
			SD_SendCmd(CMD55, 0);
 80063d2:	2100      	movs	r1, #0
 80063d4:	2077      	movs	r0, #119	; 0x77
 80063d6:	f7ff fe4f 	bl	8006078 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 80063da:	4621      	mov	r1, r4
 80063dc:	2057      	movs	r0, #87	; 0x57
 80063de:	f7ff fe4b 	bl	8006078 <SD_SendCmd>
		if (SD_SendCmd(CMD25, sector) == 0)
 80063e2:	4631      	mov	r1, r6
 80063e4:	2059      	movs	r0, #89	; 0x59
 80063e6:	f7ff fe47 	bl	8006078 <SD_SendCmd>
 80063ea:	2800      	cmp	r0, #0
 80063ec:	d1e6      	bne.n	80063bc <SD_disk_write+0x48>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 80063ee:	21fc      	movs	r1, #252	; 0xfc
 80063f0:	4628      	mov	r0, r5
 80063f2:	f7ff fe97 	bl	8006124 <SD_TxDataBlock>
 80063f6:	b118      	cbz	r0, 8006400 <SD_disk_write+0x8c>
			} while (--count);
 80063f8:	3c01      	subs	r4, #1
				buff += 512;
 80063fa:	f505 7500 	add.w	r5, r5, #512	; 0x200
			} while (--count);
 80063fe:	d1f6      	bne.n	80063ee <SD_disk_write+0x7a>
			if(!SD_TxDataBlock(0, 0xFD))
 8006400:	21fd      	movs	r1, #253	; 0xfd
 8006402:	2000      	movs	r0, #0
 8006404:	f7ff fe8e 	bl	8006124 <SD_TxDataBlock>
 8006408:	2800      	cmp	r0, #0
 800640a:	d1d7      	bne.n	80063bc <SD_disk_write+0x48>
				count = 1;
 800640c:	2401      	movs	r4, #1
 800640e:	e7d5      	b.n	80063bc <SD_disk_write+0x48>
	if (pdrv || !count) return RES_PARERR;
 8006410:	2004      	movs	r0, #4
 8006412:	e7da      	b.n	80063ca <SD_disk_write+0x56>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006414:	2003      	movs	r0, #3
 8006416:	e7d8      	b.n	80063ca <SD_disk_write+0x56>
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8006418:	2002      	movs	r0, #2
 800641a:	e7d6      	b.n	80063ca <SD_disk_write+0x56>
 800641c:	20000008 	.word	0x20000008
 8006420:	20000110 	.word	0x20000110

08006424 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8006424:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8006426:	460e      	mov	r6, r1
 8006428:	4615      	mov	r5, r2
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 800642a:	4604      	mov	r4, r0
 800642c:	b938      	cbnz	r0, 800643e <SD_disk_ioctl+0x1a>
	res = RES_ERROR;

	if (ctrl == CTRL_POWER)
 800642e:	2905      	cmp	r1, #5
 8006430:	d113      	bne.n	800645a <SD_disk_ioctl+0x36>
	{
		switch (*ptr)
 8006432:	7813      	ldrb	r3, [r2, #0]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d009      	beq.n	800644c <SD_disk_ioctl+0x28>
 8006438:	d303      	bcc.n	8006442 <SD_disk_ioctl+0x1e>
 800643a:	2b02      	cmp	r3, #2
 800643c:	d009      	beq.n	8006452 <SD_disk_ioctl+0x2e>
		case 2:
			*(ptr + 1) = SD_CheckPower();
			res = RES_OK;		/* Power Check */
			break;
		default:
			res = RES_PARERR;
 800643e:	2404      	movs	r4, #4
 8006440:	e001      	b.n	8006446 <SD_disk_ioctl+0x22>
	PowerFlag = 0;
 8006442:	4b45      	ldr	r3, [pc, #276]	; (8006558 <SD_disk_ioctl+0x134>)
 8006444:	7018      	strb	r0, [r3, #0]
		DESELECT();
		SPI_RxByte();
	}

	return res;
}
 8006446:	4620      	mov	r0, r4
 8006448:	b004      	add	sp, #16
 800644a:	bd70      	pop	{r4, r5, r6, pc}
			SD_PowerOn();		/* Power On */
 800644c:	f7ff fdda 	bl	8006004 <SD_PowerOn>
			break;
 8006450:	e7f9      	b.n	8006446 <SD_disk_ioctl+0x22>
	return PowerFlag;
 8006452:	4b41      	ldr	r3, [pc, #260]	; (8006558 <SD_disk_ioctl+0x134>)
			*(ptr + 1) = SD_CheckPower();
 8006454:	781b      	ldrb	r3, [r3, #0]
 8006456:	7053      	strb	r3, [r2, #1]
			break;
 8006458:	e7f5      	b.n	8006446 <SD_disk_ioctl+0x22>
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 800645a:	4b40      	ldr	r3, [pc, #256]	; (800655c <SD_disk_ioctl+0x138>)
 800645c:	781b      	ldrb	r3, [r3, #0]
 800645e:	07db      	lsls	r3, r3, #31
 8006460:	d477      	bmi.n	8006552 <SD_disk_ioctl+0x12e>
		SELECT();
 8006462:	f7ff fd99 	bl	8005f98 <SELECT>
		switch (ctrl)
 8006466:	2e0d      	cmp	r6, #13
 8006468:	d869      	bhi.n	800653e <SD_disk_ioctl+0x11a>
 800646a:	e8df f006 	tbb	[pc, r6]
 800646e:	074b      	.short	0x074b
 8006470:	68686846 	.word	0x68686846
 8006474:	68686868 	.word	0x68686868
 8006478:	63605268 	.word	0x63605268
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 800647c:	2100      	movs	r1, #0
 800647e:	2049      	movs	r0, #73	; 0x49
 8006480:	f7ff fdfa 	bl	8006078 <SD_SendCmd>
 8006484:	4604      	mov	r4, r0
 8006486:	b128      	cbz	r0, 8006494 <SD_disk_ioctl+0x70>
	res = RES_ERROR;
 8006488:	2401      	movs	r4, #1
		DESELECT();
 800648a:	f7ff fd93 	bl	8005fb4 <DESELECT>
		SPI_RxByte();
 800648e:	f7ff fd9f 	bl	8005fd0 <SPI_RxByte>
 8006492:	e7d8      	b.n	8006446 <SD_disk_ioctl+0x22>
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8006494:	2110      	movs	r1, #16
 8006496:	4668      	mov	r0, sp
 8006498:	f7ff fe20 	bl	80060dc <SD_RxDataBlock>
 800649c:	2800      	cmp	r0, #0
 800649e:	d0f3      	beq.n	8006488 <SD_disk_ioctl+0x64>
				if ((csd[0] >> 6) == 1)
 80064a0:	f89d 1000 	ldrb.w	r1, [sp]
 80064a4:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80064a8:	0989      	lsrs	r1, r1, #6
 80064aa:	2901      	cmp	r1, #1
 80064ac:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80064b0:	d106      	bne.n	80064c0 <SD_disk_ioctl+0x9c>
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80064b2:	3301      	adds	r3, #1
 80064b4:	eb03 2202 	add.w	r2, r3, r2, lsl #8
					*(DWORD*) buff = (DWORD) csize << 10;
 80064b8:	b292      	uxth	r2, r2
 80064ba:	0292      	lsls	r2, r2, #10
 80064bc:	602a      	str	r2, [r5, #0]
 80064be:	e7e4      	b.n	800648a <SD_disk_ioctl+0x66>
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80064c0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80064c4:	0992      	lsrs	r2, r2, #6
 80064c6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80064ca:	f89d 1006 	ldrb.w	r1, [sp, #6]
 80064ce:	3201      	adds	r2, #1
 80064d0:	0289      	lsls	r1, r1, #10
 80064d2:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 80064d6:	440a      	add	r2, r1
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80064d8:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80064dc:	f89d 000a 	ldrb.w	r0, [sp, #10]
 80064e0:	f001 010f 	and.w	r1, r1, #15
 80064e4:	005b      	lsls	r3, r3, #1
 80064e6:	eb01 11d0 	add.w	r1, r1, r0, lsr #7
 80064ea:	f003 0306 	and.w	r3, r3, #6
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 80064ee:	440b      	add	r3, r1
 80064f0:	3b07      	subs	r3, #7
 80064f2:	fa02 f303 	lsl.w	r3, r2, r3
 80064f6:	602b      	str	r3, [r5, #0]
 80064f8:	e7c7      	b.n	800648a <SD_disk_ioctl+0x66>
			*(WORD*) buff = 512;
 80064fa:	f44f 7300 	mov.w	r3, #512	; 0x200
			res = RES_OK;
 80064fe:	2400      	movs	r4, #0
			*(WORD*) buff = 512;
 8006500:	802b      	strh	r3, [r5, #0]
			break;
 8006502:	e7c2      	b.n	800648a <SD_disk_ioctl+0x66>
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8006504:	f7ff fda8 	bl	8006058 <SD_ReadyWait>
	res = RES_ERROR;
 8006508:	f1b0 04ff 	subs.w	r4, r0, #255	; 0xff
 800650c:	bf18      	it	ne
 800650e:	2401      	movne	r4, #1
 8006510:	e7bb      	b.n	800648a <SD_disk_ioctl+0x66>
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8006512:	2100      	movs	r1, #0
 8006514:	2049      	movs	r0, #73	; 0x49
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8006516:	f7ff fdaf 	bl	8006078 <SD_SendCmd>
 800651a:	2800      	cmp	r0, #0
 800651c:	d1b4      	bne.n	8006488 <SD_disk_ioctl+0x64>
 800651e:	2110      	movs	r1, #16
 8006520:	4628      	mov	r0, r5
 8006522:	f7ff fddb 	bl	80060dc <SD_RxDataBlock>
	res = RES_ERROR;
 8006526:	fab0 f480 	clz	r4, r0
 800652a:	0964      	lsrs	r4, r4, #5
 800652c:	e7ad      	b.n	800648a <SD_disk_ioctl+0x66>
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800652e:	2100      	movs	r1, #0
 8006530:	204a      	movs	r0, #74	; 0x4a
 8006532:	e7f0      	b.n	8006516 <SD_disk_ioctl+0xf2>
			if (SD_SendCmd(CMD58, 0) == 0)
 8006534:	2100      	movs	r1, #0
 8006536:	207a      	movs	r0, #122	; 0x7a
 8006538:	f7ff fd9e 	bl	8006078 <SD_SendCmd>
 800653c:	b108      	cbz	r0, 8006542 <SD_disk_ioctl+0x11e>
			res = RES_PARERR;
 800653e:	2404      	movs	r4, #4
 8006540:	e7a3      	b.n	800648a <SD_disk_ioctl+0x66>
 8006542:	1d2c      	adds	r4, r5, #4
					*ptr++ = SPI_RxByte();
 8006544:	f7ff fd44 	bl	8005fd0 <SPI_RxByte>
 8006548:	f805 0b01 	strb.w	r0, [r5], #1
				for (n = 0; n < 4; n++)
 800654c:	42ac      	cmp	r4, r5
 800654e:	d1f9      	bne.n	8006544 <SD_disk_ioctl+0x120>
 8006550:	e7f5      	b.n	800653e <SD_disk_ioctl+0x11a>
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006552:	2403      	movs	r4, #3
 8006554:	e777      	b.n	8006446 <SD_disk_ioctl+0x22>
 8006556:	bf00      	nop
 8006558:	20000111 	.word	0x20000111
 800655c:	20000008 	.word	0x20000008

08006560 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006564:	f04f 0910 	mov.w	r9, #16
{
 8006568:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800656a:	464a      	mov	r2, r9
 800656c:	2100      	movs	r1, #0
 800656e:	eb0d 0009 	add.w	r0, sp, r9
 8006572:	f001 f8e7 	bl	8007744 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006576:	4b4a      	ldr	r3, [pc, #296]	; (80066a0 <MX_GPIO_Init+0x140>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8006578:	f8df a130 	ldr.w	sl, [pc, #304]	; 80066ac <MX_GPIO_Init+0x14c>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800657c:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800657e:	4f49      	ldr	r7, [pc, #292]	; (80066a4 <MX_GPIO_Init+0x144>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006580:	ea42 0209 	orr.w	r2, r2, r9
 8006584:	619a      	str	r2, [r3, #24]
 8006586:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8006588:	4d47      	ldr	r5, [pc, #284]	; (80066a8 <MX_GPIO_Init+0x148>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800658a:	ea02 0209 	and.w	r2, r2, r9
 800658e:	9200      	str	r2, [sp, #0]
 8006590:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006592:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8006594:	4650      	mov	r0, sl
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006596:	f042 0220 	orr.w	r2, r2, #32
 800659a:	619a      	str	r2, [r3, #24]
 800659c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800659e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80065a2:	f002 0220 	and.w	r2, r2, #32
 80065a6:	9201      	str	r2, [sp, #4]
 80065a8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80065aa:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80065ac:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80065ae:	f042 0204 	orr.w	r2, r2, #4
 80065b2:	619a      	str	r2, [r3, #24]
 80065b4:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80065b6:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80065b8:	f002 0204 	and.w	r2, r2, #4
 80065bc:	9202      	str	r2, [sp, #8]
 80065be:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80065c0:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80065c2:	f04f 0803 	mov.w	r8, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80065c6:	f042 0208 	orr.w	r2, r2, #8
 80065ca:	619a      	str	r2, [r3, #24]
 80065cc:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80065ce:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80065d0:	f003 0308 	and.w	r3, r3, #8
 80065d4:	9303      	str	r3, [sp, #12]
 80065d6:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80065d8:	f7fa ffac 	bl	8001534 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80065dc:	4649      	mov	r1, r9
 80065de:	4638      	mov	r0, r7
 80065e0:	2201      	movs	r2, #1
 80065e2:	f7fa ffa7 	bl	8001534 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 80065e6:	4628      	mov	r0, r5
 80065e8:	2201      	movs	r2, #1
 80065ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80065ee:	f7fa ffa1 	bl	8001534 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ERROR_LED_Pin|TX_LED_Pin, GPIO_PIN_RESET);
 80065f2:	4638      	mov	r0, r7
 80065f4:	2200      	movs	r2, #0
 80065f6:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 80065fa:	f7fa ff9b 	bl	8001534 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RX_LED_Pin|LIN_EN_Pin|SW_CAN_EN_Pin|FT_CAN_EN_Pin
 80065fe:	2200      	movs	r2, #0
 8006600:	4628      	mov	r0, r5
 8006602:	21f8      	movs	r1, #248	; 0xf8
 8006604:	f7fa ff96 	bl	8001534 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006608:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800660c:	eb0d 0109 	add.w	r1, sp, r9
 8006610:	4650      	mov	r0, sl
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006612:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006616:	e9cd 4806 	strd	r4, r8, [sp, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800661a:	f7fa fe31 	bl	8001280 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800661e:	eb0d 0109 	add.w	r1, sp, r9
 8006622:	4638      	mov	r0, r7
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006624:	e9cd 4806 	strd	r4, r8, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006628:	e9cd 9604 	strd	r9, r6, [sp, #16]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800662c:	f7fa fe28 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MODE_SEL_Pin|BUTTON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006630:	eb0d 0109 	add.w	r1, sp, r9
 8006634:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006636:	e9cd 8404 	strd	r8, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800663a:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800663c:	f7fa fe20 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8006640:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8006642:	eb0d 0109 	add.w	r1, sp, r9
 8006646:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006648:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800664c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800664e:	f7fa fe17 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EEPROM_CS_Pin;
 8006652:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(EEPROM_CS_GPIO_Port, &GPIO_InitStruct);
 8006656:	eb0d 0109 	add.w	r1, sp, r9
 800665a:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800665c:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006660:	e9cd 4806 	strd	r4, r8, [sp, #24]
  HAL_GPIO_Init(EEPROM_CS_GPIO_Port, &GPIO_InitStruct);
 8006664:	f7fa fe0c 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ERROR_LED_Pin|TX_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006668:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Pin = ERROR_LED_Pin|TX_LED_Pin;
 800666c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006670:	eb0d 0109 	add.w	r1, sp, r9
 8006674:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006676:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800667a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800667c:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006680:	f7fa fdfe 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = RX_LED_Pin|LIN_EN_Pin|SW_CAN_EN_Pin|FT_CAN_EN_Pin
 8006684:	23f8      	movs	r3, #248	; 0xf8
                          |HS_CAN_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006686:	eb0d 0109 	add.w	r1, sp, r9
 800668a:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800668c:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006690:	e9cd 4806 	strd	r4, r8, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006694:	f7fa fdf4 	bl	8001280 <HAL_GPIO_Init>

}
 8006698:	b008      	add	sp, #32
 800669a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800669e:	bf00      	nop
 80066a0:	40021000 	.word	0x40021000
 80066a4:	40010800 	.word	0x40010800
 80066a8:	40010c00 	.word	0x40010c00
 80066ac:	40011000 	.word	0x40011000

080066b0 <UART_Check_Data_Ready>:
/* USER CODE BEGIN 0 */
uint8_t txt_hallo[] = "CAN temperature logger\r\n";
uint8_t timestamp[] = "1234567890";

void UART_Check_Data_Ready(void)
{
 80066b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(uart_answ_ready == 1)
 80066b4:	4d3f      	ldr	r5, [pc, #252]	; (80067b4 <UART_Check_Data_Ready+0x104>)
 80066b6:	782a      	ldrb	r2, [r5, #0]
 80066b8:	2a01      	cmp	r2, #1
 80066ba:	d118      	bne.n	80066ee <UART_Check_Data_Ready+0x3e>
	{
		for(int i = 0; i < uart_tx_pointer; i++)
 80066bc:	2200      	movs	r2, #0
 80066be:	4c3e      	ldr	r4, [pc, #248]	; (80067b8 <UART_Check_Data_Ready+0x108>)
		{
			uart_tx_bufer[i] = uart_tx_com_bufer[i];
 80066c0:	4b3e      	ldr	r3, [pc, #248]	; (80067bc <UART_Check_Data_Ready+0x10c>)
		for(int i = 0; i < uart_tx_pointer; i++)
 80066c2:	6821      	ldr	r1, [r4, #0]
			uart_tx_bufer[i] = uart_tx_com_bufer[i];
 80066c4:	483e      	ldr	r0, [pc, #248]	; (80067c0 <UART_Check_Data_Ready+0x110>)
		for(int i = 0; i < uart_tx_pointer; i++)
 80066c6:	428a      	cmp	r2, r1
 80066c8:	d10d      	bne.n	80066e6 <UART_Check_Data_Ready+0x36>
		}
		HAL_UART_Transmit_DMA(huart_active, uart_tx_bufer, uart_tx_pointer);
 80066ca:	4b3e      	ldr	r3, [pc, #248]	; (80067c4 <UART_Check_Data_Ready+0x114>)
 80066cc:	b292      	uxth	r2, r2
 80066ce:	493b      	ldr	r1, [pc, #236]	; (80067bc <UART_Check_Data_Ready+0x10c>)
 80066d0:	6818      	ldr	r0, [r3, #0]
 80066d2:	f7fb ff01 	bl	80024d8 <HAL_UART_Transmit_DMA>
		uart_tx_pointer = 0;
 80066d6:	2300      	movs	r3, #0
		uart_busy = 1;
 80066d8:	2101      	movs	r1, #1
 80066da:	4a3b      	ldr	r2, [pc, #236]	; (80067c8 <UART_Check_Data_Ready+0x118>)
		uart_tx_pointer = 0;
 80066dc:	6023      	str	r3, [r4, #0]
		uart_busy = 1;
 80066de:	7011      	strb	r1, [r2, #0]
		uart_answ_ready = 0;
 80066e0:	702b      	strb	r3, [r5, #0]
					uart_tx_pointer = 0;
					uart_busy = 1;
				}
	}

}
 80066e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			uart_tx_bufer[i] = uart_tx_com_bufer[i];
 80066e6:	5c16      	ldrb	r6, [r2, r0]
 80066e8:	54d6      	strb	r6, [r2, r3]
		for(int i = 0; i < uart_tx_pointer; i++)
 80066ea:	3201      	adds	r2, #1
 80066ec:	e7eb      	b.n	80066c6 <UART_Check_Data_Ready+0x16>
		if(conf.state == LAWICEL_CONNECT || conf.state == SAVVYCAN_CONNECT)
 80066ee:	4c37      	ldr	r4, [pc, #220]	; (80067cc <UART_Check_Data_Ready+0x11c>)
 80066f0:	7823      	ldrb	r3, [r4, #0]
 80066f2:	3b01      	subs	r3, #1
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d805      	bhi.n	8006704 <UART_Check_Data_Ready+0x54>
			if(CAN_Buffer_pull() == HAL_OK)
 80066f8:	f7fd fdde 	bl	80042b8 <CAN_Buffer_pull>
 80066fc:	b910      	cbnz	r0, 8006704 <UART_Check_Data_Ready+0x54>
				uart_busy = 1;
 80066fe:	2201      	movs	r2, #1
 8006700:	4b31      	ldr	r3, [pc, #196]	; (80067c8 <UART_Check_Data_Ready+0x118>)
 8006702:	701a      	strb	r2, [r3, #0]
		if(conf.script_print)
 8006704:	7a63      	ldrb	r3, [r4, #9]
 8006706:	b343      	cbz	r3, 800675a <UART_Check_Data_Ready+0xaa>
			uart_tx_pointer = 0;
 8006708:	2300      	movs	r3, #0
 800670a:	4d2b      	ldr	r5, [pc, #172]	; (80067b8 <UART_Check_Data_Ready+0x108>)
			for(conf.script_address = eeprom_settings.start_address_csript; conf.script_address < (eeprom_settings.start_address_csript + 128); conf.script_address++)
 800670c:	4e30      	ldr	r6, [pc, #192]	; (80067d0 <UART_Check_Data_Ready+0x120>)
			uart_tx_pointer = 0;
 800670e:	602b      	str	r3, [r5, #0]
			for(conf.script_address = eeprom_settings.start_address_csript; conf.script_address < (eeprom_settings.start_address_csript + 128); conf.script_address++)
 8006710:	88f3      	ldrh	r3, [r6, #6]
				EEPROM_Read(&hspi2, conf.script_address, &uart_tx_bufer[uart_tx_pointer++], 1);
 8006712:	4f2a      	ldr	r7, [pc, #168]	; (80067bc <UART_Check_Data_Ready+0x10c>)
 8006714:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80067d8 <UART_Check_Data_Ready+0x128>
			for(conf.script_address = eeprom_settings.start_address_csript; conf.script_address < (eeprom_settings.start_address_csript + 128); conf.script_address++)
 8006718:	8163      	strh	r3, [r4, #10]
 800671a:	88f3      	ldrh	r3, [r6, #6]
 800671c:	8961      	ldrh	r1, [r4, #10]
 800671e:	337f      	adds	r3, #127	; 0x7f
 8006720:	428b      	cmp	r3, r1
 8006722:	682a      	ldr	r2, [r5, #0]
 8006724:	db0e      	blt.n	8006744 <UART_Check_Data_Ready+0x94>
				EEPROM_Read(&hspi2, conf.script_address, &uart_tx_bufer[uart_tx_pointer++], 1);
 8006726:	1c53      	adds	r3, r2, #1
 8006728:	602b      	str	r3, [r5, #0]
 800672a:	443a      	add	r2, r7
 800672c:	2301      	movs	r3, #1
 800672e:	4640      	mov	r0, r8
 8006730:	f7ff fb42 	bl	8005db8 <EEPROM_Read>
				if(uart_tx_bufer[uart_tx_pointer-1] == 0xFF)
 8006734:	682b      	ldr	r3, [r5, #0]
 8006736:	3b01      	subs	r3, #1
 8006738:	5cfa      	ldrb	r2, [r7, r3]
 800673a:	2aff      	cmp	r2, #255	; 0xff
 800673c:	d11d      	bne.n	800677a <UART_Check_Data_Ready+0xca>
					uart_tx_pointer--;
 800673e:	602b      	str	r3, [r5, #0]
					conf.script_print = false;
 8006740:	2300      	movs	r3, #0
 8006742:	7263      	strb	r3, [r4, #9]
			HAL_UART_Transmit_DMA(huart_active, uart_tx_bufer, uart_tx_pointer);
 8006744:	4b1f      	ldr	r3, [pc, #124]	; (80067c4 <UART_Check_Data_Ready+0x114>)
 8006746:	882a      	ldrh	r2, [r5, #0]
 8006748:	6818      	ldr	r0, [r3, #0]
 800674a:	491c      	ldr	r1, [pc, #112]	; (80067bc <UART_Check_Data_Ready+0x10c>)
 800674c:	f7fb fec4 	bl	80024d8 <HAL_UART_Transmit_DMA>
			uart_tx_pointer = 0;
 8006750:	2300      	movs	r3, #0
			uart_busy = 1;
 8006752:	2201      	movs	r2, #1
			uart_tx_pointer = 0;
 8006754:	602b      	str	r3, [r5, #0]
			uart_busy = 1;
 8006756:	4b1c      	ldr	r3, [pc, #112]	; (80067c8 <UART_Check_Data_Ready+0x118>)
 8006758:	701a      	strb	r2, [r3, #0]
		if(conf.help_print)
 800675a:	7e63      	ldrb	r3, [r4, #25]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d0c0      	beq.n	80066e2 <UART_Check_Data_Ready+0x32>
					uart_tx_pointer = 0;
 8006760:	2300      	movs	r3, #0
					for(int i = conf.help_text_pointer; i < conf.help_text_pointer + 128; i++)
 8006762:	461e      	mov	r6, r3
					uart_tx_pointer = 0;
 8006764:	4d14      	ldr	r5, [pc, #80]	; (80067b8 <UART_Check_Data_Ready+0x108>)
					for(int i = conf.help_text_pointer; i < conf.help_text_pointer + 128; i++)
 8006766:	8b62      	ldrh	r2, [r4, #26]
						uart_tx_bufer[uart_tx_pointer++] = help_text[i];
 8006768:	491a      	ldr	r1, [pc, #104]	; (80067d4 <UART_Check_Data_Ready+0x124>)
 800676a:	4f14      	ldr	r7, [pc, #80]	; (80067bc <UART_Check_Data_Ready+0x10c>)
					uart_tx_pointer = 0;
 800676c:	602b      	str	r3, [r5, #0]
						uart_tx_bufer[uart_tx_pointer++] = help_text[i];
 800676e:	4411      	add	r1, r2
					for(int i = conf.help_text_pointer; i < conf.help_text_pointer + 128; i++)
 8006770:	2b80      	cmp	r3, #128	; 0x80
 8006772:	d106      	bne.n	8006782 <UART_Check_Data_Ready+0xd2>
 8006774:	b16e      	cbz	r6, 8006792 <UART_Check_Data_Ready+0xe2>
 8006776:	602b      	str	r3, [r5, #0]
 8006778:	e00b      	b.n	8006792 <UART_Check_Data_Ready+0xe2>
			for(conf.script_address = eeprom_settings.start_address_csript; conf.script_address < (eeprom_settings.start_address_csript + 128); conf.script_address++)
 800677a:	8963      	ldrh	r3, [r4, #10]
 800677c:	3301      	adds	r3, #1
 800677e:	8163      	strh	r3, [r4, #10]
 8006780:	e7cb      	b.n	800671a <UART_Check_Data_Ready+0x6a>
						uart_tx_bufer[uart_tx_pointer++] = help_text[i];
 8006782:	5cc8      	ldrb	r0, [r1, r3]
 8006784:	f103 0c01 	add.w	ip, r3, #1
 8006788:	55d8      	strb	r0, [r3, r7]
 800678a:	2601      	movs	r6, #1
						if(help_text[i] == '\0')
 800678c:	b978      	cbnz	r0, 80067ae <UART_Check_Data_Ready+0xfe>
							uart_tx_pointer--;
 800678e:	602b      	str	r3, [r5, #0]
							conf.help_print = false;
 8006790:	7660      	strb	r0, [r4, #25]
					HAL_UART_Transmit_DMA(huart_active, uart_tx_bufer, uart_tx_pointer);
 8006792:	4b0c      	ldr	r3, [pc, #48]	; (80067c4 <UART_Check_Data_Ready+0x114>)
					conf.help_text_pointer += 128;
 8006794:	3280      	adds	r2, #128	; 0x80
 8006796:	8362      	strh	r2, [r4, #26]
					HAL_UART_Transmit_DMA(huart_active, uart_tx_bufer, uart_tx_pointer);
 8006798:	6818      	ldr	r0, [r3, #0]
 800679a:	882a      	ldrh	r2, [r5, #0]
 800679c:	4907      	ldr	r1, [pc, #28]	; (80067bc <UART_Check_Data_Ready+0x10c>)
 800679e:	f7fb fe9b 	bl	80024d8 <HAL_UART_Transmit_DMA>
					uart_tx_pointer = 0;
 80067a2:	2300      	movs	r3, #0
					uart_busy = 1;
 80067a4:	2201      	movs	r2, #1
					uart_tx_pointer = 0;
 80067a6:	602b      	str	r3, [r5, #0]
					uart_busy = 1;
 80067a8:	4b07      	ldr	r3, [pc, #28]	; (80067c8 <UART_Check_Data_Ready+0x118>)
 80067aa:	701a      	strb	r2, [r3, #0]
}
 80067ac:	e799      	b.n	80066e2 <UART_Check_Data_Ready+0x32>
						if(help_text[i] == '\0')
 80067ae:	4663      	mov	r3, ip
 80067b0:	e7de      	b.n	8006770 <UART_Check_Data_Ready+0xc0>
 80067b2:	bf00      	nop
 80067b4:	20000145 	.word	0x20000145
 80067b8:	20000150 	.word	0x20000150
 80067bc:	20002e67 	.word	0x20002e67
 80067c0:	200021f8 	.word	0x200021f8
 80067c4:	20002f70 	.word	0x20002f70
 80067c8:	20000146 	.word	0x20000146
 80067cc:	20000168 	.word	0x20000168
 80067d0:	20000d58 	.word	0x20000d58
 80067d4:	080080a7 	.word	0x080080a7
 80067d8:	20003438 	.word	0x20003438

080067dc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	uart_busy = 0;
 80067dc:	2200      	movs	r2, #0
 80067de:	4b02      	ldr	r3, [pc, #8]	; (80067e8 <HAL_UART_TxCpltCallback+0xc>)
 80067e0:	701a      	strb	r2, [r3, #0]
	UART_Check_Data_Ready();
 80067e2:	f7ff bf65 	b.w	80066b0 <UART_Check_Data_Ready>
 80067e6:	bf00      	nop
 80067e8:	20000146 	.word	0x20000146

080067ec <HAL_CAN_RxFifo1MsgPendingCallback>:
	//HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_RESET);
}

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80067ec:	b570      	push	{r4, r5, r6, lr}
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &can_rx_buf[1].header, can_rx_buf[1].data_byte);
 80067ee:	4c19      	ldr	r4, [pc, #100]	; (8006854 <HAL_CAN_RxFifo1MsgPendingCallback+0x68>)
{
 80067f0:	b088      	sub	sp, #32
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &can_rx_buf[1].header, can_rx_buf[1].data_byte);
 80067f2:	4623      	mov	r3, r4
 80067f4:	f1a4 021c 	sub.w	r2, r4, #28
 80067f8:	2101      	movs	r1, #1
 80067fa:	f7fa f99e 	bl	8000b3a <HAL_CAN_GetRxMessage>
	can_rx_buf[1].timestamp = HAL_GetTick();
	can_rx_buf[1].bus = eeprom_settings.numBus;
	CAN_Buffer_Write_Data(can_rx_buf[1]);
 80067fe:	466d      	mov	r5, sp
	can_rx_buf[1].timestamp = HAL_GetTick();
 8006800:	f7f9 ffe2 	bl	80007c8 <HAL_GetTick>
	can_rx_buf[1].bus = eeprom_settings.numBus;
 8006804:	4a14      	ldr	r2, [pc, #80]	; (8006858 <HAL_CAN_RxFifo1MsgPendingCallback+0x6c>)
	CAN_Buffer_Write_Data(can_rx_buf[1]);
 8006806:	f1a4 0610 	sub.w	r6, r4, #16
	can_rx_buf[1].bus = eeprom_settings.numBus;
 800680a:	7a12      	ldrb	r2, [r2, #8]
	can_rx_buf[1].timestamp = HAL_GetTick();
 800680c:	f844 0c20 	str.w	r0, [r4, #-32]
	can_rx_buf[1].bus = eeprom_settings.numBus;
 8006810:	7262      	strb	r2, [r4, #9]
	CAN_Buffer_Write_Data(can_rx_buf[1]);
 8006812:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006814:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006816:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800681a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	CAN_Log_Buffer_Write_Data(can_rx_buf[1]);
 800681e:	466d      	mov	r5, sp
	CAN_Buffer_Write_Data(can_rx_buf[1]);
 8006820:	f1a4 0620 	sub.w	r6, r4, #32
 8006824:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
	CAN_Log_Buffer_Write_Data(can_rx_buf[1]);
 8006828:	3c10      	subs	r4, #16
	CAN_Buffer_Write_Data(can_rx_buf[1]);
 800682a:	f7fd fc03 	bl	8004034 <CAN_Buffer_Write_Data>
	CAN_Log_Buffer_Write_Data(can_rx_buf[1]);
 800682e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006830:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006832:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006836:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800683a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800683e:	f7fd fc27 	bl	8004090 <CAN_Log_Buffer_Write_Data>
	HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_SET);
 8006842:	2201      	movs	r2, #1
 8006844:	2108      	movs	r1, #8
 8006846:	4805      	ldr	r0, [pc, #20]	; (800685c <HAL_CAN_RxFifo1MsgPendingCallback+0x70>)
}
 8006848:	b008      	add	sp, #32
 800684a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_SET);
 800684e:	f7fa be71 	b.w	8001534 <HAL_GPIO_WritePin>
 8006852:	bf00      	nop
 8006854:	200021e8 	.word	0x200021e8
 8006858:	20000d58 	.word	0x20000d58
 800685c:	40010c00 	.word	0x40010c00

08006860 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006860:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_buf[0].header, can_rx_buf[0].data_byte);
 8006862:	4c19      	ldr	r4, [pc, #100]	; (80068c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
{
 8006864:	b089      	sub	sp, #36	; 0x24
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_buf[0].header, can_rx_buf[0].data_byte);
 8006866:	4623      	mov	r3, r4
 8006868:	f1a4 021c 	sub.w	r2, r4, #28
 800686c:	2100      	movs	r1, #0
 800686e:	f7fa f964 	bl	8000b3a <HAL_CAN_GetRxMessage>
	can_rx_buf[0].timestamp = HAL_GetTick();
	can_rx_buf[0].bus = eeprom_settings.numBus;
	CAN_Buffer_Write_Data(can_rx_buf[0]);
 8006872:	466d      	mov	r5, sp
	can_rx_buf[0].timestamp = HAL_GetTick();
 8006874:	f7f9 ffa8 	bl	80007c8 <HAL_GetTick>
	can_rx_buf[0].bus = eeprom_settings.numBus;
 8006878:	4b14      	ldr	r3, [pc, #80]	; (80068cc <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
	CAN_Buffer_Write_Data(can_rx_buf[0]);
 800687a:	f1a4 0610 	sub.w	r6, r4, #16
	can_rx_buf[0].bus = eeprom_settings.numBus;
 800687e:	7a1b      	ldrb	r3, [r3, #8]
	can_rx_buf[0].timestamp = HAL_GetTick();
 8006880:	f844 0c20 	str.w	r0, [r4, #-32]
	can_rx_buf[0].bus = eeprom_settings.numBus;
 8006884:	7263      	strb	r3, [r4, #9]
	CAN_Buffer_Write_Data(can_rx_buf[0]);
 8006886:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006888:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800688a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800688e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	CAN_Log_Buffer_Write_Data(can_rx_buf[0]);
 8006892:	466d      	mov	r5, sp
	can_rx_buf[0].timestamp = HAL_GetTick();
 8006894:	f1a4 0720 	sub.w	r7, r4, #32
	CAN_Buffer_Write_Data(can_rx_buf[0]);
 8006898:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
	CAN_Log_Buffer_Write_Data(can_rx_buf[0]);
 800689c:	3c10      	subs	r4, #16
	CAN_Buffer_Write_Data(can_rx_buf[0]);
 800689e:	f7fd fbc9 	bl	8004034 <CAN_Buffer_Write_Data>
	CAN_Log_Buffer_Write_Data(can_rx_buf[0]);
 80068a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80068a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80068a6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80068aa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80068ae:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 80068b2:	f7fd fbed 	bl	8004090 <CAN_Log_Buffer_Write_Data>
	HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_SET);
 80068b6:	2201      	movs	r2, #1
 80068b8:	2108      	movs	r1, #8
 80068ba:	4805      	ldr	r0, [pc, #20]	; (80068d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
}
 80068bc:	b009      	add	sp, #36	; 0x24
 80068be:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_SET);
 80068c2:	f7fa be37 	b.w	8001534 <HAL_GPIO_WritePin>
 80068c6:	bf00      	nop
 80068c8:	200021b8 	.word	0x200021b8
 80068cc:	20000d58 	.word	0x20000d58
 80068d0:	40010c00 	.word	0x40010c00

080068d4 <Save_to_File>:

HAL_StatusTypeDef Save_to_File(uint8_t * buf, uint32_t len)
{
 80068d4:	b513      	push	{r0, r1, r4, lr}
	unsigned int bw;
	fresult = f_write(&fil, buf, len, &bw);
 80068d6:	460a      	mov	r2, r1
 80068d8:	ab01      	add	r3, sp, #4
{
 80068da:	460c      	mov	r4, r1
	fresult = f_write(&fil, buf, len, &bw);
 80068dc:	4601      	mov	r1, r0
 80068de:	4807      	ldr	r0, [pc, #28]	; (80068fc <Save_to_File+0x28>)
 80068e0:	f7fd f870 	bl	80039c4 <f_write>
 80068e4:	4b06      	ldr	r3, [pc, #24]	; (8006900 <Save_to_File+0x2c>)
 80068e6:	7018      	strb	r0, [r3, #0]
	if(fresult == FR_OK && bw == len) return HAL_OK;
 80068e8:	b928      	cbnz	r0, 80068f6 <Save_to_File+0x22>
 80068ea:	9801      	ldr	r0, [sp, #4]
 80068ec:	1b00      	subs	r0, r0, r4
 80068ee:	bf18      	it	ne
 80068f0:	2001      	movne	r0, #1
	else return HAL_ERROR;
}
 80068f2:	b002      	add	sp, #8
 80068f4:	bd10      	pop	{r4, pc}
	else return HAL_ERROR;
 80068f6:	2001      	movs	r0, #1
 80068f8:	e7fb      	b.n	80068f2 <Save_to_File+0x1e>
 80068fa:	bf00      	nop
 80068fc:	20002f78 	.word	0x20002f78
 8006900:	20000119 	.word	0x20000119

08006904 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006904:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006906:	2414      	movs	r4, #20
{
 8006908:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800690a:	4622      	mov	r2, r4
 800690c:	2100      	movs	r1, #0
 800690e:	a80c      	add	r0, sp, #48	; 0x30
 8006910:	f000 ff18 	bl	8007744 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006914:	4622      	mov	r2, r4
 8006916:	eb0d 0004 	add.w	r0, sp, r4
 800691a:	2100      	movs	r1, #0
 800691c:	f000 ff12 	bl	8007744 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006920:	2100      	movs	r1, #0
 8006922:	2210      	movs	r2, #16
 8006924:	a801      	add	r0, sp, #4
 8006926:	f000 ff0d 	bl	8007744 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800692a:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800692c:	2205      	movs	r2, #5
 800692e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8006932:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006934:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006938:	e9cd 5311 	strd	r5, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800693c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006940:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006942:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006944:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006948:	f7fa fe06 	bl	8001558 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800694c:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800694e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006952:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006956:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006958:	4629      	mov	r1, r5
 800695a:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800695c:	e9cd 3207 	strd	r3, r2, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006960:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006962:	f7fa ffd1 	bl	8001908 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8006966:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800696a:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800696c:	9401      	str	r4, [sp, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800696e:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006970:	f7fb f886 	bl	8001a80 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8006974:	b015      	add	sp, #84	; 0x54
 8006976:	bd30      	pop	{r4, r5, pc}

08006978 <main>:
{
 8006978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800697c:	b085      	sub	sp, #20
	CAN_Buffer_Init();
 800697e:	f7fd fac7 	bl	8003f10 <CAN_Buffer_Init>
  huart_active = &huart3;
 8006982:	4f8d      	ldr	r7, [pc, #564]	; (8006bb8 <main+0x240>)
  HAL_Init();
 8006984:	f7f9 ff02 	bl	800078c <HAL_Init>
  huart_active = &huart3;
 8006988:	4b8c      	ldr	r3, [pc, #560]	; (8006bbc <main+0x244>)
  huart_lin = &huart1;
 800698a:	4a8d      	ldr	r2, [pc, #564]	; (8006bc0 <main+0x248>)
  huart_active = &huart3;
 800698c:	601f      	str	r7, [r3, #0]
  huart_lin = &huart1;
 800698e:	4b8d      	ldr	r3, [pc, #564]	; (8006bc4 <main+0x24c>)
  EEPROM_Read(&hspi2, EEPROM_SETINGS_ADDR, (uint8_t*)&eeprom_settings, sizeof(eeprom_settings));
 8006990:	4c8d      	ldr	r4, [pc, #564]	; (8006bc8 <main+0x250>)
  huart_lin = &huart1;
 8006992:	601a      	str	r2, [r3, #0]
  SystemClock_Config();
 8006994:	f7ff ffb6 	bl	8006904 <SystemClock_Config>
  MX_GPIO_Init();
 8006998:	f7ff fde2 	bl	8006560 <MX_GPIO_Init>
  MX_DMA_Init();
 800699c:	f7ff f98a 	bl	8005cb4 <MX_DMA_Init>
  MX_RTC_Init();
 80069a0:	f000 fb2a 	bl	8006ff8 <MX_RTC_Init>
  MX_USART3_UART_Init();
 80069a4:	f000 fd1c 	bl	80073e0 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80069a8:	f000 fcfe 	bl	80073a8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80069ac:	f000 fce2 	bl	8007374 <MX_USART1_UART_Init>
  MX_CAN_Init();
 80069b0:	f7ff f8f0 	bl	8005b94 <MX_CAN_Init>
  MX_SPI2_Init();
 80069b4:	f000 fb76 	bl	80070a4 <MX_SPI2_Init>
  MX_FATFS_Init();
 80069b8:	f7ff fabc 	bl	8005f34 <MX_FATFS_Init>
  MX_SPI1_Init();
 80069bc:	f000 fb50 	bl	8007060 <MX_SPI1_Init>
  HAL_Delay(100);
 80069c0:	2064      	movs	r0, #100	; 0x64
 80069c2:	f7f9 ff07 	bl	80007d4 <HAL_Delay>
  EEPROM_Write_disable(&hspi2, 1000);
 80069c6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80069ca:	4880      	ldr	r0, [pc, #512]	; (8006bcc <main+0x254>)
 80069cc:	f7ff f99a 	bl	8005d04 <EEPROM_Write_disable>
  volatile boolean first = false;
 80069d0:	2100      	movs	r1, #0
  EEPROM_Read(&hspi2, EEPROM_SETINGS_ADDR, (uint8_t*)&eeprom_settings, sizeof(eeprom_settings));
 80069d2:	2368      	movs	r3, #104	; 0x68
 80069d4:	4622      	mov	r2, r4
 80069d6:	487d      	ldr	r0, [pc, #500]	; (8006bcc <main+0x254>)
  volatile boolean first = false;
 80069d8:	f88d 100e 	strb.w	r1, [sp, #14]
  EEPROM_Read(&hspi2, EEPROM_SETINGS_ADDR, (uint8_t*)&eeprom_settings, sizeof(eeprom_settings));
 80069dc:	f7ff f9ec 	bl	8005db8 <EEPROM_Read>
  if(eeprom_settings.version == 0xFFFF || eeprom_settings.version < EEPROM_VERSION) {eeprom_settings.version = EEPROM_VERSION; first = true;}
 80069e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80069e4:	8823      	ldrh	r3, [r4, #0]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d002      	beq.n	80069f0 <main+0x78>
 80069ea:	8823      	ldrh	r3, [r4, #0]
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	b91b      	cbnz	r3, 80069f8 <main+0x80>
 80069f0:	2301      	movs	r3, #1
 80069f2:	8023      	strh	r3, [r4, #0]
 80069f4:	f88d 300e 	strb.w	r3, [sp, #14]
  if(eeprom_settings.eeprom_size == 0xFFFF) {eeprom_settings.eeprom_size = EEPROM_SIZE; first = true;}
 80069f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80069fc:	8863      	ldrh	r3, [r4, #2]
	  if(eeprom_settings.CAN_mode[i] == 0xFFFFFFFF) {eeprom_settings.CAN_mode[i] = CAN_MODE_SILENT; first = true;}
 80069fe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  if(eeprom_settings.eeprom_size == 0xFFFF) {eeprom_settings.eeprom_size = EEPROM_SIZE; first = true;}
 8006a02:	429a      	cmp	r2, r3
 8006a04:	bf01      	itttt	eq
 8006a06:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 8006a0a:	8063      	strheq	r3, [r4, #2]
 8006a0c:	2301      	moveq	r3, #1
 8006a0e:	f88d 300e 	strbeq.w	r3, [sp, #14]
  if(eeprom_settings.number_of_busses == 0xFF) {eeprom_settings.number_of_busses = 4; first = true;}
 8006a12:	7923      	ldrb	r3, [r4, #4]
  if(eeprom_settings.start_address_csript == 0xFFFF) {eeprom_settings.start_address_csript = EEPROM_SCRIPT_ADDR; first = true;}
 8006a14:	f64f 72ff 	movw	r2, #65535	; 0xffff
  if(eeprom_settings.number_of_busses == 0xFF) {eeprom_settings.number_of_busses = 4; first = true;}
 8006a18:	2bff      	cmp	r3, #255	; 0xff
 8006a1a:	bf01      	itttt	eq
 8006a1c:	2304      	moveq	r3, #4
 8006a1e:	7123      	strbeq	r3, [r4, #4]
 8006a20:	2301      	moveq	r3, #1
 8006a22:	f88d 300e 	strbeq.w	r3, [sp, #14]
  if(eeprom_settings.start_address_csript == 0xFFFF) {eeprom_settings.start_address_csript = EEPROM_SCRIPT_ADDR; first = true;}
 8006a26:	88e3      	ldrh	r3, [r4, #6]
	  if(eeprom_settings.CAN_mode[i] == 0xFFFFFFFF) {eeprom_settings.CAN_mode[i] = CAN_MODE_SILENT; first = true;}
 8006a28:	2001      	movs	r0, #1
  if(eeprom_settings.start_address_csript == 0xFFFF) {eeprom_settings.start_address_csript = EEPROM_SCRIPT_ADDR; first = true;}
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	bf01      	itttt	eq
 8006a2e:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8006a32:	80e3      	strheq	r3, [r4, #6]
 8006a34:	2301      	moveq	r3, #1
 8006a36:	f88d 300e 	strbeq.w	r3, [sp, #14]
  if(eeprom_settings.numBus == 0xFF) {eeprom_settings.numBus = 0; first = true;}
 8006a3a:	7a23      	ldrb	r3, [r4, #8]
 8006a3c:	2bff      	cmp	r3, #255	; 0xff
 8006a3e:	bf01      	itttt	eq
 8006a40:	2300      	moveq	r3, #0
 8006a42:	7223      	strbeq	r3, [r4, #8]
 8006a44:	2301      	moveq	r3, #1
 8006a46:	f88d 300e 	strbeq.w	r3, [sp, #14]
  if(eeprom_settings.CAN_Speed[0] == 0xFFFFFFFF) {eeprom_settings.CAN_Speed[0] = 500000; first = true;}
 8006a4a:	68e3      	ldr	r3, [r4, #12]
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	bf01      	itttt	eq
 8006a50:	4b5f      	ldreq	r3, [pc, #380]	; (8006bd0 <main+0x258>)
 8006a52:	60e3      	streq	r3, [r4, #12]
 8006a54:	2301      	moveq	r3, #1
 8006a56:	f88d 300e 	strbeq.w	r3, [sp, #14]
  if(eeprom_settings.CAN_Speed[1] == 0xFFFFFFFF) {eeprom_settings.CAN_Speed[1] = 125000; first = true;}
 8006a5a:	6923      	ldr	r3, [r4, #16]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	bf01      	itttt	eq
 8006a60:	4b5c      	ldreq	r3, [pc, #368]	; (8006bd4 <main+0x25c>)
 8006a62:	6123      	streq	r3, [r4, #16]
 8006a64:	2301      	moveq	r3, #1
 8006a66:	f88d 300e 	strbeq.w	r3, [sp, #14]
  if(eeprom_settings.CAN_Speed[2] == 0xFFFFFFFF) {eeprom_settings.CAN_Speed[2] = 33333; first = true;}
 8006a6a:	6963      	ldr	r3, [r4, #20]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	bf01      	itttt	eq
 8006a70:	f248 2335 	movweq	r3, #33333	; 0x8235
 8006a74:	6163      	streq	r3, [r4, #20]
 8006a76:	2301      	moveq	r3, #1
 8006a78:	f88d 300e 	strbeq.w	r3, [sp, #14]
  if(eeprom_settings.CAN_Speed[3] == 0xFFFFFFFF) {eeprom_settings.CAN_Speed[3] = 10417; first = true;}
 8006a7c:	69a3      	ldr	r3, [r4, #24]
 8006a7e:	3301      	adds	r3, #1
 8006a80:	bf01      	itttt	eq
 8006a82:	f642 03b1 	movweq	r3, #10417	; 0x28b1
 8006a86:	61a3      	streq	r3, [r4, #24]
 8006a88:	2301      	moveq	r3, #1
 8006a8a:	f88d 300e 	strbeq.w	r3, [sp, #14]
{
 8006a8e:	2300      	movs	r3, #0
	  if(eeprom_settings.CAN_mode[i] == 0xFFFFFFFF) {eeprom_settings.CAN_mode[i] = CAN_MODE_SILENT; first = true;}
 8006a90:	f103 020c 	add.w	r2, r3, #12
 8006a94:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006a98:	6855      	ldr	r5, [r2, #4]
  for(int i=0; i<4;i++)
 8006a9a:	3301      	adds	r3, #1
	  if(eeprom_settings.CAN_mode[i] == 0xFFFFFFFF) {eeprom_settings.CAN_mode[i] = CAN_MODE_SILENT; first = true;}
 8006a9c:	3501      	adds	r5, #1
 8006a9e:	bf04      	itt	eq
 8006aa0:	6051      	streq	r1, [r2, #4]
 8006aa2:	f88d 000e 	strbeq.w	r0, [sp, #14]
  for(int i=0; i<4;i++)
 8006aa6:	2b04      	cmp	r3, #4
 8006aa8:	d1f2      	bne.n	8006a90 <main+0x118>
  if(eeprom_settings.UART_Speed == 0xFFFF) {eeprom_settings.UART_Speed = 115200; first = true;}
 8006aaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006aae:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	bf01      	itttt	eq
 8006ab4:	f44f 33e1 	moveq.w	r3, #115200	; 0x1c200
 8006ab8:	65e3      	streq	r3, [r4, #92]	; 0x5c
 8006aba:	2301      	moveq	r3, #1
 8006abc:	f88d 300e 	strbeq.w	r3, [sp, #14]
  if(eeprom_settings.fileOutputType > 10) {eeprom_settings.fileOutputType = CRTD_FILE; first = true;}
 8006ac0:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 8006ac4:	2b0a      	cmp	r3, #10
 8006ac6:	bf81      	itttt	hi
 8006ac8:	2303      	movhi	r3, #3
 8006aca:	f884 3064 	strbhi.w	r3, [r4, #100]	; 0x64
 8006ace:	2301      	movhi	r3, #1
 8006ad0:	f88d 300e 	strbhi.w	r3, [sp, #14]
  if(first == true) EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR, (uint8_t*)&eeprom_settings, sizeof(eeprom_settings));
 8006ad4:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d105      	bne.n	8006ae8 <main+0x170>
 8006adc:	2368      	movs	r3, #104	; 0x68
 8006ade:	4a3a      	ldr	r2, [pc, #232]	; (8006bc8 <main+0x250>)
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	483a      	ldr	r0, [pc, #232]	; (8006bcc <main+0x254>)
 8006ae4:	f7ff f9a0 	bl	8005e28 <EEPROM_Write>
  if(HAL_GPIO_ReadPin(BOOT1_GPIO_Port, BOOT1_Pin) == 1)
 8006ae8:	2104      	movs	r1, #4
 8006aea:	483b      	ldr	r0, [pc, #236]	; (8006bd8 <main+0x260>)
 8006aec:	f7fa fd1c 	bl	8001528 <HAL_GPIO_ReadPin>
 8006af0:	2801      	cmp	r0, #1
 8006af2:	d102      	bne.n	8006afa <main+0x182>
	  huart3.Init.BaudRate = (eeprom_settings.UART_Speed > 0 && eeprom_settings.UART_Speed < 10000000) ? eeprom_settings.UART_Speed : 115200;
 8006af4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006af8:	e007      	b.n	8006b0a <main+0x192>
 8006afa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d0f9      	beq.n	8006af4 <main+0x17c>
 8006b00:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006b02:	4b36      	ldr	r3, [pc, #216]	; (8006bdc <main+0x264>)
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d8f5      	bhi.n	8006af4 <main+0x17c>
 8006b08:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  HAL_UART_Init(&huart3);
 8006b0a:	482b      	ldr	r0, [pc, #172]	; (8006bb8 <main+0x240>)
	  huart3.Init.BaudRate = (eeprom_settings.UART_Speed > 0 && eeprom_settings.UART_Speed < 10000000) ? eeprom_settings.UART_Speed : 115200;
 8006b0c:	607b      	str	r3, [r7, #4]
  HAL_UART_Init(&huart3);
 8006b0e:	f7fb fc61 	bl	80023d4 <HAL_UART_Init>
  if(eeprom_settings.SD_autoconnect == 1)
 8006b12:	f894 6065 	ldrb.w	r6, [r4, #101]	; 0x65
 8006b16:	4d32      	ldr	r5, [pc, #200]	; (8006be0 <main+0x268>)
 8006b18:	b2f6      	uxtb	r6, r6
 8006b1a:	2e01      	cmp	r6, #1
 8006b1c:	d176      	bne.n	8006c0c <main+0x294>
		fresult = f_mount(&fs, "0:", 1);
 8006b1e:	4632      	mov	r2, r6
 8006b20:	4930      	ldr	r1, [pc, #192]	; (8006be4 <main+0x26c>)
 8006b22:	4831      	ldr	r0, [pc, #196]	; (8006be8 <main+0x270>)
 8006b24:	f7fc fd5e 	bl	80035e4 <f_mount>
 8006b28:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8006bf8 <main+0x280>
 8006b2c:	f888 0000 	strb.w	r0, [r8]
		if(fresult == FR_OK)
 8006b30:	2800      	cmp	r0, #0
 8006b32:	f040 80bc 	bne.w	8006cae <main+0x336>
			fresult = f_open(&fil, "script.txt", FA_READ);
 8006b36:	4632      	mov	r2, r6
 8006b38:	492c      	ldr	r1, [pc, #176]	; (8006bec <main+0x274>)
 8006b3a:	482d      	ldr	r0, [pc, #180]	; (8006bf0 <main+0x278>)
			conf.sd_card_avalible = true;
 8006b3c:	f885 602c 	strb.w	r6, [r5, #44]	; 0x2c
			fresult = f_open(&fil, "script.txt", FA_READ);
 8006b40:	f7fc fd86 	bl	8003650 <f_open>
 8006b44:	f888 0000 	strb.w	r0, [r8]
			if(fresult == FR_OK)
 8006b48:	2800      	cmp	r0, #0
 8006b4a:	d15f      	bne.n	8006c0c <main+0x294>
					if(f_gets((char*)debug_buf, sizeof(debug_buf), &fil) != 0)
 8006b4c:	4e29      	ldr	r6, [pc, #164]	; (8006bf4 <main+0x27c>)
							if(debug_buf[i] == ' ' || debug_buf[i] == '#' || debug_buf[i] == '\r')
 8006b4e:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8006bfc <main+0x284>
					if(f_gets((char*)debug_buf, sizeof(debug_buf), &fil) != 0)
 8006b52:	4a27      	ldr	r2, [pc, #156]	; (8006bf0 <main+0x278>)
 8006b54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006b58:	4826      	ldr	r0, [pc, #152]	; (8006bf4 <main+0x27c>)
 8006b5a:	f7fd f98d 	bl	8003e78 <f_gets>
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	d04e      	beq.n	8006c00 <main+0x288>
						uint8_t str_len = strlen((char*)debug_buf);
 8006b62:	4630      	mov	r0, r6
 8006b64:	f7f9 faf2 	bl	800014c <strlen>
						for(int i = 0; i < str_len; i++)
 8006b68:	2200      	movs	r2, #0
 8006b6a:	b2c1      	uxtb	r1, r0
 8006b6c:	4291      	cmp	r1, r2
 8006b6e:	dd0c      	ble.n	8006b8a <main+0x212>
							if(debug_buf[i] == ' ' || debug_buf[i] == '#' || debug_buf[i] == '\r')
 8006b70:	5cb3      	ldrb	r3, [r6, r2]
 8006b72:	1c50      	adds	r0, r2, #1
 8006b74:	3b0d      	subs	r3, #13
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	2b16      	cmp	r3, #22
 8006b7a:	d813      	bhi.n	8006ba4 <main+0x22c>
 8006b7c:	fa28 f303 	lsr.w	r3, r8, r3
 8006b80:	07db      	lsls	r3, r3, #31
 8006b82:	d50f      	bpl.n	8006ba4 <main+0x22c>
								debug_buf[i] = '\r';
 8006b84:	230d      	movs	r3, #13
								str_len = i + 1;
 8006b86:	b2c1      	uxtb	r1, r0
								debug_buf[i] = '\r';
 8006b88:	54b3      	strb	r3, [r6, r2]
						if(debug_buf[str_len-1] == '\n') debug_buf[str_len-1] = '\r';
 8006b8a:	1e4a      	subs	r2, r1, #1
 8006b8c:	5cb3      	ldrb	r3, [r6, r2]
 8006b8e:	4608      	mov	r0, r1
 8006b90:	2b0a      	cmp	r3, #10
 8006b92:	d109      	bne.n	8006ba8 <main+0x230>
 8006b94:	230d      	movs	r3, #13
 8006b96:	54b3      	strb	r3, [r6, r2]
						if(str_len > 1)
 8006b98:	2901      	cmp	r1, #1
 8006b9a:	d9da      	bls.n	8006b52 <main+0x1da>
							copy_script(debug_buf, str_len);
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	f7fd fd07 	bl	80045b0 <copy_script>
 8006ba2:	e7d6      	b.n	8006b52 <main+0x1da>
						for(int i = 0; i < str_len; i++)
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	e7e1      	b.n	8006b6c <main+0x1f4>
						else if(debug_buf[str_len-1] != '\r') debug_buf[str_len++] = '\r';
 8006ba8:	2b0d      	cmp	r3, #13
 8006baa:	bf1f      	itttt	ne
 8006bac:	230d      	movne	r3, #13
 8006bae:	3101      	addne	r1, #1
 8006bb0:	b2c9      	uxtbne	r1, r1
 8006bb2:	5433      	strbne	r3, [r6, r0]
 8006bb4:	e7f0      	b.n	8006b98 <main+0x220>
 8006bb6:	bf00      	nop
 8006bb8:	200034ec 	.word	0x200034ec
 8006bbc:	20002f70 	.word	0x20002f70
 8006bc0:	200035f8 	.word	0x200035f8
 8006bc4:	20002f74 	.word	0x20002f74
 8006bc8:	20000d58 	.word	0x20000d58
 8006bcc:	20003438 	.word	0x20003438
 8006bd0:	0007a120 	.word	0x0007a120
 8006bd4:	0001e848 	.word	0x0001e848
 8006bd8:	40010c00 	.word	0x40010c00
 8006bdc:	0098967f 	.word	0x0098967f
 8006be0:	20000168 	.word	0x20000168
 8006be4:	080080a4 	.word	0x080080a4
 8006be8:	20002618 	.word	0x20002618
 8006bec:	08008576 	.word	0x08008576
 8006bf0:	20002f78 	.word	0x20002f78
 8006bf4:	20002218 	.word	0x20002218
 8006bf8:	20000119 	.word	0x20000119
 8006bfc:	00480001 	.word	0x00480001
						debug_buf[0] = 0xFF;
 8006c00:	23ff      	movs	r3, #255	; 0xff
						copy_script(debug_buf, 1);
 8006c02:	2101      	movs	r1, #1
 8006c04:	48c2      	ldr	r0, [pc, #776]	; (8006f10 <main+0x598>)
						debug_buf[0] = 0xFF;
 8006c06:	7033      	strb	r3, [r6, #0]
						copy_script(debug_buf, 1);
 8006c08:	f7fd fcd2 	bl	80045b0 <copy_script>
  conf.script_run = true;
 8006c0c:	2301      	movs	r3, #1
  conf.script_address = eeprom_settings.start_address_csript;
 8006c0e:	88e2      	ldrh	r2, [r4, #6]
  conf.script_run = true;
 8006c10:	722b      	strb	r3, [r5, #8]
  conf.script_address = eeprom_settings.start_address_csript;
 8006c12:	816a      	strh	r2, [r5, #10]
  conf.scpipt_saving = false;
 8006c14:	2300      	movs	r3, #0
  conf.script_loop_address = 0xFFFF;
 8006c16:	f64f 72ff 	movw	r2, #65535	; 0xffff
  SetFilterCAN(0,0,CAN_FILTERMODE_IDMASK,0);
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	4618      	mov	r0, r3
  conf.script_loop_address = 0xFFFF;
 8006c1e:	81aa      	strh	r2, [r5, #12]
  SetFilterCAN(0,0,CAN_FILTERMODE_IDMASK,0);
 8006c20:	461a      	mov	r2, r3
  conf.scpipt_saving = false;
 8006c22:	71eb      	strb	r3, [r5, #7]
  SetFilterCAN(0,0,CAN_FILTERMODE_IDMASK,0);
 8006c24:	f7fd fc6e 	bl	8004504 <SetFilterCAN>
  Change_CAN_channel();
 8006c28:	f7fd fd18 	bl	800465c <Change_CAN_channel>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8006c2c:	683a      	ldr	r2, [r7, #0]
		if(HAL_GPIO_ReadPin(TX_LED_GPIO_Port, TX_LED_Pin) == GPIO_PIN_SET)
 8006c2e:	4eb9      	ldr	r6, [pc, #740]	; (8006f14 <main+0x59c>)
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8006c30:	68d3      	ldr	r3, [r2, #12]
			if(HAL_GetTick() - time_stamp_SAVE >= LOG_FILE_SAVE_TIMEOUT
 8006c32:	f8df a32c 	ldr.w	sl, [pc, #812]	; 8006f60 <main+0x5e8>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8006c36:	f043 0320 	orr.w	r3, r3, #32
 8006c3a:	60d3      	str	r3, [r2, #12]
	  while(uart_rx_pointer_r != uart_rx_pointer_w) // Buffer UART RX reading
 8006c3c:	4ab6      	ldr	r2, [pc, #728]	; (8006f18 <main+0x5a0>)
 8006c3e:	49b7      	ldr	r1, [pc, #732]	; (8006f1c <main+0x5a4>)
 8006c40:	6813      	ldr	r3, [r2, #0]
 8006c42:	6809      	ldr	r1, [r1, #0]
 8006c44:	428b      	cmp	r3, r1
 8006c46:	d13b      	bne.n	8006cc0 <main+0x348>
	  if(conf.script_run == true)
 8006c48:	7a2b      	ldrb	r3, [r5, #8]
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	f040 815c 	bne.w	8006f08 <main+0x590>
		  if(conf.script_delay_active && HAL_GetTick() - conf.script_timestamp < conf.script_delay)
 8006c50:	7e2b      	ldrb	r3, [r5, #24]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d13d      	bne.n	8006cd2 <main+0x35a>
			  conf.script_delay_active = false;
 8006c56:	2700      	movs	r7, #0
			  EEPROM_Read(&hspi2, conf.script_address, &in_byte, 1);
 8006c58:	f10d 020f 	add.w	r2, sp, #15
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	8969      	ldrh	r1, [r5, #10]
 8006c60:	48af      	ldr	r0, [pc, #700]	; (8006f20 <main+0x5a8>)
			  conf.script_delay_active = false;
 8006c62:	762f      	strb	r7, [r5, #24]
			  EEPROM_Read(&hspi2, conf.script_address, &in_byte, 1);
 8006c64:	f7ff f8a8 	bl	8005db8 <EEPROM_Read>
			  if(in_byte == CR)
 8006c68:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8006c6c:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 8006f64 <main+0x5ec>
 8006c70:	2a0d      	cmp	r2, #13
 8006c72:	f040 8126 	bne.w	8006ec2 <main+0x54a>
				  exec_usb_cmd(script_buf);
 8006c76:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 8006f5c <main+0x5e4>
 8006c7a:	4648      	mov	r0, r9
 8006c7c:	f7fd feaa 	bl	80049d4 <exec_usb_cmd>
					  script_buf[script_buf_pointer] = 0;
 8006c80:	463a      	mov	r2, r7
 8006c82:	f898 3000 	ldrb.w	r3, [r8]
 8006c86:	3301      	adds	r3, #1
 8006c88:	444b      	add	r3, r9
 8006c8a:	f109 0901 	add.w	r9, r9, #1
				  for(;script_buf_pointer > 0; script_buf_pointer--)
 8006c8e:	454b      	cmp	r3, r9
 8006c90:	f040 8110 	bne.w	8006eb4 <main+0x53c>
 8006c94:	b117      	cbz	r7, 8006c9c <main+0x324>
 8006c96:	2300      	movs	r3, #0
 8006c98:	f888 3000 	strb.w	r3, [r8]
				  if(conf.script_address < eeprom_settings.eeprom_size-1) conf.script_address++;
 8006c9c:	8862      	ldrh	r2, [r4, #2]
 8006c9e:	896b      	ldrh	r3, [r5, #10]
 8006ca0:	3a01      	subs	r2, #1
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	f280 810a 	bge.w	8006ebc <main+0x544>
 8006ca8:	3301      	adds	r3, #1
					  conf.script_address = eeprom_settings.start_address_csript;
 8006caa:	816b      	strh	r3, [r5, #10]
 8006cac:	e018      	b.n	8006ce0 <main+0x368>
			f_mount(0, "0:", 1);
 8006cae:	4632      	mov	r2, r6
 8006cb0:	499c      	ldr	r1, [pc, #624]	; (8006f24 <main+0x5ac>)
 8006cb2:	2000      	movs	r0, #0
 8006cb4:	f7fc fc96 	bl	80035e4 <f_mount>
			disk.is_initialized[0] = 0; // Reset flag of initialized
 8006cb8:	2200      	movs	r2, #0
 8006cba:	4b9b      	ldr	r3, [pc, #620]	; (8006f28 <main+0x5b0>)
 8006cbc:	701a      	strb	r2, [r3, #0]
 8006cbe:	e7a5      	b.n	8006c0c <main+0x294>
		  uart_rx_pointer_r = (uart_rx_pointer_r + 1) & 1023;
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cc6:	6013      	str	r3, [r2, #0]
		  Check_Command(uart_rx_bufer[uart_rx_pointer_r]);
 8006cc8:	4a98      	ldr	r2, [pc, #608]	; (8006f2c <main+0x5b4>)
 8006cca:	5cd0      	ldrb	r0, [r2, r3]
 8006ccc:	f7fe fbaa 	bl	8005424 <Check_Command>
 8006cd0:	e7b4      	b.n	8006c3c <main+0x2c4>
		  if(conf.script_delay_active && HAL_GetTick() - conf.script_timestamp < conf.script_delay)
 8006cd2:	f7f9 fd79 	bl	80007c8 <HAL_GetTick>
 8006cd6:	692b      	ldr	r3, [r5, #16]
 8006cd8:	1ac0      	subs	r0, r0, r3
 8006cda:	696b      	ldr	r3, [r5, #20]
 8006cdc:	4298      	cmp	r0, r3
 8006cde:	d2ba      	bcs.n	8006c56 <main+0x2de>
		if(HAL_GetTick() - time_stamp_UART >= 20 && uart_busy == 0)
 8006ce0:	f7f9 fd72 	bl	80007c8 <HAL_GetTick>
 8006ce4:	f04f 0900 	mov.w	r9, #0
 8006ce8:	4f91      	ldr	r7, [pc, #580]	; (8006f30 <main+0x5b8>)
 8006cea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cee:	1a80      	subs	r0, r0, r2
 8006cf0:	eb69 0103 	sbc.w	r1, r9, r3
 8006cf4:	2900      	cmp	r1, #0
 8006cf6:	bf08      	it	eq
 8006cf8:	2814      	cmpeq	r0, #20
 8006cfa:	d30a      	bcc.n	8006d12 <main+0x39a>
 8006cfc:	4b8d      	ldr	r3, [pc, #564]	; (8006f34 <main+0x5bc>)
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	f003 08ff 	and.w	r8, r3, #255	; 0xff
 8006d04:	b92b      	cbnz	r3, 8006d12 <main+0x39a>
			time_stamp_UART = HAL_GetTick();
 8006d06:	f7f9 fd5f 	bl	80007c8 <HAL_GetTick>
 8006d0a:	e9c7 0800 	strd	r0, r8, [r7]
			UART_Check_Data_Ready();
 8006d0e:	f7ff fccf 	bl	80066b0 <UART_Check_Data_Ready>
		if(HAL_GetTick() - time_stamp_LED >= 500)
 8006d12:	f7f9 fd59 	bl	80007c8 <HAL_GetTick>
 8006d16:	f04f 0900 	mov.w	r9, #0
 8006d1a:	4f87      	ldr	r7, [pc, #540]	; (8006f38 <main+0x5c0>)
 8006d1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d20:	1a80      	subs	r0, r0, r2
 8006d22:	eb69 0103 	sbc.w	r1, r9, r3
 8006d26:	2900      	cmp	r1, #0
 8006d28:	bf08      	it	eq
 8006d2a:	f5b0 7ffa 	cmpeq.w	r0, #500	; 0x1f4
 8006d2e:	d309      	bcc.n	8006d44 <main+0x3cc>
			time_stamp_LED = HAL_GetTick();
 8006d30:	f7f9 fd4a 	bl	80007c8 <HAL_GetTick>
 8006d34:	2300      	movs	r3, #0
 8006d36:	6038      	str	r0, [r7, #0]
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8006d38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006d3c:	487f      	ldr	r0, [pc, #508]	; (8006f3c <main+0x5c4>)
			time_stamp_LED = HAL_GetTick();
 8006d3e:	607b      	str	r3, [r7, #4]
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8006d40:	f7fa fbfd 	bl	800153e <HAL_GPIO_TogglePin>
		if(conf.sd_card_avalible == true)
 8006d44:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d162      	bne.n	8006e12 <main+0x49a>
			buff_stat = CAN_Log_Buffer_pull();
 8006d4c:	f7fd fba6 	bl	800449c <CAN_Log_Buffer_pull>
 8006d50:	4607      	mov	r7, r0
			if(HAL_GetTick() - time_stamp_SAVE >= LOG_FILE_SAVE_TIMEOUT
 8006d52:	f7f9 fd39 	bl	80007c8 <HAL_GetTick>
 8006d56:	e9da 2300 	ldrd	r2, r3, [sl]
 8006d5a:	f04f 0900 	mov.w	r9, #0
 8006d5e:	1a80      	subs	r0, r0, r2
 8006d60:	eb69 0103 	sbc.w	r1, r9, r3
 8006d64:	2300      	movs	r3, #0
 8006d66:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8006d6a:	428b      	cmp	r3, r1
 8006d6c:	bf08      	it	eq
 8006d6e:	4282      	cmpeq	r2, r0
 8006d70:	d307      	bcc.n	8006d82 <main+0x40a>
					|| ((conf.state == IDLE_ST || conf.loger_run == false) && buff_stat == HAL_BUSY))
 8006d72:	782b      	ldrb	r3, [r5, #0]
 8006d74:	b11b      	cbz	r3, 8006d7e <main+0x406>
 8006d76:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d149      	bne.n	8006e12 <main+0x49a>
 8006d7e:	2f02      	cmp	r7, #2
 8006d80:	d147      	bne.n	8006e12 <main+0x49a>
				time_stamp_SAVE = HAL_GetTick();
 8006d82:	f7f9 fd21 	bl	80007c8 <HAL_GetTick>
 8006d86:	2300      	movs	r3, #0
 8006d88:	f8ca 3004 	str.w	r3, [sl, #4]
				if(f_size(&fil) != 0)
 8006d8c:	4b6c      	ldr	r3, [pc, #432]	; (8006f40 <main+0x5c8>)
				time_stamp_SAVE = HAL_GetTick();
 8006d8e:	f8ca 0000 	str.w	r0, [sl]
				if(f_size(&fil) != 0)
 8006d92:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8006d96:	2a00      	cmp	r2, #0
 8006d98:	d03b      	beq.n	8006e12 <main+0x49a>
					fresult = f_close(&fil);
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	9301      	str	r3, [sp, #4]
 8006d9e:	f7fc ff74 	bl	8003c8a <f_close>
					if(conf.loger_run == true)
 8006da2:	f895 202d 	ldrb.w	r2, [r5, #45]	; 0x2d
					fresult = f_close(&fil);
 8006da6:	f8df b1c0 	ldr.w	fp, [pc, #448]	; 8006f68 <main+0x5f0>
					if(conf.loger_run == true)
 8006daa:	2a01      	cmp	r2, #1
					fresult = f_close(&fil);
 8006dac:	f88b 0000 	strb.w	r0, [fp]
 8006db0:	465f      	mov	r7, fp
					if(conf.loger_run == true)
 8006db2:	d128      	bne.n	8006e06 <main+0x48e>
							  Generate_Next_FileName(filename, pathname);
 8006db4:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 8006f6c <main+0x5f4>
 8006db8:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 8006f70 <main+0x5f8>
 8006dbc:	4641      	mov	r1, r8
 8006dbe:	4648      	mov	r0, r9
 8006dc0:	f7fd f8b0 	bl	8003f24 <Generate_Next_FileName>
							  fresult = f_open(&fil, (const TCHAR*)filename, FA_WRITE | FA_CREATE_NEW | FA_CREATE_ALWAYS);
 8006dc4:	220e      	movs	r2, #14
 8006dc6:	4649      	mov	r1, r9
 8006dc8:	9801      	ldr	r0, [sp, #4]
 8006dca:	f7fc fc41 	bl	8003650 <f_open>
							  if(fresult == FR_DENIED) // Full_directory
 8006dce:	2807      	cmp	r0, #7
							  fresult = f_open(&fil, (const TCHAR*)filename, FA_WRITE | FA_CREATE_NEW | FA_CREATE_ALWAYS);
 8006dd0:	7038      	strb	r0, [r7, #0]
							  if(fresult == FR_DENIED) // Full_directory
 8006dd2:	d115      	bne.n	8006e00 <main+0x488>
						        		Generate_Next_Path(pathname);
 8006dd4:	4640      	mov	r0, r8
 8006dd6:	f7fd f909 	bl	8003fec <Generate_Next_Path>
						        		fresult = f_mkdir((TCHAR*)pathname);
 8006dda:	4640      	mov	r0, r8
 8006ddc:	f7fc ff66 	bl	8003cac <f_mkdir>
						        	while(fresult == FR_EXIST);
 8006de0:	2808      	cmp	r0, #8
						        		fresult = f_mkdir((TCHAR*)pathname);
 8006de2:	7038      	strb	r0, [r7, #0]
						        	while(fresult == FR_EXIST);
 8006de4:	d0f6      	beq.n	8006dd4 <main+0x45c>
						        	if(fresult != FR_OK) return ERROR;
 8006de6:	2800      	cmp	r0, #0
 8006de8:	f040 80fc 	bne.w	8006fe4 <main+0x66c>
						        	Generate_Next_FileName(filename, pathname);
 8006dec:	4641      	mov	r1, r8
 8006dee:	4648      	mov	r0, r9
 8006df0:	f7fd f898 	bl	8003f24 <Generate_Next_FileName>
						        	fresult = f_open(&fil, (const TCHAR*)filename, FA_WRITE | FA_CREATE_NEW | FA_CREATE_ALWAYS);
 8006df4:	220e      	movs	r2, #14
 8006df6:	4649      	mov	r1, r9
 8006df8:	9801      	ldr	r0, [sp, #4]
 8006dfa:	f7fc fc29 	bl	8003650 <f_open>
 8006dfe:	7038      	strb	r0, [r7, #0]
						  while(fresult == FR_EXIST);
 8006e00:	783b      	ldrb	r3, [r7, #0]
 8006e02:	2b08      	cmp	r3, #8
 8006e04:	d0da      	beq.n	8006dbc <main+0x444>
					if(fresult != FR_OK) conf.sd_card_avalible = false; //TODO flex. All errors disable card
 8006e06:	f89b 3000 	ldrb.w	r3, [fp]
 8006e0a:	b113      	cbz	r3, 8006e12 <main+0x49a>
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
		if(Button_rutine(&button_var, HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == 1) == DOUBLE_CLICKED)
 8006e12:	2102      	movs	r1, #2
 8006e14:	484b      	ldr	r0, [pc, #300]	; (8006f44 <main+0x5cc>)
 8006e16:	f7fa fb87 	bl	8001528 <HAL_GPIO_ReadPin>
 8006e1a:	1e43      	subs	r3, r0, #1
 8006e1c:	4259      	negs	r1, r3
 8006e1e:	4159      	adcs	r1, r3
 8006e20:	4849      	ldr	r0, [pc, #292]	; (8006f48 <main+0x5d0>)
 8006e22:	f7fe fe2d 	bl	8005a80 <Button_rutine>
 8006e26:	2805      	cmp	r0, #5
 8006e28:	d101      	bne.n	8006e2e <main+0x4b6>
			Next_CAN_channel();
 8006e2a:	f7fe fe1b 	bl	8005a64 <Next_CAN_channel>
		if(HAL_GPIO_ReadPin(RX_LED_GPIO_Port, RX_LED_Pin) == GPIO_PIN_SET)
 8006e2e:	2108      	movs	r1, #8
 8006e30:	4844      	ldr	r0, [pc, #272]	; (8006f44 <main+0x5cc>)
 8006e32:	f7fa fb79 	bl	8001528 <HAL_GPIO_ReadPin>
 8006e36:	2801      	cmp	r0, #1
 8006e38:	d10c      	bne.n	8006e54 <main+0x4dc>
			if(rx_led_z1 == 0)
 8006e3a:	f8df 8138 	ldr.w	r8, [pc, #312]	; 8006f74 <main+0x5fc>
 8006e3e:	4f43      	ldr	r7, [pc, #268]	; (8006f4c <main+0x5d4>)
 8006e40:	f898 3000 	ldrb.w	r3, [r8]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f040 809b 	bne.w	8006f80 <main+0x608>
				rx_led_z1 = 1;
 8006e4a:	f888 0000 	strb.w	r0, [r8]
				rx_led_ts = HAL_GetTick();
 8006e4e:	f7f9 fcbb 	bl	80007c8 <HAL_GetTick>
 8006e52:	6038      	str	r0, [r7, #0]
		if(HAL_GPIO_ReadPin(TX_LED_GPIO_Port, TX_LED_Pin) == GPIO_PIN_SET)
 8006e54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006e58:	4630      	mov	r0, r6
 8006e5a:	f7fa fb65 	bl	8001528 <HAL_GPIO_ReadPin>
 8006e5e:	2801      	cmp	r0, #1
 8006e60:	d10b      	bne.n	8006e7a <main+0x502>
			if(tx_led_z1 == 0)
 8006e62:	4f3b      	ldr	r7, [pc, #236]	; (8006f50 <main+0x5d8>)
 8006e64:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8006f78 <main+0x600>
 8006e68:	783b      	ldrb	r3, [r7, #0]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	f040 8098 	bne.w	8006fa0 <main+0x628>
				tx_led_z1 = 1;
 8006e70:	7038      	strb	r0, [r7, #0]
				tx_led_ts = HAL_GetTick();
 8006e72:	f7f9 fca9 	bl	80007c8 <HAL_GetTick>
 8006e76:	f8c8 0000 	str.w	r0, [r8]
		if(HAL_GPIO_ReadPin(ERROR_LED_GPIO_Port, ERROR_LED_Pin) == GPIO_PIN_SET)
 8006e7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e7e:	4630      	mov	r0, r6
 8006e80:	f7fa fb52 	bl	8001528 <HAL_GPIO_ReadPin>
 8006e84:	2801      	cmp	r0, #1
 8006e86:	4681      	mov	r9, r0
 8006e88:	f47f aed8 	bne.w	8006c3c <main+0x2c4>
			if(HAL_CAN_GetError(&hcan) == HAL_CAN_ERROR_BOF) break;
 8006e8c:	4831      	ldr	r0, [pc, #196]	; (8006f54 <main+0x5dc>)
 8006e8e:	f7f9 fff3 	bl	8000e78 <HAL_CAN_GetError>
 8006e92:	2804      	cmp	r0, #4
 8006e94:	f000 80aa 	beq.w	8006fec <main+0x674>
			if(error_led_z1 == 0)
 8006e98:	4f2f      	ldr	r7, [pc, #188]	; (8006f58 <main+0x5e0>)
 8006e9a:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8006f7c <main+0x604>
 8006e9e:	783b      	ldrb	r3, [r7, #0]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f040 808e 	bne.w	8006fc2 <main+0x64a>
				error_led_z1 = 1;
 8006ea6:	f887 9000 	strb.w	r9, [r7]
				error_led_ts = HAL_GetTick();
 8006eaa:	f7f9 fc8d 	bl	80007c8 <HAL_GetTick>
 8006eae:	f8c8 0000 	str.w	r0, [r8]
 8006eb2:	e6c3      	b.n	8006c3c <main+0x2c4>
					  script_buf[script_buf_pointer] = 0;
 8006eb4:	f803 2d01 	strb.w	r2, [r3, #-1]!
 8006eb8:	2701      	movs	r7, #1
 8006eba:	e6e8      	b.n	8006c8e <main+0x316>
				  else conf.script_run = false;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	722b      	strb	r3, [r5, #8]
 8006ec0:	e70e      	b.n	8006ce0 <main+0x368>
			  else if(in_byte == 0xFF)
 8006ec2:	2aff      	cmp	r2, #255	; 0xff
 8006ec4:	d10e      	bne.n	8006ee4 <main+0x56c>
				  if(conf.script_loop_address >= eeprom_settings.start_address_csript && conf.script_loop_address != 0xFFFF)
 8006ec6:	89ab      	ldrh	r3, [r5, #12]
 8006ec8:	88e2      	ldrh	r2, [r4, #6]
				  script_buf_pointer = 0;
 8006eca:	f888 7000 	strb.w	r7, [r8]
				  if(conf.script_loop_address >= eeprom_settings.start_address_csript && conf.script_loop_address != 0xFFFF)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d304      	bcc.n	8006edc <main+0x564>
 8006ed2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	f47f aee7 	bne.w	8006caa <main+0x332>
					  conf.script_run = false;
 8006edc:	2300      	movs	r3, #0
 8006ede:	722b      	strb	r3, [r5, #8]
					  conf.script_address = eeprom_settings.start_address_csript;
 8006ee0:	88e3      	ldrh	r3, [r4, #6]
 8006ee2:	e6e2      	b.n	8006caa <main+0x332>
				  script_buf[script_buf_pointer] = in_byte;
 8006ee4:	f898 3000 	ldrb.w	r3, [r8]
 8006ee8:	491c      	ldr	r1, [pc, #112]	; (8006f5c <main+0x5e4>)
 8006eea:	54ca      	strb	r2, [r1, r3]
				  if(conf.script_address < (eeprom_settings.eeprom_size-1) && script_buf_pointer < CMD_BUFFER_LENGTH) conf.script_address++;
 8006eec:	8861      	ldrh	r1, [r4, #2]
 8006eee:	896a      	ldrh	r2, [r5, #10]
				  script_buf_pointer++;
 8006ef0:	3301      	adds	r3, #1
				  if(conf.script_address < (eeprom_settings.eeprom_size-1) && script_buf_pointer < CMD_BUFFER_LENGTH) conf.script_address++;
 8006ef2:	3901      	subs	r1, #1
				  script_buf_pointer++;
 8006ef4:	b2db      	uxtb	r3, r3
				  if(conf.script_address < (eeprom_settings.eeprom_size-1) && script_buf_pointer < CMD_BUFFER_LENGTH) conf.script_address++;
 8006ef6:	428a      	cmp	r2, r1
				  script_buf_pointer++;
 8006ef8:	f888 3000 	strb.w	r3, [r8]
				  if(conf.script_address < (eeprom_settings.eeprom_size-1) && script_buf_pointer < CMD_BUFFER_LENGTH) conf.script_address++;
 8006efc:	dade      	bge.n	8006ebc <main+0x544>
 8006efe:	2b1d      	cmp	r3, #29
 8006f00:	d8dc      	bhi.n	8006ebc <main+0x544>
 8006f02:	3201      	adds	r2, #1
 8006f04:	816a      	strh	r2, [r5, #10]
 8006f06:	e6eb      	b.n	8006ce0 <main+0x368>
		  conf.script_delay_active = false;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	762b      	strb	r3, [r5, #24]
 8006f0c:	e6e8      	b.n	8006ce0 <main+0x368>
 8006f0e:	bf00      	nop
 8006f10:	20002218 	.word	0x20002218
 8006f14:	40010800 	.word	0x40010800
 8006f18:	20000148 	.word	0x20000148
 8006f1c:	2000014c 	.word	0x2000014c
 8006f20:	20003438 	.word	0x20003438
 8006f24:	080080a4 	.word	0x080080a4
 8006f28:	200000e4 	.word	0x200000e4
 8006f2c:	20002a48 	.word	0x20002a48
 8006f30:	20000138 	.word	0x20000138
 8006f34:	20000146 	.word	0x20000146
 8006f38:	20000128 	.word	0x20000128
 8006f3c:	40011000 	.word	0x40011000
 8006f40:	20002f78 	.word	0x20002f78
 8006f44:	40010c00 	.word	0x40010c00
 8006f48:	20002f68 	.word	0x20002f68
 8006f4c:	2000011c 	.word	0x2000011c
 8006f50:	20000144 	.word	0x20000144
 8006f54:	20001908 	.word	0x20001908
 8006f58:	20000118 	.word	0x20000118
 8006f5c:	20002e48 	.word	0x20002e48
 8006f60:	20000130 	.word	0x20000130
 8006f64:	20000121 	.word	0x20000121
 8006f68:	20000119 	.word	0x20000119
 8006f6c:	20000020 	.word	0x20000020
 8006f70:	20000009 	.word	0x20000009
 8006f74:	20000120 	.word	0x20000120
 8006f78:	20000140 	.word	0x20000140
 8006f7c:	20000114 	.word	0x20000114
			else if(HAL_GetTick() - rx_led_ts > 3)
 8006f80:	f7f9 fc22 	bl	80007c8 <HAL_GetTick>
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	1ac0      	subs	r0, r0, r3
 8006f88:	2803      	cmp	r0, #3
 8006f8a:	f67f af63 	bls.w	8006e54 <main+0x4dc>
				HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_RESET);
 8006f8e:	2200      	movs	r2, #0
 8006f90:	2108      	movs	r1, #8
 8006f92:	4817      	ldr	r0, [pc, #92]	; (8006ff0 <main+0x678>)
 8006f94:	f7fa face 	bl	8001534 <HAL_GPIO_WritePin>
				rx_led_z1 = 0;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	f888 3000 	strb.w	r3, [r8]
 8006f9e:	e756      	b.n	8006e4e <main+0x4d6>
			else if(HAL_GetTick() - tx_led_ts > 3)
 8006fa0:	f7f9 fc12 	bl	80007c8 <HAL_GetTick>
 8006fa4:	f8d8 3000 	ldr.w	r3, [r8]
 8006fa8:	1ac0      	subs	r0, r0, r3
 8006faa:	2803      	cmp	r0, #3
 8006fac:	f67f af65 	bls.w	8006e7a <main+0x502>
				HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_RESET);
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006fb6:	4630      	mov	r0, r6
 8006fb8:	f7fa fabc 	bl	8001534 <HAL_GPIO_WritePin>
				tx_led_z1 = 0;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	703b      	strb	r3, [r7, #0]
 8006fc0:	e75b      	b.n	8006e7a <main+0x502>
			else if(HAL_GetTick() - error_led_ts > 100)
 8006fc2:	f7f9 fc01 	bl	80007c8 <HAL_GetTick>
 8006fc6:	f8d8 3000 	ldr.w	r3, [r8]
 8006fca:	1ac0      	subs	r0, r0, r3
 8006fcc:	2864      	cmp	r0, #100	; 0x64
 8006fce:	f67f ae35 	bls.w	8006c3c <main+0x2c4>
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006fd8:	4630      	mov	r0, r6
 8006fda:	f7fa faab 	bl	8001534 <HAL_GPIO_WritePin>
				error_led_z1 = 0;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	703b      	strb	r3, [r7, #0]
 8006fe2:	e62b      	b.n	8006c3c <main+0x2c4>
						        	if(fresult != FR_OK) return ERROR;
 8006fe4:	2007      	movs	r0, #7
}
 8006fe6:	b005      	add	sp, #20
 8006fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fec:	2000      	movs	r0, #0
 8006fee:	e7fa      	b.n	8006fe6 <main+0x66e>
 8006ff0:	40010c00 	.word	0x40010c00

08006ff4 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006ff4:	4770      	bx	lr
	...

08006ff8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8006ff8:	b508      	push	{r3, lr}

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8006ffa:	f04f 33ff 	mov.w	r3, #4294967295
  hrtc.Instance = RTC;
 8006ffe:	4807      	ldr	r0, [pc, #28]	; (800701c <MX_RTC_Init+0x24>)
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8007000:	4a07      	ldr	r2, [pc, #28]	; (8007020 <MX_RTC_Init+0x28>)
 8007002:	e9c0 2300 	strd	r2, r3, [r0]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8007006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800700a:	6083      	str	r3, [r0, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800700c:	f7fa fe6e 	bl	8001cec <HAL_RTC_Init>
 8007010:	b118      	cbz	r0, 800701a <MX_RTC_Init+0x22>
  {
    Error_Handler();
  }

}
 8007012:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8007016:	f7ff bfed 	b.w	8006ff4 <Error_Handler>
}
 800701a:	bd08      	pop	{r3, pc}
 800701c:	20003424 	.word	0x20003424
 8007020:	40002800 	.word	0x40002800

08007024 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8007024:	b507      	push	{r0, r1, r2, lr}

  if(rtcHandle->Instance==RTC)
 8007026:	4b0b      	ldr	r3, [pc, #44]	; (8007054 <HAL_RTC_MspInit+0x30>)
 8007028:	6802      	ldr	r2, [r0, #0]
 800702a:	429a      	cmp	r2, r3
 800702c:	d10e      	bne.n	800704c <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800702e:	f7fa fa8d 	bl	800154c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8007032:	4b09      	ldr	r3, [pc, #36]	; (8007058 <HAL_RTC_MspInit+0x34>)
 8007034:	69da      	ldr	r2, [r3, #28]
 8007036:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800703a:	61da      	str	r2, [r3, #28]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800703c:	2201      	movs	r2, #1
    __HAL_RCC_BKP_CLK_ENABLE();
 800703e:	69db      	ldr	r3, [r3, #28]
 8007040:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007044:	9301      	str	r3, [sp, #4]
 8007046:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_RTC_ENABLE();
 8007048:	4b04      	ldr	r3, [pc, #16]	; (800705c <HAL_RTC_MspInit+0x38>)
 800704a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800704c:	b003      	add	sp, #12
 800704e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007052:	bf00      	nop
 8007054:	40002800 	.word	0x40002800
 8007058:	40021000 	.word	0x40021000
 800705c:	4242043c 	.word	0x4242043c

08007060 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8007060:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8007062:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 8007066:	480d      	ldr	r0, [pc, #52]	; (800709c <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8007068:	4a0d      	ldr	r2, [pc, #52]	; (80070a0 <MX_SPI1_Init+0x40>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800706a:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800706e:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8007072:	2300      	movs	r3, #0
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8007074:	2220      	movs	r2, #32
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8007076:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800707a:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800707e:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007082:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8007084:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8007086:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 800708a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800708c:	f7fa feee 	bl	8001e6c <HAL_SPI_Init>
 8007090:	b118      	cbz	r0, 800709a <MX_SPI1_Init+0x3a>
  {
    Error_Handler();
  }

}
 8007092:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8007096:	f7ff bfad 	b.w	8006ff4 <Error_Handler>
}
 800709a:	bd08      	pop	{r3, pc}
 800709c:	20003490 	.word	0x20003490
 80070a0:	40013000 	.word	0x40013000

080070a4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80070a4:	b508      	push	{r3, lr}

  hspi2.Instance = SPI2;
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80070a6:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi2.Instance = SPI2;
 80070aa:	480d      	ldr	r0, [pc, #52]	; (80070e0 <MX_SPI2_Init+0x3c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80070ac:	4a0d      	ldr	r2, [pc, #52]	; (80070e4 <MX_SPI2_Init+0x40>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80070ae:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80070b2:	e9c0 2300 	strd	r2, r3, [r0]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80070b6:	2300      	movs	r3, #0
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80070b8:	2228      	movs	r2, #40	; 0x28
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80070ba:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80070be:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80070c2:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070c6:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80070c8:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80070ca:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 80070ce:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80070d0:	f7fa fecc 	bl	8001e6c <HAL_SPI_Init>
 80070d4:	b118      	cbz	r0, 80070de <MX_SPI2_Init+0x3a>
  {
    Error_Handler();
  }

}
 80070d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80070da:	f7ff bf8b 	b.w	8006ff4 <Error_Handler>
}
 80070de:	bd08      	pop	{r3, pc}
 80070e0:	20003438 	.word	0x20003438
 80070e4:	40003800 	.word	0x40003800

080070e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070e8:	2210      	movs	r2, #16
{
 80070ea:	b510      	push	{r4, lr}
 80070ec:	4604      	mov	r4, r0
 80070ee:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070f0:	eb0d 0002 	add.w	r0, sp, r2
 80070f4:	2100      	movs	r1, #0
 80070f6:	f000 fb25 	bl	8007744 <memset>
  if(spiHandle->Instance==SPI1)
 80070fa:	6823      	ldr	r3, [r4, #0]
 80070fc:	4a2a      	ldr	r2, [pc, #168]	; (80071a8 <HAL_SPI_MspInit+0xc0>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d127      	bne.n	8007152 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007102:	4b2a      	ldr	r3, [pc, #168]	; (80071ac <HAL_SPI_MspInit+0xc4>)
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007104:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007106:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007108:	a904      	add	r1, sp, #16
    __HAL_RCC_SPI1_CLK_ENABLE();
 800710a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800710e:	619a      	str	r2, [r3, #24]
 8007110:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007112:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007114:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007118:	9200      	str	r2, [sp, #0]
 800711a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800711c:	699a      	ldr	r2, [r3, #24]
 800711e:	f042 0204 	orr.w	r2, r2, #4
 8007122:	619a      	str	r2, [r3, #24]
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	f003 0304 	and.w	r3, r3, #4
 800712a:	9301      	str	r3, [sp, #4]
 800712c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800712e:	2302      	movs	r3, #2
 8007130:	e9cd 0304 	strd	r0, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007134:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007136:	481e      	ldr	r0, [pc, #120]	; (80071b0 <HAL_SPI_MspInit+0xc8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007138:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800713a:	f7fa f8a1 	bl	8001280 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800713e:	2300      	movs	r3, #0
 8007140:	e9cd 4304 	strd	r4, r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007144:	481a      	ldr	r0, [pc, #104]	; (80071b0 <HAL_SPI_MspInit+0xc8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007146:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007148:	a904      	add	r1, sp, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800714a:	f7fa f899 	bl	8001280 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800714e:	b008      	add	sp, #32
 8007150:	bd10      	pop	{r4, pc}
  else if(spiHandle->Instance==SPI2)
 8007152:	4a18      	ldr	r2, [pc, #96]	; (80071b4 <HAL_SPI_MspInit+0xcc>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d1fa      	bne.n	800714e <HAL_SPI_MspInit+0x66>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007158:	4b14      	ldr	r3, [pc, #80]	; (80071ac <HAL_SPI_MspInit+0xc4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800715a:	a904      	add	r1, sp, #16
    __HAL_RCC_SPI2_CLK_ENABLE();
 800715c:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800715e:	4816      	ldr	r0, [pc, #88]	; (80071b8 <HAL_SPI_MspInit+0xd0>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007160:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007164:	61da      	str	r2, [r3, #28]
 8007166:	69da      	ldr	r2, [r3, #28]
 8007168:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800716c:	9202      	str	r2, [sp, #8]
 800716e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007170:	699a      	ldr	r2, [r3, #24]
 8007172:	f042 0208 	orr.w	r2, r2, #8
 8007176:	619a      	str	r2, [r3, #24]
 8007178:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800717a:	f44f 4220 	mov.w	r2, #40960	; 0xa000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800717e:	f003 0308 	and.w	r3, r3, #8
 8007182:	9303      	str	r3, [sp, #12]
 8007184:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007186:	2302      	movs	r3, #2
 8007188:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800718c:	2303      	movs	r3, #3
 800718e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007190:	f7fa f876 	bl	8001280 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007194:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007198:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800719a:	4807      	ldr	r0, [pc, #28]	; (80071b8 <HAL_SPI_MspInit+0xd0>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800719c:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071a0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071a2:	a904      	add	r1, sp, #16
 80071a4:	e7d1      	b.n	800714a <HAL_SPI_MspInit+0x62>
 80071a6:	bf00      	nop
 80071a8:	40013000 	.word	0x40013000
 80071ac:	40021000 	.word	0x40021000
 80071b0:	40010800 	.word	0x40010800
 80071b4:	40003800 	.word	0x40003800
 80071b8:	40010c00 	.word	0x40010c00

080071bc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80071bc:	4b0e      	ldr	r3, [pc, #56]	; (80071f8 <HAL_MspInit+0x3c>)
{
 80071be:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80071c0:	699a      	ldr	r2, [r3, #24]
 80071c2:	f042 0201 	orr.w	r2, r2, #1
 80071c6:	619a      	str	r2, [r3, #24]
 80071c8:	699a      	ldr	r2, [r3, #24]
 80071ca:	f002 0201 	and.w	r2, r2, #1
 80071ce:	9200      	str	r2, [sp, #0]
 80071d0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80071d2:	69da      	ldr	r2, [r3, #28]
 80071d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80071d8:	61da      	str	r2, [r3, #28]
 80071da:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80071dc:	4a07      	ldr	r2, [pc, #28]	; (80071fc <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80071de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071e2:	9301      	str	r3, [sp, #4]
 80071e4:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80071e6:	6853      	ldr	r3, [r2, #4]
 80071e8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80071ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80071f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80071f2:	b002      	add	sp, #8
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	40021000 	.word	0x40021000
 80071fc:	40010000 	.word	0x40010000

08007200 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007200:	4770      	bx	lr

08007202 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007202:	e7fe      	b.n	8007202 <HardFault_Handler>

08007204 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007204:	e7fe      	b.n	8007204 <MemManage_Handler>

08007206 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007206:	e7fe      	b.n	8007206 <BusFault_Handler>

08007208 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007208:	e7fe      	b.n	8007208 <UsageFault_Handler>

0800720a <SVC_Handler>:
 800720a:	4770      	bx	lr

0800720c <DebugMon_Handler>:
 800720c:	4770      	bx	lr

0800720e <PendSV_Handler>:
 800720e:	4770      	bx	lr

08007210 <SysTick_Handler>:
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8007210:	4a0c      	ldr	r2, [pc, #48]	; (8007244 <SysTick_Handler+0x34>)
 8007212:	7813      	ldrb	r3, [r2, #0]
 8007214:	3301      	adds	r3, #1
 8007216:	b2db      	uxtb	r3, r3
 8007218:	7013      	strb	r3, [r2, #0]
	if(FatFsCnt >= 10)
 800721a:	7813      	ldrb	r3, [r2, #0]
 800721c:	2b09      	cmp	r3, #9
 800721e:	d90f      	bls.n	8007240 <SysTick_Handler+0x30>
	{
		FatFsCnt = 0;
 8007220:	2300      	movs	r3, #0
 8007222:	7013      	strb	r3, [r2, #0]
		if(Timer1 > 0)
 8007224:	4a08      	ldr	r2, [pc, #32]	; (8007248 <SysTick_Handler+0x38>)
 8007226:	7813      	ldrb	r3, [r2, #0]
 8007228:	b11b      	cbz	r3, 8007232 <SysTick_Handler+0x22>
			Timer1--;
 800722a:	7813      	ldrb	r3, [r2, #0]
 800722c:	3b01      	subs	r3, #1
 800722e:	b2db      	uxtb	r3, r3
 8007230:	7013      	strb	r3, [r2, #0]

		if(Timer2 > 0)
 8007232:	4a06      	ldr	r2, [pc, #24]	; (800724c <SysTick_Handler+0x3c>)
 8007234:	7813      	ldrb	r3, [r2, #0]
 8007236:	b11b      	cbz	r3, 8007240 <SysTick_Handler+0x30>
			Timer2--;
 8007238:	7813      	ldrb	r3, [r2, #0]
 800723a:	3b01      	subs	r3, #1
 800723c:	b2db      	uxtb	r3, r3
 800723e:	7013      	strb	r3, [r2, #0]
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007240:	f7f9 bab6 	b.w	80007b0 <HAL_IncTick>
 8007244:	20000154 	.word	0x20000154
 8007248:	200034e9 	.word	0x200034e9
 800724c:	200034e8 	.word	0x200034e8

08007250 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007250:	4801      	ldr	r0, [pc, #4]	; (8007258 <DMA1_Channel2_IRQHandler+0x8>)
 8007252:	f7f9 bf81 	b.w	8001158 <HAL_DMA_IRQHandler>
 8007256:	bf00      	nop
 8007258:	2000352c 	.word	0x2000352c

0800725c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800725c:	4801      	ldr	r0, [pc, #4]	; (8007264 <DMA1_Channel4_IRQHandler+0x8>)
 800725e:	f7f9 bf7b 	b.w	8001158 <HAL_DMA_IRQHandler>
 8007262:	bf00      	nop
 8007264:	20003570 	.word	0x20003570

08007268 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8007268:	4801      	ldr	r0, [pc, #4]	; (8007270 <DMA1_Channel7_IRQHandler+0x8>)
 800726a:	f7f9 bf75 	b.w	8001158 <HAL_DMA_IRQHandler>
 800726e:	bf00      	nop
 8007270:	200035b4 	.word	0x200035b4

08007274 <USB_HP_CAN1_TX_IRQHandler>:
void USB_HP_CAN1_TX_IRQHandler(void)
{
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8007274:	4801      	ldr	r0, [pc, #4]	; (800727c <USB_HP_CAN1_TX_IRQHandler+0x8>)
 8007276:	f7f9 bcee 	b.w	8000c56 <HAL_CAN_IRQHandler>
 800727a:	bf00      	nop
 800727c:	20001908 	.word	0x20001908

08007280 <USB_LP_CAN1_RX0_IRQHandler>:
 8007280:	f7ff bff8 	b.w	8007274 <USB_HP_CAN1_TX_IRQHandler>

08007284 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007284:	4801      	ldr	r0, [pc, #4]	; (800728c <USART1_IRQHandler+0x8>)
 8007286:	f7fb b9e1 	b.w	800264c <HAL_UART_IRQHandler>
 800728a:	bf00      	nop
 800728c:	200035f8 	.word	0x200035f8

08007290 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007290:	4801      	ldr	r0, [pc, #4]	; (8007298 <USART2_IRQHandler+0x8>)
 8007292:	f7fb b9db 	b.w	800264c <HAL_UART_IRQHandler>
 8007296:	bf00      	nop
 8007298:	20003638 	.word	0x20003638

0800729c <USART3_IRQHandler>:
{
  /* USER CODE BEGIN USART3_IRQn 0 */

	uint32_t errorflags = 0x00U;
	/* If no error occurs */
	errorflags = (USART3->SR & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800729c:	4a0f      	ldr	r2, [pc, #60]	; (80072dc <USART3_IRQHandler+0x40>)
 800729e:	6813      	ldr	r3, [r2, #0]
	if(errorflags == 0)
 80072a0:	0718      	lsls	r0, r3, #28
 80072a2:	d10e      	bne.n	80072c2 <USART3_IRQHandler+0x26>
	{
		/* UART in mode Receiver -------------------------------------------------*/
		if(((USART3->SR & USART_SR_RXNE) != 0) && ((USART3->CR1 & USART_CR1_RXNEIE) != 0))
 80072a4:	6813      	ldr	r3, [r2, #0]
 80072a6:	0699      	lsls	r1, r3, #26
 80072a8:	d514      	bpl.n	80072d4 <USART3_IRQHandler+0x38>
 80072aa:	68d3      	ldr	r3, [r2, #12]
 80072ac:	069b      	lsls	r3, r3, #26
 80072ae:	d511      	bpl.n	80072d4 <USART3_IRQHandler+0x38>
		{
			//UART_Receive_IT(huart);
			if(((uart_rx_pointer_w + 1) & 1023) == uart_rx_pointer_r)
 80072b0:	490b      	ldr	r1, [pc, #44]	; (80072e0 <USART3_IRQHandler+0x44>)
 80072b2:	480c      	ldr	r0, [pc, #48]	; (80072e4 <USART3_IRQHandler+0x48>)
 80072b4:	680b      	ldr	r3, [r1, #0]
 80072b6:	6800      	ldr	r0, [r0, #0]
 80072b8:	3301      	adds	r3, #1
 80072ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072be:	4283      	cmp	r3, r0
 80072c0:	d103      	bne.n	80072ca <USART3_IRQHandler+0x2e>
			return;
		}
	}
	else
	{
		uart_rx_char = USART3->DR; // Lost char
 80072c2:	6852      	ldr	r2, [r2, #4]
 80072c4:	4b08      	ldr	r3, [pc, #32]	; (80072e8 <USART3_IRQHandler+0x4c>)
 80072c6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80072c8:	4770      	bx	lr
			uart_rx_pointer_w = (uart_rx_pointer_w + 1) & 1023;
 80072ca:	600b      	str	r3, [r1, #0]
			uart_rx_bufer[uart_rx_pointer_w] = USART3->DR;
 80072cc:	6851      	ldr	r1, [r2, #4]
 80072ce:	4a07      	ldr	r2, [pc, #28]	; (80072ec <USART3_IRQHandler+0x50>)
 80072d0:	54d1      	strb	r1, [r2, r3]
			return;
 80072d2:	4770      	bx	lr
  HAL_UART_IRQHandler(&huart3);
 80072d4:	4806      	ldr	r0, [pc, #24]	; (80072f0 <USART3_IRQHandler+0x54>)
 80072d6:	f7fb b9b9 	b.w	800264c <HAL_UART_IRQHandler>
 80072da:	bf00      	nop
 80072dc:	40004800 	.word	0x40004800
 80072e0:	2000014c 	.word	0x2000014c
 80072e4:	20000148 	.word	0x20000148
 80072e8:	20002e66 	.word	0x20002e66
 80072ec:	20002a48 	.word	0x20002a48
 80072f0:	200034ec 	.word	0x200034ec

080072f4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80072f4:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80072f6:	4b0a      	ldr	r3, [pc, #40]	; (8007320 <_sbrk+0x2c>)
{
 80072f8:	4602      	mov	r2, r0
	if (heap_end == 0)
 80072fa:	6819      	ldr	r1, [r3, #0]
 80072fc:	b909      	cbnz	r1, 8007302 <_sbrk+0xe>
		heap_end = &end;
 80072fe:	4909      	ldr	r1, [pc, #36]	; (8007324 <_sbrk+0x30>)
 8007300:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8007302:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8007304:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8007306:	4402      	add	r2, r0
 8007308:	428a      	cmp	r2, r1
 800730a:	d906      	bls.n	800731a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800730c:	f000 f9f0 	bl	80076f0 <__errno>
 8007310:	230c      	movs	r3, #12
 8007312:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8007314:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8007318:	bd08      	pop	{r3, pc}
	heap_end += incr;
 800731a:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 800731c:	e7fc      	b.n	8007318 <_sbrk+0x24>
 800731e:	bf00      	nop
 8007320:	20000158 	.word	0x20000158
 8007324:	2000367c 	.word	0x2000367c

08007328 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8007328:	4b0f      	ldr	r3, [pc, #60]	; (8007368 <SystemInit+0x40>)
 800732a:	681a      	ldr	r2, [r3, #0]
 800732c:	f042 0201 	orr.w	r2, r2, #1
 8007330:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8007332:	6859      	ldr	r1, [r3, #4]
 8007334:	4a0d      	ldr	r2, [pc, #52]	; (800736c <SystemInit+0x44>)
 8007336:	400a      	ands	r2, r1
 8007338:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8007340:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007344:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800734c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800734e:	685a      	ldr	r2, [r3, #4]
 8007350:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8007354:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8007356:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800735a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800735c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007360:	4b03      	ldr	r3, [pc, #12]	; (8007370 <SystemInit+0x48>)
 8007362:	609a      	str	r2, [r3, #8]
#endif 
}
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	40021000 	.word	0x40021000
 800736c:	f8ff0000 	.word	0xf8ff0000
 8007370:	e000ed00 	.word	0xe000ed00

08007374 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8007374:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 9600;
 8007376:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart1.Instance = USART1;
 800737a:	4809      	ldr	r0, [pc, #36]	; (80073a0 <MX_USART1_UART_Init+0x2c>)
  huart1.Init.BaudRate = 9600;
 800737c:	4a09      	ldr	r2, [pc, #36]	; (80073a4 <MX_USART1_UART_Init+0x30>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800737e:	2100      	movs	r1, #0
  huart1.Init.BaudRate = 9600;
 8007380:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007384:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007386:	e9c0 1102 	strd	r1, r1, [r0, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 800738a:	6101      	str	r1, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800738c:	e9c0 3105 	strd	r3, r1, [r0, #20]
  if (HAL_LIN_Init(&huart1, UART_LINBREAKDETECTLENGTH_10B) != HAL_OK)
 8007390:	f7fb f84e 	bl	8002430 <HAL_LIN_Init>
 8007394:	b118      	cbz	r0, 800739e <MX_USART1_UART_Init+0x2a>
  {
    Error_Handler();
  }

}
 8007396:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800739a:	f7ff be2b 	b.w	8006ff4 <Error_Handler>
}
 800739e:	bd08      	pop	{r3, pc}
 80073a0:	200035f8 	.word	0x200035f8
 80073a4:	40013800 	.word	0x40013800

080073a8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80073a8:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 80073aa:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 80073ae:	480a      	ldr	r0, [pc, #40]	; (80073d8 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 80073b0:	4a0a      	ldr	r2, [pc, #40]	; (80073dc <MX_USART2_UART_Init+0x34>)
 80073b2:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80073b6:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80073b8:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80073ba:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 80073be:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80073c0:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80073c4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80073c6:	f7fb f805 	bl	80023d4 <HAL_UART_Init>
 80073ca:	b118      	cbz	r0, 80073d4 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80073cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80073d0:	f7ff be10 	b.w	8006ff4 <Error_Handler>
}
 80073d4:	bd08      	pop	{r3, pc}
 80073d6:	bf00      	nop
 80073d8:	20003638 	.word	0x20003638
 80073dc:	40004400 	.word	0x40004400

080073e0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80073e0:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 115200;
 80073e2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart3.Instance = USART3;
 80073e6:	480a      	ldr	r0, [pc, #40]	; (8007410 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 80073e8:	4a0a      	ldr	r2, [pc, #40]	; (8007414 <MX_USART3_UART_Init+0x34>)
 80073ea:	e9c0 2300 	strd	r2, r3, [r0]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80073ee:	2300      	movs	r3, #0
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80073f0:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 80073f2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.Parity = UART_PARITY_NONE;
 80073f6:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80073f8:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80073fc:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80073fe:	f7fa ffe9 	bl	80023d4 <HAL_UART_Init>
 8007402:	b118      	cbz	r0, 800740c <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8007404:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8007408:	f7ff bdf4 	b.w	8006ff4 <Error_Handler>
}
 800740c:	bd08      	pop	{r3, pc}
 800740e:	bf00      	nop
 8007410:	200034ec 	.word	0x200034ec
 8007414:	40004800 	.word	0x40004800

08007418 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007418:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800741a:	2710      	movs	r7, #16
{
 800741c:	4605      	mov	r5, r0
 800741e:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007420:	463a      	mov	r2, r7
 8007422:	2100      	movs	r1, #0
 8007424:	a806      	add	r0, sp, #24
 8007426:	f000 f98d 	bl	8007744 <memset>
  if(uartHandle->Instance==USART1)
 800742a:	682b      	ldr	r3, [r5, #0]
 800742c:	4a67      	ldr	r2, [pc, #412]	; (80075cc <HAL_UART_MspInit+0x1b4>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d144      	bne.n	80074bc <HAL_UART_MspInit+0xa4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007432:	4b67      	ldr	r3, [pc, #412]	; (80075d0 <HAL_UART_MspInit+0x1b8>)
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = LIN_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007434:	f44f 7000 	mov.w	r0, #512	; 0x200
    __HAL_RCC_USART1_CLK_ENABLE();
 8007438:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(LIN_TX_GPIO_Port, &GPIO_InitStruct);
 800743a:	a906      	add	r1, sp, #24
    __HAL_RCC_USART1_CLK_ENABLE();
 800743c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007440:	619a      	str	r2, [r3, #24]
 8007442:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = LIN_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007444:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8007446:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800744a:	9200      	str	r2, [sp, #0]
 800744c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800744e:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(LIN_RX_GPIO_Port, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8007450:	4c60      	ldr	r4, [pc, #384]	; (80075d4 <HAL_UART_MspInit+0x1bc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007452:	f042 0204 	orr.w	r2, r2, #4
 8007456:	619a      	str	r2, [r3, #24]
 8007458:	699b      	ldr	r3, [r3, #24]
 800745a:	f003 0304 	and.w	r3, r3, #4
 800745e:	9301      	str	r3, [sp, #4]
 8007460:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007462:	2302      	movs	r3, #2
 8007464:	e9cd 0306 	strd	r0, r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007468:	2303      	movs	r3, #3
    HAL_GPIO_Init(LIN_TX_GPIO_Port, &GPIO_InitStruct);
 800746a:	485b      	ldr	r0, [pc, #364]	; (80075d8 <HAL_UART_MspInit+0x1c0>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800746c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(LIN_TX_GPIO_Port, &GPIO_InitStruct);
 800746e:	f7f9 ff07 	bl	8001280 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007472:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(LIN_RX_GPIO_Port, &GPIO_InitStruct);
 8007476:	4858      	ldr	r0, [pc, #352]	; (80075d8 <HAL_UART_MspInit+0x1c0>)
 8007478:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800747a:	e9cd 3606 	strd	r3, r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800747e:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(LIN_RX_GPIO_Port, &GPIO_InitStruct);
 8007480:	f7f9 fefe 	bl	8001280 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8007484:	4b55      	ldr	r3, [pc, #340]	; (80075dc <HAL_UART_MspInit+0x1c4>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8007486:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007488:	e9c4 3700 	strd	r3, r7, [r4]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800748c:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800748e:	60a6      	str	r6, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007490:	e9c4 3603 	strd	r3, r6, [r4, #12]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8007494:	e9c4 6605 	strd	r6, r6, [r4, #20]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007498:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800749a:	f7f9 fd7d 	bl	8000f98 <HAL_DMA_Init>
 800749e:	b108      	cbz	r0, 80074a4 <HAL_UART_MspInit+0x8c>
    {
      Error_Handler();
 80074a0:	f7ff fda8 	bl	8006ff4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80074a4:	2200      	movs	r2, #0
 80074a6:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80074a8:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80074aa:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80074ac:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80074ae:	f7f9 fd07 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80074b2:	2025      	movs	r0, #37	; 0x25

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80074b4:	f7f9 fd38 	bl	8000f28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80074b8:	b00b      	add	sp, #44	; 0x2c
 80074ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(uartHandle->Instance==USART2)
 80074bc:	4a48      	ldr	r2, [pc, #288]	; (80075e0 <HAL_UART_MspInit+0x1c8>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d13f      	bne.n	8007542 <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART2_CLK_ENABLE();
 80074c2:	4b43      	ldr	r3, [pc, #268]	; (80075d0 <HAL_UART_MspInit+0x1b8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074c4:	2104      	movs	r1, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 80074c6:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074c8:	4843      	ldr	r0, [pc, #268]	; (80075d8 <HAL_UART_MspInit+0x1c0>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80074ca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80074ce:	61da      	str	r2, [r3, #28]
 80074d0:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074d2:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 80074d4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80074d8:	9202      	str	r2, [sp, #8]
 80074da:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074dc:	699a      	ldr	r2, [r3, #24]
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80074de:	4c41      	ldr	r4, [pc, #260]	; (80075e4 <HAL_UART_MspInit+0x1cc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074e0:	f042 0204 	orr.w	r2, r2, #4
 80074e4:	619a      	str	r2, [r3, #24]
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	f003 0304 	and.w	r3, r3, #4
 80074ec:	9303      	str	r3, [sp, #12]
 80074ee:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074f0:	2302      	movs	r3, #2
 80074f2:	e9cd 1306 	strd	r1, r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80074f6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074f8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80074fa:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074fc:	f7f9 fec0 	bl	8001280 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007500:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007502:	4835      	ldr	r0, [pc, #212]	; (80075d8 <HAL_UART_MspInit+0x1c0>)
 8007504:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007506:	e9cd 3606 	strd	r3, r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800750a:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800750c:	f7f9 feb8 	bl	8001280 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8007510:	4b35      	ldr	r3, [pc, #212]	; (80075e8 <HAL_UART_MspInit+0x1d0>)
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8007512:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007514:	e9c4 3700 	strd	r3, r7, [r4]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007518:	2380      	movs	r3, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800751a:	60a6      	str	r6, [r4, #8]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800751c:	e9c4 3603 	strd	r3, r6, [r4, #12]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8007520:	e9c4 6605 	strd	r6, r6, [r4, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007524:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8007526:	f7f9 fd37 	bl	8000f98 <HAL_DMA_Init>
 800752a:	b108      	cbz	r0, 8007530 <HAL_UART_MspInit+0x118>
      Error_Handler();
 800752c:	f7ff fd62 	bl	8006ff4 <Error_Handler>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8007530:	2200      	movs	r2, #0
 8007532:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8007534:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8007536:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8007538:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800753a:	f7f9 fcc1 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800753e:	2026      	movs	r0, #38	; 0x26
 8007540:	e7b8      	b.n	80074b4 <HAL_UART_MspInit+0x9c>
  else if(uartHandle->Instance==USART3)
 8007542:	4a2a      	ldr	r2, [pc, #168]	; (80075ec <HAL_UART_MspInit+0x1d4>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d1b7      	bne.n	80074b8 <HAL_UART_MspInit+0xa0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8007548:	4b21      	ldr	r3, [pc, #132]	; (80075d0 <HAL_UART_MspInit+0x1b8>)
    HAL_GPIO_Init(USART3_TX_GPIO_Port, &GPIO_InitStruct);
 800754a:	a906      	add	r1, sp, #24
    __HAL_RCC_USART3_CLK_ENABLE();
 800754c:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(USART3_TX_GPIO_Port, &GPIO_InitStruct);
 800754e:	4828      	ldr	r0, [pc, #160]	; (80075f0 <HAL_UART_MspInit+0x1d8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8007550:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007554:	61da      	str	r2, [r3, #28]
 8007556:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007558:	2600      	movs	r6, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 800755a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800755e:	9204      	str	r2, [sp, #16]
 8007560:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007562:	699a      	ldr	r2, [r3, #24]
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8007564:	4c23      	ldr	r4, [pc, #140]	; (80075f4 <HAL_UART_MspInit+0x1dc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007566:	f042 0208 	orr.w	r2, r2, #8
 800756a:	619a      	str	r2, [r3, #24]
 800756c:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800756e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007572:	f003 0308 	and.w	r3, r3, #8
 8007576:	9305      	str	r3, [sp, #20]
 8007578:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800757a:	2302      	movs	r3, #2
 800757c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007580:	2303      	movs	r3, #3
 8007582:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(USART3_TX_GPIO_Port, &GPIO_InitStruct);
 8007584:	f7f9 fe7c 	bl	8001280 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007588:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(USART3_RX_GPIO_Port, &GPIO_InitStruct);
 800758c:	4818      	ldr	r0, [pc, #96]	; (80075f0 <HAL_UART_MspInit+0x1d8>)
 800758e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007590:	e9cd 3606 	strd	r3, r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007594:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(USART3_RX_GPIO_Port, &GPIO_InitStruct);
 8007596:	f7f9 fe73 	bl	8001280 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800759a:	4b17      	ldr	r3, [pc, #92]	; (80075f8 <HAL_UART_MspInit+0x1e0>)
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800759c:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800759e:	e9c4 3700 	strd	r3, r7, [r4]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80075a2:	2380      	movs	r3, #128	; 0x80
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80075a4:	60a6      	str	r6, [r4, #8]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80075a6:	e9c4 3603 	strd	r3, r6, [r4, #12]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80075aa:	e9c4 6605 	strd	r6, r6, [r4, #20]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80075ae:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80075b0:	f7f9 fcf2 	bl	8000f98 <HAL_DMA_Init>
 80075b4:	b108      	cbz	r0, 80075ba <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 80075b6:	f7ff fd1d 	bl	8006ff4 <Error_Handler>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80075ba:	2200      	movs	r2, #0
 80075bc:	2027      	movs	r0, #39	; 0x27
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80075be:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80075c0:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80075c2:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80075c4:	f7f9 fc7c 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80075c8:	2027      	movs	r0, #39	; 0x27
 80075ca:	e773      	b.n	80074b4 <HAL_UART_MspInit+0x9c>
 80075cc:	40013800 	.word	0x40013800
 80075d0:	40021000 	.word	0x40021000
 80075d4:	20003570 	.word	0x20003570
 80075d8:	40010800 	.word	0x40010800
 80075dc:	40020044 	.word	0x40020044
 80075e0:	40004400 	.word	0x40004400
 80075e4:	200035b4 	.word	0x200035b4
 80075e8:	40020080 	.word	0x40020080
 80075ec:	40004800 	.word	0x40004800
 80075f0:	40010c00 	.word	0x40010c00
 80075f4:	2000352c 	.word	0x2000352c
 80075f8:	4002001c 	.word	0x4002001c

080075fc <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 80075fc:	6803      	ldr	r3, [r0, #0]
 80075fe:	4a1f      	ldr	r2, [pc, #124]	; (800767c <HAL_UART_MspDeInit+0x80>)
{
 8007600:	b510      	push	{r4, lr}
  if(uartHandle->Instance==USART1)
 8007602:	4293      	cmp	r3, r2
{
 8007604:	4604      	mov	r4, r0
  if(uartHandle->Instance==USART1)
 8007606:	d112      	bne.n	800762e <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8007608:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 800760c:	6993      	ldr	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, LIN_TX_Pin|LIN_RX_Pin);
 800760e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
    __HAL_RCC_USART1_CLK_DISABLE();
 8007612:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007616:	6193      	str	r3, [r2, #24]
    HAL_GPIO_DeInit(GPIOA, LIN_TX_Pin|LIN_RX_Pin);
 8007618:	4819      	ldr	r0, [pc, #100]	; (8007680 <HAL_UART_MspDeInit+0x84>)
 800761a:	f7f9 ff11 	bl	8001440 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800761e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007620:	f7f9 fcea 	bl	8000ff8 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8007624:	2025      	movs	r0, #37	; 0x25
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 8007626:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 800762a:	f7f9 bc8b 	b.w	8000f44 <HAL_NVIC_DisableIRQ>
  else if(uartHandle->Instance==USART2)
 800762e:	4a15      	ldr	r2, [pc, #84]	; (8007684 <HAL_UART_MspDeInit+0x88>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d10e      	bne.n	8007652 <HAL_UART_MspDeInit+0x56>
    __HAL_RCC_USART2_CLK_DISABLE();
 8007634:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8007638:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800763a:	210c      	movs	r1, #12
    __HAL_RCC_USART2_CLK_DISABLE();
 800763c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007640:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8007642:	480f      	ldr	r0, [pc, #60]	; (8007680 <HAL_UART_MspDeInit+0x84>)
 8007644:	f7f9 fefc 	bl	8001440 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8007648:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800764a:	f7f9 fcd5 	bl	8000ff8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800764e:	2026      	movs	r0, #38	; 0x26
 8007650:	e7e9      	b.n	8007626 <HAL_UART_MspDeInit+0x2a>
  else if(uartHandle->Instance==USART3)
 8007652:	4a0d      	ldr	r2, [pc, #52]	; (8007688 <HAL_UART_MspDeInit+0x8c>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d10f      	bne.n	8007678 <HAL_UART_MspDeInit+0x7c>
    __HAL_RCC_USART3_CLK_DISABLE();
 8007658:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 800765c:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, USART3_TX_Pin|USART3_RX_Pin);
 800765e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    __HAL_RCC_USART3_CLK_DISABLE();
 8007662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007666:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, USART3_TX_Pin|USART3_RX_Pin);
 8007668:	4808      	ldr	r0, [pc, #32]	; (800768c <HAL_UART_MspDeInit+0x90>)
 800766a:	f7f9 fee9 	bl	8001440 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800766e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007670:	f7f9 fcc2 	bl	8000ff8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8007674:	2027      	movs	r0, #39	; 0x27
 8007676:	e7d6      	b.n	8007626 <HAL_UART_MspDeInit+0x2a>
}
 8007678:	bd10      	pop	{r4, pc}
 800767a:	bf00      	nop
 800767c:	40013800 	.word	0x40013800
 8007680:	40010800 	.word	0x40010800
 8007684:	40004400 	.word	0x40004400
 8007688:	40004800 	.word	0x40004800
 800768c:	40010c00 	.word	0x40010c00

08007690 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize (pdrv);
 8007690:	f7fe bd78 	b.w	8006184 <SD_disk_initialize>

08007694 <USER_status>:
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 8007694:	f7fe be1e 	b.w	80062d4 <SD_disk_status>

08007698 <USER_read>:
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);;
 8007698:	f7fe be26 	b.w	80062e8 <SD_disk_read>

0800769c <USER_write>:
	UINT count          /* Number of sectors to write */
)
{
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 800769c:	f7fe be6a 	b.w	8006374 <SD_disk_write>

080076a0 <USER_ioctl>:
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 80076a0:	f7fe bec0 	b.w	8006424 <SD_disk_ioctl>

080076a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80076a4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80076a6:	e003      	b.n	80076b0 <LoopCopyDataInit>

080076a8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80076a8:	4b0b      	ldr	r3, [pc, #44]	; (80076d8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80076aa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80076ac:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80076ae:	3104      	adds	r1, #4

080076b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80076b0:	480a      	ldr	r0, [pc, #40]	; (80076dc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80076b2:	4b0b      	ldr	r3, [pc, #44]	; (80076e0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80076b4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80076b6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80076b8:	d3f6      	bcc.n	80076a8 <CopyDataInit>
  ldr r2, =_sbss
 80076ba:	4a0a      	ldr	r2, [pc, #40]	; (80076e4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80076bc:	e002      	b.n	80076c4 <LoopFillZerobss>

080076be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80076be:	2300      	movs	r3, #0
  str r3, [r2], #4
 80076c0:	f842 3b04 	str.w	r3, [r2], #4

080076c4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80076c4:	4b08      	ldr	r3, [pc, #32]	; (80076e8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80076c6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80076c8:	d3f9      	bcc.n	80076be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80076ca:	f7ff fe2d 	bl	8007328 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80076ce:	f000 f815 	bl	80076fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80076d2:	f7ff f951 	bl	8006978 <main>
  bx lr
 80076d6:	4770      	bx	lr
  ldr r3, =_sidata
 80076d8:	080085d4 	.word	0x080085d4
  ldr r0, =_sdata
 80076dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80076e0:	200000a8 	.word	0x200000a8
  ldr r2, =_sbss
 80076e4:	200000a8 	.word	0x200000a8
  ldr r3, = _ebss
 80076e8:	2000367c 	.word	0x2000367c

080076ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80076ec:	e7fe      	b.n	80076ec <ADC1_2_IRQHandler>
	...

080076f0 <__errno>:
 80076f0:	4b01      	ldr	r3, [pc, #4]	; (80076f8 <__errno+0x8>)
 80076f2:	6818      	ldr	r0, [r3, #0]
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop
 80076f8:	20000044 	.word	0x20000044

080076fc <__libc_init_array>:
 80076fc:	b570      	push	{r4, r5, r6, lr}
 80076fe:	2500      	movs	r5, #0
 8007700:	4e0c      	ldr	r6, [pc, #48]	; (8007734 <__libc_init_array+0x38>)
 8007702:	4c0d      	ldr	r4, [pc, #52]	; (8007738 <__libc_init_array+0x3c>)
 8007704:	1ba4      	subs	r4, r4, r6
 8007706:	10a4      	asrs	r4, r4, #2
 8007708:	42a5      	cmp	r5, r4
 800770a:	d109      	bne.n	8007720 <__libc_init_array+0x24>
 800770c:	f000 fc58 	bl	8007fc0 <_init>
 8007710:	2500      	movs	r5, #0
 8007712:	4e0a      	ldr	r6, [pc, #40]	; (800773c <__libc_init_array+0x40>)
 8007714:	4c0a      	ldr	r4, [pc, #40]	; (8007740 <__libc_init_array+0x44>)
 8007716:	1ba4      	subs	r4, r4, r6
 8007718:	10a4      	asrs	r4, r4, #2
 800771a:	42a5      	cmp	r5, r4
 800771c:	d105      	bne.n	800772a <__libc_init_array+0x2e>
 800771e:	bd70      	pop	{r4, r5, r6, pc}
 8007720:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007724:	4798      	blx	r3
 8007726:	3501      	adds	r5, #1
 8007728:	e7ee      	b.n	8007708 <__libc_init_array+0xc>
 800772a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800772e:	4798      	blx	r3
 8007730:	3501      	adds	r5, #1
 8007732:	e7f2      	b.n	800771a <__libc_init_array+0x1e>
 8007734:	080085cc 	.word	0x080085cc
 8007738:	080085cc 	.word	0x080085cc
 800773c:	080085cc 	.word	0x080085cc
 8007740:	080085d0 	.word	0x080085d0

08007744 <memset>:
 8007744:	4603      	mov	r3, r0
 8007746:	4402      	add	r2, r0
 8007748:	4293      	cmp	r3, r2
 800774a:	d100      	bne.n	800774e <memset+0xa>
 800774c:	4770      	bx	lr
 800774e:	f803 1b01 	strb.w	r1, [r3], #1
 8007752:	e7f9      	b.n	8007748 <memset+0x4>

08007754 <siprintf>:
 8007754:	b40e      	push	{r1, r2, r3}
 8007756:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800775a:	b500      	push	{lr}
 800775c:	b09c      	sub	sp, #112	; 0x70
 800775e:	ab1d      	add	r3, sp, #116	; 0x74
 8007760:	9002      	str	r0, [sp, #8]
 8007762:	9006      	str	r0, [sp, #24]
 8007764:	9107      	str	r1, [sp, #28]
 8007766:	9104      	str	r1, [sp, #16]
 8007768:	4808      	ldr	r0, [pc, #32]	; (800778c <siprintf+0x38>)
 800776a:	4909      	ldr	r1, [pc, #36]	; (8007790 <siprintf+0x3c>)
 800776c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007770:	9105      	str	r1, [sp, #20]
 8007772:	6800      	ldr	r0, [r0, #0]
 8007774:	a902      	add	r1, sp, #8
 8007776:	9301      	str	r3, [sp, #4]
 8007778:	f000 f866 	bl	8007848 <_svfiprintf_r>
 800777c:	2200      	movs	r2, #0
 800777e:	9b02      	ldr	r3, [sp, #8]
 8007780:	701a      	strb	r2, [r3, #0]
 8007782:	b01c      	add	sp, #112	; 0x70
 8007784:	f85d eb04 	ldr.w	lr, [sp], #4
 8007788:	b003      	add	sp, #12
 800778a:	4770      	bx	lr
 800778c:	20000044 	.word	0x20000044
 8007790:	ffff0208 	.word	0xffff0208

08007794 <__ssputs_r>:
 8007794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007798:	688e      	ldr	r6, [r1, #8]
 800779a:	4682      	mov	sl, r0
 800779c:	429e      	cmp	r6, r3
 800779e:	460c      	mov	r4, r1
 80077a0:	4690      	mov	r8, r2
 80077a2:	4699      	mov	r9, r3
 80077a4:	d837      	bhi.n	8007816 <__ssputs_r+0x82>
 80077a6:	898a      	ldrh	r2, [r1, #12]
 80077a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077ac:	d031      	beq.n	8007812 <__ssputs_r+0x7e>
 80077ae:	2302      	movs	r3, #2
 80077b0:	6825      	ldr	r5, [r4, #0]
 80077b2:	6909      	ldr	r1, [r1, #16]
 80077b4:	1a6f      	subs	r7, r5, r1
 80077b6:	6965      	ldr	r5, [r4, #20]
 80077b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077bc:	fb95 f5f3 	sdiv	r5, r5, r3
 80077c0:	f109 0301 	add.w	r3, r9, #1
 80077c4:	443b      	add	r3, r7
 80077c6:	429d      	cmp	r5, r3
 80077c8:	bf38      	it	cc
 80077ca:	461d      	movcc	r5, r3
 80077cc:	0553      	lsls	r3, r2, #21
 80077ce:	d530      	bpl.n	8007832 <__ssputs_r+0x9e>
 80077d0:	4629      	mov	r1, r5
 80077d2:	f000 fb37 	bl	8007e44 <_malloc_r>
 80077d6:	4606      	mov	r6, r0
 80077d8:	b950      	cbnz	r0, 80077f0 <__ssputs_r+0x5c>
 80077da:	230c      	movs	r3, #12
 80077dc:	f04f 30ff 	mov.w	r0, #4294967295
 80077e0:	f8ca 3000 	str.w	r3, [sl]
 80077e4:	89a3      	ldrh	r3, [r4, #12]
 80077e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077ea:	81a3      	strh	r3, [r4, #12]
 80077ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077f0:	463a      	mov	r2, r7
 80077f2:	6921      	ldr	r1, [r4, #16]
 80077f4:	f000 fab6 	bl	8007d64 <memcpy>
 80077f8:	89a3      	ldrh	r3, [r4, #12]
 80077fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80077fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007802:	81a3      	strh	r3, [r4, #12]
 8007804:	6126      	str	r6, [r4, #16]
 8007806:	443e      	add	r6, r7
 8007808:	6026      	str	r6, [r4, #0]
 800780a:	464e      	mov	r6, r9
 800780c:	6165      	str	r5, [r4, #20]
 800780e:	1bed      	subs	r5, r5, r7
 8007810:	60a5      	str	r5, [r4, #8]
 8007812:	454e      	cmp	r6, r9
 8007814:	d900      	bls.n	8007818 <__ssputs_r+0x84>
 8007816:	464e      	mov	r6, r9
 8007818:	4632      	mov	r2, r6
 800781a:	4641      	mov	r1, r8
 800781c:	6820      	ldr	r0, [r4, #0]
 800781e:	f000 faac 	bl	8007d7a <memmove>
 8007822:	68a3      	ldr	r3, [r4, #8]
 8007824:	2000      	movs	r0, #0
 8007826:	1b9b      	subs	r3, r3, r6
 8007828:	60a3      	str	r3, [r4, #8]
 800782a:	6823      	ldr	r3, [r4, #0]
 800782c:	441e      	add	r6, r3
 800782e:	6026      	str	r6, [r4, #0]
 8007830:	e7dc      	b.n	80077ec <__ssputs_r+0x58>
 8007832:	462a      	mov	r2, r5
 8007834:	f000 fb60 	bl	8007ef8 <_realloc_r>
 8007838:	4606      	mov	r6, r0
 800783a:	2800      	cmp	r0, #0
 800783c:	d1e2      	bne.n	8007804 <__ssputs_r+0x70>
 800783e:	6921      	ldr	r1, [r4, #16]
 8007840:	4650      	mov	r0, sl
 8007842:	f000 fab3 	bl	8007dac <_free_r>
 8007846:	e7c8      	b.n	80077da <__ssputs_r+0x46>

08007848 <_svfiprintf_r>:
 8007848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800784c:	461d      	mov	r5, r3
 800784e:	898b      	ldrh	r3, [r1, #12]
 8007850:	b09d      	sub	sp, #116	; 0x74
 8007852:	061f      	lsls	r7, r3, #24
 8007854:	4680      	mov	r8, r0
 8007856:	460c      	mov	r4, r1
 8007858:	4616      	mov	r6, r2
 800785a:	d50f      	bpl.n	800787c <_svfiprintf_r+0x34>
 800785c:	690b      	ldr	r3, [r1, #16]
 800785e:	b96b      	cbnz	r3, 800787c <_svfiprintf_r+0x34>
 8007860:	2140      	movs	r1, #64	; 0x40
 8007862:	f000 faef 	bl	8007e44 <_malloc_r>
 8007866:	6020      	str	r0, [r4, #0]
 8007868:	6120      	str	r0, [r4, #16]
 800786a:	b928      	cbnz	r0, 8007878 <_svfiprintf_r+0x30>
 800786c:	230c      	movs	r3, #12
 800786e:	f8c8 3000 	str.w	r3, [r8]
 8007872:	f04f 30ff 	mov.w	r0, #4294967295
 8007876:	e0c8      	b.n	8007a0a <_svfiprintf_r+0x1c2>
 8007878:	2340      	movs	r3, #64	; 0x40
 800787a:	6163      	str	r3, [r4, #20]
 800787c:	2300      	movs	r3, #0
 800787e:	9309      	str	r3, [sp, #36]	; 0x24
 8007880:	2320      	movs	r3, #32
 8007882:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007886:	2330      	movs	r3, #48	; 0x30
 8007888:	f04f 0b01 	mov.w	fp, #1
 800788c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007890:	9503      	str	r5, [sp, #12]
 8007892:	4637      	mov	r7, r6
 8007894:	463d      	mov	r5, r7
 8007896:	f815 3b01 	ldrb.w	r3, [r5], #1
 800789a:	b10b      	cbz	r3, 80078a0 <_svfiprintf_r+0x58>
 800789c:	2b25      	cmp	r3, #37	; 0x25
 800789e:	d13e      	bne.n	800791e <_svfiprintf_r+0xd6>
 80078a0:	ebb7 0a06 	subs.w	sl, r7, r6
 80078a4:	d00b      	beq.n	80078be <_svfiprintf_r+0x76>
 80078a6:	4653      	mov	r3, sl
 80078a8:	4632      	mov	r2, r6
 80078aa:	4621      	mov	r1, r4
 80078ac:	4640      	mov	r0, r8
 80078ae:	f7ff ff71 	bl	8007794 <__ssputs_r>
 80078b2:	3001      	adds	r0, #1
 80078b4:	f000 80a4 	beq.w	8007a00 <_svfiprintf_r+0x1b8>
 80078b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ba:	4453      	add	r3, sl
 80078bc:	9309      	str	r3, [sp, #36]	; 0x24
 80078be:	783b      	ldrb	r3, [r7, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f000 809d 	beq.w	8007a00 <_svfiprintf_r+0x1b8>
 80078c6:	2300      	movs	r3, #0
 80078c8:	f04f 32ff 	mov.w	r2, #4294967295
 80078cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078d0:	9304      	str	r3, [sp, #16]
 80078d2:	9307      	str	r3, [sp, #28]
 80078d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078d8:	931a      	str	r3, [sp, #104]	; 0x68
 80078da:	462f      	mov	r7, r5
 80078dc:	2205      	movs	r2, #5
 80078de:	f817 1b01 	ldrb.w	r1, [r7], #1
 80078e2:	4850      	ldr	r0, [pc, #320]	; (8007a24 <_svfiprintf_r+0x1dc>)
 80078e4:	f000 fa30 	bl	8007d48 <memchr>
 80078e8:	9b04      	ldr	r3, [sp, #16]
 80078ea:	b9d0      	cbnz	r0, 8007922 <_svfiprintf_r+0xda>
 80078ec:	06d9      	lsls	r1, r3, #27
 80078ee:	bf44      	itt	mi
 80078f0:	2220      	movmi	r2, #32
 80078f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80078f6:	071a      	lsls	r2, r3, #28
 80078f8:	bf44      	itt	mi
 80078fa:	222b      	movmi	r2, #43	; 0x2b
 80078fc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007900:	782a      	ldrb	r2, [r5, #0]
 8007902:	2a2a      	cmp	r2, #42	; 0x2a
 8007904:	d015      	beq.n	8007932 <_svfiprintf_r+0xea>
 8007906:	462f      	mov	r7, r5
 8007908:	2000      	movs	r0, #0
 800790a:	250a      	movs	r5, #10
 800790c:	9a07      	ldr	r2, [sp, #28]
 800790e:	4639      	mov	r1, r7
 8007910:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007914:	3b30      	subs	r3, #48	; 0x30
 8007916:	2b09      	cmp	r3, #9
 8007918:	d94d      	bls.n	80079b6 <_svfiprintf_r+0x16e>
 800791a:	b1b8      	cbz	r0, 800794c <_svfiprintf_r+0x104>
 800791c:	e00f      	b.n	800793e <_svfiprintf_r+0xf6>
 800791e:	462f      	mov	r7, r5
 8007920:	e7b8      	b.n	8007894 <_svfiprintf_r+0x4c>
 8007922:	4a40      	ldr	r2, [pc, #256]	; (8007a24 <_svfiprintf_r+0x1dc>)
 8007924:	463d      	mov	r5, r7
 8007926:	1a80      	subs	r0, r0, r2
 8007928:	fa0b f000 	lsl.w	r0, fp, r0
 800792c:	4318      	orrs	r0, r3
 800792e:	9004      	str	r0, [sp, #16]
 8007930:	e7d3      	b.n	80078da <_svfiprintf_r+0x92>
 8007932:	9a03      	ldr	r2, [sp, #12]
 8007934:	1d11      	adds	r1, r2, #4
 8007936:	6812      	ldr	r2, [r2, #0]
 8007938:	9103      	str	r1, [sp, #12]
 800793a:	2a00      	cmp	r2, #0
 800793c:	db01      	blt.n	8007942 <_svfiprintf_r+0xfa>
 800793e:	9207      	str	r2, [sp, #28]
 8007940:	e004      	b.n	800794c <_svfiprintf_r+0x104>
 8007942:	4252      	negs	r2, r2
 8007944:	f043 0302 	orr.w	r3, r3, #2
 8007948:	9207      	str	r2, [sp, #28]
 800794a:	9304      	str	r3, [sp, #16]
 800794c:	783b      	ldrb	r3, [r7, #0]
 800794e:	2b2e      	cmp	r3, #46	; 0x2e
 8007950:	d10c      	bne.n	800796c <_svfiprintf_r+0x124>
 8007952:	787b      	ldrb	r3, [r7, #1]
 8007954:	2b2a      	cmp	r3, #42	; 0x2a
 8007956:	d133      	bne.n	80079c0 <_svfiprintf_r+0x178>
 8007958:	9b03      	ldr	r3, [sp, #12]
 800795a:	3702      	adds	r7, #2
 800795c:	1d1a      	adds	r2, r3, #4
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	9203      	str	r2, [sp, #12]
 8007962:	2b00      	cmp	r3, #0
 8007964:	bfb8      	it	lt
 8007966:	f04f 33ff 	movlt.w	r3, #4294967295
 800796a:	9305      	str	r3, [sp, #20]
 800796c:	4d2e      	ldr	r5, [pc, #184]	; (8007a28 <_svfiprintf_r+0x1e0>)
 800796e:	2203      	movs	r2, #3
 8007970:	7839      	ldrb	r1, [r7, #0]
 8007972:	4628      	mov	r0, r5
 8007974:	f000 f9e8 	bl	8007d48 <memchr>
 8007978:	b138      	cbz	r0, 800798a <_svfiprintf_r+0x142>
 800797a:	2340      	movs	r3, #64	; 0x40
 800797c:	1b40      	subs	r0, r0, r5
 800797e:	fa03 f000 	lsl.w	r0, r3, r0
 8007982:	9b04      	ldr	r3, [sp, #16]
 8007984:	3701      	adds	r7, #1
 8007986:	4303      	orrs	r3, r0
 8007988:	9304      	str	r3, [sp, #16]
 800798a:	7839      	ldrb	r1, [r7, #0]
 800798c:	2206      	movs	r2, #6
 800798e:	4827      	ldr	r0, [pc, #156]	; (8007a2c <_svfiprintf_r+0x1e4>)
 8007990:	1c7e      	adds	r6, r7, #1
 8007992:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007996:	f000 f9d7 	bl	8007d48 <memchr>
 800799a:	2800      	cmp	r0, #0
 800799c:	d038      	beq.n	8007a10 <_svfiprintf_r+0x1c8>
 800799e:	4b24      	ldr	r3, [pc, #144]	; (8007a30 <_svfiprintf_r+0x1e8>)
 80079a0:	bb13      	cbnz	r3, 80079e8 <_svfiprintf_r+0x1a0>
 80079a2:	9b03      	ldr	r3, [sp, #12]
 80079a4:	3307      	adds	r3, #7
 80079a6:	f023 0307 	bic.w	r3, r3, #7
 80079aa:	3308      	adds	r3, #8
 80079ac:	9303      	str	r3, [sp, #12]
 80079ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079b0:	444b      	add	r3, r9
 80079b2:	9309      	str	r3, [sp, #36]	; 0x24
 80079b4:	e76d      	b.n	8007892 <_svfiprintf_r+0x4a>
 80079b6:	fb05 3202 	mla	r2, r5, r2, r3
 80079ba:	2001      	movs	r0, #1
 80079bc:	460f      	mov	r7, r1
 80079be:	e7a6      	b.n	800790e <_svfiprintf_r+0xc6>
 80079c0:	2300      	movs	r3, #0
 80079c2:	250a      	movs	r5, #10
 80079c4:	4619      	mov	r1, r3
 80079c6:	3701      	adds	r7, #1
 80079c8:	9305      	str	r3, [sp, #20]
 80079ca:	4638      	mov	r0, r7
 80079cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079d0:	3a30      	subs	r2, #48	; 0x30
 80079d2:	2a09      	cmp	r2, #9
 80079d4:	d903      	bls.n	80079de <_svfiprintf_r+0x196>
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d0c8      	beq.n	800796c <_svfiprintf_r+0x124>
 80079da:	9105      	str	r1, [sp, #20]
 80079dc:	e7c6      	b.n	800796c <_svfiprintf_r+0x124>
 80079de:	fb05 2101 	mla	r1, r5, r1, r2
 80079e2:	2301      	movs	r3, #1
 80079e4:	4607      	mov	r7, r0
 80079e6:	e7f0      	b.n	80079ca <_svfiprintf_r+0x182>
 80079e8:	ab03      	add	r3, sp, #12
 80079ea:	9300      	str	r3, [sp, #0]
 80079ec:	4622      	mov	r2, r4
 80079ee:	4b11      	ldr	r3, [pc, #68]	; (8007a34 <_svfiprintf_r+0x1ec>)
 80079f0:	a904      	add	r1, sp, #16
 80079f2:	4640      	mov	r0, r8
 80079f4:	f3af 8000 	nop.w
 80079f8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80079fc:	4681      	mov	r9, r0
 80079fe:	d1d6      	bne.n	80079ae <_svfiprintf_r+0x166>
 8007a00:	89a3      	ldrh	r3, [r4, #12]
 8007a02:	065b      	lsls	r3, r3, #25
 8007a04:	f53f af35 	bmi.w	8007872 <_svfiprintf_r+0x2a>
 8007a08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a0a:	b01d      	add	sp, #116	; 0x74
 8007a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a10:	ab03      	add	r3, sp, #12
 8007a12:	9300      	str	r3, [sp, #0]
 8007a14:	4622      	mov	r2, r4
 8007a16:	4b07      	ldr	r3, [pc, #28]	; (8007a34 <_svfiprintf_r+0x1ec>)
 8007a18:	a904      	add	r1, sp, #16
 8007a1a:	4640      	mov	r0, r8
 8007a1c:	f000 f882 	bl	8007b24 <_printf_i>
 8007a20:	e7ea      	b.n	80079f8 <_svfiprintf_r+0x1b0>
 8007a22:	bf00      	nop
 8007a24:	08008599 	.word	0x08008599
 8007a28:	0800859f 	.word	0x0800859f
 8007a2c:	080085a3 	.word	0x080085a3
 8007a30:	00000000 	.word	0x00000000
 8007a34:	08007795 	.word	0x08007795

08007a38 <_printf_common>:
 8007a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a3c:	4691      	mov	r9, r2
 8007a3e:	461f      	mov	r7, r3
 8007a40:	688a      	ldr	r2, [r1, #8]
 8007a42:	690b      	ldr	r3, [r1, #16]
 8007a44:	4606      	mov	r6, r0
 8007a46:	4293      	cmp	r3, r2
 8007a48:	bfb8      	it	lt
 8007a4a:	4613      	movlt	r3, r2
 8007a4c:	f8c9 3000 	str.w	r3, [r9]
 8007a50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a54:	460c      	mov	r4, r1
 8007a56:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a5a:	b112      	cbz	r2, 8007a62 <_printf_common+0x2a>
 8007a5c:	3301      	adds	r3, #1
 8007a5e:	f8c9 3000 	str.w	r3, [r9]
 8007a62:	6823      	ldr	r3, [r4, #0]
 8007a64:	0699      	lsls	r1, r3, #26
 8007a66:	bf42      	ittt	mi
 8007a68:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007a6c:	3302      	addmi	r3, #2
 8007a6e:	f8c9 3000 	strmi.w	r3, [r9]
 8007a72:	6825      	ldr	r5, [r4, #0]
 8007a74:	f015 0506 	ands.w	r5, r5, #6
 8007a78:	d107      	bne.n	8007a8a <_printf_common+0x52>
 8007a7a:	f104 0a19 	add.w	sl, r4, #25
 8007a7e:	68e3      	ldr	r3, [r4, #12]
 8007a80:	f8d9 2000 	ldr.w	r2, [r9]
 8007a84:	1a9b      	subs	r3, r3, r2
 8007a86:	42ab      	cmp	r3, r5
 8007a88:	dc29      	bgt.n	8007ade <_printf_common+0xa6>
 8007a8a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007a8e:	6822      	ldr	r2, [r4, #0]
 8007a90:	3300      	adds	r3, #0
 8007a92:	bf18      	it	ne
 8007a94:	2301      	movne	r3, #1
 8007a96:	0692      	lsls	r2, r2, #26
 8007a98:	d42e      	bmi.n	8007af8 <_printf_common+0xc0>
 8007a9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	47c0      	blx	r8
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	d021      	beq.n	8007aec <_printf_common+0xb4>
 8007aa8:	6823      	ldr	r3, [r4, #0]
 8007aaa:	68e5      	ldr	r5, [r4, #12]
 8007aac:	f003 0306 	and.w	r3, r3, #6
 8007ab0:	2b04      	cmp	r3, #4
 8007ab2:	bf18      	it	ne
 8007ab4:	2500      	movne	r5, #0
 8007ab6:	f8d9 2000 	ldr.w	r2, [r9]
 8007aba:	f04f 0900 	mov.w	r9, #0
 8007abe:	bf08      	it	eq
 8007ac0:	1aad      	subeq	r5, r5, r2
 8007ac2:	68a3      	ldr	r3, [r4, #8]
 8007ac4:	6922      	ldr	r2, [r4, #16]
 8007ac6:	bf08      	it	eq
 8007ac8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007acc:	4293      	cmp	r3, r2
 8007ace:	bfc4      	itt	gt
 8007ad0:	1a9b      	subgt	r3, r3, r2
 8007ad2:	18ed      	addgt	r5, r5, r3
 8007ad4:	341a      	adds	r4, #26
 8007ad6:	454d      	cmp	r5, r9
 8007ad8:	d11a      	bne.n	8007b10 <_printf_common+0xd8>
 8007ada:	2000      	movs	r0, #0
 8007adc:	e008      	b.n	8007af0 <_printf_common+0xb8>
 8007ade:	2301      	movs	r3, #1
 8007ae0:	4652      	mov	r2, sl
 8007ae2:	4639      	mov	r1, r7
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	47c0      	blx	r8
 8007ae8:	3001      	adds	r0, #1
 8007aea:	d103      	bne.n	8007af4 <_printf_common+0xbc>
 8007aec:	f04f 30ff 	mov.w	r0, #4294967295
 8007af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af4:	3501      	adds	r5, #1
 8007af6:	e7c2      	b.n	8007a7e <_printf_common+0x46>
 8007af8:	2030      	movs	r0, #48	; 0x30
 8007afa:	18e1      	adds	r1, r4, r3
 8007afc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b00:	1c5a      	adds	r2, r3, #1
 8007b02:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b06:	4422      	add	r2, r4
 8007b08:	3302      	adds	r3, #2
 8007b0a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b0e:	e7c4      	b.n	8007a9a <_printf_common+0x62>
 8007b10:	2301      	movs	r3, #1
 8007b12:	4622      	mov	r2, r4
 8007b14:	4639      	mov	r1, r7
 8007b16:	4630      	mov	r0, r6
 8007b18:	47c0      	blx	r8
 8007b1a:	3001      	adds	r0, #1
 8007b1c:	d0e6      	beq.n	8007aec <_printf_common+0xb4>
 8007b1e:	f109 0901 	add.w	r9, r9, #1
 8007b22:	e7d8      	b.n	8007ad6 <_printf_common+0x9e>

08007b24 <_printf_i>:
 8007b24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b28:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007b2c:	460c      	mov	r4, r1
 8007b2e:	7e09      	ldrb	r1, [r1, #24]
 8007b30:	b085      	sub	sp, #20
 8007b32:	296e      	cmp	r1, #110	; 0x6e
 8007b34:	4617      	mov	r7, r2
 8007b36:	4606      	mov	r6, r0
 8007b38:	4698      	mov	r8, r3
 8007b3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b3c:	f000 80b3 	beq.w	8007ca6 <_printf_i+0x182>
 8007b40:	d822      	bhi.n	8007b88 <_printf_i+0x64>
 8007b42:	2963      	cmp	r1, #99	; 0x63
 8007b44:	d036      	beq.n	8007bb4 <_printf_i+0x90>
 8007b46:	d80a      	bhi.n	8007b5e <_printf_i+0x3a>
 8007b48:	2900      	cmp	r1, #0
 8007b4a:	f000 80b9 	beq.w	8007cc0 <_printf_i+0x19c>
 8007b4e:	2958      	cmp	r1, #88	; 0x58
 8007b50:	f000 8083 	beq.w	8007c5a <_printf_i+0x136>
 8007b54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b58:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007b5c:	e032      	b.n	8007bc4 <_printf_i+0xa0>
 8007b5e:	2964      	cmp	r1, #100	; 0x64
 8007b60:	d001      	beq.n	8007b66 <_printf_i+0x42>
 8007b62:	2969      	cmp	r1, #105	; 0x69
 8007b64:	d1f6      	bne.n	8007b54 <_printf_i+0x30>
 8007b66:	6820      	ldr	r0, [r4, #0]
 8007b68:	6813      	ldr	r3, [r2, #0]
 8007b6a:	0605      	lsls	r5, r0, #24
 8007b6c:	f103 0104 	add.w	r1, r3, #4
 8007b70:	d52a      	bpl.n	8007bc8 <_printf_i+0xa4>
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	6011      	str	r1, [r2, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	da03      	bge.n	8007b82 <_printf_i+0x5e>
 8007b7a:	222d      	movs	r2, #45	; 0x2d
 8007b7c:	425b      	negs	r3, r3
 8007b7e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007b82:	486f      	ldr	r0, [pc, #444]	; (8007d40 <_printf_i+0x21c>)
 8007b84:	220a      	movs	r2, #10
 8007b86:	e039      	b.n	8007bfc <_printf_i+0xd8>
 8007b88:	2973      	cmp	r1, #115	; 0x73
 8007b8a:	f000 809d 	beq.w	8007cc8 <_printf_i+0x1a4>
 8007b8e:	d808      	bhi.n	8007ba2 <_printf_i+0x7e>
 8007b90:	296f      	cmp	r1, #111	; 0x6f
 8007b92:	d020      	beq.n	8007bd6 <_printf_i+0xb2>
 8007b94:	2970      	cmp	r1, #112	; 0x70
 8007b96:	d1dd      	bne.n	8007b54 <_printf_i+0x30>
 8007b98:	6823      	ldr	r3, [r4, #0]
 8007b9a:	f043 0320 	orr.w	r3, r3, #32
 8007b9e:	6023      	str	r3, [r4, #0]
 8007ba0:	e003      	b.n	8007baa <_printf_i+0x86>
 8007ba2:	2975      	cmp	r1, #117	; 0x75
 8007ba4:	d017      	beq.n	8007bd6 <_printf_i+0xb2>
 8007ba6:	2978      	cmp	r1, #120	; 0x78
 8007ba8:	d1d4      	bne.n	8007b54 <_printf_i+0x30>
 8007baa:	2378      	movs	r3, #120	; 0x78
 8007bac:	4865      	ldr	r0, [pc, #404]	; (8007d44 <_printf_i+0x220>)
 8007bae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007bb2:	e055      	b.n	8007c60 <_printf_i+0x13c>
 8007bb4:	6813      	ldr	r3, [r2, #0]
 8007bb6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007bba:	1d19      	adds	r1, r3, #4
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	6011      	str	r1, [r2, #0]
 8007bc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e08c      	b.n	8007ce2 <_printf_i+0x1be>
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007bce:	6011      	str	r1, [r2, #0]
 8007bd0:	bf18      	it	ne
 8007bd2:	b21b      	sxthne	r3, r3
 8007bd4:	e7cf      	b.n	8007b76 <_printf_i+0x52>
 8007bd6:	6813      	ldr	r3, [r2, #0]
 8007bd8:	6825      	ldr	r5, [r4, #0]
 8007bda:	1d18      	adds	r0, r3, #4
 8007bdc:	6010      	str	r0, [r2, #0]
 8007bde:	0628      	lsls	r0, r5, #24
 8007be0:	d501      	bpl.n	8007be6 <_printf_i+0xc2>
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	e002      	b.n	8007bec <_printf_i+0xc8>
 8007be6:	0668      	lsls	r0, r5, #25
 8007be8:	d5fb      	bpl.n	8007be2 <_printf_i+0xbe>
 8007bea:	881b      	ldrh	r3, [r3, #0]
 8007bec:	296f      	cmp	r1, #111	; 0x6f
 8007bee:	bf14      	ite	ne
 8007bf0:	220a      	movne	r2, #10
 8007bf2:	2208      	moveq	r2, #8
 8007bf4:	4852      	ldr	r0, [pc, #328]	; (8007d40 <_printf_i+0x21c>)
 8007bf6:	2100      	movs	r1, #0
 8007bf8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007bfc:	6865      	ldr	r5, [r4, #4]
 8007bfe:	2d00      	cmp	r5, #0
 8007c00:	60a5      	str	r5, [r4, #8]
 8007c02:	f2c0 8095 	blt.w	8007d30 <_printf_i+0x20c>
 8007c06:	6821      	ldr	r1, [r4, #0]
 8007c08:	f021 0104 	bic.w	r1, r1, #4
 8007c0c:	6021      	str	r1, [r4, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d13d      	bne.n	8007c8e <_printf_i+0x16a>
 8007c12:	2d00      	cmp	r5, #0
 8007c14:	f040 808e 	bne.w	8007d34 <_printf_i+0x210>
 8007c18:	4665      	mov	r5, ip
 8007c1a:	2a08      	cmp	r2, #8
 8007c1c:	d10b      	bne.n	8007c36 <_printf_i+0x112>
 8007c1e:	6823      	ldr	r3, [r4, #0]
 8007c20:	07db      	lsls	r3, r3, #31
 8007c22:	d508      	bpl.n	8007c36 <_printf_i+0x112>
 8007c24:	6923      	ldr	r3, [r4, #16]
 8007c26:	6862      	ldr	r2, [r4, #4]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	bfde      	ittt	le
 8007c2c:	2330      	movle	r3, #48	; 0x30
 8007c2e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c32:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c36:	ebac 0305 	sub.w	r3, ip, r5
 8007c3a:	6123      	str	r3, [r4, #16]
 8007c3c:	f8cd 8000 	str.w	r8, [sp]
 8007c40:	463b      	mov	r3, r7
 8007c42:	aa03      	add	r2, sp, #12
 8007c44:	4621      	mov	r1, r4
 8007c46:	4630      	mov	r0, r6
 8007c48:	f7ff fef6 	bl	8007a38 <_printf_common>
 8007c4c:	3001      	adds	r0, #1
 8007c4e:	d14d      	bne.n	8007cec <_printf_i+0x1c8>
 8007c50:	f04f 30ff 	mov.w	r0, #4294967295
 8007c54:	b005      	add	sp, #20
 8007c56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c5a:	4839      	ldr	r0, [pc, #228]	; (8007d40 <_printf_i+0x21c>)
 8007c5c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007c60:	6813      	ldr	r3, [r2, #0]
 8007c62:	6821      	ldr	r1, [r4, #0]
 8007c64:	1d1d      	adds	r5, r3, #4
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	6015      	str	r5, [r2, #0]
 8007c6a:	060a      	lsls	r2, r1, #24
 8007c6c:	d50b      	bpl.n	8007c86 <_printf_i+0x162>
 8007c6e:	07ca      	lsls	r2, r1, #31
 8007c70:	bf44      	itt	mi
 8007c72:	f041 0120 	orrmi.w	r1, r1, #32
 8007c76:	6021      	strmi	r1, [r4, #0]
 8007c78:	b91b      	cbnz	r3, 8007c82 <_printf_i+0x15e>
 8007c7a:	6822      	ldr	r2, [r4, #0]
 8007c7c:	f022 0220 	bic.w	r2, r2, #32
 8007c80:	6022      	str	r2, [r4, #0]
 8007c82:	2210      	movs	r2, #16
 8007c84:	e7b7      	b.n	8007bf6 <_printf_i+0xd2>
 8007c86:	064d      	lsls	r5, r1, #25
 8007c88:	bf48      	it	mi
 8007c8a:	b29b      	uxthmi	r3, r3
 8007c8c:	e7ef      	b.n	8007c6e <_printf_i+0x14a>
 8007c8e:	4665      	mov	r5, ip
 8007c90:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c94:	fb02 3311 	mls	r3, r2, r1, r3
 8007c98:	5cc3      	ldrb	r3, [r0, r3]
 8007c9a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007c9e:	460b      	mov	r3, r1
 8007ca0:	2900      	cmp	r1, #0
 8007ca2:	d1f5      	bne.n	8007c90 <_printf_i+0x16c>
 8007ca4:	e7b9      	b.n	8007c1a <_printf_i+0xf6>
 8007ca6:	6813      	ldr	r3, [r2, #0]
 8007ca8:	6825      	ldr	r5, [r4, #0]
 8007caa:	1d18      	adds	r0, r3, #4
 8007cac:	6961      	ldr	r1, [r4, #20]
 8007cae:	6010      	str	r0, [r2, #0]
 8007cb0:	0628      	lsls	r0, r5, #24
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	d501      	bpl.n	8007cba <_printf_i+0x196>
 8007cb6:	6019      	str	r1, [r3, #0]
 8007cb8:	e002      	b.n	8007cc0 <_printf_i+0x19c>
 8007cba:	066a      	lsls	r2, r5, #25
 8007cbc:	d5fb      	bpl.n	8007cb6 <_printf_i+0x192>
 8007cbe:	8019      	strh	r1, [r3, #0]
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	4665      	mov	r5, ip
 8007cc4:	6123      	str	r3, [r4, #16]
 8007cc6:	e7b9      	b.n	8007c3c <_printf_i+0x118>
 8007cc8:	6813      	ldr	r3, [r2, #0]
 8007cca:	1d19      	adds	r1, r3, #4
 8007ccc:	6011      	str	r1, [r2, #0]
 8007cce:	681d      	ldr	r5, [r3, #0]
 8007cd0:	6862      	ldr	r2, [r4, #4]
 8007cd2:	2100      	movs	r1, #0
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	f000 f837 	bl	8007d48 <memchr>
 8007cda:	b108      	cbz	r0, 8007ce0 <_printf_i+0x1bc>
 8007cdc:	1b40      	subs	r0, r0, r5
 8007cde:	6060      	str	r0, [r4, #4]
 8007ce0:	6863      	ldr	r3, [r4, #4]
 8007ce2:	6123      	str	r3, [r4, #16]
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cea:	e7a7      	b.n	8007c3c <_printf_i+0x118>
 8007cec:	6923      	ldr	r3, [r4, #16]
 8007cee:	462a      	mov	r2, r5
 8007cf0:	4639      	mov	r1, r7
 8007cf2:	4630      	mov	r0, r6
 8007cf4:	47c0      	blx	r8
 8007cf6:	3001      	adds	r0, #1
 8007cf8:	d0aa      	beq.n	8007c50 <_printf_i+0x12c>
 8007cfa:	6823      	ldr	r3, [r4, #0]
 8007cfc:	079b      	lsls	r3, r3, #30
 8007cfe:	d413      	bmi.n	8007d28 <_printf_i+0x204>
 8007d00:	68e0      	ldr	r0, [r4, #12]
 8007d02:	9b03      	ldr	r3, [sp, #12]
 8007d04:	4298      	cmp	r0, r3
 8007d06:	bfb8      	it	lt
 8007d08:	4618      	movlt	r0, r3
 8007d0a:	e7a3      	b.n	8007c54 <_printf_i+0x130>
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	464a      	mov	r2, r9
 8007d10:	4639      	mov	r1, r7
 8007d12:	4630      	mov	r0, r6
 8007d14:	47c0      	blx	r8
 8007d16:	3001      	adds	r0, #1
 8007d18:	d09a      	beq.n	8007c50 <_printf_i+0x12c>
 8007d1a:	3501      	adds	r5, #1
 8007d1c:	68e3      	ldr	r3, [r4, #12]
 8007d1e:	9a03      	ldr	r2, [sp, #12]
 8007d20:	1a9b      	subs	r3, r3, r2
 8007d22:	42ab      	cmp	r3, r5
 8007d24:	dcf2      	bgt.n	8007d0c <_printf_i+0x1e8>
 8007d26:	e7eb      	b.n	8007d00 <_printf_i+0x1dc>
 8007d28:	2500      	movs	r5, #0
 8007d2a:	f104 0919 	add.w	r9, r4, #25
 8007d2e:	e7f5      	b.n	8007d1c <_printf_i+0x1f8>
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d1ac      	bne.n	8007c8e <_printf_i+0x16a>
 8007d34:	7803      	ldrb	r3, [r0, #0]
 8007d36:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d3a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d3e:	e76c      	b.n	8007c1a <_printf_i+0xf6>
 8007d40:	080085aa 	.word	0x080085aa
 8007d44:	080085bb 	.word	0x080085bb

08007d48 <memchr>:
 8007d48:	b510      	push	{r4, lr}
 8007d4a:	b2c9      	uxtb	r1, r1
 8007d4c:	4402      	add	r2, r0
 8007d4e:	4290      	cmp	r0, r2
 8007d50:	4603      	mov	r3, r0
 8007d52:	d101      	bne.n	8007d58 <memchr+0x10>
 8007d54:	2300      	movs	r3, #0
 8007d56:	e003      	b.n	8007d60 <memchr+0x18>
 8007d58:	781c      	ldrb	r4, [r3, #0]
 8007d5a:	3001      	adds	r0, #1
 8007d5c:	428c      	cmp	r4, r1
 8007d5e:	d1f6      	bne.n	8007d4e <memchr+0x6>
 8007d60:	4618      	mov	r0, r3
 8007d62:	bd10      	pop	{r4, pc}

08007d64 <memcpy>:
 8007d64:	b510      	push	{r4, lr}
 8007d66:	1e43      	subs	r3, r0, #1
 8007d68:	440a      	add	r2, r1
 8007d6a:	4291      	cmp	r1, r2
 8007d6c:	d100      	bne.n	8007d70 <memcpy+0xc>
 8007d6e:	bd10      	pop	{r4, pc}
 8007d70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d78:	e7f7      	b.n	8007d6a <memcpy+0x6>

08007d7a <memmove>:
 8007d7a:	4288      	cmp	r0, r1
 8007d7c:	b510      	push	{r4, lr}
 8007d7e:	eb01 0302 	add.w	r3, r1, r2
 8007d82:	d807      	bhi.n	8007d94 <memmove+0x1a>
 8007d84:	1e42      	subs	r2, r0, #1
 8007d86:	4299      	cmp	r1, r3
 8007d88:	d00a      	beq.n	8007da0 <memmove+0x26>
 8007d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d8e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007d92:	e7f8      	b.n	8007d86 <memmove+0xc>
 8007d94:	4283      	cmp	r3, r0
 8007d96:	d9f5      	bls.n	8007d84 <memmove+0xa>
 8007d98:	1881      	adds	r1, r0, r2
 8007d9a:	1ad2      	subs	r2, r2, r3
 8007d9c:	42d3      	cmn	r3, r2
 8007d9e:	d100      	bne.n	8007da2 <memmove+0x28>
 8007da0:	bd10      	pop	{r4, pc}
 8007da2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007da6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007daa:	e7f7      	b.n	8007d9c <memmove+0x22>

08007dac <_free_r>:
 8007dac:	b538      	push	{r3, r4, r5, lr}
 8007dae:	4605      	mov	r5, r0
 8007db0:	2900      	cmp	r1, #0
 8007db2:	d043      	beq.n	8007e3c <_free_r+0x90>
 8007db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007db8:	1f0c      	subs	r4, r1, #4
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	bfb8      	it	lt
 8007dbe:	18e4      	addlt	r4, r4, r3
 8007dc0:	f000 f8d0 	bl	8007f64 <__malloc_lock>
 8007dc4:	4a1e      	ldr	r2, [pc, #120]	; (8007e40 <_free_r+0x94>)
 8007dc6:	6813      	ldr	r3, [r2, #0]
 8007dc8:	4610      	mov	r0, r2
 8007dca:	b933      	cbnz	r3, 8007dda <_free_r+0x2e>
 8007dcc:	6063      	str	r3, [r4, #4]
 8007dce:	6014      	str	r4, [r2, #0]
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dd6:	f000 b8c6 	b.w	8007f66 <__malloc_unlock>
 8007dda:	42a3      	cmp	r3, r4
 8007ddc:	d90b      	bls.n	8007df6 <_free_r+0x4a>
 8007dde:	6821      	ldr	r1, [r4, #0]
 8007de0:	1862      	adds	r2, r4, r1
 8007de2:	4293      	cmp	r3, r2
 8007de4:	bf01      	itttt	eq
 8007de6:	681a      	ldreq	r2, [r3, #0]
 8007de8:	685b      	ldreq	r3, [r3, #4]
 8007dea:	1852      	addeq	r2, r2, r1
 8007dec:	6022      	streq	r2, [r4, #0]
 8007dee:	6063      	str	r3, [r4, #4]
 8007df0:	6004      	str	r4, [r0, #0]
 8007df2:	e7ed      	b.n	8007dd0 <_free_r+0x24>
 8007df4:	4613      	mov	r3, r2
 8007df6:	685a      	ldr	r2, [r3, #4]
 8007df8:	b10a      	cbz	r2, 8007dfe <_free_r+0x52>
 8007dfa:	42a2      	cmp	r2, r4
 8007dfc:	d9fa      	bls.n	8007df4 <_free_r+0x48>
 8007dfe:	6819      	ldr	r1, [r3, #0]
 8007e00:	1858      	adds	r0, r3, r1
 8007e02:	42a0      	cmp	r0, r4
 8007e04:	d10b      	bne.n	8007e1e <_free_r+0x72>
 8007e06:	6820      	ldr	r0, [r4, #0]
 8007e08:	4401      	add	r1, r0
 8007e0a:	1858      	adds	r0, r3, r1
 8007e0c:	4282      	cmp	r2, r0
 8007e0e:	6019      	str	r1, [r3, #0]
 8007e10:	d1de      	bne.n	8007dd0 <_free_r+0x24>
 8007e12:	6810      	ldr	r0, [r2, #0]
 8007e14:	6852      	ldr	r2, [r2, #4]
 8007e16:	4401      	add	r1, r0
 8007e18:	6019      	str	r1, [r3, #0]
 8007e1a:	605a      	str	r2, [r3, #4]
 8007e1c:	e7d8      	b.n	8007dd0 <_free_r+0x24>
 8007e1e:	d902      	bls.n	8007e26 <_free_r+0x7a>
 8007e20:	230c      	movs	r3, #12
 8007e22:	602b      	str	r3, [r5, #0]
 8007e24:	e7d4      	b.n	8007dd0 <_free_r+0x24>
 8007e26:	6820      	ldr	r0, [r4, #0]
 8007e28:	1821      	adds	r1, r4, r0
 8007e2a:	428a      	cmp	r2, r1
 8007e2c:	bf01      	itttt	eq
 8007e2e:	6811      	ldreq	r1, [r2, #0]
 8007e30:	6852      	ldreq	r2, [r2, #4]
 8007e32:	1809      	addeq	r1, r1, r0
 8007e34:	6021      	streq	r1, [r4, #0]
 8007e36:	6062      	str	r2, [r4, #4]
 8007e38:	605c      	str	r4, [r3, #4]
 8007e3a:	e7c9      	b.n	8007dd0 <_free_r+0x24>
 8007e3c:	bd38      	pop	{r3, r4, r5, pc}
 8007e3e:	bf00      	nop
 8007e40:	2000015c 	.word	0x2000015c

08007e44 <_malloc_r>:
 8007e44:	b570      	push	{r4, r5, r6, lr}
 8007e46:	1ccd      	adds	r5, r1, #3
 8007e48:	f025 0503 	bic.w	r5, r5, #3
 8007e4c:	3508      	adds	r5, #8
 8007e4e:	2d0c      	cmp	r5, #12
 8007e50:	bf38      	it	cc
 8007e52:	250c      	movcc	r5, #12
 8007e54:	2d00      	cmp	r5, #0
 8007e56:	4606      	mov	r6, r0
 8007e58:	db01      	blt.n	8007e5e <_malloc_r+0x1a>
 8007e5a:	42a9      	cmp	r1, r5
 8007e5c:	d903      	bls.n	8007e66 <_malloc_r+0x22>
 8007e5e:	230c      	movs	r3, #12
 8007e60:	6033      	str	r3, [r6, #0]
 8007e62:	2000      	movs	r0, #0
 8007e64:	bd70      	pop	{r4, r5, r6, pc}
 8007e66:	f000 f87d 	bl	8007f64 <__malloc_lock>
 8007e6a:	4a21      	ldr	r2, [pc, #132]	; (8007ef0 <_malloc_r+0xac>)
 8007e6c:	6814      	ldr	r4, [r2, #0]
 8007e6e:	4621      	mov	r1, r4
 8007e70:	b991      	cbnz	r1, 8007e98 <_malloc_r+0x54>
 8007e72:	4c20      	ldr	r4, [pc, #128]	; (8007ef4 <_malloc_r+0xb0>)
 8007e74:	6823      	ldr	r3, [r4, #0]
 8007e76:	b91b      	cbnz	r3, 8007e80 <_malloc_r+0x3c>
 8007e78:	4630      	mov	r0, r6
 8007e7a:	f000 f863 	bl	8007f44 <_sbrk_r>
 8007e7e:	6020      	str	r0, [r4, #0]
 8007e80:	4629      	mov	r1, r5
 8007e82:	4630      	mov	r0, r6
 8007e84:	f000 f85e 	bl	8007f44 <_sbrk_r>
 8007e88:	1c43      	adds	r3, r0, #1
 8007e8a:	d124      	bne.n	8007ed6 <_malloc_r+0x92>
 8007e8c:	230c      	movs	r3, #12
 8007e8e:	4630      	mov	r0, r6
 8007e90:	6033      	str	r3, [r6, #0]
 8007e92:	f000 f868 	bl	8007f66 <__malloc_unlock>
 8007e96:	e7e4      	b.n	8007e62 <_malloc_r+0x1e>
 8007e98:	680b      	ldr	r3, [r1, #0]
 8007e9a:	1b5b      	subs	r3, r3, r5
 8007e9c:	d418      	bmi.n	8007ed0 <_malloc_r+0x8c>
 8007e9e:	2b0b      	cmp	r3, #11
 8007ea0:	d90f      	bls.n	8007ec2 <_malloc_r+0x7e>
 8007ea2:	600b      	str	r3, [r1, #0]
 8007ea4:	18cc      	adds	r4, r1, r3
 8007ea6:	50cd      	str	r5, [r1, r3]
 8007ea8:	4630      	mov	r0, r6
 8007eaa:	f000 f85c 	bl	8007f66 <__malloc_unlock>
 8007eae:	f104 000b 	add.w	r0, r4, #11
 8007eb2:	1d23      	adds	r3, r4, #4
 8007eb4:	f020 0007 	bic.w	r0, r0, #7
 8007eb8:	1ac3      	subs	r3, r0, r3
 8007eba:	d0d3      	beq.n	8007e64 <_malloc_r+0x20>
 8007ebc:	425a      	negs	r2, r3
 8007ebe:	50e2      	str	r2, [r4, r3]
 8007ec0:	e7d0      	b.n	8007e64 <_malloc_r+0x20>
 8007ec2:	684b      	ldr	r3, [r1, #4]
 8007ec4:	428c      	cmp	r4, r1
 8007ec6:	bf16      	itet	ne
 8007ec8:	6063      	strne	r3, [r4, #4]
 8007eca:	6013      	streq	r3, [r2, #0]
 8007ecc:	460c      	movne	r4, r1
 8007ece:	e7eb      	b.n	8007ea8 <_malloc_r+0x64>
 8007ed0:	460c      	mov	r4, r1
 8007ed2:	6849      	ldr	r1, [r1, #4]
 8007ed4:	e7cc      	b.n	8007e70 <_malloc_r+0x2c>
 8007ed6:	1cc4      	adds	r4, r0, #3
 8007ed8:	f024 0403 	bic.w	r4, r4, #3
 8007edc:	42a0      	cmp	r0, r4
 8007ede:	d005      	beq.n	8007eec <_malloc_r+0xa8>
 8007ee0:	1a21      	subs	r1, r4, r0
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	f000 f82e 	bl	8007f44 <_sbrk_r>
 8007ee8:	3001      	adds	r0, #1
 8007eea:	d0cf      	beq.n	8007e8c <_malloc_r+0x48>
 8007eec:	6025      	str	r5, [r4, #0]
 8007eee:	e7db      	b.n	8007ea8 <_malloc_r+0x64>
 8007ef0:	2000015c 	.word	0x2000015c
 8007ef4:	20000160 	.word	0x20000160

08007ef8 <_realloc_r>:
 8007ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007efa:	4607      	mov	r7, r0
 8007efc:	4614      	mov	r4, r2
 8007efe:	460e      	mov	r6, r1
 8007f00:	b921      	cbnz	r1, 8007f0c <_realloc_r+0x14>
 8007f02:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007f06:	4611      	mov	r1, r2
 8007f08:	f7ff bf9c 	b.w	8007e44 <_malloc_r>
 8007f0c:	b922      	cbnz	r2, 8007f18 <_realloc_r+0x20>
 8007f0e:	f7ff ff4d 	bl	8007dac <_free_r>
 8007f12:	4625      	mov	r5, r4
 8007f14:	4628      	mov	r0, r5
 8007f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f18:	f000 f826 	bl	8007f68 <_malloc_usable_size_r>
 8007f1c:	42a0      	cmp	r0, r4
 8007f1e:	d20f      	bcs.n	8007f40 <_realloc_r+0x48>
 8007f20:	4621      	mov	r1, r4
 8007f22:	4638      	mov	r0, r7
 8007f24:	f7ff ff8e 	bl	8007e44 <_malloc_r>
 8007f28:	4605      	mov	r5, r0
 8007f2a:	2800      	cmp	r0, #0
 8007f2c:	d0f2      	beq.n	8007f14 <_realloc_r+0x1c>
 8007f2e:	4631      	mov	r1, r6
 8007f30:	4622      	mov	r2, r4
 8007f32:	f7ff ff17 	bl	8007d64 <memcpy>
 8007f36:	4631      	mov	r1, r6
 8007f38:	4638      	mov	r0, r7
 8007f3a:	f7ff ff37 	bl	8007dac <_free_r>
 8007f3e:	e7e9      	b.n	8007f14 <_realloc_r+0x1c>
 8007f40:	4635      	mov	r5, r6
 8007f42:	e7e7      	b.n	8007f14 <_realloc_r+0x1c>

08007f44 <_sbrk_r>:
 8007f44:	b538      	push	{r3, r4, r5, lr}
 8007f46:	2300      	movs	r3, #0
 8007f48:	4c05      	ldr	r4, [pc, #20]	; (8007f60 <_sbrk_r+0x1c>)
 8007f4a:	4605      	mov	r5, r0
 8007f4c:	4608      	mov	r0, r1
 8007f4e:	6023      	str	r3, [r4, #0]
 8007f50:	f7ff f9d0 	bl	80072f4 <_sbrk>
 8007f54:	1c43      	adds	r3, r0, #1
 8007f56:	d102      	bne.n	8007f5e <_sbrk_r+0x1a>
 8007f58:	6823      	ldr	r3, [r4, #0]
 8007f5a:	b103      	cbz	r3, 8007f5e <_sbrk_r+0x1a>
 8007f5c:	602b      	str	r3, [r5, #0]
 8007f5e:	bd38      	pop	{r3, r4, r5, pc}
 8007f60:	20003678 	.word	0x20003678

08007f64 <__malloc_lock>:
 8007f64:	4770      	bx	lr

08007f66 <__malloc_unlock>:
 8007f66:	4770      	bx	lr

08007f68 <_malloc_usable_size_r>:
 8007f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f6c:	1f18      	subs	r0, r3, #4
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	bfbc      	itt	lt
 8007f72:	580b      	ldrlt	r3, [r1, r0]
 8007f74:	18c0      	addlt	r0, r0, r3
 8007f76:	4770      	bx	lr

08007f78 <roundf>:
 8007f78:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007f7c:	3b7f      	subs	r3, #127	; 0x7f
 8007f7e:	2b16      	cmp	r3, #22
 8007f80:	b510      	push	{r4, lr}
 8007f82:	4601      	mov	r1, r0
 8007f84:	dc14      	bgt.n	8007fb0 <roundf+0x38>
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	da07      	bge.n	8007f9a <roundf+0x22>
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 8007f90:	d101      	bne.n	8007f96 <roundf+0x1e>
 8007f92:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 8007f96:	4608      	mov	r0, r1
 8007f98:	bd10      	pop	{r4, pc}
 8007f9a:	4a08      	ldr	r2, [pc, #32]	; (8007fbc <roundf+0x44>)
 8007f9c:	411a      	asrs	r2, r3
 8007f9e:	4210      	tst	r0, r2
 8007fa0:	d0f9      	beq.n	8007f96 <roundf+0x1e>
 8007fa2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007fa6:	4119      	asrs	r1, r3
 8007fa8:	4401      	add	r1, r0
 8007faa:	ea21 0102 	bic.w	r1, r1, r2
 8007fae:	e7f2      	b.n	8007f96 <roundf+0x1e>
 8007fb0:	2b80      	cmp	r3, #128	; 0x80
 8007fb2:	d1f0      	bne.n	8007f96 <roundf+0x1e>
 8007fb4:	f7f8 f8d8 	bl	8000168 <__addsf3>
 8007fb8:	4601      	mov	r1, r0
 8007fba:	e7ec      	b.n	8007f96 <roundf+0x1e>
 8007fbc:	007fffff 	.word	0x007fffff

08007fc0 <_init>:
 8007fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fc2:	bf00      	nop
 8007fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fc6:	bc08      	pop	{r3}
 8007fc8:	469e      	mov	lr, r3
 8007fca:	4770      	bx	lr

08007fcc <_fini>:
 8007fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fce:	bf00      	nop
 8007fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fd2:	bc08      	pop	{r3}
 8007fd4:	469e      	mov	lr, r3
 8007fd6:	4770      	bx	lr
