/*
 * Copyright (c) 2015-2020, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef RCAR_PRIVATE_H
#define RCAR_PRIVATE_H

#include <platform_def.h>

#include <assert.h>
#include <common/bl_common.h>
#include <lib/bakery_lock.h>
#include <lib/el3_runtime/cpu_data.h>
#include <lib/xlat_tables/xlat_tables_defs.h>

#include <platform_def.h>

typedef volatile struct mailbox {
	unsigned long value __aligned(CACHE_WRITEBACK_GRANULE);
} mailbox_t;

/*
 * This structure represents the superset of information that is passed to
 * BL31 e.g. while passing control to it from BL2 which is bl31_params
 * and bl31_plat_params and its elements
 */
typedef struct bl2_to_bl31_params_mem {
	image_info_t bl32_image_info;
	image_info_t bl33_image_info;
	entry_point_info_t bl33_ep_info;
	entry_point_info_t bl32_ep_info;
} bl2_to_bl31_params_mem_t;

#if USE_COHERENT_MEM
#define RCAR_INSTANTIATE_LOCK	DEFINE_BAKERY_LOCK(rcar_lock);
#define rcar_lock_init()	bakery_lock_init(&rcar_lock)
#define rcar_lock_get()		bakery_lock_get(&rcar_lock)
#define rcar_lock_release()	bakery_lock_release(&rcar_lock)
#else
/*
 * Constants to specify how many bakery locks this platform implements. These
 * are used if the platform chooses not to use coherent memory for bakery lock
 * data structures.
 */
#define RCAR_MAX_BAKERIES	2
#define RCAR_PWRC_BAKERY_ID	0

/*
 * Definition of structure which holds platform specific per-cpu data. Currently
 * it holds only the bakery lock information for each cpu. Constants to
 * specify how many bakeries this platform implements and bakery ids are
 * specified in rcar_def.h
 */
typedef struct rcar_cpu_data {
	bakery_info_t pcpu_bakery_info[RCAR_MAX_BAKERIES];
} rcar_cpu_data_t;

#define RCAR_CPU_DATA_LOCK_OFFSET	\
	__builtin_offsetof(rcar_cpu_data_t, pcpu_bakery_info)
/*
 * Helper macros for bakery lock api when using the above rcar_cpu_data_t for
 * bakery lock data structures. It assumes that the bakery_info is at the
 * beginning of the platform specific per-cpu data.
 */
#define rcar_lock_init(_lock_arg)

#define rcar_lock_get(_lock_arg)					\
	bakery_lock_get(_lock_arg,					\
		CPU_DATA_PLAT_PCPU_OFFSET + RCAR_CPU_DATA_LOCK_OFFSET)

#define rcar_lock_release(_lock_arg)					\
	bakery_lock_release(_lock_arg,					\
		CPU_DATA_PLAT_PCPU_OFFSET + RCAR_CPU_DATA_LOCK_OFFSET)
/*
 * Ensure that the size of the RCAR specific per-cpu data structure and the size
 * of the memory allocated in generic per-cpu data for the platform are the same
 */
CASSERT(sizeof(rcar_cpu_data_t) == PLAT_PCPU_DATA_SIZE,
	rcar_pcpu_data_size_mismatch);
#endif
/*
 * Function and variable prototypes
 */
void rcar_configure_mmu_el3(unsigned long total_base,
			    unsigned long total_size,
			    unsigned long ro_start, unsigned long ro_limit
#if USE_COHERENT_MEM
			    , unsigned long coh_start, unsigned long coh_limit
#endif
			    );

void rcar_setup_topology(void);
void rcar_cci_disable(void);
void rcar_cci_enable(void);
void rcar_cci_init(void);

void plat_invalidate_icache(void);
void plat_cci_disable(void);
void plat_cci_enable(void);
void plat_cci_init(void);

void mstpcr_write(uint32_t mstpcr, uint32_t mstpsr, uint32_t target_bit);
void cpg_write(uintptr_t regadr, uint32_t regval);

void rcar_console_boot_init(void);
void rcar_console_boot_end(void);
void rcar_console_runtime_init(void);
void rcar_console_runtime_end(void);

#ifdef RCAR_SCMI_PLATFORM
uint32_t rcar_trigger_scmi(size_t);
int rcar_setup_scmi(void);
#else
static inline uint32_t rcar_trigger_scmi(size_t channel __unused)
{
	WARN("SCMI Platform not implemented\n");
	return -1;
}

static int __unused rcar_setup_scmi(void)
{
	return 0;
}
#endif

int rcar_cpg_init(void);
uint32_t scmi_count_protocols(void);
uint8_t scmi_get_first_protocol(uint32_t);
uint8_t scmi_get_next_protocol(uint8_t);

#define SCMI_SUCCESS		0
#define SCMI_NOT_SUPPORTED	(-1)
#define SCMI_INVALID_PARAMETERS	(-2)
#define SCMI_DENIED		(-3)
#define SCMI_NOT_FOUND		(-4)
#define SCMI_OUT_OF_RANGE	(-5)
#define SCMI_BUSY		(-6)
#define SCMI_COMMS_ERROR	(-7)
#define SCMI_GENERIC_ERROR	(-8)
#define SCMI_HARDWARE_ERROR	(-9)
#define SCMI_PROTOCOL_ERROR	(-10)

#define RCAR_SCMI_CHAN_COUNT	(DRAM2_NS_SCMI_SIZE & ~(PAGE_SIZE - 1)) / PAGE_SIZE
#define SCMI_PROTOCOL_VERSION	0x20000 /* DEN0056C, 4.2.2.1 */
/* Setting max payload, according to the SCP-firmware implementation */
#define SCMI_MAX_PAYLOAD 128

#define FLD(mask, val) (((val) << (__builtin_ffsll(mask) - 1) & (mask)))
#define FLD_GET(mask, val) (((val) & (mask)) >> (__builtin_ffsll(mask) - 1))

#define ALIGN_NEXT(VALUE, INTERVAL) ((\
		((VALUE) + (INTERVAL) - 1) / (INTERVAL)) * (INTERVAL))

#define channel_to_agent(channel) ((channel) + 1)
#define agent_to_channel(agent) ((agent) - 1)

typedef uint16_t scmi_umask_t;

_Static_assert(sizeof(scmi_umask_t) * 8 == RCAR_SCMI_CHAN_COUNT);

typedef scmi_umask_t scmi_perm_t;

struct scmi_device {
	int *rsts;
	int *clks;
	int *pins;
};

struct scmi_reset {
	uint16_t rst_reg;
	uint16_t clr_reg;
	uint8_t bit_off;
	scmi_perm_t perm;
};

union rcar_clk {
	struct {
		uint16_t mult;
		uint16_t div;
	} fixed;
	struct {
		uint64_t rate;
	} extal;
	struct {
		uint16_t cr; /* control register */
	} div6;
	struct {
		uint16_t cr; /* control register */
		uint16_t st; /* satus register   */
		uint8_t bit;
		uint8_t init;/* default value	 */
	} mssr;
};

struct scmi_clk {
	const char *name;
	const int parent;
	scmi_umask_t usage;
	scmi_perm_t perm;
	const uint8_t type;
	const union rcar_clk clk;
};

struct scmi_pinctrl {
	int *groups;
	int *pins;
	scmi_perm_t perm;
};

static inline bool scmi_permission_granted(scmi_perm_t perm, uint32_t channel)
{
	assert(channel < RCAR_SCMI_CHAN_COUNT);
	return perm & (1 << channel);
}

uint32_t rcar_scmi_handle_base(size_t, uint8_t, volatile uint8_t*, size_t);
uint32_t rcar_scmi_handle_power(size_t, uint8_t, volatile uint8_t*, size_t);
uint32_t rcar_scmi_handle_clock(size_t, uint8_t, volatile uint8_t*, size_t);
uint32_t rcar_scmi_handle_reset(size_t, uint8_t, volatile uint8_t*, size_t);
uint32_t rcar_scmi_handle_pinctrl(size_t, uint8_t, volatile uint8_t*, size_t);
void rcar_reset_clock(uint32_t, uint32_t);
void rcar_reset_reset(uint32_t);

#endif /* RCAR_PRIVATE_H */
