WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 35412152 heartbeat IPC: 0.30384 cumulative IPC: 0.30384 (Simulation time: 0 hr 2 min 23 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 68186719 heartbeat IPC: 0.305115 cumulative IPC: 0.304476 (Simulation time: 0 hr 4 min 28 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 103180558 heartbeat IPC: 0.285765 cumulative IPC: 0.297973 (Simulation time: 0 hr 6 min 39 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 136474982 heartbeat IPC: 0.300351 cumulative IPC: 0.298564 (Simulation time: 0 hr 8 min 45 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 170070666 heartbeat IPC: 0.297658 cumulative IPC: 0.298382 (Simulation time: 0 hr 10 min 53 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 167570620 cumulative IPC: 0.298382 (Simulation time: 0 hr 10 min 53 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 167570620 (Simulation time: 0 hr 10 min 53 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.298382 instructions: 50000000 cycles: 167570620
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.0474801 Average ROB Occupancy at Mispredict: 260.783
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0474801
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3637931  HIT:       5082  MISS:    3632849
LLC LOAD         ACCESS:    1406126  HIT:        818  MISS:    1405308
LLC RFO          ACCESS:      50894  HIT:         25  MISS:      50869
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108927  HIT:       1100  MISS:    1107827
LLC TRANSLATION  ACCESS:    1071984  HIT:       3139  MISS:    1068845
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 371.058 cycles
cpu0_DTLB TOTAL       ACCESS:   11364482  HIT:    7993026  MISS:    3371456
cpu0_DTLB LOAD         ACCESS:   11364482  HIT:    7993026  MISS:    3371456
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 193.675 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   12939625  HIT:    7484362  MISS:    5455263
cpu0_L1D LOAD         ACCESS:    9394211  HIT:    5287694  MISS:    4106517
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2190807  HIT:    2041000  MISS:     149807
cpu0_L1D TRANSLATION  ACCESS:    1354607  HIT:     155668  MISS:    1198939
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 264.142 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4780611  HIT:    2251607  MISS:    2529004
cpu0_L2C LOAD         ACCESS:    2390516  HIT:     984390  MISS:    1406126
cpu0_L2C RFO          ACCESS:     144584  HIT:      93690  MISS:      50894
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114782  HIT:    1114782  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:    1130729  HIT:      58745  MISS:    1071984
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 554.046 cycles
cpu0_STLB TOTAL       ACCESS:    1312587  HIT:     191164  MISS:    1121423
cpu0_STLB LOAD         ACCESS:    1312587  HIT:     191164  MISS:    1121423
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 571.897 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     172998
  ROW_BUFFER_MISS:    2352014
 AVG DBUS CONGESTED CYCLE:    3.98487
 WQ ROW_BUFFER_HIT:      10368
  ROW_BUFFER_MISS:    1098517  FULL:          0
